
spi_loopback_trial2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000392c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080039ec  080039ec  000049ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a58  08003a58  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003a58  08003a58  00004a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a60  08003a60  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a60  08003a60  00004a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a64  08003a64  00004a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003a68  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004cc  2000000c  08003a74  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08003a74  000054d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001142a  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024d4  00000000  00000000  0001645e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec8  00000000  00000000  00018938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b82  00000000  00000000  00019800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001476f  00000000  00000000  0001a382  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d2f  00000000  00000000  0002eaf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e07b  00000000  00000000  00041820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf89b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003540  00000000  00000000  000bf8e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  000c2e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080039d4 	.word	0x080039d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080039d4 	.word	0x080039d4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000452:	f000 fce5 	bl	8000e20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000456:	f000 f835 	bl	80004c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800045a:	f000 f9f7 	bl	800084c <MX_GPIO_Init>
  MX_I2C1_Init();
 800045e:	f000 f8ad 	bl	80005bc <MX_I2C1_Init>
  MX_SPI1_Init();
 8000462:	f000 f8eb 	bl	800063c <MX_SPI1_Init>
  MX_SPI2_Init();
 8000466:	f000 f921 	bl	80006ac <MX_SPI2_Init>
  MX_TSC_Init();
 800046a:	f000 f955 	bl	8000718 <MX_TSC_Init>
  MX_USART1_UART_Init();
 800046e:	f000 f997 	bl	80007a0 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8000472:	f000 f9c5 	bl	8000800 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
	uint8_t txData = 0x55;
 8000476:	1dfb      	adds	r3, r7, #7
 8000478:	2255      	movs	r2, #85	@ 0x55
 800047a:	701a      	strb	r2, [r3, #0]
	uint8_t rxData = 0x00;
 800047c:	1dbb      	adds	r3, r7, #6
 800047e:	2200      	movs	r2, #0
 8000480:	701a      	strb	r2, [r3, #0]
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);   // CS LOW
 8000482:	23a0      	movs	r3, #160	@ 0xa0
 8000484:	05db      	lsls	r3, r3, #23
 8000486:	2200      	movs	r2, #0
 8000488:	2110      	movs	r1, #16
 800048a:	0018      	movs	r0, r3
 800048c:	f000 ff86 	bl	800139c <HAL_GPIO_WritePin>

		HAL_SPI_TransmitReceive(&hspi2, &txData, &rxData, 1, HAL_MAX_DELAY);
 8000490:	1dba      	adds	r2, r7, #6
 8000492:	1df9      	adds	r1, r7, #7
 8000494:	480a      	ldr	r0, [pc, #40]	@ (80004c0 <main+0x74>)
 8000496:	2301      	movs	r3, #1
 8000498:	425b      	negs	r3, r3
 800049a:	9300      	str	r3, [sp, #0]
 800049c:	2301      	movs	r3, #1
 800049e:	f002 f9e1 	bl	8002864 <HAL_SPI_TransmitReceive>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);     // CS HIGH
 80004a2:	23a0      	movs	r3, #160	@ 0xa0
 80004a4:	05db      	lsls	r3, r3, #23
 80004a6:	2201      	movs	r2, #1
 80004a8:	2110      	movs	r1, #16
 80004aa:	0018      	movs	r0, r3
 80004ac:	f000 ff76 	bl	800139c <HAL_GPIO_WritePin>

		HAL_Delay(1000);
 80004b0:	23fa      	movs	r3, #250	@ 0xfa
 80004b2:	009b      	lsls	r3, r3, #2
 80004b4:	0018      	movs	r0, r3
 80004b6:	f000 fd23 	bl	8000f00 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);   // CS LOW
 80004ba:	46c0      	nop			@ (mov r8, r8)
 80004bc:	e7e1      	b.n	8000482 <main+0x36>
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	200000d4 	.word	0x200000d4

080004c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c4:	b590      	push	{r4, r7, lr}
 80004c6:	b09d      	sub	sp, #116	@ 0x74
 80004c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ca:	2438      	movs	r4, #56	@ 0x38
 80004cc:	193b      	adds	r3, r7, r4
 80004ce:	0018      	movs	r0, r3
 80004d0:	2338      	movs	r3, #56	@ 0x38
 80004d2:	001a      	movs	r2, r3
 80004d4:	2100      	movs	r1, #0
 80004d6:	f003 fa51 	bl	800397c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004da:	2324      	movs	r3, #36	@ 0x24
 80004dc:	18fb      	adds	r3, r7, r3
 80004de:	0018      	movs	r0, r3
 80004e0:	2314      	movs	r3, #20
 80004e2:	001a      	movs	r2, r3
 80004e4:	2100      	movs	r1, #0
 80004e6:	f003 fa49 	bl	800397c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ea:	003b      	movs	r3, r7
 80004ec:	0018      	movs	r0, r3
 80004ee:	2324      	movs	r3, #36	@ 0x24
 80004f0:	001a      	movs	r2, r3
 80004f2:	2100      	movs	r1, #0
 80004f4:	f003 fa42 	bl	800397c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004f8:	4b2e      	ldr	r3, [pc, #184]	@ (80005b4 <SystemClock_Config+0xf0>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a2e      	ldr	r2, [pc, #184]	@ (80005b8 <SystemClock_Config+0xf4>)
 80004fe:	401a      	ands	r2, r3
 8000500:	4b2c      	ldr	r3, [pc, #176]	@ (80005b4 <SystemClock_Config+0xf0>)
 8000502:	2180      	movs	r1, #128	@ 0x80
 8000504:	0109      	lsls	r1, r1, #4
 8000506:	430a      	orrs	r2, r1
 8000508:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 800050a:	193b      	adds	r3, r7, r4
 800050c:	2221      	movs	r2, #33	@ 0x21
 800050e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000510:	193b      	adds	r3, r7, r4
 8000512:	22a0      	movs	r2, #160	@ 0xa0
 8000514:	02d2      	lsls	r2, r2, #11
 8000516:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000518:	0021      	movs	r1, r4
 800051a:	187b      	adds	r3, r7, r1
 800051c:	2201      	movs	r2, #1
 800051e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000520:	187b      	adds	r3, r7, r1
 8000522:	2202      	movs	r2, #2
 8000524:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2280      	movs	r2, #128	@ 0x80
 800052a:	0252      	lsls	r2, r2, #9
 800052c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_12;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	2280      	movs	r2, #128	@ 0x80
 8000532:	0352      	lsls	r2, r2, #13
 8000534:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2280      	movs	r2, #128	@ 0x80
 800053a:	0412      	lsls	r2, r2, #16
 800053c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053e:	187b      	adds	r3, r7, r1
 8000540:	0018      	movs	r0, r3
 8000542:	f001 f9a5 	bl	8001890 <HAL_RCC_OscConfig>
 8000546:	1e03      	subs	r3, r0, #0
 8000548:	d001      	beq.n	800054e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800054a:	f000 fa33 	bl	80009b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054e:	2124      	movs	r1, #36	@ 0x24
 8000550:	187b      	adds	r3, r7, r1
 8000552:	220f      	movs	r2, #15
 8000554:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2203      	movs	r2, #3
 800055a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2200      	movs	r2, #0
 8000566:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000568:	187b      	adds	r3, r7, r1
 800056a:	2200      	movs	r2, #0
 800056c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800056e:	187b      	adds	r3, r7, r1
 8000570:	2101      	movs	r1, #1
 8000572:	0018      	movs	r0, r3
 8000574:	f001 fd50 	bl	8002018 <HAL_RCC_ClockConfig>
 8000578:	1e03      	subs	r3, r0, #0
 800057a:	d001      	beq.n	8000580 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 800057c:	f000 fa1a 	bl	80009b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000580:	003b      	movs	r3, r7
 8000582:	2249      	movs	r2, #73	@ 0x49
 8000584:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000586:	003b      	movs	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800058c:	003b      	movs	r3, r7
 800058e:	2200      	movs	r2, #0
 8000590:	619a      	str	r2, [r3, #24]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000592:	003b      	movs	r3, r7
 8000594:	2280      	movs	r2, #128	@ 0x80
 8000596:	04d2      	lsls	r2, r2, #19
 8000598:	621a      	str	r2, [r3, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800059a:	003b      	movs	r3, r7
 800059c:	0018      	movs	r0, r3
 800059e:	f001 ff3f 	bl	8002420 <HAL_RCCEx_PeriphCLKConfig>
 80005a2:	1e03      	subs	r3, r0, #0
 80005a4:	d001      	beq.n	80005aa <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80005a6:	f000 fa05 	bl	80009b4 <Error_Handler>
  }
}
 80005aa:	46c0      	nop			@ (mov r8, r8)
 80005ac:	46bd      	mov	sp, r7
 80005ae:	b01d      	add	sp, #116	@ 0x74
 80005b0:	bd90      	pop	{r4, r7, pc}
 80005b2:	46c0      	nop			@ (mov r8, r8)
 80005b4:	40007000 	.word	0x40007000
 80005b8:	ffffe7ff 	.word	0xffffe7ff

080005bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000634 <MX_I2C1_Init+0x78>)
 80005c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80005c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000638 <MX_I2C1_Init+0x7c>)
 80005ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005cc:	4b18      	ldr	r3, [pc, #96]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005d2:	4b17      	ldr	r3, [pc, #92]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005d4:	2201      	movs	r2, #1
 80005d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005d8:	4b15      	ldr	r3, [pc, #84]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005da:	2200      	movs	r2, #0
 80005dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005de:	4b14      	ldr	r3, [pc, #80]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005e4:	4b12      	ldr	r3, [pc, #72]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005ea:	4b11      	ldr	r3, [pc, #68]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000630 <MX_I2C1_Init+0x74>)
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 feed 	bl	80013d8 <HAL_I2C_Init>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000602:	f000 f9d7 	bl	80009b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000606:	4b0a      	ldr	r3, [pc, #40]	@ (8000630 <MX_I2C1_Init+0x74>)
 8000608:	2100      	movs	r1, #0
 800060a:	0018      	movs	r0, r3
 800060c:	f000 ff8a 	bl	8001524 <HAL_I2CEx_ConfigAnalogFilter>
 8000610:	1e03      	subs	r3, r0, #0
 8000612:	d001      	beq.n	8000618 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000614:	f000 f9ce 	bl	80009b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000618:	4b05      	ldr	r3, [pc, #20]	@ (8000630 <MX_I2C1_Init+0x74>)
 800061a:	2100      	movs	r1, #0
 800061c:	0018      	movs	r0, r3
 800061e:	f000 ffcd 	bl	80015bc <HAL_I2CEx_ConfigDigitalFilter>
 8000622:	1e03      	subs	r3, r0, #0
 8000624:	d001      	beq.n	800062a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000626:	f000 f9c5 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	20000028 	.word	0x20000028
 8000634:	40005400 	.word	0x40005400
 8000638:	00b07cb4 	.word	0x00b07cb4

0800063c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000640:	4b18      	ldr	r3, [pc, #96]	@ (80006a4 <MX_SPI1_Init+0x68>)
 8000642:	4a19      	ldr	r2, [pc, #100]	@ (80006a8 <MX_SPI1_Init+0x6c>)
 8000644:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000646:	4b17      	ldr	r3, [pc, #92]	@ (80006a4 <MX_SPI1_Init+0x68>)
 8000648:	2282      	movs	r2, #130	@ 0x82
 800064a:	0052      	lsls	r2, r2, #1
 800064c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800064e:	4b15      	ldr	r3, [pc, #84]	@ (80006a4 <MX_SPI1_Init+0x68>)
 8000650:	2280      	movs	r2, #128	@ 0x80
 8000652:	0212      	lsls	r2, r2, #8
 8000654:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <MX_SPI1_Init+0x68>)
 8000658:	2200      	movs	r2, #0
 800065a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800065c:	4b11      	ldr	r3, [pc, #68]	@ (80006a4 <MX_SPI1_Init+0x68>)
 800065e:	2200      	movs	r2, #0
 8000660:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000662:	4b10      	ldr	r3, [pc, #64]	@ (80006a4 <MX_SPI1_Init+0x68>)
 8000664:	2200      	movs	r2, #0
 8000666:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000668:	4b0e      	ldr	r3, [pc, #56]	@ (80006a4 <MX_SPI1_Init+0x68>)
 800066a:	2200      	movs	r2, #0
 800066c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800066e:	4b0d      	ldr	r3, [pc, #52]	@ (80006a4 <MX_SPI1_Init+0x68>)
 8000670:	2200      	movs	r2, #0
 8000672:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000674:	4b0b      	ldr	r3, [pc, #44]	@ (80006a4 <MX_SPI1_Init+0x68>)
 8000676:	2200      	movs	r2, #0
 8000678:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800067a:	4b0a      	ldr	r3, [pc, #40]	@ (80006a4 <MX_SPI1_Init+0x68>)
 800067c:	2200      	movs	r2, #0
 800067e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000680:	4b08      	ldr	r3, [pc, #32]	@ (80006a4 <MX_SPI1_Init+0x68>)
 8000682:	2200      	movs	r2, #0
 8000684:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000686:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <MX_SPI1_Init+0x68>)
 8000688:	2207      	movs	r2, #7
 800068a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800068c:	4b05      	ldr	r3, [pc, #20]	@ (80006a4 <MX_SPI1_Init+0x68>)
 800068e:	0018      	movs	r0, r3
 8000690:	f002 f854 	bl	800273c <HAL_SPI_Init>
 8000694:	1e03      	subs	r3, r0, #0
 8000696:	d001      	beq.n	800069c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000698:	f000 f98c 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800069c:	46c0      	nop			@ (mov r8, r8)
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	2000007c 	.word	0x2000007c
 80006a8:	40013000 	.word	0x40013000

080006ac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80006b0:	4b17      	ldr	r3, [pc, #92]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006b2:	4a18      	ldr	r2, [pc, #96]	@ (8000714 <MX_SPI2_Init+0x68>)
 80006b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80006b6:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006b8:	2282      	movs	r2, #130	@ 0x82
 80006ba:	0052      	lsls	r2, r2, #1
 80006bc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80006be:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006d8:	2200      	movs	r2, #0
 80006da:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006de:	2200      	movs	r2, #0
 80006e0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80006e8:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006ee:	4b08      	ldr	r3, [pc, #32]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80006f4:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006f6:	2207      	movs	r2, #7
 80006f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80006fa:	4b05      	ldr	r3, [pc, #20]	@ (8000710 <MX_SPI2_Init+0x64>)
 80006fc:	0018      	movs	r0, r3
 80006fe:	f002 f81d 	bl	800273c <HAL_SPI_Init>
 8000702:	1e03      	subs	r3, r0, #0
 8000704:	d001      	beq.n	800070a <MX_SPI2_Init+0x5e>
  {
    Error_Handler();
 8000706:	f000 f955 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	200000d4 	.word	0x200000d4
 8000714:	40003800 	.word	0x40003800

08000718 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0

  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 800071c:	4b1e      	ldr	r3, [pc, #120]	@ (8000798 <MX_TSC_Init+0x80>)
 800071e:	4a1f      	ldr	r2, [pc, #124]	@ (800079c <MX_TSC_Init+0x84>)
 8000720:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 8000722:	4b1d      	ldr	r3, [pc, #116]	@ (8000798 <MX_TSC_Init+0x80>)
 8000724:	2280      	movs	r2, #128	@ 0x80
 8000726:	0552      	lsls	r2, r2, #21
 8000728:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 800072a:	4b1b      	ldr	r3, [pc, #108]	@ (8000798 <MX_TSC_Init+0x80>)
 800072c:	2280      	movs	r2, #128	@ 0x80
 800072e:	0452      	lsls	r2, r2, #17
 8000730:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8000732:	4b19      	ldr	r3, [pc, #100]	@ (8000798 <MX_TSC_Init+0x80>)
 8000734:	2200      	movs	r2, #0
 8000736:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8000738:	4b17      	ldr	r3, [pc, #92]	@ (8000798 <MX_TSC_Init+0x80>)
 800073a:	2201      	movs	r2, #1
 800073c:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 800073e:	4b16      	ldr	r3, [pc, #88]	@ (8000798 <MX_TSC_Init+0x80>)
 8000740:	2200      	movs	r2, #0
 8000742:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000744:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <MX_TSC_Init+0x80>)
 8000746:	2280      	movs	r2, #128	@ 0x80
 8000748:	0192      	lsls	r2, r2, #6
 800074a:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 800074c:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <MX_TSC_Init+0x80>)
 800074e:	22a0      	movs	r2, #160	@ 0xa0
 8000750:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8000752:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <MX_TSC_Init+0x80>)
 8000754:	2200      	movs	r2, #0
 8000756:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000758:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_TSC_Init+0x80>)
 800075a:	2200      	movs	r2, #0
 800075c:	625a      	str	r2, [r3, #36]	@ 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <MX_TSC_Init+0x80>)
 8000760:	2200      	movs	r2, #0
 8000762:	629a      	str	r2, [r3, #40]	@ 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <MX_TSC_Init+0x80>)
 8000766:	222c      	movs	r2, #44	@ 0x2c
 8000768:	2100      	movs	r1, #0
 800076a:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 800076c:	4b0a      	ldr	r3, [pc, #40]	@ (8000798 <MX_TSC_Init+0x80>)
 800076e:	2291      	movs	r2, #145	@ 0x91
 8000770:	0092      	lsls	r2, r2, #2
 8000772:	631a      	str	r2, [r3, #48]	@ 0x30
  htsc.Init.ShieldIOs = 0;
 8000774:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <MX_TSC_Init+0x80>)
 8000776:	2200      	movs	r2, #0
 8000778:	635a      	str	r2, [r3, #52]	@ 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 800077a:	4b07      	ldr	r3, [pc, #28]	@ (8000798 <MX_TSC_Init+0x80>)
 800077c:	2291      	movs	r2, #145	@ 0x91
 800077e:	00d2      	lsls	r2, r2, #3
 8000780:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8000782:	4b05      	ldr	r3, [pc, #20]	@ (8000798 <MX_TSC_Init+0x80>)
 8000784:	0018      	movs	r0, r3
 8000786:	f002 fb15 	bl	8002db4 <HAL_TSC_Init>
 800078a:	1e03      	subs	r3, r0, #0
 800078c:	d001      	beq.n	8000792 <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 800078e:	f000 f911 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 8000792:	46c0      	nop			@ (mov r8, r8)
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	2000012c 	.word	0x2000012c
 800079c:	40024000 	.word	0x40024000

080007a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007a4:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007a6:	4a15      	ldr	r2, [pc, #84]	@ (80007fc <MX_USART1_UART_Init+0x5c>)
 80007a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007aa:	4b13      	ldr	r3, [pc, #76]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007ac:	22e1      	movs	r2, #225	@ 0xe1
 80007ae:	0252      	lsls	r2, r2, #9
 80007b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007b2:	4b11      	ldr	r3, [pc, #68]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007b8:	4b0f      	ldr	r3, [pc, #60]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007be:	4b0e      	ldr	r3, [pc, #56]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007c4:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007c6:	220c      	movs	r2, #12
 80007c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ca:	4b0b      	ldr	r3, [pc, #44]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d0:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007d6:	4b08      	ldr	r3, [pc, #32]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007d8:	2200      	movs	r2, #0
 80007da:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007de:	2200      	movs	r2, #0
 80007e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007e2:	4b05      	ldr	r3, [pc, #20]	@ (80007f8 <MX_USART1_UART_Init+0x58>)
 80007e4:	0018      	movs	r0, r3
 80007e6:	f002 fb8b 	bl	8002f00 <HAL_UART_Init>
 80007ea:	1e03      	subs	r3, r0, #0
 80007ec:	d001      	beq.n	80007f2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80007ee:	f000 f8e1 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000170 	.word	0x20000170
 80007fc:	40013800 	.word	0x40013800

08000800 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000804:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <MX_USB_PCD_Init+0x44>)
 8000806:	4a10      	ldr	r2, [pc, #64]	@ (8000848 <MX_USB_PCD_Init+0x48>)
 8000808:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800080a:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <MX_USB_PCD_Init+0x44>)
 800080c:	2208      	movs	r2, #8
 800080e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000810:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <MX_USB_PCD_Init+0x44>)
 8000812:	2202      	movs	r2, #2
 8000814:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000816:	4b0b      	ldr	r3, [pc, #44]	@ (8000844 <MX_USB_PCD_Init+0x44>)
 8000818:	2202      	movs	r2, #2
 800081a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <MX_USB_PCD_Init+0x44>)
 800081e:	2200      	movs	r2, #0
 8000820:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000822:	4b08      	ldr	r3, [pc, #32]	@ (8000844 <MX_USB_PCD_Init+0x44>)
 8000824:	2200      	movs	r2, #0
 8000826:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000828:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <MX_USB_PCD_Init+0x44>)
 800082a:	2200      	movs	r2, #0
 800082c:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800082e:	4b05      	ldr	r3, [pc, #20]	@ (8000844 <MX_USB_PCD_Init+0x44>)
 8000830:	0018      	movs	r0, r3
 8000832:	f000 ff0f 	bl	8001654 <HAL_PCD_Init>
 8000836:	1e03      	subs	r3, r0, #0
 8000838:	d001      	beq.n	800083e <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 800083a:	f000 f8bb 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	200001f8 	.word	0x200001f8
 8000848:	40005c00 	.word	0x40005c00

0800084c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b08b      	sub	sp, #44	@ 0x2c
 8000850:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000852:	2414      	movs	r4, #20
 8000854:	193b      	adds	r3, r7, r4
 8000856:	0018      	movs	r0, r3
 8000858:	2314      	movs	r3, #20
 800085a:	001a      	movs	r2, r3
 800085c:	2100      	movs	r1, #0
 800085e:	f003 f88d 	bl	800397c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000862:	4b50      	ldr	r3, [pc, #320]	@ (80009a4 <MX_GPIO_Init+0x158>)
 8000864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000866:	4b4f      	ldr	r3, [pc, #316]	@ (80009a4 <MX_GPIO_Init+0x158>)
 8000868:	2104      	movs	r1, #4
 800086a:	430a      	orrs	r2, r1
 800086c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800086e:	4b4d      	ldr	r3, [pc, #308]	@ (80009a4 <MX_GPIO_Init+0x158>)
 8000870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000872:	2204      	movs	r2, #4
 8000874:	4013      	ands	r3, r2
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800087a:	4b4a      	ldr	r3, [pc, #296]	@ (80009a4 <MX_GPIO_Init+0x158>)
 800087c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800087e:	4b49      	ldr	r3, [pc, #292]	@ (80009a4 <MX_GPIO_Init+0x158>)
 8000880:	2180      	movs	r1, #128	@ 0x80
 8000882:	430a      	orrs	r2, r1
 8000884:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000886:	4b47      	ldr	r3, [pc, #284]	@ (80009a4 <MX_GPIO_Init+0x158>)
 8000888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800088a:	2280      	movs	r2, #128	@ 0x80
 800088c:	4013      	ands	r3, r2
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000892:	4b44      	ldr	r3, [pc, #272]	@ (80009a4 <MX_GPIO_Init+0x158>)
 8000894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000896:	4b43      	ldr	r3, [pc, #268]	@ (80009a4 <MX_GPIO_Init+0x158>)
 8000898:	2101      	movs	r1, #1
 800089a:	430a      	orrs	r2, r1
 800089c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800089e:	4b41      	ldr	r3, [pc, #260]	@ (80009a4 <MX_GPIO_Init+0x158>)
 80008a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008a2:	2201      	movs	r2, #1
 80008a4:	4013      	ands	r3, r2
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	4b3e      	ldr	r3, [pc, #248]	@ (80009a4 <MX_GPIO_Init+0x158>)
 80008ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008ae:	4b3d      	ldr	r3, [pc, #244]	@ (80009a4 <MX_GPIO_Init+0x158>)
 80008b0:	2102      	movs	r1, #2
 80008b2:	430a      	orrs	r2, r1
 80008b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008b6:	4b3b      	ldr	r3, [pc, #236]	@ (80009a4 <MX_GPIO_Init+0x158>)
 80008b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ba:	2202      	movs	r2, #2
 80008bc:	4013      	ands	r3, r2
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80008c2:	23a0      	movs	r3, #160	@ 0xa0
 80008c4:	05db      	lsls	r3, r3, #23
 80008c6:	2201      	movs	r2, #1
 80008c8:	2110      	movs	r1, #16
 80008ca:	0018      	movs	r0, r3
 80008cc:	f000 fd66 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 80008d0:	23a0      	movs	r3, #160	@ 0xa0
 80008d2:	05db      	lsls	r3, r3, #23
 80008d4:	2200      	movs	r2, #0
 80008d6:	2120      	movs	r1, #32
 80008d8:	0018      	movs	r0, r3
 80008da:	f000 fd5f 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin, GPIO_PIN_RESET);
 80008de:	4932      	ldr	r1, [pc, #200]	@ (80009a8 <MX_GPIO_Init+0x15c>)
 80008e0:	4b32      	ldr	r3, [pc, #200]	@ (80009ac <MX_GPIO_Init+0x160>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	0018      	movs	r0, r3
 80008e6:	f000 fd59 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2280      	movs	r2, #128	@ 0x80
 80008ee:	0192      	lsls	r2, r2, #6
 80008f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008f2:	193b      	adds	r3, r7, r4
 80008f4:	2288      	movs	r2, #136	@ 0x88
 80008f6:	0352      	lsls	r2, r2, #13
 80008f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	193b      	adds	r3, r7, r4
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000900:	193b      	adds	r3, r7, r4
 8000902:	4a2b      	ldr	r2, [pc, #172]	@ (80009b0 <MX_GPIO_Init+0x164>)
 8000904:	0019      	movs	r1, r3
 8000906:	0010      	movs	r0, r2
 8000908:	f000 fbd2 	bl	80010b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800090c:	193b      	adds	r3, r7, r4
 800090e:	2201      	movs	r2, #1
 8000910:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000912:	193b      	adds	r3, r7, r4
 8000914:	2290      	movs	r2, #144	@ 0x90
 8000916:	0352      	lsls	r2, r2, #13
 8000918:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	193b      	adds	r3, r7, r4
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000920:	193a      	adds	r2, r7, r4
 8000922:	23a0      	movs	r3, #160	@ 0xa0
 8000924:	05db      	lsls	r3, r3, #23
 8000926:	0011      	movs	r1, r2
 8000928:	0018      	movs	r0, r3
 800092a:	f000 fbc1 	bl	80010b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_WAKEUP_Pin ePD1_BUSY_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|ePD1_BUSY_Pin;
 800092e:	193b      	adds	r3, r7, r4
 8000930:	2281      	movs	r2, #129	@ 0x81
 8000932:	0052      	lsls	r2, r2, #1
 8000934:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000936:	193b      	adds	r3, r7, r4
 8000938:	2200      	movs	r2, #0
 800093a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	193b      	adds	r3, r7, r4
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000942:	193a      	adds	r2, r7, r4
 8000944:	23a0      	movs	r3, #160	@ 0xa0
 8000946:	05db      	lsls	r3, r3, #23
 8000948:	0011      	movs	r1, r2
 800094a:	0018      	movs	r0, r3
 800094c:	f000 fbb0 	bl	80010b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD_R_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD_R_Pin;
 8000950:	193b      	adds	r3, r7, r4
 8000952:	2230      	movs	r2, #48	@ 0x30
 8000954:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000956:	193b      	adds	r3, r7, r4
 8000958:	2201      	movs	r2, #1
 800095a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	193b      	adds	r3, r7, r4
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000962:	193b      	adds	r3, r7, r4
 8000964:	2200      	movs	r2, #0
 8000966:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000968:	193a      	adds	r2, r7, r4
 800096a:	23a0      	movs	r3, #160	@ 0xa0
 800096c:	05db      	lsls	r3, r3, #23
 800096e:	0011      	movs	r1, r2
 8000970:	0018      	movs	r0, r3
 8000972:	f000 fb9d 	bl	80010b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ePD1_RESET_Pin ePD1_PWR_ENn_Pin ePD1_D_C_Pin LD_G_Pin */
  GPIO_InitStruct.Pin = ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin;
 8000976:	0021      	movs	r1, r4
 8000978:	187b      	adds	r3, r7, r1
 800097a:	4a0b      	ldr	r2, [pc, #44]	@ (80009a8 <MX_GPIO_Init+0x15c>)
 800097c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	187b      	adds	r3, r7, r1
 8000980:	2201      	movs	r2, #1
 8000982:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	187b      	adds	r3, r7, r1
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098a:	187b      	adds	r3, r7, r1
 800098c:	2200      	movs	r2, #0
 800098e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000990:	187b      	adds	r3, r7, r1
 8000992:	4a06      	ldr	r2, [pc, #24]	@ (80009ac <MX_GPIO_Init+0x160>)
 8000994:	0019      	movs	r1, r3
 8000996:	0010      	movs	r0, r2
 8000998:	f000 fb8a 	bl	80010b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800099c:	46c0      	nop			@ (mov r8, r8)
 800099e:	46bd      	mov	sp, r7
 80009a0:	b00b      	add	sp, #44	@ 0x2c
 80009a2:	bd90      	pop	{r4, r7, pc}
 80009a4:	40021000 	.word	0x40021000
 80009a8:	00000c14 	.word	0x00000c14
 80009ac:	50000400 	.word	0x50000400
 80009b0:	50000800 	.word	0x50000800

080009b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b8:	b672      	cpsid	i
}
 80009ba:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80009bc:	46c0      	nop			@ (mov r8, r8)
 80009be:	e7fd      	b.n	80009bc <Error_Handler+0x8>

080009c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c4:	4b07      	ldr	r3, [pc, #28]	@ (80009e4 <HAL_MspInit+0x24>)
 80009c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009c8:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <HAL_MspInit+0x24>)
 80009ca:	2101      	movs	r1, #1
 80009cc:	430a      	orrs	r2, r1
 80009ce:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d0:	4b04      	ldr	r3, [pc, #16]	@ (80009e4 <HAL_MspInit+0x24>)
 80009d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80009d4:	4b03      	ldr	r3, [pc, #12]	@ (80009e4 <HAL_MspInit+0x24>)
 80009d6:	2180      	movs	r1, #128	@ 0x80
 80009d8:	0549      	lsls	r1, r1, #21
 80009da:	430a      	orrs	r2, r1
 80009dc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009de:	46c0      	nop			@ (mov r8, r8)
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	40021000 	.word	0x40021000

080009e8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b089      	sub	sp, #36	@ 0x24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	240c      	movs	r4, #12
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	0018      	movs	r0, r3
 80009f6:	2314      	movs	r3, #20
 80009f8:	001a      	movs	r2, r3
 80009fa:	2100      	movs	r1, #0
 80009fc:	f002 ffbe 	bl	800397c <memset>
  if(hi2c->Instance==I2C1)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a18      	ldr	r2, [pc, #96]	@ (8000a68 <HAL_I2C_MspInit+0x80>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d129      	bne.n	8000a5e <HAL_I2C_MspInit+0x76>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a0a:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <HAL_I2C_MspInit+0x84>)
 8000a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a0e:	4b17      	ldr	r3, [pc, #92]	@ (8000a6c <HAL_I2C_MspInit+0x84>)
 8000a10:	2102      	movs	r1, #2
 8000a12:	430a      	orrs	r2, r1
 8000a14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a16:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <HAL_I2C_MspInit+0x84>)
 8000a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a1a:	2202      	movs	r2, #2
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	60bb      	str	r3, [r7, #8]
 8000a20:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MFX_I2C_SCL_Pin|MFX_I2C_SDA_Pin;
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	22c0      	movs	r2, #192	@ 0xc0
 8000a26:	0092      	lsls	r2, r2, #2
 8000a28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a2a:	0021      	movs	r1, r4
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2212      	movs	r2, #18
 8000a30:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2201      	movs	r2, #1
 8000a36:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2203      	movs	r2, #3
 8000a3c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	2204      	movs	r2, #4
 8000a42:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	4a0a      	ldr	r2, [pc, #40]	@ (8000a70 <HAL_I2C_MspInit+0x88>)
 8000a48:	0019      	movs	r1, r3
 8000a4a:	0010      	movs	r0, r2
 8000a4c:	f000 fb30 	bl	80010b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a50:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <HAL_I2C_MspInit+0x84>)
 8000a52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a54:	4b05      	ldr	r3, [pc, #20]	@ (8000a6c <HAL_I2C_MspInit+0x84>)
 8000a56:	2180      	movs	r1, #128	@ 0x80
 8000a58:	0389      	lsls	r1, r1, #14
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000a5e:	46c0      	nop			@ (mov r8, r8)
 8000a60:	46bd      	mov	sp, r7
 8000a62:	b009      	add	sp, #36	@ 0x24
 8000a64:	bd90      	pop	{r4, r7, pc}
 8000a66:	46c0      	nop			@ (mov r8, r8)
 8000a68:	40005400 	.word	0x40005400
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	50000400 	.word	0x50000400

08000a74 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a74:	b590      	push	{r4, r7, lr}
 8000a76:	b08b      	sub	sp, #44	@ 0x2c
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	2414      	movs	r4, #20
 8000a7e:	193b      	adds	r3, r7, r4
 8000a80:	0018      	movs	r0, r3
 8000a82:	2314      	movs	r3, #20
 8000a84:	001a      	movs	r2, r3
 8000a86:	2100      	movs	r1, #0
 8000a88:	f002 ff78 	bl	800397c <memset>
  if(hspi->Instance==SPI1)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a41      	ldr	r2, [pc, #260]	@ (8000b98 <HAL_SPI_MspInit+0x124>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d14c      	bne.n	8000b30 <HAL_SPI_MspInit+0xbc>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a96:	4b41      	ldr	r3, [pc, #260]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000a98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a9a:	4b40      	ldr	r3, [pc, #256]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000a9c:	2180      	movs	r1, #128	@ 0x80
 8000a9e:	0149      	lsls	r1, r1, #5
 8000aa0:	430a      	orrs	r2, r1
 8000aa2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa4:	4b3d      	ldr	r3, [pc, #244]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000aa8:	4b3c      	ldr	r3, [pc, #240]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000aaa:	2101      	movs	r1, #1
 8000aac:	430a      	orrs	r2, r1
 8000aae:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ab0:	4b3a      	ldr	r3, [pc, #232]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000abc:	4b37      	ldr	r3, [pc, #220]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ac0:	4b36      	ldr	r3, [pc, #216]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000ac2:	2102      	movs	r1, #2
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ac8:	4b34      	ldr	r3, [pc, #208]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000acc:	2202      	movs	r2, #2
 8000ace:	4013      	ands	r3, r2
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ePD1_CS_Pin;
 8000ad4:	193b      	adds	r3, r7, r4
 8000ad6:	2280      	movs	r2, #128	@ 0x80
 8000ad8:	0212      	lsls	r2, r2, #8
 8000ada:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000adc:	193b      	adds	r3, r7, r4
 8000ade:	2202      	movs	r2, #2
 8000ae0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	193b      	adds	r3, r7, r4
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	193b      	adds	r3, r7, r4
 8000aea:	2200      	movs	r2, #0
 8000aec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000aee:	193b      	adds	r3, r7, r4
 8000af0:	2200      	movs	r2, #0
 8000af2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ePD1_CS_GPIO_Port, &GPIO_InitStruct);
 8000af4:	193a      	adds	r2, r7, r4
 8000af6:	23a0      	movs	r3, #160	@ 0xa0
 8000af8:	05db      	lsls	r3, r3, #23
 8000afa:	0011      	movs	r1, r2
 8000afc:	0018      	movs	r0, r3
 8000afe:	f000 fad7 	bl	80010b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ePD1_SCK_Pin|ePD1_MOSI_Pin;
 8000b02:	0021      	movs	r1, r4
 8000b04:	187b      	adds	r3, r7, r1
 8000b06:	2228      	movs	r2, #40	@ 0x28
 8000b08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0a:	187b      	adds	r3, r7, r1
 8000b0c:	2202      	movs	r2, #2
 8000b0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	187b      	adds	r3, r7, r1
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b16:	187b      	adds	r3, r7, r1
 8000b18:	2200      	movs	r2, #0
 8000b1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000b1c:	187b      	adds	r3, r7, r1
 8000b1e:	2200      	movs	r2, #0
 8000b20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b22:	187b      	adds	r3, r7, r1
 8000b24:	4a1e      	ldr	r2, [pc, #120]	@ (8000ba0 <HAL_SPI_MspInit+0x12c>)
 8000b26:	0019      	movs	r1, r3
 8000b28:	0010      	movs	r0, r2
 8000b2a:	f000 fac1 	bl	80010b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000b2e:	e02e      	b.n	8000b8e <HAL_SPI_MspInit+0x11a>
  else if(hspi->Instance==SPI2)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a1b      	ldr	r2, [pc, #108]	@ (8000ba4 <HAL_SPI_MspInit+0x130>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d129      	bne.n	8000b8e <HAL_SPI_MspInit+0x11a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b3a:	4b18      	ldr	r3, [pc, #96]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000b3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b3e:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000b40:	2180      	movs	r1, #128	@ 0x80
 8000b42:	01c9      	lsls	r1, r1, #7
 8000b44:	430a      	orrs	r2, r1
 8000b46:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b48:	4b14      	ldr	r3, [pc, #80]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b4c:	4b13      	ldr	r3, [pc, #76]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000b4e:	2102      	movs	r1, #2
 8000b50:	430a      	orrs	r2, r1
 8000b52:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b54:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <HAL_SPI_MspInit+0x128>)
 8000b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b58:	2202      	movs	r2, #2
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	60bb      	str	r3, [r7, #8]
 8000b5e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NFC_NSS_Pin|NFC_SCK_Pin|NFC_MISO_Pin|NFC_MOSI_Pin;
 8000b60:	2114      	movs	r1, #20
 8000b62:	187b      	adds	r3, r7, r1
 8000b64:	22f0      	movs	r2, #240	@ 0xf0
 8000b66:	0212      	lsls	r2, r2, #8
 8000b68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	2203      	movs	r2, #3
 8000b7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2200      	movs	r2, #0
 8000b80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	4a06      	ldr	r2, [pc, #24]	@ (8000ba0 <HAL_SPI_MspInit+0x12c>)
 8000b86:	0019      	movs	r1, r3
 8000b88:	0010      	movs	r0, r2
 8000b8a:	f000 fa91 	bl	80010b0 <HAL_GPIO_Init>
}
 8000b8e:	46c0      	nop			@ (mov r8, r8)
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b00b      	add	sp, #44	@ 0x2c
 8000b94:	bd90      	pop	{r4, r7, pc}
 8000b96:	46c0      	nop			@ (mov r8, r8)
 8000b98:	40013000 	.word	0x40013000
 8000b9c:	40021000 	.word	0x40021000
 8000ba0:	50000400 	.word	0x50000400
 8000ba4:	40003800 	.word	0x40003800

08000ba8 <HAL_TSC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htsc: TSC handle pointer
  * @retval None
  */
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 8000ba8:	b590      	push	{r4, r7, lr}
 8000baa:	b08b      	sub	sp, #44	@ 0x2c
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb0:	2414      	movs	r4, #20
 8000bb2:	193b      	adds	r3, r7, r4
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	2314      	movs	r3, #20
 8000bb8:	001a      	movs	r2, r3
 8000bba:	2100      	movs	r1, #0
 8000bbc:	f002 fede 	bl	800397c <memset>
  if(htsc->Instance==TSC)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a41      	ldr	r2, [pc, #260]	@ (8000ccc <HAL_TSC_MspInit+0x124>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d17c      	bne.n	8000cc4 <HAL_TSC_MspInit+0x11c>
  {
    /* USER CODE BEGIN TSC_MspInit 0 */

    /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8000bca:	4b41      	ldr	r3, [pc, #260]	@ (8000cd0 <HAL_TSC_MspInit+0x128>)
 8000bcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bce:	4b40      	ldr	r3, [pc, #256]	@ (8000cd0 <HAL_TSC_MspInit+0x128>)
 8000bd0:	2180      	movs	r1, #128	@ 0x80
 8000bd2:	0249      	lsls	r1, r1, #9
 8000bd4:	430a      	orrs	r2, r1
 8000bd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bd8:	4b3d      	ldr	r3, [pc, #244]	@ (8000cd0 <HAL_TSC_MspInit+0x128>)
 8000bda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bdc:	2380      	movs	r3, #128	@ 0x80
 8000bde:	025b      	lsls	r3, r3, #9
 8000be0:	4013      	ands	r3, r2
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be6:	4b3a      	ldr	r3, [pc, #232]	@ (8000cd0 <HAL_TSC_MspInit+0x128>)
 8000be8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bea:	4b39      	ldr	r3, [pc, #228]	@ (8000cd0 <HAL_TSC_MspInit+0x128>)
 8000bec:	2101      	movs	r1, #1
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bf2:	4b37      	ldr	r3, [pc, #220]	@ (8000cd0 <HAL_TSC_MspInit+0x128>)
 8000bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfe:	4b34      	ldr	r3, [pc, #208]	@ (8000cd0 <HAL_TSC_MspInit+0x128>)
 8000c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c02:	4b33      	ldr	r3, [pc, #204]	@ (8000cd0 <HAL_TSC_MspInit+0x128>)
 8000c04:	2102      	movs	r1, #2
 8000c06:	430a      	orrs	r2, r1
 8000c08:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c0a:	4b31      	ldr	r3, [pc, #196]	@ (8000cd0 <HAL_TSC_MspInit+0x128>)
 8000c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c0e:	2202      	movs	r2, #2
 8000c10:	4013      	ands	r3, r2
 8000c12:	60bb      	str	r3, [r7, #8]
 8000c14:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000c16:	193b      	adds	r3, r7, r4
 8000c18:	2244      	movs	r2, #68	@ 0x44
 8000c1a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1c:	193b      	adds	r3, r7, r4
 8000c1e:	2202      	movs	r2, #2
 8000c20:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	193b      	adds	r3, r7, r4
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c28:	193b      	adds	r3, r7, r4
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000c2e:	193b      	adds	r3, r7, r4
 8000c30:	2203      	movs	r2, #3
 8000c32:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c34:	193a      	adds	r2, r7, r4
 8000c36:	23a0      	movs	r3, #160	@ 0xa0
 8000c38:	05db      	lsls	r3, r3, #23
 8000c3a:	0011      	movs	r1, r2
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f000 fa37 	bl	80010b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8000c42:	193b      	adds	r3, r7, r4
 8000c44:	2288      	movs	r2, #136	@ 0x88
 8000c46:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c48:	193b      	adds	r3, r7, r4
 8000c4a:	2212      	movs	r2, #18
 8000c4c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	193b      	adds	r3, r7, r4
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c54:	193b      	adds	r3, r7, r4
 8000c56:	2200      	movs	r2, #0
 8000c58:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000c5a:	193b      	adds	r3, r7, r4
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c60:	193a      	adds	r2, r7, r4
 8000c62:	23a0      	movs	r3, #160	@ 0xa0
 8000c64:	05db      	lsls	r3, r3, #23
 8000c66:	0011      	movs	r1, r2
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f000 fa21 	bl	80010b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c6e:	193b      	adds	r3, r7, r4
 8000c70:	2201      	movs	r2, #1
 8000c72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	193b      	adds	r3, r7, r4
 8000c76:	2202      	movs	r2, #2
 8000c78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	193b      	adds	r3, r7, r4
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	193b      	adds	r3, r7, r4
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	2203      	movs	r2, #3
 8000c8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8c:	193b      	adds	r3, r7, r4
 8000c8e:	4a11      	ldr	r2, [pc, #68]	@ (8000cd4 <HAL_TSC_MspInit+0x12c>)
 8000c90:	0019      	movs	r1, r3
 8000c92:	0010      	movs	r0, r2
 8000c94:	f000 fa0c 	bl	80010b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c98:	0021      	movs	r1, r4
 8000c9a:	187b      	adds	r3, r7, r1
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ca0:	187b      	adds	r3, r7, r1
 8000ca2:	2212      	movs	r2, #18
 8000ca4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	187b      	adds	r3, r7, r1
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cac:	187b      	adds	r3, r7, r1
 8000cae:	2200      	movs	r2, #0
 8000cb0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000cb2:	187b      	adds	r3, r7, r1
 8000cb4:	2203      	movs	r2, #3
 8000cb6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	4a06      	ldr	r2, [pc, #24]	@ (8000cd4 <HAL_TSC_MspInit+0x12c>)
 8000cbc:	0019      	movs	r1, r3
 8000cbe:	0010      	movs	r0, r2
 8000cc0:	f000 f9f6 	bl	80010b0 <HAL_GPIO_Init>

    /* USER CODE END TSC_MspInit 1 */

  }

}
 8000cc4:	46c0      	nop			@ (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b00b      	add	sp, #44	@ 0x2c
 8000cca:	bd90      	pop	{r4, r7, pc}
 8000ccc:	40024000 	.word	0x40024000
 8000cd0:	40021000 	.word	0x40021000
 8000cd4:	50000400 	.word	0x50000400

08000cd8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cd8:	b590      	push	{r4, r7, lr}
 8000cda:	b089      	sub	sp, #36	@ 0x24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce0:	240c      	movs	r4, #12
 8000ce2:	193b      	adds	r3, r7, r4
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	2314      	movs	r3, #20
 8000ce8:	001a      	movs	r2, r3
 8000cea:	2100      	movs	r1, #0
 8000cec:	f002 fe46 	bl	800397c <memset>
  if(huart->Instance==USART1)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a18      	ldr	r2, [pc, #96]	@ (8000d58 <HAL_UART_MspInit+0x80>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d12a      	bne.n	8000d50 <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cfa:	4b18      	ldr	r3, [pc, #96]	@ (8000d5c <HAL_UART_MspInit+0x84>)
 8000cfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cfe:	4b17      	ldr	r3, [pc, #92]	@ (8000d5c <HAL_UART_MspInit+0x84>)
 8000d00:	2180      	movs	r1, #128	@ 0x80
 8000d02:	01c9      	lsls	r1, r1, #7
 8000d04:	430a      	orrs	r2, r1
 8000d06:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d08:	4b14      	ldr	r3, [pc, #80]	@ (8000d5c <HAL_UART_MspInit+0x84>)
 8000d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d0c:	4b13      	ldr	r3, [pc, #76]	@ (8000d5c <HAL_UART_MspInit+0x84>)
 8000d0e:	2101      	movs	r1, #1
 8000d10:	430a      	orrs	r2, r1
 8000d12:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d14:	4b11      	ldr	r3, [pc, #68]	@ (8000d5c <HAL_UART_MspInit+0x84>)
 8000d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	60bb      	str	r3, [r7, #8]
 8000d1e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d20:	193b      	adds	r3, r7, r4
 8000d22:	22c0      	movs	r2, #192	@ 0xc0
 8000d24:	00d2      	lsls	r2, r2, #3
 8000d26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	0021      	movs	r1, r4
 8000d2a:	187b      	adds	r3, r7, r1
 8000d2c:	2202      	movs	r2, #2
 8000d2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	187b      	adds	r3, r7, r1
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d36:	187b      	adds	r3, r7, r1
 8000d38:	2203      	movs	r2, #3
 8000d3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000d3c:	187b      	adds	r3, r7, r1
 8000d3e:	2204      	movs	r2, #4
 8000d40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d42:	187a      	adds	r2, r7, r1
 8000d44:	23a0      	movs	r3, #160	@ 0xa0
 8000d46:	05db      	lsls	r3, r3, #23
 8000d48:	0011      	movs	r1, r2
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f000 f9b0 	bl	80010b0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b009      	add	sp, #36	@ 0x24
 8000d56:	bd90      	pop	{r4, r7, pc}
 8000d58:	40013800 	.word	0x40013800
 8000d5c:	40021000 	.word	0x40021000

08000d60 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a06      	ldr	r2, [pc, #24]	@ (8000d88 <HAL_PCD_MspInit+0x28>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d106      	bne.n	8000d80 <HAL_PCD_MspInit+0x20>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <HAL_PCD_MspInit+0x2c>)
 8000d74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d76:	4b05      	ldr	r3, [pc, #20]	@ (8000d8c <HAL_PCD_MspInit+0x2c>)
 8000d78:	2180      	movs	r1, #128	@ 0x80
 8000d7a:	0409      	lsls	r1, r1, #16
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END USB_MspInit 1 */

  }

}
 8000d80:	46c0      	nop			@ (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	b002      	add	sp, #8
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40005c00 	.word	0x40005c00
 8000d8c:	40021000 	.word	0x40021000

08000d90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d94:	46c0      	nop			@ (mov r8, r8)
 8000d96:	e7fd      	b.n	8000d94 <NMI_Handler+0x4>

08000d98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d9c:	46c0      	nop			@ (mov r8, r8)
 8000d9e:	e7fd      	b.n	8000d9c <HardFault_Handler+0x4>

08000da0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000da4:	46c0      	nop			@ (mov r8, r8)
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dae:	46c0      	nop			@ (mov r8, r8)
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db8:	f000 f886 	bl	8000ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dbc:	46c0      	nop			@ (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}

08000dc2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc6:	46c0      	nop			@ (mov r8, r8)
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000dcc:	480d      	ldr	r0, [pc, #52]	@ (8000e04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dce:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dd0:	f7ff fff7 	bl	8000dc2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dd4:	480c      	ldr	r0, [pc, #48]	@ (8000e08 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dd6:	490d      	ldr	r1, [pc, #52]	@ (8000e0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e10 <LoopForever+0xe>)
  movs r3, #0
 8000dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ddc:	e002      	b.n	8000de4 <LoopCopyDataInit>

08000dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000de2:	3304      	adds	r3, #4

08000de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de8:	d3f9      	bcc.n	8000dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dea:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dec:	4c0a      	ldr	r4, [pc, #40]	@ (8000e18 <LoopForever+0x16>)
  movs r3, #0
 8000dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df0:	e001      	b.n	8000df6 <LoopFillZerobss>

08000df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df4:	3204      	adds	r2, #4

08000df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df8:	d3fb      	bcc.n	8000df2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dfa:	f002 fdc7 	bl	800398c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dfe:	f7ff fb25 	bl	800044c <main>

08000e02 <LoopForever>:

LoopForever:
    b LoopForever
 8000e02:	e7fe      	b.n	8000e02 <LoopForever>
  ldr   r0, =_estack
 8000e04:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e0c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e10:	08003a68 	.word	0x08003a68
  ldr r2, =_sbss
 8000e14:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e18:	200004d8 	.word	0x200004d8

08000e1c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e1c:	e7fe      	b.n	8000e1c <ADC1_COMP_IRQHandler>
	...

08000e20 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e26:	1dfb      	adds	r3, r7, #7
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <HAL_Init+0x3c>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4b0a      	ldr	r3, [pc, #40]	@ (8000e5c <HAL_Init+0x3c>)
 8000e32:	2140      	movs	r1, #64	@ 0x40
 8000e34:	430a      	orrs	r2, r1
 8000e36:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e38:	2000      	movs	r0, #0
 8000e3a:	f000 f811 	bl	8000e60 <HAL_InitTick>
 8000e3e:	1e03      	subs	r3, r0, #0
 8000e40:	d003      	beq.n	8000e4a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000e42:	1dfb      	adds	r3, r7, #7
 8000e44:	2201      	movs	r2, #1
 8000e46:	701a      	strb	r2, [r3, #0]
 8000e48:	e001      	b.n	8000e4e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e4a:	f7ff fdb9 	bl	80009c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e4e:	1dfb      	adds	r3, r7, #7
 8000e50:	781b      	ldrb	r3, [r3, #0]
}
 8000e52:	0018      	movs	r0, r3
 8000e54:	46bd      	mov	sp, r7
 8000e56:	b002      	add	sp, #8
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	46c0      	nop			@ (mov r8, r8)
 8000e5c:	40022000 	.word	0x40022000

08000e60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e60:	b590      	push	{r4, r7, lr}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e68:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <HAL_InitTick+0x5c>)
 8000e6a:	681c      	ldr	r4, [r3, #0]
 8000e6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <HAL_InitTick+0x60>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	0019      	movs	r1, r3
 8000e72:	23fa      	movs	r3, #250	@ 0xfa
 8000e74:	0098      	lsls	r0, r3, #2
 8000e76:	f7ff f947 	bl	8000108 <__udivsi3>
 8000e7a:	0003      	movs	r3, r0
 8000e7c:	0019      	movs	r1, r3
 8000e7e:	0020      	movs	r0, r4
 8000e80:	f7ff f942 	bl	8000108 <__udivsi3>
 8000e84:	0003      	movs	r3, r0
 8000e86:	0018      	movs	r0, r3
 8000e88:	f000 f905 	bl	8001096 <HAL_SYSTICK_Config>
 8000e8c:	1e03      	subs	r3, r0, #0
 8000e8e:	d001      	beq.n	8000e94 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000e90:	2301      	movs	r3, #1
 8000e92:	e00f      	b.n	8000eb4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b03      	cmp	r3, #3
 8000e98:	d80b      	bhi.n	8000eb2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e9a:	6879      	ldr	r1, [r7, #4]
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	425b      	negs	r3, r3
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f000 f8e2 	bl	800106c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ea8:	4b06      	ldr	r3, [pc, #24]	@ (8000ec4 <HAL_InitTick+0x64>)
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	e000      	b.n	8000eb4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
}
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	b003      	add	sp, #12
 8000eba:	bd90      	pop	{r4, r7, pc}
 8000ebc:	20000000 	.word	0x20000000
 8000ec0:	20000008 	.word	0x20000008
 8000ec4:	20000004 	.word	0x20000004

08000ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ecc:	4b05      	ldr	r3, [pc, #20]	@ (8000ee4 <HAL_IncTick+0x1c>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	001a      	movs	r2, r3
 8000ed2:	4b05      	ldr	r3, [pc, #20]	@ (8000ee8 <HAL_IncTick+0x20>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	18d2      	adds	r2, r2, r3
 8000ed8:	4b03      	ldr	r3, [pc, #12]	@ (8000ee8 <HAL_IncTick+0x20>)
 8000eda:	601a      	str	r2, [r3, #0]
}
 8000edc:	46c0      	nop			@ (mov r8, r8)
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	46c0      	nop			@ (mov r8, r8)
 8000ee4:	20000008 	.word	0x20000008
 8000ee8:	200004d4 	.word	0x200004d4

08000eec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef0:	4b02      	ldr	r3, [pc, #8]	@ (8000efc <HAL_GetTick+0x10>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
}
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	46c0      	nop			@ (mov r8, r8)
 8000efc:	200004d4 	.word	0x200004d4

08000f00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f08:	f7ff fff0 	bl	8000eec <HAL_GetTick>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	3301      	adds	r3, #1
 8000f18:	d005      	beq.n	8000f26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <HAL_Delay+0x44>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	001a      	movs	r2, r3
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	189b      	adds	r3, r3, r2
 8000f24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f26:	46c0      	nop			@ (mov r8, r8)
 8000f28:	f7ff ffe0 	bl	8000eec <HAL_GetTick>
 8000f2c:	0002      	movs	r2, r0
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d8f7      	bhi.n	8000f28 <HAL_Delay+0x28>
  {
  }
}
 8000f38:	46c0      	nop			@ (mov r8, r8)
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	b004      	add	sp, #16
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	20000008 	.word	0x20000008

08000f48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	0002      	movs	r2, r0
 8000f50:	6039      	str	r1, [r7, #0]
 8000f52:	1dfb      	adds	r3, r7, #7
 8000f54:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f56:	1dfb      	adds	r3, r7, #7
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f5c:	d828      	bhi.n	8000fb0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f5e:	4a2f      	ldr	r2, [pc, #188]	@ (800101c <__NVIC_SetPriority+0xd4>)
 8000f60:	1dfb      	adds	r3, r7, #7
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	b25b      	sxtb	r3, r3
 8000f66:	089b      	lsrs	r3, r3, #2
 8000f68:	33c0      	adds	r3, #192	@ 0xc0
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	589b      	ldr	r3, [r3, r2]
 8000f6e:	1dfa      	adds	r2, r7, #7
 8000f70:	7812      	ldrb	r2, [r2, #0]
 8000f72:	0011      	movs	r1, r2
 8000f74:	2203      	movs	r2, #3
 8000f76:	400a      	ands	r2, r1
 8000f78:	00d2      	lsls	r2, r2, #3
 8000f7a:	21ff      	movs	r1, #255	@ 0xff
 8000f7c:	4091      	lsls	r1, r2
 8000f7e:	000a      	movs	r2, r1
 8000f80:	43d2      	mvns	r2, r2
 8000f82:	401a      	ands	r2, r3
 8000f84:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	019b      	lsls	r3, r3, #6
 8000f8a:	22ff      	movs	r2, #255	@ 0xff
 8000f8c:	401a      	ands	r2, r3
 8000f8e:	1dfb      	adds	r3, r7, #7
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	0018      	movs	r0, r3
 8000f94:	2303      	movs	r3, #3
 8000f96:	4003      	ands	r3, r0
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f9c:	481f      	ldr	r0, [pc, #124]	@ (800101c <__NVIC_SetPriority+0xd4>)
 8000f9e:	1dfb      	adds	r3, r7, #7
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	b25b      	sxtb	r3, r3
 8000fa4:	089b      	lsrs	r3, r3, #2
 8000fa6:	430a      	orrs	r2, r1
 8000fa8:	33c0      	adds	r3, #192	@ 0xc0
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fae:	e031      	b.n	8001014 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fb0:	4a1b      	ldr	r2, [pc, #108]	@ (8001020 <__NVIC_SetPriority+0xd8>)
 8000fb2:	1dfb      	adds	r3, r7, #7
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	0019      	movs	r1, r3
 8000fb8:	230f      	movs	r3, #15
 8000fba:	400b      	ands	r3, r1
 8000fbc:	3b08      	subs	r3, #8
 8000fbe:	089b      	lsrs	r3, r3, #2
 8000fc0:	3306      	adds	r3, #6
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	18d3      	adds	r3, r2, r3
 8000fc6:	3304      	adds	r3, #4
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	1dfa      	adds	r2, r7, #7
 8000fcc:	7812      	ldrb	r2, [r2, #0]
 8000fce:	0011      	movs	r1, r2
 8000fd0:	2203      	movs	r2, #3
 8000fd2:	400a      	ands	r2, r1
 8000fd4:	00d2      	lsls	r2, r2, #3
 8000fd6:	21ff      	movs	r1, #255	@ 0xff
 8000fd8:	4091      	lsls	r1, r2
 8000fda:	000a      	movs	r2, r1
 8000fdc:	43d2      	mvns	r2, r2
 8000fde:	401a      	ands	r2, r3
 8000fe0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	019b      	lsls	r3, r3, #6
 8000fe6:	22ff      	movs	r2, #255	@ 0xff
 8000fe8:	401a      	ands	r2, r3
 8000fea:	1dfb      	adds	r3, r7, #7
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	0018      	movs	r0, r3
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	4003      	ands	r3, r0
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ff8:	4809      	ldr	r0, [pc, #36]	@ (8001020 <__NVIC_SetPriority+0xd8>)
 8000ffa:	1dfb      	adds	r3, r7, #7
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	001c      	movs	r4, r3
 8001000:	230f      	movs	r3, #15
 8001002:	4023      	ands	r3, r4
 8001004:	3b08      	subs	r3, #8
 8001006:	089b      	lsrs	r3, r3, #2
 8001008:	430a      	orrs	r2, r1
 800100a:	3306      	adds	r3, #6
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	18c3      	adds	r3, r0, r3
 8001010:	3304      	adds	r3, #4
 8001012:	601a      	str	r2, [r3, #0]
}
 8001014:	46c0      	nop			@ (mov r8, r8)
 8001016:	46bd      	mov	sp, r7
 8001018:	b003      	add	sp, #12
 800101a:	bd90      	pop	{r4, r7, pc}
 800101c:	e000e100 	.word	0xe000e100
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	1e5a      	subs	r2, r3, #1
 8001030:	2380      	movs	r3, #128	@ 0x80
 8001032:	045b      	lsls	r3, r3, #17
 8001034:	429a      	cmp	r2, r3
 8001036:	d301      	bcc.n	800103c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001038:	2301      	movs	r3, #1
 800103a:	e010      	b.n	800105e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800103c:	4b0a      	ldr	r3, [pc, #40]	@ (8001068 <SysTick_Config+0x44>)
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	3a01      	subs	r2, #1
 8001042:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001044:	2301      	movs	r3, #1
 8001046:	425b      	negs	r3, r3
 8001048:	2103      	movs	r1, #3
 800104a:	0018      	movs	r0, r3
 800104c:	f7ff ff7c 	bl	8000f48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001050:	4b05      	ldr	r3, [pc, #20]	@ (8001068 <SysTick_Config+0x44>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001056:	4b04      	ldr	r3, [pc, #16]	@ (8001068 <SysTick_Config+0x44>)
 8001058:	2207      	movs	r2, #7
 800105a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800105c:	2300      	movs	r3, #0
}
 800105e:	0018      	movs	r0, r3
 8001060:	46bd      	mov	sp, r7
 8001062:	b002      	add	sp, #8
 8001064:	bd80      	pop	{r7, pc}
 8001066:	46c0      	nop			@ (mov r8, r8)
 8001068:	e000e010 	.word	0xe000e010

0800106c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	60b9      	str	r1, [r7, #8]
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	210f      	movs	r1, #15
 8001078:	187b      	adds	r3, r7, r1
 800107a:	1c02      	adds	r2, r0, #0
 800107c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	187b      	adds	r3, r7, r1
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	b25b      	sxtb	r3, r3
 8001086:	0011      	movs	r1, r2
 8001088:	0018      	movs	r0, r3
 800108a:	f7ff ff5d 	bl	8000f48 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800108e:	46c0      	nop			@ (mov r8, r8)
 8001090:	46bd      	mov	sp, r7
 8001092:	b004      	add	sp, #16
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	0018      	movs	r0, r3
 80010a2:	f7ff ffbf 	bl	8001024 <SysTick_Config>
 80010a6:	0003      	movs	r3, r0
}
 80010a8:	0018      	movs	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	b002      	add	sp, #8
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80010c6:	e14f      	b.n	8001368 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2101      	movs	r1, #1
 80010ce:	697a      	ldr	r2, [r7, #20]
 80010d0:	4091      	lsls	r1, r2
 80010d2:	000a      	movs	r2, r1
 80010d4:	4013      	ands	r3, r2
 80010d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d100      	bne.n	80010e0 <HAL_GPIO_Init+0x30>
 80010de:	e140      	b.n	8001362 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	2203      	movs	r2, #3
 80010e6:	4013      	ands	r3, r2
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d005      	beq.n	80010f8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	2203      	movs	r2, #3
 80010f2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d130      	bne.n	800115a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	2203      	movs	r2, #3
 8001104:	409a      	lsls	r2, r3
 8001106:	0013      	movs	r3, r2
 8001108:	43da      	mvns	r2, r3
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	4013      	ands	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	68da      	ldr	r2, [r3, #12]
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	409a      	lsls	r2, r3
 800111a:	0013      	movs	r3, r2
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	4313      	orrs	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800112e:	2201      	movs	r2, #1
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	409a      	lsls	r2, r3
 8001134:	0013      	movs	r3, r2
 8001136:	43da      	mvns	r2, r3
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	4013      	ands	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	091b      	lsrs	r3, r3, #4
 8001144:	2201      	movs	r2, #1
 8001146:	401a      	ands	r2, r3
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	409a      	lsls	r2, r3
 800114c:	0013      	movs	r3, r2
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4313      	orrs	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2203      	movs	r2, #3
 8001160:	4013      	ands	r3, r2
 8001162:	2b03      	cmp	r3, #3
 8001164:	d017      	beq.n	8001196 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	2203      	movs	r2, #3
 8001172:	409a      	lsls	r2, r3
 8001174:	0013      	movs	r3, r2
 8001176:	43da      	mvns	r2, r3
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	4013      	ands	r3, r2
 800117c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	409a      	lsls	r2, r3
 8001188:	0013      	movs	r3, r2
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	4313      	orrs	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	2203      	movs	r2, #3
 800119c:	4013      	ands	r3, r2
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d123      	bne.n	80011ea <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	08da      	lsrs	r2, r3, #3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	3208      	adds	r2, #8
 80011aa:	0092      	lsls	r2, r2, #2
 80011ac:	58d3      	ldr	r3, [r2, r3]
 80011ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	2207      	movs	r2, #7
 80011b4:	4013      	ands	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	220f      	movs	r2, #15
 80011ba:	409a      	lsls	r2, r3
 80011bc:	0013      	movs	r3, r2
 80011be:	43da      	mvns	r2, r3
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	4013      	ands	r3, r2
 80011c4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	691a      	ldr	r2, [r3, #16]
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	2107      	movs	r1, #7
 80011ce:	400b      	ands	r3, r1
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	409a      	lsls	r2, r3
 80011d4:	0013      	movs	r3, r2
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	08da      	lsrs	r2, r3, #3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	3208      	adds	r2, #8
 80011e4:	0092      	lsls	r2, r2, #2
 80011e6:	6939      	ldr	r1, [r7, #16]
 80011e8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	2203      	movs	r2, #3
 80011f6:	409a      	lsls	r2, r3
 80011f8:	0013      	movs	r3, r2
 80011fa:	43da      	mvns	r2, r3
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	4013      	ands	r3, r2
 8001200:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	2203      	movs	r2, #3
 8001208:	401a      	ands	r2, r3
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	409a      	lsls	r2, r3
 8001210:	0013      	movs	r3, r2
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	4313      	orrs	r3, r2
 8001216:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685a      	ldr	r2, [r3, #4]
 8001222:	23c0      	movs	r3, #192	@ 0xc0
 8001224:	029b      	lsls	r3, r3, #10
 8001226:	4013      	ands	r3, r2
 8001228:	d100      	bne.n	800122c <HAL_GPIO_Init+0x17c>
 800122a:	e09a      	b.n	8001362 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800122c:	4b54      	ldr	r3, [pc, #336]	@ (8001380 <HAL_GPIO_Init+0x2d0>)
 800122e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001230:	4b53      	ldr	r3, [pc, #332]	@ (8001380 <HAL_GPIO_Init+0x2d0>)
 8001232:	2101      	movs	r1, #1
 8001234:	430a      	orrs	r2, r1
 8001236:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001238:	4a52      	ldr	r2, [pc, #328]	@ (8001384 <HAL_GPIO_Init+0x2d4>)
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	089b      	lsrs	r3, r3, #2
 800123e:	3302      	adds	r3, #2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	589b      	ldr	r3, [r3, r2]
 8001244:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	2203      	movs	r2, #3
 800124a:	4013      	ands	r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	220f      	movs	r2, #15
 8001250:	409a      	lsls	r2, r3
 8001252:	0013      	movs	r3, r2
 8001254:	43da      	mvns	r2, r3
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	4013      	ands	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	23a0      	movs	r3, #160	@ 0xa0
 8001260:	05db      	lsls	r3, r3, #23
 8001262:	429a      	cmp	r2, r3
 8001264:	d019      	beq.n	800129a <HAL_GPIO_Init+0x1ea>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a47      	ldr	r2, [pc, #284]	@ (8001388 <HAL_GPIO_Init+0x2d8>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d013      	beq.n	8001296 <HAL_GPIO_Init+0x1e6>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a46      	ldr	r2, [pc, #280]	@ (800138c <HAL_GPIO_Init+0x2dc>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d00d      	beq.n	8001292 <HAL_GPIO_Init+0x1e2>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a45      	ldr	r2, [pc, #276]	@ (8001390 <HAL_GPIO_Init+0x2e0>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d007      	beq.n	800128e <HAL_GPIO_Init+0x1de>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a44      	ldr	r2, [pc, #272]	@ (8001394 <HAL_GPIO_Init+0x2e4>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d101      	bne.n	800128a <HAL_GPIO_Init+0x1da>
 8001286:	2305      	movs	r3, #5
 8001288:	e008      	b.n	800129c <HAL_GPIO_Init+0x1ec>
 800128a:	2306      	movs	r3, #6
 800128c:	e006      	b.n	800129c <HAL_GPIO_Init+0x1ec>
 800128e:	2303      	movs	r3, #3
 8001290:	e004      	b.n	800129c <HAL_GPIO_Init+0x1ec>
 8001292:	2302      	movs	r3, #2
 8001294:	e002      	b.n	800129c <HAL_GPIO_Init+0x1ec>
 8001296:	2301      	movs	r3, #1
 8001298:	e000      	b.n	800129c <HAL_GPIO_Init+0x1ec>
 800129a:	2300      	movs	r3, #0
 800129c:	697a      	ldr	r2, [r7, #20]
 800129e:	2103      	movs	r1, #3
 80012a0:	400a      	ands	r2, r1
 80012a2:	0092      	lsls	r2, r2, #2
 80012a4:	4093      	lsls	r3, r2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012ac:	4935      	ldr	r1, [pc, #212]	@ (8001384 <HAL_GPIO_Init+0x2d4>)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	089b      	lsrs	r3, r3, #2
 80012b2:	3302      	adds	r3, #2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ba:	4b37      	ldr	r3, [pc, #220]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	43da      	mvns	r2, r3
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	4013      	ands	r3, r2
 80012c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685a      	ldr	r2, [r3, #4]
 80012ce:	2380      	movs	r3, #128	@ 0x80
 80012d0:	035b      	lsls	r3, r3, #13
 80012d2:	4013      	ands	r3, r2
 80012d4:	d003      	beq.n	80012de <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4313      	orrs	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80012de:	4b2e      	ldr	r3, [pc, #184]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80012e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	43da      	mvns	r2, r3
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	4013      	ands	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685a      	ldr	r2, [r3, #4]
 80012f8:	2380      	movs	r3, #128	@ 0x80
 80012fa:	039b      	lsls	r3, r3, #14
 80012fc:	4013      	ands	r3, r2
 80012fe:	d003      	beq.n	8001308 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	4313      	orrs	r3, r2
 8001306:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001308:	4b23      	ldr	r3, [pc, #140]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800130e:	4b22      	ldr	r3, [pc, #136]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	43da      	mvns	r2, r3
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	4013      	ands	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685a      	ldr	r2, [r3, #4]
 8001322:	2380      	movs	r3, #128	@ 0x80
 8001324:	029b      	lsls	r3, r3, #10
 8001326:	4013      	ands	r3, r2
 8001328:	d003      	beq.n	8001332 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4313      	orrs	r3, r2
 8001330:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001332:	4b19      	ldr	r3, [pc, #100]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001338:	4b17      	ldr	r3, [pc, #92]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	43da      	mvns	r2, r3
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	4013      	ands	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685a      	ldr	r2, [r3, #4]
 800134c:	2380      	movs	r3, #128	@ 0x80
 800134e:	025b      	lsls	r3, r3, #9
 8001350:	4013      	ands	r3, r2
 8001352:	d003      	beq.n	800135c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001354:	693a      	ldr	r2, [r7, #16]
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	4313      	orrs	r3, r2
 800135a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800135c:	4b0e      	ldr	r3, [pc, #56]	@ (8001398 <HAL_GPIO_Init+0x2e8>)
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	3301      	adds	r3, #1
 8001366:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	40da      	lsrs	r2, r3
 8001370:	1e13      	subs	r3, r2, #0
 8001372:	d000      	beq.n	8001376 <HAL_GPIO_Init+0x2c6>
 8001374:	e6a8      	b.n	80010c8 <HAL_GPIO_Init+0x18>
  }
}
 8001376:	46c0      	nop			@ (mov r8, r8)
 8001378:	46c0      	nop			@ (mov r8, r8)
 800137a:	46bd      	mov	sp, r7
 800137c:	b006      	add	sp, #24
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40021000 	.word	0x40021000
 8001384:	40010000 	.word	0x40010000
 8001388:	50000400 	.word	0x50000400
 800138c:	50000800 	.word	0x50000800
 8001390:	50000c00 	.word	0x50000c00
 8001394:	50001c00 	.word	0x50001c00
 8001398:	40010400 	.word	0x40010400

0800139c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	0008      	movs	r0, r1
 80013a6:	0011      	movs	r1, r2
 80013a8:	1cbb      	adds	r3, r7, #2
 80013aa:	1c02      	adds	r2, r0, #0
 80013ac:	801a      	strh	r2, [r3, #0]
 80013ae:	1c7b      	adds	r3, r7, #1
 80013b0:	1c0a      	adds	r2, r1, #0
 80013b2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013b4:	1c7b      	adds	r3, r7, #1
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d004      	beq.n	80013c6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013bc:	1cbb      	adds	r3, r7, #2
 80013be:	881a      	ldrh	r2, [r3, #0]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80013c4:	e003      	b.n	80013ce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80013c6:	1cbb      	adds	r3, r7, #2
 80013c8:	881a      	ldrh	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013ce:	46c0      	nop			@ (mov r8, r8)
 80013d0:	46bd      	mov	sp, r7
 80013d2:	b002      	add	sp, #8
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d101      	bne.n	80013ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e08f      	b.n	800150a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2241      	movs	r2, #65	@ 0x41
 80013ee:	5c9b      	ldrb	r3, [r3, r2]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d107      	bne.n	8001406 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2240      	movs	r2, #64	@ 0x40
 80013fa:	2100      	movs	r1, #0
 80013fc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	0018      	movs	r0, r3
 8001402:	f7ff faf1 	bl	80009e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2241      	movs	r2, #65	@ 0x41
 800140a:	2124      	movs	r1, #36	@ 0x24
 800140c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2101      	movs	r1, #1
 800141a:	438a      	bics	r2, r1
 800141c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	493b      	ldr	r1, [pc, #236]	@ (8001514 <HAL_I2C_Init+0x13c>)
 8001428:	400a      	ands	r2, r1
 800142a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4938      	ldr	r1, [pc, #224]	@ (8001518 <HAL_I2C_Init+0x140>)
 8001438:	400a      	ands	r2, r1
 800143a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d108      	bne.n	8001456 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2180      	movs	r1, #128	@ 0x80
 800144e:	0209      	lsls	r1, r1, #8
 8001450:	430a      	orrs	r2, r1
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	e007      	b.n	8001466 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689a      	ldr	r2, [r3, #8]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2184      	movs	r1, #132	@ 0x84
 8001460:	0209      	lsls	r1, r1, #8
 8001462:	430a      	orrs	r2, r1
 8001464:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	2b02      	cmp	r3, #2
 800146c:	d109      	bne.n	8001482 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2180      	movs	r1, #128	@ 0x80
 800147a:	0109      	lsls	r1, r1, #4
 800147c:	430a      	orrs	r2, r1
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	e007      	b.n	8001492 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	685a      	ldr	r2, [r3, #4]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4923      	ldr	r1, [pc, #140]	@ (800151c <HAL_I2C_Init+0x144>)
 800148e:	400a      	ands	r2, r1
 8001490:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4920      	ldr	r1, [pc, #128]	@ (8001520 <HAL_I2C_Init+0x148>)
 800149e:	430a      	orrs	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68da      	ldr	r2, [r3, #12]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	491a      	ldr	r1, [pc, #104]	@ (8001518 <HAL_I2C_Init+0x140>)
 80014ae:	400a      	ands	r2, r1
 80014b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	691a      	ldr	r2, [r3, #16]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	431a      	orrs	r2, r3
 80014bc:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	699b      	ldr	r3, [r3, #24]
 80014c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	430a      	orrs	r2, r1
 80014ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	69d9      	ldr	r1, [r3, #28]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a1a      	ldr	r2, [r3, #32]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	430a      	orrs	r2, r1
 80014da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2101      	movs	r1, #1
 80014e8:	430a      	orrs	r2, r1
 80014ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2241      	movs	r2, #65	@ 0x41
 80014f6:	2120      	movs	r1, #32
 80014f8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2242      	movs	r2, #66	@ 0x42
 8001504:	2100      	movs	r1, #0
 8001506:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001508:	2300      	movs	r3, #0
}
 800150a:	0018      	movs	r0, r3
 800150c:	46bd      	mov	sp, r7
 800150e:	b002      	add	sp, #8
 8001510:	bd80      	pop	{r7, pc}
 8001512:	46c0      	nop			@ (mov r8, r8)
 8001514:	f0ffffff 	.word	0xf0ffffff
 8001518:	ffff7fff 	.word	0xffff7fff
 800151c:	fffff7ff 	.word	0xfffff7ff
 8001520:	02008000 	.word	0x02008000

08001524 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2241      	movs	r2, #65	@ 0x41
 8001532:	5c9b      	ldrb	r3, [r3, r2]
 8001534:	b2db      	uxtb	r3, r3
 8001536:	2b20      	cmp	r3, #32
 8001538:	d138      	bne.n	80015ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2240      	movs	r2, #64	@ 0x40
 800153e:	5c9b      	ldrb	r3, [r3, r2]
 8001540:	2b01      	cmp	r3, #1
 8001542:	d101      	bne.n	8001548 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001544:	2302      	movs	r3, #2
 8001546:	e032      	b.n	80015ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2240      	movs	r2, #64	@ 0x40
 800154c:	2101      	movs	r1, #1
 800154e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2241      	movs	r2, #65	@ 0x41
 8001554:	2124      	movs	r1, #36	@ 0x24
 8001556:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2101      	movs	r1, #1
 8001564:	438a      	bics	r2, r1
 8001566:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4911      	ldr	r1, [pc, #68]	@ (80015b8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001574:	400a      	ands	r2, r1
 8001576:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	6819      	ldr	r1, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	430a      	orrs	r2, r1
 8001586:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2101      	movs	r1, #1
 8001594:	430a      	orrs	r2, r1
 8001596:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2241      	movs	r2, #65	@ 0x41
 800159c:	2120      	movs	r1, #32
 800159e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2240      	movs	r2, #64	@ 0x40
 80015a4:	2100      	movs	r1, #0
 80015a6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80015a8:	2300      	movs	r3, #0
 80015aa:	e000      	b.n	80015ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80015ac:	2302      	movs	r3, #2
  }
}
 80015ae:	0018      	movs	r0, r3
 80015b0:	46bd      	mov	sp, r7
 80015b2:	b002      	add	sp, #8
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	46c0      	nop			@ (mov r8, r8)
 80015b8:	ffffefff 	.word	0xffffefff

080015bc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2241      	movs	r2, #65	@ 0x41
 80015ca:	5c9b      	ldrb	r3, [r3, r2]
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	2b20      	cmp	r3, #32
 80015d0:	d139      	bne.n	8001646 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2240      	movs	r2, #64	@ 0x40
 80015d6:	5c9b      	ldrb	r3, [r3, r2]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d101      	bne.n	80015e0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80015dc:	2302      	movs	r3, #2
 80015de:	e033      	b.n	8001648 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2240      	movs	r2, #64	@ 0x40
 80015e4:	2101      	movs	r1, #1
 80015e6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2241      	movs	r2, #65	@ 0x41
 80015ec:	2124      	movs	r1, #36	@ 0x24
 80015ee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2101      	movs	r1, #1
 80015fc:	438a      	bics	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	4a11      	ldr	r2, [pc, #68]	@ (8001650 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800160c:	4013      	ands	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	021b      	lsls	r3, r3, #8
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	4313      	orrs	r3, r2
 8001618:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2101      	movs	r1, #1
 800162e:	430a      	orrs	r2, r1
 8001630:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2241      	movs	r2, #65	@ 0x41
 8001636:	2120      	movs	r1, #32
 8001638:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2240      	movs	r2, #64	@ 0x40
 800163e:	2100      	movs	r1, #0
 8001640:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001642:	2300      	movs	r3, #0
 8001644:	e000      	b.n	8001648 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001646:	2302      	movs	r3, #2
  }
}
 8001648:	0018      	movs	r0, r3
 800164a:	46bd      	mov	sp, r7
 800164c:	b004      	add	sp, #16
 800164e:	bd80      	pop	{r7, pc}
 8001650:	fffff0ff 	.word	0xfffff0ff

08001654 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001654:	b590      	push	{r4, r7, lr}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d101      	bne.n	8001666 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e0e4      	b.n	8001830 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a73      	ldr	r2, [pc, #460]	@ (8001838 <HAL_PCD_Init+0x1e4>)
 800166a:	5c9b      	ldrb	r3, [r3, r2]
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b00      	cmp	r3, #0
 8001670:	d108      	bne.n	8001684 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	23a4      	movs	r3, #164	@ 0xa4
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	2100      	movs	r1, #0
 800167a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	0018      	movs	r0, r3
 8001680:	f7ff fb6e 	bl	8000d60 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	4a6c      	ldr	r2, [pc, #432]	@ (8001838 <HAL_PCD_Init+0x1e4>)
 8001688:	2103      	movs	r1, #3
 800168a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	0018      	movs	r0, r3
 8001692:	f002 f93d 	bl	8003910 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001696:	230f      	movs	r3, #15
 8001698:	18fb      	adds	r3, r7, r3
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
 800169e:	e047      	b.n	8001730 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80016a0:	200f      	movs	r0, #15
 80016a2:	183b      	adds	r3, r7, r0
 80016a4:	781a      	ldrb	r2, [r3, #0]
 80016a6:	6879      	ldr	r1, [r7, #4]
 80016a8:	0013      	movs	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	189b      	adds	r3, r3, r2
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	18cb      	adds	r3, r1, r3
 80016b2:	3311      	adds	r3, #17
 80016b4:	2201      	movs	r2, #1
 80016b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80016b8:	183b      	adds	r3, r7, r0
 80016ba:	781a      	ldrb	r2, [r3, #0]
 80016bc:	6879      	ldr	r1, [r7, #4]
 80016be:	0013      	movs	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	189b      	adds	r3, r3, r2
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	18cb      	adds	r3, r1, r3
 80016c8:	3310      	adds	r3, #16
 80016ca:	183a      	adds	r2, r7, r0
 80016cc:	7812      	ldrb	r2, [r2, #0]
 80016ce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80016d0:	183b      	adds	r3, r7, r0
 80016d2:	781a      	ldrb	r2, [r3, #0]
 80016d4:	6879      	ldr	r1, [r7, #4]
 80016d6:	0013      	movs	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	189b      	adds	r3, r3, r2
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	18cb      	adds	r3, r1, r3
 80016e0:	3313      	adds	r3, #19
 80016e2:	2200      	movs	r2, #0
 80016e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80016e6:	183b      	adds	r3, r7, r0
 80016e8:	781a      	ldrb	r2, [r3, #0]
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	0013      	movs	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	189b      	adds	r3, r3, r2
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	18cb      	adds	r3, r1, r3
 80016f6:	3320      	adds	r3, #32
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80016fc:	183b      	adds	r3, r7, r0
 80016fe:	781a      	ldrb	r2, [r3, #0]
 8001700:	6879      	ldr	r1, [r7, #4]
 8001702:	0013      	movs	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	189b      	adds	r3, r3, r2
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	18cb      	adds	r3, r1, r3
 800170c:	3324      	adds	r3, #36	@ 0x24
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001712:	183b      	adds	r3, r7, r0
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	1c5a      	adds	r2, r3, #1
 800171a:	0013      	movs	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	189b      	adds	r3, r3, r2
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	2200      	movs	r2, #0
 8001724:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001726:	183b      	adds	r3, r7, r0
 8001728:	781a      	ldrb	r2, [r3, #0]
 800172a:	183b      	adds	r3, r7, r0
 800172c:	3201      	adds	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	791b      	ldrb	r3, [r3, #4]
 8001734:	210f      	movs	r1, #15
 8001736:	187a      	adds	r2, r7, r1
 8001738:	7812      	ldrb	r2, [r2, #0]
 800173a:	429a      	cmp	r2, r3
 800173c:	d3b0      	bcc.n	80016a0 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800173e:	187b      	adds	r3, r7, r1
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
 8001744:	e056      	b.n	80017f4 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001746:	240f      	movs	r4, #15
 8001748:	193b      	adds	r3, r7, r4
 800174a:	781a      	ldrb	r2, [r3, #0]
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	2352      	movs	r3, #82	@ 0x52
 8001750:	33ff      	adds	r3, #255	@ 0xff
 8001752:	0019      	movs	r1, r3
 8001754:	0013      	movs	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	189b      	adds	r3, r3, r2
 800175a:	00db      	lsls	r3, r3, #3
 800175c:	18c3      	adds	r3, r0, r3
 800175e:	185b      	adds	r3, r3, r1
 8001760:	2200      	movs	r2, #0
 8001762:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001764:	193b      	adds	r3, r7, r4
 8001766:	781a      	ldrb	r2, [r3, #0]
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	23a8      	movs	r3, #168	@ 0xa8
 800176c:	0059      	lsls	r1, r3, #1
 800176e:	0013      	movs	r3, r2
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	189b      	adds	r3, r3, r2
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	18c3      	adds	r3, r0, r3
 8001778:	185b      	adds	r3, r3, r1
 800177a:	193a      	adds	r2, r7, r4
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001780:	193b      	adds	r3, r7, r4
 8001782:	781a      	ldrb	r2, [r3, #0]
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	2354      	movs	r3, #84	@ 0x54
 8001788:	33ff      	adds	r3, #255	@ 0xff
 800178a:	0019      	movs	r1, r3
 800178c:	0013      	movs	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	189b      	adds	r3, r3, r2
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	18c3      	adds	r3, r0, r3
 8001796:	185b      	adds	r3, r3, r1
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800179c:	193b      	adds	r3, r7, r4
 800179e:	781a      	ldrb	r2, [r3, #0]
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	23b0      	movs	r3, #176	@ 0xb0
 80017a4:	0059      	lsls	r1, r3, #1
 80017a6:	0013      	movs	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	189b      	adds	r3, r3, r2
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	18c3      	adds	r3, r0, r3
 80017b0:	185b      	adds	r3, r3, r1
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80017b6:	193b      	adds	r3, r7, r4
 80017b8:	781a      	ldrb	r2, [r3, #0]
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	23b2      	movs	r3, #178	@ 0xb2
 80017be:	0059      	lsls	r1, r3, #1
 80017c0:	0013      	movs	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	189b      	adds	r3, r3, r2
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	18c3      	adds	r3, r0, r3
 80017ca:	185b      	adds	r3, r3, r1
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80017d0:	193b      	adds	r3, r7, r4
 80017d2:	781a      	ldrb	r2, [r3, #0]
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	23b4      	movs	r3, #180	@ 0xb4
 80017d8:	0059      	lsls	r1, r3, #1
 80017da:	0013      	movs	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	189b      	adds	r3, r3, r2
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	18c3      	adds	r3, r0, r3
 80017e4:	185b      	adds	r3, r3, r1
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017ea:	193b      	adds	r3, r7, r4
 80017ec:	781a      	ldrb	r2, [r3, #0]
 80017ee:	193b      	adds	r3, r7, r4
 80017f0:	3201      	adds	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	791b      	ldrb	r3, [r3, #4]
 80017f8:	220f      	movs	r2, #15
 80017fa:	18ba      	adds	r2, r7, r2
 80017fc:	7812      	ldrb	r2, [r2, #0]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d3a1      	bcc.n	8001746 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6818      	ldr	r0, [r3, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6859      	ldr	r1, [r3, #4]
 800180a:	689a      	ldr	r2, [r3, #8]
 800180c:	f002 f89a 	bl	8003944 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a07      	ldr	r2, [pc, #28]	@ (8001838 <HAL_PCD_Init+0x1e4>)
 800181a:	2101      	movs	r1, #1
 800181c:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7a9b      	ldrb	r3, [r3, #10]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d103      	bne.n	800182e <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	0018      	movs	r0, r3
 800182a:	f000 f807 	bl	800183c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800182e:	2300      	movs	r3, #0
}
 8001830:	0018      	movs	r0, r3
 8001832:	46bd      	mov	sp, r7
 8001834:	b005      	add	sp, #20
 8001836:	bd90      	pop	{r4, r7, pc}
 8001838:	00000291 	.word	0x00000291

0800183c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	23b4      	movs	r3, #180	@ 0xb4
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	2101      	movs	r1, #1
 8001852:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	23b2      	movs	r3, #178	@ 0xb2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	2100      	movs	r1, #0
 800185c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2254      	movs	r2, #84	@ 0x54
 8001862:	5a9b      	ldrh	r3, [r3, r2]
 8001864:	b29b      	uxth	r3, r3
 8001866:	2201      	movs	r2, #1
 8001868:	4313      	orrs	r3, r2
 800186a:	b299      	uxth	r1, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2254      	movs	r2, #84	@ 0x54
 8001870:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2254      	movs	r2, #84	@ 0x54
 8001876:	5a9b      	ldrh	r3, [r3, r2]
 8001878:	b29b      	uxth	r3, r3
 800187a:	2202      	movs	r2, #2
 800187c:	4313      	orrs	r3, r2
 800187e:	b299      	uxth	r1, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2254      	movs	r2, #84	@ 0x54
 8001884:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8001886:	2300      	movs	r3, #0
}
 8001888:	0018      	movs	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	b004      	add	sp, #16
 800188e:	bd80      	pop	{r7, pc}

08001890 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	b08a      	sub	sp, #40	@ 0x28
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d102      	bne.n	80018a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	f000 fbaf 	bl	8002002 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018a4:	4bcf      	ldr	r3, [pc, #828]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	220c      	movs	r2, #12
 80018aa:	4013      	ands	r3, r2
 80018ac:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018ae:	4bcd      	ldr	r3, [pc, #820]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 80018b0:	68da      	ldr	r2, [r3, #12]
 80018b2:	2380      	movs	r3, #128	@ 0x80
 80018b4:	025b      	lsls	r3, r3, #9
 80018b6:	4013      	ands	r3, r2
 80018b8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2201      	movs	r2, #1
 80018c0:	4013      	ands	r3, r2
 80018c2:	d100      	bne.n	80018c6 <HAL_RCC_OscConfig+0x36>
 80018c4:	e07e      	b.n	80019c4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018c6:	6a3b      	ldr	r3, [r7, #32]
 80018c8:	2b08      	cmp	r3, #8
 80018ca:	d007      	beq.n	80018dc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80018cc:	6a3b      	ldr	r3, [r7, #32]
 80018ce:	2b0c      	cmp	r3, #12
 80018d0:	d112      	bne.n	80018f8 <HAL_RCC_OscConfig+0x68>
 80018d2:	69fa      	ldr	r2, [r7, #28]
 80018d4:	2380      	movs	r3, #128	@ 0x80
 80018d6:	025b      	lsls	r3, r3, #9
 80018d8:	429a      	cmp	r2, r3
 80018da:	d10d      	bne.n	80018f8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018dc:	4bc1      	ldr	r3, [pc, #772]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	2380      	movs	r3, #128	@ 0x80
 80018e2:	029b      	lsls	r3, r3, #10
 80018e4:	4013      	ands	r3, r2
 80018e6:	d100      	bne.n	80018ea <HAL_RCC_OscConfig+0x5a>
 80018e8:	e06b      	b.n	80019c2 <HAL_RCC_OscConfig+0x132>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d167      	bne.n	80019c2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	f000 fb85 	bl	8002002 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685a      	ldr	r2, [r3, #4]
 80018fc:	2380      	movs	r3, #128	@ 0x80
 80018fe:	025b      	lsls	r3, r3, #9
 8001900:	429a      	cmp	r2, r3
 8001902:	d107      	bne.n	8001914 <HAL_RCC_OscConfig+0x84>
 8001904:	4bb7      	ldr	r3, [pc, #732]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	4bb6      	ldr	r3, [pc, #728]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 800190a:	2180      	movs	r1, #128	@ 0x80
 800190c:	0249      	lsls	r1, r1, #9
 800190e:	430a      	orrs	r2, r1
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	e027      	b.n	8001964 <HAL_RCC_OscConfig+0xd4>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685a      	ldr	r2, [r3, #4]
 8001918:	23a0      	movs	r3, #160	@ 0xa0
 800191a:	02db      	lsls	r3, r3, #11
 800191c:	429a      	cmp	r2, r3
 800191e:	d10e      	bne.n	800193e <HAL_RCC_OscConfig+0xae>
 8001920:	4bb0      	ldr	r3, [pc, #704]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4baf      	ldr	r3, [pc, #700]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001926:	2180      	movs	r1, #128	@ 0x80
 8001928:	02c9      	lsls	r1, r1, #11
 800192a:	430a      	orrs	r2, r1
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	4bad      	ldr	r3, [pc, #692]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	4bac      	ldr	r3, [pc, #688]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001934:	2180      	movs	r1, #128	@ 0x80
 8001936:	0249      	lsls	r1, r1, #9
 8001938:	430a      	orrs	r2, r1
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	e012      	b.n	8001964 <HAL_RCC_OscConfig+0xd4>
 800193e:	4ba9      	ldr	r3, [pc, #676]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	4ba8      	ldr	r3, [pc, #672]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001944:	49a8      	ldr	r1, [pc, #672]	@ (8001be8 <HAL_RCC_OscConfig+0x358>)
 8001946:	400a      	ands	r2, r1
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	4ba6      	ldr	r3, [pc, #664]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	2380      	movs	r3, #128	@ 0x80
 8001950:	025b      	lsls	r3, r3, #9
 8001952:	4013      	ands	r3, r2
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	4ba2      	ldr	r3, [pc, #648]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4ba1      	ldr	r3, [pc, #644]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 800195e:	49a3      	ldr	r1, [pc, #652]	@ (8001bec <HAL_RCC_OscConfig+0x35c>)
 8001960:	400a      	ands	r2, r1
 8001962:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d015      	beq.n	8001998 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196c:	f7ff fabe 	bl	8000eec <HAL_GetTick>
 8001970:	0003      	movs	r3, r0
 8001972:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001974:	e009      	b.n	800198a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001976:	f7ff fab9 	bl	8000eec <HAL_GetTick>
 800197a:	0002      	movs	r2, r0
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b64      	cmp	r3, #100	@ 0x64
 8001982:	d902      	bls.n	800198a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	f000 fb3c 	bl	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800198a:	4b96      	ldr	r3, [pc, #600]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	2380      	movs	r3, #128	@ 0x80
 8001990:	029b      	lsls	r3, r3, #10
 8001992:	4013      	ands	r3, r2
 8001994:	d0ef      	beq.n	8001976 <HAL_RCC_OscConfig+0xe6>
 8001996:	e015      	b.n	80019c4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001998:	f7ff faa8 	bl	8000eec <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019a2:	f7ff faa3 	bl	8000eec <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b64      	cmp	r3, #100	@ 0x64
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e326      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019b4:	4b8b      	ldr	r3, [pc, #556]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	029b      	lsls	r3, r3, #10
 80019bc:	4013      	ands	r3, r2
 80019be:	d1f0      	bne.n	80019a2 <HAL_RCC_OscConfig+0x112>
 80019c0:	e000      	b.n	80019c4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019c2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2202      	movs	r2, #2
 80019ca:	4013      	ands	r3, r2
 80019cc:	d100      	bne.n	80019d0 <HAL_RCC_OscConfig+0x140>
 80019ce:	e08b      	b.n	8001ae8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019d6:	6a3b      	ldr	r3, [r7, #32]
 80019d8:	2b04      	cmp	r3, #4
 80019da:	d005      	beq.n	80019e8 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80019dc:	6a3b      	ldr	r3, [r7, #32]
 80019de:	2b0c      	cmp	r3, #12
 80019e0:	d13e      	bne.n	8001a60 <HAL_RCC_OscConfig+0x1d0>
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d13b      	bne.n	8001a60 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80019e8:	4b7e      	ldr	r3, [pc, #504]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2204      	movs	r2, #4
 80019ee:	4013      	ands	r3, r2
 80019f0:	d004      	beq.n	80019fc <HAL_RCC_OscConfig+0x16c>
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e302      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fc:	4b79      	ldr	r3, [pc, #484]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	4a7b      	ldr	r2, [pc, #492]	@ (8001bf0 <HAL_RCC_OscConfig+0x360>)
 8001a02:	4013      	ands	r3, r2
 8001a04:	0019      	movs	r1, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	691b      	ldr	r3, [r3, #16]
 8001a0a:	021a      	lsls	r2, r3, #8
 8001a0c:	4b75      	ldr	r3, [pc, #468]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001a12:	4b74      	ldr	r3, [pc, #464]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2209      	movs	r2, #9
 8001a18:	4393      	bics	r3, r2
 8001a1a:	0019      	movs	r1, r3
 8001a1c:	4b71      	ldr	r3, [pc, #452]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	430a      	orrs	r2, r1
 8001a22:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a24:	f000 fc40 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
 8001a28:	0001      	movs	r1, r0
 8001a2a:	4b6e      	ldr	r3, [pc, #440]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	091b      	lsrs	r3, r3, #4
 8001a30:	220f      	movs	r2, #15
 8001a32:	4013      	ands	r3, r2
 8001a34:	4a6f      	ldr	r2, [pc, #444]	@ (8001bf4 <HAL_RCC_OscConfig+0x364>)
 8001a36:	5cd3      	ldrb	r3, [r2, r3]
 8001a38:	000a      	movs	r2, r1
 8001a3a:	40da      	lsrs	r2, r3
 8001a3c:	4b6e      	ldr	r3, [pc, #440]	@ (8001bf8 <HAL_RCC_OscConfig+0x368>)
 8001a3e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001a40:	4b6e      	ldr	r3, [pc, #440]	@ (8001bfc <HAL_RCC_OscConfig+0x36c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2513      	movs	r5, #19
 8001a46:	197c      	adds	r4, r7, r5
 8001a48:	0018      	movs	r0, r3
 8001a4a:	f7ff fa09 	bl	8000e60 <HAL_InitTick>
 8001a4e:	0003      	movs	r3, r0
 8001a50:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001a52:	197b      	adds	r3, r7, r5
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d046      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001a5a:	197b      	adds	r3, r7, r5
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	e2d0      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d027      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001a66:	4b5f      	ldr	r3, [pc, #380]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2209      	movs	r2, #9
 8001a6c:	4393      	bics	r3, r2
 8001a6e:	0019      	movs	r1, r3
 8001a70:	4b5c      	ldr	r3, [pc, #368]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001a72:	697a      	ldr	r2, [r7, #20]
 8001a74:	430a      	orrs	r2, r1
 8001a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a78:	f7ff fa38 	bl	8000eec <HAL_GetTick>
 8001a7c:	0003      	movs	r3, r0
 8001a7e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a82:	f7ff fa33 	bl	8000eec <HAL_GetTick>
 8001a86:	0002      	movs	r2, r0
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e2b6      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a94:	4b53      	ldr	r3, [pc, #332]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2204      	movs	r2, #4
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	d0f1      	beq.n	8001a82 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9e:	4b51      	ldr	r3, [pc, #324]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	4a53      	ldr	r2, [pc, #332]	@ (8001bf0 <HAL_RCC_OscConfig+0x360>)
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	0019      	movs	r1, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	691b      	ldr	r3, [r3, #16]
 8001aac:	021a      	lsls	r2, r3, #8
 8001aae:	4b4d      	ldr	r3, [pc, #308]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	e018      	b.n	8001ae8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ab6:	4b4b      	ldr	r3, [pc, #300]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	4b4a      	ldr	r3, [pc, #296]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001abc:	2101      	movs	r1, #1
 8001abe:	438a      	bics	r2, r1
 8001ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac2:	f7ff fa13 	bl	8000eec <HAL_GetTick>
 8001ac6:	0003      	movs	r3, r0
 8001ac8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001acc:	f7ff fa0e 	bl	8000eec <HAL_GetTick>
 8001ad0:	0002      	movs	r2, r0
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e291      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001ade:	4b41      	ldr	r3, [pc, #260]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2204      	movs	r2, #4
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d1f1      	bne.n	8001acc <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2210      	movs	r2, #16
 8001aee:	4013      	ands	r3, r2
 8001af0:	d100      	bne.n	8001af4 <HAL_RCC_OscConfig+0x264>
 8001af2:	e0a1      	b.n	8001c38 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001af4:	6a3b      	ldr	r3, [r7, #32]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d140      	bne.n	8001b7c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001afa:	4b3a      	ldr	r3, [pc, #232]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	2380      	movs	r3, #128	@ 0x80
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4013      	ands	r3, r2
 8001b04:	d005      	beq.n	8001b12 <HAL_RCC_OscConfig+0x282>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d101      	bne.n	8001b12 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e277      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b12:	4b34      	ldr	r3, [pc, #208]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	4a3a      	ldr	r2, [pc, #232]	@ (8001c00 <HAL_RCC_OscConfig+0x370>)
 8001b18:	4013      	ands	r3, r2
 8001b1a:	0019      	movs	r1, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b20:	4b30      	ldr	r3, [pc, #192]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001b22:	430a      	orrs	r2, r1
 8001b24:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b26:	4b2f      	ldr	r3, [pc, #188]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	021b      	lsls	r3, r3, #8
 8001b2c:	0a19      	lsrs	r1, r3, #8
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	061a      	lsls	r2, r3, #24
 8001b34:	4b2b      	ldr	r3, [pc, #172]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001b36:	430a      	orrs	r2, r1
 8001b38:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3e:	0b5b      	lsrs	r3, r3, #13
 8001b40:	3301      	adds	r3, #1
 8001b42:	2280      	movs	r2, #128	@ 0x80
 8001b44:	0212      	lsls	r2, r2, #8
 8001b46:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001b48:	4b26      	ldr	r3, [pc, #152]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	091b      	lsrs	r3, r3, #4
 8001b4e:	210f      	movs	r1, #15
 8001b50:	400b      	ands	r3, r1
 8001b52:	4928      	ldr	r1, [pc, #160]	@ (8001bf4 <HAL_RCC_OscConfig+0x364>)
 8001b54:	5ccb      	ldrb	r3, [r1, r3]
 8001b56:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001b58:	4b27      	ldr	r3, [pc, #156]	@ (8001bf8 <HAL_RCC_OscConfig+0x368>)
 8001b5a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001b5c:	4b27      	ldr	r3, [pc, #156]	@ (8001bfc <HAL_RCC_OscConfig+0x36c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2513      	movs	r5, #19
 8001b62:	197c      	adds	r4, r7, r5
 8001b64:	0018      	movs	r0, r3
 8001b66:	f7ff f97b 	bl	8000e60 <HAL_InitTick>
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001b6e:	197b      	adds	r3, r7, r5
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d060      	beq.n	8001c38 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001b76:	197b      	adds	r3, r7, r5
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	e242      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	69db      	ldr	r3, [r3, #28]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d03f      	beq.n	8001c04 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b84:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4b16      	ldr	r3, [pc, #88]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001b8a:	2180      	movs	r1, #128	@ 0x80
 8001b8c:	0049      	lsls	r1, r1, #1
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b92:	f7ff f9ab 	bl	8000eec <HAL_GetTick>
 8001b96:	0003      	movs	r3, r0
 8001b98:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b9c:	f7ff f9a6 	bl	8000eec <HAL_GetTick>
 8001ba0:	0002      	movs	r2, r0
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e229      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001bae:	4b0d      	ldr	r3, [pc, #52]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	2380      	movs	r3, #128	@ 0x80
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d0f0      	beq.n	8001b9c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bba:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	4a10      	ldr	r2, [pc, #64]	@ (8001c00 <HAL_RCC_OscConfig+0x370>)
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	0019      	movs	r1, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001bc8:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bce:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	021b      	lsls	r3, r3, #8
 8001bd4:	0a19      	lsrs	r1, r3, #8
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	061a      	lsls	r2, r3, #24
 8001bdc:	4b01      	ldr	r3, [pc, #4]	@ (8001be4 <HAL_RCC_OscConfig+0x354>)
 8001bde:	430a      	orrs	r2, r1
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	e029      	b.n	8001c38 <HAL_RCC_OscConfig+0x3a8>
 8001be4:	40021000 	.word	0x40021000
 8001be8:	fffeffff 	.word	0xfffeffff
 8001bec:	fffbffff 	.word	0xfffbffff
 8001bf0:	ffffe0ff 	.word	0xffffe0ff
 8001bf4:	080039ec 	.word	0x080039ec
 8001bf8:	20000000 	.word	0x20000000
 8001bfc:	20000004 	.word	0x20000004
 8001c00:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c04:	4bbd      	ldr	r3, [pc, #756]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4bbc      	ldr	r3, [pc, #752]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001c0a:	49bd      	ldr	r1, [pc, #756]	@ (8001f00 <HAL_RCC_OscConfig+0x670>)
 8001c0c:	400a      	ands	r2, r1
 8001c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c10:	f7ff f96c 	bl	8000eec <HAL_GetTick>
 8001c14:	0003      	movs	r3, r0
 8001c16:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c1a:	f7ff f967 	bl	8000eec <HAL_GetTick>
 8001c1e:	0002      	movs	r2, r0
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e1ea      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001c2c:	4bb3      	ldr	r3, [pc, #716]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	2380      	movs	r3, #128	@ 0x80
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4013      	ands	r3, r2
 8001c36:	d1f0      	bne.n	8001c1a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2208      	movs	r2, #8
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d036      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d019      	beq.n	8001c7e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c4a:	4bac      	ldr	r3, [pc, #688]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001c4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c4e:	4bab      	ldr	r3, [pc, #684]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001c50:	2101      	movs	r1, #1
 8001c52:	430a      	orrs	r2, r1
 8001c54:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c56:	f7ff f949 	bl	8000eec <HAL_GetTick>
 8001c5a:	0003      	movs	r3, r0
 8001c5c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c60:	f7ff f944 	bl	8000eec <HAL_GetTick>
 8001c64:	0002      	movs	r2, r0
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e1c7      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c72:	4ba2      	ldr	r3, [pc, #648]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001c74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c76:	2202      	movs	r2, #2
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d0f1      	beq.n	8001c60 <HAL_RCC_OscConfig+0x3d0>
 8001c7c:	e018      	b.n	8001cb0 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c7e:	4b9f      	ldr	r3, [pc, #636]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001c80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c82:	4b9e      	ldr	r3, [pc, #632]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001c84:	2101      	movs	r1, #1
 8001c86:	438a      	bics	r2, r1
 8001c88:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c8a:	f7ff f92f 	bl	8000eec <HAL_GetTick>
 8001c8e:	0003      	movs	r3, r0
 8001c90:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c94:	f7ff f92a 	bl	8000eec <HAL_GetTick>
 8001c98:	0002      	movs	r2, r0
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e1ad      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ca6:	4b95      	ldr	r3, [pc, #596]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001caa:	2202      	movs	r2, #2
 8001cac:	4013      	ands	r3, r2
 8001cae:	d1f1      	bne.n	8001c94 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2204      	movs	r2, #4
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d100      	bne.n	8001cbc <HAL_RCC_OscConfig+0x42c>
 8001cba:	e0ae      	b.n	8001e1a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cbc:	2027      	movs	r0, #39	@ 0x27
 8001cbe:	183b      	adds	r3, r7, r0
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cc4:	4b8d      	ldr	r3, [pc, #564]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001cc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001cc8:	2380      	movs	r3, #128	@ 0x80
 8001cca:	055b      	lsls	r3, r3, #21
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d109      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cd0:	4b8a      	ldr	r3, [pc, #552]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001cd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001cd4:	4b89      	ldr	r3, [pc, #548]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001cd6:	2180      	movs	r1, #128	@ 0x80
 8001cd8:	0549      	lsls	r1, r1, #21
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001cde:	183b      	adds	r3, r7, r0
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce4:	4b87      	ldr	r3, [pc, #540]	@ (8001f04 <HAL_RCC_OscConfig+0x674>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	2380      	movs	r3, #128	@ 0x80
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4013      	ands	r3, r2
 8001cee:	d11a      	bne.n	8001d26 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cf0:	4b84      	ldr	r3, [pc, #528]	@ (8001f04 <HAL_RCC_OscConfig+0x674>)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	4b83      	ldr	r3, [pc, #524]	@ (8001f04 <HAL_RCC_OscConfig+0x674>)
 8001cf6:	2180      	movs	r1, #128	@ 0x80
 8001cf8:	0049      	lsls	r1, r1, #1
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cfe:	f7ff f8f5 	bl	8000eec <HAL_GetTick>
 8001d02:	0003      	movs	r3, r0
 8001d04:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d06:	e008      	b.n	8001d1a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d08:	f7ff f8f0 	bl	8000eec <HAL_GetTick>
 8001d0c:	0002      	movs	r2, r0
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b64      	cmp	r3, #100	@ 0x64
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e173      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d1a:	4b7a      	ldr	r3, [pc, #488]	@ (8001f04 <HAL_RCC_OscConfig+0x674>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	2380      	movs	r3, #128	@ 0x80
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	4013      	ands	r3, r2
 8001d24:	d0f0      	beq.n	8001d08 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689a      	ldr	r2, [r3, #8]
 8001d2a:	2380      	movs	r3, #128	@ 0x80
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d107      	bne.n	8001d42 <HAL_RCC_OscConfig+0x4b2>
 8001d32:	4b72      	ldr	r3, [pc, #456]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d36:	4b71      	ldr	r3, [pc, #452]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d38:	2180      	movs	r1, #128	@ 0x80
 8001d3a:	0049      	lsls	r1, r1, #1
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d40:	e031      	b.n	8001da6 <HAL_RCC_OscConfig+0x516>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10c      	bne.n	8001d64 <HAL_RCC_OscConfig+0x4d4>
 8001d4a:	4b6c      	ldr	r3, [pc, #432]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d4e:	4b6b      	ldr	r3, [pc, #428]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d50:	496b      	ldr	r1, [pc, #428]	@ (8001f00 <HAL_RCC_OscConfig+0x670>)
 8001d52:	400a      	ands	r2, r1
 8001d54:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d56:	4b69      	ldr	r3, [pc, #420]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d5a:	4b68      	ldr	r3, [pc, #416]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d5c:	496a      	ldr	r1, [pc, #424]	@ (8001f08 <HAL_RCC_OscConfig+0x678>)
 8001d5e:	400a      	ands	r2, r1
 8001d60:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d62:	e020      	b.n	8001da6 <HAL_RCC_OscConfig+0x516>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689a      	ldr	r2, [r3, #8]
 8001d68:	23a0      	movs	r3, #160	@ 0xa0
 8001d6a:	00db      	lsls	r3, r3, #3
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d10e      	bne.n	8001d8e <HAL_RCC_OscConfig+0x4fe>
 8001d70:	4b62      	ldr	r3, [pc, #392]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d72:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d74:	4b61      	ldr	r3, [pc, #388]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d76:	2180      	movs	r1, #128	@ 0x80
 8001d78:	00c9      	lsls	r1, r1, #3
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d7e:	4b5f      	ldr	r3, [pc, #380]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d82:	4b5e      	ldr	r3, [pc, #376]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d84:	2180      	movs	r1, #128	@ 0x80
 8001d86:	0049      	lsls	r1, r1, #1
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d8c:	e00b      	b.n	8001da6 <HAL_RCC_OscConfig+0x516>
 8001d8e:	4b5b      	ldr	r3, [pc, #364]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d92:	4b5a      	ldr	r3, [pc, #360]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d94:	495a      	ldr	r1, [pc, #360]	@ (8001f00 <HAL_RCC_OscConfig+0x670>)
 8001d96:	400a      	ands	r2, r1
 8001d98:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d9a:	4b58      	ldr	r3, [pc, #352]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001d9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d9e:	4b57      	ldr	r3, [pc, #348]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001da0:	4959      	ldr	r1, [pc, #356]	@ (8001f08 <HAL_RCC_OscConfig+0x678>)
 8001da2:	400a      	ands	r2, r1
 8001da4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d015      	beq.n	8001dda <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dae:	f7ff f89d 	bl	8000eec <HAL_GetTick>
 8001db2:	0003      	movs	r3, r0
 8001db4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001db6:	e009      	b.n	8001dcc <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001db8:	f7ff f898 	bl	8000eec <HAL_GetTick>
 8001dbc:	0002      	movs	r2, r0
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	4a52      	ldr	r2, [pc, #328]	@ (8001f0c <HAL_RCC_OscConfig+0x67c>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e11a      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001dce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001dd0:	2380      	movs	r3, #128	@ 0x80
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d0ef      	beq.n	8001db8 <HAL_RCC_OscConfig+0x528>
 8001dd8:	e014      	b.n	8001e04 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dda:	f7ff f887 	bl	8000eec <HAL_GetTick>
 8001dde:	0003      	movs	r3, r0
 8001de0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001de2:	e009      	b.n	8001df8 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001de4:	f7ff f882 	bl	8000eec <HAL_GetTick>
 8001de8:	0002      	movs	r2, r0
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	4a47      	ldr	r2, [pc, #284]	@ (8001f0c <HAL_RCC_OscConfig+0x67c>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d901      	bls.n	8001df8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	e104      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001df8:	4b40      	ldr	r3, [pc, #256]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001dfa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001dfc:	2380      	movs	r3, #128	@ 0x80
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	4013      	ands	r3, r2
 8001e02:	d1ef      	bne.n	8001de4 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e04:	2327      	movs	r3, #39	@ 0x27
 8001e06:	18fb      	adds	r3, r7, r3
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d105      	bne.n	8001e1a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e0e:	4b3b      	ldr	r3, [pc, #236]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001e10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e12:	4b3a      	ldr	r3, [pc, #232]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001e14:	493e      	ldr	r1, [pc, #248]	@ (8001f10 <HAL_RCC_OscConfig+0x680>)
 8001e16:	400a      	ands	r2, r1
 8001e18:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2220      	movs	r2, #32
 8001e20:	4013      	ands	r3, r2
 8001e22:	d049      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d026      	beq.n	8001e7a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001e2c:	4b33      	ldr	r3, [pc, #204]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	4b32      	ldr	r3, [pc, #200]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001e32:	2101      	movs	r1, #1
 8001e34:	430a      	orrs	r2, r1
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	4b30      	ldr	r3, [pc, #192]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001e3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001e3e:	2101      	movs	r1, #1
 8001e40:	430a      	orrs	r2, r1
 8001e42:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e44:	4b33      	ldr	r3, [pc, #204]	@ (8001f14 <HAL_RCC_OscConfig+0x684>)
 8001e46:	6a1a      	ldr	r2, [r3, #32]
 8001e48:	4b32      	ldr	r3, [pc, #200]	@ (8001f14 <HAL_RCC_OscConfig+0x684>)
 8001e4a:	2180      	movs	r1, #128	@ 0x80
 8001e4c:	0189      	lsls	r1, r1, #6
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e52:	f7ff f84b 	bl	8000eec <HAL_GetTick>
 8001e56:	0003      	movs	r3, r0
 8001e58:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001e5a:	e008      	b.n	8001e6e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e5c:	f7ff f846 	bl	8000eec <HAL_GetTick>
 8001e60:	0002      	movs	r2, r0
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e0c9      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001e6e:	4b23      	ldr	r3, [pc, #140]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	2202      	movs	r2, #2
 8001e74:	4013      	ands	r3, r2
 8001e76:	d0f1      	beq.n	8001e5c <HAL_RCC_OscConfig+0x5cc>
 8001e78:	e01e      	b.n	8001eb8 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001e7a:	4b20      	ldr	r3, [pc, #128]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001e80:	2101      	movs	r1, #1
 8001e82:	438a      	bics	r2, r1
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	4b23      	ldr	r3, [pc, #140]	@ (8001f14 <HAL_RCC_OscConfig+0x684>)
 8001e88:	6a1a      	ldr	r2, [r3, #32]
 8001e8a:	4b22      	ldr	r3, [pc, #136]	@ (8001f14 <HAL_RCC_OscConfig+0x684>)
 8001e8c:	4922      	ldr	r1, [pc, #136]	@ (8001f18 <HAL_RCC_OscConfig+0x688>)
 8001e8e:	400a      	ands	r2, r1
 8001e90:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e92:	f7ff f82b 	bl	8000eec <HAL_GetTick>
 8001e96:	0003      	movs	r3, r0
 8001e98:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e9c:	f7ff f826 	bl	8000eec <HAL_GetTick>
 8001ea0:	0002      	movs	r2, r0
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e0a9      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001eae:	4b13      	ldr	r3, [pc, #76]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d1f1      	bne.n	8001e9c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d100      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x632>
 8001ec0:	e09e      	b.n	8002000 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ec2:	6a3b      	ldr	r3, [r7, #32]
 8001ec4:	2b0c      	cmp	r3, #12
 8001ec6:	d100      	bne.n	8001eca <HAL_RCC_OscConfig+0x63a>
 8001ec8:	e077      	b.n	8001fba <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d158      	bne.n	8001f84 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	4b09      	ldr	r3, [pc, #36]	@ (8001efc <HAL_RCC_OscConfig+0x66c>)
 8001ed8:	4910      	ldr	r1, [pc, #64]	@ (8001f1c <HAL_RCC_OscConfig+0x68c>)
 8001eda:	400a      	ands	r2, r1
 8001edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ede:	f7ff f805 	bl	8000eec <HAL_GetTick>
 8001ee2:	0003      	movs	r3, r0
 8001ee4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ee6:	e01b      	b.n	8001f20 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ee8:	f7ff f800 	bl	8000eec <HAL_GetTick>
 8001eec:	0002      	movs	r2, r0
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d914      	bls.n	8001f20 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e083      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
 8001efa:	46c0      	nop			@ (mov r8, r8)
 8001efc:	40021000 	.word	0x40021000
 8001f00:	fffffeff 	.word	0xfffffeff
 8001f04:	40007000 	.word	0x40007000
 8001f08:	fffffbff 	.word	0xfffffbff
 8001f0c:	00001388 	.word	0x00001388
 8001f10:	efffffff 	.word	0xefffffff
 8001f14:	40010000 	.word	0x40010000
 8001f18:	ffffdfff 	.word	0xffffdfff
 8001f1c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001f20:	4b3a      	ldr	r3, [pc, #232]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2380      	movs	r3, #128	@ 0x80
 8001f26:	049b      	lsls	r3, r3, #18
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d1dd      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f2c:	4b37      	ldr	r3, [pc, #220]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	4a37      	ldr	r2, [pc, #220]	@ (8002010 <HAL_RCC_OscConfig+0x780>)
 8001f32:	4013      	ands	r3, r2
 8001f34:	0019      	movs	r1, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3e:	431a      	orrs	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f44:	431a      	orrs	r2, r3
 8001f46:	4b31      	ldr	r3, [pc, #196]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b2e      	ldr	r3, [pc, #184]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001f52:	2180      	movs	r1, #128	@ 0x80
 8001f54:	0449      	lsls	r1, r1, #17
 8001f56:	430a      	orrs	r2, r1
 8001f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7fe ffc7 	bl	8000eec <HAL_GetTick>
 8001f5e:	0003      	movs	r3, r0
 8001f60:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001f62:	e008      	b.n	8001f76 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f64:	f7fe ffc2 	bl	8000eec <HAL_GetTick>
 8001f68:	0002      	movs	r2, r0
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e045      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001f76:	4b25      	ldr	r3, [pc, #148]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	2380      	movs	r3, #128	@ 0x80
 8001f7c:	049b      	lsls	r3, r3, #18
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d0f0      	beq.n	8001f64 <HAL_RCC_OscConfig+0x6d4>
 8001f82:	e03d      	b.n	8002000 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f84:	4b21      	ldr	r3, [pc, #132]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	4b20      	ldr	r3, [pc, #128]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001f8a:	4922      	ldr	r1, [pc, #136]	@ (8002014 <HAL_RCC_OscConfig+0x784>)
 8001f8c:	400a      	ands	r2, r1
 8001f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7fe ffac 	bl	8000eec <HAL_GetTick>
 8001f94:	0003      	movs	r3, r0
 8001f96:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f9a:	f7fe ffa7 	bl	8000eec <HAL_GetTick>
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e02a      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001fac:	4b17      	ldr	r3, [pc, #92]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	2380      	movs	r3, #128	@ 0x80
 8001fb2:	049b      	lsls	r3, r3, #18
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	d1f0      	bne.n	8001f9a <HAL_RCC_OscConfig+0x70a>
 8001fb8:	e022      	b.n	8002000 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d101      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e01d      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fc6:	4b11      	ldr	r3, [pc, #68]	@ (800200c <HAL_RCC_OscConfig+0x77c>)
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fcc:	69fa      	ldr	r2, [r7, #28]
 8001fce:	2380      	movs	r3, #128	@ 0x80
 8001fd0:	025b      	lsls	r3, r3, #9
 8001fd2:	401a      	ands	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d10f      	bne.n	8001ffc <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001fdc:	69fa      	ldr	r2, [r7, #28]
 8001fde:	23f0      	movs	r3, #240	@ 0xf0
 8001fe0:	039b      	lsls	r3, r3, #14
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d107      	bne.n	8001ffc <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001fec:	69fa      	ldr	r2, [r7, #28]
 8001fee:	23c0      	movs	r3, #192	@ 0xc0
 8001ff0:	041b      	lsls	r3, r3, #16
 8001ff2:	401a      	ands	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e000      	b.n	8002002 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	0018      	movs	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	b00a      	add	sp, #40	@ 0x28
 8002008:	bdb0      	pop	{r4, r5, r7, pc}
 800200a:	46c0      	nop			@ (mov r8, r8)
 800200c:	40021000 	.word	0x40021000
 8002010:	ff02ffff 	.word	0xff02ffff
 8002014:	feffffff 	.word	0xfeffffff

08002018 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002018:	b5b0      	push	{r4, r5, r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d101      	bne.n	800202c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e128      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800202c:	4b96      	ldr	r3, [pc, #600]	@ (8002288 <HAL_RCC_ClockConfig+0x270>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2201      	movs	r2, #1
 8002032:	4013      	ands	r3, r2
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	429a      	cmp	r2, r3
 8002038:	d91e      	bls.n	8002078 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203a:	4b93      	ldr	r3, [pc, #588]	@ (8002288 <HAL_RCC_ClockConfig+0x270>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2201      	movs	r2, #1
 8002040:	4393      	bics	r3, r2
 8002042:	0019      	movs	r1, r3
 8002044:	4b90      	ldr	r3, [pc, #576]	@ (8002288 <HAL_RCC_ClockConfig+0x270>)
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	430a      	orrs	r2, r1
 800204a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800204c:	f7fe ff4e 	bl	8000eec <HAL_GetTick>
 8002050:	0003      	movs	r3, r0
 8002052:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002054:	e009      	b.n	800206a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002056:	f7fe ff49 	bl	8000eec <HAL_GetTick>
 800205a:	0002      	movs	r2, r0
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	4a8a      	ldr	r2, [pc, #552]	@ (800228c <HAL_RCC_ClockConfig+0x274>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d901      	bls.n	800206a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e109      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800206a:	4b87      	ldr	r3, [pc, #540]	@ (8002288 <HAL_RCC_ClockConfig+0x270>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2201      	movs	r2, #1
 8002070:	4013      	ands	r3, r2
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	429a      	cmp	r2, r3
 8002076:	d1ee      	bne.n	8002056 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2202      	movs	r2, #2
 800207e:	4013      	ands	r3, r2
 8002080:	d009      	beq.n	8002096 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002082:	4b83      	ldr	r3, [pc, #524]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	22f0      	movs	r2, #240	@ 0xf0
 8002088:	4393      	bics	r3, r2
 800208a:	0019      	movs	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	4b7f      	ldr	r3, [pc, #508]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 8002092:	430a      	orrs	r2, r1
 8002094:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2201      	movs	r2, #1
 800209c:	4013      	ands	r3, r2
 800209e:	d100      	bne.n	80020a2 <HAL_RCC_ClockConfig+0x8a>
 80020a0:	e089      	b.n	80021b6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d107      	bne.n	80020ba <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80020aa:	4b79      	ldr	r3, [pc, #484]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	2380      	movs	r3, #128	@ 0x80
 80020b0:	029b      	lsls	r3, r3, #10
 80020b2:	4013      	ands	r3, r2
 80020b4:	d120      	bne.n	80020f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e0e1      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d107      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80020c2:	4b73      	ldr	r3, [pc, #460]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	2380      	movs	r3, #128	@ 0x80
 80020c8:	049b      	lsls	r3, r3, #18
 80020ca:	4013      	ands	r3, r2
 80020cc:	d114      	bne.n	80020f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e0d5      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d106      	bne.n	80020e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020da:	4b6d      	ldr	r3, [pc, #436]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2204      	movs	r2, #4
 80020e0:	4013      	ands	r3, r2
 80020e2:	d109      	bne.n	80020f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e0ca      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80020e8:	4b69      	ldr	r3, [pc, #420]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	2380      	movs	r3, #128	@ 0x80
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4013      	ands	r3, r2
 80020f2:	d101      	bne.n	80020f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e0c2      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f8:	4b65      	ldr	r3, [pc, #404]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	2203      	movs	r2, #3
 80020fe:	4393      	bics	r3, r2
 8002100:	0019      	movs	r1, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685a      	ldr	r2, [r3, #4]
 8002106:	4b62      	ldr	r3, [pc, #392]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 8002108:	430a      	orrs	r2, r1
 800210a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800210c:	f7fe feee 	bl	8000eec <HAL_GetTick>
 8002110:	0003      	movs	r3, r0
 8002112:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2b02      	cmp	r3, #2
 800211a:	d111      	bne.n	8002140 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800211c:	e009      	b.n	8002132 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800211e:	f7fe fee5 	bl	8000eec <HAL_GetTick>
 8002122:	0002      	movs	r2, r0
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	4a58      	ldr	r2, [pc, #352]	@ (800228c <HAL_RCC_ClockConfig+0x274>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e0a5      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002132:	4b57      	ldr	r3, [pc, #348]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	220c      	movs	r2, #12
 8002138:	4013      	ands	r3, r2
 800213a:	2b08      	cmp	r3, #8
 800213c:	d1ef      	bne.n	800211e <HAL_RCC_ClockConfig+0x106>
 800213e:	e03a      	b.n	80021b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b03      	cmp	r3, #3
 8002146:	d111      	bne.n	800216c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002148:	e009      	b.n	800215e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800214a:	f7fe fecf 	bl	8000eec <HAL_GetTick>
 800214e:	0002      	movs	r2, r0
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	4a4d      	ldr	r2, [pc, #308]	@ (800228c <HAL_RCC_ClockConfig+0x274>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d901      	bls.n	800215e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e08f      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800215e:	4b4c      	ldr	r3, [pc, #304]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	220c      	movs	r2, #12
 8002164:	4013      	ands	r3, r2
 8002166:	2b0c      	cmp	r3, #12
 8002168:	d1ef      	bne.n	800214a <HAL_RCC_ClockConfig+0x132>
 800216a:	e024      	b.n	80021b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d11b      	bne.n	80021ac <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002174:	e009      	b.n	800218a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002176:	f7fe feb9 	bl	8000eec <HAL_GetTick>
 800217a:	0002      	movs	r2, r0
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	4a42      	ldr	r2, [pc, #264]	@ (800228c <HAL_RCC_ClockConfig+0x274>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d901      	bls.n	800218a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e079      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800218a:	4b41      	ldr	r3, [pc, #260]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	220c      	movs	r2, #12
 8002190:	4013      	ands	r3, r2
 8002192:	2b04      	cmp	r3, #4
 8002194:	d1ef      	bne.n	8002176 <HAL_RCC_ClockConfig+0x15e>
 8002196:	e00e      	b.n	80021b6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002198:	f7fe fea8 	bl	8000eec <HAL_GetTick>
 800219c:	0002      	movs	r2, r0
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	4a3a      	ldr	r2, [pc, #232]	@ (800228c <HAL_RCC_ClockConfig+0x274>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e068      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80021ac:	4b38      	ldr	r3, [pc, #224]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	220c      	movs	r2, #12
 80021b2:	4013      	ands	r3, r2
 80021b4:	d1f0      	bne.n	8002198 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021b6:	4b34      	ldr	r3, [pc, #208]	@ (8002288 <HAL_RCC_ClockConfig+0x270>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2201      	movs	r2, #1
 80021bc:	4013      	ands	r3, r2
 80021be:	683a      	ldr	r2, [r7, #0]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d21e      	bcs.n	8002202 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021c4:	4b30      	ldr	r3, [pc, #192]	@ (8002288 <HAL_RCC_ClockConfig+0x270>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2201      	movs	r2, #1
 80021ca:	4393      	bics	r3, r2
 80021cc:	0019      	movs	r1, r3
 80021ce:	4b2e      	ldr	r3, [pc, #184]	@ (8002288 <HAL_RCC_ClockConfig+0x270>)
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021d6:	f7fe fe89 	bl	8000eec <HAL_GetTick>
 80021da:	0003      	movs	r3, r0
 80021dc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021de:	e009      	b.n	80021f4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021e0:	f7fe fe84 	bl	8000eec <HAL_GetTick>
 80021e4:	0002      	movs	r2, r0
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	4a28      	ldr	r2, [pc, #160]	@ (800228c <HAL_RCC_ClockConfig+0x274>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e044      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021f4:	4b24      	ldr	r3, [pc, #144]	@ (8002288 <HAL_RCC_ClockConfig+0x270>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2201      	movs	r2, #1
 80021fa:	4013      	ands	r3, r2
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d1ee      	bne.n	80021e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2204      	movs	r2, #4
 8002208:	4013      	ands	r3, r2
 800220a:	d009      	beq.n	8002220 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800220c:	4b20      	ldr	r3, [pc, #128]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	4a20      	ldr	r2, [pc, #128]	@ (8002294 <HAL_RCC_ClockConfig+0x27c>)
 8002212:	4013      	ands	r3, r2
 8002214:	0019      	movs	r1, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68da      	ldr	r2, [r3, #12]
 800221a:	4b1d      	ldr	r3, [pc, #116]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 800221c:	430a      	orrs	r2, r1
 800221e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2208      	movs	r2, #8
 8002226:	4013      	ands	r3, r2
 8002228:	d00a      	beq.n	8002240 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800222a:	4b19      	ldr	r3, [pc, #100]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	4a1a      	ldr	r2, [pc, #104]	@ (8002298 <HAL_RCC_ClockConfig+0x280>)
 8002230:	4013      	ands	r3, r2
 8002232:	0019      	movs	r1, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	00da      	lsls	r2, r3, #3
 800223a:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 800223c:	430a      	orrs	r2, r1
 800223e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002240:	f000 f832 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
 8002244:	0001      	movs	r1, r0
 8002246:	4b12      	ldr	r3, [pc, #72]	@ (8002290 <HAL_RCC_ClockConfig+0x278>)
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	091b      	lsrs	r3, r3, #4
 800224c:	220f      	movs	r2, #15
 800224e:	4013      	ands	r3, r2
 8002250:	4a12      	ldr	r2, [pc, #72]	@ (800229c <HAL_RCC_ClockConfig+0x284>)
 8002252:	5cd3      	ldrb	r3, [r2, r3]
 8002254:	000a      	movs	r2, r1
 8002256:	40da      	lsrs	r2, r3
 8002258:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <HAL_RCC_ClockConfig+0x288>)
 800225a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800225c:	4b11      	ldr	r3, [pc, #68]	@ (80022a4 <HAL_RCC_ClockConfig+0x28c>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	250b      	movs	r5, #11
 8002262:	197c      	adds	r4, r7, r5
 8002264:	0018      	movs	r0, r3
 8002266:	f7fe fdfb 	bl	8000e60 <HAL_InitTick>
 800226a:	0003      	movs	r3, r0
 800226c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800226e:	197b      	adds	r3, r7, r5
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d002      	beq.n	800227c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002276:	197b      	adds	r3, r7, r5
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	e000      	b.n	800227e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	0018      	movs	r0, r3
 8002280:	46bd      	mov	sp, r7
 8002282:	b004      	add	sp, #16
 8002284:	bdb0      	pop	{r4, r5, r7, pc}
 8002286:	46c0      	nop			@ (mov r8, r8)
 8002288:	40022000 	.word	0x40022000
 800228c:	00001388 	.word	0x00001388
 8002290:	40021000 	.word	0x40021000
 8002294:	fffff8ff 	.word	0xfffff8ff
 8002298:	ffffc7ff 	.word	0xffffc7ff
 800229c:	080039ec 	.word	0x080039ec
 80022a0:	20000000 	.word	0x20000000
 80022a4:	20000004 	.word	0x20000004

080022a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80022ae:	4b3c      	ldr	r3, [pc, #240]	@ (80023a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	220c      	movs	r2, #12
 80022b8:	4013      	ands	r3, r2
 80022ba:	2b0c      	cmp	r3, #12
 80022bc:	d013      	beq.n	80022e6 <HAL_RCC_GetSysClockFreq+0x3e>
 80022be:	d85c      	bhi.n	800237a <HAL_RCC_GetSysClockFreq+0xd2>
 80022c0:	2b04      	cmp	r3, #4
 80022c2:	d002      	beq.n	80022ca <HAL_RCC_GetSysClockFreq+0x22>
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	d00b      	beq.n	80022e0 <HAL_RCC_GetSysClockFreq+0x38>
 80022c8:	e057      	b.n	800237a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80022ca:	4b35      	ldr	r3, [pc, #212]	@ (80023a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2210      	movs	r2, #16
 80022d0:	4013      	ands	r3, r2
 80022d2:	d002      	beq.n	80022da <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80022d4:	4b33      	ldr	r3, [pc, #204]	@ (80023a4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80022d6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80022d8:	e05d      	b.n	8002396 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80022da:	4b33      	ldr	r3, [pc, #204]	@ (80023a8 <HAL_RCC_GetSysClockFreq+0x100>)
 80022dc:	613b      	str	r3, [r7, #16]
      break;
 80022de:	e05a      	b.n	8002396 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022e0:	4b32      	ldr	r3, [pc, #200]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x104>)
 80022e2:	613b      	str	r3, [r7, #16]
      break;
 80022e4:	e057      	b.n	8002396 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	0c9b      	lsrs	r3, r3, #18
 80022ea:	220f      	movs	r2, #15
 80022ec:	4013      	ands	r3, r2
 80022ee:	4a30      	ldr	r2, [pc, #192]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80022f0:	5cd3      	ldrb	r3, [r2, r3]
 80022f2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	0d9b      	lsrs	r3, r3, #22
 80022f8:	2203      	movs	r2, #3
 80022fa:	4013      	ands	r3, r2
 80022fc:	3301      	adds	r3, #1
 80022fe:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002300:	4b27      	ldr	r3, [pc, #156]	@ (80023a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	2380      	movs	r3, #128	@ 0x80
 8002306:	025b      	lsls	r3, r3, #9
 8002308:	4013      	ands	r3, r2
 800230a:	d00f      	beq.n	800232c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 800230c:	68b9      	ldr	r1, [r7, #8]
 800230e:	000a      	movs	r2, r1
 8002310:	0152      	lsls	r2, r2, #5
 8002312:	1a52      	subs	r2, r2, r1
 8002314:	0193      	lsls	r3, r2, #6
 8002316:	1a9b      	subs	r3, r3, r2
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	185b      	adds	r3, r3, r1
 800231c:	025b      	lsls	r3, r3, #9
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	0018      	movs	r0, r3
 8002322:	f7fd fef1 	bl	8000108 <__udivsi3>
 8002326:	0003      	movs	r3, r0
 8002328:	617b      	str	r3, [r7, #20]
 800232a:	e023      	b.n	8002374 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800232c:	4b1c      	ldr	r3, [pc, #112]	@ (80023a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2210      	movs	r2, #16
 8002332:	4013      	ands	r3, r2
 8002334:	d00f      	beq.n	8002356 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8002336:	68b9      	ldr	r1, [r7, #8]
 8002338:	000a      	movs	r2, r1
 800233a:	0152      	lsls	r2, r2, #5
 800233c:	1a52      	subs	r2, r2, r1
 800233e:	0193      	lsls	r3, r2, #6
 8002340:	1a9b      	subs	r3, r3, r2
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	185b      	adds	r3, r3, r1
 8002346:	021b      	lsls	r3, r3, #8
 8002348:	6879      	ldr	r1, [r7, #4]
 800234a:	0018      	movs	r0, r3
 800234c:	f7fd fedc 	bl	8000108 <__udivsi3>
 8002350:	0003      	movs	r3, r0
 8002352:	617b      	str	r3, [r7, #20]
 8002354:	e00e      	b.n	8002374 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8002356:	68b9      	ldr	r1, [r7, #8]
 8002358:	000a      	movs	r2, r1
 800235a:	0152      	lsls	r2, r2, #5
 800235c:	1a52      	subs	r2, r2, r1
 800235e:	0193      	lsls	r3, r2, #6
 8002360:	1a9b      	subs	r3, r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	185b      	adds	r3, r3, r1
 8002366:	029b      	lsls	r3, r3, #10
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	0018      	movs	r0, r3
 800236c:	f7fd fecc 	bl	8000108 <__udivsi3>
 8002370:	0003      	movs	r3, r0
 8002372:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	613b      	str	r3, [r7, #16]
      break;
 8002378:	e00d      	b.n	8002396 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800237a:	4b09      	ldr	r3, [pc, #36]	@ (80023a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	0b5b      	lsrs	r3, r3, #13
 8002380:	2207      	movs	r2, #7
 8002382:	4013      	ands	r3, r2
 8002384:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	3301      	adds	r3, #1
 800238a:	2280      	movs	r2, #128	@ 0x80
 800238c:	0212      	lsls	r2, r2, #8
 800238e:	409a      	lsls	r2, r3
 8002390:	0013      	movs	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
      break;
 8002394:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002396:	693b      	ldr	r3, [r7, #16]
}
 8002398:	0018      	movs	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	b006      	add	sp, #24
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40021000 	.word	0x40021000
 80023a4:	003d0900 	.word	0x003d0900
 80023a8:	00f42400 	.word	0x00f42400
 80023ac:	007a1200 	.word	0x007a1200
 80023b0:	08003a04 	.word	0x08003a04

080023b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023b8:	4b02      	ldr	r3, [pc, #8]	@ (80023c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80023ba:	681b      	ldr	r3, [r3, #0]
}
 80023bc:	0018      	movs	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	46c0      	nop			@ (mov r8, r8)
 80023c4:	20000000 	.word	0x20000000

080023c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023cc:	f7ff fff2 	bl	80023b4 <HAL_RCC_GetHCLKFreq>
 80023d0:	0001      	movs	r1, r0
 80023d2:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	0a1b      	lsrs	r3, r3, #8
 80023d8:	2207      	movs	r2, #7
 80023da:	4013      	ands	r3, r2
 80023dc:	4a04      	ldr	r2, [pc, #16]	@ (80023f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023de:	5cd3      	ldrb	r3, [r2, r3]
 80023e0:	40d9      	lsrs	r1, r3
 80023e2:	000b      	movs	r3, r1
}
 80023e4:	0018      	movs	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	46c0      	nop			@ (mov r8, r8)
 80023ec:	40021000 	.word	0x40021000
 80023f0:	080039fc 	.word	0x080039fc

080023f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80023f8:	f7ff ffdc 	bl	80023b4 <HAL_RCC_GetHCLKFreq>
 80023fc:	0001      	movs	r1, r0
 80023fe:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	0adb      	lsrs	r3, r3, #11
 8002404:	2207      	movs	r2, #7
 8002406:	4013      	ands	r3, r2
 8002408:	4a04      	ldr	r2, [pc, #16]	@ (800241c <HAL_RCC_GetPCLK2Freq+0x28>)
 800240a:	5cd3      	ldrb	r3, [r2, r3]
 800240c:	40d9      	lsrs	r1, r3
 800240e:	000b      	movs	r3, r1
}
 8002410:	0018      	movs	r0, r3
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	46c0      	nop			@ (mov r8, r8)
 8002418:	40021000 	.word	0x40021000
 800241c:	080039fc 	.word	0x080039fc

08002420 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002428:	2317      	movs	r3, #23
 800242a:	18fb      	adds	r3, r7, r3
 800242c:	2200      	movs	r2, #0
 800242e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2220      	movs	r2, #32
 8002436:	4013      	ands	r3, r2
 8002438:	d106      	bne.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	2380      	movs	r3, #128	@ 0x80
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	4013      	ands	r3, r2
 8002444:	d100      	bne.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002446:	e104      	b.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002448:	4bb1      	ldr	r3, [pc, #708]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800244a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800244c:	2380      	movs	r3, #128	@ 0x80
 800244e:	055b      	lsls	r3, r3, #21
 8002450:	4013      	ands	r3, r2
 8002452:	d10a      	bne.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002454:	4bae      	ldr	r3, [pc, #696]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002456:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002458:	4bad      	ldr	r3, [pc, #692]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800245a:	2180      	movs	r1, #128	@ 0x80
 800245c:	0549      	lsls	r1, r1, #21
 800245e:	430a      	orrs	r2, r1
 8002460:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002462:	2317      	movs	r3, #23
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	2201      	movs	r2, #1
 8002468:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800246a:	4baa      	ldr	r3, [pc, #680]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	2380      	movs	r3, #128	@ 0x80
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	4013      	ands	r3, r2
 8002474:	d11a      	bne.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002476:	4ba7      	ldr	r3, [pc, #668]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	4ba6      	ldr	r3, [pc, #664]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800247c:	2180      	movs	r1, #128	@ 0x80
 800247e:	0049      	lsls	r1, r1, #1
 8002480:	430a      	orrs	r2, r1
 8002482:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002484:	f7fe fd32 	bl	8000eec <HAL_GetTick>
 8002488:	0003      	movs	r3, r0
 800248a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800248c:	e008      	b.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800248e:	f7fe fd2d 	bl	8000eec <HAL_GetTick>
 8002492:	0002      	movs	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b64      	cmp	r3, #100	@ 0x64
 800249a:	d901      	bls.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e133      	b.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a0:	4b9c      	ldr	r3, [pc, #624]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	2380      	movs	r3, #128	@ 0x80
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	4013      	ands	r3, r2
 80024aa:	d0f0      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80024ac:	4b98      	ldr	r3, [pc, #608]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	23c0      	movs	r3, #192	@ 0xc0
 80024b2:	039b      	lsls	r3, r3, #14
 80024b4:	4013      	ands	r3, r2
 80024b6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685a      	ldr	r2, [r3, #4]
 80024bc:	23c0      	movs	r3, #192	@ 0xc0
 80024be:	039b      	lsls	r3, r3, #14
 80024c0:	4013      	ands	r3, r2
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d107      	bne.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	23c0      	movs	r3, #192	@ 0xc0
 80024ce:	039b      	lsls	r3, r3, #14
 80024d0:	4013      	ands	r3, r2
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d013      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	23c0      	movs	r3, #192	@ 0xc0
 80024de:	029b      	lsls	r3, r3, #10
 80024e0:	401a      	ands	r2, r3
 80024e2:	23c0      	movs	r3, #192	@ 0xc0
 80024e4:	029b      	lsls	r3, r3, #10
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d10a      	bne.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80024ea:	4b89      	ldr	r3, [pc, #548]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	2380      	movs	r3, #128	@ 0x80
 80024f0:	029b      	lsls	r3, r3, #10
 80024f2:	401a      	ands	r2, r3
 80024f4:	2380      	movs	r3, #128	@ 0x80
 80024f6:	029b      	lsls	r3, r3, #10
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d101      	bne.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e103      	b.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002500:	4b83      	ldr	r3, [pc, #524]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002502:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002504:	23c0      	movs	r3, #192	@ 0xc0
 8002506:	029b      	lsls	r3, r3, #10
 8002508:	4013      	ands	r3, r2
 800250a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d049      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685a      	ldr	r2, [r3, #4]
 8002516:	23c0      	movs	r3, #192	@ 0xc0
 8002518:	029b      	lsls	r3, r3, #10
 800251a:	4013      	ands	r3, r2
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	429a      	cmp	r2, r3
 8002520:	d004      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2220      	movs	r2, #32
 8002528:	4013      	ands	r3, r2
 800252a:	d10d      	bne.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	23c0      	movs	r3, #192	@ 0xc0
 8002532:	029b      	lsls	r3, r3, #10
 8002534:	4013      	ands	r3, r2
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	429a      	cmp	r2, r3
 800253a:	d034      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	2380      	movs	r3, #128	@ 0x80
 8002542:	011b      	lsls	r3, r3, #4
 8002544:	4013      	ands	r3, r2
 8002546:	d02e      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002548:	4b71      	ldr	r3, [pc, #452]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800254a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800254c:	4a72      	ldr	r2, [pc, #456]	@ (8002718 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800254e:	4013      	ands	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002552:	4b6f      	ldr	r3, [pc, #444]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002554:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002556:	4b6e      	ldr	r3, [pc, #440]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002558:	2180      	movs	r1, #128	@ 0x80
 800255a:	0309      	lsls	r1, r1, #12
 800255c:	430a      	orrs	r2, r1
 800255e:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002560:	4b6b      	ldr	r3, [pc, #428]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002562:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002564:	4b6a      	ldr	r3, [pc, #424]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002566:	496d      	ldr	r1, [pc, #436]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002568:	400a      	ands	r2, r1
 800256a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800256c:	4b68      	ldr	r3, [pc, #416]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800256e:	68fa      	ldr	r2, [r7, #12]
 8002570:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	2380      	movs	r3, #128	@ 0x80
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	4013      	ands	r3, r2
 800257a:	d014      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257c:	f7fe fcb6 	bl	8000eec <HAL_GetTick>
 8002580:	0003      	movs	r3, r0
 8002582:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002584:	e009      	b.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002586:	f7fe fcb1 	bl	8000eec <HAL_GetTick>
 800258a:	0002      	movs	r2, r0
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	4a63      	ldr	r2, [pc, #396]	@ (8002720 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d901      	bls.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e0b6      	b.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800259a:	4b5d      	ldr	r3, [pc, #372]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800259c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800259e:	2380      	movs	r3, #128	@ 0x80
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4013      	ands	r3, r2
 80025a4:	d0ef      	beq.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	2380      	movs	r3, #128	@ 0x80
 80025ac:	011b      	lsls	r3, r3, #4
 80025ae:	4013      	ands	r3, r2
 80025b0:	d01f      	beq.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	689a      	ldr	r2, [r3, #8]
 80025b6:	23c0      	movs	r3, #192	@ 0xc0
 80025b8:	029b      	lsls	r3, r3, #10
 80025ba:	401a      	ands	r2, r3
 80025bc:	23c0      	movs	r3, #192	@ 0xc0
 80025be:	029b      	lsls	r3, r3, #10
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d10c      	bne.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80025c4:	4b52      	ldr	r3, [pc, #328]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a56      	ldr	r2, [pc, #344]	@ (8002724 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80025ca:	4013      	ands	r3, r2
 80025cc:	0019      	movs	r1, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	23c0      	movs	r3, #192	@ 0xc0
 80025d4:	039b      	lsls	r3, r3, #14
 80025d6:	401a      	ands	r2, r3
 80025d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80025da:	430a      	orrs	r2, r1
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	4b4c      	ldr	r3, [pc, #304]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80025e0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	689a      	ldr	r2, [r3, #8]
 80025e6:	23c0      	movs	r3, #192	@ 0xc0
 80025e8:	029b      	lsls	r3, r3, #10
 80025ea:	401a      	ands	r2, r3
 80025ec:	4b48      	ldr	r3, [pc, #288]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80025ee:	430a      	orrs	r2, r1
 80025f0:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2220      	movs	r2, #32
 80025f8:	4013      	ands	r3, r2
 80025fa:	d01f      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	23c0      	movs	r3, #192	@ 0xc0
 8002602:	029b      	lsls	r3, r3, #10
 8002604:	401a      	ands	r2, r3
 8002606:	23c0      	movs	r3, #192	@ 0xc0
 8002608:	029b      	lsls	r3, r3, #10
 800260a:	429a      	cmp	r2, r3
 800260c:	d10c      	bne.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800260e:	4b40      	ldr	r3, [pc, #256]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a44      	ldr	r2, [pc, #272]	@ (8002724 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002614:	4013      	ands	r3, r2
 8002616:	0019      	movs	r1, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	23c0      	movs	r3, #192	@ 0xc0
 800261e:	039b      	lsls	r3, r3, #14
 8002620:	401a      	ands	r2, r3
 8002622:	4b3b      	ldr	r3, [pc, #236]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002624:	430a      	orrs	r2, r1
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	4b39      	ldr	r3, [pc, #228]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800262a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685a      	ldr	r2, [r3, #4]
 8002630:	23c0      	movs	r3, #192	@ 0xc0
 8002632:	029b      	lsls	r3, r3, #10
 8002634:	401a      	ands	r2, r3
 8002636:	4b36      	ldr	r3, [pc, #216]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002638:	430a      	orrs	r2, r1
 800263a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800263c:	2317      	movs	r3, #23
 800263e:	18fb      	adds	r3, r7, r3
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d105      	bne.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002646:	4b32      	ldr	r3, [pc, #200]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002648:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800264a:	4b31      	ldr	r3, [pc, #196]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800264c:	4936      	ldr	r1, [pc, #216]	@ (8002728 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800264e:	400a      	ands	r2, r1
 8002650:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2201      	movs	r2, #1
 8002658:	4013      	ands	r3, r2
 800265a:	d009      	beq.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800265c:	4b2c      	ldr	r3, [pc, #176]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800265e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002660:	2203      	movs	r2, #3
 8002662:	4393      	bics	r3, r2
 8002664:	0019      	movs	r1, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	4b29      	ldr	r3, [pc, #164]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800266c:	430a      	orrs	r2, r1
 800266e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2202      	movs	r2, #2
 8002676:	4013      	ands	r3, r2
 8002678:	d009      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800267a:	4b25      	ldr	r3, [pc, #148]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800267c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800267e:	220c      	movs	r2, #12
 8002680:	4393      	bics	r3, r2
 8002682:	0019      	movs	r1, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	691a      	ldr	r2, [r3, #16]
 8002688:	4b21      	ldr	r3, [pc, #132]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800268a:	430a      	orrs	r2, r1
 800268c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2204      	movs	r2, #4
 8002694:	4013      	ands	r3, r2
 8002696:	d009      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002698:	4b1d      	ldr	r3, [pc, #116]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800269a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269c:	4a23      	ldr	r2, [pc, #140]	@ (800272c <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 800269e:	4013      	ands	r3, r2
 80026a0:	0019      	movs	r1, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	695a      	ldr	r2, [r3, #20]
 80026a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026a8:	430a      	orrs	r2, r1
 80026aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2208      	movs	r2, #8
 80026b2:	4013      	ands	r3, r2
 80026b4:	d009      	beq.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026b6:	4b16      	ldr	r3, [pc, #88]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ba:	4a1d      	ldr	r2, [pc, #116]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80026bc:	4013      	ands	r3, r2
 80026be:	0019      	movs	r1, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	699a      	ldr	r2, [r3, #24]
 80026c4:	4b12      	ldr	r3, [pc, #72]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026c6:	430a      	orrs	r2, r1
 80026c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2240      	movs	r2, #64	@ 0x40
 80026d0:	4013      	ands	r3, r2
 80026d2:	d009      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d8:	4a16      	ldr	r2, [pc, #88]	@ (8002734 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80026da:	4013      	ands	r3, r2
 80026dc:	0019      	movs	r1, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1a      	ldr	r2, [r3, #32]
 80026e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026e4:	430a      	orrs	r2, r1
 80026e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2280      	movs	r2, #128	@ 0x80
 80026ee:	4013      	ands	r3, r2
 80026f0:	d009      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80026f2:	4b07      	ldr	r3, [pc, #28]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f6:	4a10      	ldr	r2, [pc, #64]	@ (8002738 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80026f8:	4013      	ands	r3, r2
 80026fa:	0019      	movs	r1, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	69da      	ldr	r2, [r3, #28]
 8002700:	4b03      	ldr	r3, [pc, #12]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002702:	430a      	orrs	r2, r1
 8002704:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	0018      	movs	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	b006      	add	sp, #24
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40021000 	.word	0x40021000
 8002714:	40007000 	.word	0x40007000
 8002718:	fffcffff 	.word	0xfffcffff
 800271c:	fff7ffff 	.word	0xfff7ffff
 8002720:	00001388 	.word	0x00001388
 8002724:	ffcfffff 	.word	0xffcfffff
 8002728:	efffffff 	.word	0xefffffff
 800272c:	fffff3ff 	.word	0xfffff3ff
 8002730:	ffffcfff 	.word	0xffffcfff
 8002734:	fbffffff 	.word	0xfbffffff
 8002738:	fff3ffff 	.word	0xfff3ffff

0800273c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e083      	b.n	8002856 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002752:	2b00      	cmp	r3, #0
 8002754:	d109      	bne.n	800276a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	2382      	movs	r3, #130	@ 0x82
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	429a      	cmp	r2, r3
 8002760:	d009      	beq.n	8002776 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	61da      	str	r2, [r3, #28]
 8002768:	e005      	b.n	8002776 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2251      	movs	r2, #81	@ 0x51
 8002780:	5c9b      	ldrb	r3, [r3, r2]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	d107      	bne.n	8002798 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2250      	movs	r2, #80	@ 0x50
 800278c:	2100      	movs	r1, #0
 800278e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	0018      	movs	r0, r3
 8002794:	f7fe f96e 	bl	8000a74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2251      	movs	r2, #81	@ 0x51
 800279c:	2102      	movs	r1, #2
 800279e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2140      	movs	r1, #64	@ 0x40
 80027ac:	438a      	bics	r2, r1
 80027ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685a      	ldr	r2, [r3, #4]
 80027b4:	2382      	movs	r3, #130	@ 0x82
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	401a      	ands	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6899      	ldr	r1, [r3, #8]
 80027be:	2384      	movs	r3, #132	@ 0x84
 80027c0:	021b      	lsls	r3, r3, #8
 80027c2:	400b      	ands	r3, r1
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68d9      	ldr	r1, [r3, #12]
 80027ca:	2380      	movs	r3, #128	@ 0x80
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	400b      	ands	r3, r1
 80027d0:	431a      	orrs	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	2102      	movs	r1, #2
 80027d8:	400b      	ands	r3, r1
 80027da:	431a      	orrs	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	2101      	movs	r1, #1
 80027e2:	400b      	ands	r3, r1
 80027e4:	431a      	orrs	r2, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6999      	ldr	r1, [r3, #24]
 80027ea:	2380      	movs	r3, #128	@ 0x80
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	400b      	ands	r3, r1
 80027f0:	431a      	orrs	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	2138      	movs	r1, #56	@ 0x38
 80027f8:	400b      	ands	r3, r1
 80027fa:	431a      	orrs	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	2180      	movs	r1, #128	@ 0x80
 8002802:	400b      	ands	r3, r1
 8002804:	431a      	orrs	r2, r3
 8002806:	0011      	movs	r1, r2
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800280c:	2380      	movs	r3, #128	@ 0x80
 800280e:	019b      	lsls	r3, r3, #6
 8002810:	401a      	ands	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	430a      	orrs	r2, r1
 8002818:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	0c1b      	lsrs	r3, r3, #16
 8002820:	2204      	movs	r2, #4
 8002822:	4013      	ands	r3, r2
 8002824:	0019      	movs	r1, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282a:	2210      	movs	r2, #16
 800282c:	401a      	ands	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	69da      	ldr	r2, [r3, #28]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4907      	ldr	r1, [pc, #28]	@ (8002860 <HAL_SPI_Init+0x124>)
 8002842:	400a      	ands	r2, r1
 8002844:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2251      	movs	r2, #81	@ 0x51
 8002850:	2101      	movs	r1, #1
 8002852:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002854:	2300      	movs	r3, #0
}
 8002856:	0018      	movs	r0, r3
 8002858:	46bd      	mov	sp, r7
 800285a:	b002      	add	sp, #8
 800285c:	bd80      	pop	{r7, pc}
 800285e:	46c0      	nop			@ (mov r8, r8)
 8002860:	fffff7ff 	.word	0xfffff7ff

08002864 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08a      	sub	sp, #40	@ 0x28
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
 8002870:	001a      	movs	r2, r3
 8002872:	1cbb      	adds	r3, r7, #2
 8002874:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002876:	2301      	movs	r3, #1
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800287a:	f7fe fb37 	bl	8000eec <HAL_GetTick>
 800287e:	0003      	movs	r3, r0
 8002880:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002882:	201f      	movs	r0, #31
 8002884:	183b      	adds	r3, r7, r0
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	2151      	movs	r1, #81	@ 0x51
 800288a:	5c52      	ldrb	r2, [r2, r1]
 800288c:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002894:	2316      	movs	r3, #22
 8002896:	18fb      	adds	r3, r7, r3
 8002898:	1cba      	adds	r2, r7, #2
 800289a:	8812      	ldrh	r2, [r2, #0]
 800289c:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800289e:	183b      	adds	r3, r7, r0
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d00e      	beq.n	80028c4 <HAL_SPI_TransmitReceive+0x60>
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	2382      	movs	r3, #130	@ 0x82
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d107      	bne.n	80028c0 <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d103      	bne.n	80028c0 <HAL_SPI_TransmitReceive+0x5c>
 80028b8:	183b      	adds	r3, r7, r0
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d001      	beq.n	80028c4 <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80028c0:	2302      	movs	r3, #2
 80028c2:	e18a      	b.n	8002bda <HAL_SPI_TransmitReceive+0x376>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d006      	beq.n	80028d8 <HAL_SPI_TransmitReceive+0x74>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d003      	beq.n	80028d8 <HAL_SPI_TransmitReceive+0x74>
 80028d0:	1cbb      	adds	r3, r7, #2
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d101      	bne.n	80028dc <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e17e      	b.n	8002bda <HAL_SPI_TransmitReceive+0x376>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2250      	movs	r2, #80	@ 0x50
 80028e0:	5c9b      	ldrb	r3, [r3, r2]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d101      	bne.n	80028ea <HAL_SPI_TransmitReceive+0x86>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e177      	b.n	8002bda <HAL_SPI_TransmitReceive+0x376>
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2250      	movs	r2, #80	@ 0x50
 80028ee:	2101      	movs	r1, #1
 80028f0:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2251      	movs	r2, #81	@ 0x51
 80028f6:	5c9b      	ldrb	r3, [r3, r2]
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	d003      	beq.n	8002906 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2251      	movs	r2, #81	@ 0x51
 8002902:	2105      	movs	r1, #5
 8002904:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	1cba      	adds	r2, r7, #2
 8002916:	8812      	ldrh	r2, [r2, #0]
 8002918:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	1cba      	adds	r2, r7, #2
 800291e:	8812      	ldrh	r2, [r2, #0]
 8002920:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	68ba      	ldr	r2, [r7, #8]
 8002926:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	1cba      	adds	r2, r7, #2
 800292c:	8812      	ldrh	r2, [r2, #0]
 800292e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	1cba      	adds	r2, r7, #2
 8002934:	8812      	ldrh	r2, [r2, #0]
 8002936:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2240      	movs	r2, #64	@ 0x40
 800294c:	4013      	ands	r3, r2
 800294e:	2b40      	cmp	r3, #64	@ 0x40
 8002950:	d007      	beq.n	8002962 <HAL_SPI_TransmitReceive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2140      	movs	r1, #64	@ 0x40
 800295e:	430a      	orrs	r2, r1
 8002960:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	2380      	movs	r3, #128	@ 0x80
 8002968:	011b      	lsls	r3, r3, #4
 800296a:	429a      	cmp	r2, r3
 800296c:	d000      	beq.n	8002970 <HAL_SPI_TransmitReceive+0x10c>
 800296e:	e080      	b.n	8002a72 <HAL_SPI_TransmitReceive+0x20e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d005      	beq.n	8002984 <HAL_SPI_TransmitReceive+0x120>
 8002978:	2316      	movs	r3, #22
 800297a:	18fb      	adds	r3, r7, r3
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d000      	beq.n	8002984 <HAL_SPI_TransmitReceive+0x120>
 8002982:	e06b      	b.n	8002a5c <HAL_SPI_TransmitReceive+0x1f8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002988:	881a      	ldrh	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002994:	1c9a      	adds	r2, r3, #2
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800299e:	b29b      	uxth	r3, r3
 80029a0:	3b01      	subs	r3, #1
 80029a2:	b29a      	uxth	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029a8:	e058      	b.n	8002a5c <HAL_SPI_TransmitReceive+0x1f8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	2202      	movs	r2, #2
 80029b2:	4013      	ands	r3, r2
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d11b      	bne.n	80029f0 <HAL_SPI_TransmitReceive+0x18c>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029bc:	b29b      	uxth	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d016      	beq.n	80029f0 <HAL_SPI_TransmitReceive+0x18c>
 80029c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d113      	bne.n	80029f0 <HAL_SPI_TransmitReceive+0x18c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029cc:	881a      	ldrh	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d8:	1c9a      	adds	r2, r3, #2
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	3b01      	subs	r3, #1
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80029ec:	2300      	movs	r3, #0
 80029ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	2201      	movs	r2, #1
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d119      	bne.n	8002a32 <HAL_SPI_TransmitReceive+0x1ce>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d014      	beq.n	8002a32 <HAL_SPI_TransmitReceive+0x1ce>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a12:	b292      	uxth	r2, r2
 8002a14:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a1a:	1c9a      	adds	r2, r3, #2
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	3b01      	subs	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002a32:	f7fe fa5b 	bl	8000eec <HAL_GetTick>
 8002a36:	0002      	movs	r2, r0
 8002a38:	6a3b      	ldr	r3, [r7, #32]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d80c      	bhi.n	8002a5c <HAL_SPI_TransmitReceive+0x1f8>
 8002a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a44:	3301      	adds	r3, #1
 8002a46:	d009      	beq.n	8002a5c <HAL_SPI_TransmitReceive+0x1f8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2251      	movs	r2, #81	@ 0x51
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2250      	movs	r2, #80	@ 0x50
 8002a54:	2100      	movs	r1, #0
 8002a56:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e0be      	b.n	8002bda <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1a1      	bne.n	80029aa <HAL_SPI_TransmitReceive+0x146>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d19c      	bne.n	80029aa <HAL_SPI_TransmitReceive+0x146>
 8002a70:	e084      	b.n	8002b7c <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d005      	beq.n	8002a86 <HAL_SPI_TransmitReceive+0x222>
 8002a7a:	2316      	movs	r3, #22
 8002a7c:	18fb      	adds	r3, r7, r3
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d000      	beq.n	8002a86 <HAL_SPI_TransmitReceive+0x222>
 8002a84:	e070      	b.n	8002b68 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	330c      	adds	r3, #12
 8002a90:	7812      	ldrb	r2, [r2, #0]
 8002a92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002aac:	e05c      	b.n	8002b68 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2202      	movs	r2, #2
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d11c      	bne.n	8002af6 <HAL_SPI_TransmitReceive+0x292>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d017      	beq.n	8002af6 <HAL_SPI_TransmitReceive+0x292>
 8002ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d114      	bne.n	8002af6 <HAL_SPI_TransmitReceive+0x292>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	330c      	adds	r3, #12
 8002ad6:	7812      	ldrb	r2, [r2, #0]
 8002ad8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ade:	1c5a      	adds	r2, r3, #1
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	3b01      	subs	r3, #1
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	2201      	movs	r2, #1
 8002afe:	4013      	ands	r3, r2
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d119      	bne.n	8002b38 <HAL_SPI_TransmitReceive+0x2d4>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d014      	beq.n	8002b38 <HAL_SPI_TransmitReceive+0x2d4>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68da      	ldr	r2, [r3, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b18:	b2d2      	uxtb	r2, r2
 8002b1a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b20:	1c5a      	adds	r2, r3, #1
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b34:	2301      	movs	r3, #1
 8002b36:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002b38:	f7fe f9d8 	bl	8000eec <HAL_GetTick>
 8002b3c:	0002      	movs	r2, r0
 8002b3e:	6a3b      	ldr	r3, [r7, #32]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d802      	bhi.n	8002b4e <HAL_SPI_TransmitReceive+0x2ea>
 8002b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	d102      	bne.n	8002b54 <HAL_SPI_TransmitReceive+0x2f0>
 8002b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d109      	bne.n	8002b68 <HAL_SPI_TransmitReceive+0x304>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2251      	movs	r2, #81	@ 0x51
 8002b58:	2101      	movs	r1, #1
 8002b5a:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2250      	movs	r2, #80	@ 0x50
 8002b60:	2100      	movs	r1, #0
 8002b62:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e038      	b.n	8002bda <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d19d      	bne.n	8002aae <HAL_SPI_TransmitReceive+0x24a>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d198      	bne.n	8002aae <HAL_SPI_TransmitReceive+0x24a>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b7c:	6a3a      	ldr	r2, [r7, #32]
 8002b7e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	0018      	movs	r0, r3
 8002b84:	f000 f8bc 	bl	8002d00 <SPI_EndRxTxTransaction>
 8002b88:	1e03      	subs	r3, r0, #0
 8002b8a:	d008      	beq.n	8002b9e <HAL_SPI_TransmitReceive+0x33a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2250      	movs	r2, #80	@ 0x50
 8002b96:	2100      	movs	r1, #0
 8002b98:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e01d      	b.n	8002bda <HAL_SPI_TransmitReceive+0x376>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10a      	bne.n	8002bbc <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	613b      	str	r3, [r7, #16]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	613b      	str	r3, [r7, #16]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	613b      	str	r3, [r7, #16]
 8002bba:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2251      	movs	r2, #81	@ 0x51
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2250      	movs	r2, #80	@ 0x50
 8002bc8:	2100      	movs	r1, #0
 8002bca:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <HAL_SPI_TransmitReceive+0x374>
  {
    return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e000      	b.n	8002bda <HAL_SPI_TransmitReceive+0x376>
  }
  else
  {
    return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
  }
}
 8002bda:	0018      	movs	r0, r3
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	b00a      	add	sp, #40	@ 0x28
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	603b      	str	r3, [r7, #0]
 8002bf0:	1dfb      	adds	r3, r7, #7
 8002bf2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002bf4:	f7fe f97a 	bl	8000eec <HAL_GetTick>
 8002bf8:	0002      	movs	r2, r0
 8002bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bfc:	1a9b      	subs	r3, r3, r2
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	18d3      	adds	r3, r2, r3
 8002c02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c04:	f7fe f972 	bl	8000eec <HAL_GetTick>
 8002c08:	0003      	movs	r3, r0
 8002c0a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c0c:	4b3a      	ldr	r3, [pc, #232]	@ (8002cf8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	015b      	lsls	r3, r3, #5
 8002c12:	0d1b      	lsrs	r3, r3, #20
 8002c14:	69fa      	ldr	r2, [r7, #28]
 8002c16:	4353      	muls	r3, r2
 8002c18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c1a:	e059      	b.n	8002cd0 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	d056      	beq.n	8002cd0 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c22:	f7fe f963 	bl	8000eec <HAL_GetTick>
 8002c26:	0002      	movs	r2, r0
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	69fa      	ldr	r2, [r7, #28]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d902      	bls.n	8002c38 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d142      	bne.n	8002cbe <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	21e0      	movs	r1, #224	@ 0xe0
 8002c44:	438a      	bics	r2, r1
 8002c46:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	685a      	ldr	r2, [r3, #4]
 8002c4c:	2382      	movs	r3, #130	@ 0x82
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d113      	bne.n	8002c7c <SPI_WaitFlagStateUntilTimeout+0x98>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	2380      	movs	r3, #128	@ 0x80
 8002c5a:	021b      	lsls	r3, r3, #8
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d005      	beq.n	8002c6c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	2380      	movs	r3, #128	@ 0x80
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d107      	bne.n	8002c7c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2140      	movs	r1, #64	@ 0x40
 8002c78:	438a      	bics	r2, r1
 8002c7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c80:	2380      	movs	r3, #128	@ 0x80
 8002c82:	019b      	lsls	r3, r3, #6
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d110      	bne.n	8002caa <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	491a      	ldr	r1, [pc, #104]	@ (8002cfc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002c94:	400a      	ands	r2, r1
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2180      	movs	r1, #128	@ 0x80
 8002ca4:	0189      	lsls	r1, r1, #6
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2251      	movs	r2, #81	@ 0x51
 8002cae:	2101      	movs	r1, #1
 8002cb0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2250      	movs	r2, #80	@ 0x50
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e018      	b.n	8002cf0 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d102      	bne.n	8002cca <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	61fb      	str	r3, [r7, #28]
 8002cc8:	e002      	b.n	8002cd0 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	68ba      	ldr	r2, [r7, #8]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	425a      	negs	r2, r3
 8002ce0:	4153      	adcs	r3, r2
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	001a      	movs	r2, r3
 8002ce6:	1dfb      	adds	r3, r7, #7
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d196      	bne.n	8002c1c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	b008      	add	sp, #32
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20000000 	.word	0x20000000
 8002cfc:	ffffdfff 	.word	0xffffdfff

08002d00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b088      	sub	sp, #32
 8002d04:	af02      	add	r7, sp, #8
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	9300      	str	r3, [sp, #0]
 8002d14:	0013      	movs	r3, r2
 8002d16:	2201      	movs	r2, #1
 8002d18:	2102      	movs	r1, #2
 8002d1a:	f7ff ff63 	bl	8002be4 <SPI_WaitFlagStateUntilTimeout>
 8002d1e:	1e03      	subs	r3, r0, #0
 8002d20:	d007      	beq.n	8002d32 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d26:	2220      	movs	r2, #32
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e037      	b.n	8002da2 <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002d32:	4b1e      	ldr	r3, [pc, #120]	@ (8002dac <SPI_EndRxTxTransaction+0xac>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	491e      	ldr	r1, [pc, #120]	@ (8002db0 <SPI_EndRxTxTransaction+0xb0>)
 8002d38:	0018      	movs	r0, r3
 8002d3a:	f7fd f9e5 	bl	8000108 <__udivsi3>
 8002d3e:	0003      	movs	r3, r0
 8002d40:	001a      	movs	r2, r3
 8002d42:	0013      	movs	r3, r2
 8002d44:	015b      	lsls	r3, r3, #5
 8002d46:	1a9b      	subs	r3, r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	189b      	adds	r3, r3, r2
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	2382      	movs	r3, #130	@ 0x82
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d112      	bne.n	8002d82 <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d5c:	68ba      	ldr	r2, [r7, #8]
 8002d5e:	68f8      	ldr	r0, [r7, #12]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	0013      	movs	r3, r2
 8002d66:	2200      	movs	r2, #0
 8002d68:	2180      	movs	r1, #128	@ 0x80
 8002d6a:	f7ff ff3b 	bl	8002be4 <SPI_WaitFlagStateUntilTimeout>
 8002d6e:	1e03      	subs	r3, r0, #0
 8002d70:	d016      	beq.n	8002da0 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d76:	2220      	movs	r2, #32
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e00f      	b.n	8002da2 <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00a      	beq.n	8002d9e <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	2280      	movs	r2, #128	@ 0x80
 8002d96:	4013      	ands	r3, r2
 8002d98:	2b80      	cmp	r3, #128	@ 0x80
 8002d9a:	d0f2      	beq.n	8002d82 <SPI_EndRxTxTransaction+0x82>
 8002d9c:	e000      	b.n	8002da0 <SPI_EndRxTxTransaction+0xa0>
        break;
 8002d9e:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	0018      	movs	r0, r3
 8002da4:	46bd      	mov	sp, r7
 8002da6:	b006      	add	sp, #24
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	46c0      	nop			@ (mov r8, r8)
 8002dac:	20000000 	.word	0x20000000
 8002db0:	016e3600 	.word	0x016e3600

08002db4 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8002db4:	b590      	push	{r4, r7, lr}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e074      	b.n	8002eb0 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	223c      	movs	r2, #60	@ 0x3c
 8002dca:	5c9b      	ldrb	r3, [r3, r2]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d107      	bne.n	8002de2 <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	223d      	movs	r2, #61	@ 0x3d
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	0018      	movs	r0, r3
 8002dde:	f7fd fee3 	bl	8000ba8 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	223c      	movs	r2, #60	@ 0x3c
 8002de6:	2102      	movs	r1, #2
 8002de8:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2201      	movs	r2, #1
 8002df0:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6819      	ldr	r1, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002e00:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8002e08:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002e0e:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8002e14:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8002e1a:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 8002e20:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8002e26:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	7b1b      	ldrb	r3, [r3, #12]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d108      	bne.n	8002e4a <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2180      	movs	r1, #128	@ 0x80
 8002e44:	0249      	lsls	r1, r1, #9
 8002e46:	430a      	orrs	r2, r1
 8002e48:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e52:	431a      	orrs	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	43d2      	mvns	r2, r2
 8002e60:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e7a:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681c      	ldr	r4, [r3, #0]
 8002e84:	0010      	movs	r0, r2
 8002e86:	f000 f817 	bl	8002eb8 <TSC_extract_groups>
 8002e8a:	0003      	movs	r3, r0
 8002e8c:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2103      	movs	r1, #3
 8002e9a:	438a      	bics	r2, r1
 8002e9c:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2203      	movs	r2, #3
 8002ea4:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	223c      	movs	r2, #60	@ 0x3c
 8002eaa:	2101      	movs	r1, #1
 8002eac:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	b003      	add	sp, #12
 8002eb6:	bd90      	pop	{r4, r7, pc}

08002eb8 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60bb      	str	r3, [r7, #8]
 8002ec8:	e011      	b.n	8002eee <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	220f      	movs	r2, #15
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	0013      	movs	r3, r2
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	d006      	beq.n	8002ee8 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8002eda:	2201      	movs	r2, #1
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	409a      	lsls	r2, r3
 8002ee0:	0013      	movs	r3, r2
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	3301      	adds	r3, #1
 8002eec:	60bb      	str	r3, [r7, #8]
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	2b07      	cmp	r3, #7
 8002ef2:	d9ea      	bls.n	8002eca <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
}
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	b004      	add	sp, #16
 8002efc:	bd80      	pop	{r7, pc}
	...

08002f00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e044      	b.n	8002f9c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d107      	bne.n	8002f2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2278      	movs	r2, #120	@ 0x78
 8002f1e:	2100      	movs	r1, #0
 8002f20:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	0018      	movs	r0, r3
 8002f26:	f7fd fed7 	bl	8000cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2224      	movs	r2, #36	@ 0x24
 8002f2e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	438a      	bics	r2, r1
 8002f3e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d003      	beq.n	8002f50 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	f000 fab0 	bl	80034b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	0018      	movs	r0, r3
 8002f54:	f000 f828 	bl	8002fa8 <UART_SetConfig>
 8002f58:	0003      	movs	r3, r0
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d101      	bne.n	8002f62 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e01c      	b.n	8002f9c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	490d      	ldr	r1, [pc, #52]	@ (8002fa4 <HAL_UART_Init+0xa4>)
 8002f6e:	400a      	ands	r2, r1
 8002f70:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	212a      	movs	r1, #42	@ 0x2a
 8002f7e:	438a      	bics	r2, r1
 8002f80:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	0018      	movs	r0, r3
 8002f96:	f000 fb3f 	bl	8003618 <UART_CheckIdleState>
 8002f9a:	0003      	movs	r3, r0
}
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	b002      	add	sp, #8
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	ffffb7ff 	.word	0xffffb7ff

08002fa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fa8:	b5b0      	push	{r4, r5, r7, lr}
 8002faa:	b08e      	sub	sp, #56	@ 0x38
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fb0:	231a      	movs	r3, #26
 8002fb2:	2218      	movs	r2, #24
 8002fb4:	189b      	adds	r3, r3, r2
 8002fb6:	19db      	adds	r3, r3, r7
 8002fb8:	2200      	movs	r2, #0
 8002fba:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	431a      	orrs	r2, r3
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	431a      	orrs	r2, r3
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	69db      	ldr	r3, [r3, #28]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4ac6      	ldr	r2, [pc, #792]	@ (80032f4 <UART_SetConfig+0x34c>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	0019      	movs	r1, r3
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4ac1      	ldr	r2, [pc, #772]	@ (80032f8 <UART_SetConfig+0x350>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	0019      	movs	r1, r3
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4abb      	ldr	r2, [pc, #748]	@ (80032fc <UART_SetConfig+0x354>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d004      	beq.n	800301c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003018:	4313      	orrs	r3, r2
 800301a:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	4ab7      	ldr	r2, [pc, #732]	@ (8003300 <UART_SetConfig+0x358>)
 8003024:	4013      	ands	r3, r2
 8003026:	0019      	movs	r1, r3
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800302e:	430a      	orrs	r2, r1
 8003030:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4ab3      	ldr	r2, [pc, #716]	@ (8003304 <UART_SetConfig+0x35c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d131      	bne.n	80030a0 <UART_SetConfig+0xf8>
 800303c:	4bb2      	ldr	r3, [pc, #712]	@ (8003308 <UART_SetConfig+0x360>)
 800303e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003040:	2203      	movs	r2, #3
 8003042:	4013      	ands	r3, r2
 8003044:	2b03      	cmp	r3, #3
 8003046:	d01d      	beq.n	8003084 <UART_SetConfig+0xdc>
 8003048:	d823      	bhi.n	8003092 <UART_SetConfig+0xea>
 800304a:	2b02      	cmp	r3, #2
 800304c:	d00c      	beq.n	8003068 <UART_SetConfig+0xc0>
 800304e:	d820      	bhi.n	8003092 <UART_SetConfig+0xea>
 8003050:	2b00      	cmp	r3, #0
 8003052:	d002      	beq.n	800305a <UART_SetConfig+0xb2>
 8003054:	2b01      	cmp	r3, #1
 8003056:	d00e      	beq.n	8003076 <UART_SetConfig+0xce>
 8003058:	e01b      	b.n	8003092 <UART_SetConfig+0xea>
 800305a:	231b      	movs	r3, #27
 800305c:	2218      	movs	r2, #24
 800305e:	189b      	adds	r3, r3, r2
 8003060:	19db      	adds	r3, r3, r7
 8003062:	2201      	movs	r2, #1
 8003064:	701a      	strb	r2, [r3, #0]
 8003066:	e09c      	b.n	80031a2 <UART_SetConfig+0x1fa>
 8003068:	231b      	movs	r3, #27
 800306a:	2218      	movs	r2, #24
 800306c:	189b      	adds	r3, r3, r2
 800306e:	19db      	adds	r3, r3, r7
 8003070:	2202      	movs	r2, #2
 8003072:	701a      	strb	r2, [r3, #0]
 8003074:	e095      	b.n	80031a2 <UART_SetConfig+0x1fa>
 8003076:	231b      	movs	r3, #27
 8003078:	2218      	movs	r2, #24
 800307a:	189b      	adds	r3, r3, r2
 800307c:	19db      	adds	r3, r3, r7
 800307e:	2204      	movs	r2, #4
 8003080:	701a      	strb	r2, [r3, #0]
 8003082:	e08e      	b.n	80031a2 <UART_SetConfig+0x1fa>
 8003084:	231b      	movs	r3, #27
 8003086:	2218      	movs	r2, #24
 8003088:	189b      	adds	r3, r3, r2
 800308a:	19db      	adds	r3, r3, r7
 800308c:	2208      	movs	r2, #8
 800308e:	701a      	strb	r2, [r3, #0]
 8003090:	e087      	b.n	80031a2 <UART_SetConfig+0x1fa>
 8003092:	231b      	movs	r3, #27
 8003094:	2218      	movs	r2, #24
 8003096:	189b      	adds	r3, r3, r2
 8003098:	19db      	adds	r3, r3, r7
 800309a:	2210      	movs	r2, #16
 800309c:	701a      	strb	r2, [r3, #0]
 800309e:	e080      	b.n	80031a2 <UART_SetConfig+0x1fa>
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a99      	ldr	r2, [pc, #612]	@ (800330c <UART_SetConfig+0x364>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d131      	bne.n	800310e <UART_SetConfig+0x166>
 80030aa:	4b97      	ldr	r3, [pc, #604]	@ (8003308 <UART_SetConfig+0x360>)
 80030ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ae:	220c      	movs	r2, #12
 80030b0:	4013      	ands	r3, r2
 80030b2:	2b0c      	cmp	r3, #12
 80030b4:	d01d      	beq.n	80030f2 <UART_SetConfig+0x14a>
 80030b6:	d823      	bhi.n	8003100 <UART_SetConfig+0x158>
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d00c      	beq.n	80030d6 <UART_SetConfig+0x12e>
 80030bc:	d820      	bhi.n	8003100 <UART_SetConfig+0x158>
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d002      	beq.n	80030c8 <UART_SetConfig+0x120>
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d00e      	beq.n	80030e4 <UART_SetConfig+0x13c>
 80030c6:	e01b      	b.n	8003100 <UART_SetConfig+0x158>
 80030c8:	231b      	movs	r3, #27
 80030ca:	2218      	movs	r2, #24
 80030cc:	189b      	adds	r3, r3, r2
 80030ce:	19db      	adds	r3, r3, r7
 80030d0:	2200      	movs	r2, #0
 80030d2:	701a      	strb	r2, [r3, #0]
 80030d4:	e065      	b.n	80031a2 <UART_SetConfig+0x1fa>
 80030d6:	231b      	movs	r3, #27
 80030d8:	2218      	movs	r2, #24
 80030da:	189b      	adds	r3, r3, r2
 80030dc:	19db      	adds	r3, r3, r7
 80030de:	2202      	movs	r2, #2
 80030e0:	701a      	strb	r2, [r3, #0]
 80030e2:	e05e      	b.n	80031a2 <UART_SetConfig+0x1fa>
 80030e4:	231b      	movs	r3, #27
 80030e6:	2218      	movs	r2, #24
 80030e8:	189b      	adds	r3, r3, r2
 80030ea:	19db      	adds	r3, r3, r7
 80030ec:	2204      	movs	r2, #4
 80030ee:	701a      	strb	r2, [r3, #0]
 80030f0:	e057      	b.n	80031a2 <UART_SetConfig+0x1fa>
 80030f2:	231b      	movs	r3, #27
 80030f4:	2218      	movs	r2, #24
 80030f6:	189b      	adds	r3, r3, r2
 80030f8:	19db      	adds	r3, r3, r7
 80030fa:	2208      	movs	r2, #8
 80030fc:	701a      	strb	r2, [r3, #0]
 80030fe:	e050      	b.n	80031a2 <UART_SetConfig+0x1fa>
 8003100:	231b      	movs	r3, #27
 8003102:	2218      	movs	r2, #24
 8003104:	189b      	adds	r3, r3, r2
 8003106:	19db      	adds	r3, r3, r7
 8003108:	2210      	movs	r2, #16
 800310a:	701a      	strb	r2, [r3, #0]
 800310c:	e049      	b.n	80031a2 <UART_SetConfig+0x1fa>
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a7a      	ldr	r2, [pc, #488]	@ (80032fc <UART_SetConfig+0x354>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d13e      	bne.n	8003196 <UART_SetConfig+0x1ee>
 8003118:	4b7b      	ldr	r3, [pc, #492]	@ (8003308 <UART_SetConfig+0x360>)
 800311a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800311c:	23c0      	movs	r3, #192	@ 0xc0
 800311e:	011b      	lsls	r3, r3, #4
 8003120:	4013      	ands	r3, r2
 8003122:	22c0      	movs	r2, #192	@ 0xc0
 8003124:	0112      	lsls	r2, r2, #4
 8003126:	4293      	cmp	r3, r2
 8003128:	d027      	beq.n	800317a <UART_SetConfig+0x1d2>
 800312a:	22c0      	movs	r2, #192	@ 0xc0
 800312c:	0112      	lsls	r2, r2, #4
 800312e:	4293      	cmp	r3, r2
 8003130:	d82a      	bhi.n	8003188 <UART_SetConfig+0x1e0>
 8003132:	2280      	movs	r2, #128	@ 0x80
 8003134:	0112      	lsls	r2, r2, #4
 8003136:	4293      	cmp	r3, r2
 8003138:	d011      	beq.n	800315e <UART_SetConfig+0x1b6>
 800313a:	2280      	movs	r2, #128	@ 0x80
 800313c:	0112      	lsls	r2, r2, #4
 800313e:	4293      	cmp	r3, r2
 8003140:	d822      	bhi.n	8003188 <UART_SetConfig+0x1e0>
 8003142:	2b00      	cmp	r3, #0
 8003144:	d004      	beq.n	8003150 <UART_SetConfig+0x1a8>
 8003146:	2280      	movs	r2, #128	@ 0x80
 8003148:	00d2      	lsls	r2, r2, #3
 800314a:	4293      	cmp	r3, r2
 800314c:	d00e      	beq.n	800316c <UART_SetConfig+0x1c4>
 800314e:	e01b      	b.n	8003188 <UART_SetConfig+0x1e0>
 8003150:	231b      	movs	r3, #27
 8003152:	2218      	movs	r2, #24
 8003154:	189b      	adds	r3, r3, r2
 8003156:	19db      	adds	r3, r3, r7
 8003158:	2200      	movs	r2, #0
 800315a:	701a      	strb	r2, [r3, #0]
 800315c:	e021      	b.n	80031a2 <UART_SetConfig+0x1fa>
 800315e:	231b      	movs	r3, #27
 8003160:	2218      	movs	r2, #24
 8003162:	189b      	adds	r3, r3, r2
 8003164:	19db      	adds	r3, r3, r7
 8003166:	2202      	movs	r2, #2
 8003168:	701a      	strb	r2, [r3, #0]
 800316a:	e01a      	b.n	80031a2 <UART_SetConfig+0x1fa>
 800316c:	231b      	movs	r3, #27
 800316e:	2218      	movs	r2, #24
 8003170:	189b      	adds	r3, r3, r2
 8003172:	19db      	adds	r3, r3, r7
 8003174:	2204      	movs	r2, #4
 8003176:	701a      	strb	r2, [r3, #0]
 8003178:	e013      	b.n	80031a2 <UART_SetConfig+0x1fa>
 800317a:	231b      	movs	r3, #27
 800317c:	2218      	movs	r2, #24
 800317e:	189b      	adds	r3, r3, r2
 8003180:	19db      	adds	r3, r3, r7
 8003182:	2208      	movs	r2, #8
 8003184:	701a      	strb	r2, [r3, #0]
 8003186:	e00c      	b.n	80031a2 <UART_SetConfig+0x1fa>
 8003188:	231b      	movs	r3, #27
 800318a:	2218      	movs	r2, #24
 800318c:	189b      	adds	r3, r3, r2
 800318e:	19db      	adds	r3, r3, r7
 8003190:	2210      	movs	r2, #16
 8003192:	701a      	strb	r2, [r3, #0]
 8003194:	e005      	b.n	80031a2 <UART_SetConfig+0x1fa>
 8003196:	231b      	movs	r3, #27
 8003198:	2218      	movs	r2, #24
 800319a:	189b      	adds	r3, r3, r2
 800319c:	19db      	adds	r3, r3, r7
 800319e:	2210      	movs	r2, #16
 80031a0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a55      	ldr	r2, [pc, #340]	@ (80032fc <UART_SetConfig+0x354>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d000      	beq.n	80031ae <UART_SetConfig+0x206>
 80031ac:	e084      	b.n	80032b8 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80031ae:	231b      	movs	r3, #27
 80031b0:	2218      	movs	r2, #24
 80031b2:	189b      	adds	r3, r3, r2
 80031b4:	19db      	adds	r3, r3, r7
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b08      	cmp	r3, #8
 80031ba:	d01d      	beq.n	80031f8 <UART_SetConfig+0x250>
 80031bc:	dc20      	bgt.n	8003200 <UART_SetConfig+0x258>
 80031be:	2b04      	cmp	r3, #4
 80031c0:	d015      	beq.n	80031ee <UART_SetConfig+0x246>
 80031c2:	dc1d      	bgt.n	8003200 <UART_SetConfig+0x258>
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d002      	beq.n	80031ce <UART_SetConfig+0x226>
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d005      	beq.n	80031d8 <UART_SetConfig+0x230>
 80031cc:	e018      	b.n	8003200 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031ce:	f7ff f8fb 	bl	80023c8 <HAL_RCC_GetPCLK1Freq>
 80031d2:	0003      	movs	r3, r0
 80031d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80031d6:	e01c      	b.n	8003212 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003308 <UART_SetConfig+0x360>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2210      	movs	r2, #16
 80031de:	4013      	ands	r3, r2
 80031e0:	d002      	beq.n	80031e8 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80031e2:	4b4b      	ldr	r3, [pc, #300]	@ (8003310 <UART_SetConfig+0x368>)
 80031e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80031e6:	e014      	b.n	8003212 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80031e8:	4b4a      	ldr	r3, [pc, #296]	@ (8003314 <UART_SetConfig+0x36c>)
 80031ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80031ec:	e011      	b.n	8003212 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031ee:	f7ff f85b 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
 80031f2:	0003      	movs	r3, r0
 80031f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80031f6:	e00c      	b.n	8003212 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031f8:	2380      	movs	r3, #128	@ 0x80
 80031fa:	021b      	lsls	r3, r3, #8
 80031fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80031fe:	e008      	b.n	8003212 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003204:	231a      	movs	r3, #26
 8003206:	2218      	movs	r2, #24
 8003208:	189b      	adds	r3, r3, r2
 800320a:	19db      	adds	r3, r3, r7
 800320c:	2201      	movs	r2, #1
 800320e:	701a      	strb	r2, [r3, #0]
        break;
 8003210:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003214:	2b00      	cmp	r3, #0
 8003216:	d100      	bne.n	800321a <UART_SetConfig+0x272>
 8003218:	e132      	b.n	8003480 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	0013      	movs	r3, r2
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	189b      	adds	r3, r3, r2
 8003224:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003226:	429a      	cmp	r2, r3
 8003228:	d305      	bcc.n	8003236 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003230:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003232:	429a      	cmp	r2, r3
 8003234:	d906      	bls.n	8003244 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8003236:	231a      	movs	r3, #26
 8003238:	2218      	movs	r2, #24
 800323a:	189b      	adds	r3, r3, r2
 800323c:	19db      	adds	r3, r3, r7
 800323e:	2201      	movs	r2, #1
 8003240:	701a      	strb	r2, [r3, #0]
 8003242:	e11d      	b.n	8003480 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003246:	613b      	str	r3, [r7, #16]
 8003248:	2300      	movs	r3, #0
 800324a:	617b      	str	r3, [r7, #20]
 800324c:	6939      	ldr	r1, [r7, #16]
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	000b      	movs	r3, r1
 8003252:	0e1b      	lsrs	r3, r3, #24
 8003254:	0010      	movs	r0, r2
 8003256:	0205      	lsls	r5, r0, #8
 8003258:	431d      	orrs	r5, r3
 800325a:	000b      	movs	r3, r1
 800325c:	021c      	lsls	r4, r3, #8
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	085b      	lsrs	r3, r3, #1
 8003264:	60bb      	str	r3, [r7, #8]
 8003266:	2300      	movs	r3, #0
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	68b8      	ldr	r0, [r7, #8]
 800326c:	68f9      	ldr	r1, [r7, #12]
 800326e:	1900      	adds	r0, r0, r4
 8003270:	4169      	adcs	r1, r5
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	603b      	str	r3, [r7, #0]
 8003278:	2300      	movs	r3, #0
 800327a:	607b      	str	r3, [r7, #4]
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f7fc ffce 	bl	8000220 <__aeabi_uldivmod>
 8003284:	0002      	movs	r2, r0
 8003286:	000b      	movs	r3, r1
 8003288:	0013      	movs	r3, r2
 800328a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800328c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800328e:	23c0      	movs	r3, #192	@ 0xc0
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	429a      	cmp	r2, r3
 8003294:	d309      	bcc.n	80032aa <UART_SetConfig+0x302>
 8003296:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003298:	2380      	movs	r3, #128	@ 0x80
 800329a:	035b      	lsls	r3, r3, #13
 800329c:	429a      	cmp	r2, r3
 800329e:	d204      	bcs.n	80032aa <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032a6:	60da      	str	r2, [r3, #12]
 80032a8:	e0ea      	b.n	8003480 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 80032aa:	231a      	movs	r3, #26
 80032ac:	2218      	movs	r2, #24
 80032ae:	189b      	adds	r3, r3, r2
 80032b0:	19db      	adds	r3, r3, r7
 80032b2:	2201      	movs	r2, #1
 80032b4:	701a      	strb	r2, [r3, #0]
 80032b6:	e0e3      	b.n	8003480 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	69da      	ldr	r2, [r3, #28]
 80032bc:	2380      	movs	r3, #128	@ 0x80
 80032be:	021b      	lsls	r3, r3, #8
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d000      	beq.n	80032c6 <UART_SetConfig+0x31e>
 80032c4:	e085      	b.n	80033d2 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 80032c6:	231b      	movs	r3, #27
 80032c8:	2218      	movs	r2, #24
 80032ca:	189b      	adds	r3, r3, r2
 80032cc:	19db      	adds	r3, r3, r7
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	2b08      	cmp	r3, #8
 80032d2:	d837      	bhi.n	8003344 <UART_SetConfig+0x39c>
 80032d4:	009a      	lsls	r2, r3, #2
 80032d6:	4b10      	ldr	r3, [pc, #64]	@ (8003318 <UART_SetConfig+0x370>)
 80032d8:	18d3      	adds	r3, r2, r3
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032de:	f7ff f873 	bl	80023c8 <HAL_RCC_GetPCLK1Freq>
 80032e2:	0003      	movs	r3, r0
 80032e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80032e6:	e036      	b.n	8003356 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032e8:	f7ff f884 	bl	80023f4 <HAL_RCC_GetPCLK2Freq>
 80032ec:	0003      	movs	r3, r0
 80032ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80032f0:	e031      	b.n	8003356 <UART_SetConfig+0x3ae>
 80032f2:	46c0      	nop			@ (mov r8, r8)
 80032f4:	efff69f3 	.word	0xefff69f3
 80032f8:	ffffcfff 	.word	0xffffcfff
 80032fc:	40004800 	.word	0x40004800
 8003300:	fffff4ff 	.word	0xfffff4ff
 8003304:	40013800 	.word	0x40013800
 8003308:	40021000 	.word	0x40021000
 800330c:	40004400 	.word	0x40004400
 8003310:	003d0900 	.word	0x003d0900
 8003314:	00f42400 	.word	0x00f42400
 8003318:	08003a10 	.word	0x08003a10
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800331c:	4b60      	ldr	r3, [pc, #384]	@ (80034a0 <UART_SetConfig+0x4f8>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2210      	movs	r2, #16
 8003322:	4013      	ands	r3, r2
 8003324:	d002      	beq.n	800332c <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003326:	4b5f      	ldr	r3, [pc, #380]	@ (80034a4 <UART_SetConfig+0x4fc>)
 8003328:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800332a:	e014      	b.n	8003356 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 800332c:	4b5e      	ldr	r3, [pc, #376]	@ (80034a8 <UART_SetConfig+0x500>)
 800332e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003330:	e011      	b.n	8003356 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003332:	f7fe ffb9 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
 8003336:	0003      	movs	r3, r0
 8003338:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800333a:	e00c      	b.n	8003356 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800333c:	2380      	movs	r3, #128	@ 0x80
 800333e:	021b      	lsls	r3, r3, #8
 8003340:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003342:	e008      	b.n	8003356 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8003344:	2300      	movs	r3, #0
 8003346:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003348:	231a      	movs	r3, #26
 800334a:	2218      	movs	r2, #24
 800334c:	189b      	adds	r3, r3, r2
 800334e:	19db      	adds	r3, r3, r7
 8003350:	2201      	movs	r2, #1
 8003352:	701a      	strb	r2, [r3, #0]
        break;
 8003354:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003358:	2b00      	cmp	r3, #0
 800335a:	d100      	bne.n	800335e <UART_SetConfig+0x3b6>
 800335c:	e090      	b.n	8003480 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800335e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003360:	005a      	lsls	r2, r3, #1
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	085b      	lsrs	r3, r3, #1
 8003368:	18d2      	adds	r2, r2, r3
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	0019      	movs	r1, r3
 8003370:	0010      	movs	r0, r2
 8003372:	f7fc fec9 	bl	8000108 <__udivsi3>
 8003376:	0003      	movs	r3, r0
 8003378:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800337a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800337c:	2b0f      	cmp	r3, #15
 800337e:	d921      	bls.n	80033c4 <UART_SetConfig+0x41c>
 8003380:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003382:	2380      	movs	r3, #128	@ 0x80
 8003384:	025b      	lsls	r3, r3, #9
 8003386:	429a      	cmp	r2, r3
 8003388:	d21c      	bcs.n	80033c4 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800338a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800338c:	b29a      	uxth	r2, r3
 800338e:	200e      	movs	r0, #14
 8003390:	2418      	movs	r4, #24
 8003392:	1903      	adds	r3, r0, r4
 8003394:	19db      	adds	r3, r3, r7
 8003396:	210f      	movs	r1, #15
 8003398:	438a      	bics	r2, r1
 800339a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800339c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800339e:	085b      	lsrs	r3, r3, #1
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	2207      	movs	r2, #7
 80033a4:	4013      	ands	r3, r2
 80033a6:	b299      	uxth	r1, r3
 80033a8:	1903      	adds	r3, r0, r4
 80033aa:	19db      	adds	r3, r3, r7
 80033ac:	1902      	adds	r2, r0, r4
 80033ae:	19d2      	adds	r2, r2, r7
 80033b0:	8812      	ldrh	r2, [r2, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	1902      	adds	r2, r0, r4
 80033bc:	19d2      	adds	r2, r2, r7
 80033be:	8812      	ldrh	r2, [r2, #0]
 80033c0:	60da      	str	r2, [r3, #12]
 80033c2:	e05d      	b.n	8003480 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80033c4:	231a      	movs	r3, #26
 80033c6:	2218      	movs	r2, #24
 80033c8:	189b      	adds	r3, r3, r2
 80033ca:	19db      	adds	r3, r3, r7
 80033cc:	2201      	movs	r2, #1
 80033ce:	701a      	strb	r2, [r3, #0]
 80033d0:	e056      	b.n	8003480 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80033d2:	231b      	movs	r3, #27
 80033d4:	2218      	movs	r2, #24
 80033d6:	189b      	adds	r3, r3, r2
 80033d8:	19db      	adds	r3, r3, r7
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	2b08      	cmp	r3, #8
 80033de:	d822      	bhi.n	8003426 <UART_SetConfig+0x47e>
 80033e0:	009a      	lsls	r2, r3, #2
 80033e2:	4b32      	ldr	r3, [pc, #200]	@ (80034ac <UART_SetConfig+0x504>)
 80033e4:	18d3      	adds	r3, r2, r3
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033ea:	f7fe ffed 	bl	80023c8 <HAL_RCC_GetPCLK1Freq>
 80033ee:	0003      	movs	r3, r0
 80033f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80033f2:	e021      	b.n	8003438 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033f4:	f7fe fffe 	bl	80023f4 <HAL_RCC_GetPCLK2Freq>
 80033f8:	0003      	movs	r3, r0
 80033fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80033fc:	e01c      	b.n	8003438 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80033fe:	4b28      	ldr	r3, [pc, #160]	@ (80034a0 <UART_SetConfig+0x4f8>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2210      	movs	r2, #16
 8003404:	4013      	ands	r3, r2
 8003406:	d002      	beq.n	800340e <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003408:	4b26      	ldr	r3, [pc, #152]	@ (80034a4 <UART_SetConfig+0x4fc>)
 800340a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800340c:	e014      	b.n	8003438 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 800340e:	4b26      	ldr	r3, [pc, #152]	@ (80034a8 <UART_SetConfig+0x500>)
 8003410:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003412:	e011      	b.n	8003438 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003414:	f7fe ff48 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
 8003418:	0003      	movs	r3, r0
 800341a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800341c:	e00c      	b.n	8003438 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800341e:	2380      	movs	r3, #128	@ 0x80
 8003420:	021b      	lsls	r3, r3, #8
 8003422:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003424:	e008      	b.n	8003438 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8003426:	2300      	movs	r3, #0
 8003428:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800342a:	231a      	movs	r3, #26
 800342c:	2218      	movs	r2, #24
 800342e:	189b      	adds	r3, r3, r2
 8003430:	19db      	adds	r3, r3, r7
 8003432:	2201      	movs	r2, #1
 8003434:	701a      	strb	r2, [r3, #0]
        break;
 8003436:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800343a:	2b00      	cmp	r3, #0
 800343c:	d020      	beq.n	8003480 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	085a      	lsrs	r2, r3, #1
 8003444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003446:	18d2      	adds	r2, r2, r3
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	0019      	movs	r1, r3
 800344e:	0010      	movs	r0, r2
 8003450:	f7fc fe5a 	bl	8000108 <__udivsi3>
 8003454:	0003      	movs	r3, r0
 8003456:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800345a:	2b0f      	cmp	r3, #15
 800345c:	d90a      	bls.n	8003474 <UART_SetConfig+0x4cc>
 800345e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003460:	2380      	movs	r3, #128	@ 0x80
 8003462:	025b      	lsls	r3, r3, #9
 8003464:	429a      	cmp	r2, r3
 8003466:	d205      	bcs.n	8003474 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800346a:	b29a      	uxth	r2, r3
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	60da      	str	r2, [r3, #12]
 8003472:	e005      	b.n	8003480 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003474:	231a      	movs	r3, #26
 8003476:	2218      	movs	r2, #24
 8003478:	189b      	adds	r3, r3, r2
 800347a:	19db      	adds	r3, r3, r7
 800347c:	2201      	movs	r2, #1
 800347e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	2200      	movs	r2, #0
 8003484:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	2200      	movs	r2, #0
 800348a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800348c:	231a      	movs	r3, #26
 800348e:	2218      	movs	r2, #24
 8003490:	189b      	adds	r3, r3, r2
 8003492:	19db      	adds	r3, r3, r7
 8003494:	781b      	ldrb	r3, [r3, #0]
}
 8003496:	0018      	movs	r0, r3
 8003498:	46bd      	mov	sp, r7
 800349a:	b00e      	add	sp, #56	@ 0x38
 800349c:	bdb0      	pop	{r4, r5, r7, pc}
 800349e:	46c0      	nop			@ (mov r8, r8)
 80034a0:	40021000 	.word	0x40021000
 80034a4:	003d0900 	.word	0x003d0900
 80034a8:	00f42400 	.word	0x00f42400
 80034ac:	08003a34 	.word	0x08003a34

080034b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034bc:	2208      	movs	r2, #8
 80034be:	4013      	ands	r3, r2
 80034c0:	d00b      	beq.n	80034da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	4a4a      	ldr	r2, [pc, #296]	@ (80035f4 <UART_AdvFeatureConfig+0x144>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	0019      	movs	r1, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	2201      	movs	r2, #1
 80034e0:	4013      	ands	r3, r2
 80034e2:	d00b      	beq.n	80034fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	4a43      	ldr	r2, [pc, #268]	@ (80035f8 <UART_AdvFeatureConfig+0x148>)
 80034ec:	4013      	ands	r3, r2
 80034ee:	0019      	movs	r1, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003500:	2202      	movs	r2, #2
 8003502:	4013      	ands	r3, r2
 8003504:	d00b      	beq.n	800351e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	4a3b      	ldr	r2, [pc, #236]	@ (80035fc <UART_AdvFeatureConfig+0x14c>)
 800350e:	4013      	ands	r3, r2
 8003510:	0019      	movs	r1, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003522:	2204      	movs	r2, #4
 8003524:	4013      	ands	r3, r2
 8003526:	d00b      	beq.n	8003540 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	4a34      	ldr	r2, [pc, #208]	@ (8003600 <UART_AdvFeatureConfig+0x150>)
 8003530:	4013      	ands	r3, r2
 8003532:	0019      	movs	r1, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	430a      	orrs	r2, r1
 800353e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003544:	2210      	movs	r2, #16
 8003546:	4013      	ands	r3, r2
 8003548:	d00b      	beq.n	8003562 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	4a2c      	ldr	r2, [pc, #176]	@ (8003604 <UART_AdvFeatureConfig+0x154>)
 8003552:	4013      	ands	r3, r2
 8003554:	0019      	movs	r1, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	2220      	movs	r2, #32
 8003568:	4013      	ands	r3, r2
 800356a:	d00b      	beq.n	8003584 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	4a25      	ldr	r2, [pc, #148]	@ (8003608 <UART_AdvFeatureConfig+0x158>)
 8003574:	4013      	ands	r3, r2
 8003576:	0019      	movs	r1, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003588:	2240      	movs	r2, #64	@ 0x40
 800358a:	4013      	ands	r3, r2
 800358c:	d01d      	beq.n	80035ca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	4a1d      	ldr	r2, [pc, #116]	@ (800360c <UART_AdvFeatureConfig+0x15c>)
 8003596:	4013      	ands	r3, r2
 8003598:	0019      	movs	r1, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035aa:	2380      	movs	r3, #128	@ 0x80
 80035ac:	035b      	lsls	r3, r3, #13
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d10b      	bne.n	80035ca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	4a15      	ldr	r2, [pc, #84]	@ (8003610 <UART_AdvFeatureConfig+0x160>)
 80035ba:	4013      	ands	r3, r2
 80035bc:	0019      	movs	r1, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ce:	2280      	movs	r2, #128	@ 0x80
 80035d0:	4013      	ands	r3, r2
 80035d2:	d00b      	beq.n	80035ec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	4a0e      	ldr	r2, [pc, #56]	@ (8003614 <UART_AdvFeatureConfig+0x164>)
 80035dc:	4013      	ands	r3, r2
 80035de:	0019      	movs	r1, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	605a      	str	r2, [r3, #4]
  }
}
 80035ec:	46c0      	nop			@ (mov r8, r8)
 80035ee:	46bd      	mov	sp, r7
 80035f0:	b002      	add	sp, #8
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	ffff7fff 	.word	0xffff7fff
 80035f8:	fffdffff 	.word	0xfffdffff
 80035fc:	fffeffff 	.word	0xfffeffff
 8003600:	fffbffff 	.word	0xfffbffff
 8003604:	ffffefff 	.word	0xffffefff
 8003608:	ffffdfff 	.word	0xffffdfff
 800360c:	ffefffff 	.word	0xffefffff
 8003610:	ff9fffff 	.word	0xff9fffff
 8003614:	fff7ffff 	.word	0xfff7ffff

08003618 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b092      	sub	sp, #72	@ 0x48
 800361c:	af02      	add	r7, sp, #8
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2284      	movs	r2, #132	@ 0x84
 8003624:	2100      	movs	r1, #0
 8003626:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003628:	f7fd fc60 	bl	8000eec <HAL_GetTick>
 800362c:	0003      	movs	r3, r0
 800362e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2208      	movs	r2, #8
 8003638:	4013      	ands	r3, r2
 800363a:	2b08      	cmp	r3, #8
 800363c:	d12c      	bne.n	8003698 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800363e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003640:	2280      	movs	r2, #128	@ 0x80
 8003642:	0391      	lsls	r1, r2, #14
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	4a46      	ldr	r2, [pc, #280]	@ (8003760 <UART_CheckIdleState+0x148>)
 8003648:	9200      	str	r2, [sp, #0]
 800364a:	2200      	movs	r2, #0
 800364c:	f000 f88c 	bl	8003768 <UART_WaitOnFlagUntilTimeout>
 8003650:	1e03      	subs	r3, r0, #0
 8003652:	d021      	beq.n	8003698 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003654:	f3ef 8310 	mrs	r3, PRIMASK
 8003658:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800365a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800365c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800365e:	2301      	movs	r3, #1
 8003660:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003664:	f383 8810 	msr	PRIMASK, r3
}
 8003668:	46c0      	nop			@ (mov r8, r8)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2180      	movs	r1, #128	@ 0x80
 8003676:	438a      	bics	r2, r1
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800367c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800367e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003680:	f383 8810 	msr	PRIMASK, r3
}
 8003684:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2220      	movs	r2, #32
 800368a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2278      	movs	r2, #120	@ 0x78
 8003690:	2100      	movs	r1, #0
 8003692:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e05f      	b.n	8003758 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2204      	movs	r2, #4
 80036a0:	4013      	ands	r3, r2
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	d146      	bne.n	8003734 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036a8:	2280      	movs	r2, #128	@ 0x80
 80036aa:	03d1      	lsls	r1, r2, #15
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003760 <UART_CheckIdleState+0x148>)
 80036b0:	9200      	str	r2, [sp, #0]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f000 f858 	bl	8003768 <UART_WaitOnFlagUntilTimeout>
 80036b8:	1e03      	subs	r3, r0, #0
 80036ba:	d03b      	beq.n	8003734 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036bc:	f3ef 8310 	mrs	r3, PRIMASK
 80036c0:	60fb      	str	r3, [r7, #12]
  return(result);
 80036c2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80036c6:	2301      	movs	r3, #1
 80036c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	f383 8810 	msr	PRIMASK, r3
}
 80036d0:	46c0      	nop			@ (mov r8, r8)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4921      	ldr	r1, [pc, #132]	@ (8003764 <UART_CheckIdleState+0x14c>)
 80036de:	400a      	ands	r2, r1
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f383 8810 	msr	PRIMASK, r3
}
 80036ec:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036ee:	f3ef 8310 	mrs	r3, PRIMASK
 80036f2:	61bb      	str	r3, [r7, #24]
  return(result);
 80036f4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80036f8:	2301      	movs	r3, #1
 80036fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	f383 8810 	msr	PRIMASK, r3
}
 8003702:	46c0      	nop			@ (mov r8, r8)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2101      	movs	r1, #1
 8003710:	438a      	bics	r2, r1
 8003712:	609a      	str	r2, [r3, #8]
 8003714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003716:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003718:	6a3b      	ldr	r3, [r7, #32]
 800371a:	f383 8810 	msr	PRIMASK, r3
}
 800371e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2280      	movs	r2, #128	@ 0x80
 8003724:	2120      	movs	r1, #32
 8003726:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2278      	movs	r2, #120	@ 0x78
 800372c:	2100      	movs	r1, #0
 800372e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e011      	b.n	8003758 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2220      	movs	r2, #32
 8003738:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2280      	movs	r2, #128	@ 0x80
 800373e:	2120      	movs	r1, #32
 8003740:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2278      	movs	r2, #120	@ 0x78
 8003752:	2100      	movs	r1, #0
 8003754:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	0018      	movs	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	b010      	add	sp, #64	@ 0x40
 800375e:	bd80      	pop	{r7, pc}
 8003760:	01ffffff 	.word	0x01ffffff
 8003764:	fffffedf 	.word	0xfffffedf

08003768 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	603b      	str	r3, [r7, #0]
 8003774:	1dfb      	adds	r3, r7, #7
 8003776:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003778:	e051      	b.n	800381e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	3301      	adds	r3, #1
 800377e:	d04e      	beq.n	800381e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003780:	f7fd fbb4 	bl	8000eec <HAL_GetTick>
 8003784:	0002      	movs	r2, r0
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	429a      	cmp	r2, r3
 800378e:	d302      	bcc.n	8003796 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e051      	b.n	800383e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2204      	movs	r2, #4
 80037a2:	4013      	ands	r3, r2
 80037a4:	d03b      	beq.n	800381e <UART_WaitOnFlagUntilTimeout+0xb6>
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	2b80      	cmp	r3, #128	@ 0x80
 80037aa:	d038      	beq.n	800381e <UART_WaitOnFlagUntilTimeout+0xb6>
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b40      	cmp	r3, #64	@ 0x40
 80037b0:	d035      	beq.n	800381e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	2208      	movs	r2, #8
 80037ba:	4013      	ands	r3, r2
 80037bc:	2b08      	cmp	r3, #8
 80037be:	d111      	bne.n	80037e4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2208      	movs	r2, #8
 80037c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	0018      	movs	r0, r3
 80037cc:	f000 f83c 	bl	8003848 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2284      	movs	r2, #132	@ 0x84
 80037d4:	2108      	movs	r1, #8
 80037d6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2278      	movs	r2, #120	@ 0x78
 80037dc:	2100      	movs	r1, #0
 80037de:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e02c      	b.n	800383e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	69da      	ldr	r2, [r3, #28]
 80037ea:	2380      	movs	r3, #128	@ 0x80
 80037ec:	011b      	lsls	r3, r3, #4
 80037ee:	401a      	ands	r2, r3
 80037f0:	2380      	movs	r3, #128	@ 0x80
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d112      	bne.n	800381e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2280      	movs	r2, #128	@ 0x80
 80037fe:	0112      	lsls	r2, r2, #4
 8003800:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	0018      	movs	r0, r3
 8003806:	f000 f81f 	bl	8003848 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2284      	movs	r2, #132	@ 0x84
 800380e:	2120      	movs	r1, #32
 8003810:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2278      	movs	r2, #120	@ 0x78
 8003816:	2100      	movs	r1, #0
 8003818:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e00f      	b.n	800383e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	69db      	ldr	r3, [r3, #28]
 8003824:	68ba      	ldr	r2, [r7, #8]
 8003826:	4013      	ands	r3, r2
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	425a      	negs	r2, r3
 800382e:	4153      	adcs	r3, r2
 8003830:	b2db      	uxtb	r3, r3
 8003832:	001a      	movs	r2, r3
 8003834:	1dfb      	adds	r3, r7, #7
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d09e      	beq.n	800377a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800383c:	2300      	movs	r3, #0
}
 800383e:	0018      	movs	r0, r3
 8003840:	46bd      	mov	sp, r7
 8003842:	b004      	add	sp, #16
 8003844:	bd80      	pop	{r7, pc}
	...

08003848 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08e      	sub	sp, #56	@ 0x38
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003850:	f3ef 8310 	mrs	r3, PRIMASK
 8003854:	617b      	str	r3, [r7, #20]
  return(result);
 8003856:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003858:	637b      	str	r3, [r7, #52]	@ 0x34
 800385a:	2301      	movs	r3, #1
 800385c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	f383 8810 	msr	PRIMASK, r3
}
 8003864:	46c0      	nop			@ (mov r8, r8)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4926      	ldr	r1, [pc, #152]	@ (800390c <UART_EndRxTransfer+0xc4>)
 8003872:	400a      	ands	r2, r1
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003878:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	f383 8810 	msr	PRIMASK, r3
}
 8003880:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003882:	f3ef 8310 	mrs	r3, PRIMASK
 8003886:	623b      	str	r3, [r7, #32]
  return(result);
 8003888:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800388a:	633b      	str	r3, [r7, #48]	@ 0x30
 800388c:	2301      	movs	r3, #1
 800388e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003892:	f383 8810 	msr	PRIMASK, r3
}
 8003896:	46c0      	nop			@ (mov r8, r8)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2101      	movs	r1, #1
 80038a4:	438a      	bics	r2, r1
 80038a6:	609a      	str	r2, [r3, #8]
 80038a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ae:	f383 8810 	msr	PRIMASK, r3
}
 80038b2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d118      	bne.n	80038ee <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038bc:	f3ef 8310 	mrs	r3, PRIMASK
 80038c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80038c2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038c6:	2301      	movs	r3, #1
 80038c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f383 8810 	msr	PRIMASK, r3
}
 80038d0:	46c0      	nop			@ (mov r8, r8)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2110      	movs	r1, #16
 80038de:	438a      	bics	r2, r1
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	f383 8810 	msr	PRIMASK, r3
}
 80038ec:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2280      	movs	r2, #128	@ 0x80
 80038f2:	2120      	movs	r1, #32
 80038f4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003902:	46c0      	nop			@ (mov r8, r8)
 8003904:	46bd      	mov	sp, r7
 8003906:	b00e      	add	sp, #56	@ 0x38
 8003908:	bd80      	pop	{r7, pc}
 800390a:	46c0      	nop			@ (mov r8, r8)
 800390c:	fffffedf 	.word	0xfffffedf

08003910 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003918:	4b09      	ldr	r3, [pc, #36]	@ (8003940 <USB_DisableGlobalInt+0x30>)
 800391a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2240      	movs	r2, #64	@ 0x40
 8003920:	5a9b      	ldrh	r3, [r3, r2]
 8003922:	b29b      	uxth	r3, r3
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	b292      	uxth	r2, r2
 8003928:	43d2      	mvns	r2, r2
 800392a:	b292      	uxth	r2, r2
 800392c:	4013      	ands	r3, r2
 800392e:	b299      	uxth	r1, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2240      	movs	r2, #64	@ 0x40
 8003934:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	0018      	movs	r0, r3
 800393a:	46bd      	mov	sp, r7
 800393c:	b004      	add	sp, #16
 800393e:	bd80      	pop	{r7, pc}
 8003940:	0000bf80 	.word	0x0000bf80

08003944 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	1d3b      	adds	r3, r7, #4
 800394e:	6019      	str	r1, [r3, #0]
 8003950:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2240      	movs	r2, #64	@ 0x40
 8003956:	2101      	movs	r1, #1
 8003958:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2240      	movs	r2, #64	@ 0x40
 800395e:	2100      	movs	r1, #0
 8003960:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2244      	movs	r2, #68	@ 0x44
 8003966:	2100      	movs	r1, #0
 8003968:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2250      	movs	r2, #80	@ 0x50
 800396e:	2100      	movs	r1, #0
 8003970:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	b004      	add	sp, #16
 800397a:	bd80      	pop	{r7, pc}

0800397c <memset>:
 800397c:	0003      	movs	r3, r0
 800397e:	1882      	adds	r2, r0, r2
 8003980:	4293      	cmp	r3, r2
 8003982:	d100      	bne.n	8003986 <memset+0xa>
 8003984:	4770      	bx	lr
 8003986:	7019      	strb	r1, [r3, #0]
 8003988:	3301      	adds	r3, #1
 800398a:	e7f9      	b.n	8003980 <memset+0x4>

0800398c <__libc_init_array>:
 800398c:	b570      	push	{r4, r5, r6, lr}
 800398e:	2600      	movs	r6, #0
 8003990:	4c0c      	ldr	r4, [pc, #48]	@ (80039c4 <__libc_init_array+0x38>)
 8003992:	4d0d      	ldr	r5, [pc, #52]	@ (80039c8 <__libc_init_array+0x3c>)
 8003994:	1b64      	subs	r4, r4, r5
 8003996:	10a4      	asrs	r4, r4, #2
 8003998:	42a6      	cmp	r6, r4
 800399a:	d109      	bne.n	80039b0 <__libc_init_array+0x24>
 800399c:	2600      	movs	r6, #0
 800399e:	f000 f819 	bl	80039d4 <_init>
 80039a2:	4c0a      	ldr	r4, [pc, #40]	@ (80039cc <__libc_init_array+0x40>)
 80039a4:	4d0a      	ldr	r5, [pc, #40]	@ (80039d0 <__libc_init_array+0x44>)
 80039a6:	1b64      	subs	r4, r4, r5
 80039a8:	10a4      	asrs	r4, r4, #2
 80039aa:	42a6      	cmp	r6, r4
 80039ac:	d105      	bne.n	80039ba <__libc_init_array+0x2e>
 80039ae:	bd70      	pop	{r4, r5, r6, pc}
 80039b0:	00b3      	lsls	r3, r6, #2
 80039b2:	58eb      	ldr	r3, [r5, r3]
 80039b4:	4798      	blx	r3
 80039b6:	3601      	adds	r6, #1
 80039b8:	e7ee      	b.n	8003998 <__libc_init_array+0xc>
 80039ba:	00b3      	lsls	r3, r6, #2
 80039bc:	58eb      	ldr	r3, [r5, r3]
 80039be:	4798      	blx	r3
 80039c0:	3601      	adds	r6, #1
 80039c2:	e7f2      	b.n	80039aa <__libc_init_array+0x1e>
 80039c4:	08003a60 	.word	0x08003a60
 80039c8:	08003a60 	.word	0x08003a60
 80039cc:	08003a64 	.word	0x08003a64
 80039d0:	08003a60 	.word	0x08003a60

080039d4 <_init>:
 80039d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039d6:	46c0      	nop			@ (mov r8, r8)
 80039d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039da:	bc08      	pop	{r3}
 80039dc:	469e      	mov	lr, r3
 80039de:	4770      	bx	lr

080039e0 <_fini>:
 80039e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039e2:	46c0      	nop			@ (mov r8, r8)
 80039e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039e6:	bc08      	pop	{r3}
 80039e8:	469e      	mov	lr, r3
 80039ea:	4770      	bx	lr
