<profile>

<section name = "Vitis HLS Report for 'compute_CONV_layer'" level="0">
<item name = "Date">Wed Apr 14 23:05:21 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.008 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">100651, 100891, 1.007 ms, 1.009 ms, 100651, 100891, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_MLP_fu_2428">MLP, 34215, 34215, 0.342 ms, 0.342 ms, 34215, 34215, none</column>
<column name="grp_compute_edge_embedding_fu_4837">compute_edge_embedding, 48723, 48963, 0.487 ms, 0.490 ms, 48723, 48963, none</column>
<column name="grp_message_passing_fu_4849">message_passing, 17708, 17708, 0.177 ms, 0.177 ms, 17708, 17708, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">600, 5, 62715, 75383, 605</column>
<column name="Memory">-, -, 8, 600, 24</column>
<column name="Multiplexer">-, -, -, 175, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">44, ~0, 7, 17, 196</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">14, ~0, 2, 5, 65</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_MLP_fu_2428">MLP, 600, 2, 62338, 74089, 600</column>
<column name="grp_compute_edge_embedding_fu_4837">compute_edge_embedding, 0, 0, 164, 823, 5</column>
<column name="grp_message_passing_fu_4849">message_passing, 0, 3, 213, 471, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="edge_embedding_V_U">compute_CONV_layer_edge_embedding_V, 0, 4, 300, 12, 150000, 32, 1, 4800000</column>
<column name="message_V_U">compute_CONV_layer_message_V, 0, 4, 300, 12, 60000, 32, 1, 1920000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="edge_embedding_V_address0">14, 3, 18, 54</column>
<column name="edge_embedding_V_ce0">14, 3, 1, 3</column>
<column name="edge_embedding_V_ce1">9, 2, 1, 2</column>
<column name="edge_embedding_V_we1">9, 2, 1, 2</column>
<column name="message_V_address0">14, 3, 16, 48</column>
<column name="message_V_ce0">14, 3, 1, 3</column>
<column name="message_V_ce1">9, 2, 1, 2</column>
<column name="message_V_we1">9, 2, 1, 2</column>
<column name="node_embedding_V_address0">14, 3, 16, 48</column>
<column name="node_embedding_V_ce0">14, 3, 1, 3</column>
<column name="node_embedding_V_ce1">9, 2, 1, 2</column>
<column name="node_embedding_V_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="grp_MLP_fu_2428_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_edge_embedding_fu_4837_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_message_passing_fu_4849_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_CONV_layer, return value</column>
<column name="layer">in, 3, ap_none, layer, scalar</column>
<column name="edge_attr_address0">out, 11, ap_memory, edge_attr, array</column>
<column name="edge_attr_ce0">out, 1, ap_memory, edge_attr, array</column>
<column name="edge_attr_q0">in, 32, ap_memory, edge_attr, array</column>
<column name="edge_list_address0">out, 10, ap_memory, edge_list, array</column>
<column name="edge_list_ce0">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_q0">in, 32, ap_memory, edge_list, array</column>
<column name="edge_list_address1">out, 10, ap_memory, edge_list, array</column>
<column name="edge_list_ce1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_q1">in, 32, ap_memory, edge_list, array</column>
<column name="node_embedding_V_address0">out, 16, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_ce0">out, 1, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_q0">in, 32, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_address1">out, 16, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_ce1">out, 1, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_we1">out, 1, ap_memory, node_embedding_V, array</column>
<column name="node_embedding_V_d1">out, 32, ap_memory, node_embedding_V, array</column>
</table>
</item>
</section>
</profile>
