# compile verilog/system verilog design source files
sv xil_defaultlib  -i "../../../../../../../2022.1/bin" \
"../../../../lab_11.srcs/sources_1/new/main.sv" \
"../../../../lab_11.srcs/sim_1/new/LOW_PASS.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
