================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |  6,716       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 24,963       | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 16,538       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 14,362       | user inline pragmas are applied                                                        |
|               | (4) simplification          | 12,575       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 12,581       | user array partition pragmas are applied                                               |
|               | (2) simplification          | 12,581       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 12,581       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 12,581       | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 12,528       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 12,527       | loop and instruction simplification                                                    |
|               | (2) parallelization         | 12,527       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 12,527       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 12,527       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 15,404       | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 15,472       | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-------------+-----------------+-----------------+------------------+------------------+------------------+------------------+
| Function    | Location        | Compile/Link    | Unroll/Inline    | Array/Struct     | Performance      | HW Transforms    |
+-------------+-----------------+-----------------+------------------+------------------+------------------+------------------+
| + cnn_lenet | cnn_lenet.cpp:5 | 6,716           | 12,575           | 12,528           | 12,527           | 15,472           |
|    SIGMOID  | sigmoid.cpp:8   | 6,390 (3 calls) | 2,236 (52 calls) | 2,236 (52 calls) | 2,236 (52 calls) | 2,288 (52 calls) |
+-------------+-----------------+-----------------+------------------+------------------+------------------+------------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


