Created 2023-01-25 00:27:40.510180

----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 4


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 1
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = finfet
  switch_type = transmission_gate
  vdd = 0.7
  vsram = 0.9
  vsram_n = 0.0
  gate_length = 20
  min_tran_width = 27
  min_width_tran_area = 2165
  sram_cell_area = 4.0
  model_path = /autofs/fs1.ece/fs1.eecg.vaughn/morestep/COFFE/spice_models/7nm_TT_160803.l
  model_library = 7NM_FINFET_HP
  metal = [(0.1287, 0.00022), (0.0216, 0.00024)]


|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 60
  Number of SRAM cells per MUX: 10

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input b type: default
  LUT input c type: reg_fb_rsel
  LUT input d type: default
  LUT input e type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

|------------------------------------------------------------------------------|


|--------------------------------------------------------------------------------------------------|
|    Area and Delay Report                                                                         |
|--------------------------------------------------------------------------------------------------|

  SUBCIRCUIT AREA, DELAY & POWER
  ------------------------------
  Subcircuit                    Area (um^2)  Delay (ps)   tfall (ps)   trise (ps)   Power at 250MHz (uW)  
  sb_mux                        0.16         68.53        68.4         68.53        7.915                 
  sb_mux(with sram)             0.221        68.53        68.4         68.53        7.915                 
  cb_mux                        0.4          36.78        35.26        36.78        0.9430000000000001
  cb_mux(with sram)             0.538        36.78        35.26        36.78        0.9430000000000001
  local_mux                     0.169        19.08        17.47        19.08        0.2198
  local_mux(with sram)          0.255        19.08        17.47        19.08        0.2198
  local_ble_output(with sram)   0.063        35.74        35.13        35.74        0.8876000000000001
  general_ble_output(with sram) 0.037        12.69        11.51        12.69        0.352
  ff                            0.127        n/a          n/a          n/a          n/a
  lut (with sram)               1.891        53.33        53.12        53.33        n/a                   
  lut_a                         n/a          48.21        48.21        46.46        1.209                 
  lut_a_driver                  0.031        5.75         5.563        5.75         0.28500000000000003   
  lut_a_driver_not              0.038        8.705        8.422        8.705        0.3719                
  lut_b                         n/a          46.6         46.6         44.42        1.232                 
  lut_b_driver                  0.026        5.105        5.049        5.105        0.1482                
  lut_b_driver_not              0.037        7.738        7.049        7.738        0.3108                
  lut_c                         n/a          44.26        44.26        41.33        1.209                 
  lut_c_driver                  0.078        16.25        15.99        16.25        0.7430000000000001    
  lut_c_driver_not              0.025        19.72        19.33        19.72        0.23040000000000002   
  lut_d                         n/a          26.74        26.74        25.52        0.9795999999999999    
  lut_d_driver                  0.017        5.586        5.259        5.586        0.1215                
  lut_d_driver_not              0.019        10.13        9.335        10.13        0.2735                
  lut_e                         n/a          24.26        24.26        22.52        0.9195000000000001    
  lut_e_driver                  0.01         6.743        6.427        6.743        0.1052                
  lut_e_driver_not              0.018        10.13        9.781        10.13        0.2364                
  lut_f                         n/a          19.72        19.72        17.25        0.8094000000000001    
  lut_f_driver                  0.01         6.269        5.924        6.269        0.1346                
  lut_f_driver_not              0.019        8.383        7.899        8.383        0.1528                


  TILE AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of total tile area
  Tile              97.034              100%
  LUT               22.191              22.87%
  FF                1.272               1.311%
  BLE output        1.364               1.406%
  Local mux         15.308              15.776%
  Connection block  21.536              22.194%
  Switch block      35.362              36.443%

  VPR DELAYS
  ----------
  Path                                            Delay (ps)
  Tdel (routing switch)                           6.853e-11
  T_ipin_cblock (connection block mux)            3.678e-11
  CLB input -> BLE input (local CLB routing)      1.908e-11
  LUT output -> BLE input (local feedback)        3.574e-11
  LUT output -> CLB output (logic block output)   1.269e-11
  lut_a                                           5.6915000000000005e-11
  lut_b                                           5.4338e-11
  lut_c                                           6.398e-11
  lut_d                                           3.687e-11
  lut_e                                           3.439e-11
  lut_f                                           2.8103e-11

  VPR AREAS
  ----------
  grid_logic_tile_area                            18538.608263632646
  ipin_mux_trans_size (connection block mux)      2.3659999999999997
  mux_trans_size (routing switch)                 2.3659999999999997
  buf_size (routing switch)                       34.28415710401951

  SUMMARY
  -------
  Tile Area                            97.03 um^2
  Representative Critical Path Delay   44.39 ps
  Cost (area^1 x delay^1)              0.00431

|--------------------------------------------------------------------------------------------------|

Number of HSPICE simulations performed: 113776
Total time elapsed: 7 hours 58 minutes 43 seconds


