
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setfacl_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e8 <.init>:
  4017e8:	stp	x29, x30, [sp, #-16]!
  4017ec:	mov	x29, sp
  4017f0:	bl	401ce0 <ferror@plt+0x60>
  4017f4:	ldp	x29, x30, [sp], #16
  4017f8:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 415000 <ferror@plt+0x13380>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14380>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <acl_error@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14380>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14380>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <exit@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14380>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <acl_add_perm@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14380>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <acl_delete_perm@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14380>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <acl_entries@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14380>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <acl_cmp@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14380>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <acl_get_permset@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <getgrnam@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <opendir@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <acl_delete_def_file@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <fclose@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <fopen@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <malloc@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14380>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <acl_set_tag_type@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14380>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <chmod@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14380>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <acl_create_entry@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14380>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <strncmp@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14380>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <bindtextdomain@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14380>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <__libc_start_main@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14380>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fgetc@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14380>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <acl_get_tag_type@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14380>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <getpwnam@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14380>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <acl_equiv_mode@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <acl_copy_entry@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <seekdir@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__xpg_basename@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <readdir@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <realloc@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14380>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <acl_set_file@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <getpagesize@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <acl_from_mode@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <closedir@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <strerror@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <__gmon_start__@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <acl_set_qualifier@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <abort@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <acl_to_any_text@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <feof@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14380>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <textdomain@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <getopt_long@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <strcmp@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <acl_get_file@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <strtol@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <acl_init@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <free@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <ungetc@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <acl_get_entry@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <telldir@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <strchr@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <getrlimit@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <acl_get_qualifier@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <__lxstat@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <acl_delete_entry@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14380>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <acl_get_perm@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <acl_dup@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <acl_calc_mask@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14380>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x14380>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <__xstat@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x14380>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <chown@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x14380>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <acl_check@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x14380>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <fprintf@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x14380>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <fgets@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x14380>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <setlocale@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x14380>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <acl_free@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x14380>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

0000000000401c80 <ferror@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x14380>
  401c84:	ldr	x17, [x16, #560]
  401c88:	add	x16, x16, #0x230
  401c8c:	br	x17

Disassembly of section .text:

0000000000401c90 <.text>:
  401c90:	mov	x29, #0x0                   	// #0
  401c94:	mov	x30, #0x0                   	// #0
  401c98:	mov	x5, x0
  401c9c:	ldr	x1, [sp]
  401ca0:	add	x2, sp, #0x8
  401ca4:	mov	x6, sp
  401ca8:	movz	x0, #0x0, lsl #48
  401cac:	movk	x0, #0x0, lsl #32
  401cb0:	movk	x0, #0x40, lsl #16
  401cb4:	movk	x0, #0x3f88
  401cb8:	movz	x3, #0x0, lsl #48
  401cbc:	movk	x3, #0x0, lsl #32
  401cc0:	movk	x3, #0x40, lsl #16
  401cc4:	movk	x3, #0x5148
  401cc8:	movz	x4, #0x0, lsl #48
  401ccc:	movk	x4, #0x0, lsl #32
  401cd0:	movk	x4, #0x40, lsl #16
  401cd4:	movk	x4, #0x51c8
  401cd8:	bl	401960 <__libc_start_main@plt>
  401cdc:	bl	401a70 <abort@plt>
  401ce0:	adrp	x0, 415000 <ferror@plt+0x13380>
  401ce4:	ldr	x0, [x0, #4064]
  401ce8:	cbz	x0, 401cf0 <ferror@plt+0x70>
  401cec:	b	401a50 <__gmon_start__@plt>
  401cf0:	ret
  401cf4:	nop
  401cf8:	adrp	x0, 416000 <ferror@plt+0x14380>
  401cfc:	add	x0, x0, #0x4e8
  401d00:	adrp	x1, 416000 <ferror@plt+0x14380>
  401d04:	add	x1, x1, #0x4e8
  401d08:	cmp	x1, x0
  401d0c:	b.eq	401d24 <ferror@plt+0xa4>  // b.none
  401d10:	adrp	x1, 405000 <ferror@plt+0x3380>
  401d14:	ldr	x1, [x1, #520]
  401d18:	cbz	x1, 401d24 <ferror@plt+0xa4>
  401d1c:	mov	x16, x1
  401d20:	br	x16
  401d24:	ret
  401d28:	adrp	x0, 416000 <ferror@plt+0x14380>
  401d2c:	add	x0, x0, #0x4e8
  401d30:	adrp	x1, 416000 <ferror@plt+0x14380>
  401d34:	add	x1, x1, #0x4e8
  401d38:	sub	x1, x1, x0
  401d3c:	lsr	x2, x1, #63
  401d40:	add	x1, x2, x1, asr #3
  401d44:	cmp	xzr, x1, asr #1
  401d48:	asr	x1, x1, #1
  401d4c:	b.eq	401d64 <ferror@plt+0xe4>  // b.none
  401d50:	adrp	x2, 405000 <ferror@plt+0x3380>
  401d54:	ldr	x2, [x2, #528]
  401d58:	cbz	x2, 401d64 <ferror@plt+0xe4>
  401d5c:	mov	x16, x2
  401d60:	br	x16
  401d64:	ret
  401d68:	stp	x29, x30, [sp, #-32]!
  401d6c:	mov	x29, sp
  401d70:	str	x19, [sp, #16]
  401d74:	adrp	x19, 416000 <ferror@plt+0x14380>
  401d78:	ldrb	w0, [x19, #1296]
  401d7c:	cbnz	w0, 401d8c <ferror@plt+0x10c>
  401d80:	bl	401cf8 <ferror@plt+0x78>
  401d84:	mov	w0, #0x1                   	// #1
  401d88:	strb	w0, [x19, #1296]
  401d8c:	ldr	x19, [sp, #16]
  401d90:	ldp	x29, x30, [sp], #32
  401d94:	ret
  401d98:	b	401d28 <ferror@plt+0xa8>
  401d9c:	sub	sp, sp, #0x40
  401da0:	stp	x22, x21, [sp, #32]
  401da4:	stp	x20, x19, [sp, #48]
  401da8:	mov	w19, w2
  401dac:	mov	w20, w1
  401db0:	mov	x21, x0
  401db4:	add	x2, sp, #0x8
  401db8:	mov	w1, wzr
  401dbc:	stp	x29, x30, [sp, #16]
  401dc0:	add	x29, sp, #0x10
  401dc4:	bl	401b20 <acl_get_entry@plt>
  401dc8:	cmp	w0, #0x1
  401dcc:	b.ne	401e1c <ferror@plt+0x19c>  // b.any
  401dd0:	ldr	x0, [sp, #8]
  401dd4:	add	x1, sp, #0x4
  401dd8:	bl	401980 <acl_get_tag_type@plt>
  401ddc:	ldr	w8, [sp, #4]
  401de0:	cmp	w8, w20
  401de4:	b.ne	401e0c <ferror@plt+0x18c>  // b.any
  401de8:	ldr	x0, [sp, #8]
  401dec:	cmn	w19, #0x1
  401df0:	b.eq	401e20 <ferror@plt+0x1a0>  // b.none
  401df4:	bl	401b70 <acl_get_qualifier@plt>
  401df8:	cbz	x0, 401e20 <ferror@plt+0x1a0>
  401dfc:	ldr	w22, [x0]
  401e00:	bl	401c70 <acl_free@plt>
  401e04:	cmp	w22, w19
  401e08:	b.eq	401e34 <ferror@plt+0x1b4>  // b.none
  401e0c:	add	x2, sp, #0x8
  401e10:	mov	w1, #0x1                   	// #1
  401e14:	mov	x0, x21
  401e18:	b	401dc4 <ferror@plt+0x144>
  401e1c:	mov	x0, xzr
  401e20:	ldp	x20, x19, [sp, #48]
  401e24:	ldp	x22, x21, [sp, #32]
  401e28:	ldp	x29, x30, [sp, #16]
  401e2c:	add	sp, sp, #0x40
  401e30:	ret
  401e34:	ldr	x0, [sp, #8]
  401e38:	b	401e20 <ferror@plt+0x1a0>
  401e3c:	sub	sp, sp, #0x30
  401e40:	stp	x29, x30, [sp, #16]
  401e44:	add	x29, sp, #0x10
  401e48:	add	x2, x29, #0x18
  401e4c:	mov	w1, wzr
  401e50:	str	x19, [sp, #32]
  401e54:	mov	x19, x0
  401e58:	bl	401b20 <acl_get_entry@plt>
  401e5c:	cmp	w0, #0x1
  401e60:	mov	w0, wzr
  401e64:	b.ne	401ea8 <ferror@plt+0x228>  // b.any
  401e68:	ldr	x0, [x29, #24]
  401e6c:	add	x1, sp, #0x8
  401e70:	bl	4018a0 <acl_get_permset@plt>
  401e74:	ldr	x0, [sp, #8]
  401e78:	mov	w1, #0x1                   	// #1
  401e7c:	bl	401ba0 <acl_get_perm@plt>
  401e80:	cbnz	w0, 401ea4 <ferror@plt+0x224>
  401e84:	add	x2, x29, #0x18
  401e88:	mov	w1, #0x1                   	// #1
  401e8c:	mov	x0, x19
  401e90:	bl	401b20 <acl_get_entry@plt>
  401e94:	cmp	w0, #0x1
  401e98:	b.eq	401e68 <ferror@plt+0x1e8>  // b.none
  401e9c:	mov	w0, wzr
  401ea0:	b	401ea8 <ferror@plt+0x228>
  401ea4:	mov	w0, #0x1                   	// #1
  401ea8:	ldr	x19, [sp, #32]
  401eac:	ldp	x29, x30, [sp, #16]
  401eb0:	add	sp, sp, #0x30
  401eb4:	ret
  401eb8:	stp	x29, x30, [sp, #-48]!
  401ebc:	stp	x20, x19, [sp, #32]
  401ec0:	mov	x20, x2
  401ec4:	mov	w2, #0xffffffff            	// #-1
  401ec8:	str	x21, [sp, #16]
  401ecc:	mov	x29, sp
  401ed0:	mov	w19, w3
  401ed4:	bl	401d9c <ferror@plt+0x11c>
  401ed8:	cbz	x0, 401ef8 <ferror@plt+0x278>
  401edc:	mov	x21, x0
  401ee0:	add	x1, x29, #0x18
  401ee4:	mov	x0, x20
  401ee8:	bl	401930 <acl_create_entry@plt>
  401eec:	cbz	w0, 401f00 <ferror@plt+0x280>
  401ef0:	mov	w0, #0xffffffff            	// #-1
  401ef4:	b	401f1c <ferror@plt+0x29c>
  401ef8:	mov	w0, #0x1                   	// #1
  401efc:	b	401f1c <ferror@plt+0x29c>
  401f00:	ldr	x0, [x29, #24]
  401f04:	mov	x1, x21
  401f08:	bl	4019b0 <acl_copy_entry@plt>
  401f0c:	ldr	x0, [x29, #24]
  401f10:	mov	w1, w19
  401f14:	bl	401910 <acl_set_tag_type@plt>
  401f18:	mov	w0, wzr
  401f1c:	ldp	x20, x19, [sp, #32]
  401f20:	ldr	x21, [sp, #16]
  401f24:	ldp	x29, x30, [sp], #48
  401f28:	ret
  401f2c:	stp	x29, x30, [sp, #-48]!
  401f30:	mov	x8, x3
  401f34:	stp	x22, x21, [sp, #16]
  401f38:	stp	x20, x19, [sp, #32]
  401f3c:	mov	x20, x1
  401f40:	mov	x21, x0
  401f44:	mov	w2, #0x2c                  	// #44
  401f48:	mov	w3, #0x10                  	// #16
  401f4c:	mov	x0, x8
  401f50:	mov	x1, xzr
  401f54:	mov	x29, sp
  401f58:	mov	x19, x4
  401f5c:	bl	401a80 <acl_to_any_text@plt>
  401f60:	adrp	x1, 405000 <ferror@plt+0x3380>
  401f64:	mov	x22, x0
  401f68:	add	x1, x1, #0x224
  401f6c:	mov	w2, #0x2c                  	// #44
  401f70:	mov	w3, #0x10                  	// #16
  401f74:	mov	x0, x19
  401f78:	bl	401a80 <acl_to_any_text@plt>
  401f7c:	adrp	x8, 405000 <ferror@plt+0x3380>
  401f80:	add	x8, x8, #0x232
  401f84:	cmp	x22, #0x0
  401f88:	csel	x3, x8, x22, eq  // eq = none
  401f8c:	cmp	x0, #0x0
  401f90:	adrp	x1, 405000 <ferror@plt+0x3380>
  401f94:	mov	x19, x0
  401f98:	csel	x4, x8, x0, eq  // eq = none
  401f9c:	add	x1, x1, #0x227
  401fa0:	mov	x0, x21
  401fa4:	mov	x2, x20
  401fa8:	bl	401c40 <fprintf@plt>
  401fac:	mov	x0, x22
  401fb0:	bl	401c70 <acl_free@plt>
  401fb4:	mov	x0, x19
  401fb8:	ldp	x20, x19, [sp, #32]
  401fbc:	ldp	x22, x21, [sp, #16]
  401fc0:	ldp	x29, x30, [sp], #48
  401fc4:	b	401c70 <acl_free@plt>
  401fc8:	sub	sp, sp, #0x140
  401fcc:	stp	x29, x30, [sp, #224]
  401fd0:	stp	x26, x25, [sp, #256]
  401fd4:	add	x29, sp, #0xe0
  401fd8:	mov	x25, x0
  401fdc:	stp	x28, x27, [sp, #240]
  401fe0:	stp	x24, x23, [sp, #272]
  401fe4:	stp	x22, x21, [sp, #288]
  401fe8:	stp	x20, x19, [sp, #304]
  401fec:	stp	xzr, xzr, [x29, #-48]
  401ff0:	stp	xzr, xzr, [x29, #-64]
  401ff4:	tbnz	w2, #10, 402758 <ferror@plt+0xad8>
  401ff8:	mov	x21, x3
  401ffc:	mov	w19, w2
  402000:	mov	x20, x1
  402004:	tbz	w2, #9, 40201c <ferror@plt+0x39c>
  402008:	mov	w23, wzr
  40200c:	tbnz	w19, #1, 402734 <ferror@plt+0xab4>
  402010:	mov	w8, #0x104                 	// #260
  402014:	and	w8, w19, w8
  402018:	cbz	w8, 402734 <ferror@plt+0xab4>
  40201c:	ldr	x0, [x21]
  402020:	sub	x2, x29, #0x50
  402024:	mov	w1, wzr
  402028:	bl	4037bc <ferror@plt+0x1b3c>
  40202c:	mov	w23, w0
  402030:	cbz	w0, 402734 <ferror@plt+0xab4>
  402034:	str	w19, [sp, #4]
  402038:	mov	w19, wzr
  40203c:	mov	w28, wzr
  402040:	mov	w22, wzr
  402044:	cmp	w23, #0x1
  402048:	mov	w26, wzr
  40204c:	b.ne	402350 <ferror@plt+0x6d0>  // b.any
  402050:	mov	w27, #0x104                 	// #260
  402054:	mov	w26, wzr
  402058:	mov	w22, wzr
  40205c:	mov	w28, wzr
  402060:	mov	w19, #0x1                   	// #1
  402064:	movk	w27, #0x1, lsl #16
  402068:	str	wzr, [sp, #12]
  40206c:	ldur	x8, [x29, #-80]
  402070:	ldr	w24, [x8, #16]
  402074:	ldp	w1, w8, [x8, #4]
  402078:	cmp	w1, #0x8, lsl #12
  40207c:	b.ne	40209c <ferror@plt+0x41c>  // b.any
  402080:	cmp	w8, #0x10
  402084:	mov	w8, #0x1                   	// #1
  402088:	str	w8, [sp, #12]
  40208c:	sub	x3, x29, #0x28
  402090:	csinc	w22, w22, wzr, ne  // ne = any
  402094:	sub	x23, x29, #0x38
  402098:	b	4020b0 <ferror@plt+0x430>
  40209c:	cmp	w8, #0x10
  4020a0:	mov	w28, #0x1                   	// #1
  4020a4:	sub	x3, x29, #0x30
  4020a8:	csinc	w26, w26, wzr, ne  // ne = any
  4020ac:	sub	x23, x29, #0x40
  4020b0:	mov	x0, x25
  4020b4:	mov	x2, x20
  4020b8:	mov	x4, x23
  4020bc:	bl	4028a4 <ferror@plt+0xc24>
  4020c0:	cbnz	w0, 4026c8 <ferror@plt+0xa48>
  4020c4:	tbz	w24, #3, 4020ec <ferror@plt+0x46c>
  4020c8:	ldr	w8, [x20, #16]
  4020cc:	and	w24, w24, #0xfffffff7
  4020d0:	and	w8, w8, #0xf000
  4020d4:	cmp	w8, #0x4, lsl #12
  4020d8:	b.eq	4020e8 <ferror@plt+0x468>  // b.none
  4020dc:	ldr	x0, [x23]
  4020e0:	bl	401e3c <ferror@plt+0x1bc>
  4020e4:	cbz	w0, 4020ec <ferror@plt+0x46c>
  4020e8:	orr	w24, w24, #0x1
  4020ec:	ldur	x8, [x29, #-80]
  4020f0:	ldr	w9, [x8]
  4020f4:	cmp	w9, #0x5
  4020f8:	b.hi	4026bc <ferror@plt+0xa3c>  // b.pmore
  4020fc:	adrp	x12, 405000 <ferror@plt+0x3380>
  402100:	add	x12, x12, #0x218
  402104:	adr	x10, 402114 <ferror@plt+0x494>
  402108:	ldrh	w11, [x12, x9, lsl #1]
  40210c:	add	x10, x10, x11, lsl #2
  402110:	br	x10
  402114:	ldr	x0, [x23]
  402118:	ldp	w1, w2, [x8, #8]
  40211c:	bl	401d9c <ferror@plt+0x11c>
  402120:	stur	x0, [x29, #-72]
  402124:	cbnz	x0, 40215c <ferror@plt+0x4dc>
  402128:	sub	x1, x29, #0x48
  40212c:	mov	x0, x23
  402130:	bl	401930 <acl_create_entry@plt>
  402134:	cbnz	w0, 4026c8 <ferror@plt+0xa48>
  402138:	ldp	x8, x0, [x29, #-80]
  40213c:	ldr	w1, [x8, #8]
  402140:	bl	401910 <acl_set_tag_type@plt>
  402144:	ldur	x1, [x29, #-80]
  402148:	ldr	w8, [x1, #12]!
  40214c:	cmn	w8, #0x1
  402150:	b.eq	40215c <ferror@plt+0x4dc>  // b.none
  402154:	ldur	x0, [x29, #-72]
  402158:	bl	401a60 <acl_set_qualifier@plt>
  40215c:	ldur	x0, [x29, #-72]
  402160:	add	x1, sp, #0x10
  402164:	bl	4018a0 <acl_get_permset@plt>
  402168:	ldr	x0, [sp, #16]
  40216c:	mov	w1, #0x4                   	// #4
  402170:	tbnz	w24, #2, 4022fc <ferror@plt+0x67c>
  402174:	bl	401870 <acl_delete_perm@plt>
  402178:	b	402300 <ferror@plt+0x680>
  40217c:	ldr	x0, [x23]
  402180:	ldp	w1, w2, [x8, #8]
  402184:	bl	401d9c <ferror@plt+0x11c>
  402188:	stur	x0, [x29, #-72]
  40218c:	cbz	x0, 402330 <ferror@plt+0x6b0>
  402190:	mov	x1, x0
  402194:	ldr	x0, [x23]
  402198:	bl	401b90 <acl_delete_entry@plt>
  40219c:	b	402330 <ferror@plt+0x6b0>
  4021a0:	ldur	x23, [x29, #-56]
  4021a4:	mov	w1, #0x10                  	// #16
  4021a8:	mov	w2, #0xffffffff            	// #-1
  4021ac:	str	w22, [sp, #8]
  4021b0:	mov	x0, x23
  4021b4:	mov	w22, w28
  4021b8:	mov	x28, x20
  4021bc:	mov	x20, x21
  4021c0:	mov	w21, w26
  4021c4:	mov	x26, x25
  4021c8:	bl	401d9c <ferror@plt+0x11c>
  4021cc:	mov	x25, x0
  4021d0:	str	x0, [sp, #16]
  4021d4:	mov	w1, #0x4                   	// #4
  4021d8:	mov	w2, #0xffffffff            	// #-1
  4021dc:	mov	x0, x23
  4021e0:	bl	401d9c <ferror@plt+0x11c>
  4021e4:	cbz	x25, 402264 <ferror@plt+0x5e4>
  4021e8:	mov	x24, x0
  4021ec:	cbz	x0, 402264 <ferror@plt+0x5e4>
  4021f0:	sub	x1, x29, #0x10
  4021f4:	mov	x0, x25
  4021f8:	bl	4018a0 <acl_get_permset@plt>
  4021fc:	cbnz	w0, 402264 <ferror@plt+0x5e4>
  402200:	sub	x1, x29, #0x18
  402204:	mov	x0, x24
  402208:	bl	4018a0 <acl_get_permset@plt>
  40220c:	cbnz	w0, 402264 <ferror@plt+0x5e4>
  402210:	ldur	x0, [x29, #-16]
  402214:	mov	w1, #0x4                   	// #4
  402218:	bl	401ba0 <acl_get_perm@plt>
  40221c:	cbnz	w0, 40222c <ferror@plt+0x5ac>
  402220:	ldur	x0, [x29, #-24]
  402224:	mov	w1, #0x4                   	// #4
  402228:	bl	401870 <acl_delete_perm@plt>
  40222c:	ldur	x0, [x29, #-16]
  402230:	mov	w1, #0x2                   	// #2
  402234:	bl	401ba0 <acl_get_perm@plt>
  402238:	cbnz	w0, 402248 <ferror@plt+0x5c8>
  40223c:	ldur	x0, [x29, #-24]
  402240:	mov	w1, #0x2                   	// #2
  402244:	bl	401870 <acl_delete_perm@plt>
  402248:	ldur	x0, [x29, #-16]
  40224c:	mov	w1, #0x1                   	// #1
  402250:	bl	401ba0 <acl_get_perm@plt>
  402254:	cbnz	w0, 402264 <ferror@plt+0x5e4>
  402258:	ldur	x0, [x29, #-24]
  40225c:	mov	w1, #0x1                   	// #1
  402260:	bl	401870 <acl_delete_perm@plt>
  402264:	add	x2, sp, #0x10
  402268:	mov	x0, x23
  40226c:	mov	w1, wzr
  402270:	bl	401b20 <acl_get_entry@plt>
  402274:	mov	x25, x26
  402278:	mov	w26, w21
  40227c:	mov	x21, x20
  402280:	mov	x20, x28
  402284:	mov	w28, w22
  402288:	ldr	w22, [sp, #8]
  40228c:	cmp	w0, #0x1
  402290:	b.ne	402330 <ferror@plt+0x6b0>  // b.any
  402294:	ldr	x0, [sp, #16]
  402298:	sub	x1, x29, #0x1c
  40229c:	bl	401980 <acl_get_tag_type@plt>
  4022a0:	ldur	w8, [x29, #-28]
  4022a4:	cmp	w8, #0x10
  4022a8:	b.hi	4022c4 <ferror@plt+0x644>  // b.pmore
  4022ac:	lsl	w8, w19, w8
  4022b0:	tst	w8, w27
  4022b4:	b.eq	4022c4 <ferror@plt+0x644>  // b.none
  4022b8:	ldr	x1, [sp, #16]
  4022bc:	mov	x0, x23
  4022c0:	bl	401b90 <acl_delete_entry@plt>
  4022c4:	add	x2, sp, #0x10
  4022c8:	mov	w1, #0x1                   	// #1
  4022cc:	mov	x0, x23
  4022d0:	bl	401b20 <acl_get_entry@plt>
  4022d4:	cmp	w0, #0x1
  4022d8:	b.eq	402294 <ferror@plt+0x614>  // b.none
  4022dc:	b	402330 <ferror@plt+0x6b0>
  4022e0:	ldr	x0, [x23]
  4022e4:	bl	401c70 <acl_free@plt>
  4022e8:	mov	w0, #0x5                   	// #5
  4022ec:	bl	401af0 <acl_init@plt>
  4022f0:	str	x0, [x23]
  4022f4:	cbnz	x0, 402330 <ferror@plt+0x6b0>
  4022f8:	b	4026c8 <ferror@plt+0xa48>
  4022fc:	bl	401860 <acl_add_perm@plt>
  402300:	ldr	x0, [sp, #16]
  402304:	mov	w1, #0x2                   	// #2
  402308:	tbnz	w24, #1, 402314 <ferror@plt+0x694>
  40230c:	bl	401870 <acl_delete_perm@plt>
  402310:	b	402318 <ferror@plt+0x698>
  402314:	bl	401860 <acl_add_perm@plt>
  402318:	ldr	x0, [sp, #16]
  40231c:	mov	w1, #0x1                   	// #1
  402320:	tbnz	w24, #0, 40232c <ferror@plt+0x6ac>
  402324:	bl	401870 <acl_delete_perm@plt>
  402328:	b	402330 <ferror@plt+0x6b0>
  40232c:	bl	401860 <acl_add_perm@plt>
  402330:	ldr	x0, [x21]
  402334:	sub	x2, x29, #0x50
  402338:	mov	w1, #0x1                   	// #1
  40233c:	bl	4037bc <ferror@plt+0x1b3c>
  402340:	cmp	w0, #0x1
  402344:	b.eq	40206c <ferror@plt+0x3ec>  // b.none
  402348:	ldr	w19, [sp, #12]
  40234c:	mov	w23, w0
  402350:	tbnz	w23, #31, 4026c8 <ferror@plt+0xa48>
  402354:	ldur	x0, [x29, #-64]
  402358:	cbz	x0, 402448 <ferror@plt+0x7c8>
  40235c:	bl	401880 <acl_entries@plt>
  402360:	cbz	w0, 402448 <ferror@plt+0x7c8>
  402364:	ldur	x0, [x29, #-64]
  402368:	mov	w1, #0x1                   	// #1
  40236c:	mov	w2, #0xffffffff            	// #-1
  402370:	bl	401d9c <ferror@plt+0x11c>
  402374:	cbnz	x0, 4023b0 <ferror@plt+0x730>
  402378:	ldur	x0, [x29, #-56]
  40237c:	cbnz	x0, 4023a0 <ferror@plt+0x720>
  402380:	sub	x3, x29, #0x28
  402384:	sub	x4, x29, #0x38
  402388:	mov	w1, #0x8000                	// #32768
  40238c:	mov	x0, x25
  402390:	mov	x2, x20
  402394:	bl	4028a4 <ferror@plt+0xc24>
  402398:	cbnz	w0, 4026c8 <ferror@plt+0xa48>
  40239c:	ldur	x0, [x29, #-56]
  4023a0:	sub	x2, x29, #0x40
  4023a4:	mov	w1, #0x1                   	// #1
  4023a8:	mov	w3, #0x1                   	// #1
  4023ac:	bl	401eb8 <ferror@plt+0x238>
  4023b0:	ldur	x0, [x29, #-64]
  4023b4:	mov	w1, #0x4                   	// #4
  4023b8:	mov	w2, #0xffffffff            	// #-1
  4023bc:	bl	401d9c <ferror@plt+0x11c>
  4023c0:	cbnz	x0, 4023fc <ferror@plt+0x77c>
  4023c4:	ldur	x0, [x29, #-56]
  4023c8:	cbnz	x0, 4023ec <ferror@plt+0x76c>
  4023cc:	sub	x3, x29, #0x28
  4023d0:	sub	x4, x29, #0x38
  4023d4:	mov	w1, #0x8000                	// #32768
  4023d8:	mov	x0, x25
  4023dc:	mov	x2, x20
  4023e0:	bl	4028a4 <ferror@plt+0xc24>
  4023e4:	cbnz	w0, 4026c8 <ferror@plt+0xa48>
  4023e8:	ldur	x0, [x29, #-56]
  4023ec:	sub	x2, x29, #0x40
  4023f0:	mov	w1, #0x4                   	// #4
  4023f4:	mov	w3, #0x4                   	// #4
  4023f8:	bl	401eb8 <ferror@plt+0x238>
  4023fc:	ldur	x0, [x29, #-64]
  402400:	mov	w1, #0x20                  	// #32
  402404:	mov	w2, #0xffffffff            	// #-1
  402408:	bl	401d9c <ferror@plt+0x11c>
  40240c:	cbnz	x0, 402448 <ferror@plt+0x7c8>
  402410:	ldur	x0, [x29, #-56]
  402414:	cbnz	x0, 402438 <ferror@plt+0x7b8>
  402418:	sub	x3, x29, #0x28
  40241c:	sub	x4, x29, #0x38
  402420:	mov	w1, #0x8000                	// #32768
  402424:	mov	x0, x25
  402428:	mov	x2, x20
  40242c:	bl	4028a4 <ferror@plt+0xc24>
  402430:	cbnz	w0, 4026c8 <ferror@plt+0xa48>
  402434:	ldur	x0, [x29, #-56]
  402438:	sub	x2, x29, #0x40
  40243c:	mov	w1, #0x20                  	// #32
  402440:	mov	w3, #0x20                  	// #32
  402444:	bl	401eb8 <ferror@plt+0x238>
  402448:	cbz	w19, 4024d4 <ferror@plt+0x854>
  40244c:	ldur	x0, [x29, #-56]
  402450:	cbz	x0, 4024d4 <ferror@plt+0x854>
  402454:	mov	x1, xzr
  402458:	bl	4019a0 <acl_equiv_mode@plt>
  40245c:	cbz	w0, 4024bc <ferror@plt+0x83c>
  402460:	cbnz	w22, 40248c <ferror@plt+0x80c>
  402464:	ldur	x0, [x29, #-56]
  402468:	mov	w1, #0x10                  	// #16
  40246c:	mov	w2, #0xffffffff            	// #-1
  402470:	bl	401d9c <ferror@plt+0x11c>
  402474:	cbnz	x0, 40248c <ferror@plt+0x80c>
  402478:	ldur	x0, [x29, #-56]
  40247c:	sub	x2, x29, #0x38
  402480:	mov	w1, #0x4                   	// #4
  402484:	mov	w3, #0x10                  	// #16
  402488:	bl	401eb8 <ferror@plt+0x238>
  40248c:	adrp	x8, 416000 <ferror@plt+0x14380>
  402490:	ldr	w10, [x8, #1380]
  402494:	cmp	w22, #0x0
  402498:	cset	w8, eq  // eq = none
  40249c:	cmp	w10, #0x1
  4024a0:	cset	w9, eq  // eq = none
  4024a4:	cmn	w10, #0x1
  4024a8:	b.eq	4024bc <ferror@plt+0x83c>  // b.none
  4024ac:	orr	w8, w8, w9
  4024b0:	cbz	w8, 4024bc <ferror@plt+0x83c>
  4024b4:	sub	x0, x29, #0x38
  4024b8:	bl	401bd0 <acl_calc_mask@plt>
  4024bc:	ldur	x0, [x29, #-56]
  4024c0:	sub	x1, x29, #0x10
  4024c4:	bl	401c30 <acl_check@plt>
  4024c8:	tbnz	w0, #31, 4026c8 <ferror@plt+0xa48>
  4024cc:	mov	w23, w0
  4024d0:	cbnz	w0, 402800 <ferror@plt+0xb80>
  4024d4:	ldur	x0, [x29, #-64]
  4024d8:	cbz	x0, 402594 <ferror@plt+0x914>
  4024dc:	bl	401880 <acl_entries@plt>
  4024e0:	cbz	w28, 40256c <ferror@plt+0x8ec>
  4024e4:	cbz	w0, 40256c <ferror@plt+0x8ec>
  4024e8:	ldur	x0, [x29, #-64]
  4024ec:	mov	x1, xzr
  4024f0:	bl	4019a0 <acl_equiv_mode@plt>
  4024f4:	cbz	w0, 402554 <ferror@plt+0x8d4>
  4024f8:	cbnz	w26, 402524 <ferror@plt+0x8a4>
  4024fc:	ldur	x0, [x29, #-64]
  402500:	mov	w1, #0x10                  	// #16
  402504:	mov	w2, #0xffffffff            	// #-1
  402508:	bl	401d9c <ferror@plt+0x11c>
  40250c:	cbnz	x0, 402524 <ferror@plt+0x8a4>
  402510:	ldur	x0, [x29, #-64]
  402514:	sub	x2, x29, #0x40
  402518:	mov	w1, #0x4                   	// #4
  40251c:	mov	w3, #0x10                  	// #16
  402520:	bl	401eb8 <ferror@plt+0x238>
  402524:	adrp	x8, 416000 <ferror@plt+0x14380>
  402528:	ldr	w10, [x8, #1380]
  40252c:	cmp	w26, #0x0
  402530:	cset	w8, eq  // eq = none
  402534:	cmp	w10, #0x1
  402538:	cset	w9, eq  // eq = none
  40253c:	cmn	w10, #0x1
  402540:	b.eq	402554 <ferror@plt+0x8d4>  // b.none
  402544:	orr	w8, w8, w9
  402548:	cbz	w8, 402554 <ferror@plt+0x8d4>
  40254c:	sub	x0, x29, #0x40
  402550:	bl	401bd0 <acl_calc_mask@plt>
  402554:	ldur	x0, [x29, #-64]
  402558:	sub	x1, x29, #0x10
  40255c:	bl	401c30 <acl_check@plt>
  402560:	tbnz	w0, #31, 4026c8 <ferror@plt+0xa48>
  402564:	mov	w23, w0
  402568:	cbnz	w0, 40282c <ferror@plt+0xbac>
  40256c:	ldur	x0, [x29, #-64]
  402570:	cbz	x0, 402594 <ferror@plt+0x914>
  402574:	ldr	w8, [sp, #4]
  402578:	tbz	w8, #0, 402594 <ferror@plt+0x914>
  40257c:	ldr	w8, [x20, #16]
  402580:	and	w8, w8, #0xf000
  402584:	cmp	w8, #0x4, lsl #12
  402588:	b.eq	402594 <ferror@plt+0x914>  // b.none
  40258c:	bl	401c70 <acl_free@plt>
  402590:	stur	xzr, [x29, #-64]
  402594:	ldur	x1, [x29, #-56]
  402598:	cbz	x1, 4025b8 <ferror@plt+0x938>
  40259c:	ldur	x0, [x29, #-40]
  4025a0:	cbz	x0, 4025b8 <ferror@plt+0x938>
  4025a4:	bl	401890 <acl_cmp@plt>
  4025a8:	cbnz	w0, 4025b8 <ferror@plt+0x938>
  4025ac:	ldur	x0, [x29, #-56]
  4025b0:	bl	401c70 <acl_free@plt>
  4025b4:	stur	xzr, [x29, #-56]
  4025b8:	ldur	x1, [x29, #-64]
  4025bc:	cbz	x1, 4025dc <ferror@plt+0x95c>
  4025c0:	ldur	x0, [x29, #-48]
  4025c4:	cbz	x0, 4025dc <ferror@plt+0x95c>
  4025c8:	bl	401890 <acl_cmp@plt>
  4025cc:	cbnz	w0, 4025dc <ferror@plt+0x95c>
  4025d0:	ldur	x0, [x29, #-64]
  4025d4:	bl	401c70 <acl_free@plt>
  4025d8:	stur	xzr, [x29, #-64]
  4025dc:	adrp	x8, 416000 <ferror@plt+0x14380>
  4025e0:	ldr	w8, [x8, #1392]
  4025e4:	cbz	w8, 402604 <ferror@plt+0x984>
  4025e8:	adrp	x8, 416000 <ferror@plt+0x14380>
  4025ec:	ldp	x4, x3, [x29, #-64]
  4025f0:	ldr	x0, [x8, #1280]
  4025f4:	mov	x1, x25
  4025f8:	bl	401f2c <ferror@plt+0x2ac>
  4025fc:	mov	w23, wzr
  402600:	b	402704 <ferror@plt+0xa84>
  402604:	ldur	x0, [x29, #-56]
  402608:	cbz	x0, 402684 <ferror@plt+0xa04>
  40260c:	sub	x1, x29, #0x18
  402610:	stur	wzr, [x29, #-24]
  402614:	bl	4019a0 <acl_equiv_mode@plt>
  402618:	ldur	x2, [x29, #-56]
  40261c:	mov	w22, w0
  402620:	mov	w1, #0x8000                	// #32768
  402624:	mov	x0, x25
  402628:	bl	401a00 <acl_set_file@plt>
  40262c:	cbz	w0, 40267c <ferror@plt+0x9fc>
  402630:	bl	401bf0 <__errno_location@plt>
  402634:	ldr	w8, [x0]
  402638:	cmp	w8, #0x5f
  40263c:	b.eq	402648 <ferror@plt+0x9c8>  // b.none
  402640:	cmp	w8, #0x26
  402644:	b.ne	4026c8 <ferror@plt+0xa48>  // b.any
  402648:	cbnz	w22, 4026c8 <ferror@plt+0xa48>
  40264c:	add	x1, sp, #0x10
  402650:	mov	x0, x25
  402654:	bl	4051d0 <ferror@plt+0x3550>
  402658:	cbnz	w0, 4026c8 <ferror@plt+0xa48>
  40265c:	ldr	w8, [sp, #32]
  402660:	ldur	w9, [x29, #-24]
  402664:	mov	x0, x25
  402668:	and	w8, w8, #0xe00
  40266c:	orr	w1, w9, w8
  402670:	stur	w1, [x29, #-24]
  402674:	bl	401920 <chmod@plt>
  402678:	cbnz	w0, 4026c8 <ferror@plt+0xa48>
  40267c:	ldur	w8, [x29, #-24]
  402680:	str	w8, [x21, #8]
  402684:	ldur	x0, [x29, #-64]
  402688:	cbz	x0, 4025fc <ferror@plt+0x97c>
  40268c:	ldr	w8, [x20, #16]
  402690:	and	w19, w8, #0xf000
  402694:	bl	401880 <acl_entries@plt>
  402698:	cmp	w19, #0x4, lsl #12
  40269c:	b.ne	402798 <ferror@plt+0xb18>  // b.any
  4026a0:	cbz	w0, 4027d4 <ferror@plt+0xb54>
  4026a4:	ldur	x2, [x29, #-64]
  4026a8:	mov	w1, #0x4000                	// #16384
  4026ac:	mov	x0, x25
  4026b0:	bl	401a00 <acl_set_file@plt>
  4026b4:	cbz	w0, 4025fc <ferror@plt+0x97c>
  4026b8:	b	4026c8 <ferror@plt+0xa48>
  4026bc:	bl	401bf0 <__errno_location@plt>
  4026c0:	mov	w8, #0x16                  	// #22
  4026c4:	str	w8, [x0]
  4026c8:	adrp	x8, 416000 <ferror@plt+0x14380>
  4026cc:	adrp	x9, 416000 <ferror@plt+0x14380>
  4026d0:	ldr	x20, [x8, #1256]
  4026d4:	ldr	x21, [x9, #1352]
  4026d8:	bl	401bf0 <__errno_location@plt>
  4026dc:	ldr	w0, [x0]
  4026e0:	bl	401a40 <strerror@plt>
  4026e4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4026e8:	mov	x4, x0
  4026ec:	add	x1, x1, #0x234
  4026f0:	mov	x0, x20
  4026f4:	mov	x2, x21
  4026f8:	mov	x3, x25
  4026fc:	bl	401c40 <fprintf@plt>
  402700:	mov	w23, #0x1                   	// #1
  402704:	ldur	x0, [x29, #-56]
  402708:	cbz	x0, 402710 <ferror@plt+0xa90>
  40270c:	bl	401c70 <acl_free@plt>
  402710:	ldur	x0, [x29, #-40]
  402714:	cbz	x0, 40271c <ferror@plt+0xa9c>
  402718:	bl	401c70 <acl_free@plt>
  40271c:	ldur	x0, [x29, #-64]
  402720:	cbz	x0, 402728 <ferror@plt+0xaa8>
  402724:	bl	401c70 <acl_free@plt>
  402728:	ldur	x0, [x29, #-48]
  40272c:	cbz	x0, 402734 <ferror@plt+0xab4>
  402730:	bl	401c70 <acl_free@plt>
  402734:	mov	w0, w23
  402738:	ldp	x20, x19, [sp, #304]
  40273c:	ldp	x22, x21, [sp, #288]
  402740:	ldp	x24, x23, [sp, #272]
  402744:	ldp	x26, x25, [sp, #256]
  402748:	ldp	x28, x27, [sp, #240]
  40274c:	ldp	x29, x30, [sp, #224]
  402750:	add	sp, sp, #0x140
  402754:	ret
  402758:	adrp	x8, 416000 <ferror@plt+0x14380>
  40275c:	adrp	x9, 416000 <ferror@plt+0x14380>
  402760:	ldr	x20, [x8, #1256]
  402764:	ldr	x21, [x9, #1352]
  402768:	bl	401bf0 <__errno_location@plt>
  40276c:	ldr	w0, [x0]
  402770:	bl	401a40 <strerror@plt>
  402774:	adrp	x1, 405000 <ferror@plt+0x3380>
  402778:	mov	x4, x0
  40277c:	add	x1, x1, #0x234
  402780:	mov	x0, x20
  402784:	mov	x2, x21
  402788:	mov	x3, x25
  40278c:	bl	401c40 <fprintf@plt>
  402790:	mov	w23, #0x1                   	// #1
  402794:	b	402734 <ferror@plt+0xab4>
  402798:	cbz	w0, 4025fc <ferror@plt+0x97c>
  40279c:	adrp	x8, 416000 <ferror@plt+0x14380>
  4027a0:	ldr	x20, [x8, #1256]
  4027a4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4027a8:	add	x1, x1, #0x2a7
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	mov	x0, xzr
  4027b4:	bl	401bc0 <dcgettext@plt>
  4027b8:	adrp	x8, 416000 <ferror@plt+0x14380>
  4027bc:	ldr	x2, [x8, #1352]
  4027c0:	mov	x1, x0
  4027c4:	mov	x0, x20
  4027c8:	mov	x3, x25
  4027cc:	bl	401c40 <fprintf@plt>
  4027d0:	b	402700 <ferror@plt+0xa80>
  4027d4:	mov	x0, x25
  4027d8:	bl	4018d0 <acl_delete_def_file@plt>
  4027dc:	cbz	w0, 4025fc <ferror@plt+0x97c>
  4027e0:	bl	401bf0 <__errno_location@plt>
  4027e4:	ldr	w8, [x0]
  4027e8:	mov	w23, wzr
  4027ec:	cmp	w8, #0x26
  4027f0:	b.eq	402704 <ferror@plt+0xa84>  // b.none
  4027f4:	cmp	w8, #0x5f
  4027f8:	b.eq	402704 <ferror@plt+0xa84>  // b.none
  4027fc:	b	4026c8 <ferror@plt+0xa48>
  402800:	ldur	x0, [x29, #-56]
  402804:	mov	w2, #0x2c                  	// #44
  402808:	mov	x1, xzr
  40280c:	mov	w3, wzr
  402810:	bl	401a80 <acl_to_any_text@plt>
  402814:	adrp	x8, 416000 <ferror@plt+0x14380>
  402818:	ldr	x20, [x8, #1256]
  40281c:	adrp	x1, 405000 <ferror@plt+0x3380>
  402820:	mov	x21, x0
  402824:	add	x1, x1, #0x240
  402828:	b	402854 <ferror@plt+0xbd4>
  40282c:	ldur	x0, [x29, #-64]
  402830:	mov	w2, #0x2c                  	// #44
  402834:	mov	x1, xzr
  402838:	mov	w3, wzr
  40283c:	bl	401a80 <acl_to_any_text@plt>
  402840:	adrp	x8, 416000 <ferror@plt+0x14380>
  402844:	ldr	x20, [x8, #1256]
  402848:	adrp	x1, 405000 <ferror@plt+0x3380>
  40284c:	mov	x21, x0
  402850:	add	x1, x1, #0x273
  402854:	mov	w2, #0x5                   	// #5
  402858:	mov	x0, xzr
  40285c:	bl	401bc0 <dcgettext@plt>
  402860:	adrp	x8, 416000 <ferror@plt+0x14380>
  402864:	ldr	x22, [x8, #1352]
  402868:	mov	x24, x0
  40286c:	mov	w0, w23
  402870:	bl	401830 <acl_error@plt>
  402874:	ldur	w8, [x29, #-16]
  402878:	mov	x5, x0
  40287c:	mov	x0, x20
  402880:	mov	x1, x24
  402884:	add	w6, w8, #0x1
  402888:	mov	x2, x22
  40288c:	mov	x3, x25
  402890:	mov	x4, x21
  402894:	bl	401c40 <fprintf@plt>
  402898:	mov	x0, x21
  40289c:	bl	401c70 <acl_free@plt>
  4028a0:	b	402700 <ferror@plt+0xa80>
  4028a4:	stp	x29, x30, [sp, #-48]!
  4028a8:	stp	x22, x21, [sp, #16]
  4028ac:	stp	x20, x19, [sp, #32]
  4028b0:	ldr	x8, [x4]
  4028b4:	mov	x29, sp
  4028b8:	cbz	x8, 4028c4 <ferror@plt+0xc44>
  4028bc:	mov	w0, wzr
  4028c0:	b	402954 <ferror@plt+0xcd4>
  4028c4:	mov	x19, x4
  4028c8:	mov	x20, x3
  4028cc:	mov	x21, x2
  4028d0:	mov	w22, w1
  4028d4:	cmp	w1, #0x8, lsl #12
  4028d8:	str	xzr, [x4]
  4028dc:	b.eq	4028f0 <ferror@plt+0xc70>  // b.none
  4028e0:	ldr	w8, [x21, #16]
  4028e4:	and	w8, w8, #0xf000
  4028e8:	cmp	w8, #0x4, lsl #12
  4028ec:	b.ne	402920 <ferror@plt+0xca0>  // b.any
  4028f0:	mov	w1, w22
  4028f4:	bl	401ad0 <acl_get_file@plt>
  4028f8:	str	x0, [x20]
  4028fc:	cbnz	x0, 40293c <ferror@plt+0xcbc>
  402900:	bl	401bf0 <__errno_location@plt>
  402904:	ldr	w8, [x0]
  402908:	cmp	w8, #0x5f
  40290c:	b.eq	402918 <ferror@plt+0xc98>  // b.none
  402910:	cmp	w8, #0x26
  402914:	b.ne	402950 <ferror@plt+0xcd0>  // b.any
  402918:	cmp	w22, #0x4, lsl #12
  40291c:	b.ne	40292c <ferror@plt+0xcac>  // b.any
  402920:	mov	w0, wzr
  402924:	bl	401af0 <acl_init@plt>
  402928:	b	402934 <ferror@plt+0xcb4>
  40292c:	ldr	w0, [x21, #16]
  402930:	bl	401a20 <acl_from_mode@plt>
  402934:	str	x0, [x20]
  402938:	cbz	x0, 402950 <ferror@plt+0xcd0>
  40293c:	bl	401bb0 <acl_dup@plt>
  402940:	cmp	x0, #0x0
  402944:	str	x0, [x19]
  402948:	csetm	w0, eq  // eq = none
  40294c:	b	402954 <ferror@plt+0xcd4>
  402950:	mov	w0, #0xffffffff            	// #-1
  402954:	ldp	x20, x19, [sp, #32]
  402958:	ldp	x22, x21, [sp, #16]
  40295c:	ldp	x29, x30, [sp], #48
  402960:	ret
  402964:	stp	x29, x30, [sp, #-64]!
  402968:	stp	x24, x23, [sp, #16]
  40296c:	stp	x22, x21, [sp, #32]
  402970:	stp	x20, x19, [sp, #48]
  402974:	mov	x29, sp
  402978:	mov	w21, w2
  40297c:	mov	w23, w1
  402980:	mov	x20, x0
  402984:	bl	403670 <ferror@plt+0x19f0>
  402988:	mov	x19, x0
  40298c:	cbz	x0, 402bd0 <ferror@plt+0xf50>
  402990:	tst	w21, #0x40
  402994:	mov	w8, #0x8000                	// #32768
  402998:	mov	w9, #0x4000                	// #16384
  40299c:	movi	d0, #0xffffffff
  4029a0:	mov	x22, x19
  4029a4:	csel	w8, w9, w8, ne  // ne = any
  4029a8:	stp	w23, w8, [x19]
  4029ac:	str	d0, [x22, #12]!
  4029b0:	tbz	w21, #5, 4029e0 <ferror@plt+0xd60>
  4029b4:	ldr	x23, [x20]
  4029b8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4029bc:	add	x1, x1, #0x3c9
  4029c0:	mov	x0, x20
  4029c4:	bl	402d0c <ferror@plt+0x108c>
  4029c8:	cbz	w0, 4029e0 <ferror@plt+0xd60>
  4029cc:	tbz	w21, #6, 4029d8 <ferror@plt+0xd58>
  4029d0:	str	x23, [x20]
  4029d4:	b	402bc4 <ferror@plt+0xf44>
  4029d8:	mov	w8, #0x4000                	// #16384
  4029dc:	str	w8, [x19, #4]
  4029e0:	ldr	x8, [x20]
  4029e4:	ldrb	w8, [x8]
  4029e8:	sub	w8, w8, #0x67
  4029ec:	ror	w8, w8, #1
  4029f0:	cmp	w8, #0x7
  4029f4:	b.hi	402af8 <ferror@plt+0xe78>  // b.pmore
  4029f8:	adrp	x9, 405000 <ferror@plt+0x3380>
  4029fc:	add	x9, x9, #0x2d7
  402a00:	adr	x10, 402a10 <ferror@plt+0xd90>
  402a04:	ldrb	w11, [x9, x8]
  402a08:	add	x10, x10, x11, lsl #2
  402a0c:	br	x10
  402a10:	adrp	x1, 405000 <ferror@plt+0x3380>
  402a14:	add	x1, x1, #0x2e4
  402a18:	mov	x0, x20
  402a1c:	bl	402d0c <ferror@plt+0x108c>
  402a20:	cbz	w0, 402af8 <ferror@plt+0xe78>
  402a24:	ldr	x24, [x20]
  402a28:	mov	x0, x20
  402a2c:	bl	402e00 <ferror@plt+0x1180>
  402a30:	cbz	x0, 402b68 <ferror@plt+0xee8>
  402a34:	mov	w8, #0x8                   	// #8
  402a38:	mov	x23, x0
  402a3c:	str	w8, [x19, #8]
  402a40:	bl	404afc <ferror@plt+0x2e7c>
  402a44:	mov	x1, x22
  402a48:	bl	402f78 <ferror@plt+0x12f8>
  402a4c:	b	402b20 <ferror@plt+0xea0>
  402a50:	adrp	x1, 405000 <ferror@plt+0x3380>
  402a54:	add	x1, x1, #0x3b2
  402a58:	mov	x0, x20
  402a5c:	bl	402d0c <ferror@plt+0x108c>
  402a60:	cbz	w0, 402af8 <ferror@plt+0xe78>
  402a64:	ldr	x8, [x20]
  402a68:	mov	x10, #0x2600                	// #9728
  402a6c:	mov	w9, #0x1                   	// #1
  402a70:	movk	x10, #0x1, lsl #32
  402a74:	add	x8, x8, #0x1
  402a78:	ldurb	w11, [x8, #-1]
  402a7c:	cmp	w11, #0x3a
  402a80:	b.hi	402b4c <ferror@plt+0xecc>  // b.pmore
  402a84:	lsl	x12, x9, x11
  402a88:	tst	x12, x10
  402a8c:	b.eq	402b40 <ferror@plt+0xec0>  // b.none
  402a90:	str	x8, [x20]
  402a94:	add	x8, x8, #0x1
  402a98:	b	402a78 <ferror@plt+0xdf8>
  402a9c:	adrp	x1, 405000 <ferror@plt+0x3380>
  402aa0:	add	x1, x1, #0x2ea
  402aa4:	mov	x0, x20
  402aa8:	bl	402d0c <ferror@plt+0x108c>
  402aac:	cbz	w0, 402af8 <ferror@plt+0xe78>
  402ab0:	ldr	x8, [x20]
  402ab4:	mov	x10, #0x2600                	// #9728
  402ab8:	mov	w9, #0x1                   	// #1
  402abc:	movk	x10, #0x1, lsl #32
  402ac0:	add	x8, x8, #0x1
  402ac4:	ldurb	w11, [x8, #-1]
  402ac8:	cmp	w11, #0x3a
  402acc:	b.hi	402b60 <ferror@plt+0xee0>  // b.pmore
  402ad0:	lsl	x12, x9, x11
  402ad4:	tst	x12, x10
  402ad8:	b.eq	402b54 <ferror@plt+0xed4>  // b.none
  402adc:	str	x8, [x20]
  402ae0:	add	x8, x8, #0x1
  402ae4:	b	402ac4 <ferror@plt+0xe44>
  402ae8:	adrp	x1, 405000 <ferror@plt+0x3380>
  402aec:	add	x1, x1, #0x2df
  402af0:	mov	x0, x20
  402af4:	bl	402d0c <ferror@plt+0x108c>
  402af8:	ldr	x24, [x20]
  402afc:	mov	x0, x20
  402b00:	bl	402e00 <ferror@plt+0x1180>
  402b04:	cbz	x0, 402b38 <ferror@plt+0xeb8>
  402b08:	mov	w8, #0x2                   	// #2
  402b0c:	mov	x23, x0
  402b10:	str	w8, [x19, #8]
  402b14:	bl	404afc <ferror@plt+0x2e7c>
  402b18:	mov	x1, x22
  402b1c:	bl	402f2c <ferror@plt+0x12ac>
  402b20:	mov	w22, w0
  402b24:	mov	x0, x23
  402b28:	bl	401b00 <free@plt>
  402b2c:	cbz	w22, 402b70 <ferror@plt+0xef0>
  402b30:	str	x24, [x20]
  402b34:	b	402bc4 <ferror@plt+0xf44>
  402b38:	mov	w8, #0x1                   	// #1
  402b3c:	b	402b6c <ferror@plt+0xeec>
  402b40:	cmp	x11, #0x3a
  402b44:	b.ne	402b4c <ferror@plt+0xecc>  // b.any
  402b48:	str	x8, [x20]
  402b4c:	mov	w8, #0x10                  	// #16
  402b50:	b	402b6c <ferror@plt+0xeec>
  402b54:	cmp	x11, #0x3a
  402b58:	b.ne	402b60 <ferror@plt+0xee0>  // b.any
  402b5c:	str	x8, [x20]
  402b60:	mov	w8, #0x20                  	// #32
  402b64:	b	402b6c <ferror@plt+0xeec>
  402b68:	mov	w8, #0x4                   	// #4
  402b6c:	str	w8, [x19, #8]
  402b70:	ldr	x8, [x20]
  402b74:	mov	x11, #0x2600                	// #9728
  402b78:	mov	w9, #0x1                   	// #1
  402b7c:	movk	x11, #0x1, lsl #32
  402b80:	add	x8, x8, #0x1
  402b84:	ldurb	w10, [x8, #-1]
  402b88:	cmp	w10, #0x2c
  402b8c:	b.hi	402be8 <ferror@plt+0xf68>  // b.pmore
  402b90:	lsl	x12, x9, x10
  402b94:	tst	x12, x11
  402b98:	b.eq	402ba8 <ferror@plt+0xf28>  // b.none
  402b9c:	str	x8, [x20]
  402ba0:	add	x8, x8, #0x1
  402ba4:	b	402b84 <ferror@plt+0xf04>
  402ba8:	mov	w9, #0x1                   	// #1
  402bac:	mov	x11, #0x1                   	// #1
  402bb0:	lsl	x9, x9, x10
  402bb4:	movk	x11, #0x1000, lsl #32
  402bb8:	tst	x9, x11
  402bbc:	b.eq	402be8 <ferror@plt+0xf68>  // b.none
  402bc0:	tbnz	w21, #1, 402bd0 <ferror@plt+0xf50>
  402bc4:	mov	x0, x19
  402bc8:	bl	403694 <ferror@plt+0x1a14>
  402bcc:	mov	x19, xzr
  402bd0:	mov	x0, x19
  402bd4:	ldp	x20, x19, [sp, #48]
  402bd8:	ldp	x22, x21, [sp, #32]
  402bdc:	ldp	x24, x23, [sp, #16]
  402be0:	ldp	x29, x30, [sp], #64
  402be4:	ret
  402be8:	tbz	w21, #0, 402bd0 <ferror@plt+0xf50>
  402bec:	mov	x11, #0x2600                	// #9728
  402bf0:	mov	w9, #0x1                   	// #1
  402bf4:	movk	x11, #0x1, lsl #32
  402bf8:	and	w12, w10, #0xff
  402bfc:	cmp	w12, #0x20
  402c00:	b.hi	402c20 <ferror@plt+0xfa0>  // b.pmore
  402c04:	and	x12, x10, #0xff
  402c08:	lsl	x12, x9, x12
  402c0c:	tst	x12, x11
  402c10:	b.eq	402c20 <ferror@plt+0xfa0>  // b.none
  402c14:	str	x8, [x20]
  402c18:	ldrb	w10, [x8], #1
  402c1c:	b	402bf8 <ferror@plt+0xf78>
  402c20:	and	w9, w10, #0xf8
  402c24:	cmp	w9, #0x30
  402c28:	b.ne	402c78 <ferror@plt+0xff8>  // b.any
  402c2c:	sub	x9, x8, #0x1
  402c30:	str	wzr, [x19, #16]
  402c34:	ldrb	w10, [x9]
  402c38:	cmp	w10, #0x30
  402c3c:	b.ne	402c54 <ferror@plt+0xfd4>  // b.any
  402c40:	str	x8, [x20]
  402c44:	ldrb	w10, [x8], #1
  402c48:	cmp	w10, #0x30
  402c4c:	b.eq	402c40 <ferror@plt+0xfc0>  // b.none
  402c50:	sub	x9, x8, #0x1
  402c54:	sub	w8, w10, #0x31
  402c58:	cmp	w8, #0x6
  402c5c:	b.hi	402bd0 <ferror@plt+0xf50>  // b.pmore
  402c60:	add	x8, x9, #0x1
  402c64:	str	x8, [x20]
  402c68:	ldrb	w8, [x9]
  402c6c:	sub	w8, w8, #0x30
  402c70:	str	w8, [x19, #16]
  402c74:	b	402bd0 <ferror@plt+0xf50>
  402c78:	mov	x9, xzr
  402c7c:	and	w10, w10, #0xff
  402c80:	cmp	w10, #0x71
  402c84:	b.le	402cb0 <ferror@plt+0x1030>
  402c88:	cmp	w10, #0x78
  402c8c:	b.eq	402cd0 <ferror@plt+0x1050>  // b.none
  402c90:	cmp	w10, #0x77
  402c94:	b.eq	402ce0 <ferror@plt+0x1060>  // b.none
  402c98:	cmp	w10, #0x72
  402c9c:	b.ne	402d04 <ferror@plt+0x1084>  // b.any
  402ca0:	ldr	w10, [x19, #16]
  402ca4:	tbnz	w10, #2, 402bc4 <ferror@plt+0xf44>
  402ca8:	orr	w10, w10, #0x4
  402cac:	b	402cec <ferror@plt+0x106c>
  402cb0:	cmp	w10, #0x2d
  402cb4:	b.eq	402cf0 <ferror@plt+0x1070>  // b.none
  402cb8:	cmp	w10, #0x58
  402cbc:	b.ne	402d04 <ferror@plt+0x1084>  // b.any
  402cc0:	ldr	w10, [x19, #16]
  402cc4:	tbnz	w10, #3, 402bc4 <ferror@plt+0xf44>
  402cc8:	orr	w10, w10, #0x8
  402ccc:	b	402cec <ferror@plt+0x106c>
  402cd0:	ldr	w10, [x19, #16]
  402cd4:	tbnz	w10, #0, 402bc4 <ferror@plt+0xf44>
  402cd8:	orr	w10, w10, #0x1
  402cdc:	b	402cec <ferror@plt+0x106c>
  402ce0:	ldr	w10, [x19, #16]
  402ce4:	tbnz	w10, #1, 402bc4 <ferror@plt+0xf44>
  402ce8:	orr	w10, w10, #0x2
  402cec:	str	w10, [x19, #16]
  402cf0:	add	x10, x8, x9
  402cf4:	str	x10, [x20]
  402cf8:	ldrb	w10, [x8, x9]
  402cfc:	add	x9, x9, #0x1
  402d00:	b	402c7c <ferror@plt+0xffc>
  402d04:	cbnz	w9, 402bd0 <ferror@plt+0xf50>
  402d08:	b	402bc4 <ferror@plt+0xf44>
  402d0c:	stp	x29, x30, [sp, #-64]!
  402d10:	stp	x20, x19, [sp, #48]
  402d14:	mov	x19, x0
  402d18:	mov	x0, x1
  402d1c:	str	x23, [sp, #16]
  402d20:	stp	x22, x21, [sp, #32]
  402d24:	mov	x29, sp
  402d28:	mov	x21, x1
  402d2c:	bl	401840 <strlen@plt>
  402d30:	ldr	x20, [x19]
  402d34:	mov	x9, #0x2600                	// #9728
  402d38:	mov	x22, x0
  402d3c:	mov	w8, #0x1                   	// #1
  402d40:	movk	x9, #0x1, lsl #32
  402d44:	ldrb	w23, [x20]
  402d48:	cmp	w23, #0x20
  402d4c:	b.hi	402d64 <ferror@plt+0x10e4>  // b.pmore
  402d50:	lsl	x10, x8, x23
  402d54:	tst	x10, x9
  402d58:	b.eq	402d64 <ferror@plt+0x10e4>  // b.none
  402d5c:	add	x20, x20, #0x1
  402d60:	b	402d44 <ferror@plt+0x10c4>
  402d64:	mov	x0, x20
  402d68:	mov	x1, x21
  402d6c:	mov	x2, x22
  402d70:	bl	401940 <strncmp@plt>
  402d74:	cbz	w0, 402d88 <ferror@plt+0x1108>
  402d78:	ldrb	w8, [x21]
  402d7c:	cmp	w23, w8
  402d80:	b.ne	402de8 <ferror@plt+0x1168>  // b.any
  402d84:	mov	w22, #0x1                   	// #1
  402d88:	mov	x10, #0x2600                	// #9728
  402d8c:	add	x8, x20, x22
  402d90:	mov	w9, #0x1                   	// #1
  402d94:	movk	x10, #0x1, lsl #32
  402d98:	ldrb	w11, [x8]
  402d9c:	cmp	w11, #0x3a
  402da0:	b.hi	402de8 <ferror@plt+0x1168>  // b.pmore
  402da4:	lsl	x12, x9, x11
  402da8:	tst	x12, x10
  402dac:	b.eq	402db8 <ferror@plt+0x1138>  // b.none
  402db0:	add	x8, x8, #0x1
  402db4:	b	402d98 <ferror@plt+0x1118>
  402db8:	mov	w9, #0x1                   	// #1
  402dbc:	mov	x10, #0x1                   	// #1
  402dc0:	lsl	x9, x9, x11
  402dc4:	movk	x10, #0x1000, lsl #32
  402dc8:	tst	x9, x10
  402dcc:	b.ne	402ddc <ferror@plt+0x115c>  // b.any
  402dd0:	cmp	x11, #0x3a
  402dd4:	b.ne	402de8 <ferror@plt+0x1168>  // b.any
  402dd8:	add	x8, x8, #0x1
  402ddc:	str	x8, [x19]
  402de0:	mov	w0, #0x1                   	// #1
  402de4:	b	402dec <ferror@plt+0x116c>
  402de8:	mov	w0, wzr
  402dec:	ldp	x20, x19, [sp, #48]
  402df0:	ldp	x22, x21, [sp, #32]
  402df4:	ldr	x23, [sp, #16]
  402df8:	ldp	x29, x30, [sp], #64
  402dfc:	ret
  402e00:	stp	x29, x30, [sp, #-64]!
  402e04:	stp	x22, x21, [sp, #32]
  402e08:	stp	x20, x19, [sp, #48]
  402e0c:	ldr	x20, [x0]
  402e10:	mov	x10, #0x2600                	// #9728
  402e14:	mov	x19, x0
  402e18:	mov	w8, #0x1                   	// #1
  402e1c:	movk	x10, #0x1, lsl #32
  402e20:	str	x23, [sp, #16]
  402e24:	mov	x29, sp
  402e28:	ldrb	w9, [x20]
  402e2c:	cmp	w9, #0x20
  402e30:	b.hi	402e48 <ferror@plt+0x11c8>  // b.pmore
  402e34:	lsl	x11, x8, x9
  402e38:	tst	x11, x10
  402e3c:	b.eq	402e48 <ferror@plt+0x11c8>  // b.none
  402e40:	add	x20, x20, #0x1
  402e44:	b	402e28 <ferror@plt+0x11a8>
  402e48:	mov	x11, #0x2401                	// #9217
  402e4c:	movk	x11, #0x1000, lsl #32
  402e50:	mov	x8, xzr
  402e54:	mov	w10, #0x1                   	// #1
  402e58:	movk	x11, #0x400, lsl #48
  402e5c:	and	w12, w9, #0xff
  402e60:	cmp	w12, #0x3a
  402e64:	and	x9, x9, #0xff
  402e68:	b.hi	402e78 <ferror@plt+0x11f8>  // b.pmore
  402e6c:	lsl	x9, x10, x9
  402e70:	tst	x9, x11
  402e74:	b.ne	402e88 <ferror@plt+0x1208>  // b.any
  402e78:	add	x9, x20, x8
  402e7c:	ldrb	w9, [x9, #1]
  402e80:	add	x8, x8, #0x1
  402e84:	b	402e5c <ferror@plt+0x11dc>
  402e88:	add	x23, x20, x8
  402e8c:	cbz	x8, 402efc <ferror@plt+0x127c>
  402e90:	sub	x22, x23, x20
  402e94:	add	x0, x22, #0x1
  402e98:	bl	401900 <malloc@plt>
  402e9c:	mov	x21, x0
  402ea0:	cbz	x0, 402f00 <ferror@plt+0x1280>
  402ea4:	mov	x0, x21
  402ea8:	mov	x1, x20
  402eac:	mov	x2, x22
  402eb0:	bl	401820 <memcpy@plt>
  402eb4:	add	x8, x22, x21
  402eb8:	cmp	x22, #0x1
  402ebc:	sub	x8, x8, #0x1
  402ec0:	b.lt	402ef4 <ferror@plt+0x1274>  // b.tstop
  402ec4:	mov	x10, #0x2600                	// #9728
  402ec8:	mov	w9, #0x1                   	// #1
  402ecc:	movk	x10, #0x1, lsl #32
  402ed0:	ldrb	w11, [x8]
  402ed4:	cmp	w11, #0x20
  402ed8:	b.hi	402ef4 <ferror@plt+0x1274>  // b.pmore
  402edc:	lsl	x11, x9, x11
  402ee0:	tst	x11, x10
  402ee4:	b.eq	402ef4 <ferror@plt+0x1274>  // b.none
  402ee8:	sub	x8, x8, #0x1
  402eec:	cmp	x8, x21
  402ef0:	b.cs	402ed0 <ferror@plt+0x1250>  // b.hs, b.nlast
  402ef4:	strb	wzr, [x8, #1]
  402ef8:	b	402f00 <ferror@plt+0x1280>
  402efc:	mov	x21, xzr
  402f00:	mov	x8, x23
  402f04:	ldrb	w9, [x8], #1
  402f08:	mov	x0, x21
  402f0c:	cmp	w9, #0x3a
  402f10:	csel	x8, x8, x23, eq  // eq = none
  402f14:	str	x8, [x19]
  402f18:	ldp	x20, x19, [sp, #48]
  402f1c:	ldp	x22, x21, [sp, #32]
  402f20:	ldr	x23, [sp, #16]
  402f24:	ldp	x29, x30, [sp], #64
  402f28:	ret
  402f2c:	stp	x29, x30, [sp, #-32]!
  402f30:	stp	x20, x19, [sp, #16]
  402f34:	mov	x29, sp
  402f38:	mov	x19, x1
  402f3c:	mov	x20, x0
  402f40:	bl	40361c <ferror@plt+0x199c>
  402f44:	cbz	w0, 402f6c <ferror@plt+0x12ec>
  402f48:	mov	x0, x20
  402f4c:	bl	401990 <getpwnam@plt>
  402f50:	cbz	x0, 402f68 <ferror@plt+0x12e8>
  402f54:	mov	x8, x0
  402f58:	ldr	w8, [x8, #16]
  402f5c:	mov	w0, wzr
  402f60:	str	w8, [x19]
  402f64:	b	402f6c <ferror@plt+0x12ec>
  402f68:	mov	w0, #0xffffffff            	// #-1
  402f6c:	ldp	x20, x19, [sp, #16]
  402f70:	ldp	x29, x30, [sp], #32
  402f74:	ret
  402f78:	stp	x29, x30, [sp, #-32]!
  402f7c:	stp	x20, x19, [sp, #16]
  402f80:	mov	x29, sp
  402f84:	mov	x19, x1
  402f88:	mov	x20, x0
  402f8c:	bl	40361c <ferror@plt+0x199c>
  402f90:	cbz	w0, 402fb8 <ferror@plt+0x1338>
  402f94:	mov	x0, x20
  402f98:	bl	4018b0 <getgrnam@plt>
  402f9c:	cbz	x0, 402fb4 <ferror@plt+0x1334>
  402fa0:	mov	x8, x0
  402fa4:	ldr	w8, [x8, #16]
  402fa8:	mov	w0, wzr
  402fac:	str	w8, [x19]
  402fb0:	b	402fb8 <ferror@plt+0x1338>
  402fb4:	mov	w0, #0xffffffff            	// #-1
  402fb8:	ldp	x20, x19, [sp, #16]
  402fbc:	ldp	x29, x30, [sp], #32
  402fc0:	ret
  402fc4:	sub	sp, sp, #0x60
  402fc8:	stp	x24, x23, [sp, #48]
  402fcc:	stp	x22, x21, [sp, #64]
  402fd0:	stp	x20, x19, [sp, #80]
  402fd4:	mov	w21, w4
  402fd8:	mov	w22, w3
  402fdc:	mov	x19, x2
  402fe0:	mov	x20, x1
  402fe4:	mov	x23, x0
  402fe8:	stp	x29, x30, [sp, #16]
  402fec:	stp	x26, x25, [sp, #32]
  402ff0:	add	x29, sp, #0x10
  402ff4:	str	x1, [sp, #8]
  402ff8:	cbz	x2, 403004 <ferror@plt+0x1384>
  402ffc:	mov	w8, #0xffffffff            	// #-1
  403000:	str	w8, [x19]
  403004:	ldrb	w8, [x20]
  403008:	cbz	w8, 403088 <ferror@plt+0x1408>
  40300c:	mov	x26, #0x2600                	// #9728
  403010:	mov	w25, #0x1                   	// #1
  403014:	movk	x26, #0x1, lsl #32
  403018:	add	x0, sp, #0x8
  40301c:	mov	w1, w22
  403020:	mov	w2, w21
  403024:	bl	402964 <ferror@plt+0xce4>
  403028:	cbz	x0, 403090 <ferror@plt+0x1410>
  40302c:	mov	x24, x0
  403030:	mov	x0, x23
  403034:	mov	x1, x24
  403038:	bl	40370c <ferror@plt+0x1a8c>
  40303c:	cbnz	w0, 4030cc <ferror@plt+0x144c>
  403040:	ldr	x8, [sp, #8]
  403044:	add	x8, x8, #0x1
  403048:	ldurb	w9, [x8, #-1]
  40304c:	cmp	w9, #0x2c
  403050:	b.hi	403090 <ferror@plt+0x1410>  // b.pmore
  403054:	lsl	x10, x25, x9
  403058:	tst	x10, x26
  40305c:	b.eq	403068 <ferror@plt+0x13e8>  // b.none
  403060:	str	x8, [sp, #8]
  403064:	b	403044 <ferror@plt+0x13c4>
  403068:	cbz	x9, 403088 <ferror@plt+0x1408>
  40306c:	cmp	x9, #0x2c
  403070:	b.ne	403090 <ferror@plt+0x1410>  // b.any
  403074:	str	x8, [sp, #8]
  403078:	ldrb	w8, [x8]
  40307c:	mov	w0, wzr
  403080:	cbnz	w8, 403018 <ferror@plt+0x1398>
  403084:	b	4030b0 <ferror@plt+0x1430>
  403088:	mov	w0, wzr
  40308c:	b	4030b0 <ferror@plt+0x1430>
  403090:	bl	401bf0 <__errno_location@plt>
  403094:	mov	w8, #0x16                  	// #22
  403098:	str	w8, [x0]
  40309c:	cbz	x19, 4030ac <ferror@plt+0x142c>
  4030a0:	ldr	w8, [sp, #8]
  4030a4:	sub	w8, w8, w20
  4030a8:	str	w8, [x19]
  4030ac:	mov	w0, #0xffffffff            	// #-1
  4030b0:	ldp	x20, x19, [sp, #80]
  4030b4:	ldp	x22, x21, [sp, #64]
  4030b8:	ldp	x24, x23, [sp, #48]
  4030bc:	ldp	x26, x25, [sp, #32]
  4030c0:	ldp	x29, x30, [sp, #16]
  4030c4:	add	sp, sp, #0x60
  4030c8:	ret
  4030cc:	mov	x0, x24
  4030d0:	bl	403694 <ferror@plt+0x1a14>
  4030d4:	cbnz	x19, 4030a0 <ferror@plt+0x1420>
  4030d8:	b	4030ac <ferror@plt+0x142c>
  4030dc:	sub	sp, sp, #0x70
  4030e0:	stp	x24, x23, [sp, #64]
  4030e4:	stp	x22, x21, [sp, #80]
  4030e8:	stp	x20, x19, [sp, #96]
  4030ec:	mov	x21, x5
  4030f0:	mov	x23, x3
  4030f4:	mov	x19, x2
  4030f8:	mov	x24, x1
  4030fc:	mov	x20, x0
  403100:	stp	x29, x30, [sp, #16]
  403104:	stp	x28, x27, [sp, #32]
  403108:	stp	x26, x25, [sp, #48]
  40310c:	add	x29, sp, #0x10
  403110:	cbz	x2, 403118 <ferror@plt+0x1498>
  403114:	str	xzr, [x19]
  403118:	cbz	x23, 403124 <ferror@plt+0x14a4>
  40311c:	mov	w8, #0xffffffff            	// #-1
  403120:	str	w8, [x23]
  403124:	cbz	x4, 403130 <ferror@plt+0x14b0>
  403128:	mov	w8, #0xffffffff            	// #-1
  40312c:	str	w8, [x4]
  403130:	str	x4, [sp, #8]
  403134:	cbz	x21, 40313c <ferror@plt+0x14bc>
  403138:	str	wzr, [x21]
  40313c:	cmp	x21, #0x0
  403140:	mov	x26, #0x2600                	// #9728
  403144:	mov	w22, wzr
  403148:	mov	w27, #0x1                   	// #1
  40314c:	movk	x26, #0x1, lsl #32
  403150:	cset	w8, eq  // eq = none
  403154:	str	w8, [sp, #4]
  403158:	mov	x0, x20
  40315c:	bl	401970 <fgetc@plt>
  403160:	cmp	w0, #0xc
  403164:	b.gt	403180 <ferror@plt+0x1500>
  403168:	cmp	w0, #0xa
  40316c:	b.ne	403218 <ferror@plt+0x1598>  // b.any
  403170:	ldr	w8, [x24]
  403174:	add	w8, w8, #0x1
  403178:	str	w8, [x24]
  40317c:	b	403158 <ferror@plt+0x14d8>
  403180:	cmp	w0, #0xd
  403184:	b.eq	403158 <ferror@plt+0x14d8>  // b.none
  403188:	cmp	w0, #0x20
  40318c:	b.eq	403158 <ferror@plt+0x14d8>  // b.none
  403190:	cmp	w0, #0x23
  403194:	b.ne	403430 <ferror@plt+0x17b0>  // b.any
  403198:	cbz	x24, 4031a8 <ferror@plt+0x1528>
  40319c:	ldr	w8, [x24]
  4031a0:	add	w8, w8, #0x1
  4031a4:	str	w8, [x24]
  4031a8:	mov	x0, x20
  4031ac:	bl	40487c <ferror@plt+0x2bfc>
  4031b0:	cbz	x0, 403438 <ferror@plt+0x17b8>
  4031b4:	mov	x28, x0
  4031b8:	bl	401840 <strlen@plt>
  4031bc:	add	x8, x28, x0
  4031c0:	cmp	x8, x28
  4031c4:	b.ls	4031f0 <ferror@plt+0x1570>  // b.plast
  4031c8:	mov	x9, x8
  4031cc:	ldrb	w10, [x9, #-1]!
  4031d0:	cmp	w10, #0xd
  4031d4:	b.eq	4031e0 <ferror@plt+0x1560>  // b.none
  4031d8:	cmp	w10, #0xa
  4031dc:	b.ne	4031f0 <ferror@plt+0x1570>  // b.any
  4031e0:	cmp	x9, x28
  4031e4:	sturb	wzr, [x8, #-1]
  4031e8:	mov	x8, x9
  4031ec:	b.hi	4031cc <ferror@plt+0x154c>  // b.pmore
  4031f0:	add	x25, x28, #0x9
  4031f4:	ldrb	w8, [x28]
  4031f8:	cmp	w8, #0x20
  4031fc:	b.hi	403224 <ferror@plt+0x15a4>  // b.pmore
  403200:	lsl	x8, x27, x8
  403204:	tst	x8, x26
  403208:	b.eq	403224 <ferror@plt+0x15a4>  // b.none
  40320c:	add	x28, x28, #0x1
  403210:	add	x25, x25, #0x1
  403214:	b	4031f4 <ferror@plt+0x1574>
  403218:	cmp	w0, #0x9
  40321c:	b.eq	403158 <ferror@plt+0x14d8>  // b.none
  403220:	b	403428 <ferror@plt+0x17a8>
  403224:	adrp	x1, 405000 <ferror@plt+0x3380>
  403228:	mov	w2, #0x5                   	// #5
  40322c:	mov	x0, x28
  403230:	add	x1, x1, #0x2f0
  403234:	bl	401940 <strncmp@plt>
  403238:	cbz	w0, 4032a8 <ferror@plt+0x1628>
  40323c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403240:	mov	w2, #0x6                   	// #6
  403244:	mov	x0, x28
  403248:	add	x1, x1, #0x2f6
  40324c:	bl	401940 <strncmp@plt>
  403250:	cbz	w0, 40330c <ferror@plt+0x168c>
  403254:	adrp	x1, 405000 <ferror@plt+0x3380>
  403258:	mov	w2, #0x6                   	// #6
  40325c:	mov	x0, x28
  403260:	add	x1, x1, #0x2fd
  403264:	bl	401940 <strncmp@plt>
  403268:	cbz	w0, 403358 <ferror@plt+0x16d8>
  40326c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403270:	mov	w2, #0x6                   	// #6
  403274:	mov	x0, x28
  403278:	add	x1, x1, #0x304
  40327c:	bl	401940 <strncmp@plt>
  403280:	mov	w22, #0x1                   	// #1
  403284:	cbnz	w0, 403158 <ferror@plt+0x14d8>
  403288:	ldurb	w8, [x25, #-3]
  40328c:	cmp	w8, #0x2d
  403290:	b.hi	4033bc <ferror@plt+0x173c>  // b.pmore
  403294:	lsl	x9, x27, x8
  403298:	tst	x9, x26
  40329c:	b.eq	4033ac <ferror@plt+0x172c>  // b.none
  4032a0:	add	x25, x25, #0x1
  4032a4:	b	403288 <ferror@plt+0x1608>
  4032a8:	add	x0, x28, #0x5
  4032ac:	ldrb	w8, [x0]
  4032b0:	cmp	w8, #0x20
  4032b4:	b.hi	4032cc <ferror@plt+0x164c>  // b.pmore
  4032b8:	lsl	x8, x27, x8
  4032bc:	tst	x8, x26
  4032c0:	b.eq	4032cc <ferror@plt+0x164c>  // b.none
  4032c4:	add	x0, x0, #0x1
  4032c8:	b	4032ac <ferror@plt+0x162c>
  4032cc:	bl	404afc <ferror@plt+0x2e7c>
  4032d0:	mov	w22, #0x1                   	// #1
  4032d4:	cbz	x19, 403158 <ferror@plt+0x14d8>
  4032d8:	mov	x28, x0
  4032dc:	ldr	x0, [x19]
  4032e0:	cbnz	x0, 403474 <ferror@plt+0x17f4>
  4032e4:	mov	x0, x28
  4032e8:	bl	401840 <strlen@plt>
  4032ec:	add	x0, x0, #0x1
  4032f0:	bl	401900 <malloc@plt>
  4032f4:	str	x0, [x19]
  4032f8:	cbz	x0, 403484 <ferror@plt+0x1804>
  4032fc:	mov	x1, x28
  403300:	bl	401b50 <strcpy@plt>
  403304:	mov	w22, #0x1                   	// #1
  403308:	b	403158 <ferror@plt+0x14d8>
  40330c:	add	x0, x28, #0x6
  403310:	ldrb	w8, [x0]
  403314:	cmp	w8, #0x20
  403318:	b.hi	403330 <ferror@plt+0x16b0>  // b.pmore
  40331c:	lsl	x8, x27, x8
  403320:	tst	x8, x26
  403324:	b.eq	403330 <ferror@plt+0x16b0>  // b.none
  403328:	add	x0, x0, #0x1
  40332c:	b	403310 <ferror@plt+0x1690>
  403330:	mov	w22, #0x1                   	// #1
  403334:	cbz	x23, 403158 <ferror@plt+0x14d8>
  403338:	ldr	w8, [x23]
  40333c:	cmn	w8, #0x1
  403340:	b.ne	403468 <ferror@plt+0x17e8>  // b.any
  403344:	bl	404afc <ferror@plt+0x2e7c>
  403348:	mov	x1, x23
  40334c:	bl	402f2c <ferror@plt+0x12ac>
  403350:	mov	w22, #0x1                   	// #1
  403354:	b	403158 <ferror@plt+0x14d8>
  403358:	ldr	x9, [sp, #8]
  40335c:	add	x0, x28, #0x6
  403360:	ldrb	w8, [x0]
  403364:	cmp	w8, #0x20
  403368:	b.hi	403380 <ferror@plt+0x1700>  // b.pmore
  40336c:	lsl	x8, x27, x8
  403370:	tst	x8, x26
  403374:	b.eq	403380 <ferror@plt+0x1700>  // b.none
  403378:	add	x0, x0, #0x1
  40337c:	b	403360 <ferror@plt+0x16e0>
  403380:	mov	w22, #0x1                   	// #1
  403384:	cbz	x9, 403158 <ferror@plt+0x14d8>
  403388:	ldr	x8, [sp, #8]
  40338c:	ldr	w8, [x8]
  403390:	cmn	w8, #0x1
  403394:	b.ne	403468 <ferror@plt+0x17e8>  // b.any
  403398:	bl	404afc <ferror@plt+0x2e7c>
  40339c:	ldr	x1, [sp, #8]
  4033a0:	bl	402f78 <ferror@plt+0x12f8>
  4033a4:	mov	w22, #0x1                   	// #1
  4033a8:	b	403158 <ferror@plt+0x14d8>
  4033ac:	cmp	x8, #0x2d
  4033b0:	b.ne	4033bc <ferror@plt+0x173c>  // b.any
  4033b4:	mov	w8, wzr
  4033b8:	b	4033c8 <ferror@plt+0x1748>
  4033bc:	cmp	w8, #0x73
  4033c0:	b.ne	403468 <ferror@plt+0x17e8>  // b.any
  4033c4:	mov	w8, #0x800                 	// #2048
  4033c8:	ldurb	w9, [x25, #-2]
  4033cc:	cmp	w9, #0x2d
  4033d0:	b.eq	4033e0 <ferror@plt+0x1760>  // b.none
  4033d4:	cmp	w9, #0x73
  4033d8:	b.ne	403468 <ferror@plt+0x17e8>  // b.any
  4033dc:	orr	w8, w8, #0x400
  4033e0:	ldurb	w9, [x25, #-1]
  4033e4:	cmp	w9, #0x2d
  4033e8:	b.eq	4033f8 <ferror@plt+0x1778>  // b.none
  4033ec:	cmp	w9, #0x74
  4033f0:	b.ne	403468 <ferror@plt+0x17e8>  // b.any
  4033f4:	orr	w8, w8, #0x200
  4033f8:	ldrb	w9, [x25]
  4033fc:	ldr	w11, [sp, #4]
  403400:	cmp	w9, #0x0
  403404:	cset	w10, ne  // ne = any
  403408:	orr	w10, w10, w11
  40340c:	tbz	w10, #0, 40341c <ferror@plt+0x179c>
  403410:	mov	w22, #0x1                   	// #1
  403414:	cbz	w9, 403158 <ferror@plt+0x14d8>
  403418:	b	403468 <ferror@plt+0x17e8>
  40341c:	str	w8, [x21]
  403420:	mov	w22, #0x1                   	// #1
  403424:	b	403158 <ferror@plt+0x14d8>
  403428:	cmn	w0, #0x1
  40342c:	b.eq	403438 <ferror@plt+0x17b8>  // b.none
  403430:	mov	x1, x20
  403434:	bl	401b10 <ungetc@plt>
  403438:	mov	x0, x20
  40343c:	bl	401c80 <ferror@plt>
  403440:	cmp	w0, #0x0
  403444:	csinv	w0, w22, wzr, eq  // eq = none
  403448:	ldp	x20, x19, [sp, #96]
  40344c:	ldp	x22, x21, [sp, #80]
  403450:	ldp	x24, x23, [sp, #64]
  403454:	ldp	x26, x25, [sp, #48]
  403458:	ldp	x28, x27, [sp, #32]
  40345c:	ldp	x29, x30, [sp, #16]
  403460:	add	sp, sp, #0x70
  403464:	ret
  403468:	cbz	x19, 40347c <ferror@plt+0x17fc>
  40346c:	ldr	x0, [x19]
  403470:	cbz	x0, 40347c <ferror@plt+0x17fc>
  403474:	bl	401b00 <free@plt>
  403478:	str	xzr, [x19]
  40347c:	mov	w0, #0xffffffea            	// #-22
  403480:	b	403448 <ferror@plt+0x17c8>
  403484:	mov	w0, #0xffffffff            	// #-1
  403488:	b	403448 <ferror@plt+0x17c8>
  40348c:	sub	sp, sp, #0x70
  403490:	stp	x26, x25, [sp, #48]
  403494:	stp	x24, x23, [sp, #64]
  403498:	stp	x22, x21, [sp, #80]
  40349c:	stp	x20, x19, [sp, #96]
  4034a0:	mov	x19, x5
  4034a4:	mov	x22, x4
  4034a8:	mov	w23, w3
  4034ac:	mov	w24, w2
  4034b0:	mov	x25, x1
  4034b4:	mov	x21, x0
  4034b8:	stp	x29, x30, [sp, #16]
  4034bc:	stp	x28, x27, [sp, #32]
  4034c0:	add	x29, sp, #0x10
  4034c4:	cbz	x5, 4034d0 <ferror@plt+0x1850>
  4034c8:	mov	w8, #0xffffffff            	// #-1
  4034cc:	str	w8, [x19]
  4034d0:	mov	x0, x21
  4034d4:	bl	40487c <ferror@plt+0x2bfc>
  4034d8:	mov	x20, x0
  4034dc:	cbz	x0, 4035ac <ferror@plt+0x192c>
  4034e0:	mov	x28, #0x2600                	// #9728
  4034e4:	mov	w27, #0x1                   	// #1
  4034e8:	movk	x28, #0x1, lsl #32
  4034ec:	cbz	x22, 4034fc <ferror@plt+0x187c>
  4034f0:	ldr	w8, [x22]
  4034f4:	add	w8, w8, #0x1
  4034f8:	str	w8, [x22]
  4034fc:	mov	x8, x20
  403500:	str	x8, [sp, #8]
  403504:	ldrb	w9, [x8]
  403508:	cmp	w9, #0x23
  40350c:	b.hi	403530 <ferror@plt+0x18b0>  // b.pmore
  403510:	lsl	x10, x27, x9
  403514:	tst	x10, x28
  403518:	b.eq	403524 <ferror@plt+0x18a4>  // b.none
  40351c:	add	x8, x8, #0x1
  403520:	b	403500 <ferror@plt+0x1880>
  403524:	cbz	x9, 403580 <ferror@plt+0x1900>
  403528:	cmp	x9, #0x23
  40352c:	b.eq	40359c <ferror@plt+0x191c>  // b.none
  403530:	add	x0, sp, #0x8
  403534:	mov	w1, w24
  403538:	mov	w2, w23
  40353c:	bl	402964 <ferror@plt+0xce4>
  403540:	cbz	x0, 4035cc <ferror@plt+0x194c>
  403544:	mov	x26, x0
  403548:	mov	x0, x25
  40354c:	mov	x1, x26
  403550:	bl	40370c <ferror@plt+0x1a8c>
  403554:	cbnz	w0, 40360c <ferror@plt+0x198c>
  403558:	ldr	x8, [sp, #8]
  40355c:	add	x8, x8, #0x1
  403560:	ldurb	w9, [x8, #-1]
  403564:	cmp	w9, #0x23
  403568:	b.hi	4035cc <ferror@plt+0x194c>  // b.pmore
  40356c:	lsl	x10, x27, x9
  403570:	tst	x10, x28
  403574:	b.eq	403588 <ferror@plt+0x1908>  // b.none
  403578:	str	x8, [sp, #8]
  40357c:	b	40355c <ferror@plt+0x18dc>
  403580:	tbz	w23, #4, 40359c <ferror@plt+0x191c>
  403584:	b	4035ac <ferror@plt+0x192c>
  403588:	lsl	x8, x27, x9
  40358c:	mov	x9, #0x1                   	// #1
  403590:	movk	x9, #0x8, lsl #32
  403594:	tst	x8, x9
  403598:	b.eq	4035cc <ferror@plt+0x194c>  // b.none
  40359c:	mov	x0, x21
  4035a0:	bl	40487c <ferror@plt+0x2bfc>
  4035a4:	mov	x20, x0
  4035a8:	cbnz	x0, 4034ec <ferror@plt+0x186c>
  4035ac:	mov	x0, x21
  4035b0:	bl	401c80 <ferror@plt>
  4035b4:	cmp	w0, #0x0
  4035b8:	mov	w8, w0
  4035bc:	csetm	w0, ne  // ne = any
  4035c0:	cbz	w8, 4035ec <ferror@plt+0x196c>
  4035c4:	cbnz	x19, 4035dc <ferror@plt+0x195c>
  4035c8:	b	4035ec <ferror@plt+0x196c>
  4035cc:	bl	401bf0 <__errno_location@plt>
  4035d0:	mov	w8, #0x16                  	// #22
  4035d4:	str	w8, [x0]
  4035d8:	cbz	x19, 4035e8 <ferror@plt+0x1968>
  4035dc:	ldr	w8, [sp, #8]
  4035e0:	sub	w8, w8, w20
  4035e4:	str	w8, [x19]
  4035e8:	mov	w0, #0xffffffff            	// #-1
  4035ec:	ldp	x20, x19, [sp, #96]
  4035f0:	ldp	x22, x21, [sp, #80]
  4035f4:	ldp	x24, x23, [sp, #64]
  4035f8:	ldp	x26, x25, [sp, #48]
  4035fc:	ldp	x28, x27, [sp, #32]
  403600:	ldp	x29, x30, [sp, #16]
  403604:	add	sp, sp, #0x70
  403608:	ret
  40360c:	mov	x0, x26
  403610:	bl	403694 <ferror@plt+0x1a14>
  403614:	cbnz	x19, 4035dc <ferror@plt+0x195c>
  403618:	b	4035e8 <ferror@plt+0x1968>
  40361c:	stp	x29, x30, [sp, #-32]!
  403620:	mov	x29, sp
  403624:	str	x19, [sp, #16]
  403628:	mov	x19, x1
  40362c:	add	x1, x29, #0x18
  403630:	mov	w2, wzr
  403634:	bl	401ae0 <strtol@plt>
  403638:	ldr	x8, [x29, #24]
  40363c:	ldrb	w9, [x8]
  403640:	cbz	w9, 40364c <ferror@plt+0x19cc>
  403644:	mov	w0, #0xffffffff            	// #-1
  403648:	b	403664 <ferror@plt+0x19e4>
  40364c:	mov	x8, x0
  403650:	and	w9, w8, #0xffff
  403654:	cmp	x8, #0x0
  403658:	mov	w0, wzr
  40365c:	csel	x8, x9, x8, lt  // lt = tstop
  403660:	str	w8, [x19]
  403664:	ldr	x19, [sp, #16]
  403668:	ldp	x29, x30, [sp], #32
  40366c:	ret
  403670:	stp	x29, x30, [sp, #-16]!
  403674:	mov	w0, #0x20                  	// #32
  403678:	mov	x29, sp
  40367c:	bl	401900 <malloc@plt>
  403680:	cbz	x0, 40368c <ferror@plt+0x1a0c>
  403684:	str	wzr, [x0, #8]
  403688:	str	wzr, [x0, #16]
  40368c:	ldp	x29, x30, [sp], #16
  403690:	ret
  403694:	b	401b00 <free@plt>
  403698:	stp	x29, x30, [sp, #-16]!
  40369c:	mov	w0, #0x10                  	// #16
  4036a0:	mov	x29, sp
  4036a4:	bl	401900 <malloc@plt>
  4036a8:	cbz	x0, 4036b0 <ferror@plt+0x1a30>
  4036ac:	stp	xzr, xzr, [x0]
  4036b0:	ldp	x29, x30, [sp], #16
  4036b4:	ret
  4036b8:	stp	x29, x30, [sp, #-32]!
  4036bc:	str	x19, [sp, #16]
  4036c0:	mov	x19, x0
  4036c4:	ldr	x0, [x0]
  4036c8:	mov	x29, sp
  4036cc:	cbz	x0, 4036e4 <ferror@plt+0x1a64>
  4036d0:	ldr	x8, [x0, #24]
  4036d4:	str	x8, [x19]
  4036d8:	bl	401b00 <free@plt>
  4036dc:	ldr	x0, [x19]
  4036e0:	cbnz	x0, 4036d0 <ferror@plt+0x1a50>
  4036e4:	mov	x0, x19
  4036e8:	bl	401b00 <free@plt>
  4036ec:	ldr	x19, [sp, #16]
  4036f0:	mov	w0, wzr
  4036f4:	ldp	x29, x30, [sp], #32
  4036f8:	ret
  4036fc:	ldr	x8, [x0]
  403700:	cmp	x8, #0x0
  403704:	cset	w0, eq  // eq = none
  403708:	ret
  40370c:	str	xzr, [x1, #24]
  403710:	mov	x8, x0
  403714:	ldr	x9, [x8], #8
  403718:	cbz	x9, 403728 <ferror@plt+0x1aa8>
  40371c:	ldr	x9, [x8]
  403720:	add	x9, x9, #0x18
  403724:	b	403730 <ferror@plt+0x1ab0>
  403728:	mov	x9, x8
  40372c:	mov	x8, x0
  403730:	mov	w0, wzr
  403734:	str	x1, [x9]
  403738:	str	x1, [x8]
  40373c:	ret
  403740:	stp	x29, x30, [sp, #-48]!
  403744:	stp	x20, x19, [sp, #32]
  403748:	mov	x19, x0
  40374c:	mov	w0, #0x20                  	// #32
  403750:	str	x21, [sp, #16]
  403754:	mov	x29, sp
  403758:	mov	w20, w2
  40375c:	mov	w21, w1
  403760:	bl	401900 <malloc@plt>
  403764:	cbz	x0, 403794 <ferror@plt+0x1b14>
  403768:	stp	w20, wzr, [x0, #4]
  40376c:	str	wzr, [x0, #16]
  403770:	str	w21, [x0]
  403774:	str	xzr, [x0, #24]
  403778:	mov	x8, x19
  40377c:	ldr	x9, [x8], #8
  403780:	cbz	x9, 40379c <ferror@plt+0x1b1c>
  403784:	ldr	x9, [x8]
  403788:	mov	x19, x8
  40378c:	str	x0, [x9, #24]
  403790:	b	4037a0 <ferror@plt+0x1b20>
  403794:	mov	w8, #0xffffffff            	// #-1
  403798:	b	4037a8 <ferror@plt+0x1b28>
  40379c:	str	x0, [x19, #8]
  4037a0:	mov	w8, wzr
  4037a4:	str	x0, [x19]
  4037a8:	ldp	x20, x19, [sp, #32]
  4037ac:	ldr	x21, [sp, #16]
  4037b0:	mov	w0, w8
  4037b4:	ldp	x29, x30, [sp], #48
  4037b8:	ret
  4037bc:	cmp	w1, #0x1
  4037c0:	b.eq	4037e0 <ferror@plt+0x1b60>  // b.none
  4037c4:	cbnz	w1, 403800 <ferror@plt+0x1b80>
  4037c8:	ldr	x8, [x0]
  4037cc:	cbz	x8, 403808 <ferror@plt+0x1b88>
  4037d0:	cbz	x2, 4037d8 <ferror@plt+0x1b58>
  4037d4:	str	x8, [x2]
  4037d8:	mov	w0, #0x1                   	// #1
  4037dc:	ret
  4037e0:	cbz	x2, 403800 <ferror@plt+0x1b80>
  4037e4:	ldr	x8, [x2]
  4037e8:	cbz	x8, 403808 <ferror@plt+0x1b88>
  4037ec:	ldr	x8, [x8, #24]
  4037f0:	cmp	x8, #0x0
  4037f4:	cset	w0, ne  // ne = any
  4037f8:	str	x8, [x2]
  4037fc:	ret
  403800:	mov	w0, #0xffffffff            	// #-1
  403804:	ret
  403808:	mov	w0, wzr
  40380c:	ret
  403810:	stp	x29, x30, [sp, #-16]!
  403814:	ldr	x9, [x0]
  403818:	mov	x29, sp
  40381c:	cmp	x9, x1
  403820:	b.eq	403854 <ferror@plt+0x1bd4>  // b.none
  403824:	cbz	x9, 40386c <ferror@plt+0x1bec>
  403828:	mov	x8, x9
  40382c:	ldr	x9, [x9, #24]
  403830:	cmp	x9, x1
  403834:	b.ne	403824 <ferror@plt+0x1ba4>  // b.any
  403838:	ldr	x9, [x0, #8]
  40383c:	cmp	x9, x1
  403840:	b.ne	403848 <ferror@plt+0x1bc8>  // b.any
  403844:	str	x8, [x0, #8]
  403848:	ldr	x9, [x1, #24]
  40384c:	str	x9, [x8, #24]
  403850:	b	40385c <ferror@plt+0x1bdc>
  403854:	ldr	x8, [x1, #24]
  403858:	str	x8, [x0]
  40385c:	mov	x0, x1
  403860:	bl	401b00 <free@plt>
  403864:	mov	w0, wzr
  403868:	b	403870 <ferror@plt+0x1bf0>
  40386c:	mov	w0, #0xffffffff            	// #-1
  403870:	ldp	x29, x30, [sp], #16
  403874:	ret
  403878:	cbz	x0, 403890 <ferror@plt+0x1c10>
  40387c:	ldr	w8, [x0, #4]
  403880:	cmp	w8, w1
  403884:	b.eq	403894 <ferror@plt+0x1c14>  // b.none
  403888:	ldr	x0, [x0, #24]
  40388c:	cbnz	x0, 40387c <ferror@plt+0x1bfc>
  403890:	ret
  403894:	mov	w0, #0x1                   	// #1
  403898:	ret
  40389c:	sub	sp, sp, #0x140
  4038a0:	stp	x29, x30, [sp, #224]
  4038a4:	add	x29, sp, #0xe0
  4038a8:	stp	x28, x27, [sp, #240]
  4038ac:	stp	x20, x19, [sp, #304]
  4038b0:	mov	x19, x1
  4038b4:	add	x28, sp, #0x40
  4038b8:	movi	v0.2d, #0x0
  4038bc:	add	x1, sp, #0x1c
  4038c0:	sub	x2, x29, #0x18
  4038c4:	add	x3, sp, #0x3c
  4038c8:	add	x4, sp, #0x38
  4038cc:	add	x5, sp, #0x34
  4038d0:	stp	x26, x25, [sp, #256]
  4038d4:	stp	x24, x23, [sp, #272]
  4038d8:	stp	x22, x21, [sp, #288]
  4038dc:	mov	x20, x0
  4038e0:	stp	xzr, xzr, [sp, #32]
  4038e4:	str	wzr, [sp, #28]
  4038e8:	stp	q0, q0, [sp, #64]
  4038ec:	stp	q0, q0, [sp, #96]
  4038f0:	stp	q0, q0, [sp, #128]
  4038f4:	stp	q0, q0, [x28, #96]
  4038f8:	bl	4030dc <ferror@plt+0x145c>
  4038fc:	adrp	x22, 416000 <ferror@plt+0x14380>
  403900:	adrp	x26, 416000 <ferror@plt+0x14380>
  403904:	tbnz	w0, #31, 403bd0 <ferror@plt+0x1f50>
  403908:	mov	w25, wzr
  40390c:	mov	w21, wzr
  403910:	mov	w24, wzr
  403914:	adrp	x27, 416000 <ferror@plt+0x14380>
  403918:	mov	w23, #0xffffffff            	// #-1
  40391c:	cbz	w0, 403c30 <ferror@plt+0x1fb0>
  403920:	ldr	x8, [x28, #136]
  403924:	cbz	x8, 403c54 <ferror@plt+0x1fd4>
  403928:	bl	403698 <ferror@plt+0x1a18>
  40392c:	str	x0, [sp, #32]
  403930:	cbz	x0, 403bc4 <ferror@plt+0x1f44>
  403934:	mov	w1, #0x5                   	// #5
  403938:	mov	w2, #0x8000                	// #32768
  40393c:	bl	403740 <ferror@plt+0x1ac0>
  403940:	cbnz	w0, 403bc4 <ferror@plt+0x1f44>
  403944:	ldr	x0, [sp, #32]
  403948:	mov	w1, #0x5                   	// #5
  40394c:	mov	w2, #0x4000                	// #16384
  403950:	bl	403740 <ferror@plt+0x1ac0>
  403954:	cbnz	w0, 403bc4 <ferror@plt+0x1f44>
  403958:	ldr	x1, [sp, #32]
  40395c:	add	x4, sp, #0x1c
  403960:	mov	w3, #0x31                  	// #49
  403964:	mov	x0, x20
  403968:	mov	w2, wzr
  40396c:	mov	x5, xzr
  403970:	bl	40348c <ferror@plt+0x180c>
  403974:	cbnz	w0, 403c88 <ferror@plt+0x2008>
  403978:	ldr	x0, [x28, #136]
  40397c:	add	x1, sp, #0x40
  403980:	bl	4051d0 <ferror@plt+0x3550>
  403984:	cbz	w0, 403990 <ferror@plt+0x1d10>
  403988:	ldr	w8, [x27, #1392]
  40398c:	cbnz	w8, 403aa0 <ferror@plt+0x1e20>
  403990:	ldr	x0, [x28, #136]
  403994:	add	x1, sp, #0x40
  403998:	add	x3, sp, #0x20
  40399c:	mov	w2, wzr
  4039a0:	str	wzr, [sp, #40]
  4039a4:	bl	401fc8 <ferror@plt+0x348>
  4039a8:	cbz	w0, 4039b4 <ferror@plt+0x1d34>
  4039ac:	mov	w24, #0x1                   	// #1
  4039b0:	b	403a58 <ferror@plt+0x1dd8>
  4039b4:	ldp	w10, w8, [sp, #56]
  4039b8:	ldp	w9, w11, [sp, #88]
  4039bc:	ldr	w12, [x27, #1392]
  4039c0:	cmp	w8, w9
  4039c4:	ccmp	w8, w23, #0x4, ne  // ne = any
  4039c8:	csinv	w1, w8, wzr, ne  // ne = any
  4039cc:	cmp	w10, w11
  4039d0:	ccmp	w10, w23, #0x4, ne  // ne = any
  4039d4:	csinv	w2, w10, wzr, ne  // ne = any
  4039d8:	stp	w1, w2, [sp, #88]
  4039dc:	cbnz	w12, 403a14 <ferror@plt+0x1d94>
  4039e0:	and	w8, w1, w2
  4039e4:	cmn	w8, #0x1
  4039e8:	b.eq	403a14 <ferror@plt+0x1d94>  // b.none
  4039ec:	ldr	x0, [x28, #136]
  4039f0:	bl	401c20 <chown@plt>
  4039f4:	cbnz	w0, 403b5c <ferror@plt+0x1edc>
  4039f8:	ldr	w8, [sp, #80]
  4039fc:	ldr	w9, [sp, #52]
  403a00:	and	w8, w8, w9
  403a04:	tst	w8, #0xc00
  403a08:	b.eq	403a14 <ferror@plt+0x1d94>  // b.none
  403a0c:	mov	w21, #0x1                   	// #1
  403a10:	b	403a2c <ferror@plt+0x1dac>
  403a14:	cbnz	w21, 403a2c <ferror@plt+0x1dac>
  403a18:	ldr	w8, [sp, #80]
  403a1c:	ldr	w9, [sp, #52]
  403a20:	eor	w8, w9, w8
  403a24:	tst	w8, #0xe00
  403a28:	b.eq	403a58 <ferror@plt+0x1dd8>  // b.none
  403a2c:	ldr	w8, [sp, #40]
  403a30:	cbnz	w8, 403a3c <ferror@plt+0x1dbc>
  403a34:	ldr	w8, [sp, #80]
  403a38:	str	w8, [sp, #40]
  403a3c:	ldr	w9, [sp, #52]
  403a40:	ldr	x0, [x28, #136]
  403a44:	and	w8, w8, #0x1ff
  403a48:	str	w8, [sp, #40]
  403a4c:	orr	w1, w9, w8
  403a50:	bl	401920 <chmod@plt>
  403a54:	cbnz	w0, 403af8 <ferror@plt+0x1e78>
  403a58:	ldr	x0, [x28, #136]
  403a5c:	cbz	x0, 403a68 <ferror@plt+0x1de8>
  403a60:	bl	401b00 <free@plt>
  403a64:	str	xzr, [x28, #136]
  403a68:	ldr	x0, [sp, #32]
  403a6c:	cbz	x0, 403a78 <ferror@plt+0x1df8>
  403a70:	bl	4036b8 <ferror@plt+0x1a38>
  403a74:	str	xzr, [sp, #32]
  403a78:	ldr	w25, [sp, #28]
  403a7c:	add	x1, sp, #0x1c
  403a80:	sub	x2, x29, #0x18
  403a84:	add	x3, sp, #0x3c
  403a88:	add	x4, sp, #0x38
  403a8c:	add	x5, sp, #0x34
  403a90:	mov	x0, x20
  403a94:	bl	4030dc <ferror@plt+0x145c>
  403a98:	tbz	w0, #31, 40391c <ferror@plt+0x1c9c>
  403a9c:	b	403bd0 <ferror@plt+0x1f50>
  403aa0:	ldr	x0, [x28, #136]
  403aa4:	ldr	x24, [x22, #1256]
  403aa8:	ldr	x25, [x26, #1352]
  403aac:	bl	403d20 <ferror@plt+0x20a0>
  403ab0:	mov	x23, x22
  403ab4:	mov	x22, x26
  403ab8:	mov	x26, x0
  403abc:	bl	401bf0 <__errno_location@plt>
  403ac0:	ldr	w0, [x0]
  403ac4:	bl	401a40 <strerror@plt>
  403ac8:	adrp	x1, 405000 <ferror@plt+0x3380>
  403acc:	mov	x4, x0
  403ad0:	mov	x0, x24
  403ad4:	add	x1, x1, #0x234
  403ad8:	mov	x2, x25
  403adc:	mov	x3, x26
  403ae0:	mov	x26, x22
  403ae4:	mov	x22, x23
  403ae8:	mov	w23, #0xffffffff            	// #-1
  403aec:	bl	401c40 <fprintf@plt>
  403af0:	mov	w24, #0x1                   	// #1
  403af4:	b	403990 <ferror@plt+0x1d10>
  403af8:	ldr	x8, [x22, #1256]
  403afc:	adrp	x1, 405000 <ferror@plt+0x3380>
  403b00:	mov	w2, #0x5                   	// #5
  403b04:	mov	x0, xzr
  403b08:	add	x1, x1, #0x48d
  403b0c:	str	x8, [sp, #16]
  403b10:	bl	401bc0 <dcgettext@plt>
  403b14:	ldr	x8, [x26, #1352]
  403b18:	mov	x25, x26
  403b1c:	mov	x26, x0
  403b20:	str	x8, [sp, #8]
  403b24:	ldr	x8, [x28, #136]
  403b28:	mov	x0, x8
  403b2c:	bl	403d20 <ferror@plt+0x20a0>
  403b30:	mov	x24, x0
  403b34:	bl	401bf0 <__errno_location@plt>
  403b38:	ldr	w0, [x0]
  403b3c:	bl	401a40 <strerror@plt>
  403b40:	mov	x4, x0
  403b44:	ldp	x2, x0, [sp, #8]
  403b48:	mov	x1, x26
  403b4c:	mov	x3, x24
  403b50:	mov	x26, x25
  403b54:	bl	401c40 <fprintf@plt>
  403b58:	b	4039ac <ferror@plt+0x1d2c>
  403b5c:	ldr	x8, [x22, #1256]
  403b60:	adrp	x1, 405000 <ferror@plt+0x3380>
  403b64:	mov	w2, #0x5                   	// #5
  403b68:	mov	x0, xzr
  403b6c:	add	x1, x1, #0x466
  403b70:	str	x8, [sp, #16]
  403b74:	bl	401bc0 <dcgettext@plt>
  403b78:	ldr	x8, [x26, #1352]
  403b7c:	mov	x25, x26
  403b80:	mov	x26, x0
  403b84:	str	x8, [sp, #8]
  403b88:	ldr	x8, [x28, #136]
  403b8c:	mov	x0, x8
  403b90:	bl	403d20 <ferror@plt+0x20a0>
  403b94:	mov	x24, x0
  403b98:	bl	401bf0 <__errno_location@plt>
  403b9c:	ldr	w0, [x0]
  403ba0:	bl	401a40 <strerror@plt>
  403ba4:	mov	x4, x0
  403ba8:	ldp	x2, x0, [sp, #8]
  403bac:	mov	x1, x26
  403bb0:	mov	x3, x24
  403bb4:	mov	x26, x25
  403bb8:	bl	401c40 <fprintf@plt>
  403bbc:	mov	w24, #0x1                   	// #1
  403bc0:	b	4039f8 <ferror@plt+0x1d78>
  403bc4:	bl	401bf0 <__errno_location@plt>
  403bc8:	ldr	w20, [x0]
  403bcc:	b	403bd4 <ferror@plt+0x1f54>
  403bd0:	neg	w20, w0
  403bd4:	ldr	x21, [x22, #1256]
  403bd8:	ldr	x22, [x26, #1352]
  403bdc:	mov	x0, x19
  403be0:	bl	403d20 <ferror@plt+0x20a0>
  403be4:	mov	x19, x0
  403be8:	mov	w0, w20
  403bec:	bl	401a40 <strerror@plt>
  403bf0:	adrp	x1, 405000 <ferror@plt+0x3380>
  403bf4:	mov	x4, x0
  403bf8:	add	x1, x1, #0x234
  403bfc:	mov	x0, x21
  403c00:	mov	x2, x22
  403c04:	mov	x3, x19
  403c08:	bl	401c40 <fprintf@plt>
  403c0c:	ldr	x0, [x28, #136]
  403c10:	cbz	x0, 403c1c <ferror@plt+0x1f9c>
  403c14:	bl	401b00 <free@plt>
  403c18:	str	xzr, [x28, #136]
  403c1c:	ldr	x0, [sp, #32]
  403c20:	cbz	x0, 403c2c <ferror@plt+0x1fac>
  403c24:	bl	4036b8 <ferror@plt+0x1a38>
  403c28:	str	xzr, [sp, #32]
  403c2c:	mov	w24, #0x1                   	// #1
  403c30:	mov	w0, w24
  403c34:	ldp	x20, x19, [sp, #304]
  403c38:	ldp	x22, x21, [sp, #288]
  403c3c:	ldp	x24, x23, [sp, #272]
  403c40:	ldp	x26, x25, [sp, #256]
  403c44:	ldp	x28, x27, [sp, #240]
  403c48:	ldp	x29, x30, [sp, #224]
  403c4c:	add	sp, sp, #0x140
  403c50:	ret
  403c54:	ldr	x20, [x22, #1256]
  403c58:	cbnz	x19, 403ce0 <ferror@plt+0x2060>
  403c5c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403c60:	add	x1, x1, #0x411
  403c64:	mov	w2, #0x5                   	// #5
  403c68:	mov	x0, xzr
  403c6c:	bl	401bc0 <dcgettext@plt>
  403c70:	ldr	x2, [x26, #1352]
  403c74:	mov	x1, x0
  403c78:	mov	x0, x20
  403c7c:	mov	w3, w25
  403c80:	bl	401c40 <fprintf@plt>
  403c84:	b	403c0c <ferror@plt+0x1f8c>
  403c88:	ldr	x20, [x22, #1256]
  403c8c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403c90:	add	x1, x1, #0x44f
  403c94:	mov	w2, #0x5                   	// #5
  403c98:	mov	x0, xzr
  403c9c:	bl	401bc0 <dcgettext@plt>
  403ca0:	ldr	x21, [x26, #1352]
  403ca4:	mov	x22, x0
  403ca8:	mov	x0, x19
  403cac:	bl	403d20 <ferror@plt+0x20a0>
  403cb0:	mov	x19, x0
  403cb4:	bl	401bf0 <__errno_location@plt>
  403cb8:	ldr	w0, [x0]
  403cbc:	bl	401a40 <strerror@plt>
  403cc0:	ldr	w5, [sp, #28]
  403cc4:	mov	x4, x0
  403cc8:	mov	x0, x20
  403ccc:	mov	x1, x22
  403cd0:	mov	x2, x21
  403cd4:	mov	x3, x19
  403cd8:	bl	401c40 <fprintf@plt>
  403cdc:	b	403c0c <ferror@plt+0x1f8c>
  403ce0:	adrp	x1, 405000 <ferror@plt+0x3380>
  403ce4:	add	x1, x1, #0x3de
  403ce8:	mov	w2, #0x5                   	// #5
  403cec:	mov	x0, xzr
  403cf0:	bl	401bc0 <dcgettext@plt>
  403cf4:	ldr	x21, [x26, #1352]
  403cf8:	mov	x22, x0
  403cfc:	mov	x0, x19
  403d00:	bl	403d20 <ferror@plt+0x20a0>
  403d04:	mov	x3, x0
  403d08:	mov	x0, x20
  403d0c:	mov	x1, x22
  403d10:	mov	x2, x21
  403d14:	mov	w4, w25
  403d18:	bl	401c40 <fprintf@plt>
  403d1c:	b	403c0c <ferror@plt+0x1f8c>
  403d20:	stp	x29, x30, [sp, #-32]!
  403d24:	adrp	x1, 405000 <ferror@plt+0x3380>
  403d28:	add	x1, x1, #0x40e
  403d2c:	stp	x20, x19, [sp, #16]
  403d30:	mov	x29, sp
  403d34:	bl	4049c4 <ferror@plt+0x2d44>
  403d38:	cbz	x0, 403d48 <ferror@plt+0x20c8>
  403d3c:	ldp	x20, x19, [sp, #16]
  403d40:	ldp	x29, x30, [sp], #32
  403d44:	ret
  403d48:	adrp	x8, 416000 <ferror@plt+0x14380>
  403d4c:	adrp	x9, 416000 <ferror@plt+0x14380>
  403d50:	ldr	x19, [x8, #1256]
  403d54:	ldr	x20, [x9, #1352]
  403d58:	bl	401bf0 <__errno_location@plt>
  403d5c:	ldr	w0, [x0]
  403d60:	bl	401a40 <strerror@plt>
  403d64:	adrp	x1, 405000 <ferror@plt+0x3380>
  403d68:	mov	x3, x0
  403d6c:	add	x1, x1, #0x238
  403d70:	mov	x0, x19
  403d74:	mov	x2, x20
  403d78:	bl	401c40 <fprintf@plt>
  403d7c:	mov	w0, #0x1                   	// #1
  403d80:	bl	401850 <exit@plt>
  403d84:	stp	x29, x30, [sp, #-32]!
  403d88:	adrp	x1, 405000 <ferror@plt+0x3380>
  403d8c:	add	x1, x1, #0x4ad
  403d90:	mov	w2, #0x5                   	// #5
  403d94:	mov	x0, xzr
  403d98:	str	x19, [sp, #16]
  403d9c:	mov	x29, sp
  403da0:	bl	401bc0 <dcgettext@plt>
  403da4:	adrp	x19, 416000 <ferror@plt+0x14380>
  403da8:	ldr	x1, [x19, #1352]
  403dac:	adrp	x2, 405000 <ferror@plt+0x3380>
  403db0:	add	x2, x2, #0x4d5
  403db4:	bl	401be0 <printf@plt>
  403db8:	adrp	x1, 405000 <ferror@plt+0x3380>
  403dbc:	add	x1, x1, #0x4dc
  403dc0:	mov	w2, #0x5                   	// #5
  403dc4:	mov	x0, xzr
  403dc8:	bl	401bc0 <dcgettext@plt>
  403dcc:	adrp	x8, 416000 <ferror@plt+0x14380>
  403dd0:	ldr	x1, [x19, #1352]
  403dd4:	ldr	x2, [x8, #1360]
  403dd8:	bl	401be0 <printf@plt>
  403ddc:	adrp	x1, 405000 <ferror@plt+0x3380>
  403de0:	add	x1, x1, #0x4ea
  403de4:	mov	w2, #0x5                   	// #5
  403de8:	mov	x0, xzr
  403dec:	bl	401bc0 <dcgettext@plt>
  403df0:	bl	401be0 <printf@plt>
  403df4:	adrp	x19, 416000 <ferror@plt+0x14380>
  403df8:	ldr	w8, [x19, #1372]
  403dfc:	cbnz	w8, 403e18 <ferror@plt+0x2198>
  403e00:	adrp	x1, 405000 <ferror@plt+0x3380>
  403e04:	add	x1, x1, #0x657
  403e08:	mov	w2, #0x5                   	// #5
  403e0c:	mov	x0, xzr
  403e10:	bl	401bc0 <dcgettext@plt>
  403e14:	bl	401be0 <printf@plt>
  403e18:	adrp	x1, 405000 <ferror@plt+0x3380>
  403e1c:	add	x1, x1, #0x723
  403e20:	mov	w2, #0x5                   	// #5
  403e24:	mov	x0, xzr
  403e28:	bl	401bc0 <dcgettext@plt>
  403e2c:	bl	401be0 <printf@plt>
  403e30:	ldr	w8, [x19, #1372]
  403e34:	cbnz	w8, 403e50 <ferror@plt+0x21d0>
  403e38:	adrp	x1, 405000 <ferror@plt+0x3380>
  403e3c:	add	x1, x1, #0x7a8
  403e40:	mov	w2, #0x5                   	// #5
  403e44:	mov	x0, xzr
  403e48:	bl	401bc0 <dcgettext@plt>
  403e4c:	bl	401be0 <printf@plt>
  403e50:	adrp	x1, 405000 <ferror@plt+0x3380>
  403e54:	add	x1, x1, #0x8e0
  403e58:	mov	w2, #0x5                   	// #5
  403e5c:	mov	x0, xzr
  403e60:	bl	401bc0 <dcgettext@plt>
  403e64:	ldr	x19, [sp, #16]
  403e68:	ldp	x29, x30, [sp], #32
  403e6c:	b	401be0 <printf@plt>
  403e70:	sub	sp, sp, #0x40
  403e74:	str	x1, [sp]
  403e78:	adrp	x1, 405000 <ferror@plt+0x3380>
  403e7c:	add	x1, x1, #0x93b
  403e80:	stp	x29, x30, [sp, #16]
  403e84:	stp	x22, x21, [sp, #32]
  403e88:	stp	x20, x19, [sp, #48]
  403e8c:	add	x29, sp, #0x10
  403e90:	mov	x19, x0
  403e94:	bl	401ac0 <strcmp@plt>
  403e98:	cbz	w0, 403ec4 <ferror@plt+0x2244>
  403e9c:	adrp	x8, 416000 <ferror@plt+0x14380>
  403ea0:	ldr	w1, [x8, #1192]
  403ea4:	adrp	x3, 401000 <memcpy@plt-0x820>
  403ea8:	add	x3, x3, #0xfc8
  403eac:	mov	x4, sp
  403eb0:	mov	x0, x19
  403eb4:	mov	w2, wzr
  403eb8:	bl	404ba8 <ferror@plt+0x2f28>
  403ebc:	mov	w19, w0
  403ec0:	b	403f1c <ferror@plt+0x229c>
  403ec4:	adrp	x21, 416000 <ferror@plt+0x14380>
  403ec8:	ldr	x0, [x21, #1288]
  403ecc:	bl	40487c <ferror@plt+0x2bfc>
  403ed0:	cbz	x0, 403f0c <ferror@plt+0x228c>
  403ed4:	adrp	x20, 401000 <memcpy@plt-0x820>
  403ed8:	adrp	x22, 416000 <ferror@plt+0x14380>
  403edc:	add	x20, x20, #0xfc8
  403ee0:	ldr	w1, [x22, #1192]
  403ee4:	mov	x4, sp
  403ee8:	mov	w2, wzr
  403eec:	mov	x3, x20
  403ef0:	bl	404ba8 <ferror@plt+0x2f28>
  403ef4:	ldr	x8, [x21, #1288]
  403ef8:	mov	w19, w0
  403efc:	mov	x0, x8
  403f00:	bl	40487c <ferror@plt+0x2bfc>
  403f04:	cbnz	x0, 403ee0 <ferror@plt+0x2260>
  403f08:	b	403f10 <ferror@plt+0x2290>
  403f0c:	mov	w19, wzr
  403f10:	ldr	x0, [x21, #1288]
  403f14:	bl	401a90 <feof@plt>
  403f18:	cbz	w0, 403f38 <ferror@plt+0x22b8>
  403f1c:	cmp	w19, #0x0
  403f20:	ldp	x20, x19, [sp, #48]
  403f24:	ldp	x22, x21, [sp, #32]
  403f28:	ldp	x29, x30, [sp, #16]
  403f2c:	cset	w0, ne  // ne = any
  403f30:	add	sp, sp, #0x40
  403f34:	ret
  403f38:	adrp	x8, 416000 <ferror@plt+0x14380>
  403f3c:	ldr	x19, [x8, #1256]
  403f40:	adrp	x1, 405000 <ferror@plt+0x3380>
  403f44:	add	x1, x1, #0x93d
  403f48:	mov	w2, #0x5                   	// #5
  403f4c:	mov	x0, xzr
  403f50:	bl	401bc0 <dcgettext@plt>
  403f54:	adrp	x8, 416000 <ferror@plt+0x14380>
  403f58:	ldr	x20, [x8, #1352]
  403f5c:	mov	x21, x0
  403f60:	bl	401bf0 <__errno_location@plt>
  403f64:	ldr	w0, [x0]
  403f68:	bl	401a40 <strerror@plt>
  403f6c:	mov	x3, x0
  403f70:	mov	x0, x19
  403f74:	mov	x1, x21
  403f78:	mov	x2, x20
  403f7c:	bl	401c40 <fprintf@plt>
  403f80:	mov	w19, #0x1                   	// #1
  403f84:	b	403f1c <ferror@plt+0x229c>
  403f88:	sub	sp, sp, #0x80
  403f8c:	stp	x29, x30, [sp, #32]
  403f90:	stp	x28, x27, [sp, #48]
  403f94:	stp	x26, x25, [sp, #64]
  403f98:	stp	x24, x23, [sp, #80]
  403f9c:	stp	x22, x21, [sp, #96]
  403fa0:	stp	x20, x19, [sp, #112]
  403fa4:	ldr	x8, [x1]
  403fa8:	mov	w27, w0
  403fac:	add	x29, sp, #0x20
  403fb0:	mov	x21, x1
  403fb4:	mov	x0, x8
  403fb8:	bl	4019d0 <__xpg_basename@plt>
  403fbc:	adrp	x22, 416000 <ferror@plt+0x14380>
  403fc0:	str	x0, [x22, #1352]
  403fc4:	adrp	x0, 405000 <ferror@plt+0x3380>
  403fc8:	add	x0, x0, #0x955
  403fcc:	bl	401c00 <getenv@plt>
  403fd0:	adrp	x23, 416000 <ferror@plt+0x14380>
  403fd4:	cbz	x0, 403fe4 <ferror@plt+0x2364>
  403fd8:	mov	w8, #0x1                   	// #1
  403fdc:	str	w8, [x23, #1372]
  403fe0:	b	403fec <ferror@plt+0x236c>
  403fe4:	ldr	w8, [x23, #1372]
  403fe8:	cbz	w8, 404588 <ferror@plt+0x2908>
  403fec:	adrp	x1, 405000 <ferror@plt+0x3380>
  403ff0:	adrp	x8, 405000 <ferror@plt+0x3380>
  403ff4:	add	x1, x1, #0x9b2
  403ff8:	add	x8, x8, #0x9a1
  403ffc:	adrp	x28, 416000 <ferror@plt+0x14380>
  404000:	mov	w2, #0x5                   	// #5
  404004:	mov	x0, xzr
  404008:	str	x8, [x28, #1384]
  40400c:	bl	401bc0 <dcgettext@plt>
  404010:	adrp	x19, 405000 <ferror@plt+0x3380>
  404014:	adrp	x8, 416000 <ferror@plt+0x14380>
  404018:	add	x19, x19, #0x8df
  40401c:	str	x0, [x8, #1360]
  404020:	mov	w0, wzr
  404024:	mov	x1, x19
  404028:	bl	401c60 <setlocale@plt>
  40402c:	mov	w0, #0x5                   	// #5
  404030:	mov	x1, x19
  404034:	bl	401c60 <setlocale@plt>
  404038:	adrp	x19, 405000 <ferror@plt+0x3380>
  40403c:	add	x19, x19, #0x9d6
  404040:	adrp	x1, 405000 <ferror@plt+0x3380>
  404044:	add	x1, x1, #0x9da
  404048:	mov	x0, x19
  40404c:	bl	401950 <bindtextdomain@plt>
  404050:	mov	x0, x19
  404054:	bl	401aa0 <textdomain@plt>
  404058:	bl	403698 <ferror@plt+0x1a18>
  40405c:	cbz	x0, 404640 <ferror@plt+0x29c0>
  404060:	ldr	x2, [x28, #1384]
  404064:	adrp	x3, 416000 <ferror@plt+0x14380>
  404068:	mov	x24, x0
  40406c:	add	x3, x3, #0x248
  404070:	mov	w0, w27
  404074:	mov	x1, x21
  404078:	mov	x4, xzr
  40407c:	bl	401ab0 <getopt_long@plt>
  404080:	cmn	w0, #0x1
  404084:	b.eq	404528 <ferror@plt+0x28a8>  // b.none
  404088:	mov	w26, w0
  40408c:	mov	w22, wzr
  404090:	mov	w25, wzr
  404094:	cbz	w25, 4040bc <ferror@plt+0x243c>
  404098:	cmp	w26, #0x1
  40409c:	b.eq	4040bc <ferror@plt+0x243c>  // b.none
  4040a0:	mov	x0, x24
  4040a4:	bl	4036b8 <ferror@plt+0x1a38>
  4040a8:	bl	403698 <ferror@plt+0x1a18>
  4040ac:	cbz	x0, 404634 <ferror@plt+0x29b4>
  4040b0:	mov	w25, wzr
  4040b4:	str	x0, [sp, #16]
  4040b8:	b	4040c0 <ferror@plt+0x2440>
  4040bc:	str	x24, [sp, #16]
  4040c0:	mov	x19, xzr
  4040c4:	mov	w24, wzr
  4040c8:	cmp	w26, #0x61
  4040cc:	mov	w8, #0x1                   	// #1
  4040d0:	b.le	404118 <ferror@plt+0x2498>
  4040d4:	sub	w9, w26, #0x62
  4040d8:	cmp	w9, #0x16
  4040dc:	b.hi	4045cc <ferror@plt+0x294c>  // b.pmore
  4040e0:	adrp	x12, 405000 <ferror@plt+0x3380>
  4040e4:	add	x12, x12, #0x326
  4040e8:	adr	x10, 4040fc <ferror@plt+0x247c>
  4040ec:	ldrh	w11, [x12, x9, lsl #1]
  4040f0:	add	x10, x10, x11, lsl #2
  4040f4:	mov	x20, x19
  4040f8:	br	x10
  4040fc:	ldr	x24, [sp, #16]
  404100:	mov	w1, #0x4                   	// #4
  404104:	mov	w2, #0x8000                	// #32768
  404108:	mov	x0, x24
  40410c:	bl	403740 <ferror@plt+0x1ac0>
  404110:	cbz	w0, 40430c <ferror@plt+0x268c>
  404114:	b	404638 <ferror@plt+0x29b8>
  404118:	sub	w9, w26, #0x4c
  40411c:	cmp	w9, #0xc
  404120:	b.hi	404154 <ferror@plt+0x24d4>  // b.pmore
  404124:	adrp	x12, 405000 <ferror@plt+0x3380>
  404128:	add	x12, x12, #0x30c
  40412c:	adr	x10, 404140 <ferror@plt+0x24c0>
  404130:	ldrh	w11, [x12, x9, lsl #1]
  404134:	add	x10, x10, x11, lsl #2
  404138:	mov	x20, x19
  40413c:	br	x10
  404140:	adrp	x9, 416000 <ferror@plt+0x14380>
  404144:	ldr	w8, [x9, #1192]
  404148:	and	w8, w8, #0xfffffff1
  40414c:	orr	w8, w8, #0xc
  404150:	b	4041d4 <ferror@plt+0x2554>
  404154:	cmp	w26, #0x1
  404158:	b.eq	40448c <ferror@plt+0x280c>  // b.none
  40415c:	cmp	w26, #0x42
  404160:	b.ne	4045cc <ferror@plt+0x294c>  // b.any
  404164:	adrp	x8, 416000 <ferror@plt+0x14380>
  404168:	ldr	x22, [x8, #1264]
  40416c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404170:	add	x1, x1, #0x93b
  404174:	mov	x24, x21
  404178:	mov	x0, x22
  40417c:	mov	x21, x23
  404180:	bl	401ac0 <strcmp@plt>
  404184:	cbz	w0, 4044b4 <ferror@plt+0x2834>
  404188:	adrp	x1, 405000 <ferror@plt+0x3380>
  40418c:	mov	x0, x22
  404190:	add	x1, x1, #0x2ee
  404194:	bl	4018f0 <fopen@plt>
  404198:	adrp	x26, 416000 <ferror@plt+0x14380>
  40419c:	cbz	x0, 404798 <ferror@plt+0x2b18>
  4041a0:	adrp	x9, 416000 <ferror@plt+0x14380>
  4041a4:	ldr	x8, [x26, #1288]
  4041a8:	ldr	x22, [x9, #1264]
  4041ac:	mov	x23, x0
  4041b0:	b	4044c0 <ferror@plt+0x2840>
  4041b4:	adrp	x9, 416000 <ferror@plt+0x14380>
  4041b8:	ldr	w8, [x9, #1192]
  4041bc:	and	w8, w8, #0xffffffe1
  4041c0:	orr	w8, w8, #0x2
  4041c4:	b	4041d4 <ferror@plt+0x2554>
  4041c8:	adrp	x9, 416000 <ferror@plt+0x14380>
  4041cc:	ldr	w8, [x9, #1192]
  4041d0:	orr	w8, w8, #0x1
  4041d4:	ldr	x24, [sp, #16]
  4041d8:	str	w8, [x9, #1192]
  4041dc:	b	4044fc <ferror@plt+0x287c>
  4041e0:	ldr	x19, [sp, #16]
  4041e4:	mov	w1, #0x5                   	// #5
  4041e8:	mov	w2, #0x8000                	// #32768
  4041ec:	mov	x0, x19
  4041f0:	bl	403740 <ferror@plt+0x1ac0>
  4041f4:	cbnz	w0, 404638 <ferror@plt+0x29b8>
  4041f8:	ldr	x20, [x19, #8]
  4041fc:	mov	w1, #0x5                   	// #5
  404200:	mov	w2, #0x4000                	// #16384
  404204:	mov	x0, x19
  404208:	bl	403740 <ferror@plt+0x1ac0>
  40420c:	cbnz	w0, 404638 <ferror@plt+0x29b8>
  404210:	ldr	x19, [x19, #8]
  404214:	mov	w24, wzr
  404218:	mov	w8, #0x1                   	// #1
  40421c:	b	40423c <ferror@plt+0x25bc>
  404220:	ldr	w8, [x23, #1372]
  404224:	mov	x19, xzr
  404228:	mov	x20, xzr
  40422c:	mov	w24, #0x3                   	// #3
  404230:	cmp	w8, #0x0
  404234:	mov	w8, #0x2                   	// #2
  404238:	cinc	w8, w8, ne  // ne = any
  40423c:	ldr	w9, [x23, #1372]
  404240:	adrp	x11, 416000 <ferror@plt+0x14380>
  404244:	adrp	x12, 416000 <ferror@plt+0x14380>
  404248:	ldr	w11, [x11, #1368]
  40424c:	ldr	x26, [x12, #1264]
  404250:	orr	w10, w8, #0x20
  404254:	cmp	w9, #0x0
  404258:	csel	w8, w10, w8, eq  // eq = none
  40425c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404260:	orr	w9, w8, #0x40
  404264:	cmp	w11, #0x0
  404268:	mov	x0, x26
  40426c:	add	x1, x1, #0x93b
  404270:	str	w22, [sp, #12]
  404274:	mov	x22, x21
  404278:	mov	x28, x23
  40427c:	csel	w21, w8, w9, eq  // eq = none
  404280:	bl	401ac0 <strcmp@plt>
  404284:	cbz	w0, 4042a8 <ferror@plt+0x2628>
  404288:	adrp	x1, 405000 <ferror@plt+0x3380>
  40428c:	mov	x0, x26
  404290:	add	x1, x1, #0x2ee
  404294:	bl	4018f0 <fopen@plt>
  404298:	mov	x26, x0
  40429c:	adrp	x23, 416000 <ferror@plt+0x14380>
  4042a0:	cbnz	x0, 4042b0 <ferror@plt+0x2630>
  4042a4:	b	404798 <ferror@plt+0x2b18>
  4042a8:	adrp	x23, 416000 <ferror@plt+0x14380>
  4042ac:	ldr	x26, [x23, #1288]
  4042b0:	ldr	x1, [sp, #16]
  4042b4:	sub	x4, x29, #0x8
  4042b8:	mov	x0, x26
  4042bc:	mov	w2, w24
  4042c0:	mov	w3, w21
  4042c4:	mov	x5, xzr
  4042c8:	stur	wzr, [x29, #-8]
  4042cc:	bl	40348c <ferror@plt+0x180c>
  4042d0:	ldr	x8, [x23, #1288]
  4042d4:	mov	w23, w0
  4042d8:	cmp	x26, x8
  4042dc:	b.eq	4042e8 <ferror@plt+0x2668>  // b.none
  4042e0:	mov	x0, x26
  4042e4:	bl	4018e0 <fclose@plt>
  4042e8:	ldr	x24, [sp, #16]
  4042ec:	cbz	w23, 40440c <ferror@plt+0x278c>
  4042f0:	b	4046ac <ferror@plt+0x2a2c>
  4042f4:	ldr	x24, [sp, #16]
  4042f8:	adrp	x8, 416000 <ferror@plt+0x14380>
  4042fc:	mov	w9, #0x1                   	// #1
  404300:	str	w9, [x8, #1368]
  404304:	b	4044fc <ferror@plt+0x287c>
  404308:	ldr	x24, [sp, #16]
  40430c:	mov	w1, #0x5                   	// #5
  404310:	mov	w2, #0x4000                	// #16384
  404314:	mov	x0, x24
  404318:	bl	403740 <ferror@plt+0x1ac0>
  40431c:	cbz	w0, 4044fc <ferror@plt+0x287c>
  404320:	b	404638 <ferror@plt+0x29b8>
  404324:	ldr	x24, [sp, #16]
  404328:	adrp	x8, 416000 <ferror@plt+0x14380>
  40432c:	mov	w9, #0xffffffff            	// #-1
  404330:	str	w9, [x8, #1380]
  404334:	b	4044fc <ferror@plt+0x287c>
  404338:	ldr	x24, [sp, #16]
  40433c:	mov	w8, #0x1                   	// #1
  404340:	adrp	x9, 416000 <ferror@plt+0x14380>
  404344:	str	w8, [x9, #1380]
  404348:	b	4044fc <ferror@plt+0x287c>
  40434c:	ldr	x19, [sp, #16]
  404350:	mov	w1, #0x5                   	// #5
  404354:	mov	w2, #0x8000                	// #32768
  404358:	mov	x0, x19
  40435c:	bl	403740 <ferror@plt+0x1ac0>
  404360:	cbnz	w0, 404638 <ferror@plt+0x29b8>
  404364:	ldr	x20, [x19, #8]
  404368:	mov	w1, #0x5                   	// #5
  40436c:	mov	w2, #0x4000                	// #16384
  404370:	mov	x0, x19
  404374:	bl	403740 <ferror@plt+0x1ac0>
  404378:	cbnz	w0, 404638 <ferror@plt+0x29b8>
  40437c:	ldr	x19, [x19, #8]
  404380:	mov	w24, wzr
  404384:	mov	w8, #0x1                   	// #1
  404388:	b	4043bc <ferror@plt+0x273c>
  40438c:	ldr	x24, [sp, #16]
  404390:	mov	w8, #0x1                   	// #1
  404394:	adrp	x9, 416000 <ferror@plt+0x14380>
  404398:	str	w8, [x9, #1392]
  40439c:	b	4044fc <ferror@plt+0x287c>
  4043a0:	ldr	w8, [x23, #1372]
  4043a4:	mov	x19, xzr
  4043a8:	mov	x20, xzr
  4043ac:	mov	w24, #0x3                   	// #3
  4043b0:	cmp	w8, #0x0
  4043b4:	mov	w8, #0x2                   	// #2
  4043b8:	cinc	w8, w8, ne  // ne = any
  4043bc:	ldr	w9, [x23, #1372]
  4043c0:	adrp	x11, 416000 <ferror@plt+0x14380>
  4043c4:	ldr	w11, [x11, #1368]
  4043c8:	adrp	x12, 416000 <ferror@plt+0x14380>
  4043cc:	orr	w10, w8, #0x20
  4043d0:	ldr	x1, [x12, #1264]
  4043d4:	cmp	w9, #0x0
  4043d8:	ldr	x0, [sp, #16]
  4043dc:	csel	w8, w10, w8, eq  // eq = none
  4043e0:	orr	w9, w8, #0x40
  4043e4:	cmp	w11, #0x0
  4043e8:	csel	w4, w8, w9, eq  // eq = none
  4043ec:	sub	x2, x29, #0x4
  4043f0:	mov	w3, w24
  4043f4:	str	w22, [sp, #12]
  4043f8:	mov	x22, x21
  4043fc:	mov	x28, x23
  404400:	mov	x24, x0
  404404:	bl	402fc4 <ferror@plt+0x1344>
  404408:	cbnz	w0, 404724 <ferror@plt+0x2aa4>
  40440c:	cbz	x20, 404438 <ferror@plt+0x27b8>
  404410:	ldr	x8, [x20, #24]
  404414:	cbz	x8, 40442c <ferror@plt+0x27ac>
  404418:	ldr	w9, [x8, #4]
  40441c:	cmp	w9, #0x8, lsl #12
  404420:	b.eq	404438 <ferror@plt+0x27b8>  // b.none
  404424:	ldr	x8, [x8, #24]
  404428:	cbnz	x8, 404418 <ferror@plt+0x2798>
  40442c:	mov	x0, x24
  404430:	mov	x1, x20
  404434:	bl	403810 <ferror@plt+0x1b90>
  404438:	cbz	x19, 404478 <ferror@plt+0x27f8>
  40443c:	ldr	x8, [x19, #24]
  404440:	mov	x21, x22
  404444:	ldr	w22, [sp, #12]
  404448:	mov	x23, x28
  40444c:	adrp	x28, 416000 <ferror@plt+0x14380>
  404450:	cbz	x8, 404468 <ferror@plt+0x27e8>
  404454:	ldr	w9, [x8, #4]
  404458:	cmp	w9, #0x4, lsl #12
  40445c:	b.eq	4044fc <ferror@plt+0x287c>  // b.none
  404460:	ldr	x8, [x8, #24]
  404464:	cbnz	x8, 404454 <ferror@plt+0x27d4>
  404468:	mov	x0, x24
  40446c:	mov	x1, x19
  404470:	bl	403810 <ferror@plt+0x1b90>
  404474:	b	4044fc <ferror@plt+0x287c>
  404478:	mov	x21, x22
  40447c:	ldr	w22, [sp, #12]
  404480:	mov	x23, x28
  404484:	adrp	x28, 416000 <ferror@plt+0x14380>
  404488:	b	4044fc <ferror@plt+0x287c>
  40448c:	ldr	x24, [sp, #16]
  404490:	mov	x0, x24
  404494:	bl	4036fc <ferror@plt+0x1a7c>
  404498:	cbnz	w0, 4045cc <ferror@plt+0x294c>
  40449c:	adrp	x8, 416000 <ferror@plt+0x14380>
  4044a0:	ldr	x0, [x8, #1264]
  4044a4:	mov	x1, x24
  4044a8:	bl	403e70 <ferror@plt+0x21f0>
  4044ac:	mov	w22, w0
  4044b0:	b	4044f8 <ferror@plt+0x2878>
  4044b4:	adrp	x26, 416000 <ferror@plt+0x14380>
  4044b8:	ldr	x8, [x26, #1288]
  4044bc:	mov	x23, x8
  4044c0:	cmp	x23, x8
  4044c4:	csel	x1, xzr, x22, eq  // eq = none
  4044c8:	mov	x0, x23
  4044cc:	bl	40389c <ferror@plt+0x1c1c>
  4044d0:	ldr	x8, [x26, #1288]
  4044d4:	mov	w22, w0
  4044d8:	cmp	x23, x8
  4044dc:	b.eq	4044e8 <ferror@plt+0x2868>  // b.none
  4044e0:	mov	x0, x23
  4044e4:	bl	4018e0 <fclose@plt>
  4044e8:	cbnz	w22, 404678 <ferror@plt+0x29f8>
  4044ec:	mov	x23, x21
  4044f0:	mov	x21, x24
  4044f4:	ldr	x24, [sp, #16]
  4044f8:	mov	w25, #0x1                   	// #1
  4044fc:	ldr	x2, [x28, #1384]
  404500:	adrp	x3, 416000 <ferror@plt+0x14380>
  404504:	mov	w0, w27
  404508:	mov	x1, x21
  40450c:	add	x3, x3, #0x248
  404510:	mov	x4, xzr
  404514:	bl	401ab0 <getopt_long@plt>
  404518:	mov	w26, w0
  40451c:	cmn	w0, #0x1
  404520:	b.ne	404094 <ferror@plt+0x2414>  // b.any
  404524:	b	404530 <ferror@plt+0x28b0>
  404528:	mov	w25, wzr
  40452c:	mov	w22, wzr
  404530:	adrp	x23, 416000 <ferror@plt+0x14380>
  404534:	ldr	w8, [x23, #1272]
  404538:	cmp	w8, w27
  40453c:	b.ge	40457c <ferror@plt+0x28fc>  // b.tcont
  404540:	cbz	x24, 4045c0 <ferror@plt+0x2940>
  404544:	mov	x0, x24
  404548:	bl	4036fc <ferror@plt+0x1a7c>
  40454c:	cbnz	w0, 4045c8 <ferror@plt+0x2948>
  404550:	ldrsw	x8, [x23, #1272]
  404554:	mov	x1, x24
  404558:	add	w9, w8, #0x1
  40455c:	str	w9, [x23, #1272]
  404560:	ldr	x0, [x21, x8, lsl #3]
  404564:	bl	403e70 <ferror@plt+0x21f0>
  404568:	ldr	w8, [x23, #1272]
  40456c:	cmp	w8, w27
  404570:	b.lt	404540 <ferror@plt+0x28c0>  // b.tstop
  404574:	mov	w22, w0
  404578:	b	404680 <ferror@plt+0x2a00>
  40457c:	str	x24, [sp, #16]
  404580:	cbnz	w25, 404678 <ferror@plt+0x29f8>
  404584:	b	4045cc <ferror@plt+0x294c>
  404588:	adrp	x1, 405000 <ferror@plt+0x3380>
  40458c:	adrp	x8, 405000 <ferror@plt+0x3380>
  404590:	add	x1, x1, #0x979
  404594:	add	x8, x8, #0x965
  404598:	b	403ffc <ferror@plt+0x237c>
  40459c:	bl	403d84 <ferror@plt+0x2104>
  4045a0:	b	4045b8 <ferror@plt+0x2938>
  4045a4:	adrp	x8, 416000 <ferror@plt+0x14380>
  4045a8:	ldr	x1, [x8, #1352]
  4045ac:	adrp	x0, 405000 <ferror@plt+0x3380>
  4045b0:	add	x0, x0, #0xa70
  4045b4:	bl	401be0 <printf@plt>
  4045b8:	mov	w22, wzr
  4045bc:	b	404678 <ferror@plt+0x29f8>
  4045c0:	str	xzr, [sp, #16]
  4045c4:	b	4045cc <ferror@plt+0x294c>
  4045c8:	str	x24, [sp, #16]
  4045cc:	adrp	x21, 416000 <ferror@plt+0x14380>
  4045d0:	ldr	x20, [x21, #1256]
  4045d4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4045d8:	add	x1, x1, #0x4dc
  4045dc:	mov	w2, #0x5                   	// #5
  4045e0:	mov	x0, xzr
  4045e4:	bl	401bc0 <dcgettext@plt>
  4045e8:	adrp	x22, 416000 <ferror@plt+0x14380>
  4045ec:	adrp	x8, 416000 <ferror@plt+0x14380>
  4045f0:	ldr	x2, [x22, #1352]
  4045f4:	ldr	x3, [x8, #1360]
  4045f8:	mov	x1, x0
  4045fc:	mov	x0, x20
  404600:	bl	401c40 <fprintf@plt>
  404604:	ldr	x20, [x21, #1256]
  404608:	adrp	x1, 405000 <ferror@plt+0x3380>
  40460c:	add	x1, x1, #0xa7b
  404610:	mov	w2, #0x5                   	// #5
  404614:	mov	x0, xzr
  404618:	bl	401bc0 <dcgettext@plt>
  40461c:	ldr	x2, [x22, #1352]
  404620:	mov	x1, x0
  404624:	mov	x0, x20
  404628:	bl	401c40 <fprintf@plt>
  40462c:	mov	w22, #0x2                   	// #2
  404630:	b	404678 <ferror@plt+0x29f8>
  404634:	str	xzr, [sp, #16]
  404638:	adrp	x22, 416000 <ferror@plt+0x14380>
  40463c:	b	404644 <ferror@plt+0x29c4>
  404640:	str	xzr, [sp, #16]
  404644:	adrp	x8, 416000 <ferror@plt+0x14380>
  404648:	ldr	x20, [x8, #1256]
  40464c:	ldr	x21, [x22, #1352]
  404650:	bl	401bf0 <__errno_location@plt>
  404654:	ldr	w0, [x0]
  404658:	bl	401a40 <strerror@plt>
  40465c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404660:	mov	x3, x0
  404664:	add	x1, x1, #0x238
  404668:	mov	x0, x20
  40466c:	mov	x2, x21
  404670:	bl	401c40 <fprintf@plt>
  404674:	mov	w22, #0x1                   	// #1
  404678:	ldr	x24, [sp, #16]
  40467c:	cbz	x24, 404688 <ferror@plt+0x2a08>
  404680:	mov	x0, x24
  404684:	bl	4036b8 <ferror@plt+0x1a38>
  404688:	mov	w0, w22
  40468c:	ldp	x20, x19, [sp, #112]
  404690:	ldp	x22, x21, [sp, #96]
  404694:	ldp	x24, x23, [sp, #80]
  404698:	ldp	x26, x25, [sp, #64]
  40469c:	ldp	x28, x27, [sp, #48]
  4046a0:	ldp	x29, x30, [sp, #32]
  4046a4:	add	sp, sp, #0x80
  4046a8:	ret
  4046ac:	bl	401bf0 <__errno_location@plt>
  4046b0:	ldr	w8, [x0]
  4046b4:	mov	x21, x0
  4046b8:	cbnz	w8, 4046c4 <ferror@plt+0x2a44>
  4046bc:	mov	w8, #0x16                  	// #22
  4046c0:	str	w8, [x21]
  4046c4:	adrp	x8, 416000 <ferror@plt+0x14380>
  4046c8:	ldr	x8, [x8, #1288]
  4046cc:	adrp	x9, 416000 <ferror@plt+0x14380>
  4046d0:	ldr	x20, [x9, #1256]
  4046d4:	adrp	x22, 416000 <ferror@plt+0x14380>
  4046d8:	cmp	x26, x8
  4046dc:	b.ne	40481c <ferror@plt+0x2b9c>  // b.any
  4046e0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4046e4:	add	x1, x1, #0xa4b
  4046e8:	mov	w2, #0x5                   	// #5
  4046ec:	mov	x0, xzr
  4046f0:	bl	401bc0 <dcgettext@plt>
  4046f4:	ldr	w8, [x21]
  4046f8:	ldr	x22, [x22, #1352]
  4046fc:	mov	x21, x0
  404700:	mov	w0, w8
  404704:	bl	401a40 <strerror@plt>
  404708:	ldur	w4, [x29, #-8]
  40470c:	mov	x3, x0
  404710:	mov	x0, x20
  404714:	mov	x1, x21
  404718:	mov	x2, x22
  40471c:	bl	401c40 <fprintf@plt>
  404720:	b	40462c <ferror@plt+0x29ac>
  404724:	ldur	w20, [x29, #-4]
  404728:	tbnz	w20, #31, 4047e4 <ferror@plt+0x2b64>
  40472c:	adrp	x8, 416000 <ferror@plt+0x14380>
  404730:	ldr	x0, [x8, #1264]
  404734:	bl	401840 <strlen@plt>
  404738:	cmp	x0, x20
  40473c:	b.ls	4047e4 <ferror@plt+0x2b64>  // b.plast
  404740:	adrp	x8, 416000 <ferror@plt+0x14380>
  404744:	ldr	x20, [x8, #1256]
  404748:	adrp	x1, 405000 <ferror@plt+0x3380>
  40474c:	add	x1, x1, #0xa07
  404750:	mov	w2, #0x5                   	// #5
  404754:	mov	x0, xzr
  404758:	bl	401bc0 <dcgettext@plt>
  40475c:	adrp	x8, 416000 <ferror@plt+0x14380>
  404760:	ldr	x21, [x8, #1352]
  404764:	mov	x22, x0
  404768:	bl	401bf0 <__errno_location@plt>
  40476c:	ldr	w0, [x0]
  404770:	bl	401a40 <strerror@plt>
  404774:	ldur	w8, [x29, #-4]
  404778:	mov	x4, x0
  40477c:	mov	x0, x20
  404780:	mov	x1, x22
  404784:	add	w5, w8, #0x1
  404788:	mov	x2, x21
  40478c:	mov	w3, w26
  404790:	bl	401c40 <fprintf@plt>
  404794:	b	40462c <ferror@plt+0x29ac>
  404798:	adrp	x8, 416000 <ferror@plt+0x14380>
  40479c:	ldr	x21, [x8, #1256]
  4047a0:	adrp	x8, 416000 <ferror@plt+0x14380>
  4047a4:	adrp	x9, 416000 <ferror@plt+0x14380>
  4047a8:	ldr	x0, [x8, #1264]
  4047ac:	ldr	x20, [x9, #1352]
  4047b0:	bl	403d20 <ferror@plt+0x20a0>
  4047b4:	mov	x22, x0
  4047b8:	bl	401bf0 <__errno_location@plt>
  4047bc:	ldr	w0, [x0]
  4047c0:	bl	401a40 <strerror@plt>
  4047c4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4047c8:	mov	x4, x0
  4047cc:	add	x1, x1, #0x234
  4047d0:	mov	x0, x21
  4047d4:	mov	x2, x20
  4047d8:	mov	x3, x22
  4047dc:	bl	401c40 <fprintf@plt>
  4047e0:	b	40462c <ferror@plt+0x29ac>
  4047e4:	adrp	x8, 416000 <ferror@plt+0x14380>
  4047e8:	ldr	x20, [x8, #1256]
  4047ec:	adrp	x1, 405000 <ferror@plt+0x3380>
  4047f0:	add	x1, x1, #0x9ec
  4047f4:	mov	w2, #0x5                   	// #5
  4047f8:	mov	x0, xzr
  4047fc:	bl	401bc0 <dcgettext@plt>
  404800:	adrp	x8, 416000 <ferror@plt+0x14380>
  404804:	ldr	x2, [x8, #1352]
  404808:	mov	x1, x0
  40480c:	mov	x0, x20
  404810:	mov	w3, w26
  404814:	bl	401c40 <fprintf@plt>
  404818:	b	40462c <ferror@plt+0x29ac>
  40481c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404820:	add	x1, x1, #0xa2d
  404824:	mov	w2, #0x5                   	// #5
  404828:	mov	x0, xzr
  40482c:	bl	401bc0 <dcgettext@plt>
  404830:	ldr	w8, [x21]
  404834:	ldr	x22, [x22, #1352]
  404838:	mov	x21, x0
  40483c:	mov	w0, w8
  404840:	bl	401a40 <strerror@plt>
  404844:	adrp	x8, 416000 <ferror@plt+0x14380>
  404848:	ldr	x8, [x8, #1264]
  40484c:	ldur	w23, [x29, #-8]
  404850:	mov	x24, x0
  404854:	mov	x0, x8
  404858:	bl	403d20 <ferror@plt+0x20a0>
  40485c:	mov	x5, x0
  404860:	mov	x0, x20
  404864:	mov	x1, x21
  404868:	mov	x2, x22
  40486c:	mov	x3, x24
  404870:	mov	w4, w23
  404874:	bl	401c40 <fprintf@plt>
  404878:	b	40462c <ferror@plt+0x29ac>
  40487c:	stp	x29, x30, [sp, #-80]!
  404880:	stp	x24, x23, [sp, #32]
  404884:	adrp	x24, 416000 <ferror@plt+0x14380>
  404888:	stp	x22, x21, [sp, #48]
  40488c:	ldr	x22, [x24, #1304]
  404890:	stp	x20, x19, [sp, #64]
  404894:	mov	x19, x0
  404898:	str	x25, [sp, #16]
  40489c:	mov	x29, sp
  4048a0:	cbz	x22, 404978 <ferror@plt+0x2cf8>
  4048a4:	adrp	x25, 416000 <ferror@plt+0x14380>
  4048a8:	ldr	w1, [x25, #1312]
  4048ac:	mov	x0, x22
  4048b0:	mov	x2, x19
  4048b4:	bl	401c50 <fgets@plt>
  4048b8:	cbz	x0, 4049a4 <ferror@plt+0x2d24>
  4048bc:	adrp	x20, 416000 <ferror@plt+0x14380>
  4048c0:	adrp	x21, 416000 <ferror@plt+0x14380>
  4048c4:	add	x20, x20, #0x520
  4048c8:	add	x21, x21, #0x518
  4048cc:	mov	x0, x22
  4048d0:	bl	401840 <strlen@plt>
  4048d4:	ldr	x9, [x24, #1304]
  4048d8:	add	x8, x22, x0
  4048dc:	cmp	x8, x9
  4048e0:	b.ls	40491c <ferror@plt+0x2c9c>  // b.plast
  4048e4:	mov	w22, wzr
  4048e8:	mov	x9, x8
  4048ec:	ldrb	w10, [x9, #-1]!
  4048f0:	cmp	w10, #0xd
  4048f4:	b.eq	404900 <ferror@plt+0x2c80>  // b.none
  4048f8:	cmp	w10, #0xa
  4048fc:	b.ne	404920 <ferror@plt+0x2ca0>  // b.any
  404900:	sturb	wzr, [x8, #-1]
  404904:	ldr	x8, [x24, #1304]
  404908:	mov	w22, #0x1                   	// #1
  40490c:	cmp	x9, x8
  404910:	mov	x8, x9
  404914:	b.hi	4048ec <ferror@plt+0x2c6c>  // b.pmore
  404918:	b	404920 <ferror@plt+0x2ca0>
  40491c:	mov	w22, wzr
  404920:	mov	x0, x19
  404924:	bl	401a90 <feof@plt>
  404928:	orr	w8, w0, w22
  40492c:	cbnz	w8, 4049a0 <ferror@plt+0x2d20>
  404930:	ldr	x8, [x20]
  404934:	mov	x0, x21
  404938:	mov	x1, x20
  40493c:	lsl	x2, x8, #1
  404940:	bl	4050dc <ferror@plt+0x345c>
  404944:	cbnz	w0, 404998 <ferror@plt+0x2d18>
  404948:	ldr	x23, [x24, #1304]
  40494c:	mov	x0, x23
  404950:	bl	401840 <strlen@plt>
  404954:	ldr	w8, [x25, #1312]
  404958:	add	x22, x23, x0
  40495c:	mov	x0, x22
  404960:	mov	x2, x19
  404964:	sub	w8, w8, w22
  404968:	add	w1, w8, w23
  40496c:	bl	401c50 <fgets@plt>
  404970:	cbnz	x0, 4048cc <ferror@plt+0x2c4c>
  404974:	b	4049a4 <ferror@plt+0x2d24>
  404978:	bl	401a10 <getpagesize@plt>
  40497c:	sxtw	x2, w0
  404980:	adrp	x0, 416000 <ferror@plt+0x14380>
  404984:	adrp	x1, 416000 <ferror@plt+0x14380>
  404988:	add	x0, x0, #0x518
  40498c:	add	x1, x1, #0x520
  404990:	bl	4050dc <ferror@plt+0x345c>
  404994:	cbz	w0, 4049bc <ferror@plt+0x2d3c>
  404998:	mov	x0, xzr
  40499c:	b	4049a4 <ferror@plt+0x2d24>
  4049a0:	ldr	x0, [x24, #1304]
  4049a4:	ldp	x20, x19, [sp, #64]
  4049a8:	ldp	x22, x21, [sp, #48]
  4049ac:	ldp	x24, x23, [sp, #32]
  4049b0:	ldr	x25, [sp, #16]
  4049b4:	ldp	x29, x30, [sp], #80
  4049b8:	ret
  4049bc:	ldr	x22, [x24, #1304]
  4049c0:	b	4048a4 <ferror@plt+0x2c24>
  4049c4:	stp	x29, x30, [sp, #-80]!
  4049c8:	stp	x20, x19, [sp, #64]
  4049cc:	mov	x19, x0
  4049d0:	stp	x26, x25, [sp, #16]
  4049d4:	stp	x24, x23, [sp, #32]
  4049d8:	stp	x22, x21, [sp, #48]
  4049dc:	mov	x29, sp
  4049e0:	cbz	x0, 404ae0 <ferror@plt+0x2e60>
  4049e4:	mov	x20, x1
  4049e8:	mov	x21, xzr
  4049ec:	mov	x22, x19
  4049f0:	ldrb	w1, [x22]
  4049f4:	cmp	w1, #0x5c
  4049f8:	b.eq	404a0c <ferror@plt+0x2d8c>  // b.none
  4049fc:	cbz	w1, 404a18 <ferror@plt+0x2d98>
  404a00:	mov	x0, x20
  404a04:	bl	401b40 <strchr@plt>
  404a08:	cbz	x0, 404a10 <ferror@plt+0x2d90>
  404a0c:	add	x21, x21, #0x1
  404a10:	add	x22, x22, #0x1
  404a14:	b	4049f0 <ferror@plt+0x2d70>
  404a18:	cbz	x21, 404ae0 <ferror@plt+0x2e60>
  404a1c:	add	x8, x21, x21, lsl #1
  404a20:	sub	x9, x22, x19
  404a24:	add	x8, x9, x8
  404a28:	adrp	x0, 416000 <ferror@plt+0x14380>
  404a2c:	adrp	x1, 416000 <ferror@plt+0x14380>
  404a30:	add	x2, x8, #0x1
  404a34:	add	x0, x0, #0x528
  404a38:	add	x1, x1, #0x530
  404a3c:	bl	4050dc <ferror@plt+0x345c>
  404a40:	cbz	w0, 404a4c <ferror@plt+0x2dcc>
  404a44:	mov	x19, xzr
  404a48:	b	404ae0 <ferror@plt+0x2e60>
  404a4c:	adrp	x22, 416000 <ferror@plt+0x14380>
  404a50:	ldrb	w26, [x19]
  404a54:	ldr	x23, [x22, #1320]
  404a58:	cbz	w26, 404ad8 <ferror@plt+0x2e58>
  404a5c:	mov	w24, #0x5c5c                	// #23644
  404a60:	mov	w25, #0x5c                  	// #92
  404a64:	and	w21, w26, #0xff
  404a68:	mov	x0, x20
  404a6c:	mov	w1, w21
  404a70:	bl	401b40 <strchr@plt>
  404a74:	cbz	x0, 404ab4 <ferror@plt+0x2e34>
  404a78:	strb	w25, [x23]
  404a7c:	ldrb	w8, [x19]
  404a80:	mov	w9, #0x30                  	// #48
  404a84:	lsr	w8, w8, #6
  404a88:	orr	w8, w8, #0x30
  404a8c:	strb	w8, [x23, #1]
  404a90:	ldrb	w8, [x19]
  404a94:	bfxil	w9, w8, #3, #3
  404a98:	strb	w9, [x23, #2]
  404a9c:	ldrb	w8, [x19]
  404aa0:	mov	w9, #0x30                  	// #48
  404aa4:	bfxil	w9, w8, #0, #3
  404aa8:	add	x8, x23, #0x4
  404aac:	strb	w9, [x23, #3]
  404ab0:	b	404acc <ferror@plt+0x2e4c>
  404ab4:	cmp	w21, #0x5c
  404ab8:	b.ne	404ac4 <ferror@plt+0x2e44>  // b.any
  404abc:	strh	w24, [x23], #2
  404ac0:	b	404ad0 <ferror@plt+0x2e50>
  404ac4:	add	x8, x23, #0x1
  404ac8:	strb	w26, [x23]
  404acc:	mov	x23, x8
  404ad0:	ldrb	w26, [x19, #1]!
  404ad4:	cbnz	w26, 404a64 <ferror@plt+0x2de4>
  404ad8:	strb	wzr, [x23]
  404adc:	ldr	x19, [x22, #1320]
  404ae0:	mov	x0, x19
  404ae4:	ldp	x20, x19, [sp, #64]
  404ae8:	ldp	x22, x21, [sp, #48]
  404aec:	ldp	x24, x23, [sp, #32]
  404af0:	ldp	x26, x25, [sp, #16]
  404af4:	ldp	x29, x30, [sp], #80
  404af8:	ret
  404afc:	cbz	x0, 404ba4 <ferror@plt+0x2f24>
  404b00:	mov	x8, x0
  404b04:	ldrb	w10, [x8]
  404b08:	cbz	w10, 404ba4 <ferror@plt+0x2f24>
  404b0c:	cmp	w10, #0x5c
  404b10:	b.eq	404b1c <ferror@plt+0x2e9c>  // b.none
  404b14:	add	x8, x8, #0x1
  404b18:	b	404b04 <ferror@plt+0x2e84>
  404b1c:	mov	x9, x8
  404b20:	and	w11, w10, #0xff
  404b24:	cmp	w11, #0x5c
  404b28:	b.ne	404b8c <ferror@plt+0x2f0c>  // b.any
  404b2c:	mov	x11, x8
  404b30:	ldrb	w12, [x11, #1]!
  404b34:	and	w13, w12, #0xf8
  404b38:	cmp	w13, #0x30
  404b3c:	b.ne	404b7c <ferror@plt+0x2efc>  // b.any
  404b40:	ldrb	w13, [x8, #2]
  404b44:	and	w14, w13, #0xf8
  404b48:	cmp	w14, #0x30
  404b4c:	b.ne	404b7c <ferror@plt+0x2efc>  // b.any
  404b50:	mov	x14, x8
  404b54:	ldrb	w15, [x14, #3]!
  404b58:	and	w16, w15, #0xf8
  404b5c:	cmp	w16, #0x30
  404b60:	b.ne	404b7c <ferror@plt+0x2efc>  // b.any
  404b64:	lsl	w8, w12, #6
  404b68:	add	w8, w8, w13, lsl #3
  404b6c:	add	w8, w8, w15
  404b70:	add	w10, w8, #0x50
  404b74:	mov	x8, x14
  404b78:	b	404b8c <ferror@plt+0x2f0c>
  404b7c:	cmp	w12, #0x5c
  404b80:	b.ne	404b8c <ferror@plt+0x2f0c>  // b.any
  404b84:	mov	w10, #0x5c                  	// #92
  404b88:	mov	x8, x11
  404b8c:	strb	w10, [x9]
  404b90:	ldrb	w10, [x8], #1
  404b94:	cbz	w10, 404ba4 <ferror@plt+0x2f24>
  404b98:	ldrb	w10, [x8]
  404b9c:	add	x9, x9, #0x1
  404ba0:	b	404b20 <ferror@plt+0x2ea0>
  404ba4:	ret
  404ba8:	stp	x29, x30, [sp, #-64]!
  404bac:	stp	x28, x23, [sp, #16]
  404bb0:	stp	x22, x21, [sp, #32]
  404bb4:	stp	x20, x19, [sp, #48]
  404bb8:	mov	x29, sp
  404bbc:	sub	sp, sp, #0x1, lsl #12
  404bc0:	mov	x19, x4
  404bc4:	mov	x20, x3
  404bc8:	mov	w22, w1
  404bcc:	mov	x21, x0
  404bd0:	adrp	x23, 416000 <ferror@plt+0x14380>
  404bd4:	str	w2, [x23, #1336]
  404bd8:	cbnz	w2, 404c08 <ferror@plt+0x2f88>
  404bdc:	mov	w8, #0x1                   	// #1
  404be0:	mov	x1, sp
  404be4:	mov	w0, #0x7                   	// #7
  404be8:	str	w8, [x23, #1336]
  404bec:	bl	401b60 <getrlimit@plt>
  404bf0:	cbnz	w0, 404c08 <ferror@plt+0x2f88>
  404bf4:	ldr	x8, [sp]
  404bf8:	cmp	x8, #0x2
  404bfc:	b.cc	404c08 <ferror@plt+0x2f88>  // b.lo, b.ul, b.last
  404c00:	lsr	x8, x8, #1
  404c04:	str	w8, [x23, #1336]
  404c08:	mov	x0, x21
  404c0c:	bl	401840 <strlen@plt>
  404c10:	cmp	x0, #0x1, lsl #12
  404c14:	b.cc	404c3c <ferror@plt+0x2fbc>  // b.lo, b.ul, b.last
  404c18:	bl	401bf0 <__errno_location@plt>
  404c1c:	mov	w8, #0x24                  	// #36
  404c20:	str	w8, [x0]
  404c24:	mov	w2, #0x400                 	// #1024
  404c28:	mov	x0, x21
  404c2c:	mov	x1, xzr
  404c30:	mov	x3, x19
  404c34:	blr	x20
  404c38:	b	404c60 <ferror@plt+0x2fe0>
  404c3c:	mov	x0, sp
  404c40:	mov	x1, x21
  404c44:	bl	401b50 <strcpy@plt>
  404c48:	mov	x0, sp
  404c4c:	mov	w1, w22
  404c50:	mov	x2, x20
  404c54:	mov	x3, x19
  404c58:	mov	w4, wzr
  404c5c:	bl	404c78 <ferror@plt+0x2ff8>
  404c60:	add	sp, sp, #0x1, lsl #12
  404c64:	ldp	x20, x19, [sp, #48]
  404c68:	ldp	x22, x21, [sp, #32]
  404c6c:	ldp	x28, x23, [sp, #16]
  404c70:	ldp	x29, x30, [sp], #64
  404c74:	ret
  404c78:	sub	sp, sp, #0x120
  404c7c:	stp	x26, x25, [sp, #224]
  404c80:	stp	x24, x23, [sp, #240]
  404c84:	stp	x22, x21, [sp, #256]
  404c88:	stp	x20, x19, [sp, #272]
  404c8c:	mov	w25, w4
  404c90:	mov	x20, x3
  404c94:	mov	x19, x2
  404c98:	mov	w23, w1
  404c9c:	mov	x21, x0
  404ca0:	stp	x29, x30, [sp, #192]
  404ca4:	stp	x28, x27, [sp, #208]
  404ca8:	add	x29, sp, #0xc0
  404cac:	tbnz	w1, #2, 404cd0 <ferror@plt+0x3050>
  404cb0:	mov	w8, #0xa                   	// #10
  404cb4:	and	w8, w23, w8
  404cb8:	cmp	w8, #0x8
  404cbc:	cset	w8, eq  // eq = none
  404cc0:	cmp	w25, #0x0
  404cc4:	cset	w9, eq  // eq = none
  404cc8:	and	w27, w8, w9
  404ccc:	b	404cd4 <ferror@plt+0x3054>
  404cd0:	mov	w27, #0x1                   	// #1
  404cd4:	orr	w8, w23, #0x100
  404cd8:	cmp	w25, #0x0
  404cdc:	add	x1, sp, #0x8
  404ce0:	mov	x0, x21
  404ce4:	csel	w22, w8, w23, eq  // eq = none
  404ce8:	bl	4051e0 <ferror@plt+0x3560>
  404cec:	cbz	w0, 404d0c <ferror@plt+0x308c>
  404cf0:	orr	w2, w22, #0x400
  404cf4:	mov	x0, x21
  404cf8:	mov	x1, xzr
  404cfc:	mov	x3, x20
  404d00:	blr	x19
  404d04:	mov	w24, w0
  404d08:	b	405068 <ferror@plt+0x33e8>
  404d0c:	ldr	w8, [sp, #24]
  404d10:	and	w8, w8, #0xf000
  404d14:	cmp	w8, #0x4, lsl #12
  404d18:	b.eq	404d48 <ferror@plt+0x30c8>  // b.none
  404d1c:	cmp	w8, #0xa, lsl #12
  404d20:	b.ne	404d5c <ferror@plt+0x30dc>  // b.any
  404d24:	orr	w24, w22, #0x200
  404d28:	tbnz	w22, #3, 404e00 <ferror@plt+0x3180>
  404d2c:	mov	w8, #0x110                 	// #272
  404d30:	and	w8, w22, w8
  404d34:	cmp	w8, #0x110
  404d38:	b.eq	404e00 <ferror@plt+0x3180>  // b.none
  404d3c:	str	wzr, [sp, #4]
  404d40:	mov	w22, w24
  404d44:	b	404d60 <ferror@plt+0x30e0>
  404d48:	ldp	x28, x26, [sp, #8]
  404d4c:	mov	w8, #0x1                   	// #1
  404d50:	str	w8, [sp, #4]
  404d54:	stp	x28, x26, [x29, #-40]
  404d58:	b	404d60 <ferror@plt+0x30e0>
  404d5c:	str	wzr, [sp, #4]
  404d60:	add	x1, sp, #0x8
  404d64:	mov	x0, x21
  404d68:	mov	w2, w22
  404d6c:	mov	x3, x20
  404d70:	blr	x19
  404d74:	mov	w24, w0
  404d78:	tbz	w22, #0, 405068 <ferror@plt+0x33e8>
  404d7c:	tbnz	w22, #9, 404d94 <ferror@plt+0x3114>
  404d80:	ldr	w8, [sp, #24]
  404d84:	and	w8, w8, #0xf000
  404d88:	cmp	w8, #0x4, lsl #12
  404d8c:	b.eq	404d98 <ferror@plt+0x3118>  // b.none
  404d90:	b	405068 <ferror@plt+0x33e8>
  404d94:	cbz	w27, 405068 <ferror@plt+0x33e8>
  404d98:	ldr	w8, [sp, #4]
  404d9c:	cbz	w8, 404dd4 <ferror@plt+0x3154>
  404da0:	adrp	x8, 416000 <ferror@plt+0x14380>
  404da4:	add	x8, x8, #0x4b8
  404da8:	ldr	x9, [x8, #8]
  404dac:	cmp	x9, x8
  404db0:	b.eq	404dd4 <ferror@plt+0x3154>  // b.none
  404db4:	ldr	x10, [x9, #16]
  404db8:	cmp	x10, x28
  404dbc:	b.ne	404dcc <ferror@plt+0x314c>  // b.any
  404dc0:	ldr	x10, [x9, #24]
  404dc4:	cmp	x10, x26
  404dc8:	b.eq	405068 <ferror@plt+0x33e8>  // b.none
  404dcc:	ldr	x9, [x9, #8]
  404dd0:	b	404dac <ferror@plt+0x312c>
  404dd4:	adrp	x28, 416000 <ferror@plt+0x14380>
  404dd8:	ldr	w8, [x28, #1336]
  404ddc:	adrp	x27, 416000 <ferror@plt+0x14380>
  404de0:	cbnz	w8, 404e60 <ferror@plt+0x31e0>
  404de4:	ldr	x8, [x27, #1200]
  404de8:	adrp	x9, 416000 <ferror@plt+0x14380>
  404dec:	add	x9, x9, #0x4b8
  404df0:	ldr	x8, [x8]
  404df4:	cmp	x8, x9
  404df8:	b.ne	404e2c <ferror@plt+0x31ac>  // b.any
  404dfc:	b	404e60 <ferror@plt+0x31e0>
  404e00:	add	x1, sp, #0x8
  404e04:	mov	x0, x21
  404e08:	bl	4051d0 <ferror@plt+0x3550>
  404e0c:	cbz	w0, 404e18 <ferror@plt+0x3198>
  404e10:	orr	w2, w22, #0x600
  404e14:	b	404cf4 <ferror@plt+0x3074>
  404e18:	ldp	x28, x26, [sp, #8]
  404e1c:	mov	w8, #0x1                   	// #1
  404e20:	str	w8, [sp, #4]
  404e24:	mov	w22, w24
  404e28:	b	404d54 <ferror@plt+0x30d4>
  404e2c:	str	x8, [x27, #1200]
  404e30:	ldr	x0, [x8, #32]
  404e34:	bl	401b30 <telldir@plt>
  404e38:	ldr	x9, [x27, #1200]
  404e3c:	ldr	x8, [x9, #32]
  404e40:	str	x0, [x9, #40]
  404e44:	mov	x0, x8
  404e48:	bl	401a30 <closedir@plt>
  404e4c:	ldr	x8, [x27, #1200]
  404e50:	str	xzr, [x8, #32]
  404e54:	ldr	w8, [x28, #1336]
  404e58:	add	w8, w8, #0x1
  404e5c:	str	w8, [x28, #1336]
  404e60:	mov	x0, x21
  404e64:	bl	4018c0 <opendir@plt>
  404e68:	stur	x0, [x29, #-24]
  404e6c:	cbnz	x0, 404ea0 <ferror@plt+0x3220>
  404e70:	bl	401bf0 <__errno_location@plt>
  404e74:	ldr	w8, [x0]
  404e78:	cmp	w8, #0x17
  404e7c:	b.ne	405000 <ferror@plt+0x3380>  // b.any
  404e80:	ldr	x8, [x27, #1200]
  404e84:	adrp	x9, 416000 <ferror@plt+0x14380>
  404e88:	add	x9, x9, #0x4b8
  404e8c:	ldr	x8, [x8]
  404e90:	cmp	x8, x9
  404e94:	b.eq	405050 <ferror@plt+0x33d0>  // b.none
  404e98:	str	wzr, [x28, #1336]
  404e9c:	b	404e2c <ferror@plt+0x31ac>
  404ea0:	ldr	w8, [sp, #4]
  404ea4:	cbz	w8, 405034 <ferror@plt+0x33b4>
  404ea8:	adrp	x8, 416000 <ferror@plt+0x14380>
  404eac:	ldr	x8, [x8, #1216]
  404eb0:	adrp	x9, 416000 <ferror@plt+0x14380>
  404eb4:	add	x9, x9, #0x4b8
  404eb8:	sub	x10, x29, #0x38
  404ebc:	stp	x9, x8, [x29, #-56]
  404ec0:	str	x10, [x9, #8]
  404ec4:	str	x10, [x8]
  404ec8:	ldr	w8, [x28, #1336]
  404ecc:	ldur	x0, [x29, #-24]
  404ed0:	sub	w8, w8, #0x1
  404ed4:	str	w8, [x28, #1336]
  404ed8:	bl	4019e0 <readdir@plt>
  404edc:	cbz	x0, 405014 <ferror@plt+0x3394>
  404ee0:	add	w8, w25, #0x1
  404ee4:	adrp	x26, 405000 <ferror@plt+0x3380>
  404ee8:	str	w8, [sp]
  404eec:	orr	w8, w22, #0x400
  404ef0:	add	x26, x26, #0x99f
  404ef4:	str	w8, [sp, #4]
  404ef8:	add	x25, x0, #0x13
  404efc:	mov	x0, x25
  404f00:	mov	x1, x26
  404f04:	bl	401ac0 <strcmp@plt>
  404f08:	cbz	w0, 404fb4 <ferror@plt+0x3334>
  404f0c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404f10:	mov	x0, x25
  404f14:	add	x1, x1, #0x99e
  404f18:	bl	401ac0 <strcmp@plt>
  404f1c:	cbz	w0, 404fb4 <ferror@plt+0x3334>
  404f20:	mov	x0, x21
  404f24:	bl	401840 <strlen@plt>
  404f28:	mov	x26, x0
  404f2c:	mov	x0, x25
  404f30:	bl	401840 <strlen@plt>
  404f34:	add	x8, x26, x0
  404f38:	add	x8, x8, #0x1
  404f3c:	cmp	x8, #0x1, lsl #12
  404f40:	b.cc	404f6c <ferror@plt+0x32ec>  // b.lo, b.ul, b.last
  404f44:	bl	401bf0 <__errno_location@plt>
  404f48:	ldr	w2, [sp, #4]
  404f4c:	mov	w8, #0x24                  	// #36
  404f50:	str	w8, [x0]
  404f54:	mov	x0, x21
  404f58:	mov	x1, xzr
  404f5c:	mov	x3, x20
  404f60:	blr	x19
  404f64:	add	w24, w0, w24
  404f68:	b	404fac <ferror@plt+0x332c>
  404f6c:	add	x26, x21, x26
  404f70:	mov	x0, x26
  404f74:	mov	w8, #0x2f                  	// #47
  404f78:	strb	w8, [x0], #1
  404f7c:	mov	x1, x25
  404f80:	bl	401b50 <strcpy@plt>
  404f84:	ldr	w4, [sp]
  404f88:	mov	x0, x21
  404f8c:	mov	w1, w23
  404f90:	mov	x2, x19
  404f94:	mov	x3, x20
  404f98:	bl	404c78 <ferror@plt+0x2ff8>
  404f9c:	strb	wzr, [x26]
  404fa0:	ldur	x8, [x29, #-24]
  404fa4:	add	w24, w0, w24
  404fa8:	cbz	x8, 404fc4 <ferror@plt+0x3344>
  404fac:	adrp	x26, 405000 <ferror@plt+0x3380>
  404fb0:	add	x26, x26, #0x99f
  404fb4:	ldur	x0, [x29, #-24]
  404fb8:	bl	4019e0 <readdir@plt>
  404fbc:	cbnz	x0, 404ef8 <ferror@plt+0x3278>
  404fc0:	b	405014 <ferror@plt+0x3394>
  404fc4:	mov	x0, x21
  404fc8:	bl	4018c0 <opendir@plt>
  404fcc:	adrp	x26, 405000 <ferror@plt+0x3380>
  404fd0:	add	x26, x26, #0x99f
  404fd4:	stur	x0, [x29, #-24]
  404fd8:	cbz	x0, 4050d4 <ferror@plt+0x3454>
  404fdc:	ldur	x1, [x29, #-16]
  404fe0:	bl	4019c0 <seekdir@plt>
  404fe4:	ldr	x8, [x27, #1200]
  404fe8:	ldr	w9, [x28, #1336]
  404fec:	ldr	x8, [x8, #8]
  404ff0:	sub	w9, w9, #0x1
  404ff4:	str	w9, [x28, #1336]
  404ff8:	str	x8, [x27, #1200]
  404ffc:	b	404fb4 <ferror@plt+0x3334>
  405000:	cmp	w8, #0x2
  405004:	b.eq	405068 <ferror@plt+0x33e8>  // b.none
  405008:	cmp	w8, #0x14
  40500c:	b.ne	405050 <ferror@plt+0x33d0>  // b.any
  405010:	b	405068 <ferror@plt+0x33e8>
  405014:	ldp	x9, x8, [x29, #-56]
  405018:	str	x8, [x9, #8]
  40501c:	ldur	x8, [x29, #-48]
  405020:	str	x9, [x8]
  405024:	ldr	w8, [x28, #1336]
  405028:	add	w8, w8, #0x1
  40502c:	str	w8, [x28, #1336]
  405030:	b	405044 <ferror@plt+0x33c4>
  405034:	add	x1, sp, #0x8
  405038:	mov	x0, x21
  40503c:	bl	4051d0 <ferror@plt+0x3550>
  405040:	cbz	w0, 40508c <ferror@plt+0x340c>
  405044:	ldur	x0, [x29, #-24]
  405048:	bl	401a30 <closedir@plt>
  40504c:	cbz	w0, 405068 <ferror@plt+0x33e8>
  405050:	orr	w2, w22, #0x400
  405054:	mov	x0, x21
  405058:	mov	x1, xzr
  40505c:	mov	x3, x20
  405060:	blr	x19
  405064:	add	w24, w0, w24
  405068:	mov	w0, w24
  40506c:	ldp	x20, x19, [sp, #272]
  405070:	ldp	x22, x21, [sp, #256]
  405074:	ldp	x24, x23, [sp, #240]
  405078:	ldp	x26, x25, [sp, #224]
  40507c:	ldp	x28, x27, [sp, #208]
  405080:	ldp	x29, x30, [sp, #192]
  405084:	add	sp, sp, #0x120
  405088:	ret
  40508c:	adrp	x9, 416000 <ferror@plt+0x14380>
  405090:	add	x9, x9, #0x4b8
  405094:	ldr	x8, [x9, #8]
  405098:	ldp	x10, x11, [sp, #8]
  40509c:	cmp	x8, x9
  4050a0:	stp	x10, x11, [x29, #-40]
  4050a4:	b.eq	404eb0 <ferror@plt+0x3230>  // b.none
  4050a8:	mov	x12, x8
  4050ac:	ldr	x13, [x12, #16]
  4050b0:	cmp	x13, x10
  4050b4:	b.ne	4050c4 <ferror@plt+0x3444>  // b.any
  4050b8:	ldr	x13, [x12, #24]
  4050bc:	cmp	x13, x11
  4050c0:	b.eq	405044 <ferror@plt+0x33c4>  // b.none
  4050c4:	ldr	x12, [x12, #8]
  4050c8:	cmp	x12, x9
  4050cc:	b.ne	4050ac <ferror@plt+0x342c>  // b.any
  4050d0:	b	404eb0 <ferror@plt+0x3230>
  4050d4:	ldr	w2, [sp, #4]
  4050d8:	b	405054 <ferror@plt+0x33d4>
  4050dc:	stp	x29, x30, [sp, #-48]!
  4050e0:	stp	x20, x19, [sp, #32]
  4050e4:	ldr	x8, [x1]
  4050e8:	str	x21, [sp, #16]
  4050ec:	mov	x29, sp
  4050f0:	cmp	x8, x2
  4050f4:	b.cs	40512c <ferror@plt+0x34ac>  // b.hs, b.nlast
  4050f8:	mov	x20, x0
  4050fc:	ldr	x0, [x0]
  405100:	add	x8, x2, #0xff
  405104:	and	x21, x8, #0xffffffffffffff00
  405108:	mov	x19, x1
  40510c:	mov	x1, x21
  405110:	bl	4019f0 <realloc@plt>
  405114:	cbz	x0, 405134 <ferror@plt+0x34b4>
  405118:	mov	x8, x0
  40511c:	mov	w0, wzr
  405120:	str	x8, [x20]
  405124:	str	x21, [x19]
  405128:	b	405138 <ferror@plt+0x34b8>
  40512c:	mov	w0, wzr
  405130:	b	405138 <ferror@plt+0x34b8>
  405134:	mov	w0, #0x1                   	// #1
  405138:	ldp	x20, x19, [sp, #32]
  40513c:	ldr	x21, [sp, #16]
  405140:	ldp	x29, x30, [sp], #48
  405144:	ret
  405148:	stp	x29, x30, [sp, #-64]!
  40514c:	mov	x29, sp
  405150:	stp	x19, x20, [sp, #16]
  405154:	adrp	x20, 415000 <ferror@plt+0x13380>
  405158:	add	x20, x20, #0xdd0
  40515c:	stp	x21, x22, [sp, #32]
  405160:	adrp	x21, 415000 <ferror@plt+0x13380>
  405164:	add	x21, x21, #0xdc8
  405168:	sub	x20, x20, x21
  40516c:	mov	w22, w0
  405170:	stp	x23, x24, [sp, #48]
  405174:	mov	x23, x1
  405178:	mov	x24, x2
  40517c:	bl	4017e8 <memcpy@plt-0x38>
  405180:	cmp	xzr, x20, asr #3
  405184:	b.eq	4051b0 <ferror@plt+0x3530>  // b.none
  405188:	asr	x20, x20, #3
  40518c:	mov	x19, #0x0                   	// #0
  405190:	ldr	x3, [x21, x19, lsl #3]
  405194:	mov	x2, x24
  405198:	add	x19, x19, #0x1
  40519c:	mov	x1, x23
  4051a0:	mov	w0, w22
  4051a4:	blr	x3
  4051a8:	cmp	x20, x19
  4051ac:	b.ne	405190 <ferror@plt+0x3510>  // b.any
  4051b0:	ldp	x19, x20, [sp, #16]
  4051b4:	ldp	x21, x22, [sp, #32]
  4051b8:	ldp	x23, x24, [sp, #48]
  4051bc:	ldp	x29, x30, [sp], #64
  4051c0:	ret
  4051c4:	nop
  4051c8:	ret
  4051cc:	nop
  4051d0:	mov	x2, x1
  4051d4:	mov	x1, x0
  4051d8:	mov	w0, #0x0                   	// #0
  4051dc:	b	401c10 <__xstat@plt>
  4051e0:	mov	x2, x1
  4051e4:	mov	x1, x0
  4051e8:	mov	w0, #0x0                   	// #0
  4051ec:	b	401b80 <__lxstat@plt>

Disassembly of section .fini:

00000000004051f0 <.fini>:
  4051f0:	stp	x29, x30, [sp, #-16]!
  4051f4:	mov	x29, sp
  4051f8:	ldp	x29, x30, [sp], #16
  4051fc:	ret
