

================================================================
== Vitis HLS Report for 'ban_interface_Pipeline_VITIS_LOOP_53_1'
================================================================
* Date:           Tue Feb  8 15:34:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        4|        4|         3|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_op2_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op2_load"   --->   Operation 7 'read' 'b_op2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_op1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op1_load"   --->   Operation 8 'read' 'b_op1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader20"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_12 = load i2 %i" [../src/ban.cpp:53]   --->   Operation 11 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%icmp_ln53 = icmp_eq  i2 %i_12, i2 3" [../src/ban.cpp:53]   --->   Operation 12 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%add_ln53 = add i2 %i_12, i2 1" [../src/ban.cpp:53]   --->   Operation 13 'add' 'add_ln53' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split_ifconv, void %_ZNK3BaneqERKS_.exit.loopexit.exitStub" [../src/ban.cpp:53]   --->   Operation 14 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i_12, i5 0" [../src/ban.cpp:54]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln54 = add i7 %shl_ln, i7 32" [../src/ban.cpp:54]   --->   Operation 16 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.77ns)   --->   "%add_ln54_1 = add i7 %shl_ln, i7 63" [../src/ban.cpp:54]   --->   Operation 17 'add' 'add_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i7 %add_ln54" [../src/ban.cpp:54]   --->   Operation 18 'zext' 'zext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54)   --->   "%zext_ln54_1 = zext i7 %add_ln54" [../src/ban.cpp:54]   --->   Operation 19 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i7 %add_ln54_1" [../src/ban.cpp:54]   --->   Operation 20 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln54_2 = add i8 %zext_ln54_3, i8 1" [../src/ban.cpp:54]   --->   Operation 21 'add' 'add_ln54_2' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54)   --->   "%zext_ln54_4 = zext i8 %add_ln54_2" [../src/ban.cpp:54]   --->   Operation 22 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54)   --->   "%shl_ln54 = shl i128 1, i128 %zext_ln54_4" [../src/ban.cpp:54]   --->   Operation 23 'shl' 'shl_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54_2, i32 7" [../src/ban.cpp:54]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54)   --->   "%select_ln54 = select i1 %tmp, i128 0, i128 %shl_ln54" [../src/ban.cpp:54]   --->   Operation 25 'select' 'select_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54)   --->   "%shl_ln54_1 = shl i97 1, i97 %zext_ln54_1" [../src/ban.cpp:54]   --->   Operation 26 'shl' 'shl_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54)   --->   "%zext_ln54_5 = zext i97 %shl_ln54_1" [../src/ban.cpp:54]   --->   Operation 27 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln54 = sub i128 %select_ln54, i128 %zext_ln54_5" [../src/ban.cpp:54]   --->   Operation 28 'sub' 'sub_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%and_ln54 = and i128 %b_op1_load_read, i128 %sub_ln54" [../src/ban.cpp:54]   --->   Operation 29 'and' 'and_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln54 = lshr i128 %and_ln54, i128 %zext_ln54" [../src/ban.cpp:54]   --->   Operation 30 'lshr' 'lshr_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i128 %lshr_ln54" [../src/ban.cpp:54]   --->   Operation 31 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_1)   --->   "%and_ln54_1 = and i128 %b_op2_load_read, i128 %sub_ln54" [../src/ban.cpp:54]   --->   Operation 32 'and' 'and_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln54_1 = lshr i128 %and_ln54_1, i128 %zext_ln54" [../src/ban.cpp:54]   --->   Operation 33 'lshr' 'lshr_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = trunc i128 %lshr_ln54_1" [../src/ban.cpp:54]   --->   Operation 34 'trunc' 'trunc_ln54_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln54, i32 23, i32 30" [../src/ban.cpp:54]   --->   Operation 35 'partselect' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_65 = trunc i128 %lshr_ln54" [../src/ban.cpp:54]   --->   Operation 36 'trunc' 'empty_65' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln54_1, i32 23, i32 30" [../src/ban.cpp:54]   --->   Operation 37 'partselect' 'tmp_96' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_66 = trunc i128 %lshr_ln54_1" [../src/ban.cpp:54]   --->   Operation 38 'trunc' 'empty_66' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.84ns)   --->   "%notlhs949 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:54]   --->   Operation 39 'icmp' 'notlhs949' <Predicate = (!icmp_ln53)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.05ns)   --->   "%notrhs950 = icmp_eq  i23 %empty_65, i23 0" [../src/ban.cpp:54]   --->   Operation 40 'icmp' 'notrhs950' <Predicate = (!icmp_ln53)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%notlhs951 = icmp_ne  i8 %tmp_96, i8 255" [../src/ban.cpp:54]   --->   Operation 41 'icmp' 'notlhs951' <Predicate = (!icmp_ln53)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.05ns)   --->   "%notrhs952 = icmp_eq  i23 %empty_66, i23 0" [../src/ban.cpp:54]   --->   Operation 42 'icmp' 'notrhs952' <Predicate = (!icmp_ln53)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln53 = store i2 %add_ln53, i2 %i" [../src/ban.cpp:53]   --->   Operation 43 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%res = phi i1 %res_6, void %.split_ifconv, i1 1, void %newFuncRoot"   --->   Operation 44 'phi' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %trunc_ln54" [../src/ban.cpp:54]   --->   Operation 47 'bitcast' 'bitcast_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i32 %trunc_ln54_2" [../src/ban.cpp:54]   --->   Operation 48 'bitcast' 'bitcast_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.78ns)   --->   "%tmp_97 = fcmp_oeq  i32 %bitcast_ln54, i32 %bitcast_ln54_1" [../src/ban.cpp:54]   --->   Operation 49 'fcmp' 'tmp_97' <Predicate = (!icmp_ln53)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_out, i1 %res" [../src/ban.cpp:54]   --->   Operation 58 'write' 'write_ln54' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/ban.cpp:52]   --->   Operation 50 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node res_6)   --->   "%empty_67 = or i1 %notrhs950, i1 %notlhs949" [../src/ban.cpp:54]   --->   Operation 51 'or' 'empty_67' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node res_6)   --->   "%empty_68 = or i1 %notrhs952, i1 %notlhs951" [../src/ban.cpp:54]   --->   Operation 52 'or' 'empty_68' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node res_6)   --->   "%empty_69 = and i1 %empty_67, i1 %empty_68" [../src/ban.cpp:54]   --->   Operation 53 'and' 'empty_69' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_97 = fcmp_oeq  i32 %bitcast_ln54, i32 %bitcast_ln54_1" [../src/ban.cpp:54]   --->   Operation 54 'fcmp' 'tmp_97' <Predicate = (!icmp_ln53)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node res_6)   --->   "%empty_70 = and i1 %empty_69, i1 %tmp_97" [../src/ban.cpp:54]   --->   Operation 55 'and' 'empty_70' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_6 = and i1 %empty_70, i1 %res" [../src/ban.cpp:54]   --->   Operation 56 'and' 'res_6' <Predicate = (!icmp_ln53)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader20"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_op1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_op2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
b_op2_load_read   (read             ) [ 0000]
b_op1_load_read   (read             ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0111]
i_12              (load             ) [ 0000]
icmp_ln53         (icmp             ) [ 0111]
add_ln53          (add              ) [ 0000]
br_ln53           (br               ) [ 0000]
shl_ln            (bitconcatenate   ) [ 0000]
add_ln54          (add              ) [ 0000]
add_ln54_1        (add              ) [ 0000]
zext_ln54         (zext             ) [ 0000]
zext_ln54_1       (zext             ) [ 0000]
zext_ln54_3       (zext             ) [ 0000]
add_ln54_2        (add              ) [ 0000]
zext_ln54_4       (zext             ) [ 0000]
shl_ln54          (shl              ) [ 0000]
tmp               (bitselect        ) [ 0000]
select_ln54       (select           ) [ 0000]
shl_ln54_1        (shl              ) [ 0000]
zext_ln54_5       (zext             ) [ 0000]
sub_ln54          (sub              ) [ 0000]
and_ln54          (and              ) [ 0000]
lshr_ln54         (lshr             ) [ 0000]
trunc_ln54        (trunc            ) [ 0110]
and_ln54_1        (and              ) [ 0000]
lshr_ln54_1       (lshr             ) [ 0000]
trunc_ln54_2      (trunc            ) [ 0110]
tmp_s             (partselect       ) [ 0000]
empty_65          (trunc            ) [ 0000]
tmp_96            (partselect       ) [ 0000]
empty_66          (trunc            ) [ 0000]
notlhs949         (icmp             ) [ 0111]
notrhs950         (icmp             ) [ 0111]
notlhs951         (icmp             ) [ 0111]
notrhs952         (icmp             ) [ 0111]
store_ln53        (store            ) [ 0000]
res               (phi              ) [ 0111]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (speclooptripcount) [ 0000]
bitcast_ln54      (bitcast          ) [ 0101]
bitcast_ln54_1    (bitcast          ) [ 0101]
specloopname_ln52 (specloopname     ) [ 0000]
empty_67          (or               ) [ 0000]
empty_68          (or               ) [ 0000]
empty_69          (and              ) [ 0000]
tmp_97            (fcmp             ) [ 0000]
empty_70          (and              ) [ 0000]
res_6             (and              ) [ 0111]
br_ln0            (br               ) [ 0111]
write_ln54        (write            ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_op1_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_op1_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_op2_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_op2_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_op2_load_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_op2_load_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_op1_load_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_op1_load_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln54_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="res_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="res_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_97/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_12_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln53_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln53_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shl_ln_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln54_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln54_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln54_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln54_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln54_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln54_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln54_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_4/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shl_ln54_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln54_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="128" slack="0"/>
<pin id="186" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln54_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln54_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="97" slack="0"/>
<pin id="198" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_5/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln54_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="0"/>
<pin id="202" dir="0" index="1" bw="97" slack="0"/>
<pin id="203" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln54_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="128" slack="0"/>
<pin id="208" dir="0" index="1" bw="128" slack="0"/>
<pin id="209" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="lshr_ln54_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="128" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln54_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="128" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln54_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="128" slack="0"/>
<pin id="224" dir="0" index="1" bw="128" slack="0"/>
<pin id="225" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="lshr_ln54_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="128" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="0"/>
<pin id="231" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln54_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="128" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="128" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="empty_65_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="128" slack="0"/>
<pin id="250" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_65/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_96_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="128" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_96/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="empty_66_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="128" slack="0"/>
<pin id="264" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_66/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="notlhs949_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs949/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="notrhs950_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="23" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs950/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="notlhs951_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs951/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="notrhs952_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="23" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs952/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln53_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="2" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="bitcast_ln54_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bitcast_ln54_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="empty_67_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2"/>
<pin id="305" dir="0" index="1" bw="1" slack="2"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_67/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_68_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="2"/>
<pin id="309" dir="0" index="1" bw="1" slack="2"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_68/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="empty_69_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_69/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="empty_70_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_70/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="res_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="1"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="res_6/3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="336" class="1005" name="icmp_ln53_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="340" class="1005" name="trunc_ln54_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="345" class="1005" name="trunc_ln54_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="notlhs949_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="2"/>
<pin id="352" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs949 "/>
</bind>
</comp>

<comp id="355" class="1005" name="notrhs950_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2"/>
<pin id="357" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs950 "/>
</bind>
</comp>

<comp id="360" class="1005" name="notlhs951_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="2"/>
<pin id="362" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs951 "/>
</bind>
</comp>

<comp id="365" class="1005" name="notrhs952_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="2"/>
<pin id="367" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs952 "/>
</bind>
</comp>

<comp id="370" class="1005" name="bitcast_ln54_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln54 "/>
</bind>
</comp>

<comp id="375" class="1005" name="bitcast_ln54_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln54_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="res_6_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="64" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="100"><net_src comp="93" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="93" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="111" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="126" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="134" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="134" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="140" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="158" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="168" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="150" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="182" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="76" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="146" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="70" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="200" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="146" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="212" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="212" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="228" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="228" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="238" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="248" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="252" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="262" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="120" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="315"><net_src comp="303" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="102" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="89" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="66" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="339"><net_src comp="114" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="218" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="348"><net_src comp="234" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="353"><net_src comp="266" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="358"><net_src comp="272" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="363"><net_src comp="278" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="368"><net_src comp="284" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="373"><net_src comp="295" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="378"><net_src comp="299" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="383"><net_src comp="323" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_out | {2 }
 - Input state : 
	Port: ban_interface_Pipeline_VITIS_LOOP_53_1 : b_op1_load | {1 }
	Port: ban_interface_Pipeline_VITIS_LOOP_53_1 : b_op2_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_12 : 1
		icmp_ln53 : 2
		add_ln53 : 2
		br_ln53 : 3
		shl_ln : 2
		add_ln54 : 3
		add_ln54_1 : 3
		zext_ln54 : 4
		zext_ln54_1 : 4
		zext_ln54_3 : 4
		add_ln54_2 : 5
		zext_ln54_4 : 6
		shl_ln54 : 7
		tmp : 6
		select_ln54 : 8
		shl_ln54_1 : 5
		zext_ln54_5 : 6
		sub_ln54 : 9
		and_ln54 : 10
		lshr_ln54 : 10
		trunc_ln54 : 11
		and_ln54_1 : 10
		lshr_ln54_1 : 10
		trunc_ln54_2 : 11
		tmp_s : 11
		empty_65 : 11
		tmp_96 : 11
		empty_66 : 11
		notlhs949 : 12
		notrhs950 : 12
		notlhs951 : 12
		notrhs952 : 12
		store_ln53 : 3
	State 2
		tmp_97 : 1
		write_ln54 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln54_fu_212      |    0    |   423   |
|          |     lshr_ln54_1_fu_228     |    0    |   423   |
|----------|----------------------------|---------|---------|
|          |       and_ln54_fu_206      |    0    |   128   |
|          |      and_ln54_1_fu_222     |    0    |   128   |
|    and   |       empty_69_fu_311      |    0    |    2    |
|          |       empty_70_fu_317      |    0    |    2    |
|          |        res_6_fu_323        |    0    |    2    |
|----------|----------------------------|---------|---------|
|    sub   |       sub_ln54_fu_200      |    0    |   135   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln54_fu_182     |    0    |   107   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln53_fu_114      |    0    |    8    |
|          |      notlhs949_fu_266      |    0    |    11   |
|   icmp   |      notrhs950_fu_272      |    0    |    16   |
|          |      notlhs951_fu_278      |    0    |    11   |
|          |      notrhs952_fu_284      |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |       add_ln53_fu_120      |    0    |    9    |
|    add   |       add_ln54_fu_134      |    0    |    14   |
|          |      add_ln54_1_fu_140     |    0    |    14   |
|          |      add_ln54_2_fu_158     |    0    |    14   |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln54_fu_168      |    0    |    16   |
|          |      shl_ln54_1_fu_190     |    0    |    14   |
|----------|----------------------------|---------|---------|
|    or    |       empty_67_fu_303      |    0    |    2    |
|          |       empty_68_fu_307      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | b_op2_load_read_read_fu_70 |    0    |    0    |
|          | b_op1_load_read_read_fu_76 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln54_write_fu_82   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_102         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_126       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln54_fu_146      |    0    |    0    |
|          |     zext_ln54_1_fu_150     |    0    |    0    |
|   zext   |     zext_ln54_3_fu_154     |    0    |    0    |
|          |     zext_ln54_4_fu_164     |    0    |    0    |
|          |     zext_ln54_5_fu_196     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_174         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln54_fu_218     |    0    |    0    |
|   trunc  |     trunc_ln54_2_fu_234    |    0    |    0    |
|          |       empty_65_fu_248      |    0    |    0    |
|          |       empty_66_fu_262      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_s_fu_238        |    0    |    0    |
|          |        tmp_96_fu_252       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1497  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bitcast_ln54_1_reg_375|   32   |
| bitcast_ln54_reg_370 |   32   |
|       i_reg_329      |    2   |
|   icmp_ln53_reg_336  |    1   |
|   notlhs949_reg_350  |    1   |
|   notlhs951_reg_360  |    1   |
|   notrhs950_reg_355  |    1   |
|   notrhs952_reg_365  |    1   |
|     res_6_reg_380    |    1   |
|      res_reg_89      |    1   |
| trunc_ln54_2_reg_345 |   32   |
|  trunc_ln54_reg_340  |   32   |
+----------------------+--------+
|         Total        |   137  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| res_reg_89 |  p0  |   2  |   1  |    2   ||    9    |
| grp_fu_102 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_102 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   130  ||  1.281  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1497  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   137  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   137  |  1524  |
+-----------+--------+--------+--------+
