0.7
2020.2
May 22 2025
00:13:55
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sim_1/new/tb_counter_0to9.v,1762037062,verilog,,,,tb_counter_0to9,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sim_1/new/tb_timer_0to9.v,1762038652,verilog,,,,tb_timer_0to9,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sim_1/new/tb_timing_controller.v,1762040294,verilog,,,,tb_timing_controller,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sim_1/new/tb_timing_interface.v,1762039898,verilog,,,,tb_timing_interface,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sources_1/new/counter_0to9.v,1762037051,verilog,,C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sim_1/new/tb_counter_0to9.v,,counter_0to9,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sources_1/new/mod10_tick.v,1762038669,verilog,,C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sources_1/new/timer_0to9.v,,mod10_tick,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sources_1/new/timer_0to9.v,1762038629,verilog,,C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sources_1/new/timing_interface.v,,timer_0to9,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sources_1/new/timing_controller.v,1762040274,verilog,,C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sim_1/new/tb_timing_controller.v,,timing_controller,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sources_1/new/timing_interface.v,1762039559,verilog,,C:/Users/Marcus/Documents/Vivado/counter_0to9/counter_0to9.srcs/sim_1/new/tb_timing_interface.v,,timing_interface,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
