#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000028caf8da7d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028caf8daaf0 .scope module, "test" "test" 3 3;
 .timescale -9 -12;
P_0000028caf8aea20 .param/l "DEPTH" 0 3 7, +C4<00000000000000000000000000000100>;
P_0000028caf8aea58 .param/l "DW" 0 3 6, +C4<00000000000000000000000000001000>;
v0000028caf93c790_0 .var "clk", 0 0;
v0000028caf93c970_0 .var "din_i", 7 0;
v0000028caf93cc90_0 .net "dout_o", 7 0, L_0000028caf93f610;  1 drivers
v0000028caf93cd30_0 .net "empty_o", 0 0, L_0000028caf93f6b0;  1 drivers
v0000028caf93b430_0 .net "full_o", 0 0, L_0000028caf93b6b0;  1 drivers
v0000028caf93cdd0_0 .var "read_i", 0 0;
v0000028caf93b1b0_0 .var "rst", 0 0;
v0000028caf93b570_0 .var "write_i", 0 0;
S_0000028caf8c7e30 .scope task, "POP" "POP" 3 134, 3 134 0, S_0000028caf8daaf0;
 .timescale -9 -12;
E_0000028caf8db6f0 .event posedge, v0000028caf8a1e90_0;
TD_test.POP ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028caf93cdd0_0, 0;
    %vpi_call/w 3 137 "$strobe", "@%0t: Read data -> %d", $time, v0000028caf93cc90_0 {0 0 0};
    %wait E_0000028caf8db6f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93cdd0_0, 0;
    %wait E_0000028caf8db6f0;
    %end;
S_0000028caf8c7fc0 .scope task, "PUSH" "PUSH" 3 123, 3 123 0, S_0000028caf8daaf0;
 .timescale -9 -12;
v0000028caf8a2930_0 .var "X", 7 0;
TD_test.PUSH ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028caf93b570_0, 0;
    %load/vec4 v0000028caf8a2930_0;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93b570_0, 0;
    %wait E_0000028caf8db6f0;
    %end;
S_0000028caf8b2560 .scope module, "dut" "duplicate_fifo" 3 26, 4 2 0, S_0000028caf8daaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /INPUT 1 "read";
P_0000028caf8aeca0 .param/l "DEPTH" 0 4 5, +C4<00000000000000000000000000000100>;
P_0000028caf8aecd8 .param/l "DW" 0 4 4, +C4<00000000000000000000000000001000>;
L_0000028caf8d6cf0 .functor NOT 1, L_0000028caf93b610, C4<0>, C4<0>, C4<0>;
L_0000028caf8d6200 .functor NOT 1, L_0000028caf940830, C4<0>, C4<0>, C4<0>;
L_0000028caf8d6350 .functor AND 1, L_0000028caf8d6cf0, L_0000028caf8d6200, C4<1>, C4<1>;
L_0000028caf8d6e40 .functor NOT 1, L_0000028caf93b610, C4<0>, C4<0>, C4<0>;
L_0000028caf8d6ba0 .functor NOT 1, L_0000028caf940830, C4<0>, C4<0>, C4<0>;
L_0000028caf8d62e0 .functor AND 1, L_0000028caf8d6e40, L_0000028caf8d6ba0, C4<1>, C4<1>;
v0000028caf93b9d0_0 .net *"_ivl_0", 0 0, L_0000028caf8d6cf0;  1 drivers
v0000028caf93ce70_0 .net *"_ivl_2", 0 0, L_0000028caf8d6200;  1 drivers
v0000028caf93b250_0 .net *"_ivl_6", 0 0, L_0000028caf8d6e40;  1 drivers
v0000028caf93bb10_0 .net *"_ivl_8", 0 0, L_0000028caf8d6ba0;  1 drivers
v0000028caf93be30_0 .net "clk", 0 0, v0000028caf93c790_0;  1 drivers
v0000028caf93b070_0 .var "cnt", 1 0;
v0000028caf93c5b0_0 .var "cnt_reads", 0 0;
v0000028caf93cb50_0 .net "data", 7 0, L_0000028caf93fb10;  1 drivers
v0000028caf93bed0_0 .net "data_in", 7 0, v0000028caf93c970_0;  1 drivers
v0000028caf93c0b0_0 .net "data_out", 7 0, L_0000028caf93f610;  alias, 1 drivers
v0000028caf93b110_0 .net "empty", 0 0, L_0000028caf93f6b0;  alias, 1 drivers
v0000028caf93c150_0 .net "empty_internal", 0 0, L_0000028caf93b610;  1 drivers
v0000028caf93b2f0_0 .net "full", 0 0, L_0000028caf93b6b0;  alias, 1 drivers
v0000028caf93bf70_0 .net "full_internal", 0 0, L_0000028caf940830;  1 drivers
v0000028caf93c330_0 .net "pop_internal", 0 0, L_0000028caf8d6350;  1 drivers
v0000028caf93cab0_0 .var "pop_read", 0 0;
v0000028caf93c3d0_0 .net "push_internal", 0 0, L_0000028caf8d62e0;  1 drivers
v0000028caf93c830_0 .net "read", 0 0, v0000028caf93cdd0_0;  1 drivers
v0000028caf93cbf0_0 .net "rst", 0 0, v0000028caf93b1b0_0;  1 drivers
v0000028caf93c6f0_0 .net "write", 0 0, v0000028caf93b570_0;  1 drivers
S_0000028caf8b26f0 .scope module, "DUT1" "fifo_duth" 4 30, 5 12 0, S_0000028caf8b2560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 8 "read_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /INPUT 1 "pop";
P_0000028caf8aeaa0 .param/l "DEPTH" 0 5 15, +C4<00000000000000000000000000000100>;
P_0000028caf8aead8 .param/l "DW" 0 5 14, +C4<00000000000000000000000000001000>;
v0000028caf8a2a70_0 .net *"_ivl_11", 6 0, L_0000028caf93ee90;  1 drivers
v0000028caf8a2b10_0 .net *"_ivl_4", 6 0, L_0000028caf93f390;  1 drivers
L_0000028cafa50088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028caf8a2c50_0 .net *"_ivl_7", 2 0, L_0000028cafa50088;  1 drivers
L_0000028cafa500d0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000028caf8a2cf0_0 .net/2u *"_ivl_8", 6 0, L_0000028cafa500d0;  1 drivers
v0000028caf8a1e90_0 .net "clk", 0 0, v0000028caf93c790_0;  alias, 1 drivers
v0000028caf8a1fd0_0 .net "empty", 0 0, L_0000028caf93b610;  alias, 1 drivers
v0000028caf8a2250_0 .net "full", 0 0, L_0000028caf93b6b0;  alias, 1 drivers
v0000028caf8a22f0_0 .var "head", 3 0;
v0000028caf8a2390_0 .var "mem", 31 0;
v0000028caf8a2570_0 .net "pop", 0 0, L_0000028caf8d6350;  alias, 1 drivers
v0000028caf8a2430_0 .net "push", 0 0, v0000028caf93b570_0;  alias, 1 drivers
v0000028caf8a24d0_0 .net "read_data", 7 0, L_0000028caf93fb10;  alias, 1 drivers
v0000028caf93c650_0 .net "rst", 0 0, v0000028caf93b1b0_0;  alias, 1 drivers
v0000028caf93c510_0 .var "status_cnt", 4 0;
v0000028caf93b4d0_0 .var "tail", 3 0;
v0000028caf93bbb0_0 .net "write_data", 7 0, v0000028caf93c970_0;  alias, 1 drivers
E_0000028caf8db970 .event posedge, v0000028caf93c650_0, v0000028caf8a1e90_0;
L_0000028caf93b610 .part v0000028caf93c510_0, 0, 1;
L_0000028caf93b6b0 .part v0000028caf93c510_0, 4, 1;
L_0000028caf93f390 .concat [ 4 3 0 0], v0000028caf8a22f0_0, L_0000028cafa50088;
L_0000028caf93ee90 .arith/mult 7, L_0000028caf93f390, L_0000028cafa500d0;
L_0000028caf93fb10 .part/v v0000028caf8a2390_0, L_0000028caf93ee90, 8;
S_0000028caf8bba30 .scope begin, "ff_head" "ff_head" 5 51, 5 51 0, S_0000028caf8b26f0;
 .timescale -9 -12;
S_0000028caf8bbbc0 .scope begin, "ff_reg_dec" "ff_reg_dec" 5 81, 5 81 0, S_0000028caf8b26f0;
 .timescale -9 -12;
S_0000028cafa46380 .scope begin, "ff_status_cnt" "ff_status_cnt" 5 65, 5 65 0, S_0000028caf8b26f0;
 .timescale -9 -12;
S_0000028cafa46510 .scope begin, "ff_tail" "ff_tail" 5 39, 5 39 0, S_0000028caf8b26f0;
 .timescale -9 -12;
S_0000028caf93d030 .scope module, "DUT2" "copy_queue" 4 48, 6 2 0, S_0000028caf8b2560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 8 "read_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /INPUT 1 "pop";
P_0000028caf8ae5a0 .param/l "DEPTH" 0 6 5, +C4<00000000000000000000000000000100>;
P_0000028caf8ae5d8 .param/l "DW" 0 6 4, +C4<00000000000000000000000000001000>;
v0000028caf93bc50_0 .net *"_ivl_11", 6 0, L_0000028caf93f1b0;  1 drivers
v0000028caf93c010_0 .net *"_ivl_4", 6 0, L_0000028caf93fed0;  1 drivers
L_0000028cafa50118 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028caf93ca10_0 .net *"_ivl_7", 2 0, L_0000028cafa50118;  1 drivers
L_0000028cafa50160 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000028caf93cf10_0 .net/2u *"_ivl_8", 6 0, L_0000028cafa50160;  1 drivers
v0000028caf93c1f0_0 .net "clk", 0 0, v0000028caf93c790_0;  alias, 1 drivers
v0000028caf93c8d0_0 .net "empty", 0 0, L_0000028caf93f6b0;  alias, 1 drivers
v0000028caf93ba70_0 .net "full", 0 0, L_0000028caf940830;  alias, 1 drivers
v0000028caf93b390_0 .var "head", 3 0;
v0000028caf93c290_0 .var "mem", 31 0;
v0000028caf93b7f0_0 .net "pop", 0 0, v0000028caf93cab0_0;  1 drivers
v0000028caf93b930_0 .net "push", 0 0, L_0000028caf8d62e0;  alias, 1 drivers
v0000028caf93bcf0_0 .net "read_data", 7 0, L_0000028caf93f610;  alias, 1 drivers
v0000028caf93b890_0 .net "rst", 0 0, v0000028caf93b1b0_0;  alias, 1 drivers
v0000028caf93c470_0 .var "status_cnt", 4 0;
v0000028caf93bd90_0 .var "tail", 3 0;
v0000028caf93b750_0 .net "write_data", 7 0, L_0000028caf93fb10;  alias, 1 drivers
L_0000028caf93f6b0 .part v0000028caf93c470_0, 0, 1;
L_0000028caf940830 .part v0000028caf93c470_0, 4, 1;
L_0000028caf93fed0 .concat [ 4 3 0 0], v0000028caf93b390_0, L_0000028cafa50118;
L_0000028caf93f1b0 .arith/mult 7, L_0000028caf93fed0, L_0000028cafa50160;
L_0000028caf93f610 .part/v v0000028caf93c290_0, L_0000028caf93f1b0, 8;
S_0000028caf93d1c0 .scope begin, "ff_head" "ff_head" 6 41, 6 41 0, S_0000028caf93d030;
 .timescale -9 -12;
S_0000028caf93d350 .scope begin, "ff_reg_dec" "ff_reg_dec" 6 71, 6 71 0, S_0000028caf93d030;
 .timescale -9 -12;
S_0000028caf93d4e0 .scope begin, "ff_status_cnt" "ff_status_cnt" 6 55, 6 55 0, S_0000028caf93d030;
 .timescale -9 -12;
S_0000028caf93d670 .scope begin, "ff_tail" "ff_tail" 6 29, 6 29 0, S_0000028caf93d030;
 .timescale -9 -12;
S_0000028caf93d800 .scope begin, "count_2_reads" "count_2_reads" 4 97, 4 97 0, S_0000028caf8b2560;
 .timescale -9 -12;
S_0000028caf93dd00 .scope begin, "count_reads" "count_reads" 4 63, 4 63 0, S_0000028caf8b2560;
 .timescale -9 -12;
    .scope S_0000028caf8b26f0;
T_2 ;
    %wait E_0000028caf8db970;
    %fork t_1, S_0000028cafa46510;
    %jmp t_0;
    .scope S_0000028cafa46510;
t_1 ;
    %load/vec4 v0000028caf93c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028caf93b4d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028caf8a2430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000028caf8a2570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_2.5, 9;
    %load/vec4 v0000028caf8a2250_0;
    %nor/r;
    %or;
T_2.5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000028caf93b4d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028caf93b4d0_0, 0;
    %load/vec4 v0000028caf93b4d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028caf93b4d0_0, 0;
T_2.6 ;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_0000028caf8b26f0;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028caf8b26f0;
T_3 ;
    %wait E_0000028caf8db970;
    %fork t_3, S_0000028caf8bba30;
    %jmp t_2;
    .scope S_0000028caf8bba30;
t_3 ;
    %load/vec4 v0000028caf93c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028caf8a22f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028caf8a2570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0000028caf8a1fd0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000028caf8a22f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028caf8a22f0_0, 0;
    %load/vec4 v0000028caf8a22f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028caf8a22f0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_0000028caf8b26f0;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028caf8b26f0;
T_4 ;
    %wait E_0000028caf8db970;
    %fork t_5, S_0000028cafa46380;
    %jmp t_4;
    .scope S_0000028cafa46380;
t_5 ;
    %load/vec4 v0000028caf93c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000028caf93c510_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028caf8a2430_0;
    %load/vec4 v0000028caf8a2570_0;
    %inv;
    %and;
    %load/vec4 v0000028caf8a2250_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000028caf93c510_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93c510_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000028caf8a2430_0;
    %inv;
    %load/vec4 v0000028caf8a2570_0;
    %and;
    %load/vec4 v0000028caf8a1fd0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000028caf93c510_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028caf93c510_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %end;
    .scope S_0000028caf8b26f0;
t_4 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028caf8b26f0;
T_5 ;
    %wait E_0000028caf8db6f0;
    %fork t_7, S_0000028caf8bbbc0;
    %jmp t_6;
    .scope S_0000028caf8bbbc0;
t_7 ;
    %load/vec4 v0000028caf8a2430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000028caf8a2570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_5.3, 9;
    %load/vec4 v0000028caf8a2250_0;
    %nor/r;
    %or;
T_5.3;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028caf93bbb0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000028caf93b4d0_0;
    %pad/u 7;
    %muli 8, 0, 7;
    %ix/vec4 4;
    %assign/vec4/off/d v0000028caf8a2390_0, 4, 5;
T_5.0 ;
    %end;
    .scope S_0000028caf8b26f0;
t_6 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028caf93d030;
T_6 ;
    %wait E_0000028caf8db970;
    %fork t_9, S_0000028caf93d670;
    %jmp t_8;
    .scope S_0000028caf93d670;
t_9 ;
    %load/vec4 v0000028caf93b890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028caf93bd90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028caf93b930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0000028caf93b7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_6.5, 9;
    %load/vec4 v0000028caf93ba70_0;
    %nor/r;
    %or;
T_6.5;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000028caf93bd90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028caf93bd90_0, 0;
    %load/vec4 v0000028caf93bd90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028caf93bd90_0, 0;
T_6.6 ;
T_6.2 ;
T_6.1 ;
    %end;
    .scope S_0000028caf93d030;
t_8 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028caf93d030;
T_7 ;
    %wait E_0000028caf8db970;
    %fork t_11, S_0000028caf93d1c0;
    %jmp t_10;
    .scope S_0000028caf93d1c0;
t_11 ;
    %load/vec4 v0000028caf93b890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028caf93b390_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000028caf93b7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0000028caf93c8d0_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000028caf93b390_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028caf93b390_0, 0;
    %load/vec4 v0000028caf93b390_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028caf93b390_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %end;
    .scope S_0000028caf93d030;
t_10 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028caf93d030;
T_8 ;
    %wait E_0000028caf8db970;
    %fork t_13, S_0000028caf93d4e0;
    %jmp t_12;
    .scope S_0000028caf93d4e0;
t_13 ;
    %load/vec4 v0000028caf93b890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000028caf93c470_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028caf93b930_0;
    %load/vec4 v0000028caf93b7f0_0;
    %inv;
    %and;
    %load/vec4 v0000028caf93ba70_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000028caf93c470_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93c470_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000028caf93b930_0;
    %inv;
    %load/vec4 v0000028caf93b7f0_0;
    %and;
    %load/vec4 v0000028caf93c8d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000028caf93c470_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028caf93c470_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %end;
    .scope S_0000028caf93d030;
t_12 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028caf93d030;
T_9 ;
    %wait E_0000028caf8db6f0;
    %fork t_15, S_0000028caf93d350;
    %jmp t_14;
    .scope S_0000028caf93d350;
t_15 ;
    %load/vec4 v0000028caf93b930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0000028caf93b7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_9.3, 9;
    %load/vec4 v0000028caf93ba70_0;
    %nor/r;
    %or;
T_9.3;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000028caf93b750_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000028caf93bd90_0;
    %pad/u 7;
    %muli 8, 0, 7;
    %ix/vec4 4;
    %assign/vec4/off/d v0000028caf93c290_0, 4, 5;
T_9.0 ;
    %end;
    .scope S_0000028caf93d030;
t_14 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028caf8b2560;
T_10 ;
    %wait E_0000028caf8db6f0;
    %fork t_17, S_0000028caf93dd00;
    %jmp t_16;
    .scope S_0000028caf93dd00;
t_17 ;
    %load/vec4 v0000028caf93cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028caf93b070_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028caf93c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000028caf93b070_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000028caf93b070_0, 0;
T_10.2 ;
T_10.1 ;
    %end;
    .scope S_0000028caf8b2560;
t_16 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028caf8b2560;
T_11 ;
    %wait E_0000028caf8db6f0;
    %fork t_19, S_0000028caf93d800;
    %jmp t_18;
    .scope S_0000028caf93d800;
t_19 ;
    %load/vec4 v0000028caf93cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93c5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93cab0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000028caf93c830_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.5, 10;
    %load/vec4 v0000028caf93c5b0_0;
    %nor/r;
    %and;
T_11.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0000028caf93b070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_11.6, 4;
    %load/vec4 v0000028caf93b070_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.6;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028caf93c5b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000028caf93c830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0000028caf93b110_0;
    %nor/r;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93c5b0_0, 0;
T_11.7 ;
T_11.3 ;
    %load/vec4 v0000028caf93c5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028caf93cab0_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93cab0_0, 0;
T_11.11 ;
T_11.1 ;
    %end;
    .scope S_0000028caf8b2560;
t_18 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028caf8daaf0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028caf93c790_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028caf93c790_0, 0, 1;
    %delay 5000, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028caf8daaf0;
T_13 ;
    %vpi_call/w 3 38 "$dumpfile", "dumpset1.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call/w 3 40 "$display", "Starting Simulation" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93cdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93b1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028caf93b1b0_0, 0;
    %wait E_0000028caf8db6f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93b1b0_0, 0;
    %wait E_0000028caf8db6f0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000028caf8a2930_0, 0, 8;
    %fork TD_test.PUSH, S_0000028caf8c7fc0;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000028caf8a2930_0, 0, 8;
    %fork TD_test.PUSH, S_0000028caf8c7fc0;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000028caf8a2930_0, 0, 8;
    %fork TD_test.PUSH, S_0000028caf8c7fc0;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000028caf8a2930_0, 0, 8;
    %fork TD_test.PUSH, S_0000028caf8c7fc0;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000028caf8a2930_0, 0, 8;
    %fork TD_test.PUSH, S_0000028caf8c7fc0;
    %join;
    %pushi/vec4 10, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_test.POP, S_0000028caf8c7e30;
    %join;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000028caf8a2930_0, 0, 8;
    %fork TD_test.PUSH, S_0000028caf8c7fc0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028caf93b570_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028caf93cdd0_0, 0;
    %vpi_call/w 3 73 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %wait E_0000028caf8db6f0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %vpi_call/w 3 76 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %wait E_0000028caf8db6f0;
    %pushi/vec4 25, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %vpi_call/w 3 79 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %wait E_0000028caf8db6f0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %vpi_call/w 3 82 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %wait E_0000028caf8db6f0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %vpi_call/w 3 85 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %wait E_0000028caf8db6f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93cdd0_0, 0;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %pushi/vec4 22, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %pushi/vec4 23, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %pushi/vec4 24, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028caf93cdd0_0, 0;
    %wait E_0000028caf8db6f0;
    %vpi_call/w 3 97 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %pushi/vec4 51, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %vpi_call/w 3 100 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93b570_0, 0;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %vpi_call/w 3 104 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0000028caf93c970_0, 0;
    %wait E_0000028caf8db6f0;
    %vpi_call/w 3 107 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %wait E_0000028caf8db6f0;
    %vpi_call/w 3 109 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %wait E_0000028caf8db6f0;
    %vpi_call/w 3 111 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %wait E_0000028caf8db6f0;
    %vpi_call/w 3 113 "$strobe", "Read data -> %d", v0000028caf93cc90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028caf93cdd0_0, 0;
    %wait E_0000028caf8db6f0;
    %vpi_call/w 3 119 "$display", "Simulation Finished" {0 0 0};
    %vpi_call/w 3 120 "$stop" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "test.sv";
    "duplicate_fifo.sv";
    "fifo_duth.sv";
    "copy_queue.sv";
