;-------------------------------------------------------------------------------
;Constraints File
;   Device  : Altera Stratix10 EP1S10F780C6ES
;   Board   : Altera Stratix10 Nios Dev Board
;   Project : FPGA_Altera_Stratix10_Nios_Dev_Board.PrjFpg
;
;   Created 26-Dec-2003
;   Altium Limited
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=FileHeader | Id=DXP Constraints v1.0
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=PCB  | TargetId=Altera Stratix20 Nios Dev Board
Record=Constraint | TargetKind=Part | TargetId=EP1S10F780C6
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Clocks
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CLK1               | FPGA_PINNUM=K17
Record=Constraint | TargetKind=Port | TargetId=CLK2               | FPGA_PINNUM=AC17
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD            | FPGA_PINNUM=K17
Record=Constraint | TargetKind=Port | TargetId=CLK_REF            | FPGA_PINNUM=AC17
Record=Constraint | TargetKind=Port | TargetId=CLK_FEEDBACK       | FPGA_PINNUM=R27
Record=Constraint | TargetKind=Port | TargetId=CLK1               | FPGA_CLOCK_PIN=TRUE
Record=Constraint | TargetKind=Port | TargetId=CLK2               | FPGA_CLOCK_PIN=TRUE
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD            | FPGA_CLOCK_PIN=TRUE
Record=Constraint | TargetKind=Port | TargetId=CLK_REF            | FPGA_CLOCK_PIN=TRUE
Record=Constraint | TargetKind=Port | TargetId=CLK_FEEDBACK       | FPGA_CLOCK_PIN=TRUE
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Compact Flash Socket
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CF_D[15..0]        | FPGA_PINNUM=L3,N4,L1,N7,M3,N5,M2,N10,P3,N9,N1,N6,M4,N8,L2,N3
Record=Constraint | TargetKind=Port | TargetId=CF_A[10..0]        | FPGA_PINNUM=M7,K3,H3,L7,L8,H2,H1,L6,L10,J3,L9
Record=Constraint | TargetKind=Port | TargetId=CF_CEN             | FPGA_PINNUM=J2
Record=Constraint | TargetKind=Port | TargetId=CF_CE2N            | FPGA_PINNUM=K8
Record=Constraint | TargetKind=Port | TargetId=CF_OEN             | FPGA_PINNUM=K7
Record=Constraint | TargetKind=Port | TargetId=CF_CD1N            | FPGA_PINNUM=R3
Record=Constraint | TargetKind=Port | TargetId=CF_OIORDN          | FPGA_PINNUM=M9
Record=Constraint | TargetKind=Port | TargetId=CF_WP              | FPGA_PINNUM=K4
Record=Constraint | TargetKind=Port | TargetId=CF_IOWRN           | FPGA_PINNUM=M10
Record=Constraint | TargetKind=Port | TargetId=CF_WEN             | FPGA_PINNUM=L5
Record=Constraint | TargetKind=Port | TargetId=CF_WAITN           | FPGA_PINNUM=K1
Record=Constraint | TargetKind=Port | TargetId=CF_BVD1            | FPGA_PINNUM=M8
Record=Constraint | TargetKind=Port | TargetId=CF_BVD2            | FPGA_PINNUM=J1
Record=Constraint | TargetKind=Port | TargetId=CF_REGN            | FPGA_PINNUM=G2
Record=Constraint | TargetKind=Port | TargetId=CF_INPACKN         | FPGA_PINNUM=J4
Record=Constraint | TargetKind=Port | TargetId=CF_RDY_BSY         | FPGA_PINNUM=M5
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; SDRAM
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=SDRAM_DQ[31..0]    | FPGA_PINNUM=AG11,AH11,AE11,AF11,AE10,AH10,AF10,AD10,AG9,AF9,AE9,AH8,AH9,AD8,AF8,AG8,AF6,AG7,AH7,AF7,AD6,AH6,AG6,AE6,AF5,AH5,AF4,AG4,AG5,AG3,AE5,AH4
Record=Constraint | TargetKind=Port | TargetId=SDRAM_DQM[3..0]    | FPGA_PINNUM=AG10,AE7,Y13,AE14
Record=Constraint | TargetKind=Port | TargetId=SDRAM_A[11..0]     | FPGA_PINNUM=AB7,Y11,V11,AB10,AC8,AB11,AC10,AA11,W10,AC11,W12,AE4
Record=Constraint | TargetKind=Port | TargetId=SDRAM_BA0          | FPGA_PINNUM=AG19
Record=Constraint | TargetKind=Port | TargetId=SDRAM_BA1          | FPGA_PINNUM=AF19
Record=Constraint | TargetKind=Port | TargetId=SDRAM_RASN         | FPGA_PINNUM=AH3
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CASN         | FPGA_PINNUM=AD18
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CSN          | FPGA_PINNUM=AG18
Record=Constraint | TargetKind=Port | TargetId=SDRAM_WEN          | FPGA_PINNUM=AH19
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CKE          | FPGA_PINNUM=AE18
Record=Constraint | TargetKind=Port | TargetId=SDRAM_CLK          | FPGA_PINNUM=E15
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; LCD on J12
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=LCD_E              | FPGA_PINNUM=K3
Record=Constraint | TargetKind=Port | TargetId=LCD_RS             | FPGA_PINNUM=M7
Record=Constraint | TargetKind=Port | TargetId=LCD_RW             | FPGA_PINNUM=M8
Record=Constraint | TargetKind=Port | TargetId=LCD_DB[7..0]       | FPGA_PINNUM=J4,L5,L6,H1,H2,L8,L7,H3
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Expansion Protoype Connector - J11
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=J11_3              | FPGA_PINNUM=P3
Record=Constraint | TargetKind=Port | TargetId=J11_4              | FPGA_PINNUM=N10
Record=Constraint | TargetKind=Port | TargetId=J11_5              | FPGA_PINNUM=N9
Record=Constraint | TargetKind=Port | TargetId=J11_6              | FPGA_PINNUM=M2
Record=Constraint | TargetKind=Port | TargetId=J11_7              | FPGA_PINNUM=N1
Record=Constraint | TargetKind=Port | TargetId=J11_8              | FPGA_PINNUM=N5
Record=Constraint | TargetKind=Port | TargetId=J11_9              | FPGA_PINNUM=N6
Record=Constraint | TargetKind=Port | TargetId=J11_10             | FPGA_PINNUM=M3
Record=Constraint | TargetKind=Port | TargetId=J11_11             | FPGA_PINNUM=M4
Record=Constraint | TargetKind=Port | TargetId=J11_12             | FPGA_PINNUM=N7
Record=Constraint | TargetKind=Port | TargetId=J11_13             | FPGA_PINNUM=N8
Record=Constraint | TargetKind=Port | TargetId=J11_14             | FPGA_PINNUM=L1
Record=Constraint | TargetKind=Port | TargetId=J11_15             | FPGA_PINNUM=L2
Record=Constraint | TargetKind=Port | TargetId=J11_16             | FPGA_PINNUM=N4
Record=Constraint | TargetKind=Port | TargetId=J11_17             | FPGA_PINNUM=N3
Record=Constraint | TargetKind=Port | TargetId=J11_18             | FPGA_PINNUM=L3
Record=Constraint | TargetKind=Port | TargetId=J11_21             | FPGA_PINNUM=L4
Record=Constraint | TargetKind=Port | TargetId=J11_23             | FPGA_PINNUM=M10
Record=Constraint | TargetKind=Port | TargetId=J11_25             | FPGA_PINNUM=M9
Record=Constraint | TargetKind=Port | TargetId=J11_27             | FPGA_PINNUM=K1
Record=Constraint | TargetKind=Port | TargetId=J11_28             | FPGA_PINNUM=K2
Record=Constraint | TargetKind=Port | TargetId=J11_29             | FPGA_PINNUM=M6
Record=Constraint | TargetKind=Port | TargetId=J11_31             | FPGA_PINNUM=M5
Record=Constraint | TargetKind=Port | TargetId=J11_32             | FPGA_PINNUM=K4
Record=Constraint | TargetKind=Port | TargetId=J11_33             | FPGA_PINNUM=J3
Record=Constraint | TargetKind=Port | TargetId=J11_35             | FPGA_PINNUM=L9
Record=Constraint | TargetKind=Port | TargetId=J11_36             | FPGA_PINNUM=L10
Record=Constraint | TargetKind=Port | TargetId=J11_37             | FPGA_PINNUM=J2
Record=Constraint | TargetKind=Port | TargetId=J11_38             | FPGA_PINNUM=G1
Record=Constraint | TargetKind=Port | TargetId=J11_39             | FPGA_PINNUM=J1
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Expansion Prototype Connector - J12
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=J12_[14..3]        | FPGA_PINNUM=J4,L5,L6,H1,H2,L8,L7,H3,K3,M8,M7,G2
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Expansion Prototype Conenctor - J13
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=PROTO1_CLKIN       | FPGA_PINNUM=E15
Record=Constraint | TargetKind=Port | TargetId=PROTO1_CLKOUT      | FPGA_PINNUM=P27
Record=Constraint | TargetKind=Port | TargetId=PROTO1_CLKOUT      | FPGA_CLOCK_PIN=TRUE
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Expansion Prototype Conenctor - J15
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=J15_[14..2]        | FPGA_PINNUM=AB19,AB17,Y17,AA19,W18,W19,Y19,AA20,AC19,AC21,AF24,V18,V15
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Expansion Prototype Conenctor - J16
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=J16_3              | FPGA_PINNUM=AD19
Record=Constraint | TargetKind=Port | TargetId=J16_4              | FPGA_PINNUM=AE19
Record=Constraint | TargetKind=Port | TargetId=J16_5              | FPGA_PINNUM=AF18
Record=Constraint | TargetKind=Port | TargetId=J16_6              | FPGA_PINNUM=AH20
Record=Constraint | TargetKind=Port | TargetId=J16_7              | FPGA_PINNUM=AH21
Record=Constraint | TargetKind=Port | TargetId=J16_8              | FPGA_PINNUM=AF20
Record=Constraint | TargetKind=Port | TargetId=J16_9              | FPGA_PINNUM=AE20
Record=Constraint | TargetKind=Port | TargetId=J16_10             | FPGA_PINNUM=AF21
Record=Constraint | TargetKind=Port | TargetId=J16_11             | FPGA_PINNUM=AG21
Record=Constraint | TargetKind=Port | TargetId=J16_12             | FPGA_PINNUM=AE21
Record=Constraint | TargetKind=Port | TargetId=J16_13             | FPGA_PINNUM=AD21
Record=Constraint | TargetKind=Port | TargetId=J16_14             | FPGA_PINNUM=AG20
Record=Constraint | TargetKind=Port | TargetId=J16_15             | FPGA_PINNUM=AG22
Record=Constraint | TargetKind=Port | TargetId=J16_16             | FPGA_PINNUM=AH22
Record=Constraint | TargetKind=Port | TargetId=J16_17             | FPGA_PINNUM=AF22
Record=Constraint | TargetKind=Port | TargetId=J16_18             | FPGA_PINNUM=AE22
Record=Constraint | TargetKind=Port | TargetId=J16_21             | FPGA_PINNUM=AH23
Record=Constraint | TargetKind=Port | TargetId=J16_23             | FPGA_PINNUM=AF23
Record=Constraint | TargetKind=Port | TargetId=J16_25             | FPGA_PINNUM=AD23
Record=Constraint | TargetKind=Port | TargetId=J16_27             | FPGA_PINNUM=AG23
Record=Constraint | TargetKind=Port | TargetId=J16_28             | FPGA_PINNUM=AE23
Record=Constraint | TargetKind=Port | TargetId=J16_29             | FPGA_PINNUM=AH24
Record=Constraint | TargetKind=Port | TargetId=J16_31             | FPGA_PINNUM=AE24
Record=Constraint | TargetKind=Port | TargetId=J16_32             | FPGA_PINNUM=AG24
Record=Constraint | TargetKind=Port | TargetId=J16_33             | FPGA_PINNUM=AF25
Record=Constraint | TargetKind=Port | TargetId=J16_35             | FPGA_PINNUM=AH25
Record=Constraint | TargetKind=Port | TargetId=J16_36             | FPGA_PINNUM=AG25
Record=Constraint | TargetKind=Port | TargetId=J16_37             | FPGA_PINNUM=AH26
Record=Constraint | TargetKind=Port | TargetId=J16_38             | FPGA_PINNUM=AB18
Record=Constraint | TargetKind=Port | TargetId=J16_39             | FPGA_PINNUM=AG26
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Expansion Prototype Conenctor - J17
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=PROTO2_CLKIN       | FPGA_PINNUM=E15
Record=Constraint | TargetKind=Port | TargetId=PROTO2_CLKOUT      | FPGA_PINNUM=R4
Record=Constraint | TargetKind=Port | TargetId=PROTO2_CLKOUT      | FPGA_CLOCK_PIN=TRUE
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Mictor Connector - J25
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=MICTOR_CLK         | FPGA_PINNUM=AD15
Record=Constraint | TargetKind=Port | TargetId=J25_7              | FPGA_PINNUM=K22
Record=Constraint | TargetKind=Port | TargetId=J25_8              | FPGA_PINNUM=N24
Record=Constraint | TargetKind=Port | TargetId=J25_9              | FPGA_PINNUM=K21
Record=Constraint | TargetKind=Port | TargetId=J25_10             | FPGA_PINNUM=N23
Record=Constraint | TargetKind=Port | TargetId=J25_13             | FPGA_PINNUM=G28
Record=Constraint | TargetKind=Port | TargetId=J25_16             | FPGA_PINNUM=M25
Record=Constraint | TargetKind=Port | TargetId=J25_18             | FPGA_PINNUM=M26
Record=Constraint | TargetKind=Port | TargetId=J25_20             | FPGA_PINNUM=N22
Record=Constraint | TargetKind=Port | TargetId=J25_22             | FPGA_PINNUM=N21
Record=Constraint | TargetKind=Port | TargetId=J25_23             | FPGA_PINNUM=G27
Record=Constraint | TargetKind=Port | TargetId=J25_24             | FPGA_PINNUM=K27
Record=Constraint | TargetKind=Port | TargetId=J25_25             | FPGA_PINNUM=M27
Record=Constraint | TargetKind=Port | TargetId=J25_26             | FPGA_PINNUM=K28
Record=Constraint | TargetKind=Port | TargetId=J25_27             | FPGA_PINNUM=N28
Record=Constraint | TargetKind=Port | TargetId=J25_28             | FPGA_PINNUM=M20
Record=Constraint | TargetKind=Port | TargetId=J25_29             | FPGA_PINNUM=N20
Record=Constraint | TargetKind=Port | TargetId=J25_30             | FPGA_PINNUM=M19
Record=Constraint | TargetKind=Port | TargetId=J25_31             | FPGA_PINNUM=N19
Record=Constraint | TargetKind=Port | TargetId=J25_32             | FPGA_PINNUM=L25
Record=Constraint | TargetKind=Port | TargetId=J25_33             | FPGA_PINNUM=P26
Record=Constraint | TargetKind=Port | TargetId=J25_34             | FPGA_PINNUM=L26
Record=Constraint | TargetKind=Port | TargetId=J25_35             | FPGA_PINNUM=L27
Record=Constraint | TargetKind=Port | TargetId=J25_36             | FPGA_PINNUM=N26
Record=Constraint | TargetKind=Port | TargetId=J25_37             | FPGA_PINNUM=L28
Record=Constraint | TargetKind=Port | TargetId=J25_38             | FPGA_PINNUM=N25
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Debug Serial Port - J27
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=DEB_DTR            | FPGA_PINNUM=V22
Record=Constraint | TargetKind=Port | TargetId=DEB_RXD            | FPGA_PINNUM=AA28
Record=Constraint | TargetKind=Port | TargetId=DEB_TXD            | FPGA_PINNUM=V24
Record=Constraint | TargetKind=Port | TargetId=DEB_DCD            | FPGA_PINNUM=AA26
Record=Constraint | TargetKind=Port | TargetId=DEB_RI             | FPGA_PINNUM=V23
Record=Constraint | TargetKind=Port | TargetId=DEB_CTS            | FPGA_PINNUM=AA27
Record=Constraint | TargetKind=Port | TargetId=DEB_RTS            | FPGA_PINNUM=V20
Record=Constraint | TargetKind=Port | TargetId=DEB_DSR            | FPGA_PINNUM=AA25
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Console Serial Port - J19
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CON_DTR            | FPGA_PINNUM=V19
Record=Constraint | TargetKind=Port | TargetId=CON_RXD            | FPGA_PINNUM=Y28
Record=Constraint | TargetKind=Port | TargetId=CON_TXD            | FPGA_PINNUM=U21
Record=Constraint | TargetKind=Port | TargetId=CON_DCD            | FPGA_PINNUM=Y25
Record=Constraint | TargetKind=Port | TargetId=CON_RI             | FPGA_PINNUM=U22
Record=Constraint | TargetKind=Port | TargetId=CON_CTS            | FPGA_PINNUM=Y27
Record=Constraint | TargetKind=Port | TargetId=CON_RTS            | FPGA_PINNUM=U23
Record=Constraint | TargetKind=Port | TargetId=CON_DSR            | FPGA_PINNUM=Y26
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Dual 7-Seg. LED Display
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=DIG0_SEG[7..0]     | FPGA_PINNUM=D19,E19,C19,B19,A19,D18,C18,A18
Record=Constraint | TargetKind=Port | TargetId=DIG1_SEG[7..0]     | FPGA_PINNUM=D21,C21,B21,A21,C20,A20,B20,B18
Record=Constraint | TargetKind=Port | TargetId=SEG7A[6..0]        | FPGA_PINNUM=E19,C19,B19,A19,D18,C18,A18
Record=Constraint | TargetKind=Port | TargetId=SEG7B[6..0]        | FPGA_PINNUM=C21,B21,A21,C20,A20,B20,B18
Record=Constraint | TargetKind=Port | TargetId=SEG7A_DP           | FPGA_PINNUM=D19
Record=Constraint | TargetKind=Port | TargetId=SEG7B_DP           | FPGA_PINNUM=D21
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; User Pushbutton Switches
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=SW[3..0]           | FPGA_PINNUM=AB1,AB2,W6,W5
Record=Constraint | TargetKind=Port | TargetId=CPU_RESET          | FPGA_PINNUM=AC9
Record=Constraint | TargetKind=Port | TargetId=TEST_BUTTON        | FPGA_PINNUM=AC9
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Individual User LEDs
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=LEDS[7..0]         | FPGA_PINNUM=L19,L20,J26,J25,L24,L23,H28,H27
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Shared IO Bus - FLASH, SRAM and Ethernet
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=FSE_A[22..0]       | FPGA_PINNUM=G2,G1,G5,F6,F1,F2,F5,F4,E2,E3,F3,E5,E4,D1,D4,D2,C2,B5,C5,D6,D5,A4,B4
Record=Constraint | TargetKind=Port | TargetId=FSE_D[31..0]       | FPGA_PINNUM=E11,A11,B11,D11,C11,D10,C10,F10,A10,B10,E10,E9,C9,D9,A9,B9,C8,D8,A8,B8,E8,F8,C7,D7,A7,B7,E7,F7,A6,B6,E6,C6
;-------------------------------------------------------------------------------
; FLASH (U5)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=FLASH_A[22..0]     | FPGA_PINNUM=G2,G1,G5,F6,F1,F2,F5,F4,E2,E3,F3,E5,E4,D1,D4,D2,C2,B5,C5,D6,D5,A4,B4
Record=Constraint | TargetKind=Port | TargetId=FLASH_D[7..0]      | FPGA_PINNUM=A7,B7,E7,F7,A6,B6,E6,C6
Record=Constraint | TargetKind=Port | TargetId=FLASH_CSN          | FPGA_PINNUM=A12
Record=Constraint | TargetKind=Port | TargetId=FLASH_OEN          | FPGA_PINNUM=B12
Record=Constraint | TargetKind=Port | TargetId=FLASH_RWN          | FPGA_PINNUM=D12
Record=Constraint | TargetKind=Port | TargetId=FLASH_RDY_BSYN     | FPGA_PINNUM=C12
;-------------------------------------------------------------------------------
; SRAM1 (U35) and SRAM2 (U36)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=SRAM_A[22..0]      | FPGA_PINNUM=F6,F1,F2,F5,F4,E2,E3,F3,E5,E4,D1,D4,D2,C2,B5,C5,D6,D5
Record=Constraint | TargetKind=Port | TargetId=SRAM1_D[15..0]     | FPGA_PINNUM=C8,D8,A8,B8,E8,F8,C7,D7,A7,B7,E7,F7,A6,B6,E6,C6
Record=Constraint | TargetKind=Port | TargetId=SRAM2_D[15..0]     | FPGA_PINNUM=E11,A11,B11,D11,C11,D10,C10,F10,A10,B10,E10,E9,C9,D9,A9,B9
Record=Constraint | TargetKind=Port | TargetId=SRAM_CSN           | FPGA_PINNUM=B24
Record=Constraint | TargetKind=Port | TargetId=SRAM_OEN           | FPGA_PINNUM=Y17
Record=Constraint | TargetKind=Port | TargetId=SRAM_WEN           | FPGA_PINNUM=U16
Record=Constraint | TargetKind=Port | TargetId=SRAM1_BE0N         | FPGA_PINNUM=V17
Record=Constraint | TargetKind=Port | TargetId=SRAM1_BE1N         | FPGA_PINNUM=V16
Record=Constraint | TargetKind=Port | TargetId=SRAM2_BE0N         | FPGA_PINNUM=W16
Record=Constraint | TargetKind=Port | TargetId=SRAM2_BE1N         | FPGA_PINNUM=T16
;-------------------------------------------------------------------------------
; Ethernet (U4)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=ETH_A[15..1]       | FPGA_PINNUM=F4,E2,E3,F3,E5,E4,D1,D4,D2,C2,B5,C5,D6,D5,A4
Record=Constraint | TargetKind=Port | TargetId=ETH_D[31..0]       | FPGA_PINNUM=E11,A11,B11,D11,C11,D10,C10,F10,A10,B10,E10,E9,C9,D9,A9,B9,C8,D8,A8,B8,E8,F8,C7,D7,A7,B7,E7,F7,A6,B6,E6,C6
Record=Constraint | TargetKind=Port | TargetId=ETH_ADSN           | FPGA_PINNUM=A14
Record=Constraint | TargetKind=Port | TargetId=ETH_AEN            | FPGA_PINNUM=B15
Record=Constraint | TargetKind=Port | TargetId=ETH_BE0N           | FPGA_PINNUM=C16
Record=Constraint | TargetKind=Port | TargetId=ETH_BE1N           | FPGA_PINNUM=B16
Record=Constraint | TargetKind=Port | TargetId=ETH_BE2N           | FPGA_PINNUM=D16
Record=Constraint | TargetKind=Port | TargetId=ETH_BE3N           | FPGA_PINNUM=E16
Record=Constraint | TargetKind=Port | TargetId=ETH_CYCLEN         | FPGA_PINNUM=B17
Record=Constraint | TargetKind=Port | TargetId=ETH_DATACSN        | FPGA_PINNUM=C15
Record=Constraint | TargetKind=Port | TargetId=ETH_INTR0          | FPGA_PINNUM=D15
Record=Constraint | TargetKind=Port | TargetId=ETH_ARDY           | FPGA_PINNUM=F14
Record=Constraint | TargetKind=Port | TargetId=ETH_RDN            | FPGA_PINNUM=A15
Record=Constraint | TargetKind=Port | TargetId=ETH_WRN            | FPGA_PINNUM=E15
Record=Constraint | TargetKind=Port | TargetId=ETH_LCLK           | FPGA_PINNUM=C17
Record=Constraint | TargetKind=Port | TargetId=ETH_LDEVN          | FPGA_PINNUM=D3
Record=Constraint | TargetKind=Port | TargetId=ETH_RDYRTN         | FPGA_PINNUM=B18
Record=Constraint | TargetKind=Port | TargetId=ETH_W_R_N          | FPGA_PINNUM=A17
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; NEXUS JTAG Soft-Device Chain Connections
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDI     | FPGA_PINNUM=AA20
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDO     | FPGA_PINNUM=V18
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK     | FPGA_PINNUM=W19
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TMS     | FPGA_PINNUM=AC21
;-------------------------------------------------------------------------------

