# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_12.srcs/sources_1/new/registerfile.vhd"
vhdl xil_defaultlib  "../../../project_12.srcs/sim_1/new/tb_register.vhd"

# Do not sort compile order
nosort
