157
1|Proceedings of the 35th Conference on Design Automation, Moscone center, San Francico, California, USA, June 15-19, 1998.|Basant R. Chawla,Randal E. Bryant,Jan M. Rabaey|n/a
2|Customers, Vendors, and Universities: Determining the Future of EDA Together (Panel).|Thomas Pennino|n/a
3|Asynchronous Interface Specification, Analysis and Synthesis.|Michael Kishinevsky,Jordi Cortadella,Alex Kondratyev|25|1|0|3
4|Automatic Synthesis of Interfaces Between Incompatible Protocols.|Roberto Passerone,James A. Rowson,Alberto L. Sangiovanni-Vincentelli|194|27|3|6
5|Automated Composition of Hardware Components.|James Smith,Giovanni De Micheli|74|9|0|0
6|Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC's.|Mike Chou,Jacob White|20|0|0|1
7|Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation.|Alper Demir,Amit Mehrotra,Jaijeet S. Roychowdhury|n/a
8|Efficient Analog Test Methodology Based on Adaptive Algorithms.|Luigi Carro,Marcelo Negreiros|13|1|0|8
9|General AC Constraint Transformation for Analog ICs.|Bogdan G. Arsintescu,Edoardo Charbon,Enrico Malavasi,Umakanta Choudhury,William H. Kao|14|3|0|1
10|Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver.|Jacob Rael,Ahmadreza Rofougaran,Asad A. Abidi|9|1|3|0
11|A Video Signal Processor for MIMD Multiprocessing.|Jörg Hilgenstock,Klaus Herrmann,Jan Otterstedt,Dirk Niggemeyer,Peter Pirsch|16|0|0|4
12|Realization of a Programmable Parallel DSP for High Performance Image Processing Applications.|Jens Peter Wittenburg,Willm Hinrichs,Johannes Kneip,Martin Ohmacht,Mladen Berekovic,Hanno Lieske,Helge Kloos,Peter Pirsch|14|0|0|0
13|A Multiprocessor DSP System Using PADDI-2.|Roy A. Sutton,Vason P. Srini,Jan M. Rabaey|19|6|5|2
14|Design and Implementation of the NUMAchine Multiprocessor.|A. Grbic,Stephen Dean Brown,S. Caranci,R. Grindley,M. Gusat,Guy G. Lemieux,K. Loveless,Naraig Manjikian,Sinisa Srbljic,Michael Stumm,Zvonko G. Vranesic,Zeljko Zilic|27|9|0|2
15|Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement.|James Shin Young,Josh MacDonald,Michael Shilman,Abdallah Tabbara,Paul N. Hilfinger,A. Richard Newton|91|6|1|0
16|Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer.|Julio Leao da Silva Jr.,Chantal Ykman-Couvreur,Miguel Miranda,Kris Croes,Sven Wuytack,Gjalt G. de Jong,Francky Catthoor,Diederik Verkest,Paul Six,Hugo De Man|46|3|0|9
17|Design Space Exploration Algorithm for Heterogeneous Multi-Processor Embedded System Design.|Ireneusz Karkowski,Henk Corporaal|41|8|0|3
18|Modal Processes: Towards Enhanced Retargetability Through Control Composition of Distributed Embedded Systems.|Pai H. Chou,Gaetano Borriello|17|0|0|7
19|Design Methodologies for Noise in Digital Integrated Circuits.|Kenneth L. Shepard|88|9|3|0
20|Taming Noise in Deep Submicron Digital Integrated Circuits (Panel).|N. S. Nagaraj,Kenneth L. Shepard,Takahide Inone|0|0|0|0
21|FACT: A Framework for the Application of Throughput and Power Optimizing Transformations to Control-Flow Intensive Behavioral Descriptions.|Ganesh Lakshminarayana,Niraj K. Jha|13|0|2|4
22|Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions.|Ganesh Lakshminarayana,Anand Raghunathan,Niraj K. Jha|42|5|3|4
23|The DT-Model: High-Level Synthesis Using Data Transfers.|Shantanu Tarafdar,Miriam Leeser|15|0|0|4
24|Rate Optimal VLSI Design from Data Flow Graph.|Moonwook Oh,Soonhoi Ha|4|3|0|4
25|Planning for Performance.|Ralph H. J. M. Otten,Robert K. Brayton|158|18|2|18
26|A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together.|Amir H. Salek,Jinan Lou,Massoud Pedram|30|4|1|1
27|Framework Encapsulations: A New Approach to CAD Tool Interoperability.|Peter R. Sutton,Stephen W. Director|19|2|2|3
28|A Geographically Distributed Framework for Embedded System Design and Validation.|Ken Hines,Gaetano Borriello|28|4|1|1
29|WELD - An Environment for Web-based Electronic Design.|Francis L. Chan,Mark D. Spiller,A. Richard Newton|72|8|3|0
30|OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification.|Farzan Fallah,Srinivas Devadas,Kurt Keutzer|192|36|3|11
31|User Defined Coverage - A Tool Supported Methodology for Design Verification.|Raanan Grinwald,Eran Harel,Michael Orgad,Shmuel Ur,Avi Ziv|123|34|12|26
32|Enhanced Visibility and Performance in Functional Verification by Reconstruction.|Joshua Marantz|47|16|19|0
33|Virtual Chip: Making Functional Models Work on Real Target Systems.|Namseung Kim,Hoon Choi,Seungjong Lee,Seungwang Lee,In-Cheol Park,Chong-Min Kyung|30|9|2|4
34|Hardware/Software Co-Design: The Next Embedded System Design Challenge (Panel).|Peter Heller|n/a
35|Power Optimization of Variable Voltage Core-Based Systems.|Inki Hong,Darko Kirovski,Gang Qu,Miodrag Potkonjak,Mani B. Srivastava|415|91|12|31
36|Policy Optimization for Dynamic Power Management.|Giuseppe A. Paleologo,Luca Benini,Alessandro Bogliolo,Giovanni De Micheli|430|169|5|17
37|A Framework for Estimation and Minimizing Energy Dissipation of Embedded HW/SW Systems.|Yanbing Li,Jörg Henkel|215|30|3|19
38|Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability.|Peixin Zhong,Pranav Ashar,Sharad Malik,Margaret Martonosi|55|5|3|5
39|Fast Exact Minimization of BDDs.|Rolf Drechsler,Nicole Drechsler,Wolfgang Günther|90|21|0|27
40|Boolean Matching for Large Libraries.|Uwe Hinsberger,Reiner Kolla|50|13|12|1
41|A Fast Hierarchical Algorithm for 3-D Capacitance Extraction.|Weiping Shi,Jianguo Liu,Naveen Kakani,Tiejun Yu|66|18|0|5
42|Boundary Element Method Macromodels for 2-D Hierachical Capacitance Extraction.|E. Aykut Dengi,Ronald A. Rohrer|34|13|0|0
43|Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions.|Jinsong Zhao,Wayne Wei-Ming Dai,Sharad Kapur,David E. Long|63|19|2|5
44|Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor.|Nevine Nassif,Madhav P. Desai,Dale H. Hall|12|2|1|2
45|A Top-Down Design Environment for Developing Pipelined Datapaths.|Robert M. McGraw,James H. Aylor,Robert H. Klenke|3|1|0|0
46|Validation of an Architectural Level Power Analysis Technique.|Rita Yu Chen,Robert Michael Owens,Mary Jane Irwin,Raminder Singh Bajwa|34|2|0|7
47|Design Methodology of a 200MHz Superscalar Microprocessor: SH-4.|Toshihiro Hattori,Yusuke Nitta,Mitsuho Seki,Susumu Narita,Kunio Uchiyama,Tsuyoshi Takahashi,Ryuichi Satomura|7|1|0|0
48|How Much Analog Does a Designer Need to Know for Successful Mixed-Signal Design? (Panel).|Stephan Ohr|0|0|0|0
49|Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance.|Gustavo de Veciana,Margarida F. Jacome,J.-H. Guo|14|2|0|0
50|A Tool for Performance Estimation of Networked Embedded End-systems.|Asawaree Kalavade,Pratyush Moghé|56|3|0|2
51|Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems.|Ali Dasdan,Dinesh Ramanathan,Rajesh K. Gupta|27|1|0|8
52|Generic Global Placement and Floorplanning.|Hans Eisenmann,Frank M. Johannes|438|64|22|9
53|Congestion Driven Quadratic Placement.|Phiroze N. Parakh,Richard B. Brown,Karem A. Sakallah|141|14|43|2
54|Potential-NRG: Placement with Incomplete Data.|Maogang Wang,Prithviraj Banerjee,Majid Sarrafzadeh|4|0|0|0
55|Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication.|Wen-Jong Fang,Allen C.-H. Wu|27|8|1|0
56|Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce.|Jaewon Oh,Massoud Pedram|41|13|6|0
57|Layout Extraction and Verification Methodology CMOS I/O Circuits.|Tong Li,Sung-Mo Kang|24|5|1|5
58|A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects.|Nuno Alexandre Marques,Mattan Kamon,Jacob White,Luis Miguel Silveira|27|1|0|10
59|Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis.|Byron Krauter,Sharad Mehrotra|129|20|7|3
60|A Methodology for Guided Behavioral-Level Optimization.|Lisa M. Guerra,Miodrag Potkonjak,Jan M. Rabaey|26|1|0|1
61|A Programming Environment for the Design of Complex High Speed ASICs.|Patrick Schaumont,Serge Vernalde,Luc Rijnders,Marc Engels,Ivo Bolsens|119|5|0|12
62|Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor.|Chunho Lee,Johnson Kin,Miodrag Potkonjak,William H. Mangione-Smith|12|1|0|2
63|User Experience with High Level Formal Verification (Panel).|Randal E. Bryant,Gerry Musgrave|0|0|0|0
64|What's Between Simulation and Formal Verification? (Extended Abstract).|David L. Dill|58|9|0|0
65|Optimal FPGA Mapping and Retiming with Efficient Initial State Computation.|Jason Cong,Chang Wu|40|7|4|2
66|M32: A Constructive multilevel Logic Synthesis System.|Victor N. Kravets,Karem A. Sakallah|15|4|0|2
67|Efficient Boolean Division and Substitution.|Shih-Chieh Chang,David Ihsin Cheng|2|0|0|0
68|Delay-Optimal Technology Mapping by DAG Covering.|Yuji Kukimoto,Robert K. Brayton,Prashant Sawkar|106|20|14|5
69|A Fast Fanout Optimization Algorithm for Near-Continuous Buffer Libraries.|David S. Kung|33|3|4|1
70|Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs.|Jason Cong,Patrick H. Madden|142|7|85|16
71|Buffer Insertion for Noise and Delay Optimization.|Charles J. Alpert,Anirudh Devgan,Stephen T. Quay|235|41|6|16
72|Table-Lookup Methods for Improved Performance-Driven Routing.|John Lillis,Premal Buch|18|0|0|2
73|Global Routing with Crosstalk Constraints.|Hai Zhou,D. F. Wong|240|29|46|2
74|Timing and Crosstalk Driven Area Routing.|Hsiao-Ping Tseng,Louis Scheffer,Carl Sechen|100|12|7|0
75|Process Multi-Circuit Optimization.|Arun N. Lokanathan,Jay B. Brockman|0|0|0|0
76|Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization.|Rajendran Panda,Abhijit Dharchoudhury,Tim Edwards,Joe Norton,David Blaauw|11|1|1|0
77|A Practical Repeater Insertion Method in High Speed VLSI Circuits.|Julian Culetu,Chaim Amir,John MacDonald|16|1|2|0
78|Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?|Paolo Ienne,Alexander Grießing|19|12|4|0
79|A Statistical Performance Simulation Methodology for VLSI Circuits.|Michael Orshansky,James C. Chen,Chenming Hu|17|2|2|1
80|RF IC Design Challenges.|Behzad Razavi|30|0|0|0
81|Tools and Methodology for RF IC Design.|Al Dunlop,Alper Demir,Peter Feldmann,Sharad Kapur,David E. Long,Robert C. Melville,Jaijeet S. Roychowdhury|28|2|0|0
82|Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards.|Frank Y. Yuan|20|6|1|0
83|Efficient Coloring of a Large Spectrum of Graphs.|Darko Kirovski,Miodrag Potkonjak|63|11|0|14
84|Arithmetic Optimization Using Carry-Save-Adders.|Taewhan Kim,William Jao,Steven W. K. Tjiang|52|13|5|1
85|Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions.|Ganesh Lakshminarayana,Niraj K. Jha|8|0|0|0
86|Approximation and Decomposition of Binary Decision Diagrams.|Kavita Ravi,Kenneth L. McMillan,Thomas R. Shiple,Fabio Somenzi|77|7|2|2
87|Approximate Reachability with BDDs Using Overlapping Projections.|Shankar G. Govindaraju,David L. Dill,Alan J. Hu,Mark Horowitz|65|14|0|7
88|Incremental CTL Model Checking Using BDD Subsetting.|Abelardo Pardo,Gary D. Hachtel|38|7|0|2
89|PRIMO: Probability Interpretation of Moments for Delay Calculation.|Rony Kay,Lawrence T. Pileggi|93|24|1|4
90|ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models.|Ying Liu,Lawrence T. Pileggi,Andrzej J. Strojwas|12|0|0|2
91|Extending Moment Computation to 2-Port Circuit Representations.|Fang-Jou Liu,Chung-Kuan Cheng|3|0|0|3
92|Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation.|Tuyen V. Nguyen,Anirudh Devgan,Ognen J. Nastov|7|2|1|2
93|Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques.|Kimiyoshi Usami,Mutsunori Igarashi,Takashi Ishikawa,Masahiro Kanazawa,Masafumi Takahashi,Mototsugu Hamada,Hideho Arakida,Toshihiro Terazawa,Tadahiro Kuroda|56|4|1|2
94|Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits.|Liqiong Wei,Zhanping Chen,Mark Johnson,Kaushik Roy,Vivek De|237|58|9|7
95|MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns.|James Kao,Siva Narendra,Anantha Chandrakasan|225|82|3|6
96|Technical Challenges of IP and System-on-Chip: The ASIC Vendor Perspective (Panel).|A. Richard Newton|0|0|0|0
97|Software Synthesis of Process-Based Concurrent Programs.|Bill Lin|64|3|1|1
98|Don't Care-Based BDD Minimization for Embedded Software.|Youpyo Hong,Peter A. Beerel,Luciano Lavagno,Ellen Sentovich|7|0|0|3
99|Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator.|Silvina Hanono,Srinivas Devadas|139|20|6|3
100|Code Compression for Embedded Systems.|Haris Lekatsas,Wayne Wolf|111|21|8|6
101|A Decision Procedure for Bit-Vector Arithmetic.|Clark W. Barrett,David L. Dill,Jeremy R. Levitt|131|29|0|5
102|Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability.|Farzan Fallah,Srinivas Devadas,Kurt Keutzer|105|19|6|2
103|Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation.|Li-C. Wang,Magdy S. Abadir,Nari Krishnamurthy|41|12|3|14
104|Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment.|Mark Aagaard,Robert B. Jones,Carl-Johan H. Seger|78|12|0|6
105|A Fast and Low Cost Testing Technique for Core-Based System-on-Chip.|Indradeep Ghosh,Sujit Dey,Niraj K. Jha|99|15|2|6
106|Introducing Redundant Computations in a Behavior for Reducing BIST Resources.|Ishwar Parulkar,Sandeep K. Gupta,Melvin A. Breuer|18|1|0|1
107|A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis.|Indradeep Ghosh,Niraj K. Jha,Sudipta Bhawmik|26|2|0|4
108|Figures of Merit to Characterize the Importance of On-Chip Inductance.|Yehea I. Ismail,Eby G. Friedman,José Luis Neves|296|56|1|47
109|Layout Techniques for Minimizing On-Chip Interconnect Self Inductance.|Yehia Massoud,Steve S. Majors,Tareq Bustami,Jacob White|117|21|2|14
110|A Practical Approach to Static Signal Electromigration Analysis.|N. S. Nagaraj,Frank Cano,Haldun Haznedar,Duane Young|30|15|1|0
111|Design Productivity: How To Measure It, How To Improve It (Panel).|Carlos Dangelo|n/a
112|Hierarchical Functional Timing Analysis.|Yuji Kukimoto,Robert K. Brayton|26|2|3|4
113|Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares.|Tod Amon,Gaetano Borriello,Jiwen Liu|8|0|0|2
114|Delay Estimation VLSI Circuits from a High-Level View.|Mahadevamurty Nemani,Farid N. Najm|13|1|0|1
115|TETA: Transistor-Level Engine for Timing Analysis.|Florentin Dartu,Lawrence T. Pileggi|32|8|2|3
116|Validation with Guided Search of the State Space.|C. Han Yang,David L. Dill|179|37|4|2
117|Efficient State Classification of Finite State Markov Chains.|Aiguo Xie,Peter A. Beerel|47|22|1|9
118|An Implicit Algorithm for Finding Steady States and its Application to FSM Verification.|Gagan Hasteer,Anmol Mathur,Prithviraj Banerjee|10|3|1|2
119|Hybrid Verification Using Saturated Simulation.|Adnan Aziz,James H. Kukula,Thomas R. Shiple|18|5|0|0
120|Fast State Verification.|Dechang Sun,Bapiraju Vinnakota,Wanli Jiang|9|2|0|0
121|A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance.|Aiman H. El-Maleh,Mark Kassab,Janusz Rajski|8|1|2|0
122|Fault-Simulation Based Design Error Diagnosis for Sequential Circuits.|Shi-Yu Huang,Kwang-Ting Cheng,Kuang-Chien Chen,Juin-Yeu Joseph Lu|22|7|1|2
123|Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor.|Scott A. Taylor,Michael Quinn,Darren Brown,Nathan Dohm,Scot Hildebrandt,James Huggins,Carl Ramey|95|17|1|1
124|Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data.|Yossi Malka,Avi Ziv|12|1|0|2
125|Functional Verification of Large ASICs.|Adrian Evans,Allan Silburt,Gary Vrckovnik,Thane Brown,Mario Dufresne,Geoffrey Hall,Tung Ho,Ying Liu|61|11|2|0
126|The EDA Start-up Experience: The First Product (Panel).|Erach Desai|n/a
127|Digital System Simulation: Methodologies and Examples.|Kunle Olukotun,Mark Heinrich,David Ofelt|37|9|4|0
128|Hybrid Techniques for Fast Functional Simulation.|Yufeng Luo,Tjahjadi Wongsonegoro,Adnan Aziz|22|1|0|0
129|A Reconfigurable Logic Machine for Fast Event-Driven Simulation.|Jerry Bauer,Michael Bershteyn,Ian Kaplan,Paul Vyedin|49|9|10|0
130|Parallel Algorithms for Power Estimation.|Victor Kim,Prithviraj Banerjee|1|0|0|0
131|A Power Macromodeling Technique Based on Power Sensitivity.|Zhanping Chen,Kaushik Roy|65|9|1|2
132|Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics.|Qinru Qiu,Qing Wu,Massoud Pedram|19|6|0|2
133|An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits.|Byunggyu Kwak,Eun Sei Park|2|0|0|0
134|Using Complementation and Resequencing to Minimize Transitions.|Rajeev Murgai,Masahiro Fujita,Arlindo L. Oliveira|21|4|0|2
135|Technology Mapping for Large Complex PLDs.|Jason Helge Anderson,Stephen Dean Brown|48|17|0|0
136|Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs.|Jason Cong,Songjie Xu|33|6|1|7
137|Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs.|Madhukar R. Korupolu,K. K. Lee,D. F. Wong|21|1|1|1
138|Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis.|Jie-Hong Roland Jiang,Jing-Yang Jou,Juinn-Dar Huang|22|5|1|2
139|In-Place Power Optimization for LUT-Based FPGAs.|Balakrishna Kumthekar,Luca Benini,Enrico Macii,Fabio Somenzi|19|2|1|2
140|A Re-engineering Approach to Low Power FPGA Design Using SPFD.|Jan-Min Hwang,Feng-Yi Chiang,TingTing Hwang|26|3|0|1
141|Power Considerations in the Design of the Alpha 21264 Microprocessor.|Michael K. Gowan,Larry L. Biro,Daniel B. Jackson|448|77|3|0
142|Reducing Power in High-Performance Microprocessors.|Vivek Tiwari,Deo Singh,Suresh Rajgopal,Gaurav Mehta,Rakesh Patel,Franklin Baez|399|125|0|4
143|Design and Analysis of Power Distribution Networks in PowerPC Microprocessors.|Abhijit Dharchoudhury,Rajendran Panda,David Blaauw,Ravi Vaidyanathan,Bogdan Tutuianu,David Bearden|192|35|1|10
144|Full-Chip Verification Methods for DSM Power Distribution Systems.|Gregory Steele,David Overhauser,Steffen Rochel,Syed Zakir Hussain|88|12|2|2
145|System Chip Test Challenges, Are There Solutions Today? (Panel).|Prab Varma|0|0|0|0
146|System-Chip Test Strategies (Tutorial).|Yervant Zorian|n/a
147|Finite State Machine Decomposition For Low Power.|José C. Monteiro,Arlindo L. Oliveira|77|19|1|4
148|Computational Kernels and their Application to Sequential Power Optimization.|Luca Benini,Giovanni De Micheli,Antonio Lioy,Enrico Macii,Giuseppe Odasso,Massimo Poncino|11|1|0|3
149|Partitioning and Optimizing Controllers Synthesized from Hierarchical High-Level Descriptions.|Andrew Seawright,Wolfgang Meyer|16|3|0|1
150|Watermarking Techniques for Intellectual Property Protection.|Andrew B. Kahng,John Lach,William H. Mangione-Smith,Stefanus Mantik,Igor L. Markov,Miodrag Potkonjak,Paul Tucker,Huijuan Wang,Gregory Wolfe|166|57|5|7
151|Robust IP Watermarking Methodologies for Physical Design.|Andrew B. Kahng,Stefanus Mantik,Igor L. Markov,Miodrag Potkonjak,Paul Tucker,Huijuan Wang,Gregory Wolfe|113|34|2|30
152|Data Security for Web-based CAD.|Scott Hauck,Stephen Knol|32|6|1|0
153|Design of a SPDIF Receiver Using Protocol Compiler.|Ulrich Holtmann,Peter Blinzer|12|2|0|2
154|MetaCore: An Application Specific DSP Development System.|Jin-Hyuk Yang,Byoung-Woon Kim,Sang-Jun Nam,Jang-Ho Cho,Sung-Won Seo,Chang-Ho Ryu,Young-Su Kwon,Dae-Hyun Lee,Jong-Yeol Lee,Jong-Sun Kim,Hyun-Dhong Yoon,Jae-Yeol Kim,Kun-Moo Lee,Chan-Soo Hwang,In-Hyung Kim,Jun Sung Kim,Kwang-Il Park,Kyu Ho Park,Yong Hoon Lee,Seung Ho Hwang,In-Cheol Park,Chong-Min Kyung|34|7|0|2
155|A Case Study in Embedded System Design: An Engine Control Unit.|Tullio Cuatto,Claudio Passerone,Luciano Lavagno,Attila Jurecska,Antonino Damiano,Claudio Sansoè,Alberto L. Sangiovanni-Vincentelli|0|0|0|0
156|HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design.|Thomas W. Albrecht,Johann Notbauer,Stefan Rohringer|26|1|0|3
157|System-level exploration with SpecSyn.|Daniel Gajski,Frank Vahid,Sanjiv Narayan,Jie Gong|50|11|0|0
