vendor_name = ModelSim
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/SerialInParallelOut_8Bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/ParallelInSerialOut_8Bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/InterruptGenerator.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/trafficLighttopLevel.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/mux_4to1_1bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_4bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_2bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_1bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/equality_Comparator_4bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/enabledsrlatch.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/dff_8bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/d_FF.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/counter_4bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/BCD_to_7Segment.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/clk_div.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/debouncer.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/debuggableTrafficLightController.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/UARTaddressDecode.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/BaudRateGen.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/parityGen.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_6bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/counter_6bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/equality_Comparator_6bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/counter_8bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/mux_2to1_8bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/mux_8to1_1bit.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/UARTTransmitter.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/UARTReciever.vhd
source_file = 1, C:/Users/sahil/Documents/repos/Ceg3155Project/db/CEG3155Project.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = UARTReciever
instance = comp, \RecieveOut[0]~output\, RecieveOut[0]~output, UARTReciever, 1
instance = comp, \RecieveOut[1]~output\, RecieveOut[1]~output, UARTReciever, 1
instance = comp, \RecieveOut[2]~output\, RecieveOut[2]~output, UARTReciever, 1
instance = comp, \RecieveOut[3]~output\, RecieveOut[3]~output, UARTReciever, 1
instance = comp, \RecieveOut[4]~output\, RecieveOut[4]~output, UARTReciever, 1
instance = comp, \RecieveOut[5]~output\, RecieveOut[5]~output, UARTReciever, 1
instance = comp, \RecieveOut[6]~output\, RecieveOut[6]~output, UARTReciever, 1
instance = comp, \RecieveOut[7]~output\, RecieveOut[7]~output, UARTReciever, 1
instance = comp, \RDRF~output\, RDRF~output, UARTReciever, 1
instance = comp, \GClock~input\, GClock~input, UARTReciever, 1
instance = comp, \GClock~inputclkctrl\, GClock~inputclkctrl, UARTReciever, 1
instance = comp, \BClkx8~input\, BClkx8~input, UARTReciever, 1
instance = comp, \BClkx8~inputclkctrl\, BClkx8~inputclkctrl, UARTReciever, 1
instance = comp, \RxD~input\, RxD~input, UARTReciever, 1
instance = comp, \counter_4bit_counteight|FF0|int_q~0\, counter_4bit_counteight|FF0|int_q~0, UARTReciever, 1
instance = comp, \GReset~input\, GReset~input, UARTReciever, 1
instance = comp, \GReset~inputclkctrl\, GReset~inputclkctrl, UARTReciever, 1
instance = comp, \counter_4bit_counteight|FF0|int_q\, counter_4bit_counteight|FF0|int_q, UARTReciever, 1
instance = comp, \counter_4bit_counteight|FF1|int_q~0\, counter_4bit_counteight|FF1|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_counteight|FF1|int_q~feeder\, counter_4bit_counteight|FF1|int_q~feeder, UARTReciever, 1
instance = comp, \counter_4bit_counteight|FF1|int_q\, counter_4bit_counteight|FF1|int_q, UARTReciever, 1
instance = comp, \counter_4bit_counteight|FF2|int_q~0\, counter_4bit_counteight|FF2|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_counteight|FF2|int_q\, counter_4bit_counteight|FF2|int_q, UARTReciever, 1
instance = comp, \counter_4bit_counteight|td_2[3]\, counter_4bit_counteight|td_2[3], UARTReciever, 1
instance = comp, \counter_4bit_counteight|FF3|int_q~0\, counter_4bit_counteight|FF3|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_counteight|FF3|int_q\, counter_4bit_counteight|FF3|int_q, UARTReciever, 1
instance = comp, \isAtEight~3\, isAtEight~3, UARTReciever, 1
instance = comp, \counter_4bit_countmiddle|FF0|int_q~0\, counter_4bit_countmiddle|FF0|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_countmiddle|FF0|int_q\, counter_4bit_countmiddle|FF0|int_q, UARTReciever, 1
instance = comp, \counter_4bit_countmiddle|FF1|int_q~0\, counter_4bit_countmiddle|FF1|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_countmiddle|FF1|int_q\, counter_4bit_countmiddle|FF1|int_q, UARTReciever, 1
instance = comp, \counter_4bit_countmiddle|FF2|int_q~0\, counter_4bit_countmiddle|FF2|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_countmiddle|FF2|int_q\, counter_4bit_countmiddle|FF2|int_q, UARTReciever, 1
instance = comp, \counter_4bit_countmiddle|td_2[3]\, counter_4bit_countmiddle|td_2[3], UARTReciever, 1
instance = comp, \counter_4bit_countmiddle|FF3|int_q~0\, counter_4bit_countmiddle|FF3|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_countmiddle|FF3|int_q\, counter_4bit_countmiddle|FF3|int_q, UARTReciever, 1
instance = comp, \isInMiddle~0\, isInMiddle~0, UARTReciever, 1
instance = comp, \isInMiddle~1\, isInMiddle~1, UARTReciever, 1
instance = comp, \d_FF_latch4|int_q\, d_FF_latch4|int_q, UARTReciever, 1
instance = comp, \captureBit~clkctrl\, captureBit~clkctrl, UARTReciever, 1
instance = comp, \counter_4bit_countRecieved|FF0|int_q~0\, counter_4bit_countRecieved|FF0|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_countRecieved|FF1|int_q~0\, counter_4bit_countRecieved|FF1|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_countRecieved|FF1|int_q\, counter_4bit_countRecieved|FF1|int_q, UARTReciever, 1
instance = comp, \counter_4bit_countRecieved|FF2|int_q~0\, counter_4bit_countRecieved|FF2|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_countRecieved|FF2|int_q\, counter_4bit_countRecieved|FF2|int_q, UARTReciever, 1
instance = comp, \counter_4bit_countRecieved|FF3|int_q~0\, counter_4bit_countRecieved|FF3|int_q~0, UARTReciever, 1
instance = comp, \counter_4bit_countRecieved|FF3|int_q\, counter_4bit_countRecieved|FF3|int_q, UARTReciever, 1
instance = comp, \equality_Comparator_4bit_finishsmpl|isEqual~0\, equality_Comparator_4bit_finishsmpl|isEqual~0, UARTReciever, 1
instance = comp, \d_FF_finishedCap|int_q~feeder\, d_FF_finishedCap|int_q~feeder, UARTReciever, 1
instance = comp, \d_FF_finishedCap|int_q\, d_FF_finishedCap|int_q, UARTReciever, 1
instance = comp, \counter_4bit_countRecieved|FF0|int_q\, counter_4bit_countRecieved|FF0|int_q, UARTReciever, 1
instance = comp, \isAtEight~2\, isAtEight~2, UARTReciever, 1
instance = comp, \isAtEight~4\, isAtEight~4, UARTReciever, 1
instance = comp, \d_FF_latch8|int_q\, d_FF_latch8|int_q, UARTReciever, 1
instance = comp, \d_FF_latch8|int_q~clkctrl\, d_FF_latch8|int_q~clkctrl, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit7|int_q\, SerialInParallelOut_8Bitinst|bit7|int_q, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit6|int_q~feeder\, SerialInParallelOut_8Bitinst|bit6|int_q~feeder, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit6|int_q\, SerialInParallelOut_8Bitinst|bit6|int_q, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit5|int_q~feeder\, SerialInParallelOut_8Bitinst|bit5|int_q~feeder, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit5|int_q\, SerialInParallelOut_8Bitinst|bit5|int_q, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit4|int_q~feeder\, SerialInParallelOut_8Bitinst|bit4|int_q~feeder, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit4|int_q\, SerialInParallelOut_8Bitinst|bit4|int_q, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit3|int_q~feeder\, SerialInParallelOut_8Bitinst|bit3|int_q~feeder, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit3|int_q\, SerialInParallelOut_8Bitinst|bit3|int_q, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit2|int_q~feeder\, SerialInParallelOut_8Bitinst|bit2|int_q~feeder, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit2|int_q\, SerialInParallelOut_8Bitinst|bit2|int_q, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit1|int_q~feeder\, SerialInParallelOut_8Bitinst|bit1|int_q~feeder, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit1|int_q\, SerialInParallelOut_8Bitinst|bit1|int_q, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit0|int_q~feeder\, SerialInParallelOut_8Bitinst|bit0|int_q~feeder, UARTReciever, 1
instance = comp, \SerialInParallelOut_8Bitinst|bit0|int_q\, SerialInParallelOut_8Bitinst|bit0|int_q, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst0|int_q~feeder\, dFF_8bit_RDR|dff_inst0|int_q~feeder, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst0|int_q\, dFF_8bit_RDR|dff_inst0|int_q, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst1|int_q~feeder\, dFF_8bit_RDR|dff_inst1|int_q~feeder, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst1|int_q\, dFF_8bit_RDR|dff_inst1|int_q, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst2|int_q~feeder\, dFF_8bit_RDR|dff_inst2|int_q~feeder, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst2|int_q\, dFF_8bit_RDR|dff_inst2|int_q, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst3|int_q~feeder\, dFF_8bit_RDR|dff_inst3|int_q~feeder, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst3|int_q\, dFF_8bit_RDR|dff_inst3|int_q, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst4|int_q~feeder\, dFF_8bit_RDR|dff_inst4|int_q~feeder, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst4|int_q\, dFF_8bit_RDR|dff_inst4|int_q, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst5|int_q~feeder\, dFF_8bit_RDR|dff_inst5|int_q~feeder, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst5|int_q\, dFF_8bit_RDR|dff_inst5|int_q, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst6|int_q~feeder\, dFF_8bit_RDR|dff_inst6|int_q~feeder, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst6|int_q\, dFF_8bit_RDR|dff_inst6|int_q, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst7|int_q~feeder\, dFF_8bit_RDR|dff_inst7|int_q~feeder, UARTReciever, 1
instance = comp, \dFF_8bit_RDR|dff_inst7|int_q\, dFF_8bit_RDR|dff_inst7|int_q, UARTReciever, 1
