# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP4-2.srcs/sources_1/new/Controlador_Farol.vhd" \
"../../../../TP4-2.srcs/sim_1/new/Farois_tb.vhd" \

# Do not sort compile order
nosort
