dut_top = phyb2b_top

th_generate_clock_and_reset = no

th_inc_inside_module = th_clk_rst.sv inline

