<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<!-- saved from url=(0108)http://opencores.org/websvn,filedetails?repname=memory_cores&path=%2Fmemory_cores%2Ftrunk%2FFIFO%2Ffifo.vhdl -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>OpenCores</title>
    <link rel="stylesheet" type="text/css" href="./OpenCores_files/compiled.css">
    <link rel="icon" type="image/png" href="http://cdn.opencores.org/img/favicon.png">
    <link rel="shortcut icon" type="image/png" href="http://cdn.opencores.org/img/favicon.png">
    <link type="text/css" href="./OpenCores_files/css" rel="stylesheet">
    
    <link type="text/css" href="./OpenCores_files/styles.css" rel="stylesheet" media="screen">
    <link type="text/css" href="./OpenCores_files/star-light.css" rel="stylesheet" media="screen">
    <!--[if gte IE 5.5000]>
    <style type="text/css" media="screen">
        tbody tr td { padding:1px 0 }
        #wrap h2 { padding:10px 5px 0 5px; margin-bottom:-8px }
    </style>
    <![endif]-->
    <script type="text/javascript" async="" src="./OpenCores_files/ga.js"></script><script type="text/javascript">
        function getPath(){
            return './websvn';
        }
        
        function checkCB(chBox) {
            count = 0
            first = null
            f = chBox.form
            for(i = 0 ; i < f.elements.length ; i++)
            if(f.elements[i].type == 'checkbox' && f.elements[i].checked) {
                if(first == null && f.elements[i] != chBox) {
                    first = f.elements[i]
                }
                count += 1
            }
            
            if (count > 2) {
               first.checked = false
               count -= 1
            }
        }
    </script>
    <script type="text/javascript" src="./OpenCores_files/collapse.js"></script><style type="text/css">.switchcontent{display:none;}</style>
        
    <meta name="keywords" content="cores, VHDL, Verilog HDL, ASIC, Synthesizable, standard cell, IP, Intellectual Property, 32-bit RISC, UART, PCI, SDRAM, full custom, system on a chip, SOC, reusable, design, development, synthesis, designs, developers, C, Linux, eCos, open, free, open source cores, RTL code, system-on-a-chip, circuits, digital, GNU, GPL, core, controller, processor, system design, chip design, EDA, design methodology, design tools, ASICs, programmable logic, FPGA&#39;s, PLDs, CPLDs, verification, Synthesis, HDL, Simulation, IC design software, semiconductor design, integrated circuits, system designs, chip designs, EDAs,  design methodologies, design tool, ASIC, programmable logics, FPGA, PLD, CPLD, Synthesis,  circuit, Synopsys, system design, chip design, programmable logic, FPGA&#39;s, PLDs,  CPLDs, verification, Simulation
">
        <script defer="defer" type="text/javascript" src="./OpenCores_files/jquery-1.6.2.min.js"></script>
    <script defer="defer" type="text/javascript" src="./OpenCores_files/compiled.js"></script>
    <script type="text/javascript" src="./OpenCores_files/google_service.js"></script>
    <script type="text/javascript">
    GS_googleAddAdSenseService("ca-pub-0097483751598630");
    GS_googleEnableAllServices();
    </script><script src="./OpenCores_files/google_ads.js"></script>
    <script type="text/javascript">
    GA_googleAddSlot("ca-pub-0097483751598630", "125x125");
    GA_googleAddSlot("ca-pub-0097483751598630", "240x60");
    GA_googleAddSlot("ca-pub-0097483751598630", "300x60");
    GA_googleAddSlot("ca-pub-0097483751598630", "468x60");
    GA_googleAddSlot("ca-pub-0097483751598630", "720x60");
    GA_googleAddSlot("ca-pub-0097483751598630", "728x90");
    </script>
    <script type="text/javascript">
    GA_googleFetchAds();
    </script>
    <!--[if IE 6]>
    <link rel="stylesheet" type="text/css" href="http://cdn.opencores.org/ie6.css" />
    <![endif]-->
    <!--[if (IE 7)|(IE 8)]>
    <link rel="stylesheet" type="text/css" href="http://cdn.opencores.org/ie78.css" />
    <![endif]-->
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    
    <script type="text/javascript">
        
        var _gaq = _gaq || [];
        _gaq.push(['_setAccount', 'UA-2763846-2']);
        _gaq.push(['_trackPageview']);
        
        (function() {
            var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
            ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
            var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
        })();
        
    </script>
    
<script type="text/javascript" src="./OpenCores_files/osd.js"></script><script type="text/javascript" src="./OpenCores_files/saved_resource"></script><script type="text/javascript" src="./OpenCores_files/inputtools.js"></script></head>
<body>
<div class="main">
    <div class="top">
        <a href="http://opencores.org/"><img src="./OpenCores_files/OpenCores.png" alt="OpenCores" width="235" height="80"></a>
    </div>
    <div class="line">
	<div></div>
	<img src="./OpenCores_files/corner.png" alt="" width="28" height="28">
    </div>
    <div class="mid" id="dm">
        <div class="mainmenu" id="dml">
	    
<div class="menu menu-login">
        <form action="http://opencores.org/login" method="post">
	Username:
	<input type="hidden" name="redirect" value="websvn,filedetails">
	<input class="design ie6_input" name="user" type="text">
	<br>
	Password:
	<br>
	<input class="design ie6_input" name="pass" type="password">
	<br>
	<input class="design" name="remember" type="checkbox">Remember me
	<br>
	<input class="design" type="submit" value="Login">
    </form>
    <form action="http://opencores.org/register" method="post">
	<input class="design" type="submit" value="Register">
    </form>
    </div>

<div class="lang">
    <a href="http://opencores.org/lang,en" class="selected"><img src="./OpenCores_files/gb.gif" alt="English" width="16" height="11"></a>
    <a href="http://opencores.org/lang,zh" class=""><img src="./OpenCores_files/cn.gif" alt="Chineese" width="16" height="11"></a>
    <p> 部分翻译 </p>
</div>

<div class="menu">
    <h2> Browse </h2>
    <ul>
	<li><a href="http://opencores.org/projects">Projects</a></li>
	<li><a href="http://opencores.org/forum">Forums</a></li>
	<li><a href="http://opencores.org/about" onclick="return !toggle(this);">About</a>
	    <ul style="display: none;">
		<li><a href="http://opencores.org/opencores,mission">Mission</a></li>
		<li><a href="http://opencores.org/opencores,logos">Logos</a></li>
		<li><a href="http://opencores.org/opencores,contact">Contact us</a></li>
		<li><a href="http://opencores.org/opencores,advertise">Advertise</a></li>
	    </ul>
	</li>
	<li><a href="http://opencores.org/howto" onclick="return !toggle(this);">HowTo/FAQ</a>
	    <ul style="display: none;">
		<li><a href="http://opencores.org/opencores,faq">Site</a></li>
		<li><a href="http://opencores.org/opencores,faq_pe">Project</a></li>
		<li><a href="http://opencores.org/opencores,wishbone">Wishbone</a></li>
		<li><a href="http://opencores.org/opencores,svn">SVN</a></li>
		<li><a href="http://opencores.org/opencores,tools">EDA Tools</a></li>
	    </ul>
	</li>
	<li><a href="http://opencores.org/misc" onclick="return !toggle(this);">Misc</a>
	    <ul style="display: none;">
		<li><a href="http://opencores.org/news">News</a></li>
		<li><a href="http://opencores.org/articles">Articles</a></li>
		<li><a href="http://opencores.org/numbers">Statistics</a></li>
		<li><a href="http://opencores.org/newsletters">Newsletters</a></li>
		<li><a href="http://opencores.org/jobs">Available jobs</a></li>
		<li><a href="http://opencores.tradepub.com/">Magazines</a></li>
	    </ul>
	</li>
	<li><a href="http://opencores.org/partners" onclick="return !toggle(this);">Partners</a>
	    <ul style="display: none;">
		<li><a href="http://opencores.org/partners,plunify">Plunify</a></li>
	    </ul>
	</li>
	<li><a href="http://opencores.org/shop,items">Shop</a></li>
    </ul>
</div>


<div class="pad_leftside" style="border:0px">
    <!-- 125x125 -->
    <script type="text/javascript">
    GA_googleFillSlot("125x125");
    </script><script src="./OpenCores_files/ads"></script><div id="google_ads_div_125x125_ad_wrapper">
<div id="google_ads_div_125x125_ad_container" style="display:inline-block;">
<ins style="width: 125px; height: 125px; display: inline-table; position: relative; border: 0px;"><ins style="width: 125px; height: 125px; display: block; position: relative; border: 0px;"><iframe id="google_ads_iframe_125x125" name="google_ads_iframe_125x125" width="125" height="125" scrolling="no" marginwidth="0" marginheight="0" frameborder="0" style="border: 0px; position: absolute; top: 0px; left: 0px;"></iframe></ins></ins></div>
</div>
<script>GA_googleCreateDomIframe("google_ads_div_125x125_ad_container" ,"125x125");</script>
</div>

<div class="menu menu-tools">
    <h2> Tools </h2>
    <form action="http://www.google.com/cse" id="cse-search-box">
	<div>
	    <input type="hidden" name="cx" value="012935124227736198121:b6s3cwd8ada">
	    <input type="hidden" name="ie" value="UTF-8">
	    <input type="text" name="q" size="12" style="border: 1px solid rgb(126, 157, 185); padding: 2px; background: url(http://cse.google.com/cse/intl/en/images/google_custom_search_watermark.gif) 0% 50% no-repeat rgb(255, 255, 255);">
	    <input type="submit" name="sa" value="Search">
	</div>
    <input name="siteurl" type="hidden" value="opencores.org/websvn,filedetails?repname=memory_cores&amp;path=%2Fmemory_cores%2Ftrunk%2FFIFO%2Ffifo.vhdl"><input name="ref" type="hidden" value="www.google.com/"><input name="ss" type="hidden" value=""></form>
</div>
        </div>
        <div class="content" id="dmc">
	    
<div class="banner" style="padding: 6px 0px; width: 1020px; overflow: visible;">
    
    <div style="float: left; width: 720px; height: 60px;">
        <!-- 720x60 -->
        <script type="text/javascript">
        GA_googleFillSlot("720x60");
        </script><script src="./OpenCores_files/ads(1)"></script><div id="google_ads_div_720x60_ad_wrapper">
<div id="google_ads_div_720x60_ad_container" style="display:inline-block;">
<ins style="width: 468px; height: 60px; display: inline-table; position: relative; border: 0px;"><ins style="width: 468px; height: 60px; display: block; position: relative; border: 0px;"><iframe id="google_ads_iframe_720x60" name="google_ads_iframe_720x60" width="468" height="60" scrolling="no" marginwidth="0" marginheight="0" frameborder="0" style="border: 0px; position: absolute; top: 0px; left: 0px;"></iframe></ins></ins></div>
</div>
<script>GA_googleCreateDomIframe("google_ads_div_720x60_ad_container" ,"720x60");</script>
    </div>
        <div style="float: left; width: 300px; height: 60px;">
        <!-- 300x60 -->
        <script type="text/javascript">
        GA_googleFillSlot("300x60");
        </script><script src="./OpenCores_files/ads(2)"></script><div id="google_ads_div_300x60_ad_wrapper">
<div id="google_ads_div_300x60_ad_container" style="display:inline-block;">
<ins style="width: 234px; height: 60px; display: inline-table; position: relative; border: 0px;"><ins style="width: 234px; height: 60px; display: block; position: relative; border: 0px;"><iframe id="google_ads_iframe_300x60" name="google_ads_iframe_300x60" width="234" height="60" scrolling="no" marginwidth="0" marginheight="0" frameborder="0" style="border: 0px; position: absolute; top: 0px; left: 0px;"></iframe></ins></ins></div>
</div>
<script>GA_googleCreateDomIframe("google_ads_div_300x60_ad_container" ,"300x60");</script>
    </div>
    
</div>
	                <button onclick="location.href=&#39;project,memory_cores&#39;">Back to project</button>
	                <div id="websvn">
<div id="select"><form action="http://opencores.org/websvn,form?path=&" method="post" id="projectform"><div><input type="hidden" name="selectproj" value="1"><input type="hidden" name="op" value="form"><select name="repname" onchange="javascript:this.form.submit();"><option value="100">100</option><option value="1000base-x">1000base-x</option><option value="100baset">100baset</option><option value="10_100m_ethernet-fifo_convertor">10_100m_ethernet-fifo_convertor</option><option value="16-32_processor_datapath">16-32_processor_datapath</option><option value="1664">1664</option><option value="16x2_lcd_controller">16x2_lcd_controller</option><option value="2-way_superscalar_processor">2-way_superscalar_processor</option><option value="256_byte_depth_serial_rs232_controller">256_byte_depth_serial_rs232_controller</option><option value="2dcoprocessor">2dcoprocessor</option><option value="32bit_modbooth_mult">32bit_modbooth_mult</option><option value="395_vgs">395_vgs</option><option value="3des_vhdl">3des_vhdl</option><option value="4bitprocesor">4bitprocesor</option><option value="6502_verilog_design">6502_verilog_design</option><option value="6502vhdl">6502vhdl</option><option value="6809_6309_compatible_core">6809_6309_compatible_core</option><option value="68hc05">68hc05</option><option value="68hc08">68hc08</option><option value="802154crc">802154crc</option><option value="802154phycore">802154phycore</option><option value="8051">8051</option><option value="8051_to_ahb_interface">8051_to_ahb_interface</option><option value="8b10b_encdec">8b10b_encdec</option><option value="a-z80">a-z80</option><option value="a429core">a429core</option><option value="a_vhd_16550_uart">a_vhd_16550_uart</option><option value="a_vhdl_8253_timer">a_vhdl_8253_timer</option><option value="a_vhdl_can_controller">a_vhdl_can_controller</option><option value="aacencode">aacencode</option><option value="ac97">ac97</option><option value="ac97spartan6">ac97spartan6</option><option value="acxbrd">acxbrd</option><option value="ad_hard_core_s3esk">ad_hard_core_s3esk</option><option value="adaptive_lms_equalizer">adaptive_lms_equalizer</option><option value="adaptivefilter">adaptivefilter</option><option value="adat_optical_feed_forward_receiver">adat_optical_feed_forward_receiver</option><option value="adder">adder</option><option value="adv_debug_sys">adv_debug_sys</option><option value="ae18">ae18</option><option value="aemb">aemb</option><option value="aes">aes</option><option value="aes-128_pipelined_encryption">aes-128_pipelined_encryption</option><option value="aes-encryption">aes-encryption</option><option value="aes128">aes128</option><option value="aes128decryption">aes128decryption</option><option value="aes220">aes220</option><option value="aes3rx">aes3rx</option><option value="aes_128_192_256">aes_128_192_256</option><option value="aes_all_keylength">aes_all_keylength</option><option value="aes_beh_model">aes_beh_model</option><option value="aes_core">aes_core</option><option value="aes_crypto_core">aes_crypto_core</option><option value="aes_decrypt_fpga">aes_decrypt_fpga</option><option value="aes_encryption_decryption">aes_encryption_decryption</option><option value="aes_fekete256">aes_fekete256</option><option value="aes_highthroughput_lowarea">aes_highthroughput_lowarea</option><option value="aes_pipe">aes_pipe</option><option value="aesccm">aesccm</option><option value="aesfoldedcore">aesfoldedcore</option><option value="aesfoldedcorearch">aesfoldedcorearch</option><option value="aesitcore">aesitcore</option><option value="aespipecore">aespipecore</option><option value="ag_6502">ag_6502</option><option value="agcnorm">agcnorm</option><option value="ahb2wishbone">ahb2wishbone</option><option value="ahb_arbiter">ahb_arbiter</option><option value="ahb_master">ahb_master</option><option value="ahb_slave">ahb_slave</option><option value="ahb_system_generator">ahb_system_generator</option><option value="ahci_sata">ahci_sata</option><option value="alex">alex</option><option value="all-pole_filters">all-pole_filters</option><option value="all_digital_fm_receiver">all_digital_fm_receiver</option><option value="alternascope">alternascope</option><option value="altor32">altor32</option><option value="alu_with_selectable_inputs_and_outputs">alu_with_selectable_inputs_and_outputs</option><option value="alwcpu">alwcpu</option><option value="amba_compliant_fifo_core">amba_compliant_fifo_core</option><option value="amba_to_wb_con">amba_to_wb_con</option><option value="amber">amber</option><option value="ambermiddle">ambermiddle</option><option value="an-algoritham-to-detect-the-proximity-of-a-moving-target">an-algoritham-to-detect-the-proximity-of-a-moving-target</option><option value="an-fpga-implementation-of-low-latency-noc-based-mpsoc">an-fpga-implementation-of-low-latency-noc-based-mpsoc</option><option value="ann">ann</option><option value="ao486">ao486</option><option value="ao68000">ao68000</option><option value="aoocs">aoocs</option><option value="aor3000">aor3000</option><option value="apb_master">apb_master</option><option value="apb_mstr">apb_mstr</option><option value="apb_slave">apb_slave</option><option value="apbi2c">apbi2c</option><option value="apbtoaes128">apbtoaes128</option><option value="Aquarius">Aquarius</option><option value="arithematic">arithematic</option><option value="arm4u">arm4u</option><option value="arm_virtual_platform">arm_virtual_platform</option><option value="artec_dongle_ii_fpga">artec_dongle_ii_fpga</option><option value="artificial-intelligence-system">artificial-intelligence-system</option><option value="aspida">aspida</option><option value="async_8b10b_encoder_decoder">async_8b10b_encoder_decoder</option><option value="async_sdm_noc">async_sdm_noc</option><option value="asynchronous_clocks">asynchronous_clocks</option><option value="asynchronous_fifo">asynchronous_fifo</option><option value="ata">ata</option><option value="atlas_core">atlas_core</option><option value="audio">audio</option><option value="auto_baud">auto_baud</option><option value="avr8">avr8</option><option value="avr_core">avr_core</option><option value="avr_hp">avr_hp</option><option value="avrtinyx61core">avrtinyx61core</option><option value="avs_aes">avs_aes</option><option value="avuc">avuc</option><option value="ax8">ax8</option><option value="axi4_tlm_bfm">axi4_tlm_bfm</option><option value="axi_master">axi_master</option><option value="axi_slave">axi_slave</option><option value="axi_uvm">axi_uvm</option><option value="b163arith">b163arith</option><option value="basic_peripheral_pack">basic_peripheral_pack</option><option value="BasicDES">BasicDES</option><option value="BasicRSA">BasicRSA</option><option value="baud_select_uart">baud_select_uart</option><option value="baudgen">baudgen</option><option value="bch_configurable">bch_configurable</option><option value="bch_dec_enc_dcd">bch_dec_enc_dcd</option><option value="big_counter">big_counter</option><option value="bilinear_demosaic">bilinear_demosaic</option><option value="binary_to_bcd">binary_to_bcd</option><option value="bips">bips</option><option value="biquad">biquad</option><option value="bit_gpio">bit_gpio</option><option value="blue">blue</option><option value="bluespec-80211atransmitter">bluespec-80211atransmitter</option><option value="bluespec-convolutional-codec">bluespec-convolutional-codec</option><option value="bluespec-h264">bluespec-h264</option><option value="bluespec-reedsolomon">bluespec-reedsolomon</option><option value="bluespec_md6">bluespec_md6</option><option value="bluetooth">bluetooth</option><option value="board">board</option><option value="boundaries">boundaries</option><option value="bpsk_spread_spectrum_modulator_demodulator">bpsk_spread_spectrum_modulator_demodulator</option><option value="brainfuckcpu">brainfuckcpu</option><option value="brisc">brisc</option><option value="brsfmnce">brsfmnce</option><option value="bspline_generation">bspline_generation</option><option value="btc_dsha256">btc_dsha256</option><option value="btcfpgaminer">btcfpgaminer</option><option value="btcminer">btcminer</option><option value="bu_pacman">bu_pacman</option><option value="bubblesortmodule">bubblesortmodule</option><option value="bus-arbiter-with-bist-capability">bus-arbiter-with-bist-capability</option><option value="bustap-jtag">bustap-jtag</option><option value="butterflylight">butterflylight</option><option value="buzzermusic">buzzermusic</option><option value="bw_tiff_compression">bw_tiff_compression</option><option value="c0or1k">c0or1k</option><option value="c16">c16</option><option value="c8051">c8051</option><option value="ca_prng">ca_prng</option><option value="cachecontroller">cachecontroller</option><option value="cachemodel">cachemodel</option><option value="camellia">camellia</option><option value="camellia-vhdl">camellia-vhdl</option><option value="can">can</option><option value="canny_edge_detector">canny_edge_detector</option><option value="capacitance_meter">capacitance_meter</option><option value="cas">cas</option><option value="cascaded_fir_filter">cascaded_fir_filter</option><option value="cavlc">cavlc</option><option value="ccir656_vidcapif">ccir656_vidcapif</option><option value="ccsds-ldpc">ccsds-ldpc</option><option value="ccsds_rxtxsoc">ccsds_rxtxsoc</option><option value="cdc_ufifo">cdc_ufifo</option><option value="cde">cde</option><option value="cereon">cereon</option><option value="cf_cordic">cf_cordic</option><option value="cf_fft">cf_fft</option><option value="cf_fir">cf_fir</option><option value="cf_fp_mul">cf_fp_mul</option><option value="cf_interleaver">cf_interleaver</option><option value="cf_ldpc">cf_ldpc</option><option value="cf_rca">cf_rca</option><option value="cf_ssp">cf_ssp</option><option value="cfft">cfft</option><option value="cfi_ctrl">cfi_ctrl</option><option value="cheap_ethernet">cheap_ethernet</option><option value="cia">cia</option><option value="cic">cic</option><option value="cic_core">cic_core</option><option value="claw">claw</option><option value="clefia-fpga">clefia-fpga</option><option value="cmpct">cmpct</option><option value="color_converter">color_converter</option><option value="common">common</option><option value="complex-gaussian-pseudo-random-number-generator">complex-gaussian-pseudo-random-number-generator</option><option value="complexarithmetic">complexarithmetic</option><option value="complexise">complexise</option><option value="configurable_crc_core">configurable_crc_core</option><option value="configurator">configurator</option><option value="connect-6">connect-6</option><option value="const_encoder">const_encoder</option><option value="cop">cop</option><option value="copyblaze">copyblaze</option><option value="cordic">cordic</option><option value="cordic_engine">cordic_engine</option><option value="cordic_signed_digit">cordic_signed_digit</option><option value="core_arm">core_arm</option><option value="cortex_m3">cortex_m3</option><option value="cortexi">cortexi</option><option value="cowgirl">cowgirl</option><option value="cpri_core">cpri_core</option><option value="cpu6502_true_cycle">cpu6502_true_cycle</option><option value="cpu65c02_true_cycle">cpu65c02_true_cycle</option><option value="cpu68k">cpu68k</option><option value="cpu8080">cpu8080</option><option value="cpu_lecture">cpu_lecture</option><option value="cpugen">cpugen</option><option value="cpuh">cpuh</option><option value="cr_div">cr_div</option><option value="crc802154">crc802154</option><option value="crcahb">crcahb</option><option value="crisc_cpu">crisc_cpu</option><option value="crtg">crtg</option><option value="cryptography">cryptography</option><option value="cryptopan_core">cryptopan_core</option><option value="cryptosorter">cryptosorter</option><option value="csa">csa</option><option value="dab_receivers">dab_receivers</option><option value="dallas_one-wire">dallas_one-wire</option><option value="daq_v10">daq_v10</option><option value="datetime">datetime</option><option value="dbg_interface">dbg_interface</option><option value="dblclockfft">dblclockfft</option><option value="dc97">dc97</option><option value="dct">dct</option><option value="dct_idct">dct_idct</option><option value="ddr2_sdram">ddr2_sdram</option><option value="ddr3_sdram">ddr3_sdram</option><option value="ddr3_synthesizable_bfm">ddr3_synthesizable_bfm</option><option value="ddr_sdr">ddr_sdr</option><option value="dds_ip_debuged">dds_ip_debuged</option><option value="dds_signal_generator">dds_signal_generator</option><option value="dds_synthesizer">dds_synthesizer</option><option value="ddsgen">ddsgen</option><option value="de1_olpcl2294_system">de1_olpcl2294_system</option><option value="debouncer_vhdl">debouncer_vhdl</option><option value="decoder">decoder</option><option value="dedicated_dsp_processor">dedicated_dsp_processor</option><option value="deflatecore">deflatecore</option><option value="des">des</option><option value="descore">descore</option><option value="design_dsp320tmsc10_with_vhdl">design_dsp320tmsc10_with_vhdl</option><option value="design_of_soft_error_resilient_fpga">design_of_soft_error_resilient_fpga</option><option value="desl">desl</option><option value="deslcore">deslcore</option><option value="deslxcore">deslxcore</option><option value="desxcore">desxcore</option><option value="dfp">dfp</option><option value="dft_fft">dft_fft</option><option value="dft_technique_for_asynchronous_dominant_soc">dft_technique_for_asynchronous_dominant_soc</option><option value="dgsim">dgsim</option><option value="digfilter">digfilter</option><option value="digifilter">digifilter</option><option value="digital_pet">digital_pet</option><option value="digitales_2">digitales_2</option><option value="diogenes">diogenes</option><option value="dirac">dirac</option><option value="direct_sequence_spread_spectrum_dsss-cdma_implementation">direct_sequence_spread_spectrum_dsss-cdma_implementation</option><option value="displayport_sink">displayport_sink</option><option value="distributed_intelligence">distributed_intelligence</option><option value="divider">divider</option><option value="djpeg">djpeg</option><option value="dlp_controller">dlp_controller</option><option value="dma_ahb">dma_ahb</option><option value="dma_axi">dma_axi</option><option value="dma_axi32">dma_axi32</option><option value="dma_design">dma_design</option><option value="dmacontroller">dmacontroller</option><option value="dmt_tx">dmt_tx</option><option value="dmx512">dmx512</option><option value="double_fpu">double_fpu</option><option value="dpll-isdn">dpll-isdn</option><option value="dpsfmnce">dpsfmnce</option><option value="dqpsk">dqpsk</option><option value="dqpskmap">dqpskmap</option><option value="dram">dram</option><option value="driver">driver</option><option value="ds1621">ds1621</option><option value="ds2348_ctrl">ds2348_ctrl</option><option value="dualspartainc6713cpci">dualspartainc6713cpci</option><option value="dvb_s2_ldpc_decoder">dvb_s2_ldpc_decoder</option><option value="dwt2d">dwt2d</option><option value="e1framer">e1framer</option><option value="e1framerdeframer">e1framerdeframer</option><option value="ecg">ecg</option><option value="eco32">eco32</option><option value="ecpu">ecpu</option><option value="ecpu_alu">ecpu_alu</option><option value="edatools">edatools</option><option value="edge">edge</option><option value="edu_3bus_arch_processor">edu_3bus_arch_processor</option><option value="ela">ela</option><option value="elm">elm</option><option value="elphel_353">elphel_353</option><option value="embedded_risc">embedded_risc</option><option value="encore">encore</option><option value="ep2c35_board">ep2c35_board</option><option value="epc_rfid_transponder">epc_rfid_transponder</option><option value="epp">epp</option><option value="epp-to-wishbone">epp-to-wishbone</option><option value="erp">erp</option><option value="esoc">esoc</option><option value="ether_arp_1g">ether_arp_1g</option><option value="etherlab">etherlab</option><option value="ethernet_tri_mode">ethernet_tri_mode</option><option value="ethmac">ethmac</option><option value="ethmac10g">ethmac10g</option><option value="ethswitch">ethswitch</option><option value="eus100lx">eus100lx</option><option value="eusfs">eusfs</option><option value="eventcpu">eventcpu</option><option value="evision">evision</option><option value="extension_pack">extension_pack</option><option value="ezidebug">ezidebug</option><option value="ezusb_io">ezusb_io</option><option value="f-i-l">f-i-l</option><option value="fab1">fab1</option><option value="fac2222m">fac2222m</option><option value="face_detection_verilog1995">face_detection_verilog1995</option><option value="fade_ether_protocol">fade_ether_protocol</option><option value="fast-crc">fast-crc</option><option value="fast_antilog">fast_antilog</option><option value="fast_generic_iir_filter">fast_generic_iir_filter</option><option value="fast_log">fast_log</option><option value="fbas_encoder">fbas_encoder</option><option value="felix_virtex7_pcie_dma">felix_virtex7_pcie_dma</option><option value="ffr16">ffr16</option><option value="fft8_processor">fft8_processor</option><option value="fft_32">fft_32</option><option value="fft_fir_filter">fft_fir_filter</option><option value="fftprocessor">fftprocessor</option><option value="fht">fht</option><option value="fifo">fifo</option><option value="fifo_srl_uni">fifo_srl_uni</option><option value="filter">filter</option><option value="fir">fir</option><option value="fir-gen">fir-gen</option><option value="fir_filter">fir_filter</option><option value="fir_filter_generator">fir_filter_generator</option><option value="fir_wishbone">fir_wishbone</option><option value="firewire">firewire</option><option value="firfilter">firfilter</option><option value="firgen">firgen</option><option value="fito_to_use_gray_pointers">fito_to_use_gray_pointers</option><option value="fixed-point-sqrt">fixed-point-sqrt</option><option value="fixed_extensions">fixed_extensions</option><option value="fixed_point_arithmetic_parameterized">fixed_point_arithmetic_parameterized</option><option value="flha">flha</option><option value="fli">fli</option><option value="floating_point_adder_subtractor">floating_point_adder_subtractor</option><option value="floating_point_divider">floating_point_divider</option><option value="floating_point_multiplier">floating_point_multiplier</option><option value="floppyif">floppyif</option><option value="fluid_core_2">fluid_core_2</option><option value="fmtransmitter">fmtransmitter</option><option value="fp24fftk">fp24fftk</option><option value="fp_log">fp_log</option><option value="fpga">fpga</option><option value="fpga-cf">fpga-cf</option><option value="fpga-median">fpga-median</option><option value="fpga_based_concurrent_multi-function_generator">fpga_based_concurrent_multi-function_generator</option><option value="fpgabsp">fpgabsp</option><option value="fpgaconfig">fpgaconfig</option><option value="fpgo">fpgo</option><option value="fpu">fpu</option><option value="fpu100">fpu100</option><option value="fpu32bit">fpu32bit</option><option value="fpu_double">fpu_double</option><option value="fpuvhdl">fpuvhdl</option><option value="freq_div">freq_div</option><option value="frequencymeter">frequencymeter</option><option value="fsk_transceiver_with_iir_filter">fsk_transceiver_with_iir_filter</option><option value="fsl2serial">fsl2serial</option><option value="ft2232hcore">ft2232hcore</option><option value="ft245r_interface">ft245r_interface</option><option value="ft816float">ft816float</option><option value="ftdi_wb_bridge">ftdi_wb_bridge</option><option value="fulladder">fulladder</option><option value="funbase_ip_library">funbase_ip_library</option><option value="functiongenerator">functiongenerator</option><option value="g729a_codec">g729a_codec</option><option value="galois_lfsr">galois_lfsr</option><option value="gamepads">gamepads</option><option value="gbiteth">gbiteth</option><option value="gcd">gcd</option><option value="gcm-aes">gcm-aes</option><option value="gcpu">gcpu</option><option value="gdp64hs_fpga">gdp64hs_fpga</option><option value="gecko3">gecko3</option><option value="gecko4">gecko4</option><option value="gedif">gedif</option><option value="generic_fifos">generic_fifos</option><option value="genesys_ddr2">genesys_ddr2</option><option value="gfir">gfir</option><option value="gh_vhdl_library">gh_vhdl_library</option><option value="gix96">gix96</option><option value="gnextrapolator">gnextrapolator</option><option value="gng">gng</option><option value="gnss_sim">gnss_sim</option><option value="golay_24_12_codec">golay_24_12_codec</option><option value="gost28147">gost28147</option><option value="gost28147-89">gost28147-89</option><option value="gpib_controller">gpib_controller</option><option value="gpio">gpio</option><option value="gppd">gppd</option><option value="gpu">gpu</option><option value="grain">grain</option><option value="graphicallcd">graphicallcd</option><option value="graphicsaccelerator">graphicsaccelerator</option><option value="graphiti">graphiti</option><option value="griva">griva</option><option value="groundhog2009_repository">groundhog2009_repository</option><option value="gsc">gsc</option><option value="gsm_module_controller">gsm_module_controller</option><option value="gup">gup</option><option value="ha1588">ha1588</option><option value="hamming">hamming</option><option value="hamming_gen">hamming_gen</option><option value="hangyu">hangyu</option><option value="hasm">hasm</option><option value="hcsa_adder">hcsa_adder</option><option value="hd44780_driver">hd44780_driver</option><option value="hd63701">hd63701</option><option value="hdb3">hdb3</option><option value="hdbn">hdbn</option><option value="hdlc">hdlc</option><option value="hdmivideodataencdec">hdmivideodataencdec</option><option value="heap_sorter">heap_sorter</option><option value="help">help</option><option value="hex2vhd">hex2vhd</option><option value="hicc-mcu">hicc-mcu</option><option value="hicovec">hicovec</option><option value="hierarch_unit">hierarch_unit</option><option value="high_performance_rc6_algorithm">high_performance_rc6_algorithm</option><option value="highload">highload</option><option value="hight">hight</option><option value="hilbert_transformer">hilbert_transformer</option><option value="hive">hive</option><option value="hmta">hmta</option><option value="hpc-16">hpc-16</option><option value="hpc_openrisc_noc">hpc_openrisc_noc</option><option value="hpcmemory">hpcmemory</option><option value="hpdmc">hpdmc</option><option value="hssdrc">hssdrc</option><option value="ht_tunnel">ht_tunnel</option><option value="huffmandecoder">huffmandecoder</option><option value="hw_cov_crv">hw_cov_crv</option><option value="hwlu">hwlu</option><option value="i2c">i2c</option><option value="i2c_bus_using_systemc">i2c_bus_using_systemc</option><option value="i2c_core_vhdl">i2c_core_vhdl</option><option value="i2c_led_controller">i2c_led_controller</option><option value="i2c_master_apb_interface">i2c_master_apb_interface</option><option value="i2c_master_controller_apb_bridge">i2c_master_controller_apb_bridge</option><option value="i2c_master_slave">i2c_master_slave</option><option value="i2c_master_slave_core">i2c_master_slave_core</option><option value="i2c_protocol">i2c_protocol</option><option value="i2c_slave">i2c_slave</option><option value="i2c_to_wb">i2c_to_wb</option><option value="i2c_vhdl">i2c_vhdl</option><option value="i2c_wb_wrapper">i2c_wb_wrapper</option><option value="i2cgpio">i2cgpio</option><option value="i2clcd">i2clcd</option><option value="i2clog">i2clog</option><option value="i2crepeater">i2crepeater</option><option value="i2cslave">i2cslave</option><option value="i2s">i2s</option><option value="i2s_interface">i2s_interface</option><option value="i2s_to_parallel">i2s_to_parallel</option><option value="i2s_to_wb">i2s_to_wb</option><option value="i2sparalell">i2sparalell</option><option value="i650">i650</option><option value="i8255">i8255</option><option value="ic6821">ic6821</option><option value="ide2sd">ide2sd</option><option value="idea">idea</option><option value="idea_virtex6">idea_virtex6</option><option value="ieee_802_15_4_phy">ieee_802_15_4_phy</option><option value="igor">igor</option><option value="iic_master">iic_master</option><option value="iiepci">iiepci</option><option value="ima_adpcm_enc_dec">ima_adpcm_enc_dec</option><option value="ima_adpcm_encoder">ima_adpcm_encoder</option><option value="image_component_labeling_and_feature_extraction">image_component_labeling_and_feature_extraction</option><option value="implementation">implementation</option><option value="implementation_of_cube_root_of_a_fixed_point_number_on_fpga">implementation_of_cube_root_of_a_fixed_point_number_on_fpga</option><option value="infiniband">infiniband</option><option value="instruction_list_pipelined_processor_with_peripherals">instruction_list_pipelined_processor_with_peripherals</option><option value="interface_vga80x40">interface_vga80x40</option><option value="interrupt_controller">interrupt_controller</option><option value="intra_predection_h264">intra_predection_h264</option><option value="ion">ion</option><option value="ip-soft_core">ip-soft_core</option><option value="ips">ips</option><option value="ipv4_packet_transmitter">ipv4_packet_transmitter</option><option value="iqcorrection">iqcorrection</option><option value="irda">irda</option><option value="iso7816-3">iso7816-3</option><option value="iso7816_3_master">iso7816_3_master</option><option value="isp">isp</option><option value="jart">jart</option><option value="jmr16f84">jmr16f84</option><option value="jop">jop</option><option value="jpeg">jpeg</option><option value="jpeg_ls">jpeg_ls</option><option value="jpegcompression">jpegcompression</option><option value="jpegencode">jpegencode</option><option value="jtag">jtag</option><option value="jtag_master">jtag_master</option><option value="jtag_slave">jtag_slave</option><option value="jtag_stapl_player">jtag_stapl_player</option><option value="k68">k68</option><option value="k7_viterbi_decoder">k7_viterbi_decoder</option><option value="kad">kad</option><option value="kalman_filter">kalman_filter</option><option value="kalmanfilter">kalmanfilter</option><option value="kcpsm3_interrupt_handling">kcpsm3_interrupt_handling</option><option value="keyboardcontroller">keyboardcontroller</option><option value="keypad_scanner">keypad_scanner</option><option value="kiss-board">kiss-board</option><option value="klc32">klc32</option><option value="kp_dsp">kp_dsp</option><option value="kp_functions">kp_functions</option><option value="kp_library">kp_library</option><option value="kvcordic">kvcordic</option><option value="lattice6502">lattice6502</option><option value="lattice_ethernet_tri_mac">lattice_ethernet_tri_mac</option><option value="layer2">layer2</option><option value="lc-3b_multi_cycle_implementation">lc-3b_multi_cycle_implementation</option><option value="lcd">lcd</option><option value="lcd1">lcd1</option><option value="lcd162b_behavior">lcd162b_behavior</option><option value="lcd_block">lcd_block</option><option value="lcd_controller">lcd_controller</option><option value="ldpc">ldpc</option><option value="ldpc_decoder_802_3an">ldpc_decoder_802_3an</option><option value="ldpc_encoder_802_3an">ldpc_encoder_802_3an</option><option value="lem1_9min">lem1_9min</option><option value="leros">leros</option><option value="leros32">leros32</option><option value="level2_cache_nios_iie">level2_cache_nios_iie</option><option value="lfsr_randgen">lfsr_randgen</option><option value="lfsrcountergenerator">lfsrcountergenerator</option><option value="lib_hwgraphics">lib_hwgraphics</option><option value="light52">light52</option><option value="light8080">light8080</option><option value="lincontroller">lincontroller</option><option value="line_codes">line_codes</option><option value="linuxvcap">linuxvcap</option><option value="loadbalancer">loadbalancer</option><option value="log10">log10</option><option value="log_anal">log_anal</option><option value="logicprobe">logicprobe</option><option value="low_cost_pci_card">low_cost_pci_card</option><option value="lowpowerfir">lowpowerfir</option><option value="lp_iir_filter">lp_iir_filter</option><option value="lpc">lpc</option><option value="lpd8806">lpd8806</option><option value="lpu">lpu</option><option value="lq057q3dc02">lq057q3dc02</option><option value="lwmips">lwmips</option><option value="lwrisc">lwrisc</option><option value="lzc_project">lzc_project</option><option value="lzrw1-compressor-core">lzrw1-compressor-core</option><option value="m16c5x">m16c5x</option><option value="m1_core">m1_core</option><option value="m32632">m32632</option><option value="m65c02">m65c02</option><option value="mac">mac</option><option value="mac_layer_switch">mac_layer_switch</option><option value="macroblock_motion_detection">macroblock_motion_detection</option><option value="madi_receiver">madi_receiver</option><option value="maf">maf</option><option value="man2uart">man2uart</option><option value="manchester_encoder_decoder">manchester_encoder_decoder</option><option value="manchesterencoderdecoder">manchesterencoderdecoder</option><option value="manchesteruart">manchesteruart</option><option value="manchesterwireless">manchesterwireless</option><option value="marca">marca</option><option value="marcus_proj1">marcus_proj1</option><option value="matrix3x3">matrix3x3</option><option value="matrixdetermprocessor">matrixdetermprocessor</option><option value="maxii-evalboard">maxii-evalboard</option><option value="mb-jpeg">mb-jpeg</option><option value="mblite">mblite</option><option value="mcip_open">mcip_open</option><option value="mcpu">mcpu</option><option value="mcs-4">mcs-4</option><option value="mcu">mcu</option><option value="mcu8">mcu8</option><option value="md5">md5</option><option value="md5_pipelined">md5_pipelined</option><option value="mdc_mdio">mdc_mdio</option><option value="mdct">mdct</option><option value="mem_ctrl">mem_ctrl</option><option value="memory_cores" selected="selected">memory_cores</option><option value="memory_sizer">memory_sizer</option><option value="memorycontroller">memorycontroller</option><option value="mesi_isc">mesi_isc</option><option value="mfpga">mfpga</option><option value="micore">micore</option><option value="microchip_25lc640a_eeprom_controller">microchip_25lc640a_eeprom_controller</option><option value="microprocessor">microprocessor</option><option value="microriscii">microriscii</option><option value="milstd1553bbusprotocol">milstd1553bbusprotocol</option><option value="milstd1553bc">milstd1553bc</option><option value="mini-acex1k">mini-acex1k</option><option value="mini_aes">mini_aes</option><option value="minimac">minimac</option><option value="minimips">minimips</option><option value="minirisc">minirisc</option><option value="miniuart2">miniuart2</option><option value="minsoc">minsoc</option><option value="minsocv2">minsocv2</option><option value="mips32r1">mips32r1</option><option value="mips789">mips789</option><option value="mips_16">mips_16</option><option value="mips_32bit-single_cycle">mips_32bit-single_cycle</option><option value="mips_32bit_single_cycle">mips_32bit_single_cycle</option><option value="mips_enhanced">mips_enhanced</option><option value="mips_fault_tolerant">mips_fault_tolerant</option><option value="mipsr2000">mipsr2000</option><option value="mjpeg-decoder">mjpeg-decoder</option><option value="mjpeg-decoder_new">mjpeg-decoder_new</option><option value="mkjpeg">mkjpeg</option><option value="mlc_nand_bch_eccw">mlc_nand_bch_eccw</option><option value="mlite">mlite</option><option value="mlp">mlp</option><option value="mm1">mm1</option><option value="mmac97">mmac97</option><option value="mmcfpgaconfig">mmcfpgaconfig</option><option value="mmiller_decod106t847kbps">mmiller_decod106t847kbps</option><option value="mmu180">mmu180</option><option value="mmuart">mmuart</option><option value="mod3_calc">mod3_calc</option><option value="mod_mult_exp">mod_mult_exp</option><option value="mod_sim_exp">mod_sim_exp</option><option value="modbus">modbus</option><option value="modbuscontroller">modbuscontroller</option><option value="modular_oscilloscope">modular_oscilloscope</option><option value="most">most</option><option value="most_core">most_core</option><option value="motion_control_library">motion_control_library</option><option value="motion_controller">motion_controller</option><option value="motion_estimation_processor">motion_estimation_processor</option><option value="mouse_led">mouse_led</option><option value="mpdma">mpdma</option><option value="mpeg4_video_coding">mpeg4_video_coding</option><option value="mpegencoderdecoder">mpegencoderdecoder</option><option value="mpsc">mpsc</option><option value="mpx">mpx</option><option value="msp430_vhdl">msp430_vhdl</option><option value="muart">muart</option><option value="multichanneluart">multichanneluart</option><option value="mvp_starter_kit">mvp_starter_kit</option><option value="my_first_ethernet">my_first_ethernet</option><option value="myblaze">myblaze</option><option value="myforthprocessor">myforthprocessor</option><option value="mygpu">mygpu</option><option value="myrisc1">myrisc1</option><option value="mytwoqcache">mytwoqcache</option><option value="nand_controller">nand_controller</option><option value="nanoblaze">nanoblaze</option><option value="natalius_8bit_risc">natalius_8bit_risc</option><option value="navre">navre</option><option value="ncore">ncore</option><option value="nemo_emotion">nemo_emotion</option><option value="neot">neot</option><option value="neptune-core">neptune-core</option><option value="network_on_chip">network_on_chip</option><option value="next186">next186</option><option value="next186_soc_pc">next186_soc_pc</option><option value="next186mp3">next186mp3</option><option value="nextz80">nextz80</option><option value="nfcc">nfcc</option><option value="nfhc">nfhc</option><option value="nios2ci">nios2ci</option><option value="nnARM">nnARM</option><option value="noc">noc</option><option value="nocem">nocem</option><option value="nocmodel">nocmodel</option><option value="noekeon">noekeon</option><option value="noekeoncore">noekeoncore</option><option value="noise_reduction">noise_reduction</option><option value="nonrestoringsquareroot">nonrestoringsquareroot</option><option value="nova">nova</option><option value="npigrctrl">npigrctrl</option><option value="ntsc_vid_encoder">ntsc_vid_encoder</option><option value="numbert_sort_device">numbert_sort_device</option><option value="nysa_sata">nysa_sata</option><option value="oab1">oab1</option><option value="oberon">oberon</option><option value="object_tracking">object_tracking</option><option value="oc-h264-encoder">oc-h264-encoder</option><option value="oc54x">oc54x</option><option value="oc_xge_mac">oc_xge_mac</option><option value="ocmips">ocmips</option><option value="ocp_wb_wrapper">ocp_wb_wrapper</option><option value="ocrp-1">ocrp-1</option><option value="octagon">octagon</option><option value="ofdm">ofdm</option><option value="ofdm-baseband-receiver">ofdm-baseband-receiver</option><option value="oks8">oks8</option><option value="omega">omega</option><option value="omrpv2">omrpv2</option><option value="on_chip_trace_system">on_chip_trace_system</option><option value="onchip_trace_system">onchip_trace_system</option><option value="onfi">onfi</option><option value="oops">oops</option><option value="op2p">op2p</option><option value="opb_i2c">opb_i2c</option><option value="opb_isa">opb_isa</option><option value="opb_onewire">opb_onewire</option><option value="opb_ps2_keyboard_controller">opb_ps2_keyboard_controller</option><option value="opb_psram_controller">opb_psram_controller</option><option value="opb_udp_transceiver">opb_udp_transceiver</option><option value="opb_usblite">opb_usblite</option><option value="opb_vga_char_display_nodac">opb_vga_char_display_nodac</option><option value="opb_wb_wrapper">opb_wb_wrapper</option><option value="open8_urisc">open8_urisc</option><option value="open_1394_intellectual_property">open_1394_intellectual_property</option><option value="open_free_list">open_free_list</option><option value="open_hitter">open_hitter</option><option value="open_tcpip">open_tcpip</option><option value="openarm">openarm</option><option value="openconsole">openconsole</option><option value="opencores">opencores</option><option value="opencpu32">opencpu32</option><option value="opencpu678085">opencpu678085</option><option value="openfire2">openfire2</option><option value="openfire_core">openfire_core</option><option value="openfpu64">openfpu64</option><option value="openhmc">openhmc</option><option value="openjtag-project">openjtag-project</option><option value="openlzs">openlzs</option><option value="openmsp430">openmsp430</option><option value="openrisc">openrisc</option><option value="openrisc_2011-10-31">openrisc_2011-10-31</option><option value="openrisc_me">openrisc_me</option><option value="openriscdevboard">openriscdevboard</option><option value="opentech">opentech</option><option value="openverifla">openverifla</option><option value="opl3_20">opl3_20</option><option value="optimsoc">optimsoc</option><option value="or-1200-ft">or-1200-ft</option><option value="or1200_hp">or1200_hp</option><option value="or1200_soc">or1200_soc</option><option value="or1200gct">or1200gct</option><option value="or1k">or1k</option><option value="or1k-cf">or1k-cf</option><option value="or1k2_shp_soc">or1k2_shp_soc</option><option value="or1k_20110509">or1k_20110509</option><option value="or1k_old">or1k_old</option><option value="or1k_soc_on_altera_embedded_dev_kit">or1k_soc_on_altera_embedded_dev_kit</option><option value="or2k">or2k</option><option value="orpsoc">orpsoc</option><option value="orsoc_graphics_accelerator">orsoc_graphics_accelerator</option><option value="oscilloscope">oscilloscope</option><option value="osdvu">osdvu</option><option value="othellogame">othellogame</option><option value="ourisc">ourisc</option><option value="ovcodec">ovcodec</option><option value="ozoma">ozoma</option><option value="p16c5x">p16c5x</option><option value="pairing">pairing</option><option value="pap">pap</option><option value="parallel_io_through_fiber">parallel_io_through_fiber</option><option value="parallel_reed_solomon">parallel_reed_solomon</option><option value="parallel_scrambler">parallel_scrambler</option><option value="parallel_search_for_maximum_weight">parallel_search_for_maximum_weight</option><option value="parallelcrcgen">parallelcrcgen</option><option value="patterngen">patterngen</option><option value="pavr">pavr</option><option value="pc_fpga_com">pc_fpga_com</option><option value="pci">pci</option><option value="pci-board">pci-board</option><option value="pci32tlite_oc">pci32tlite_oc</option><option value="pci_blue_interface">pci_blue_interface</option><option value="pci_controller">pci_controller</option><option value="pci_core">pci_core</option><option value="pci_express">pci_express</option><option value="pci_express_crc">pci_express_crc</option><option value="pci_express_model_design">pci_express_model_design</option><option value="pci_ide_controller">pci_ide_controller</option><option value="pci_mini">pci_mini</option><option value="pci_to_wb">pci_to_wb</option><option value="pcie_ds_dma">pcie_ds_dma</option><option value="pcie_mini">pcie_mini</option><option value="pcie_sg_dma">pcie_sg_dma</option><option value="pcie_vera_tb">pcie_vera_tb</option><option value="pcle_dma_bram">pcle_dma_bram</option><option value="pcmcia">pcmcia</option><option value="pcounter">pcounter</option><option value="pdp1">pdp1</option><option value="pdp8">pdp8</option><option value="pdp8l">pdp8l</option><option value="pepelatz_misc">pepelatz_misc</option><option value="performance_counter">performance_counter</option><option value="perlilog">perlilog</option><option value="phoenix_controller">phoenix_controller</option><option value="phr">phr</option><option value="pic">pic</option><option value="picoblaze_interrupt_controller">picoblaze_interrupt_controller</option><option value="pid_controler">pid_controler</option><option value="pid_controller">pid_controller</option><option value="pif2wb">pif2wb</option><option value="pipelined_aes">pipelined_aes</option><option value="pipelined_dct">pipelined_dct</option><option value="pipelined_fft_128">pipelined_fft_128</option><option value="pipelined_fft_256">pipelined_fft_256</option><option value="pipelined_fft_64">pipelined_fft_64</option><option value="pipelined_fixed_point_elementary_functions">pipelined_fixed_point_elementary_functions</option><option value="pipelined_serial_port">pipelined_serial_port</option><option value="pipelinedriscprocessor">pipelinedriscprocessor</option><option value="pisof">pisof</option><option value="pit">pit</option><option value="plasma">plasma</option><option value="plasma_fpu">plasma_fpu</option><option value="plb2wbbridge">plb2wbbridge</option><option value="plbv46_to_wb_bridge">plbv46_to_wb_bridge</option><option value="plexcon">plexcon</option><option value="pltbutils">pltbutils</option><option value="popcount_gen">popcount_gen</option><option value="potato">potato</option><option value="power_inverter">power_inverter</option><option value="powersupplysequencer">powersupplysequencer</option><option value="ppcnorthbridge">ppcnorthbridge</option><option value="ppi">ppi</option><option value="ppx16">ppx16</option><option value="prbs_suite">prbs_suite</option><option value="present">present</option><option value="present_encryptor">present_encryptor</option><option value="processor">processor</option><option value="product_code_iterative_decoder">product_code_iterative_decoder</option><option value="profibus_dp">profibus_dp</option><option value="profibus_dp_protocol_for_fpga">profibus_dp_protocol_for_fpga</option><option value="programmabledct">programmabledct</option><option value="project">project</option><option value="prospart">prospart</option><option value="ps2">ps2</option><option value="ps2_host_controller">ps2_host_controller</option><option value="ps2_keyboard_interface">ps2_keyboard_interface</option><option value="ps2core">ps2core</option><option value="psg16">psg16</option><option value="psudorandom_lfsr">psudorandom_lfsr</option><option value="ptc">ptc</option><option value="pulse_processing_algorithm">pulse_processing_algorithm</option><option value="pwm">pwm</option><option value="pwm_controller">pwm_controller</option><option value="pycs">pycs</option><option value="pyramid_unit">pyramid_unit</option><option value="qaz_libs">qaz_libs</option><option value="qfp32">qfp32</option><option value="qo">qo</option><option value="qrisc32">qrisc32</option><option value="qspiflash">qspiflash</option><option value="quad_decoder">quad_decoder</option><option value="quadratic_func">quadratic_func</option><option value="quadraturecount">quadraturecount</option><option value="r2000">r2000</option><option value="radixrsa">radixrsa</option><option value="raggedstone">raggedstone</option><option value="ram_wb">ram_wb</option><option value="random_pulse_generator">random_pulse_generator</option><option value="raptor64">raptor64</option><option value="ratpack">ratpack</option><option value="raytrac">raytrac</option><option value="rc4-prbs">rc4-prbs</option><option value="rc5-72">rc5-72</option><option value="rc5_decoder">rc5_decoder</option><option value="real_time_video_stream_filter">real_time_video_stream_filter</option><option value="reed_solomon_codec_generator">reed_solomon_codec_generator</option><option value="reed_solomon_decoder">reed_solomon_decoder</option><option value="reedsolomon">reedsolomon</option><option value="rfid">rfid</option><option value="rgmii_mac">rgmii_mac</option><option value="rhp">rhp</option><option value="rijndael">rijndael</option><option value="rijndael_aes">rijndael_aes</option><option value="rio">rio</option><option value="risc">risc</option><option value="risc16f84">risc16f84</option><option value="risc36">risc36</option><option value="risc5x">risc5x</option><option value="risc_core_i">risc_core_i</option><option value="risc_processor_with_os">risc_processor_with_os</option><option value="RISCMCU">RISCMCU</option><option value="riscompatible">riscompatible</option><option value="rise">rise</option><option value="rng_lib">rng_lib</option><option value="robot_control_library">robot_control_library</option><option value="robust_ahb_matrix">robust_ahb_matrix</option><option value="robust_axi2ahb">robust_axi2ahb</option><option value="robust_axi2apb">robust_axi2apb</option><option value="robust_axi_fabric">robust_axi_fabric</option><option value="robust_fir">robust_fir</option><option value="robust_reg">robust_reg</option><option value="rosetta">rosetta</option><option value="rotating_led_display">rotating_led_display</option><option value="round_robin_arbiter">round_robin_arbiter</option><option value="rs232_interface">rs232_interface</option><option value="rs232_syscon">rs232_syscon</option><option value="rs232_with_buffer_and_wb">rs232_with_buffer_and_wb</option><option value="rs_5_3_gf256">rs_5_3_gf256</option><option value="rs_dec_enc">rs_dec_enc</option><option value="rs_decoder_31_19_6">rs_decoder_31_19_6</option><option value="rs_decoding">rs_decoding</option><option value="rs_encoder_decoder">rs_encoder_decoder</option><option value="rs_encoder_decoder_project">rs_encoder_decoder_project</option><option value="rsa">rsa</option><option value="rsa_512">rsa_512</option><option value="rsencoder">rsencoder</option><option value="rtc">rtc</option><option value="rtc_systemverilog">rtc_systemverilog</option><option value="rtcclock">rtcclock</option><option value="rtea">rtea</option><option value="rtf65002">rtf65002</option><option value="rtf68ksys">rtf68ksys</option><option value="rtf8088">rtf8088</option><option value="rtf_sprite_controller">rtf_sprite_controller</option><option value="rtfbitmapcontroller">rtfbitmapcontroller</option><option value="rtfsimpleuart">rtfsimpleuart</option><option value="rtftextcontroller">rtftextcontroller</option><option value="russels_paradox">russels_paradox</option><option value="rxaui_interface_and_xaui_to_rxaui_interface_adapter">rxaui_interface_and_xaui_to_rxaui_interface_adapter</option><option value="s1_core">s1_core</option><option value="salsa20">salsa20</option><option value="sap">sap</option><option value="sardmips">sardmips</option><option value="sARM7TM">sARM7TM</option><option value="sasc">sasc</option><option value="sata">sata</option><option value="sata_controller_core">sata_controller_core</option><option value="sata_phy">sata_phy</option><option value="sayeh_processor">sayeh_processor</option><option value="sbd_sqrt_fp">sbd_sqrt_fp</option><option value="sc2v">sc2v</option><option value="scalable_arbiter">scalable_arbiter</option><option value="scalar_multiplication">scalar_multiplication</option><option value="scan_based_serial_communication">scan_based_serial_communication</option><option value="scarm">scarm</option><option value="scarts">scarts</option><option value="scct">scct</option><option value="sciir">sciir</option><option value="scsi_chip">scsi_chip</option><option value="scsi_interface">scsi_interface</option><option value="sd_card_controller">sd_card_controller</option><option value="sdcard_mass_storage_controller">sdcard_mass_storage_controller</option><option value="sdhc-sc-core">sdhc-sc-core</option><option value="sdr_ctrl">sdr_ctrl</option><option value="sdr_sdram_ctrl">sdr_sdram_ctrl</option><option value="sdram">sdram</option><option value="sdram_16bit">sdram_16bit</option><option value="sdram_controller">sdram_controller</option><option value="sdram_core">sdram_core</option><option value="sdram_ctrl">sdram_ctrl</option><option value="sea">sea</option><option value="securehash256bits">securehash256bits</option><option value="seqalign">seqalign</option><option value="serdes">serdes</option><option value="serial-transmitter-receiver">serial-transmitter-receiver</option><option value="serial_adder">serial_adder</option><option value="serial_div_uu">serial_div_uu</option><option value="serial_peripheral_interface">serial_peripheral_interface</option><option value="serpent_core">serpent_core</option><option value="sfpga">sfpga</option><option value="sftb">sftb</option><option value="sgmii">sgmii</option><option value="sha-3">sha-3</option><option value="sha1">sha1</option><option value="sha256">sha256</option><option value="sha256core">sha256core</option><option value="sha3">sha3</option><option value="sha_core">sha_core</option><option value="sigma_delta_dac_dual_loop">sigma_delta_dac_dual_loop</option><option value="signed_integer_divider">signed_integer_divider</option><option value="simon_core">simon_core</option><option value="simpcon">simpcon</option><option value="simple_bus_architecture">simple_bus_architecture</option><option value="simple_fm_receiver">simple_fm_receiver</option><option value="simple_gpio">simple_gpio</option><option value="simple_pic">simple_pic</option><option value="simple_spi">simple_spi</option><option value="simple_traffic_light_controller">simple_traffic_light_controller</option><option value="simplespimaster">simplespimaster</option><option value="simpletousesha2">simpletousesha2</option><option value="simpleuart">simpleuart</option><option value="simu_mem">simu_mem</option><option value="sincos">sincos</option><option value="single_clock_divider">single_clock_divider</option><option value="single_port">single_port</option><option value="slave_vme_bridge">slave_vme_bridge</option><option value="smallarm">smallarm</option><option value="smart-non-binary-computing">smart-non-binary-computing</option><option value="smartipphone_si160">smartipphone_si160</option><option value="smbus_if">smbus_if</option><option value="smii">smii</option><option value="soc_maker">soc_maker</option><option value="socexplorer">socexplorer</option><option value="socgen">socgen</option><option value="sockit_owm">sockit_owm</option><option value="socwire">socwire</option><option value="softusb">softusb</option><option value="som_arm9_cycloneivgx">som_arm9_cycloneivgx</option><option value="sos1">sos1</option><option value="sp6_pic32">sp6_pic32</option><option value="spacewire">spacewire</option><option value="spacewire_light">spacewire_light</option><option value="sparc64soc">sparc64soc</option><option value="sparcv8coprocessor">sparcv8coprocessor</option><option value="spartan6_pcie">spartan6_pcie</option><option value="spdif_interface">spdif_interface</option><option value="spdif_transmitter">spdif_transmitter</option><option value="spec16_processor">spec16_processor</option><option value="spi">spi</option><option value="spi-slave">spi-slave</option><option value="spi_atmega168">spi_atmega168</option><option value="spi_boot">spi_boot</option><option value="spi_core_dsp_s3ean_kits">spi_core_dsp_s3ean_kits</option><option value="spi_hub">spi_hub</option><option value="spi_master_controller">spi_master_controller</option><option value="spi_master_slave">spi_master_slave</option><option value="spi_slave">spi_slave</option><option value="spi_verilog_master_slave">spi_verilog_master_slave</option><option value="spiadc">spiadc</option><option value="spicc">spicc</option><option value="spicontroller">spicontroller</option><option value="spicxif">spicxif</option><option value="spidac">spidac</option><option value="spiflashcontroller">spiflashcontroller</option><option value="spigpio">spigpio</option><option value="spimaster">spimaster</option><option value="spislave">spislave</option><option value="sport">sport</option><option value="sportinterface">sportinterface</option><option value="sqmusic">sqmusic</option><option value="srdydrdy_lib">srdydrdy_lib</option><option value="srio">srio</option><option value="srl_fifo">srl_fifo</option><option value="ss_pcm">ss_pcm</option><option value="ssbcc">ssbcc</option><option value="ssp_slv">ssp_slv</option><option value="ssp_uart">ssp_uart</option><option value="ssram">ssram</option><option value="statled">statled</option><option value="steppermotordrive">steppermotordrive</option><option value="stone">stone</option><option value="storm_core">storm_core</option><option value="storm_soc">storm_soc</option><option value="structural_vhdl">structural_vhdl</option><option value="sts1">sts1</option><option value="study_risc_core_8bit">study_risc_core_8bit</option><option value="sub86">sub86</option><option value="sudoku">sudoku</option><option value="superscalar_dlx">superscalar_dlx</option><option value="suslik">suslik</option><option value="sv_dir_tb">sv_dir_tb</option><option value="svmac">svmac</option><option value="sweet32_cpu">sweet32_cpu</option><option value="swich_buffer">swich_buffer</option><option value="sxp">sxp</option><option value="synchronous_reset_fifo">synchronous_reset_fifo</option><option value="synth">synth</option><option value="system05">system05</option><option value="System09">System09</option><option value="System11">System11</option><option value="System68">System68</option><option value="system6801">system6801</option><option value="systemc_cordic">systemc_cordic</option><option value="systemc_rng">systemc_rng</option><option value="systemcaes">systemcaes</option><option value="systemcdes">systemcdes</option><option value="systemcmd5">systemcmd5</option><option value="systemverilog-uart16550">systemverilog-uart16550</option><option value="t400">t400</option><option value="t48">t48</option><option value="t51">t51</option><option value="t65">t65</option><option value="t6507lp">t6507lp</option><option value="t80">t80</option><option value="tanhapprox">tanhapprox</option><option value="tcp_socket">tcp_socket</option><option value="tdm">tdm</option><option value="tdm_switch">tdm_switch</option><option value="ternary_adder">ternary_adder</option><option value="test">test</option><option value="test-1">test-1</option><option value="test-project">test-project</option><option value="test1">test1</option><option value="test3">test3</option><option value="test_project">test_project</option><option value="test_project_me1">test_project_me1</option><option value="testbench_for_fifo">testbench_for_fifo</option><option value="tftp_v2">tftp_v2</option><option value="tg68">tg68</option><option value="the_wizardry_project">the_wizardry_project</option><option value="theia_gpu">theia_gpu</option><option value="theora">theora</option><option value="threeacompactaes">threeacompactaes</option><option value="threeaesc">threeaesc</option><option value="timerocd">timerocd</option><option value="timestamp">timestamp</option><option value="tiny64">tiny64</option><option value="tiny8">tiny8</option><option value="tiny_aes">tiny_aes</option><option value="tiny_encryption_algorithm">tiny_encryption_algorithm</option><option value="tiny_spi">tiny_spi</option><option value="tiny_tate_bilinear_pairing">tiny_tate_bilinear_pairing</option><option value="tinyaes">tinyaes</option><option value="tinycpu">tinycpu</option><option value="tisc">tisc</option><option value="tlc2">tlc2</option><option value="toe">toe</option><option value="topo13">topo13</option><option value="tosnet">tosnet</option><option value="totalcpu">totalcpu</option><option value="transporter">transporter</option><option value="trigonometric_functions_in_double_fpu">trigonometric_functions_in_double_fpu</option><option value="ts7300_opencore">ts7300_opencore</option><option value="tsl1401">tsl1401</option><option value="tsv">tsv</option><option value="ttpc">ttpc</option><option value="turbo8051">turbo8051</option><option value="turbocodes">turbocodes</option><option value="turbodecoder">turbodecoder</option><option value="tv80">tv80</option><option value="two_dimensional_fast_hartley_transform">two_dimensional_fast_hartley_transform</option><option value="twofish">twofish</option><option value="twofish_team">twofish_team</option><option value="uart">uart</option><option value="uart16550">uart16550</option><option value="uart16750">uart16750</option><option value="uart2bus">uart2bus</option><option value="uart2spi">uart2spi</option><option value="uart8bit">uart8bit</option><option value="uart_block">uart_block</option><option value="uart_core">uart_core</option><option value="uart_fiber">uart_fiber</option><option value="uart_fifo">uart_fifo</option><option value="uart_fifo_cpu_if_sv_testbench">uart_fifo_cpu_if_sv_testbench</option><option value="uart_fpga_slow_control">uart_fpga_slow_control</option><option value="uart_module_generic">uart_module_generic</option><option value="uart_plb">uart_plb</option><option value="uart_serial">uart_serial</option><option value="uarts">uarts</option><option value="ucore">ucore</option><option value="udp_ip__core">udp_ip__core</option><option value="udp_ip_stack">udp_ip_stack</option><option value="ultimate_crc">ultimate_crc</option><option value="ultravec">ultravec</option><option value="unconfuser">unconfuser</option><option value="up_core_list">up_core_list</option><option value="upcable">upcable</option><option value="upp">upp</option><option value="usb">usb</option><option value="usb11">usb11</option><option value="usb11_phy_translation">usb11_phy_translation</option><option value="usb11_sim_model">usb11_sim_model</option><option value="usb1_funct">usb1_funct</option><option value="usb2uart">usb2uart</option><option value="usb3">usb3</option><option value="usb_device_core">usb_device_core</option><option value="usb_dongle_fpga">usb_dongle_fpga</option><option value="usb_fpga_1_11">usb_fpga_1_11</option><option value="usb_fpga_1_15">usb_fpga_1_15</option><option value="usb_fpga_1_2">usb_fpga_1_2</option><option value="usb_fpga_2_04">usb_fpga_2_04</option><option value="usb_fpga_2_13">usb_fpga_2_13</option><option value="usb_fpga_2_16">usb_fpga_2_16</option><option value="usb_host_core">usb_host_core</option><option value="usb_keyboard">usb_keyboard</option><option value="usb_phy">usb_phy</option><option value="usb_uvm_verification">usb_uvm_verification</option><option value="usbhostslave">usbhostslave</option><option value="usimplez">usimplez</option><option value="usrp_interfacing">usrp_interfacing</option><option value="utosnet">utosnet</option><option value="v586">v586</option><option value="vapi">vapi</option><option value="vectorial_generator">vectorial_generator</option><option value="verification_of_ddr_memory_controller_protocols">verification_of_ddr_memory_controller_protocols</option><option value="verilator">verilator</option><option value="verilog_cordic_core">verilog_cordic_core</option><option value="verilog_fixed_point_math_library">verilog_fixed_point_math_library</option><option value="veristruct">veristruct</option><option value="versatile_counter">versatile_counter</option><option value="versatile_fft">versatile_fft</option><option value="versatile_fifo">versatile_fifo</option><option value="versatile_io">versatile_io</option><option value="versatile_library">versatile_library</option><option value="versatile_mem_ctrl">versatile_mem_ctrl</option><option value="vg_z80_sbc">vg_z80_sbc</option><option value="vga_lcd">vga_lcd</option><option value="vgafb">vgafb</option><option value="vhcg">vhcg</option><option value="vhdl-pipeline-mips">vhdl-pipeline-mips</option><option value="vhdl_cpu_emulator">vhdl_cpu_emulator</option><option value="vhdl_wavefiles">vhdl_wavefiles</option><option value="vhdlmd5">vhdlmd5</option><option value="vhld_tb">vhld_tb</option><option value="video_dithering">video_dithering</option><option value="video_encoder">video_encoder</option><option value="video_starter_kit">video_starter_kit</option><option value="video_stream_scaler">video_stream_scaler</option><option value="video_systems">video_systems</option><option value="videocompression">videocompression</option><option value="vip_regs">vip_regs</option><option value="virtex7_pcie_dma">virtex7_pcie_dma</option><option value="virtual_rs232_terminal_with_lvds_lcd">virtual_rs232_terminal_with_lvds_lcd</option><option value="vitdec">vitdec</option><option value="viterb_encoder_and_decoder">viterb_encoder_and_decoder</option><option value="viterbi_decoder">viterbi_decoder</option><option value="viterbi_decoder_axi4s">viterbi_decoder_axi4s</option><option value="viterbi_decoder_k_7_r_1_2">viterbi_decoder_k_7_r_1_2</option><option value="vmm">vmm</option><option value="vmpc">vmpc</option><option value="vpu">vpu</option><option value="vs1053">vs1053</option><option value="vspi">vspi</option><option value="vtach">vtach</option><option value="w11">w11</option><option value="warp">warp</option><option value="watchdog">watchdog</option><option value="waveform_gen">waveform_gen</option><option value="wb2axi4">wb2axi4</option><option value="wb2hpi">wb2hpi</option><option value="wb2mig">wb2mig</option><option value="wb2npi">wb2npi</option><option value="wb4pb">wb4pb</option><option value="wb_3p_spram_wrapper">wb_3p_spram_wrapper</option><option value="wb_async_mem_bridge">wb_async_mem_bridge</option><option value="wb_builder">wb_builder</option><option value="wb_conbus">wb_conbus</option><option value="wb_conmax">wb_conmax</option><option value="wb_dma">wb_dma</option><option value="wb_fast_intercon">wb_fast_intercon</option><option value="wb_fifo">wb_fifo</option><option value="wb_flash">wb_flash</option><option value="wb_graphic">wb_graphic</option><option value="wb_lcd">wb_lcd</option><option value="wb_lpc">wb_lpc</option><option value="wb_mcs51">wb_mcs51</option><option value="wb_prefetch_spram">wb_prefetch_spram</option><option value="wb_rtc">wb_rtc</option><option value="wb_sdhci">wb_sdhci</option><option value="wb_sim_models">wb_sim_models</option><option value="wb_size_bridge">wb_size_bridge</option><option value="wb_tk">wb_tk</option><option value="wb_to_amba">wb_to_amba</option><option value="wb_uart">wb_uart</option><option value="wb_verilog">wb_verilog</option><option value="wb_vga">wb_vga</option><option value="wb_z80">wb_z80</option><option value="wbc_parallel_master">wbc_parallel_master</option><option value="wbicapetwo">wbicapetwo</option><option value="wbif_68k">wbif_68k</option><option value="wbscope">wbscope</option><option value="wdsp">wdsp</option><option value="wiegand_ctl">wiegand_ctl</option><option value="wisbone_2_ahb">wisbone_2_ahb</option><option value="wishbone_bfm">wishbone_bfm</option><option value="wishbone_checker">wishbone_checker</option><option value="wishbone_out_port">wishbone_out_port</option><option value="wishbone_spi_flash_interface">wishbone_spi_flash_interface</option><option value="wishbone_tlm_bfm">wishbone_tlm_bfm</option><option value="wishbone_uart_controller">wishbone_uart_controller</option><option value="woldgreen">woldgreen</option><option value="workwithfiles">workwithfiles</option><option value="wpf">wpf</option><option value="wrimm">wrimm</option><option value="ws2812">ws2812</option><option value="x25_protocol_interface_project">x25_protocol_interface_project</option><option value="x86soc">x86soc</option><option value="xbus">xbus</option><option value="xgate">xgate</option><option value="xge_ll_mac">xge_ll_mac</option><option value="xge_mac">xge_mac</option><option value="xilinx_virtex_fp_library">xilinx_virtex_fp_library</option><option value="xmatchpro">xmatchpro</option><option value="xtea">xtea</option><option value="xteacore">xteacore</option><option value="xucpu">xucpu</option><option value="y80e">y80e</option><option value="yac">yac</option><option value="yacc">yacc</option><option value="yadmc">yadmc</option><option value="yanu">yanu</option><option value="yavga">yavga</option><option value="yellowstar">yellowstar</option><option value="z3">z3</option><option value="z80control">z80control</option><option value="z80soc">z80soc</option><option value="zbt_sram_controller">zbt_sram_controller</option><option value="zcore">zcore</option><option value="zedboardoled">zedboardoled</option><option value="zet86">zet86</option><option value="zipcpu">zipcpu</option><option value="zopfli">zopfli</option><option value="zorro_to_wishbone_bridge">zorro_to_wishbone_bridge</option><option value="zpu">zpu</option><option value="zpuino">zpuino</option><option value="ztachip">ztachip</option><option value="zx_ula">zx_ula</option></select><span class="submit"><input type="submit" value="Go"></span></div></form></div>
<h1><a href="http://opencores.org/websvn,index?" title="Project home">Subversion&nbsp;Repositories</a> <span><a href="http://opencores.org/websvn,listing?repname=memory_cores&path=&">memory_cores</a></span></h1>

<h2 class="path" style="margin:0 2% 15px 2%;">[<a href="http://opencores.org/websvn,listing?repname=memory_cores&path=%2F&rev=0">/</a>] [<a href="http://opencores.org/websvn,listing?repname=memory_cores&path=%2Fmemory_cores%2F&rev=0">memory_cores/</a>] [<a href="http://opencores.org/websvn,listing?repname=memory_cores&path=%2Fmemory_cores%2Ftrunk%2F&rev=0">trunk/</a>] [<a href="http://opencores.org/websvn,listing?repname=memory_cores&path=%2Fmemory_cores%2Ftrunk%2FFIFO%2F&rev=0">FIFO/</a>] [<b>fifo.vhdl</b>] - Rev 25</h2>
<p>
<span class="diff"><a href="http://opencores.org/websvn,diff?repname=memory_cores&path=%2Fmemory_cores%2Ftrunk%2FFIFO%2Ffifo.vhdl&rev=0">Compare with Previous</a></span> |
<span class="blame"><a href="http://opencores.org/websvn,blame?repname=memory_cores&path=%2Fmemory_cores%2Ftrunk%2FFIFO%2Ffifo.vhdl&rev=0">Blame</a></span> |
<span class="log"><a href="http://opencores.org/websvn,log?repname=memory_cores&path=%2Fmemory_cores%2Ftrunk%2FFIFO%2Ffifo.vhdl&rev=0&isdir=0">View&nbsp;Log</a></span>
</p>
    <div class="listing">
<pre class="vhdl" style="font-family:monospace;"><span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-- </span>
<span style="color: #008000; font-style: italic;">-- Copyright Jamil Khatib 1999</span>
<span style="color: #008000; font-style: italic;">-- </span>
<span style="color: #008000; font-style: italic;">--</span>
<span style="color: #008000; font-style: italic;">-- This VHDL design file is an open design; you can redistribute it and/or</span>
<span style="color: #008000; font-style: italic;">-- modify it and/or implement it under the terms of the Openip General Public</span>
<span style="color: #008000; font-style: italic;">-- License as it is going to be published by the OpenIP Organization and any</span>
<span style="color: #008000; font-style: italic;">-- coming versions of this license.</span>
<span style="color: #008000; font-style: italic;">-- You can check the draft license at</span>
<span style="color: #008000; font-style: italic;">-- http://www.openip.org/oc/license.html</span>
<span style="color: #008000; font-style: italic;">--</span>
<span style="color: #008000; font-style: italic;">--</span>
<span style="color: #008000; font-style: italic;">-- Creator : Jamil Khatib</span>
<span style="color: #008000; font-style: italic;">-- Date 10/10/99</span>
<span style="color: #008000; font-style: italic;">--</span>
<span style="color: #008000; font-style: italic;">-- version 0.19991226</span>
<span style="color: #008000; font-style: italic;">--</span>
<span style="color: #008000; font-style: italic;">-- This file was tested on the ModelSim 5.2EE</span>
<span style="color: #008000; font-style: italic;">-- The test vecors for model sim is included in vectors.do file</span>
<span style="color: #008000; font-style: italic;">-- This VHDL design file is proved through simulation but not verified on Silicon</span>
<span style="color: #008000; font-style: italic;">-- </span>
<span style="color: #008000; font-style: italic;">--</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">LIBRARY</span> <span style="color: #0000ff;">ieee</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">USE</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_1164</span>.<span style="color: #000080; font-weight: bold;">ALL</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">USE</span> <span style="color: #0000ff;">ieee</span>.std_logic_unsigned.<span style="color: #000080; font-weight: bold;">ALL</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-- Dual port Memory core</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">ENTITY</span> dpmem <span style="color: #000080; font-weight: bold;">IS</span>
<span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000066;">(</span> ADD_WIDTH<span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span> <span style="color: #000066;">;</span>
		 WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
  <span style="color: #000080; font-weight: bold;">PORT</span> <span style="color: #000066;">(</span>
    clk      <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">IN</span>  <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>                                <span style="color: #008000; font-style: italic;">-- write clock</span>
    reset    <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">IN</span>  <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>                                <span style="color: #008000; font-style: italic;">-- System Reset</span>
    W_add    <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">IN</span>  <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>add_width -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Write Address</span>
    R_add    <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">IN</span>  <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>add_width -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Read Address</span>
    Data_In  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">IN</span>  <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span>  <span style="color: #000080; font-weight: bold;">DOWNTO</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>    <span style="color: #008000; font-style: italic;">-- input data</span>
    Data_Out <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">OUT</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH -<span style="color: #ff0000;">1</span>   <span style="color: #000080; font-weight: bold;">DOWNTO</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>    <span style="color: #008000; font-style: italic;">-- output Data</span>
    WR       <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">IN</span>  <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>                                <span style="color: #008000; font-style: italic;">-- Write Enable</span>
    RE       <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">IN</span>  <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>                               <span style="color: #008000; font-style: italic;">-- Read Enable</span>
<span style="color: #000080; font-weight: bold;">END</span> dpmem<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">ARCHITECTURE</span> dpmem_v3 <span style="color: #000080; font-weight: bold;">OF</span> dpmem <span style="color: #000080; font-weight: bold;">IS</span>
&nbsp;
&nbsp;
  <span style="color: #000080; font-weight: bold;">TYPE</span> data_array <span style="color: #000080; font-weight: bold;">IS</span> ARRAY <span style="color: #000066;">(</span><span style="color: #0000ff;">integer</span> <span style="color: #000080; font-weight: bold;">range</span> <span style="color: #000066;">&lt;&gt;</span><span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">OF</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH -<span style="color: #ff0000;">1</span>  <span style="color: #000080; font-weight: bold;">DOWNTO</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
                                        <span style="color: #008000; font-style: italic;">-- Memory Type</span>
  <span style="color: #000080; font-weight: bold;">SIGNAL</span> data <span style="color: #000066;">:</span> data_array<span style="color: #000066;">(</span><span style="color: #ff0000;">0</span> <span style="color: #000080; font-weight: bold;">to</span> <span style="color: #000066;">(</span><span style="color: #ff0000;">2</span>** add_width<span style="color: #000066;">)</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Local data</span>
&nbsp;
&nbsp;
&nbsp;
  <span style="color: #000080; font-weight: bold;">procedure</span> init_mem<span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">signal</span> memory_cell <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">inout</span> data_array <span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">is</span>
  <span style="color: #000080; font-weight: bold;">begin</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">for</span> i <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #ff0000;">0</span> <span style="color: #000080; font-weight: bold;">to</span> <span style="color: #000066;">(</span><span style="color: #ff0000;">2</span>** add_width<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">loop</span>
      memory_cell<span style="color: #000066;">(</span>i<span style="color: #000066;">)</span> <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">loop</span><span style="color: #000066;">;</span>
&nbsp;
  <span style="color: #000080; font-weight: bold;">end</span> init_mem<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">BEGIN</span>  <span style="color: #008000; font-style: italic;">-- dpmem_v3</span>
&nbsp;
  <span style="color: #000080; font-weight: bold;">PROCESS</span> <span style="color: #000066;">(</span>clk, reset<span style="color: #000066;">)</span>
&nbsp;
  <span style="color: #000080; font-weight: bold;">BEGIN</span>  <span style="color: #008000; font-style: italic;">-- PROCESS</span>
&nbsp;
&nbsp;
    <span style="color: #008000; font-style: italic;">-- activities triggered by asynchronous reset (active low)</span>
    <span style="color: #000080; font-weight: bold;">IF</span> reset <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">THEN</span>
      data_out <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">OTHERS</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
      init_mem <span style="color: #000066;">(</span> data<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
      <span style="color: #008000; font-style: italic;">-- activities triggered by rising edge of clock</span>
    <span style="color: #000080; font-weight: bold;">ELSIF</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">AND</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">THEN</span>
      <span style="color: #000080; font-weight: bold;">IF</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">THEN</span>
        data_out <span style="color: #000066;">&lt;=</span> data<span style="color: #000066;">(</span>conv_integer<span style="color: #000066;">(</span>R_add<span style="color: #000066;">)</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
      <span style="color: #000080; font-weight: bold;">else</span>
        data_out <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">OTHERS</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>    <span style="color: #008000; font-style: italic;">-- Defualt value</span>
      <span style="color: #000080; font-weight: bold;">END</span> <span style="color: #000080; font-weight: bold;">IF</span><span style="color: #000066;">;</span>
&nbsp;
      <span style="color: #000080; font-weight: bold;">IF</span> WR <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">THEN</span>
        data<span style="color: #000066;">(</span>conv_integeR<span style="color: #000066;">(</span>W_add<span style="color: #000066;">)</span><span style="color: #000066;">)</span> <span style="color: #000066;">&lt;=</span> Data_In<span style="color: #000066;">;</span>
      <span style="color: #000080; font-weight: bold;">END</span> <span style="color: #000080; font-weight: bold;">IF</span><span style="color: #000066;">;</span>
    <span style="color: #000080; font-weight: bold;">END</span> <span style="color: #000080; font-weight: bold;">IF</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
  <span style="color: #000080; font-weight: bold;">END</span> <span style="color: #000080; font-weight: bold;">PROCESS</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">END</span> dpmem_v3<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">library</span> <span style="color: #0000ff;">ieee</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_1164</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">USE</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_signed</span>.<span style="color: #000080; font-weight: bold;">ALL</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">USE</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_arith</span>.<span style="color: #000080; font-weight: bold;">ALL</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">entity</span> FIFO <span style="color: #000080; font-weight: bold;">is</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000066;">(</span>WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span><span style="color: #000066;">;</span>  	<span style="color: #008000; font-style: italic;">-- FIFO word width</span>
	     ADD_WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span> <span style="color: #008000; font-style: italic;">-- Address Width</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000066;">(</span>Data_in <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Input data</span>
	  Data_out <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">out</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Out put data</span>
	  clk <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- System Clock</span>
	  Reset <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  	<span style="color: #008000; font-style: italic;">-- System global Reset</span>
	  RE <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Read Enable</span>
	  WE <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Write Enable</span>
	  Full <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">buffer</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  	<span style="color: #008000; font-style: italic;">-- Full Flag</span>
	  Half_full <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">out</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  	<span style="color: #008000; font-style: italic;">-- Half Full Flag</span>
	  Empty <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">buffer</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span> 	<span style="color: #008000; font-style: italic;">-- Empty Flag</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">end</span> FIFO<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- Input data _is_ latched</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">library</span> <span style="color: #0000ff;">ieee</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_1164</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">numeric_std</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--USE ieee.std_logic_signed.ALL;</span>
<span style="color: #008000; font-style: italic;">--USE ieee.std_logic_arith.ALL;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-- purpose: FIFO Architecture</span>
<span style="color: #000080; font-weight: bold;">architecture</span> FIFO_v1 <span style="color: #000080; font-weight: bold;">of</span> FIFO <span style="color: #000080; font-weight: bold;">is</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- constant values</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MAX_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MIN_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">constant</span> HALF_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>' &amp; <span style="color: #000066;">(</span>MAX_ADDR<span style="color: #ff0000;">'range</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
	<span style="color: #000080; font-weight: bold;">signal</span> Data_in_del <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- delayed Data in</span>
&nbsp;
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> R_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Read Address</span>
    <span style="color: #000080; font-weight: bold;">signal</span> W_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Write Address</span>
	<span style="color: #000080; font-weight: bold;">signal</span> D_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Diff Address</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> REN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Read Enable</span>
    <span style="color: #000080; font-weight: bold;">signal</span> WEN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Write Enable</span>
&nbsp;
	<span style="color: #000080; font-weight: bold;">component</span> dpmem
	    <span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000066;">(</span>ADD_WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span><span style="color: #000066;">;</span>
	   			 WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
    	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    reset <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	  	w_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span>  <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    r_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_in <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_out <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">out</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    WR  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    RE  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">component</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- FIFO_v1</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
memcore<span style="color: #000066;">:</span> dpmem 
<span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>WIDTH <span style="color: #000066;">=&gt;</span> <span style="color: #ff0000;">8</span>,
				ADD_WIDTH <span style="color: #000066;">=&gt;</span><span style="color: #ff0000;">8</span><span style="color: #000066;">)</span>
	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">=&gt;</span> clk,
			 reset <span style="color: #000066;">=&gt;</span> reset,
			 w_add <span style="color: #000066;">=&gt;</span> w_add,
			 r_add <span style="color: #000066;">=&gt;</span> r_add,
			 Data_in <span style="color: #000066;">=&gt;</span> data_in_del,
			 data_out <span style="color: #000066;">=&gt;</span> data_out,
			 wr <span style="color: #000066;">=&gt;</span> wen_int,
			 re <span style="color: #000066;">=&gt;</span> ren_int<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
Sync_data<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>
	<span style="color: #000080; font-weight: bold;">begin</span> <span style="color: #008000; font-style: italic;">-- process Sync_data</span>
		<span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span>'<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
			data_in_del <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
			data_in_del <span style="color: #000066;">&lt;=</span> data_in<span style="color: #000066;">;</span>
		<span style="color: #000080; font-weight: bold;">else</span> 
			data_in_del <span style="color: #000066;">&lt;=</span> data_in_del<span style="color: #000066;">;</span>
		<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> Sync_data<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> <span style="color: #000066;">(</span>WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">--w_r_gen: process(we,re,FULL,EMPTY)</span>
&nbsp;
<span style="color: #008000; font-style: italic;">--begin</span>
&nbsp;
<span style="color: #008000; font-style: italic;">--	if WE = '1' and (FULL = '0') then</span>
<span style="color: #008000; font-style: italic;">--			wen_int &lt;= '1';</span>
<span style="color: #008000; font-style: italic;">--        else</span>
<span style="color: #008000; font-style: italic;">--	   	 	wen_int &lt;= '0';</span>
&nbsp;
<span style="color: #008000; font-style: italic;">--    end if;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">--	if RE = '1' and ( EMPTY = '0') then</span>
<span style="color: #008000; font-style: italic;">--   		ren_int &lt;= '1';</span>
<span style="color: #008000; font-style: italic;">--     else</span>
<span style="color: #008000; font-style: italic;">--   		ren_int &lt;= '0';</span>
<span style="color: #008000; font-style: italic;">--    end if;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">--end process w_r_gen;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
Add_gen<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>    
	<span style="color: #000080; font-weight: bold;">variable</span> q1 <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Counter state</span>
	<span style="color: #000080; font-weight: bold;">variable</span> q2 <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Counter state</span>
	<span style="color: #000080; font-weight: bold;">variable</span> q3 <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Counter state</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- process ADD_gen</span>
&nbsp;
       <span style="color: #008000; font-style: italic;">-- activities triggered by asynchronous reset (active low)</span>
       <span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
	   		q1 <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		q2 <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		q3 <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--			wen_int &lt;= '0';</span>
<span style="color: #008000; font-style: italic;">--			ren_int &lt;= '0';</span>
       <span style="color: #008000; font-style: italic;">-- activities triggered by rising edge of clock</span>
       <span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		q1 <span style="color: #000066;">:=</span> q1 + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3 +<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
		   <span style="color: #008000; font-style: italic;">--	wen_int &lt;= '1';</span>
        <span style="color: #000080; font-weight: bold;">else</span>
	   		q1 <span style="color: #000066;">:=</span> q1<span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3<span style="color: #000066;">;</span>
			<span style="color: #008000; font-style: italic;">--wen_int &lt;= '0';</span>
&nbsp;
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		q2 <span style="color: #000066;">:=</span> q2 + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3 -<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			<span style="color: #008000; font-style: italic;">--ren_int &lt;= '1';</span>
        <span style="color: #000080; font-weight: bold;">else</span>
	   		q2 <span style="color: #000066;">:=</span> q2<span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3<span style="color: #000066;">;</span>
			<span style="color: #008000; font-style: italic;">--ren_int &lt;= '0';</span>
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
       <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
	    R_ADD  <span style="color: #000066;">&lt;=</span> q2<span style="color: #000066;">;</span>
		W_ADD  <span style="color: #000066;">&lt;=</span> q1<span style="color: #000066;">;</span>
		D_ADD  <span style="color: #000066;">&lt;=</span> q3<span style="color: #000066;">;</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> ADD_gen<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
	FULL      <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span> MAX_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	EMPTY     <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span>  MIN_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	HALF_FULL <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">&gt;</span>  HALF_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">end</span> FIFO_v1<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-- Ren_int &amp; Wen_int are synchronized with the clock</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">library</span> <span style="color: #0000ff;">ieee</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_1164</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">numeric_std</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--USE ieee.std_logic_signed.ALL;</span>
<span style="color: #008000; font-style: italic;">--USE ieee.std_logic_arith.ALL;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-- purpose: FIFO Architecture</span>
<span style="color: #000080; font-weight: bold;">architecture</span> FIFO_v2 <span style="color: #000080; font-weight: bold;">of</span> FIFO <span style="color: #000080; font-weight: bold;">is</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- constant values</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MAX_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MIN_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">constant</span> HALF_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>' &amp; <span style="color: #000066;">(</span>MAX_ADDR<span style="color: #ff0000;">'range</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> R_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Read Address</span>
    <span style="color: #000080; font-weight: bold;">signal</span> W_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Write Address</span>
	<span style="color: #000080; font-weight: bold;">signal</span> D_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Diff Address</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> REN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Read Enable</span>
    <span style="color: #000080; font-weight: bold;">signal</span> WEN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Write Enable</span>
&nbsp;
	<span style="color: #000080; font-weight: bold;">component</span> dpmem
	    <span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000066;">(</span>ADD_WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span><span style="color: #000066;">;</span>
	   			 WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
    	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    reset <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	  	w_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    r_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_in <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_out <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">out</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    WR  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    RE  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">component</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- FIFO_v2</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
memcore<span style="color: #000066;">:</span> dpmem 
	<span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>WIDTH <span style="color: #000066;">=&gt;</span> <span style="color: #ff0000;">8</span>,
				ADD_WIDTH <span style="color: #000066;">=&gt;</span><span style="color: #ff0000;">8</span><span style="color: #000066;">)</span>
&nbsp;
	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">=&gt;</span> clk,
			 reset <span style="color: #000066;">=&gt;</span> reset,
			 w_add <span style="color: #000066;">=&gt;</span> w_add,
			 r_add <span style="color: #000066;">=&gt;</span> r_add,
			 Data_in <span style="color: #000066;">=&gt;</span> data_in,
			 data_out <span style="color: #000066;">=&gt;</span> data_out,
			 wr <span style="color: #000066;">=&gt;</span> wen_int,
			 re <span style="color: #000066;">=&gt;</span> ren_int<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
cont_gen<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>    
   <span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- process cont_gen</span>
&nbsp;
       <span style="color: #008000; font-style: italic;">-- activities triggered by asynchronous reset (active low)</span>
       <span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
	   		wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
			ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
       <span style="color: #008000; font-style: italic;">-- activities triggered by rising edge of clock</span>
       <span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">not</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">else</span>
	   		wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">not</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">else</span>
	   		ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
       <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> cont_gen<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
Add_gen<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>    
	<span style="color: #000080; font-weight: bold;">variable</span> q1 <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Counter state</span>
	<span style="color: #000080; font-weight: bold;">variable</span> q2 <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Counter state</span>
	<span style="color: #000080; font-weight: bold;">variable</span> q3 <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Counter state</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- process ADD_gen</span>
&nbsp;
       <span style="color: #008000; font-style: italic;">-- activities triggered by asynchronous reset (active low)</span>
       <span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
	   		q1 <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		q2 <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		q3 <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
        <span style="color: #008000; font-style: italic;">-- activities triggered by rising edge of clock</span>
       <span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		q1 <span style="color: #000066;">:=</span> q1 + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3 +<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
         <span style="color: #000080; font-weight: bold;">else</span>
	   		q1 <span style="color: #000066;">:=</span> q1<span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3<span style="color: #000066;">;</span>
&nbsp;
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		q2 <span style="color: #000066;">:=</span> q2 + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3 -<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">else</span>
	   		q2 <span style="color: #000066;">:=</span> q2<span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3<span style="color: #000066;">;</span>
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
       <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
	    R_ADD  <span style="color: #000066;">&lt;=</span> q2<span style="color: #000066;">;</span>
		W_ADD  <span style="color: #000066;">&lt;=</span> q1<span style="color: #000066;">;</span>
		D_ADD  <span style="color: #000066;">&lt;=</span> q3<span style="color: #000066;">;</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> ADD_gen<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
   	FULL      <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span>  MAX_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	EMPTY     <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span>  MIN_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	HALF_FULL <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">&gt;</span>  HALF_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">end</span> FIFO_v2<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- Input data is _NOT_ latched</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">library</span> <span style="color: #0000ff;">ieee</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_1164</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">numeric_std</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--USE ieee.std_logic_signed.ALL;</span>
<span style="color: #008000; font-style: italic;">--USE ieee.std_logic_arith.ALL;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-- purpose: FIFO Architecture</span>
<span style="color: #000080; font-weight: bold;">architecture</span> FIFO_v3 <span style="color: #000080; font-weight: bold;">of</span> FIFO <span style="color: #000080; font-weight: bold;">is</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- constant values</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MAX_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MIN_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">constant</span> HALF_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>' &amp; <span style="color: #000066;">(</span>MAX_ADDR<span style="color: #ff0000;">'range</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> R_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Read Address</span>
    <span style="color: #000080; font-weight: bold;">signal</span> W_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Write Address</span>
	<span style="color: #000080; font-weight: bold;">signal</span> D_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Diff Address</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> REN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Read Enable</span>
    <span style="color: #000080; font-weight: bold;">signal</span> WEN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Write Enable</span>
&nbsp;
	<span style="color: #000080; font-weight: bold;">component</span> dpmem
	    <span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000066;">(</span>ADD_WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span><span style="color: #000066;">;</span>
	   			 WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
    	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    reset <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	  	w_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    r_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_in <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_out <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">out</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    WR  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    RE  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">component</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- FIFO_v3</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------        </span>
&nbsp;
memcore<span style="color: #000066;">:</span> dpmem 
<span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>WIDTH <span style="color: #000066;">=&gt;</span> <span style="color: #ff0000;">8</span>,
				ADD_WIDTH <span style="color: #000066;">=&gt;</span><span style="color: #ff0000;">8</span><span style="color: #000066;">)</span>
	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">=&gt;</span> clk,
			 reset <span style="color: #000066;">=&gt;</span> reset,
			 w_add <span style="color: #000066;">=&gt;</span> w_add,
			 r_add <span style="color: #000066;">=&gt;</span> r_add,
			 Data_in <span style="color: #000066;">=&gt;</span> data_in,
			 data_out <span style="color: #000066;">=&gt;</span> data_out,
			 wr <span style="color: #000066;">=&gt;</span> wen_int,
			 re <span style="color: #000066;">=&gt;</span> ren_int<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> <span style="color: #000066;">(</span>WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
Add_gen<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>    
	<span style="color: #000080; font-weight: bold;">variable</span> q1 <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Counter state</span>
	<span style="color: #000080; font-weight: bold;">variable</span> q2 <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Counter state</span>
	<span style="color: #000080; font-weight: bold;">variable</span> q3 <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Counter state</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- process ADD_gen</span>
&nbsp;
       <span style="color: #008000; font-style: italic;">-- activities triggered by asynchronous reset (active low)</span>
       <span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
	   		q1 <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		q2 <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		q3 <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
       <span style="color: #008000; font-style: italic;">-- activities triggered by rising edge of clock</span>
       <span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		q1 <span style="color: #000066;">:=</span> q1 + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3 +<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">else</span>
	   		q1 <span style="color: #000066;">:=</span> q1<span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3<span style="color: #000066;">;</span>
&nbsp;
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		q2 <span style="color: #000066;">:=</span> q2 + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3 -<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">else</span>
	   		q2 <span style="color: #000066;">:=</span> q2<span style="color: #000066;">;</span>
			q3 <span style="color: #000066;">:=</span> q3<span style="color: #000066;">;</span>
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
       <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
	    R_ADD  <span style="color: #000066;">&lt;=</span> q2<span style="color: #000066;">;</span>
		W_ADD  <span style="color: #000066;">&lt;=</span> q1<span style="color: #000066;">;</span>
		D_ADD  <span style="color: #000066;">&lt;=</span> q3<span style="color: #000066;">;</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> ADD_gen<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
	FULL      <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span> MAX_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	EMPTY     <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span>  MIN_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	HALF_FULL <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">&gt;</span>  HALF_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">end</span> FIFO_v3<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- This arch was synthesized by webfitter </span>
<span style="color: #008000; font-style: italic;">-- It is the same as fifo_v1 but</span>
<span style="color: #008000; font-style: italic;">-- 1. address variables was changed to signals</span>
<span style="color: #008000; font-style: italic;">-- 2. else statement was removed from process sync_data</span>
<span style="color: #008000; font-style: italic;">-- 3. address-width was changed to 3 instead of 8</span>
<span style="color: #008000; font-style: italic;">-- Input data _is_ latched</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">library</span> <span style="color: #0000ff;">ieee</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">-- numeric package genertes compile error by webfitter compiler</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_1164</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">USE</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_signed</span>.<span style="color: #000080; font-weight: bold;">ALL</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">USE</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_arith</span>.<span style="color: #000080; font-weight: bold;">ALL</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-- purpose: FIFO Architecture</span>
<span style="color: #000080; font-weight: bold;">architecture</span> FIFO_v4 <span style="color: #000080; font-weight: bold;">of</span> FIFO <span style="color: #000080; font-weight: bold;">is</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- constant values</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MAX_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MIN_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">constant</span> HALF_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>' &amp; <span style="color: #000066;">(</span>MAX_ADDR<span style="color: #ff0000;">'range</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
        <span style="color: #000080; font-weight: bold;">constant</span> HALF_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>' &amp; <span style="color: #000066;">(</span>MAX_ADDR<span style="color: #ff0000;">'range</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
	<span style="color: #000080; font-weight: bold;">signal</span> Data_in_del <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- delayed Data in</span>
&nbsp;
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> R_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Read Address</span>
    <span style="color: #000080; font-weight: bold;">signal</span> W_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Write Address</span>
	<span style="color: #000080; font-weight: bold;">signal</span> D_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Diff Address</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> REN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Read Enable</span>
    <span style="color: #000080; font-weight: bold;">signal</span> WEN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Write Enable</span>
&nbsp;
	<span style="color: #000080; font-weight: bold;">component</span> dpmem
	    <span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000066;">(</span>ADD_WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span><span style="color: #000066;">;</span>
	   			 WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
    	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    reset <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	  	w_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span>  <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    r_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span>  <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_in <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_out <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">out</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    WR  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    RE  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">component</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- FIFO_v4</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
memcore<span style="color: #000066;">:</span> dpmem 
<span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>WIDTH <span style="color: #000066;">=&gt;</span> <span style="color: #ff0000;">8</span>,
				ADD_WIDTH <span style="color: #000066;">=&gt;</span><span style="color: #ff0000;">8</span><span style="color: #000066;">)</span>
	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">=&gt;</span> clk,
			 reset <span style="color: #000066;">=&gt;</span> reset,
			 w_add <span style="color: #000066;">=&gt;</span> w_add,
			 r_add <span style="color: #000066;">=&gt;</span> r_add,
			 Data_in <span style="color: #000066;">=&gt;</span> data_in_del,
			 data_out <span style="color: #000066;">=&gt;</span> data_out,
			 wr <span style="color: #000066;">=&gt;</span> wen_int,
			 re <span style="color: #000066;">=&gt;</span> ren_int<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
Sync_data<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>
	<span style="color: #000080; font-weight: bold;">begin</span> <span style="color: #008000; font-style: italic;">-- process Sync_data</span>
		<span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span>'<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
			data_in_del <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
			data_in_del <span style="color: #000066;">&lt;=</span> data_in<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- else statemnet was removed due to error (hdl </span>
<span style="color: #008000; font-style: italic;">-- </span>
		<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> Sync_data<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> <span style="color: #000066;">(</span>WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
Add_gen<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>    
<span style="color: #008000; font-style: italic;">-- The variables was replaced by add signals</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- process ADD_gen</span>
&nbsp;
       <span style="color: #008000; font-style: italic;">-- activities triggered by asynchronous reset (active low)</span>
       <span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
	   		W_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		R_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		D_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
       <span style="color: #008000; font-style: italic;">-- activities triggered by rising edge of clock</span>
       <span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		W_ADD <span style="color: #000066;">&lt;=</span> W_ADD + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			D_ADD <span style="color: #000066;">&lt;=</span> D_ADD +<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--        else</span>
<span style="color: #008000; font-style: italic;">--	   		W_ADD &lt;= W_ADD;</span>
<span style="color: #008000; font-style: italic;">--			D_ADD &lt;= D_ADD;</span>
&nbsp;
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		R_ADD <span style="color: #000066;">&lt;=</span> R_ADD + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			D_ADD <span style="color: #000066;">&lt;=</span> D_ADD -<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--        else</span>
<span style="color: #008000; font-style: italic;">--	   		R_ADD &lt;= R_ADD;</span>
<span style="color: #008000; font-style: italic;">--			D_ADD &lt;= D_ADD;</span>
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
       <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
   <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> ADD_gen<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
	FULL      <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span> MAX_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	EMPTY     <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span>  MIN_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	HALF_FULL <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">&gt;</span>  HALF_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">end</span> FIFO_v4<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- synthesized using webfitter</span>
<span style="color: #008000; font-style: italic;">-- Input data is _NOT_ latched</span>
<span style="color: #008000; font-style: italic;">-- The same as fifo_v3 but without the use of the variables in add_gen process</span>
<span style="color: #008000; font-style: italic;">-- else case in add_gen "RE and WE" was removed</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">library</span> <span style="color: #0000ff;">ieee</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_1164</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--use ieee.numeric_std.all;</span>
<span style="color: #000080; font-weight: bold;">USE</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_signed</span>.<span style="color: #000080; font-weight: bold;">ALL</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">USE</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_arith</span>.<span style="color: #000080; font-weight: bold;">ALL</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-- purpose: FIFO Architecture</span>
<span style="color: #000080; font-weight: bold;">architecture</span> FIFO_v5 <span style="color: #000080; font-weight: bold;">of</span> FIFO <span style="color: #000080; font-weight: bold;">is</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- constant values</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MAX_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MIN_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">constant</span> HALF_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>' &amp; <span style="color: #000066;">(</span>MAX_ADDR<span style="color: #ff0000;">'range</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> R_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Read Address</span>
    <span style="color: #000080; font-weight: bold;">signal</span> W_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Write Address</span>
	<span style="color: #000080; font-weight: bold;">signal</span> D_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Diff Address</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> REN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Read Enable</span>
    <span style="color: #000080; font-weight: bold;">signal</span> WEN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Write Enable</span>
&nbsp;
	<span style="color: #000080; font-weight: bold;">component</span> dpmem
	    <span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000066;">(</span>ADD_WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span><span style="color: #000066;">;</span>
	   			 WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
    	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    reset <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	  	w_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    r_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_in <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_out <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">out</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    WR  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    RE  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">component</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- FIFO_v5</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------        </span>
&nbsp;
memcore<span style="color: #000066;">:</span> dpmem 
<span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>WIDTH <span style="color: #000066;">=&gt;</span> <span style="color: #ff0000;">8</span>,
				ADD_WIDTH <span style="color: #000066;">=&gt;</span><span style="color: #ff0000;">8</span><span style="color: #000066;">)</span>
	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">=&gt;</span> clk,
			 reset <span style="color: #000066;">=&gt;</span> reset,
			 w_add <span style="color: #000066;">=&gt;</span> w_add,
			 r_add <span style="color: #000066;">=&gt;</span> r_add,
			 Data_in <span style="color: #000066;">=&gt;</span> data_in,
			 data_out <span style="color: #000066;">=&gt;</span> data_out,
			 wr <span style="color: #000066;">=&gt;</span> wen_int,
			 re <span style="color: #000066;">=&gt;</span> ren_int<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> <span style="color: #000066;">(</span>WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
Add_gen<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>    
&nbsp;
   <span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- process ADD_gen</span>
&nbsp;
       <span style="color: #008000; font-style: italic;">-- activities triggered by asynchronous reset (active low)</span>
       <span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
	   		W_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		R_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		D_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
       <span style="color: #008000; font-style: italic;">-- activities triggered by rising edge of clock</span>
       <span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		W_ADD <span style="color: #000066;">&lt;=</span> W_ADD + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			D_ADD <span style="color: #000066;">&lt;=</span> D_ADD +<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--        else</span>
<span style="color: #008000; font-style: italic;">--	   		W_ADD &lt;= W_ADD;</span>
<span style="color: #008000; font-style: italic;">--			D_ADD &lt;= D_ADD;</span>
&nbsp;
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		R_ADD <span style="color: #000066;">&lt;=</span> R_ADD + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			D_ADD <span style="color: #000066;">&lt;=</span> D_ADD -<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--        else</span>
<span style="color: #008000; font-style: italic;">--	   		R_ADD &lt;= R_ADD;</span>
<span style="color: #008000; font-style: italic;">--			D_ADD &lt;= D_ADD;</span>
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
       <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">--	    R_ADD  &lt;= q2;</span>
<span style="color: #008000; font-style: italic;">--		W_ADD  &lt;= q1;</span>
<span style="color: #008000; font-style: italic;">--		D_ADD  &lt;= q3;</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> ADD_gen<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
	FULL      <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span> MAX_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	EMPTY     <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span>  MIN_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	HALF_FULL <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">&gt;</span>  HALF_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">end</span> FIFO_v5<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- Exactly teh same as FIFO_v5 but ieee.numeric_std.all is used</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">library</span> <span style="color: #0000ff;">ieee</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_1164</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">numeric_std</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--USE ieee.std_logic_signed.ALL;</span>
<span style="color: #008000; font-style: italic;">--USE ieee.std_logic_arith.ALL;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-- purpose: FIFO Architecture</span>
<span style="color: #000080; font-weight: bold;">architecture</span> FIFO_v6 <span style="color: #000080; font-weight: bold;">of</span> FIFO <span style="color: #000080; font-weight: bold;">is</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- constant values</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MAX_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MIN_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">constant</span> HALF_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>' &amp; <span style="color: #000066;">(</span>MAX_ADDR<span style="color: #ff0000;">'range</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> R_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Read Address</span>
    <span style="color: #000080; font-weight: bold;">signal</span> W_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Write Address</span>
	<span style="color: #000080; font-weight: bold;">signal</span> D_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Diff Address</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> REN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Read Enable</span>
    <span style="color: #000080; font-weight: bold;">signal</span> WEN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Write Enable</span>
&nbsp;
	<span style="color: #000080; font-weight: bold;">component</span> dpmem
	    <span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000066;">(</span>ADD_WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span><span style="color: #000066;">;</span>
	   			 WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
    	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    reset <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	  	w_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    r_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_in <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_out <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">out</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    WR  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    RE  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">component</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- FIFO_v6</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------        </span>
&nbsp;
memcore<span style="color: #000066;">:</span> dpmem 
<span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>WIDTH <span style="color: #000066;">=&gt;</span> <span style="color: #ff0000;">8</span>,
				ADD_WIDTH <span style="color: #000066;">=&gt;</span><span style="color: #ff0000;">8</span><span style="color: #000066;">)</span>
	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">=&gt;</span> clk,
			 reset <span style="color: #000066;">=&gt;</span> reset,
			 w_add <span style="color: #000066;">=&gt;</span> w_add,
			 r_add <span style="color: #000066;">=&gt;</span> r_add,
			 Data_in <span style="color: #000066;">=&gt;</span> data_in,
			 data_out <span style="color: #000066;">=&gt;</span> data_out,
			 wr <span style="color: #000066;">=&gt;</span> wen_int,
			 re <span style="color: #000066;">=&gt;</span> ren_int<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> <span style="color: #000066;">(</span>WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">when</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
Add_gen<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>    
&nbsp;
   <span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- process ADD_gen</span>
&nbsp;
       <span style="color: #008000; font-style: italic;">-- activities triggered by asynchronous reset (active low)</span>
       <span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
	   		W_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		R_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		D_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
       <span style="color: #008000; font-style: italic;">-- activities triggered by rising edge of clock</span>
       <span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> FULL <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		W_ADD <span style="color: #000066;">&lt;=</span> W_ADD + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			D_ADD <span style="color: #000066;">&lt;=</span> D_ADD +<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--        else</span>
<span style="color: #008000; font-style: italic;">--	   		W_ADD &lt;= W_ADD;</span>
<span style="color: #008000; font-style: italic;">--			D_ADD &lt;= D_ADD;</span>
&nbsp;
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> <span style="color: #000066;">(</span> EMPTY <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">then</span>
	   		R_ADD <span style="color: #000066;">&lt;=</span> R_ADD + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
			D_ADD <span style="color: #000066;">&lt;=</span> D_ADD -<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">--        else</span>
<span style="color: #008000; font-style: italic;">--	   		R_ADD &lt;= R_ADD;</span>
<span style="color: #008000; font-style: italic;">--			D_ADD &lt;= D_ADD;</span>
	    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
       <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">--	    R_ADD  &lt;= q2;</span>
<span style="color: #008000; font-style: italic;">--		W_ADD  &lt;= q1;</span>
<span style="color: #008000; font-style: italic;">--		D_ADD  &lt;= q3;</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> ADD_gen<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
	FULL      <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span> MAX_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	EMPTY     <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span>  MIN_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
	HALF_FULL <span style="color: #000066;">&lt;=</span>  '<span style="color: #ff0000;">1</span><span style="color: #ff0000;">'when</span> <span style="color: #000066;">(</span>D_ADD<span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">&gt;</span>  HALF_ADDR<span style="color: #000066;">)</span> <span style="color: #000080; font-weight: bold;">else</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">end</span> FIFO_v6<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- 1- Synchronous FIFO</span>
<span style="color: #008000; font-style: italic;">-- 2- Read &amp; write are synchronized to the same clock</span>
<span style="color: #008000; font-style: italic;">-- 3- Input data should be stable one clock after Wr</span>
<span style="color: #008000; font-style: italic;">-- 4- </span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">library</span> <span style="color: #0000ff;">ieee</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.<span style="color: #0000ff;">std_logic_1164</span>.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #0000ff;">ieee</span>.std_logic_unsigned.<span style="color: #000080; font-weight: bold;">all</span><span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-- purpose: FIFO Architecture</span>
<span style="color: #000080; font-weight: bold;">architecture</span> FIFO_v7 <span style="color: #000080; font-weight: bold;">of</span> FIFO <span style="color: #000080; font-weight: bold;">is</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-- constant values</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MAX_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">constant</span> MIN_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
        <span style="color: #000080; font-weight: bold;">constant</span> HALF_ADDR<span style="color: #000066;">:</span><span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span> <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>' &amp; <span style="color: #000066;">(</span>MAX_ADDR<span style="color: #ff0000;">'range</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
<span style="color: #008000; font-style: italic;">-- Internal signals</span>
    <span style="color: #000080; font-weight: bold;">signal</span> R_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Read Address</span>
    <span style="color: #000080; font-weight: bold;">signal</span> W_ADD   <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>  <span style="color: #008000; font-style: italic;">-- Write Address</span>
&nbsp;
    <span style="color: #000080; font-weight: bold;">signal</span> REN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Read Enable</span>
    <span style="color: #000080; font-weight: bold;">signal</span> WEN_INT <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>  		<span style="color: #008000; font-style: italic;">-- Internal Write Enable</span>
&nbsp;
<span style="color: #008000; font-style: italic;">--	signal int_full : std_logic;</span>
<span style="color: #008000; font-style: italic;">--	signal int_empty : std_logic;</span>
&nbsp;
	<span style="color: #000080; font-weight: bold;">signal</span> datainREG <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>	<span style="color: #008000; font-style: italic;">-- Data in regiester</span>
	<span style="color: #000080; font-weight: bold;">signal</span> dataoutREG <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>	<span style="color: #008000; font-style: italic;">-- Data out regiester</span>
&nbsp;
&nbsp;
	<span style="color: #000080; font-weight: bold;">component</span> dpmem
	    <span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000066;">(</span>ADD_WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">4</span><span style="color: #000066;">;</span>
	   			 WIDTH <span style="color: #000066;">:</span> <span style="color: #0000ff;">integer</span> <span style="color: #000066;">:=</span> <span style="color: #ff0000;">8</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
    	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    reset <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	  	w_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    r_add <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_in <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    data_out <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">out</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>WIDTH - <span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span> <span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	    WR  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	    RE  <span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">in</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">component</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- FIFO_v7</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------        </span>
&nbsp;
memcore<span style="color: #000066;">:</span> dpmem 
<span style="color: #000080; font-weight: bold;">generic</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>WIDTH <span style="color: #000066;">=&gt;</span> <span style="color: #ff0000;">8</span>,
				ADD_WIDTH <span style="color: #000066;">=&gt;</span><span style="color: #ff0000;">4</span><span style="color: #000066;">)</span>
	<span style="color: #000080; font-weight: bold;">port</span> <span style="color: #000080; font-weight: bold;">map</span> <span style="color: #000066;">(</span>clk <span style="color: #000066;">=&gt;</span> clk,
			 reset <span style="color: #000066;">=&gt;</span> reset,
			 w_add <span style="color: #000066;">=&gt;</span> w_add,
			 r_add <span style="color: #000066;">=&gt;</span> r_add,
			 Data_in <span style="color: #000066;">=&gt;</span> datainREG,
			 data_out <span style="color: #000066;">=&gt;</span> dataoutREG,
			 wr <span style="color: #000066;">=&gt;</span> wen_int,
			 re <span style="color: #000066;">=&gt;</span> re<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
Add_gen<span style="color: #000066;">:</span> <span style="color: #000080; font-weight: bold;">process</span><span style="color: #000066;">(</span>clk,reset<span style="color: #000066;">)</span>    
&nbsp;
	<span style="color: #000080; font-weight: bold;">variable</span> full_var <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">variable</span> empty_var <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">variable</span> half_full_var <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic</span><span style="color: #000066;">;</span>
&nbsp;
	<span style="color: #000080; font-weight: bold;">variable</span> W_ADD_old <span style="color: #000066;">:</span>  <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
	<span style="color: #000080; font-weight: bold;">variable</span> D_ADD <span style="color: #000066;">:</span> <span style="color: #0000ff;">std_logic_vector</span><span style="color: #000066;">(</span>add_width -<span style="color: #ff0000;">1</span> <span style="color: #000080; font-weight: bold;">downto</span> <span style="color: #ff0000;">0</span><span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
   <span style="color: #000080; font-weight: bold;">begin</span>  <span style="color: #008000; font-style: italic;">-- process ADD_gen</span>
&nbsp;
       <span style="color: #008000; font-style: italic;">-- activities triggered by asynchronous reset (active low)</span>
       <span style="color: #000080; font-weight: bold;">if</span> reset <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
	   		W_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		R_ADD <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span>'<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	   		D_ADD <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
			W_ADD_old <span style="color: #000066;">:=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
			full_var <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
			empty_var <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">;</span>
			half_full_var <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
			FULL <span style="color: #000066;">&lt;=</span> full_var<span style="color: #000066;">;</span>
			EMPTY <span style="color: #000066;">&lt;=</span> empty_var<span style="color: #000066;">;</span>
			HALF_FULL <span style="color: #000066;">&lt;=</span> half_full_var<span style="color: #000066;">;</span>	
&nbsp;
			ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
			wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
			datainreg <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
			data_out <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
&nbsp;
       <span style="color: #008000; font-style: italic;">-- activities triggered by rising edge of clock</span>
       <span style="color: #000080; font-weight: bold;">elsif</span> clk<span style="color: #ff0000;">'event</span> <span style="color: #000080; font-weight: bold;">and</span> clk <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>'  <span style="color: #000080; font-weight: bold;">then</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">if</span> ren_int <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> wen_int <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">and</span> empty_var <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">then</span>
			  data_out <span style="color: #000066;">&lt;=</span> data_in<span style="color: #000066;">;</span>
&nbsp;
		<span style="color: #000080; font-weight: bold;">else</span> 
&nbsp;
			datainREG <span style="color: #000066;">&lt;=</span> data_in<span style="color: #000066;">;</span>
&nbsp;
		    <span style="color: #000080; font-weight: bold;">if</span> ren_int <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">then</span>
&nbsp;
	 	    	data_out <span style="color: #000066;">&lt;=</span> dataoutREG<span style="color: #000066;">;</span>
			<span style="color: #000080; font-weight: bold;">else</span>
				data_out <span style="color: #000066;">&lt;=</span> <span style="color: #000066;">(</span><span style="color: #000080; font-weight: bold;">others</span> <span style="color: #000066;">=&gt;</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
	 		<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;
			W_ADD <span style="color: #000066;">&lt;=</span> W_ADD_old<span style="color: #000066;">;</span>
&nbsp;
			<span style="color: #000080; font-weight: bold;">if</span> WE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">then</span>
				<span style="color: #000080; font-weight: bold;">if</span>  FULL_var <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
			   		W_ADD_old <span style="color: #000066;">:=</span> W_ADD_old + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
					D_ADD <span style="color: #000066;">:=</span> D_ADD +<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
					wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">;</span>
&nbsp;
				<span style="color: #000080; font-weight: bold;">else</span>
					wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
				<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
			<span style="color: #000080; font-weight: bold;">else</span>
				wen_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
		    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
			<span style="color: #000080; font-weight: bold;">if</span> RE <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">then</span> 
				<span style="color: #000080; font-weight: bold;">if</span>  EMPTY_var <span style="color: #000066;">=</span> '<span style="color: #ff0000;">0</span>' <span style="color: #000080; font-weight: bold;">then</span>
			   		R_ADD <span style="color: #000066;">&lt;=</span> R_ADD + <span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
					D_ADD <span style="color: #000066;">:=</span> D_ADD -<span style="color: #ff0000;">1</span><span style="color: #000066;">;</span>
					ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">;</span>
				<span style="color: #000080; font-weight: bold;">else</span>
					ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
				<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
			<span style="color: #000080; font-weight: bold;">else</span>
				ren_int <span style="color: #000066;">&lt;=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
		    <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
&nbsp;
			full_var <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
			empty_var <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
			half_full_var <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">0</span>'<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
			<span style="color: #000080; font-weight: bold;">if</span> D_ADD <span style="color: #000066;">=</span> MAX_ADDR <span style="color: #000080; font-weight: bold;">then</span>
				full_var <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">;</span>
&nbsp;
			<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
			<span style="color: #000080; font-weight: bold;">if</span> D_ADD <span style="color: #000066;">=</span> MIN_ADDR <span style="color: #000080; font-weight: bold;">then</span>
				empty_var <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">;</span>
&nbsp;
			<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
			<span style="color: #000080; font-weight: bold;">if</span> D_ADD<span style="color: #000066;">(</span>ADD_WIDTH -<span style="color: #ff0000;">1</span><span style="color: #000066;">)</span> <span style="color: #000066;">=</span> '<span style="color: #ff0000;">1</span>' <span style="color: #000080; font-weight: bold;">then</span>
				half_full_var <span style="color: #000066;">:=</span> '<span style="color: #ff0000;">1</span>'<span style="color: #000066;">;</span>
&nbsp;
			<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
			FULL <span style="color: #000066;">&lt;=</span> full_var<span style="color: #000066;">;</span>
			EMPTY <span style="color: #000066;">&lt;=</span> empty_var<span style="color: #000066;">;</span>
			HALF_FULL <span style="color: #000066;">&lt;=</span> half_full_var<span style="color: #000066;">;</span>	
&nbsp;
&nbsp;
		<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
	  <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">if</span><span style="color: #000066;">;</span>
&nbsp;
   <span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">process</span> ADD_gen<span style="color: #000066;">;</span>
&nbsp;
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">end</span> FIFO_v7<span style="color: #000066;">;</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
<span style="color: #008000; font-style: italic;">-------------------------------------------------------------------------------</span>
&nbsp;
&nbsp;
<span style="color: #000080; font-weight: bold;">configuration</span> fifo_conf <span style="color: #000080; font-weight: bold;">of</span> fifo <span style="color: #000080; font-weight: bold;">is</span>
	<span style="color: #000080; font-weight: bold;">for</span> fifo_v1
		<span style="color: #000080; font-weight: bold;">for</span> memcore<span style="color: #000066;">:</span>dpmem
  			<span style="color: #000080; font-weight: bold;">use</span> <span style="color: #000080; font-weight: bold;">entity</span> <span style="color: #0000ff;">work</span>.dpmem<span style="color: #000066;">(</span>dpmem_v3<span style="color: #000066;">)</span><span style="color: #000066;">;</span>
		<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">for</span><span style="color: #000066;">;</span>
	<span style="color: #000080; font-weight: bold;">end</span> <span style="color: #000080; font-weight: bold;">for</span><span style="color: #000066;">;</span>
&nbsp;
<span style="color: #000080; font-weight: bold;">end</span> fifo_conf<span style="color: #000066;">;</span>
&nbsp;
&nbsp;
&nbsp;</pre>    </div>
<p>
<span class="diff"><a href="http://opencores.org/websvn,diff?repname=memory_cores&path=%2Fmemory_cores%2Ftrunk%2FFIFO%2Ffifo.vhdl&rev=0">Compare with Previous</a></span> |
<span class="blame"><a href="http://opencores.org/websvn,blame?repname=memory_cores&path=%2Fmemory_cores%2Ftrunk%2FFIFO%2Ffifo.vhdl&rev=0">Blame</a></span> |
<span class="log"><a href="http://opencores.org/websvn,log?repname=memory_cores&path=%2Fmemory_cores%2Ftrunk%2FFIFO%2Ffifo.vhdl&rev=0&isdir=0">View&nbsp;Log</a></span>
</p>
</div>
<div id="websvnfooter">
    <p style="padding:0; margin:0"><small>powered by: <a href="http://www.websvn.info/">WebSVN 2.1.0</a></small></p>
</div>
        </div>
	<div style="clear:both;margin-left:200px;">
            <!-- 728x90 -->
            <script type="text/javascript">
            GA_googleFillSlot("728x90");
            </script><script src="./OpenCores_files/ads(3)"></script>
	</div>
    </div>
    <div class="bot">
	© copyright 1999-2015
OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.
    </div>
</div>

<!-- Google search -->
<script type="text/javascript" src="./OpenCores_files/jsapi"></script>
<script type="text/javascript">google.load("elements", "1", {packages: "transliteration"});</script><script src="./OpenCores_files/saved_resource(1)" type="text/javascript"></script><link href="./OpenCores_files/transliteration.css" type="text/css" rel="stylesheet"><script src="./OpenCores_files/transliteration.I.js" type="text/javascript"></script>
<script type="text/javascript" src="./OpenCores_files/t13n"></script>
<script type="text/javascript" src="./OpenCores_files/brand"></script>
<!-- /Google search -->


<iframe id="google_osd_static_frame_2013007225468" name="google_osd_static_frame" style="display: none; width: 0px; height: 0px;"></iframe></body></html>