$date
	Thu Nov 20 17:55:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module memory_tb $end
$var wire 16 ! readData [15:0] $end
$var reg 8 " address [7:0] $end
$var reg 1 # clock $end
$var reg 1 $ enable $end
$var reg 16 % writeData [15:0] $end
$var reg 1 & writeEnable $end
$scope module myMemory $end
$var wire 8 ' address [7:0] $end
$var wire 1 # clock $end
$var wire 1 $ enable $end
$var wire 16 ( writeData [15:0] $end
$var wire 1 & writeEnable $end
$var wire 16 ) readData [15:0] $end
$scope task display_memory_content $end
$var integer 32 * f [31:0] $end
$var integer 32 + j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000000 +
b10000000000000000000000000000011 *
b101001000000101 )
bx (
b0 '
0&
bx %
1$
1#
b0 "
b101001000000101 !
$end
#5
0#
#10
1#
#15
b101010000000011 !
b101010000000011 )
b1 "
b1 '
0#
#20
1#
#25
b11001010000 !
b11001010000 )
b10 "
b10 '
0#
#30
1#
#35
b111000000111000 !
b111000000111000 )
b11 "
b11 '
0#
#40
1#
#45
b110100000100000 !
b110100000100000 )
b100 "
b100 '
0#
#50
1#
#55
bx !
bx )
b1111101000101101 %
b1111101000101101 (
b1111 "
b1111 '
1&
0#
#60
b1111101000101101 !
b1111101000101101 )
1#
#65
0&
0#
#70
1#
#75
0#
#80
1#
#85
bx !
bx )
b100000000 +
b10001000110001 %
b10001000110001 (
b1100 "
b1100 '
1&
0#
#90
b10001000110001 !
b10001000110001 )
1#
#95
b100000000 +
0&
0#
#100
1#
#105
0#
#110
1#
#115
bx !
bx )
b100000000 +
b1001100110011001 %
b1001100110011001 (
b10100 "
b10100 '
1&
0#
#120
b1001100110011001 !
b1001100110011001 )
1#
#125
b100000000 +
0&
0#
#130
1#
#135
0#
#140
1#
#145
0#
#146
