{"config":{"indexing":"full","lang":["en"],"min_search_length":3,"prebuild_index":false,"separator":"[\\s\\-]+"},"docs":[{"location":"","text":"PCB Design for a Noise-Shaping SAR Theory TODO: insert simulations here Architecture Technology","title":"Home"},{"location":"#pcb-design-for-a-noise-shaping-sar","text":"","title":"PCB Design for a Noise-Shaping SAR"},{"location":"#theory","text":"TODO: insert simulations here","title":"Theory"},{"location":"#architecture","text":"","title":"Architecture"},{"location":"#technology","text":"","title":"Technology"},{"location":"hdl/","text":"Digital Logic ADCs need digital logic. This means a register interface for CSRs (control and status registers) and a main state machine to control the conversion. It therefore means closing timing and rigorous verification. RTL Verification Noise-Shaping SAR ADC \u2013 Verification Regression Test Plan 1. Smoke / Sanity Tests (Per-Commit) smoke_reset Assert reset during idle and mid-conversion Verify registers return to defaults Ensure no X/Z propagation smoke_reg_access Write/read all control registers Check illegal accesses Boundary value testing smoke_clock_div Sweep clock divider Verify timing scales correctly 2. Functional Correctness Tests ramp_monotonicity Slow ramp input No missing codes Monotonic output Correct SAR latency dc_levels Multiple DC inputs Check gain and offset error step_response Large step input Verify settling and transient response 3. Spectral / Performance Tests snr_nominal Full-scale sine input Measure SNR and ENOB Assert SNR > spec thd_nominal Near full-scale sine Measure THD and SFDR Assert harmonics < spec osr_sweep Sweep OSR Verify 2nd-order noise shaping slope (~15 dB/octave) dem_on_off_compare Compare spectra with DEM on vs off Verify harmonic reduction 4. Mode Coverage Tests incremental_vs_continuous Compare both operating modes Validate behavior vs theory filter_coeff_sweep Sweep 2nd-order filter coefficients Check stability and overflow 5. Boundary & Stress Tests analog_digital_boundary_stress Inject jitter / metastability modeling Verify no lockup or corruption spi_mid_conversion Modify registers mid-conversion Verify graceful handling warmup_behavior Ensure warmup samples are discarded properly 6. Randomized Tests random_reg_sequence Randomized mode and OSR switching Constrained random register access random_input_waveform Random sine amplitude/frequency/phase Verify stability 7. Long-Run Stability long_run_stability Extended simulation duration Verify no drift or state corruption Regression Tiers Per-Commit (Fast): - smoke_reset - smoke_reg_access - ramp_monotonicity - dc_levels Nightly: - snr_nominal - thd_nominal - osr_sweep - dem_on_off_compare - filter_coeff_sweep Weekly / Extended: - analog_digital_boundary_stress - random_reg_sequence - long_run_stability FPGA Implementation Timing FPGA Resources","title":"HDL"},{"location":"hdl/#digital-logic","text":"ADCs need digital logic. This means a register interface for CSRs (control and status registers) and a main state machine to control the conversion. It therefore means closing timing and rigorous verification.","title":"Digital Logic"},{"location":"hdl/#rtl","text":"","title":"RTL"},{"location":"hdl/#verification","text":"","title":"Verification"},{"location":"hdl/#noise-shaping-sar-adc-verification-regression-test-plan","text":"","title":"Noise-Shaping SAR ADC \u2013 Verification Regression Test Plan"},{"location":"hdl/#1-smoke-sanity-tests-per-commit","text":"smoke_reset Assert reset during idle and mid-conversion Verify registers return to defaults Ensure no X/Z propagation smoke_reg_access Write/read all control registers Check illegal accesses Boundary value testing smoke_clock_div Sweep clock divider Verify timing scales correctly","title":"1. Smoke / Sanity Tests (Per-Commit)"},{"location":"hdl/#2-functional-correctness-tests","text":"ramp_monotonicity Slow ramp input No missing codes Monotonic output Correct SAR latency dc_levels Multiple DC inputs Check gain and offset error step_response Large step input Verify settling and transient response","title":"2. Functional Correctness Tests"},{"location":"hdl/#3-spectral-performance-tests","text":"snr_nominal Full-scale sine input Measure SNR and ENOB Assert SNR > spec thd_nominal Near full-scale sine Measure THD and SFDR Assert harmonics < spec osr_sweep Sweep OSR Verify 2nd-order noise shaping slope (~15 dB/octave) dem_on_off_compare Compare spectra with DEM on vs off Verify harmonic reduction","title":"3. Spectral / Performance Tests"},{"location":"hdl/#4-mode-coverage-tests","text":"incremental_vs_continuous Compare both operating modes Validate behavior vs theory filter_coeff_sweep Sweep 2nd-order filter coefficients Check stability and overflow","title":"4. Mode Coverage Tests"},{"location":"hdl/#5-boundary-stress-tests","text":"analog_digital_boundary_stress Inject jitter / metastability modeling Verify no lockup or corruption spi_mid_conversion Modify registers mid-conversion Verify graceful handling warmup_behavior Ensure warmup samples are discarded properly","title":"5. Boundary &amp; Stress Tests"},{"location":"hdl/#6-randomized-tests","text":"random_reg_sequence Randomized mode and OSR switching Constrained random register access random_input_waveform Random sine amplitude/frequency/phase Verify stability","title":"6. Randomized Tests"},{"location":"hdl/#7-long-run-stability","text":"long_run_stability Extended simulation duration Verify no drift or state corruption","title":"7. Long-Run Stability"},{"location":"hdl/#regression-tiers","text":"Per-Commit (Fast): - smoke_reset - smoke_reg_access - ramp_monotonicity - dc_levels Nightly: - snr_nominal - thd_nominal - osr_sweep - dem_on_off_compare - filter_coeff_sweep Weekly / Extended: - analog_digital_boundary_stress - random_reg_sequence - long_run_stability","title":"Regression Tiers"},{"location":"hdl/#fpga-implementation","text":"","title":"FPGA Implementation"},{"location":"hdl/#timing","text":"","title":"Timing"},{"location":"hdl/#fpga-resources","text":"","title":"FPGA Resources"},{"location":"ndocs/","text":"NaturalDocs Placeholder","title":"Code"},{"location":"ndocs/#naturaldocs","text":"Placeholder","title":"NaturalDocs"},{"location":"pcb/","text":"Mixed-Signal PCB Design This was the part of the project where I designed the analog part of the ADC, ran SPICE simulations to validate the HDL model, and designed it using KiCAD. Analog Design SHA CDAC Double-Tail Comparator PCB Design","title":"PCB"},{"location":"pcb/#mixed-signal-pcb-design","text":"This was the part of the project where I designed the analog part of the ADC, ran SPICE simulations to validate the HDL model, and designed it using KiCAD.","title":"Mixed-Signal PCB Design"},{"location":"pcb/#analog-design","text":"","title":"Analog Design"},{"location":"pcb/#sha","text":"","title":"SHA"},{"location":"pcb/#cdac","text":"","title":"CDAC"},{"location":"pcb/#double-tail-comparator","text":"","title":"Double-Tail Comparator"},{"location":"pcb/#pcb-design","text":"","title":"PCB Design"},{"location":"theory/","text":"Noise-Shaping ADCs Motivation Controls Additional Issues Results","title":"ADC Theory"},{"location":"theory/#noise-shaping-adcs","text":"","title":"Noise-Shaping ADCs"},{"location":"theory/#motivation","text":"","title":"Motivation"},{"location":"theory/#controls","text":"","title":"Controls"},{"location":"theory/#additional-issues","text":"","title":"Additional Issues"},{"location":"theory/#results","text":"","title":"Results"}]}