
---------- Begin Simulation Statistics ----------
final_tick                               552544419500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 324030                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698456                       # Number of bytes of host memory used
host_op_rate                                   431692                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9599.16                       # Real time elapsed on the host
host_tick_rate                               57561717                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3110415428                       # Number of instructions simulated
sim_ops                                    4143886473                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.552544                       # Number of seconds simulated
sim_ticks                                552544419500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 167230138                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1814077366                       # number of cc regfile writes
system.cpu.committedInsts                  3110415428                       # Number of Instructions Simulated
system.cpu.committedOps                    4143886473                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.355287                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.355287                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39016                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22642                       # number of floating regfile writes
system.cpu.idleCycles                          149961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               311973                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 33384108                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.753876                       # Inst execution rate
system.cpu.iew.exec_refs                   1708381359                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   63642690                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2301278                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts            1647466674                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                403                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             66654663                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          4163634017                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts            1644738669                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            323338                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            4148366074                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    917                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6729                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 311813                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9755                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1809                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9920                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         302053                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                5125028235                       # num instructions consuming a value
system.cpu.iew.wb_count                    4147740226                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.724863                       # average fanout of values written-back
system.cpu.iew.wb_producers                3714941528                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.753309                       # insts written-back per cycle
system.cpu.iew.wb_sent                     4147746170                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               7790428418                       # number of integer regfile reads
system.cpu.int_regfile_writes              4347390735                       # number of integer regfile writes
system.cpu.ipc                               2.814629                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.814629                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            314072      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            2139659984     51.57%     51.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult            300000123      7.23%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3095      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2450      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 711      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1493      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4897      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4269      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2597      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                762      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              22      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1645040314     39.65%     98.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            63638375      1.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10137      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6091      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             4148689412                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45403                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               81233                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30659                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              79628                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  1312975476                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.316480                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               764498092     58.23%     58.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult              121318951      9.24%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     820      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2157      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   661      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     14      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1029      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    315      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    60      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   13      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 6      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                7      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     67.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              422021528     32.14%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5125296      0.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2559      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3968      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             5461305413                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        10716752854                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   4147709567                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        4183303729                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 4163633498                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                4148689412                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 519                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        19747537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1540908                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             63                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     42875262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1104938879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.754678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.103677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8301682      0.75%      0.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21970260      1.99%      2.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           128884598     11.66%     14.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           226747406     20.52%     34.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           419973935     38.01%     72.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           285554157     25.84%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            13506688      1.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 139      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1104938879                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.754168                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          18623726                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2259                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads           1647466674                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            66654663                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              7631916236                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                       1105088840                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5861                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                33468302                       # Number of BP lookups
system.cpu.branchPred.condPredicted          33433012                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            311228                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             30353450                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                30349272                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986236                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5555                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5598                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                749                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4849                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          850                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        19702956                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            310245                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1102464286                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.758749                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.051372                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       106486980      9.66%      9.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       170609842     15.48%     25.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       375889494     34.10%     59.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        31232233      2.83%     62.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        16821397      1.53%     63.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        13197741      1.20%     64.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        54589251      4.95%     69.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2107639      0.19%     69.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       331529709     30.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1102464286                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           3110415428                       # Number of instructions committed
system.cpu.commit.opsCommitted             4143886473                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                  1704713051                       # Number of memory references committed
system.cpu.commit.loads                    1641379956                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   33365471                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21772                       # Number of committed floating point instructions.
system.cpu.commit.integer                  4140571853                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2374                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       305621      0.01%      0.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   2138853843     51.61%     51.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult    300000083      7.24%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2882      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          956      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2416      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2804      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2296      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead   1641374979     39.61%     98.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     63327869      1.53%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4977      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5226      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   4143886473                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     331529709                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data   1670560014                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1670560014                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   1670560014                       # number of overall hits
system.cpu.dcache.overall_hits::total      1670560014                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16811                       # number of overall misses
system.cpu.dcache.overall_misses::total         16811                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1008506454                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1008506454                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1008506454                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1008506454                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   1670576825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1670576825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   1670576825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1670576825                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59990.866338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59990.866338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59990.866338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59990.866338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       102214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1129                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.534987                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3670                       # number of writebacks
system.cpu.dcache.writebacks::total              3670                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12115                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12115                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4696                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    309818954                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    309818954                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    309818954                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    309818954                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65975.075383                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65975.075383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65975.075383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65975.075383                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3670                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data   1607227994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1607227994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    939315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    939315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data   1607243724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1607243724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59714.876033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59714.876033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    242052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    242052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66846.727423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66846.727423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63332020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63332020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69191454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69191454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     63333101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     63333101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64006.895467                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64006.895467                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1075                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1075                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67766954                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67766954                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63039.026977                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63039.026977                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.883842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1670564710                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4694                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          355893.632297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.883842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          917                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3341158344                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3341158344                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                103367241                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             167279938                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 696196810                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             137783077                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 311813                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             30341456                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1692                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             4168252742                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 99464                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                  1644725856                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    63642697                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1280                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           259                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             396988                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     3140060006                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    33468302                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           30355576                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1104221005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  626854                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  713                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6641                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 761955635                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2105                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1104938879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.782731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.752921                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                234026978     21.18%     21.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 81021979      7.33%     28.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 24920555      2.26%     30.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                201955703     18.28%     49.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                105926530      9.59%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 93933328      8.50%     67.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                117945487     10.67%     77.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                119756401     10.84%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                125451918     11.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1104938879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.030286                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.841455                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    761951998                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        761951998                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    761951998                       # number of overall hits
system.cpu.icache.overall_hits::total       761951998                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3636                       # number of overall misses
system.cpu.icache.overall_misses::total          3636                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    218975499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    218975499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    218975499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    218975499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    761955634                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    761955634                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    761955634                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    761955634                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60224.284653                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60224.284653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60224.284653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60224.284653                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          725                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   120.833333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2189                       # number of writebacks
system.cpu.icache.writebacks::total              2189                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          935                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          935                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          935                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          935                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2701                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2701                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2701                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2701                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    172594499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    172594499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    172594499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    172594499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63900.221770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63900.221770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63900.221770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63900.221770                       # average overall mshr miss latency
system.cpu.icache.replacements                   2189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    761951998                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       761951998                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3636                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    218975499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    218975499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    761955634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    761955634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60224.284653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60224.284653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          935                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          935                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2701                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2701                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    172594499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    172594499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63900.221770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63900.221770                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.966290                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           761954699                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2701                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          282100.962236                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.966290                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1523913969                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1523913969                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   761956458                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1162                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    37480806                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 6086718                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1809                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3321568                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1089                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 552544419500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 311813                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                180249878                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                11992066                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7309                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 754402943                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             157974870                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             4165171579                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1536211                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4495                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                4521376                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               63061256                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  51073                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        31219605                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          6181120408                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  9777266919                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               7828459393                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77153                       # Number of floating rename lookups
system.cpu.rename.committedMaps            6157908951                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 23211448                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     383                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 346                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 486031106                       # count of insts added to the skid buffer
system.cpu.rob.reads                       4934520626                       # The number of ROB reads
system.cpu.rob.writes                      8329653744                       # The number of ROB writes
system.cpu.thread_0.numInsts               3110415428                       # Number of Instructions committed
system.cpu.thread_0.numOps                 4143886473                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.104186321750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          352                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          352                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              161126                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5468                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7392                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5858                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7392                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5858                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5858                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.409091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.937615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.872049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            334     94.89%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      3.98%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           352                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.514205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.482700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              275     78.12%     78.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      3.12%     81.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38     10.80%     92.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      5.68%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.70%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           352                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  473088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               374912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  552544414000                       # Total gap between requests
system.mem_ctrls.avgGap                   41701465.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       164096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       296512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       372032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 296982.458258272207                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 536630.159559506690                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 673306.953921738081                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2698                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4694                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5858                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     89087750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    158985750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 9396326097500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33019.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33869.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1604016063.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       172672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       300416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        473088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       172672                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       172672                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        63936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        63936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2698                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4694                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7392                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          999                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           999                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       312503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       543696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           856199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       312503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       312503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       115712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          115712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       115712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       312503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       543696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          971911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7197                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5813                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          485                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               113129750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35985000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          248073500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15719.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34469.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5299                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4067                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   228.463482                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.069974                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   245.109262                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1391     38.19%     38.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1148     31.52%     69.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          442     12.14%     81.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          223      6.12%     87.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          126      3.46%     91.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           53      1.46%     92.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           54      1.48%     94.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           41      1.13%     95.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          164      4.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                460608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             372032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.833613                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.673307                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14087220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7487535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27017760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      15169320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 43617312960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8165630190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 205300737120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  257147442105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.387819                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 533660627500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  18450640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    433152000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11930940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6333855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24368820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15174540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 43617312960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8166506850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 205299998880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  257141626845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.377294                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 533658683250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  18450640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    435096250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          999                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4860                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1074                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1074                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2701                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3620                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13060                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13060                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20648                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       312768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       312768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       535296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       535296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  848064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7397                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000811                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028471                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7391     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7397                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 552544419500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            39046000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14356250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24977500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
