.. 
   Input file: README.md

Register map
^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |                      Name                       |Offset|Width|                        Description                        |
    +=================================================+======+=====+===========================================================+
    |:ref:`SLOT_CFG_0<udma_i2s__SLOT_CFG_0>`          |     0|   32|Configuration for slot 0                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_1<udma_i2s__SLOT_CFG_1>`          |     4|   32|Configuration for slot 1                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_2<udma_i2s__SLOT_CFG_2>`          |     8|   32|Configuration for slot 2                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_3<udma_i2s__SLOT_CFG_3>`          |    12|   32|Configuration for slot 3                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_4<udma_i2s__SLOT_CFG_4>`          |    16|   32|Configuration for slot 4                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_5<udma_i2s__SLOT_CFG_5>`          |    20|   32|Configuration for slot 5                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_6<udma_i2s__SLOT_CFG_6>`          |    24|   32|Configuration for slot 6                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_7<udma_i2s__SLOT_CFG_7>`          |    28|   32|Configuration for slot 7                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_8<udma_i2s__SLOT_CFG_8>`          |    32|   32|Configuration for slot 8                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_9<udma_i2s__SLOT_CFG_9>`          |    36|   32|Configuration for slot 9                                   |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_10<udma_i2s__SLOT_CFG_10>`        |    40|   32|Configuration for slot 10                                  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_11<udma_i2s__SLOT_CFG_11>`        |    44|   32|Configuration for slot 11                                  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_12<udma_i2s__SLOT_CFG_12>`        |    48|   32|Configuration for slot 12                                  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_13<udma_i2s__SLOT_CFG_13>`        |    52|   32|Configuration for slot 13                                  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_14<udma_i2s__SLOT_CFG_14>`        |    56|   32|Configuration for slot 14                                  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_CFG_15<udma_i2s__SLOT_CFG_15>`        |    60|   32|Configuration for slot 15                                  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WORD_SIZE_0_1<udma_i2s__WORD_SIZE_0_1>`    |    64|   32|Defines word size for RX and TX channels for slot 0 and 1  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WORD_SIZE_2_3<udma_i2s__WORD_SIZE_2_3>`    |    68|   32|Defines word size for RX and TX channels for slot 2 and 3  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WORD_SIZE_4_5<udma_i2s__WORD_SIZE_4_5>`    |    72|   32|Defines word size for RX and TX channels for slot 4 and 5  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WORD_SIZE_6_7<udma_i2s__WORD_SIZE_6_7>`    |    76|   32|Defines word size for RX and TX channels for slot 6 and 7  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WORD_SIZE_8_9<udma_i2s__WORD_SIZE_8_9>`    |    80|   32|Defines word size for RX and TX channels for slot 8 and 9  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WORD_SIZE_10_11<udma_i2s__WORD_SIZE_10_11>`|    84|   32|Defines word size for RX and TX channels for slot 10 and 11|
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WORD_SIZE_12_13<udma_i2s__WORD_SIZE_12_13>`|    88|   32|Defines word size for RX and TX channels for slot 12 and 13|
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WORD_SIZE_14_15<udma_i2s__WORD_SIZE_14_15>`|    92|   32|Defines word size for RX and TX channels for slot 14 and 15|
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLOT_EN<udma_i2s__SLOT_EN>`                |    96|   32|Slot Enable                                                |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLKCFG_SETUP<udma_i2s__CLKCFG_SETUP>`      |   100|   32|Clock configuration for both master, slave and PDM         |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`GLB_SETUP<udma_i2s__GLB_SETUP>`            |   104|   32|Configuration of the global parameters                     |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLK_FAST<udma_i2s__CLK_FAST>`              |   108|   32|Configuration to use reference fast clock                  |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`ERR_STATUS<udma_i2s__ERR_STATUS>`          |   112|   32|Error status for all slots 0-15 RX slots 16-31 TX slots    |
    +-------------------------------------------------+------+-----+-----------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_0:

SLOT_CFG_0
""""""""""

Configuration for slot 0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_1:

SLOT_CFG_1
""""""""""

Configuration for slot 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_2:

SLOT_CFG_2
""""""""""

Configuration for slot 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_3:

SLOT_CFG_3
""""""""""

Configuration for slot 3

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_4:

SLOT_CFG_4
""""""""""

Configuration for slot 4

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_5:

SLOT_CFG_5
""""""""""

Configuration for slot 5

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_6:

SLOT_CFG_6
""""""""""

Configuration for slot 6

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_7:

SLOT_CFG_7
""""""""""

Configuration for slot 7

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_8:

SLOT_CFG_8
""""""""""

Configuration for slot 8

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_9:

SLOT_CFG_9
""""""""""

Configuration for slot 9

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_10:

SLOT_CFG_10
"""""""""""

Configuration for slot 10

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_11:

SLOT_CFG_11
"""""""""""

Configuration for slot 11

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_12:

SLOT_CFG_12
"""""""""""

Configuration for slot 12

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_13:

SLOT_CFG_13
"""""""""""

Configuration for slot 13

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_14:

SLOT_CFG_14
"""""""""""

Configuration for slot 14

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__SLOT_CFG_15:

SLOT_CFG_15
"""""""""""

Configuration for slot 15

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                               Description                               |
    +=====+===+=============+=====+=========================================================================+
    |7:0  |r/w|id_rx        |0x7f |udma Stream ID for RX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |8    |R/W|RX_EN        |0x0  |Enable RX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |9    |R/W|RX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |10   |R/W|RX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right ; b1: left          |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |13:12|R/W|RX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |14   |R/W|RX_SIGN      |0x0  |Enables sign extension on RX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |23:16|R/W|TX_ID        |0x7F |UDMA stream ID for TX channel                                            |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |24   |R/W|TX_EN        |0x0  |Enable TX for the slot                                                   |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |25   |R/W|TX_MSB_FIRST |0x0  |Configuration of the MSB or LSB first: b0: LSB; b1: MSB                  |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |26   |R/W|TX_LEFT_ALIGN|0x0  |Justification to the left or to the right: b0: right; b1: left           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |29:28|R/W|TX_DSIZE     |0x0  |UDMA transfer size: b00: 1 byte; b01: 2 bytes; b10: 3 bytes; b11: 4 bytes|
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |30   |R/W|TX_SIGN      |0x0  |Enables sign extension on TX data                                        |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+
    |31   |R/W|BYP          |0x0  |Enables input-to-output bypass                                           |
    +-----+---+-------------+-----+-------------------------------------------------------------------------+

.. _udma_i2s__WORD_SIZE_0_1:

WORD_SIZE_0_1
"""""""""""""

Defines word size for RX and TX channels for slot 0 and 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-----------------------------------+
    |Bit #|R/W|     Name     |Reset|            Description            |
    +=====+===+==============+=====+===================================+
    |4:0  |R/W|WORD_SIZE_RX_0|0x0  |Word size for RX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |12:8 |R/W|WORD_SIZE_TX_0|0x0  |Word size for TX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |20:16|R/W|WORD_SIZE_RX_1|0x0  |Word size for RX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+
    |28:24|R/W|WORD_SIZE_TX_1|0x0  |Word size for TX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+

.. _udma_i2s__WORD_SIZE_2_3:

WORD_SIZE_2_3
"""""""""""""

Defines word size for RX and TX channels for slot 2 and 3

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-----------------------------------+
    |Bit #|R/W|     Name     |Reset|            Description            |
    +=====+===+==============+=====+===================================+
    |4:0  |R/W|WORD_SIZE_RX_0|0x0  |Word size for RX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |12:8 |R/W|WORD_SIZE_TX_0|0x0  |Word size for TX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |20:16|R/W|WORD_SIZE_RX_1|0x0  |Word size for RX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+
    |28:24|R/W|WORD_SIZE_TX_1|0x0  |Word size for TX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+

.. _udma_i2s__WORD_SIZE_4_5:

WORD_SIZE_4_5
"""""""""""""

Defines word size for RX and TX channels for slot 4 and 5

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-----------------------------------+
    |Bit #|R/W|     Name     |Reset|            Description            |
    +=====+===+==============+=====+===================================+
    |4:0  |R/W|WORD_SIZE_RX_0|0x0  |Word size for RX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |12:8 |R/W|WORD_SIZE_TX_0|0x0  |Word size for TX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |20:16|R/W|WORD_SIZE_RX_1|0x0  |Word size for RX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+
    |28:24|R/W|WORD_SIZE_TX_1|0x0  |Word size for TX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+

.. _udma_i2s__WORD_SIZE_6_7:

WORD_SIZE_6_7
"""""""""""""

Defines word size for RX and TX channels for slot 6 and 7

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-----------------------------------+
    |Bit #|R/W|     Name     |Reset|            Description            |
    +=====+===+==============+=====+===================================+
    |4:0  |R/W|WORD_SIZE_RX_0|0x0  |Word size for RX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |12:8 |R/W|WORD_SIZE_TX_0|0x0  |Word size for TX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |20:16|R/W|WORD_SIZE_RX_1|0x0  |Word size for RX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+
    |28:24|R/W|WORD_SIZE_TX_1|0x0  |Word size for TX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+

.. _udma_i2s__WORD_SIZE_8_9:

WORD_SIZE_8_9
"""""""""""""

Defines word size for RX and TX channels for slot 8 and 9

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-----------------------------------+
    |Bit #|R/W|     Name     |Reset|            Description            |
    +=====+===+==============+=====+===================================+
    |4:0  |R/W|WORD_SIZE_RX_0|0x0  |Word size for RX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |12:8 |R/W|WORD_SIZE_TX_0|0x0  |Word size for TX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |20:16|R/W|WORD_SIZE_RX_1|0x0  |Word size for RX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+
    |28:24|R/W|WORD_SIZE_TX_1|0x0  |Word size for TX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+

.. _udma_i2s__WORD_SIZE_10_11:

WORD_SIZE_10_11
"""""""""""""""

Defines word size for RX and TX channels for slot 10 and 11

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-----------------------------------+
    |Bit #|R/W|     Name     |Reset|            Description            |
    +=====+===+==============+=====+===================================+
    |4:0  |R/W|WORD_SIZE_RX_0|0x0  |Word size for RX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |12:8 |R/W|WORD_SIZE_TX_0|0x0  |Word size for TX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |20:16|R/W|WORD_SIZE_RX_1|0x0  |Word size for RX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+
    |28:24|R/W|WORD_SIZE_TX_1|0x0  |Word size for TX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+

.. _udma_i2s__WORD_SIZE_12_13:

WORD_SIZE_12_13
"""""""""""""""

Defines word size for RX and TX channels for slot 12 and 13

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-----------------------------------+
    |Bit #|R/W|     Name     |Reset|            Description            |
    +=====+===+==============+=====+===================================+
    |4:0  |R/W|WORD_SIZE_RX_0|0x0  |Word size for RX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |12:8 |R/W|WORD_SIZE_TX_0|0x0  |Word size for TX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |20:16|R/W|WORD_SIZE_RX_1|0x0  |Word size for RX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+
    |28:24|R/W|WORD_SIZE_TX_1|0x0  |Word size for TX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+

.. _udma_i2s__WORD_SIZE_14_15:

WORD_SIZE_14_15
"""""""""""""""

Defines word size for RX and TX channels for slot 14 and 15

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-----------------------------------+
    |Bit #|R/W|     Name     |Reset|            Description            |
    +=====+===+==============+=====+===================================+
    |4:0  |R/W|WORD_SIZE_RX_0|0x0  |Word size for RX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |12:8 |R/W|WORD_SIZE_TX_0|0x0  |Word size for TX channel of slots 0|
    +-----+---+--------------+-----+-----------------------------------+
    |20:16|R/W|WORD_SIZE_RX_1|0x0  |Word size for RX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+
    |28:24|R/W|WORD_SIZE_TX_1|0x0  |Word size for TX channel of slots 1|
    +-----+---+--------------+-----+-----------------------------------+

.. _udma_i2s__SLOT_EN:

SLOT_EN
"""""""

Slot Enable

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+------------------+
    |Bit #|R/W|   Name   |Reset|   Description    |
    +=====+===+==========+=====+==================+
    |    0|R/W|SLOT_EN_0 |0x0  |Enable for slot 0 |
    +-----+---+----------+-----+------------------+
    |    1|R/W|SLOT_EN_1 |0x0  |Enable for slot 1 |
    +-----+---+----------+-----+------------------+
    |    2|R/W|SLOT_EN_2 |0x0  |Enable for slot 2 |
    +-----+---+----------+-----+------------------+
    |    3|R/W|SLOT_EN_3 |0x0  |Enable for slot 3 |
    +-----+---+----------+-----+------------------+
    |    4|R/W|SLOT_EN_4 |0x0  |Enable for slot 4 |
    +-----+---+----------+-----+------------------+
    |    5|R/W|SLOT_EN_5 |0x0  |Enable for slot 5 |
    +-----+---+----------+-----+------------------+
    |    6|R/W|SLOT_EN_6 |0x0  |Enable for slot 6 |
    +-----+---+----------+-----+------------------+
    |    7|R/W|SLOT_EN_7 |0x0  |Enable for slot 7 |
    +-----+---+----------+-----+------------------+
    |    8|R/W|SLOT_EN_8 |0x0  |Enable for slot 8 |
    +-----+---+----------+-----+------------------+
    |    9|R/W|SLOT_EN_9 |0x0  |Enable for slot 9 |
    +-----+---+----------+-----+------------------+
    |   10|R/W|SLOT_EN_10|0x0  |Enable for slot 10|
    +-----+---+----------+-----+------------------+
    |   11|R/W|SLOT_EN_11|0x0  |Enable for slot 11|
    +-----+---+----------+-----+------------------+
    |   12|R/W|SLOT_EN_12|0x0  |Enable for slot 12|
    +-----+---+----------+-----+------------------+
    |   13|R/W|SLOT_EN_13|0x0  |Enable for slot 13|
    +-----+---+----------+-----+------------------+
    |   14|R/W|SLOT_EN_14|0x0  |Enable for slot 14|
    +-----+---+----------+-----+------------------+
    |   15|R/W|SLOT_EN_15|0x0  |Enable for slot 15|
    +-----+---+----------+-----+------------------+

.. _udma_i2s__CLKCFG_SETUP:

CLKCFG_SETUP
""""""""""""

Clock configuration for both master, slave and PDM

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |Reset|                                                   Description                                                    |
    +=====+===+===========+=====+==================================================================================================================+
    |15:0 |R/W|CLK_DIV    |0x0  |Clock divider                                                                                                     |
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+
    |16   |R/W|CLK_EN     |0x0  |Enables clock generator                                                                                           |
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+
    |17   |R/W|CLK_SRC    |0x0  |Clock internal or external: b0: internal; b1: external                                                            |
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+
    |18   |R/W|CLK_EXT_SRC|0x0  |Clock external source: b0: pad; b1: internally routed (from SAI0)                                                 |
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+
    |19   |R/W|CLK_EDGE   |0x0  |Clock polarity: b0: rising edge; b1: falling edge                                                                 |
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+
    |20   |R/W|WS_SRC     |0x0  |WS internal or external: b0: internal; b1: external                                                               |
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+
    |21   |R/W|WS_EXT_SRC |0x0  |WS external source: b0: pad; b1: internally routed (from SAI0)                                                    |
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+
    |22   |R/W|WS_EDGE    |0x0  |WS polarity: b0: rising edge; b1: falling edge                                                                    |
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+
    |24:23|R/W|WS_TYPE    |0x0  |WS type (duration): b00: pulse (first bit of first slot); b01: first slot; b10: half frame (N/2 slots); b11: pulse|
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------------+

.. _udma_i2s__GLB_SETUP:

GLB_SETUP
"""""""""

Configuration of the global parameters

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                                                Description                                                 |
    +=====+===+==============+=====+============================================================================================================+
    |    0|R/W|GLOBAL_EN     |0x0  |Enables the I2S interface                                                                                   |
    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+
    |4:1  |R/W|FRAME_LENGTH  |0x0  |Sets how many slots for each frame (1-16)                                                                   |
    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+
    |9:5  |R/W|SLOT_WIDTH    |0x0  |Sets the slot width in bits (1-32)                                                                          |
    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+
    |12:10|R/W|WS_DELAY      |0x0  |Sets the distance in I2S cycles from the WS rising edge to the first bit of the frame                       |
    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+
    |13   |R/W|FULL_DUPLEX_EN|0x0  |Enables full duplex mode (SDI and SDO)                                                                      |
    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+
    |14   |R/W|PDM_EN        |0x0  |Switch to PDM mode on SDI (bit0) and SDO (bit1) (2 PDM lanes, 2 slave channels or 1 master channel per lane)|
    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+
    |16:15|R/W|PDM_POL       |0x0  |Set lane polarity (0: slave, 1: master) for SDI (bit0) and SDO (bit1)                                       |
    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+
    |18:17|R/W|PDM_DIFF      |0x0  |In master mode only: set differential mode on pairs, bit0: (SDI,WS), bit1: (SDO,SCK)                        |
    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+
    |21:19|R/W|BLOCK_COMMIT  |0x0  |Used for synchronization of the 3 instantiated I2S                                                          |
    +-----+---+--------------+-----+------------------------------------------------------------------------------------------------------------+

.. _udma_i2s__CLK_FAST:

CLK_FAST
""""""""

Configuration to use reference fast clock

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------+
    |Bit #|R/W| Name  |Reset|            Description            |
    +=====+===+=======+=====+===================================+
    |    0|R/W|FAST_EN|0x0  |Enables to use reference fast clock|
    +-----+---+-------+-----+-----------------------------------+

.. _udma_i2s__ERR_STATUS:

ERR_STATUS
""""""""""

Error status for all slots 0-15 RX slots 16-31 TX slots

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+---------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |Reset|                                Description                                |
    +=====+===+===========+=====+===========================================================================+
    |15:0 |R/W|RX_ERR_FLAG|0x0  |Error status flag for RX slots: bit *i*\ =1 signals an error on RX slot *i*|
    +-----+---+-----------+-----+---------------------------------------------------------------------------+
    |31:16|R/W|TX_ERR_FLAG|0x0  |Error status flag for TX slots: bit *i*\ =1 signals an error on TX slot *i*|
    +-----+---+-----------+-----+---------------------------------------------------------------------------+
