<!doctype html>
<html>
<head>
<title>DX8SLbPLLCR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DX8SLbPLLCR0 (DDR_PHY) Register</p><h1>DX8SLbPLLCR0 (DDR_PHY) Register</h1>
<h2>DX8SLbPLLCR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DX8SLbPLLCR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x00000017C4</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0817C4 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">wo<span class="tooltiptext">Write-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DAXT8 0-8 PLL Control Register 0</td></tr>
</table>
<p></p>
<h2>DX8SLbPLLCR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>PLLRST</td><td class="center">30</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>PLL Rest: Resets the PLLs by driving the PLL reset pin. This bit is not self-<br/>clearing and a 1b0 must be written to de-assert the reset.</td></tr>
<tr valign=top><td>PLLPD</td><td class="center">29</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>PLL Power Down: Puts the PLLs in power down mode by driving the PLL<br/>power down pin. This bit is not self-clearing and a 1b0 must be written to<br/>de-assert the power-down.</td></tr>
<tr valign=top><td>RSTOPM</td><td class="center">28</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>Reference Stop Mode. Connects to pin REF_STOP_MODE. Valid values<br/>are:<br/>1b0 = Default, normal mode<br/>1b1 = Reference stop mode is enabled</td></tr>
<tr valign=top><td>FRQSEL</td><td class="center">27:24</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>PLL Frequency Select: Selects the operating range of the PLL.<br/>Valid values for PHYs that support up 2400 Mbps are:<br/>4b0000:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz<br/>4b0001:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz<br/>4b0010:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz<br/>4b0011:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz<br/>4b0100:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz<br/>4b0101:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz<br/>4b0110:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz<br/>4b0111:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz<br/>4b1000 - 4b1111:RESERVED</td></tr>
<tr valign=top><td>RLOCKM</td><td class="center">23</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>Relock Mode: Enables, if set, rapid relocking mode. Connects to pin<br/>RELOCK_MODE on the PLL.</td></tr>
<tr valign=top><td>CPPC</td><td class="center">22:17</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>Charge Pump Proportional Current Control. Connects to pin<br/>CPPROP_CNTRL on the PLL.<br/>Valid values for PHYs that support up 2400 Mbps are:<br/>6b000111:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz<br/>6b001000:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz<br/>6b001001:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz<br/>6b001010:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz<br/>6b000110:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz<br/>6b001000:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz<br/>6b001001:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz<br/>6b001010:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz<br/>All other settings: RESERVED</td></tr>
<tr valign=top><td>CPIC</td><td class="center">16:13</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>Charge Pump Integrating Current Control. Connects to pin CP_INT_CTRL<br/>on the PLL.<br/>Valid values for PHYs that support up 2400 Mbps are:<br/>4b0000:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 600MHz<br/>4b0001:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 332MHz<br/>4b0010:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz<br/>4b0011:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz<br/>4b0100 - 4b1111:RESERVED</td></tr>
<tr valign=top><td>GSHIFT</td><td class="center">12</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0</td><td>Gear Shift: Enables, if set, rapid locking mode. Connects to pin<br/>GEAR_SHIFT on the PLL.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">11:9</td><td class="tooltip grayback">wo<span class="tooltiptext">Write-only</span></td><td class="hex grayback">0</td><td class=grayback>Reserved. Return zeroes on reads</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>