
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.21

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.19    0.19    0.19    0.39 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net11 (net)
                  0.19    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.23    0.22    0.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.62 ^ wr_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.62   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: mem[13][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[13][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[13][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.08    0.35    0.35 ^ mem[13][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         mem[13][2] (net)
                  0.08    0.00    0.35 ^ _659_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    0.50 ^ _659_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _046_ (net)
                  0.06    0.00    0.50 ^ mem[13][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[13][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: dout[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.19    0.19    0.19    0.39 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net11 (net)
                  0.19    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.23    0.22    0.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.62 ^ dout[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.46   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.20    0.41    0.71    0.71 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[3] (net)
                  0.41    0.00    0.71 ^ _405_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.33    1.04 v _405_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.11    0.00    1.04 v _407_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.23    1.27 v _407_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _155_ (net)
                  0.10    0.00    1.27 v _408_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.32    0.22    1.49 ^ _408_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _156_ (net)
                  0.32    0.00    1.49 ^ _409_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.24    1.73 ^ _409_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _157_ (net)
                  0.19    0.00    1.73 ^ _410_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.14    0.17    0.14    1.87 v _410_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net22 (net)
                  0.17    0.00    1.87 v output21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    2.59 v output21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    2.59 v full (out)
                                  2.59   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: dout[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.19    0.19    0.19    0.39 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net11 (net)
                  0.19    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.23    0.23    0.22    0.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    0.62 ^ dout[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.46   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.20    0.41    0.71    0.71 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[3] (net)
                  0.41    0.00    0.71 ^ _405_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.33    1.04 v _405_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.11    0.00    1.04 v _407_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.23    1.27 v _407_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _155_ (net)
                  0.10    0.00    1.27 v _408_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.32    0.22    1.49 ^ _408_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _156_ (net)
                  0.32    0.00    1.49 ^ _409_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.19    0.24    1.73 ^ _409_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _157_ (net)
                  0.19    0.00    1.73 ^ _410_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.14    0.17    0.14    1.87 v _410_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net22 (net)
                  0.17    0.00    1.87 v output21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    2.59 v output21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    2.59 v full (out)
                                  2.59   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.0706779956817627

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7395

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.24169889092445374

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8965

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    0.56 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    0.70 v _416_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    0.98 v _792_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.24    1.21 v _436_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    1.38 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.23    1.61 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.30    1.91 v _460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.22    2.13 ^ _589_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.11    2.24 v _601_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.19    2.42 ^ _604_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.00    2.42 ^ dout[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           2.42   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ dout[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.17    9.83   library setup time
           9.83   data required time
---------------------------------------------------------
           9.83   data required time
          -2.42   data arrival time
---------------------------------------------------------
           7.41   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[13][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[13][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[13][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.35    0.35 ^ mem[13][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.50 ^ _659_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.50 ^ mem[13][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[13][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5934

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.2066

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
277.882317

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.61e-02   7.43e-03   8.68e-08   3.35e-02  41.4%
Combinational          3.03e-02   1.71e-02   1.10e-07   4.74e-02  58.6%
Clock                  0.00e+00   0.00e+00   3.58e-07   3.58e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.63e-02   2.45e-02   5.55e-07   8.09e-02 100.0%
                          69.7%      30.3%       0.0%
