# RCC clock configuration and PLL settings

**Source**: Page 9, Chunk 90  
**Category**: RCC clock configuration and PLL settings  
**Chunk Index**: 90

---

8.7.10 RCC domain 3 clock configuration register (RCC_D3CFGR) . . . . . . . 396
8.7.11 RCC PLL clock source selection register (RCC_PLLCKSELR) . . . . . . 397
8.7.12 RCC PLL configuration register (RCC_PLLCFGR) . . . . . . . . . . . . . . . 399

---

**AI Reasoning**: The content chunk is focused on the configuration of RCC clock domains and PLL settings, which are technical specifications related to the clock management in the microcontroller. Grouping these under 'specifications' makes them easily accessible for users looking for detailed technical configurations.
