// Seed: 3929092057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 : 1] id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output logic id_2
);
  assign id_2 = -1;
  assign {(id_0), -1, id_0, -1, -1, -1, id_0, id_0, ~id_0} = id_0;
  logic id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  generate
    always @(*) begin : LABEL_0
      $signed(61);
      ;
      id_2 <= -1;
    end
  endgenerate
endmodule
