
---------- Begin Simulation Statistics ----------
final_tick                                 1221700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189569                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                   341102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.17                       # Real time elapsed on the host
host_tick_rate                               92790728                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2495887                       # Number of instructions simulated
sim_ops                                       4491013                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001222                       # Number of seconds simulated
sim_ticks                                  1221700000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               505165                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24373                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            530894                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             270862                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          505165                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           234303                       # Number of indirect misses.
system.cpu.branchPred.lookups                  571286                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18405                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12192                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2858435                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2188794                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24489                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     425852                       # Number of branches committed
system.cpu.commit.bw_lim_events                754689                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          897520                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2495887                       # Number of instructions committed
system.cpu.commit.committedOps                4491013                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2645105                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.697858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.738201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1180669     44.64%     44.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       219520      8.30%     52.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       217944      8.24%     61.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       272283     10.29%     71.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       754689     28.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2645105                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     125919                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16455                       # Number of function calls committed.
system.cpu.commit.int_insts                   4394524                       # Number of committed integer instructions.
system.cpu.commit.loads                        605823                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24617      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3482532     77.54%     78.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3552      0.08%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37654      0.84%     79.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4941      0.11%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.14%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           19556      0.44%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           20446      0.46%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          25091      0.56%     80.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.03%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          580297     12.92%     93.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         243460      5.42%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        25526      0.57%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        14507      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4491013                       # Class of committed instruction
system.cpu.commit.refs                         863790                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2495887                       # Number of Instructions Simulated
system.cpu.committedOps                       4491013                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.223714                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.223714                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8044                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33751                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48773                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4515                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1028756                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5606360                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   359025                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1386923                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24562                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90586                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      690720                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2038                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      277701                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.fetch.Branches                      571286                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    299158                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2474012                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4679                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3271188                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           776                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49124                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.187046                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             390353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             289267                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.071028                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2889852                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.036306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.925915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1292239     44.72%     44.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89142      3.08%     47.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    72960      2.52%     50.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    92483      3.20%     53.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1343028     46.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2889852                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    210159                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   113356                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    261227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    261227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    261226800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    261226800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    261226800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    261226800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9006000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9005200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       791600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       791600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       791200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       791200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      7982800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      8372800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      7888000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      8307600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     98244000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     98305600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     98165600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     98204000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2014008800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28897                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   456832                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.647367                       # Inst execution rate
system.cpu.iew.exec_refs                       969278                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     277687                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691953                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                722190                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                959                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               585                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               287981                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5388495                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                691591                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34639                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5031471                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3327                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9294                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24562                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15596                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            53819                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116365                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30013                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20856                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8041                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6868211                       # num instructions consuming a value
system.cpu.iew.wb_count                       5009305                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571881                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3927796                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.640109                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5016300                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7745173                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4237254                       # number of integer regfile writes
system.cpu.ipc                               0.817185                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.817185                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             31088      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3918406     77.35%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3591      0.07%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41437      0.82%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6610      0.13%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1304      0.03%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7040      0.14%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                23602      0.47%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22482      0.44%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25797      0.51%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2457      0.05%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               669908     13.22%     93.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              264372      5.22%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           32126      0.63%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15894      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5066114                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  144527                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              290503                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       140809                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             190065                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4890499                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12750065                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4868496                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6095988                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5387344                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5066114                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1151                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          897471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18492                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            391                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1329841                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2889852                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.753070                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1182699     40.93%     40.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              203448      7.04%     47.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              366032     12.67%     60.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              420090     14.54%     75.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              717583     24.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2889852                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.658709                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      299294                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             15012                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8018                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               722190                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              287981                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1925673                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3054251                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  838829                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5905576                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  49161                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   410337                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16462                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4247                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14386768                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5531125                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7315402                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1417603                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74968                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24562                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                178164                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1409800                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            248765                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8694818                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20357                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                897                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    212682                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            952                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7278949                       # The number of ROB reads
system.cpu.rob.rob_writes                    11022716                       # The number of ROB writes
system.cpu.timesIdled                            1647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38474                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              443                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          727                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            727                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8150                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1371                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12245                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       957760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       957760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  957760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13616                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11433381                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29551619                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17745                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4153                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24030                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1011                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2132                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2132                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17745                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8507                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49841                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58348                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       186816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1264576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1451392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10600                       # Total snoops (count)
system.l2bus.snoopTraffic                       86528                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30474                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014996                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121810                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30018     98.50%     98.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      455      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30474                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20347197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19042717                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3507597                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1221700000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       295522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           295522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       295522                       # number of overall hits
system.cpu.icache.overall_hits::total          295522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3635                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3635                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3635                       # number of overall misses
system.cpu.icache.overall_misses::total          3635                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179956800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179956800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179956800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179956800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       299157                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       299157                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       299157                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       299157                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012151                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49506.685007                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49506.685007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49506.685007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49506.685007                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          713                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          713                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145396000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145396000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145396000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145396000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009767                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009767                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009767                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009767                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49759.069131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49759.069131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49759.069131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49759.069131                       # average overall mshr miss latency
system.cpu.icache.replacements                   2666                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       295522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          295522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3635                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3635                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179956800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179956800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       299157                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       299157                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49506.685007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49506.685007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          713                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          713                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145396000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145396000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009767                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009767                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49759.069131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49759.069131                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.735756                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              269014                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.905476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.735756                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991155                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991155                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            601236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           601236                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       858943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           858943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       858943                       # number of overall hits
system.cpu.dcache.overall_hits::total          858943                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34783                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34783                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34783                       # number of overall misses
system.cpu.dcache.overall_misses::total         34783                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1681067999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1681067999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1681067999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1681067999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       893726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       893726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       893726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       893726                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038919                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038919                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038919                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038919                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48330.161257                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48330.161257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48330.161257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48330.161257                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               789                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.472750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1740                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2804                       # number of writebacks
system.cpu.dcache.writebacks::total              2804                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22141                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22141                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12642                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16955                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577667599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577667599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577667599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248836585                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826504184                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014145                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018971                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45694.320440                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45694.320440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45694.320440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57694.547879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48746.929165                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15931                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       603138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          603138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1573965600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1573965600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       635751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       635751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48261.907828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48261.907828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473803600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473803600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45072.640791                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45072.640791                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       255805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         255805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107102399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107102399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       257975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       257975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49355.944240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49355.944240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103863999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103863999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48762.440845                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48762.440845                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4313                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4313                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248836585                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248836585                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57694.547879                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57694.547879                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.689922                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              636074                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15931                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.926809                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.418690                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.271232                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731854                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          723                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1804407                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1804407                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             947                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5002                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          882                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6831                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            947                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5002                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          882                       # number of overall hits
system.l2cache.overall_hits::total               6831                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1972                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7640                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3431                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13043                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1972                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7640                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3431                       # number of overall misses
system.l2cache.overall_misses::total            13043                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133903600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    520196400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239068406                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893168406                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133903600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    520196400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239068406                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893168406                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2919                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12642                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4313                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19874                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2919                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12642                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4313                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19874                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.675574                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604335                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.795502                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656285                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.675574                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604335                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.795502                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656285                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67902.434077                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68088.534031                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69678.929175                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68478.755348                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67902.434077                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68088.534031                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69678.929175                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68478.755348                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1349                       # number of writebacks
system.l2cache.writebacks::total                 1349                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1972                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7629                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3414                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13015                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1972                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7629                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3414                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          601                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13616                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118127600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458854400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211079630                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    788061630                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118127600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458854400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211079630                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35258611                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    823320241                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.675574                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603465                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.791560                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654876                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.675574                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603465                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.791560                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685116                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59902.434077                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60146.074191                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61827.659637                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60550.259700                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59902.434077                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60146.074191                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61827.659637                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58666.574043                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60467.115232                       # average overall mshr miss latency
system.l2cache.replacements                      9586                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2804                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2804                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2804                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2804                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          356                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          356                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          601                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          601                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35258611                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35258611                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58666.574043                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58666.574043                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          758                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              758                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1374                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1374                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     95018400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     95018400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2132                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2132                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.644465                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.644465                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69154.585153                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69154.585153                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1371                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1371                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83979600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83979600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.643058                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.643058                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61254.266958                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61254.266958                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          947                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4244                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          882                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6073                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1972                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6266                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3431                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11669                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133903600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425178000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239068406                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798150006                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2919                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10510                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4313                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17742                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.675574                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596194                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.795502                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657705                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67902.434077                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67854.771784                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69678.929175                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68399.177822                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1972                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6258                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3414                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11644                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118127600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374874800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211079630                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704082030                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.675574                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595433                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.791560                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656296                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59902.434077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59903.291787                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61827.659637                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60467.367743                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3750.786752                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26189                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9586                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.732005                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.811635                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   363.957258                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2308.561447                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.831371                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   148.625039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003860                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.088857                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.563614                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223103                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036285                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.915719                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1154                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2684                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281738                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718262                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321370                       # Number of tag accesses
system.l2cache.tags.data_accesses              321370                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1221700000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              871424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1972                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7629                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3414                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          601                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13616                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1349                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          103305230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          399652943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    178845871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31483998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              713288041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     103305230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         103305230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        70668740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              70668740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        70668740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         103305230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         399652943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    178845871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31483998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             783956782                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1240239200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16077694                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                 28826954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                              117525412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2535101                       # Number of instructions simulated
sim_ops                                       4546929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000019                       # Number of seconds simulated
sim_ticks                                    18539200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1744                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                92                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1722                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1249                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1744                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1803                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      34                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     78823                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    41934                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                92                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1427                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3781                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2372                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                39214                       # Number of instructions committed
system.cpu.commit.committedOps                  55916                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        44076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.268627                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.029188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         6439     14.61%     14.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        28151     63.87%     78.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4474     10.15%     88.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1231      2.79%     91.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3781      8.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        44076                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     55642                       # Number of committed integer instructions.
system.cpu.commit.loads                          2726                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           88      0.16%      0.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            50443     90.21%     90.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1023      1.83%     92.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.09%     92.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.04%     92.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     92.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.06%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.05%     92.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     92.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.08%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.10%     92.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.05%     92.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     92.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     92.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.06%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     92.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2598      4.65%     97.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1267      2.27%     99.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      0.23%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             55916                       # Class of committed instruction
system.cpu.commit.refs                           4065                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       39214                       # Number of Instructions Simulated
system.cpu.committedOps                         55916                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.181925                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.181925                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           11                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           27                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 24740                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  59021                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     5055                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4505                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     92                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 10343                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2959                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1374                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1803                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3579                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         40446                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    29                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          41203                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.038901                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               4197                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1283                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.888992                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              44735                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.338974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.805404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    28035     62.67%     62.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      627      1.40%     64.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1679      3.75%     67.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1662      3.72%     71.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12732     28.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                44735                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1016                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      591                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3425600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3425600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3426000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3426000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3426000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3426000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       214400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       215200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        38400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       436800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       437200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       436400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       437600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       22914800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  107                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1509                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.236860                       # Inst execution rate
system.cpu.iew.exec_refs                         4327                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1374                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1831                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3063                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1396                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               58289                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2953                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               114                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 57326                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     92                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     9                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               33                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          337                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           58                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             24                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    133014                       # num instructions consuming a value
system.cpu.iew.wb_count                         57259                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.379404                       # average fanout of values written-back
system.cpu.iew.wb_producers                     50466                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.235415                       # insts written-back per cycle
system.cpu.iew.wb_sent                          57283                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   121522                       # number of integer regfile reads
system.cpu.int_regfile_writes                   54821                       # number of integer regfile writes
system.cpu.ipc                               0.846078                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.846078                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               153      0.27%      0.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 51389     89.47%     89.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1023      1.78%     91.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.09%     91.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  40      0.07%     91.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     91.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.06%     91.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     91.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     91.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     91.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     91.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     91.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   53      0.09%     91.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     91.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  102      0.18%     92.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     92.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  124      0.22%     92.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  39      0.07%     92.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     92.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     92.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 65      0.11%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     92.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2757      4.80%     97.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1311      2.28%     99.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             228      0.40%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             72      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  57439                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     759                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1530                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          723                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1360                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  56527                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             158169                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        56536                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             59301                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      58268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     57439                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                85                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         44735                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.283983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.876491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6594     14.74%     14.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23537     52.61%     67.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               11257     25.16%     92.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2000      4.47%     96.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1347      3.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           44735                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.239298                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3579                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 4                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3063                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1396                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    7332                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            46348                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    4264                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 95861                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  18897                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     8207                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                212958                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  58769                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               99298                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     11677                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     92                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 20111                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3438                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1398                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           123814                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            384                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     25301                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        98583                       # The number of ROB reads
system.cpu.rob.rob_writes                      117238                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            134                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           30                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            64                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                34                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      34    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  34                       # Request fanout histogram
system.membus.reqLayer2.occupancy               27200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              72400                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  67                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                87                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             67                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     201                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                34                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                101                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.049505                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.218002                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       96     95.05%     95.05% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      4.95%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  101                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                65194                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               37200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        18539200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3533                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3533                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3533                       # number of overall hits
system.cpu.icache.overall_hits::total            3533                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             46                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total            46                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1926400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1926400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1926400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1926400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012853                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012853                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012853                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012853                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41878.260870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41878.260870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41878.260870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41878.260870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1419200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1419200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1419200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1419200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008941                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008941                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008941                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008941                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        44350                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        44350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        44350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        44350                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3533                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3533                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1926400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1926400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012853                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012853                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41878.260870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41878.260870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1419200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1419200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008941                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008941                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        44350                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        44350                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1246                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.193548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              7189                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             7189                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4190                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4190                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4190                       # number of overall hits
system.cpu.dcache.overall_hits::total            4190                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           73                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           73                       # number of overall misses
system.cpu.dcache.overall_misses::total            73                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2554800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2554800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2554800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2554800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4263                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4263                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017124                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34997.260274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34997.260274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34997.260274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34997.260274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1106400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1106400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1106400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        28794                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1135194                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007741                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007741                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008445                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33527.272727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33527.272727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33527.272727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31533.166667                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           73                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            73                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2554800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2554800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024966                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024966                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34997.260274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34997.260274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1106400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1106400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33527.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33527.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        28794                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        28794                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16875                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            468.750000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   804.645918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   219.354082                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.785787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.214213                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          703                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8562                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8562                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  33                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 33                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                34                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               34                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1289600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       905600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2195200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1289600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       905600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2195200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              67                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             67                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.645161                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.424242                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.507463                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.645161                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.424242                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.507463                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64480                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64685.714286                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64564.705882                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64480                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64685.714286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64564.705882                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1129600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       793600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1923200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1129600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       793600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1923200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.645161                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.507463                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.645161                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.507463                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56480                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56685.714286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56564.705882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56480                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56685.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56564.705882                       # average overall mshr miss latency
system.l2cache.replacements                        34                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1289600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       905600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2195200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           67                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.645161                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.424242                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.507463                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64480                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64685.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64564.705882                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1129600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       793600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1923200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.645161                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.507463                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56480                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56685.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56564.705882                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     95                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   34                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.794118                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.124212                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1053.422435                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1860.273906                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1003.153620                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.025826                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009552                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257183                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454168                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244911                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034186                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1143                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2953                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2656                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279053                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720947                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1106                       # Number of tag accesses
system.l2cache.tags.data_accesses                1106                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     18539200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           69042893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           48330025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              117372918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      69042893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          69042893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3452145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3452145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3452145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          69042893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          48330025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             120825063                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1269000800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10433573                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                 18738559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.25                       # Real time elapsed on the host
host_tick_rate                              117174346                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2560263                       # Number of instructions simulated
sim_ops                                       4599296                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    28761600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9126                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               944                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8702                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3282                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9126                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5844                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9643                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     350                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          777                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     36014                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    23244                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               966                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5948                       # Number of branches committed
system.cpu.commit.bw_lim_events                  9230                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19092                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                25162                       # Number of instructions committed
system.cpu.commit.committedOps                  52367                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        43851                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.194203                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.650432                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26308     59.99%     59.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3472      7.92%     67.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2548      5.81%     73.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2293      5.23%     78.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9230     21.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        43851                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     51168                       # Number of committed integer instructions.
system.cpu.commit.loads                          7019                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            40243     76.85%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.03%     77.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.43%     77.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.27%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.43%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.21%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.40%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.59%     79.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.50%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.19%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6169     11.78%     92.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2647      5.05%     97.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.62%     98.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52367                       # Class of committed instruction
system.cpu.commit.refs                          10228                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       25162                       # Number of Instructions Simulated
system.cpu.committedOps                         52367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.857642                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.857642                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          103                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          197                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          360                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16678                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  78644                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11270                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19191                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    977                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1324                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8822                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            87                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3994                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        9643                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4341                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         35489                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   375                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          41318                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1954                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.134109                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3632                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.574627                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              49440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.721481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.924193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26522     53.64%     53.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1103      2.23%     55.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1096      2.22%     58.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1061      2.15%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19658     39.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                49440                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4000                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2390                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3321600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3321600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3321200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3321200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3321200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3321200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       135200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       135600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       136000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       136800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1319200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1326400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1325200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1327600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       26058400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1181                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6814                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.895152                       # Inst execution rate
system.cpu.iew.exec_refs                        12797                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3987                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9998                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9718                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                23                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4492                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               71448                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8810                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1418                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 64365                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    75                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    977                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   129                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              459                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2701                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1283                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1020                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            161                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     75738                       # num instructions consuming a value
system.cpu.iew.wb_count                         63694                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.613325                       # average fanout of values written-back
system.cpu.iew.wb_producers                     46452                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.885820                       # insts written-back per cycle
system.cpu.iew.wb_sent                          63957                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    90767                       # number of integer regfile reads
system.cpu.int_regfile_writes                   50686                       # number of integer regfile writes
system.cpu.ipc                               0.349939                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.349939                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               637      0.97%      0.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 49817     75.73%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.03%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   267      0.41%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 200      0.30%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.36%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  135      0.21%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  339      0.52%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  409      0.62%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 284      0.43%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                192      0.29%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8023     12.20%     92.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3506      5.33%     97.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1092      1.66%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            625      0.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  65780                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3572                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7174                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3432                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5094                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  61571                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             174177                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        60262                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             85457                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      71132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     65780                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 316                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               348                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         49440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.330502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.661872                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27344     55.31%     55.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3490      7.06%     62.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3907      7.90%     70.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4320      8.74%     79.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10379     20.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           49440                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.914831                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4366                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                87                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              118                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9718                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4492                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27516                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            71904                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12039                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 64146                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    317                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12158                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    262                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    51                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                192756                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  76233                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               90755                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19545                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1310                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    977                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2286                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26634                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5078                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           109861                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2435                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                144                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2459                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            157                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       106080                       # The number of ROB reads
system.cpu.rob.rob_writes                      148543                       # The number of ROB writes
system.cpu.timesIdled                             244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1495                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              346                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               14                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           385                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               399                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     399    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 399                       # Request fanout histogram
system.membus.reqLayer2.occupancy              350039                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             861061                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 730                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           113                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1044                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 17                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                17                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            731                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1363                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          879                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2242                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        24320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    53376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               410                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1158                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042314                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.201392                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1109     95.77%     95.77% # Request fanout histogram
system.l2bus.snoop_fanout::1                       49      4.23%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1158                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              351600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               684350                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              544800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28761600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3783                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3783                       # number of overall hits
system.cpu.icache.overall_hits::total            3783                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          558                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          558                       # number of overall misses
system.cpu.icache.overall_misses::total           558                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23137600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23137600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23137600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23137600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4341                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4341                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4341                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4341                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.128542                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.128542                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.128542                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.128542                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41465.232975                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41465.232975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41465.232975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41465.232975                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          454                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18301200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18301200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18301200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18301200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104584                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104584                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104584                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104584                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40311.013216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40311.013216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40311.013216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40311.013216                       # average overall mshr miss latency
system.cpu.icache.replacements                    454                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3783                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          558                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           558                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23137600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23137600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.128542                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.128542                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41465.232975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41465.232975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18301200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18301200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104584                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104584                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40311.013216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40311.013216                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               35985                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               710                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.683099                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9136                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11058                       # number of overall hits
system.cpu.dcache.overall_hits::total           11058                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            485                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          485                       # number of overall misses
system.cpu.dcache.overall_misses::total           485                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20103600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20103600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20103600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20103600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11543                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042017                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41450.721649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41450.721649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41450.721649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41450.721649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                29                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           87                       # number of writebacks
system.cpu.dcache.writebacks::total                87                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           51                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9988400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9988400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9988400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2745546                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12733946                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020965                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025383                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41274.380165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41274.380165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41274.380165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53834.235294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43460.566553                       # average overall mshr miss latency
system.cpu.dcache.replacements                    293                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19000400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19000400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40599.145299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40599.145299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8898800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8898800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39550.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39550.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           17                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           17                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1103200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1103200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64894.117647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64894.117647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           17                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1089600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1089600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64094.117647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64094.117647                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           51                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           51                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2745546                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2745546                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53834.235294                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53834.235294                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              238526                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.113136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   822.216692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   201.783308                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.802946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.197054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          553                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             23379                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            23379                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             220                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             116                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 348                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            220                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            116                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                348                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           235                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           126                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               400                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          235                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          126                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           39                       # number of overall misses
system.l2cache.overall_misses::total              400                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15904000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8711600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2616361                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27231961                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15904000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8711600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2616361                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27231961                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          455                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          242                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           51                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             748                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          455                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          242                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           51                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            748                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.516484                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.520661                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.764706                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.534759                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.516484                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.520661                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.764706                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.534759                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67676.595745                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69139.682540                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67086.179487                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68079.902500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67676.595745                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69139.682540                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67086.179487                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68079.902500                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          235                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          126                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          235                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          126                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14032000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7703600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2304361                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24039961                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14032000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7703600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2304361                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24039961                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.516484                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.520661                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.764706                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.534759                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.516484                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.520661                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.764706                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.534759                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59710.638298                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61139.682540                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59086.179487                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60099.902500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59710.638298                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61139.682540                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59086.179487                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60099.902500                       # average overall mshr miss latency
system.l2cache.replacements                       410                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           87                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           87                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           87                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           87                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           14                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             14                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1044000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1044000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           17                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.823529                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.823529                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 74571.428571                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74571.428571                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           14                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           14                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       932000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       932000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.823529                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66571.428571                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66571.428571                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          220                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          113                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          345                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          235                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          386                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15904000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7667600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2616361                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26187961                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          455                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          731                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.516484                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.497778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.764706                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.528044                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67676.595745                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68460.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67086.179487                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67844.458549                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          235                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          386                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14032000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6771600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2304361                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23107961                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.516484                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.497778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.764706                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.528044                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59710.638298                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60460.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59086.179487                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59865.183938                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14012                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4506                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.109632                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.354028                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1122.640566                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1823.677068                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   974.815850                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   132.512489                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010340                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274082                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445234                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.237992                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032352                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           49                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          971                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255859                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12362                       # Number of tag accesses
system.l2cache.tags.data_accesses               12362                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28761600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              234                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              126                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  399                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            26                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  26                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          520694259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          280373832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     86782377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              887850467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     520694259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         520694259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        57854918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              57854918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        57854918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         520694259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         280373832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     86782377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             945705385                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
