Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Wed May 31 08:29:08 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock  -name {clk_in_Inferred} -period {1000} -waveform { 0 500}  [get_ports {clk_in}]  -add
create_clock  -name {s0/clk_out/Q[0]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {s0/clk_out.Q}]  -add


IO Constraint :
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT              | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dis_seg[0]        | output        | B15     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| dis_seg[1]        | output        | A15     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| dis_seg[2]        | output        | B16     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| dis_seg[3]        | output        | E18     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| dis_seg[4]        | output        | D17     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| dis_seg[5]        | output        | D18     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| dis_seg[6]        | output        | E17     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| dis_shu[0]        | output        | G13     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| dis_shu[1]        | output        | H14     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| dis_shu[2]        | output        | H13     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| clk_in            | input         | B5      | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| en_score          | input         | U11     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_column[0]     | input         | R14     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_column[1]     | input         | P13     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_column[2]     | input         | P14     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_column[3]     | input         | T13     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_row[0]        | input         | R13     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_row[1]        | input         | P12     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_row[2]        | input         | P11     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| key_row[3]        | input         | T11     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| rst_n             | input         | U16     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | clk_in_ibuf         | clkbufg_0         | ntclkbufg_0     | 71         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| s0/N0_0      | s0/N0_0             | 71         
| s1/N318      | s1/N318             | 3          
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------+
| Net_Name     | CE_Source_Inst     | Fanout     
+-------------------------------------------------+
| s1/N322      | s1/N322            | 3          
| s1/N318      | s1/N318            | 2          
| s1/N459      | s1/N459_4          | 4          
| s1/N638      | s1/N638_7_4        | 4          
| s1/N409      | s1/N409_4          | 4          
| s1/N366      | s1/N366_7_4        | 4          
+-------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------+
| Net_Name             | Driver                 | Fanout     
+-------------------------------------------------------------+
| ntclkbufg_0          | clkbufg_0              | 71         
| s0/N34               | s0/N34_24              | 24         
| s1/key_yellow        | s1/key_yellow          | 18         
| nt_score[0]          | s1/red_score[0]        | 16         
| nt_score[8]          | s1/yellow_score[0]     | 15         
| nt_score[9]          | s1/yellow_score[1]     | 15         
| nt_score[1]          | s1/red_score[1]        | 14         
| s2/dis_sel [6]       | s2/dis_lin[1]          | 13         
| s2/dis_sel [0]       | s2/dis_lin[3]          | 12         
| s1/key_2_edge        | s1/key_2_edge          | 12         
| nt_score[10]         | s1/yellow_score[2]     | 12         
| nt_score[3]          | s1/red_score[3]        | 12         
| s1/key_1_edge        | s1/key_1_edge          | 12         
| s1/key_3_edge        | s1/key_3_edge          | 11         
| nt_en_score          | en_score_ibuf          | 11         
| nt_score[2]          | s1/red_score[2]        | 11         
| nt_score[11]         | s1/yellow_score[3]     | 11         
| nt_rst_n             | rst_n_ibuf             | 10         
| s2/dis_sel [7]       | s2/dis_lin[2]          | 9          
| s1/key_red           | s1/key_red             | 8          
| s2/dis_sel [1]       | s2/dis_sel[1]          | 8          
| s2/dis_tmp [1]       | s2/N27_16[1]           | 7          
| s2/dis_tmp [2]       | s2/N27_16[2]           | 7          
| s2/dis_tmp [0]       | s2/N27_16[0]           | 7          
| s2/dis_tmp [3]       | s2/N27_16[3]           | 7          
| nt_clk_out           | s0/clk_out             | 7          
| s1/N246              | s1/N246                | 6          
| nt_score[4]          | s1/red_score[4]        | 6          
| s1/N432              | s1/N1139_0             | 6          
| s1/N241              | s1/N241                | 6          
| nt_score[12]         | s1/yellow_score[4]     | 6          
| s1/N1158             | s1/N399_1              | 6          
| nt_score[13]         | s1/yellow_score[5]     | 5          
| s1/N386              | s1/N386_1              | 5          
| nt_score[5]          | s1/red_score[5]        | 5          
| s1/N447              | s1/N447_1              | 5          
| s1/N141              | s1/N141                | 5          
| s1/N1001             | s1/N440_1              | 4          
| s1/N1010             | s1/N449_1              | 4          
| s1/N163              | s1/N163                | 4          
| s1/N434              | s1/N434_1              | 4          
| s1/_N304             | s1/N244_0              | 4          
| s1/N397              | s1/N1086_0             | 4          
| nt_score[14]         | s1/yellow_score[6]     | 4          
| s2/_N311             | s2/N25_1               | 4          
| s2/_N323             | s2/N27_13              | 4          
| nt_score[6]          | s1/red_score[6]        | 4          
| s1/_N308             | s1/N416_0              | 3          
| nt_score[7]          | s1/red_score[7]        | 3          
| nt_score[15]         | s1/yellow_score[7]     | 3          
| s1/_N439             | s1/N402_0              | 3          
| s0/cnt [0]           | s0/cnt[0]              | 3          
| s1/N1152             | s1/N390_1              | 3          
| s1/N388              | s1/N351_0              | 3          
| s0/cnt [20]          | s0/cnt[20]             | 2          
| s0/cnt [19]          | s0/cnt[19]             | 2          
| s0/cnt [21]          | s0/cnt[21]             | 2          
| s0/cnt [18]          | s0/cnt[18]             | 2          
| s0/cnt [17]          | s0/cnt[17]             | 2          
| s0/cnt [16]          | s0/cnt[16]             | 2          
| s0/cnt [15]          | s0/cnt[15]             | 2          
| s0/cnt [14]          | s0/cnt[14]             | 2          
| s0/cnt [13]          | s0/cnt[13]             | 2          
| s0/cnt [12]          | s0/cnt[12]             | 2          
| s0/cnt [11]          | s0/cnt[11]             | 2          
| s0/cnt [10]          | s0/cnt[10]             | 2          
| s1/N1018             | s1/N1018_4             | 2          
| s0/cnt [22]          | s0/cnt[22]             | 2          
| s0/cnt [9]           | s0/cnt[9]              | 2          
| s1/_N58              | s1/N145_ac2            | 2          
| s1/_N277             | s1/N366_11             | 2          
| s1/_N286             | s1/N638_11             | 2          
| s1/N244              | s1/N244                | 2          
| s1/_N306             | s1/N332_0              | 2          
| s1/N73               | s1/N73                 | 2          
| s1/_N320             | s1/N417_0              | 2          
| s1/_N322             | s1/N410_9              | 2          
| s1/_N362             | s1/N409_8              | 2          
| s1/_N363             | s1/N409_7              | 2          
| s1/_N369             | s1/N459_8              | 2          
| s1/_N370             | s1/N459_7              | 2          
| s1/_N371             | s1/N459_6              | 2          
| s1/_N372             | s1/N459_5              | 2          
| s0/cnt [23]          | s0/cnt[23]             | 2          
| s0/_N471             | s0/N34_15              | 2          
| s0/_N470             | s0/N34_14              | 2          
| s0/_N477             | s0/N34_21              | 2          
| s0/cnt [7]           | s0/cnt[7]              | 2          
| s0/cnt [6]           | s0/cnt[6]              | 2          
| s1/t2                | s1/t2                  | 2          
| s1/t4                | s1/t4                  | 2          
| s1/t6                | s1/t6                  | 2          
| s0/cnt [5]           | s0/cnt[5]              | 2          
| s0/cnt [4]           | s0/cnt[4]              | 2          
| s0/cnt [3]           | s0/cnt[3]              | 2          
| s1/N51               | s1/N51                 | 2          
| s0/cnt [2]           | s0/cnt[2]              | 2          
| s0/cnt [1]           | s0/cnt[1]              | 2          
| s0/cnt [8]           | s0/cnt[8]              | 2          
| nt_key_column[2]     | key_column_ibuf[2]     | 2          
+-------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 76       | 26304         | 1                   
| LUT                   | 130      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 35       | 240           | 15                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                           
+-----------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/synthesize/top_basketball_syn.adf     
| Output     | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball_map.adf     
|            | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball_dmr.prt     
|            | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.dmr         
+-----------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 171,012,096 bytes
Total CPU  time to dev_map completion : 6.297 sec
Total real time to dev_map completion : 8.000 sec
