INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:01:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 buffer49/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.089ns (17.604%)  route 5.097ns (82.396%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3668, unset)         0.508     0.508    buffer49/clk
                         FDRE                                         r  buffer49/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer49/dataReg_reg[3]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer49/control/outs_reg[4]_3[3]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.279 r  buffer49/control/outs[4]_i_6__1/O
                         net (fo=3, unplaced)         0.723     2.002    buffer49/control/outs[4]_i_6__1_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.045 f  buffer49/control/fullReg_i_8__9/O
                         net (fo=21, unplaced)        0.438     2.483    buffer61/control/transmitValue_reg_8
                         LUT6 (Prop_lut6_I3_O)        0.043     2.526 f  buffer61/control/fullReg_i_5__16/O
                         net (fo=4, unplaced)         0.246     2.772    control_merge10/tehb/control/transmitValue_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.043     2.815 f  control_merge10/tehb/control/fullReg_i_2__19/O
                         net (fo=12, unplaced)        0.292     3.107    control_merge11/tehb/control/fullReg_reg_10
                         LUT5 (Prop_lut5_I4_O)        0.043     3.150 f  control_merge11/tehb/control/fullReg_i_2__29/O
                         net (fo=12, unplaced)        0.292     3.442    control_merge11/tehb/control/fullReg_reg_1
                         LUT5 (Prop_lut5_I0_O)        0.043     3.485 r  control_merge11/tehb/control/Full_i_2/O
                         net (fo=3, unplaced)         0.262     3.747    buffer45/fifo/Full_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.047     3.794 f  buffer45/fifo/Empty_i_3/O
                         net (fo=25, unplaced)        0.309     4.103    lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.146 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_4/O
                         net (fo=3, unplaced)         0.477     4.623    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     4.887 f  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5/O[2]
                         net (fo=1, unplaced)         0.705     5.592    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_01[2]
                         LUT6 (Prop_lut6_I1_O)        0.126     5.718 r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_2/O
                         net (fo=34, unplaced)        0.317     6.035    lsq3/handshake_lsq_lsq3_core/stq_data_wen_2
                         LUT2 (Prop_lut2_I0_O)        0.043     6.078 r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_1/O
                         net (fo=32, unplaced)        0.616     6.694    lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_1_n_0
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=3668, unset)         0.483     8.183    lsq3/handshake_lsq_lsq3_core/clk
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_R)       -0.294     7.853    lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  1.159    




