
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: E:\tools\Iscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-5IM9OFQR

Implementation : impl1

# Written on Wed Jun  2 15:11:15 2021

##### DESIGN INFO #######################################################

Top View:                "C200_FPGA"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                          Ending                            |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |     0.204            |     No paths         |     No paths         |     No paths                         
System                            C200_PLL|CLKOP_inferred_clock     |     242.853          |     No paths         |     242.853          |     No paths                         
C200_PLL|CLKOP_inferred_clock     System                            |     242.853          |     No paths         |     No paths         |     242.853                          
C200_PLL|CLKOP_inferred_clock     C200_PLL|CLKOP_inferred_clock     |     242.853          |     242.853          |     121.426          |     121.426                          
C200_PLL|CLKOP_inferred_clock     C200_PLL|CLKOS_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
C200_PLL|CLKOS_inferred_clock     C200_PLL|CLKOS_inferred_clock     |     1.700            |     No paths         |     No paths         |     No paths                         
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:i_clk_50m
p:i_flash_miso
p:i_motor_fb
p:i_opto_switch
p:i_rst_n
p:i_spi_miso
p:i_tdc_init
p:i_tdc_spi_miso
p:io_adc_sda (bidir end point)
p:io_adc_sda (bidir start point)
p:io_dac_sda (bidir end point)
p:io_dac_sda (bidir start point)
p:io_sram_data[0] (bidir end point)
p:io_sram_data[0] (bidir start point)
p:io_sram_data[1] (bidir end point)
p:io_sram_data[1] (bidir start point)
p:io_sram_data[2] (bidir end point)
p:io_sram_data[2] (bidir start point)
p:io_sram_data[3] (bidir end point)
p:io_sram_data[3] (bidir start point)
p:io_sram_data[4] (bidir end point)
p:io_sram_data[4] (bidir start point)
p:io_sram_data[5] (bidir end point)
p:io_sram_data[5] (bidir start point)
p:io_sram_data[6] (bidir end point)
p:io_sram_data[6] (bidir start point)
p:io_sram_data[7] (bidir end point)
p:io_sram_data[7] (bidir start point)
p:io_sram_data[8] (bidir end point)
p:io_sram_data[8] (bidir start point)
p:io_sram_data[9] (bidir end point)
p:io_sram_data[9] (bidir start point)
p:io_sram_data[10] (bidir end point)
p:io_sram_data[10] (bidir start point)
p:io_sram_data[11] (bidir end point)
p:io_sram_data[11] (bidir start point)
p:io_sram_data[12] (bidir end point)
p:io_sram_data[12] (bidir start point)
p:io_sram_data[13] (bidir end point)
p:io_sram_data[13] (bidir start point)
p:io_sram_data[14] (bidir end point)
p:io_sram_data[14] (bidir start point)
p:io_sram_data[15] (bidir end point)
p:io_sram_data[15] (bidir start point)
p:o_adc_scl
p:o_dac_scl
p:o_flash_clk
p:o_flash_cs
p:o_flash_hold
p:o_flash_mosi
p:o_flash_wp
p:o_hv_en
p:o_laser_str
p:o_led_state
p:o_motor_pwm
p:o_spi_cs
p:o_spi_dclk
p:o_spi_mosi
p:o_sram_addr[0]
p:o_sram_addr[1]
p:o_sram_addr[2]
p:o_sram_addr[3]
p:o_sram_addr[4]
p:o_sram_addr[5]
p:o_sram_addr[6]
p:o_sram_addr[7]
p:o_sram_addr[8]
p:o_sram_addr[9]
p:o_sram_addr[10]
p:o_sram_addr[11]
p:o_sram_addr[12]
p:o_sram_addr[13]
p:o_sram_addr[14]
p:o_sram_addr[15]
p:o_sram_addr[16]
p:o_sram_addr[17]
p:o_sram_cs_n
p:o_sram_lb_n
p:o_sram_oe_n
p:o_sram_ub_n
p:o_sram_we_n
p:o_tdc_reset
p:o_tdc_spi_clk
p:o_tdc_spi_mosi
p:o_tdc_spi_ssn
p:o_tdc_start
p:o_tdc_stop1
p:o_tdc_stop2
p:o_test
p:o_test_start
p:o_test_stop
p:o_w5500_rst


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
