THE IMPLEMENTATION OF GATES, WIRE DECLARATION, 7458 CHIP USING VERILOG IN HDLIBITS

1. NOT Gate:
     ![Screenshot 2024-08-18 110901](https://github.com/user-attachments/assets/7045411c-50f6-4b8a-8ac7-0e71d13d2746)
  

2. AND Gate:
       ![Screenshot 2024-08-18 111002](https://github.com/user-attachments/assets/563b6f4b-7849-4ea6-84bc-8dfa5f799b91)

3. NOR Gate:
      ![Screenshot 2024-08-18 111113](https://github.com/user-attachments/assets/355e3c94-ec43-413c-8a93-b66fe3564406)

4. XNOR Gate:
     ![Screenshot 2024-08-18 111202](https://github.com/user-attachments/assets/feb0b475-8303-4d40-8028-b9716f24b460)

5. Wire Declaration:
     ![Screenshot 2024-08-18 111443](https://github.com/user-attachments/assets/8fab608d-f2ce-4017-a9a5-98382c06b533)

6. 7458 Chip:
     ![Screenshot 2024-08-18 111902](https://github.com/user-attachments/assets/df9fb81c-f10b-4e7a-80e6-0516c8478fda)
