// Seed: 3097804672
module module_0 (
    output integer id_0,
    output id_1,
    output logic id_2,
    output logic id_3
);
  if (id_4) logic id_5;
  assign id_5 = 1;
  logic id_6 = id_6 & 1;
  always id_0 <= ({id_4, 1'h0 - id_5, id_4 - 1'b0});
  logic id_7, id_8, id_9 = 1, id_10 = 1;
  logic id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  logic id_22;
  logic id_23;
  logic id_24, id_25, id_26;
  logic id_27, id_28;
  type_38(
      1 & id_18 && 1
  );
endmodule
