<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Leduca_tech - Hardware Design Verification Courses</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <header>
        <nav>
            <div class="logo">Leduca_tech</div>
            <ul class="nav-links">
                <li><a href="#home">Home</a></li>
                <li><a href="#courses">Courses</a></li>
                <li><a href="donate.html" class="donate-btn">Donate</a></li>
            </ul>
        </nav>
    </header>

    <main>
        <section id="home" class="hero">
            <div class="hero-content">
                <h1>Master Hardware Design Verification</h1>
                <p>Learn from industry experts and advance your career in hardware verification</p>
            </div>
            <div class="hero-image">
                <img src="https://www.xilinx.com/content/dam/xilinx/imgs/products/zynq/ultrascale-plus-board.jpg" alt="Xilinx UltraScale+ Development Board" class="main-image">
                <img src="https://images.unsplash.com/photo-1523240795612-9a054b0db644?auto=format&fit=crop&w=800&q=80" alt="Students studying together" class="overlay-image">
            </div>
        </section>

        <section id="courses" class="courses">
            <h2>Our Courses</h2>
            <div class="course-grid">
                <div class="course-card">
                    <div class="course-image">
                        <img src="https://www.microchip.com/content/dam/mchp/mrt-dam/devtools/2847-polarfire-fpga-board.jpg" alt="Microchip PolarFire FPGA">
                    </div>
                    <h3>Assertion-Based Verification (ABV)</h3>
                    <p>Learn to write and verify assertions for hardware designs using industry-standard languages.</p>
                    <ul>
                        <li>SystemVerilog Assertions</li>
                        <li>Property Specification Language</li>
                        <li>Formal Verification Techniques</li>
                        <li>Coverage-Driven Verification</li>
                    </ul>
                    <button class="enroll-btn">Enroll Now</button>
                </div>

                <div class="course-card">
                    <div class="course-image">
                        <img src="https://images.unsplash.com/photo-1517077304055-6e89abbf09b0?auto=format&fit=crop&w=800&q=80" alt="Hardware verification">
                    </div>
                    <h3>Universal Verification Methodology (UVM)</h3>
                    <p>Master the industry-standard methodology for verifying complex digital designs.</p>
                    <ul>
                        <li>UVM Basics and Architecture</li>
                        <li>Testbench Development</li>
                        <li>Sequences and Scenarios</li>
                        <li>Advanced UVM Concepts</li>
                    </ul>
                    <button class="enroll-btn">Enroll Now</button>
                </div>
            </div>
        </section>
    </main>

    <footer>
        <p>&copy; 2024 Leduca_tech. All rights reserved.</p>
    </footer>

    <script src="script.js"></script>
</body>
</html> 