
---------- Begin Simulation Statistics ----------
final_tick                                  986697000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869052                       # Number of bytes of host memory used
host_op_rate                                    51969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.10                       # Real time elapsed on the host
host_tick_rate                               49077192                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000005                       # Number of instructions simulated
sim_ops                                       1044845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000987                       # Number of seconds simulated
sim_ticks                                   986697000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.427225                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  143559                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               164204                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            144059                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            839425                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                150                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             885                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              735                       # Number of indirect misses.
system.cpu.branchPred.lookups                  997463                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27412                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           96                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1437777                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1507656                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            143390                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     287670                       # Number of branches committed
system.cpu.commit.bw_lim_events                 22300                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2921588                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000877                       # Number of instructions committed
system.cpu.commit.committedOps                1045717                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1444893                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.723733                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.645601                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1059256     73.31%     73.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       165562     11.46%     84.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        76198      5.27%     90.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        46405      3.21%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        24493      1.70%     94.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        16394      1.13%     96.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         9793      0.68%     96.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        24492      1.70%     98.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        22300      1.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1444893                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12470                       # Number of function calls committed.
system.cpu.commit.int_insts                    867225                       # Number of committed integer instructions.
system.cpu.commit.loads                        155110                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           851311     81.41%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             267      0.03%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              758      0.07%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              30      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              32      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             68      0.01%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          155110     14.83%     96.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          38105      3.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1045717                       # Class of committed instruction
system.cpu.commit.refs                         193215                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       956                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000005                       # Number of Instructions Simulated
system.cpu.committedOps                       1044845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.973385                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.973385                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                336360                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   800                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               137710                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                5653871                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   534032                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    788732                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 143487                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2461                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                102120                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      997463                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    619282                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1028646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 35260                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        5818770                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  288312                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.505455                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             731842                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             171121                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.948609                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1904731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.189707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.552399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   903806     47.45%     47.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    35278      1.85%     49.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   149102      7.83%     57.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    58857      3.09%     60.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    79677      4.18%     64.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31442      1.65%     66.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    29070      1.53%     67.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    24850      1.30%     68.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   592649     31.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1904731                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           68664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               230622                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   612542                       # Number of branches executed
system.cpu.iew.exec_nop                         45722                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.529307                       # Inst execution rate
system.cpu.iew.exec_refs                       458934                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     146619                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  320284                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                464508                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 65                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             10074                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               229663                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3967860                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                312315                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            309304                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3017926                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     55                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4782                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 143487                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4779                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           379                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              491                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          407                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       309395                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       191556                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       229751                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            871                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2904972                       # num instructions consuming a value
system.cpu.iew.wb_count                       2921225                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572994                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1664531                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.480304                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2968991                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2747388                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2181443                       # number of integer regfile writes
system.cpu.ipc                               0.506743                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.506743                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2730813     82.07%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  325      0.01%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   760      0.02%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   44      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 161      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               394371     11.85%     93.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              200671      6.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3327233                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       74849                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022496                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   73105     97.67%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    557      0.74%     98.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1183      1.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3397128                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8642624                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2918591                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6785408                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3922073                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3327233                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  65                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2877264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19682                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             43                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1398284                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1904731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.746826                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.498990                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1115259     58.55%     58.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              123872      6.50%     65.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              100460      5.27%     70.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               71145      3.74%     74.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              125145      6.57%     80.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              106302      5.58%     86.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              115049      6.04%     92.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              113370      5.95%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               34129      1.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1904731                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.686045                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4944                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              11101                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2634                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             14070                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               827                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              842                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               464508                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              229663                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1963387                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     33                       # number of misc regfile writes
system.cpu.numCycles                          1973395                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  322851                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1383845                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1308                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   606453                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    326                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   587                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               7513906                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5201119                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5991664                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    811323                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4452                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 143487                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 10886                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4607761                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          5354611                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9731                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                441                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     41333                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             76                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             8123                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5389365                       # The number of ROB reads
system.cpu.rob.rob_writes                     8416584                       # The number of ROB writes
system.cpu.timesIdled                             791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2791                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     243                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4102                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1444                       # Transaction distribution
system.membus.trans_dist::ReadExReq               489                       # Transaction distribution
system.membus.trans_dist::ReadExResp              489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1444                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           373                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       123712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  123712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2306                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2863500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10269000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          988                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             491                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1244                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          549                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          373                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          373                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       142848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        79168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 222016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2657                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001129                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033589                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2654     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2657                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3236000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1746500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1866000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   47                       # number of demand (read+write) hits
system.l2.demand_hits::total                      351                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 304                       # number of overall hits
system.l2.overall_hits::.cpu.data                  47                       # number of overall hits
system.l2.overall_hits::total                     351                       # number of overall hits
system.l2.demand_misses::.cpu.inst                940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                993                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1933                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               940                       # number of overall misses
system.l2.overall_misses::.cpu.data               993                       # number of overall misses
system.l2.overall_misses::total                  1933                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     78711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        152406500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73695500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     78711000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       152406500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1244                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1040                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2284                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1244                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1040                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2284                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.755627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.954808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.846322                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.755627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.954808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.846322                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78399.468085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79265.861027                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78844.542162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78399.468085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79265.861027                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78844.542162                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1933                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1933                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64295500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     68781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    133076500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64295500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     68781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    133076500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.755627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.954808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.846322                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.755627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.954808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.846322                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68399.468085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69265.861027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68844.542162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68399.468085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69265.861027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68844.542162                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              197                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          986                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              986                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          986                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          986                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 489                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     38599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78934.560327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78934.560327                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33709000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33709000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68934.560327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68934.560327                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73695500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73695500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.755627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.755627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78399.468085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78399.468085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64295500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64295500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.755627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.755627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68399.468085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68399.468085                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          504                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             504                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40112000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40112000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          549                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           549                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.918033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.918033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79587.301587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79587.301587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35072000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35072000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.918033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.918033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69587.301587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69587.301587                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          373                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             373                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          373                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           373                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          373                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          373                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      7087500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7087500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19001.340483                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19001.340483                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1742.935593                       # Cycle average of tags in use
system.l2.tags.total_refs                        3726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1971                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.890411                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.744907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       858.471064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       856.719623                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.026198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.026145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.053190                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1971                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1971                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.060150                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     34763                       # Number of tag accesses
system.l2.tags.data_accesses                    34763                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          60160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             123712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        60160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60160                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1933                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          60971099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          64408831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125379929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     60971099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60971099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         60971099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         64408831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125379929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000580000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1933                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17284000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53527750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8941.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27691.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.704595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.261922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.888872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          162     35.45%     35.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          131     28.67%     64.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           58     12.69%     76.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      5.03%     81.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      3.94%     85.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      3.06%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.97%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      2.41%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           31      6.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          457                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 123712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  123712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       125.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     843623000                       # Total gap between requests
system.mem_ctrls.avgGap                     436431.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        60160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 60971098.523660257459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 64408830.674462378025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25616250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     27911500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27251.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28108.26                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1435140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               762795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5383560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77444640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         87735540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        305009280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          477770955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        484.212433                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    792139500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     32760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    161797500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1827840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               971520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8418060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77444640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        171953040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        234089280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          494704380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.374160                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    607010750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     32760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    346926250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       617074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           617074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       617074                       # number of overall hits
system.cpu.icache.overall_hits::total          617074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2208                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2208                       # number of overall misses
system.cpu.icache.overall_misses::total          2208                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    123024998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123024998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123024998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123024998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       619282                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       619282                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       619282                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       619282                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003565                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55717.843297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55717.843297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55717.843297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55717.843297                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1201                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.062500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          988                       # number of writebacks
system.cpu.icache.writebacks::total               988                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          964                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          964                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          964                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          964                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1244                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1244                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1244                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1244                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     78803498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78803498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     78803498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78803498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63346.863344                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63346.863344                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63346.863344                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63346.863344                       # average overall mshr miss latency
system.cpu.icache.replacements                    988                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       617074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          617074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2208                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123024998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123024998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       619282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       619282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55717.843297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55717.843297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          964                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          964                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     78803498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78803498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63346.863344                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63346.863344                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.034167                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              618318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1244                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            497.040193                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.034167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984508                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984508                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1239808                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1239808                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       345493                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           345493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       345497                       # number of overall hits
system.cpu.dcache.overall_hits::total          345497                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5291                       # number of overall misses
system.cpu.dcache.overall_misses::total          5291                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    317139643                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    317139643                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    317139643                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    317139643                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       350781                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       350781                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       350788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       350788                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015075                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015075                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015083                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015083                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59973.457451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59973.457451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59939.452466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59939.452466                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7769                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               399                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.471178                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.dcache.writebacks::total               197                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3879                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3879                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1412                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1412                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     91995168                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     91995168                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     92293168                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92293168                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65291.105749                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65291.105749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65363.433428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65363.433428                       # average overall mshr miss latency
system.cpu.dcache.replacements                    457                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       310824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          310824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    116538500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    116538500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       312680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       312680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005936                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005936                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62790.140086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62790.140086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     41040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     41040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75302.752294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75302.752294                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3061                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3061                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    188706465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    188706465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.081129                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.081129                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61648.632800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61648.632800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2568                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2568                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39431490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39431490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79982.738337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79982.738337                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     11894678                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     11894678                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32061.126685                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32061.126685                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     11523678                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     11523678                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31061.126685                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31061.126685                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           860.061911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              346926                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1413                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            245.524416                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   860.061911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.839904                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.839904                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          956                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            703023                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           703023                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    986697000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    986697000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
