.NAME=74LS78
.PINS=14
CLK
pre1
J1
VCC
clr
pre2
K2
Q2
q2
J2
GND
q1
Q1
K1
This device contains two J-K Negative-edge triggered flip-flops
with preset, common clock, and common clear.

TRUTH TABLE
+------+------+-----+---+---++----+----+
| /PRE | /CLR | CLK | J | K || Q  | /Q |
========================================
| L    | H    | X   | X | X || H  | L  |
+------+------+-----+---+---++----+----+
| H    | L    | X   | X | X || L  | H  |
+------+------+-----+---+---++----+----+
| L    | L    | X   | X | X || H  | H  |
+------+------+-----+---+---++----+----+
| H    | H    | \   | L | L || Q* | /Q*|
+------+------+-----+---+---++----+----+
| H    | H    | \   | H | L || H  | L  |
+------+------+-----+---+---++----+----+
| H    | H    | \   | L | H || L  | H  |
+------+------+-----+---+---++----+----+
| H    | H    | \   | H | H || /Q*| Q* |
+------+------+-----+---+---++----+----+
| H    | H    | H   | X | X || Q* | /Q*|
+------+------+-----+---+---++----+----+
* Previous states of Q and /Q

PROPAGATION DELAY
+----------+--------------+----------+------------------------+
| FUNCTION |     FROM     |    TO    | TIME                   |
===============================================================
| tPLH     | /PRE,/CLR,CLK| Q or /Q  | 15-20 ns               |
+----------+--------------+----------+------------------------+
| tPHL     | /PRE,/CLR,CLK| Q or /Q  | 15-20 ns               |
+----------+--------------+----------+------------------------+
