{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525810858410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525810858410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 08 23:20:58 2018 " "Processing started: Tue May 08 23:20:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525810858410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525810858410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ergasia2 -c ergasia2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ergasia2 -c ergasia2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525810858410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525810858724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlCircuit-ArchControlCircuit " "Found design unit 1: ControlCircuit-ArchControlCircuit" {  } { { "ControlCircuit.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/ControlCircuit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859112 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlCircuit " "Found entity 1: ControlCircuit" {  } { { "ControlCircuit.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/ControlCircuit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525810859112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ergasia2.vhd 2 1 " "Using design file ergasia2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ergasia2-ArchERG2 " "Found design unit 1: ergasia2-ArchERG2" {  } { { "ergasia2.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/ergasia2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ergasia2 " "Found entity 1: ergasia2" {  } { { "ergasia2.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/ergasia2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525810859151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ergasia2 " "Elaborating entity \"ergasia2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525810859153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlCircuit ControlCircuit:stage0 " "Elaborating entity \"ControlCircuit\" for hierarchy \"ControlCircuit:stage0\"" {  } { { "ergasia2.vhd" "stage0" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/ergasia2.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525810859170 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 3 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-ArchAlu " "Found design unit 1: Alu-ArchAlu" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859187 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4to1_package " "Found design unit 2: mux4to1_package" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525810859187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:stage1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:stage1\"" {  } { { "ergasia2.vhd" "stage1" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/ergasia2.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525810859188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "not1.vhd 2 1 " "Using design file not1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT1-ArchNOT1 " "Found design unit 1: NOT1-ArchNOT1" {  } { { "not1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/not1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859206 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT1 " "Found entity 1: NOT1" {  } { { "not1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/not1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859206 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525810859206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT1 Alu:stage1\|NOT1:stage0 " "Elaborating entity \"NOT1\" for hierarchy \"Alu:stage1\|NOT1:stage0\"" {  } { { "alu.vhd" "stage0" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525810859207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.vhd 2 1 " "Using design file mux2to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Archmux2to1 " "Found design unit 1: mux2to1-Archmux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/mux2to1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859223 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/mux2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525810859223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Alu:stage1\|mux2to1:stage2 " "Elaborating entity \"mux2to1\" for hierarchy \"Alu:stage1\|mux2to1:stage2\"" {  } { { "alu.vhd" "stage2" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525810859225 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.vhd 2 1 " "Using design file fa.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fa-ArchFa " "Found design unit 1: Fa-ArchFa" {  } { { "fa.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/fa.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859242 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fa " "Found entity 1: Fa" {  } { { "fa.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/fa.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525810859242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fa Alu:stage1\|Fa:stage4 " "Elaborating entity \"Fa\" for hierarchy \"Alu:stage1\|Fa:stage4\"" {  } { { "alu.vhd" "stage4" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525810859243 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aandb.vhd 2 1 " "Using design file aandb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AANDB-ARCH_AANDB " "Found design unit 1: AANDB-ARCH_AANDB" {  } { { "aandb.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/aandb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859259 ""} { "Info" "ISGN_ENTITY_NAME" "1 AANDB " "Found entity 1: AANDB" {  } { { "aandb.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/aandb.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525810859259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AANDB Alu:stage1\|AANDB:stage5 " "Elaborating entity \"AANDB\" for hierarchy \"Alu:stage1\|AANDB:stage5\"" {  } { { "alu.vhd" "stage5" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525810859260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aorb.vhd 2 1 " "Using design file aorb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AORB-ARCH_AORB " "Found design unit 1: AORB-ARCH_AORB" {  } { { "aorb.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/aorb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859276 ""} { "Info" "ISGN_ENTITY_NAME" "1 AORB " "Found entity 1: AORB" {  } { { "aorb.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/aorb.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525810859276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AORB Alu:stage1\|AORB:stage6 " "Elaborating entity \"AORB\" for hierarchy \"Alu:stage1\|AORB:stage6\"" {  } { { "alu.vhd" "stage6" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525810859278 ""}
{ "Warning" "WSGN_SEARCH_FILE" "axorb.vhd 2 1 " "Using design file axorb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AXORB-ArchAXORB " "Found design unit 1: AXORB-ArchAXORB" {  } { { "axorb.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/axorb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859293 ""} { "Info" "ISGN_ENTITY_NAME" "1 AXORB " "Found entity 1: AXORB" {  } { { "axorb.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/axorb.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525810859293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXORB Alu:stage1\|AXORB:stage7 " "Elaborating entity \"AXORB\" for hierarchy \"Alu:stage1\|AXORB:stage7\"" {  } { { "alu.vhd" "stage7" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525810859294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1.vhd 2 1 " "Using design file mux4to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-Archmux4to1 " "Found design unit 1: mux4to1-Archmux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/mux4to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859309 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/mux4to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525810859309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525810859309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 Alu:stage1\|mux4to1:stage8 " "Elaborating entity \"mux4to1\" for hierarchy \"Alu:stage1\|mux4to1:stage8\"" {  } { { "alu.vhd" "stage8" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/alu.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525810859311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525810860492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525810860492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "ergasia2.vhd" "" { Text "C:/altera/13.0sp1/vhdl/erg2_er2/ergasia2.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525810860522 "|ergasia2|B[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1525810860522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525810860522 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525810860522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525810860522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525810860522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525810860538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 08 23:21:00 2018 " "Processing ended: Tue May 08 23:21:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525810860538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525810860538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525810860538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525810860538 ""}
