
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,4}                       Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,4}                           Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)
	S5= GPR[rT]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= SU.Out=>ALUOut_MEM.In                                  Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= FU.OutID2=>B_EX.In                                     Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F15)
	S18= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F16)
	S19= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F17)
	S20= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F18)
	S21= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F19)
	S22= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F20)
	S23= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F21)
	S24= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F22)
	S25= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F24)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F25)
	S28= FU.Halt_ID=>CU_ID.Halt                                 Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F33)
	S36= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F34)
	S37= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S38= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F41)
	S44= ICache.Hit=>FU.ICacheHit                               Premise(F42)
	S45= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F43)
	S46= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F44)
	S47= IR_EX.Out=>FU.IR_EX                                    Premise(F45)
	S48= IR_ID.Out=>FU.IR_ID                                    Premise(F46)
	S49= IR_MEM.Out=>FU.IR_MEM                                  Premise(F47)
	S50= IR_WB.Out=>FU.IR_WB                                    Premise(F48)
	S51= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F49)
	S52= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F50)
	S53= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F51)
	S54= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F52)
	S55= SU.Out=>FU.InEX                                        Premise(F53)
	S56= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F54)
	S57= GPR.Rdata1=>FU.InID1                                   Premise(F55)
	S58= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F56)
	S59= GPR.Rdata2=>FU.InID2                                   Premise(F57)
	S60= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F58)
	S61= ALUOut_MEM.Out=>FU.InMEM                               Premise(F59)
	S62= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F60)
	S63= ALUOut_WB.Out=>FU.InWB                                 Premise(F61)
	S64= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F62)
	S65= IR_ID.Out25_21=>GPR.RReg1                              Premise(F63)
	S66= IR_ID.Out20_16=>GPR.RReg2                              Premise(F64)
	S67= ALUOut_WB.Out=>GPR.WData                               Premise(F65)
	S68= IR_WB.Out15_11=>GPR.WReg                               Premise(F66)
	S69= IMMU.Addr=>IAddrReg.In                                 Premise(F67)
	S70= PC.Out=>ICache.IEA                                     Premise(F68)
	S71= ICache.IEA=addr                                        Path(S7,S70)
	S72= ICache.Hit=ICacheHit(addr)                             ICache-Search(S71)
	S73= ICache.Out={0,rS,rT,rD,0,4}                            ICache-Search(S71,S3)
	S74= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S72,S33)
	S75= FU.ICacheHit=ICacheHit(addr)                           Path(S72,S44)
	S76= ICache.Out=>ICacheReg.In                               Premise(F69)
	S77= ICacheReg.In={0,rS,rT,rD,0,4}                          Path(S73,S76)
	S78= PC.Out=>IMMU.IEA                                       Premise(F70)
	S79= IMMU.IEA=addr                                          Path(S7,S78)
	S80= CP0.ASID=>IMMU.PID                                     Premise(F71)
	S81= IMMU.PID=pid                                           Path(S6,S80)
	S82= IMMU.Addr={pid,addr}                                   IMMU-Search(S81,S79)
	S83= IAddrReg.In={pid,addr}                                 Path(S82,S69)
	S84= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S81,S79)
	S85= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S84,S34)
	S86= IR_MEM.Out=>IR_DMMU1.In                                Premise(F72)
	S87= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F73)
	S88= IR_ID.Out=>IR_EX.In                                    Premise(F74)
	S89= ICache.Out=>IR_ID.In                                   Premise(F75)
	S90= IR_ID.In={0,rS,rT,rD,0,4}                              Path(S73,S89)
	S91= ICache.Out=>IR_IMMU.In                                 Premise(F76)
	S92= IR_IMMU.In={0,rS,rT,rD,0,4}                            Path(S73,S91)
	S93= IR_EX.Out=>IR_MEM.In                                   Premise(F77)
	S94= IR_DMMU2.Out=>IR_WB.In                                 Premise(F78)
	S95= IR_MEM.Out=>IR_WB.In                                   Premise(F79)
	S96= B_EX.Out=>SU.Data                                      Premise(F80)
	S97= A_EX.Out4_0=>SU.Shamt                                  Premise(F81)
	S98= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F82)
	S99= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F83)
	S100= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F84)
	S101= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F85)
	S102= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F86)
	S103= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F87)
	S104= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F88)
	S105= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F89)
	S106= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F90)
	S107= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F91)
	S108= IR_EX.Out31_26=>CU_EX.Op                              Premise(F92)
	S109= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F93)
	S110= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F94)
	S111= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F95)
	S112= IR_ID.Out31_26=>CU_ID.Op                              Premise(F96)
	S113= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F97)
	S114= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F98)
	S115= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F99)
	S116= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F100)
	S117= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F101)
	S118= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F102)
	S119= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F103)
	S120= IR_WB.Out31_26=>CU_WB.Op                              Premise(F104)
	S121= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F105)
	S122= CtrlALUOut_MEM=0                                      Premise(F106)
	S123= CtrlALUOut_DMMU1=0                                    Premise(F107)
	S124= CtrlALUOut_DMMU2=0                                    Premise(F108)
	S125= CtrlALUOut_WB=0                                       Premise(F109)
	S126= CtrlA_EX=0                                            Premise(F110)
	S127= CtrlA_MEM=0                                           Premise(F111)
	S128= CtrlA_WB=0                                            Premise(F112)
	S129= CtrlB_EX=0                                            Premise(F113)
	S130= CtrlB_MEM=0                                           Premise(F114)
	S131= CtrlB_WB=0                                            Premise(F115)
	S132= CtrlICache=0                                          Premise(F116)
	S133= ICache[addr]={0,rS,rT,rD,0,4}                         ICache-Hold(S3,S132)
	S134= CtrlIMMU=0                                            Premise(F117)
	S135= CtrlIR_DMMU1=0                                        Premise(F118)
	S136= CtrlIR_DMMU2=0                                        Premise(F119)
	S137= CtrlIR_EX=0                                           Premise(F120)
	S138= CtrlIR_ID=1                                           Premise(F121)
	S139= [IR_ID]={0,rS,rT,rD,0,4}                              IR_ID-Write(S90,S138)
	S140= CtrlIR_IMMU=0                                         Premise(F122)
	S141= CtrlIR_MEM=0                                          Premise(F123)
	S142= CtrlIR_WB=0                                           Premise(F124)
	S143= CtrlGPR=0                                             Premise(F125)
	S144= GPR[rS]=a                                             GPR-Hold(S4,S143)
	S145= GPR[rT]=b                                             GPR-Hold(S5,S143)
	S146= CtrlIAddrReg=0                                        Premise(F126)
	S147= CtrlPC=0                                              Premise(F127)
	S148= CtrlPCInc=1                                           Premise(F128)
	S149= PC[Out]=addr+4                                        PC-Inc(S1,S147,S148)
	S150= PC[CIA]=addr                                          PC-Inc(S1,S147,S148)
	S151= CtrlIMem=0                                            Premise(F129)
	S152= IMem[{pid,addr}]={0,rS,rT,rD,0,4}                     IMem-Hold(S2,S151)
	S153= CtrlICacheReg=0                                       Premise(F130)
	S154= CtrlASIDIn=0                                          Premise(F131)
	S155= CtrlCP0=0                                             Premise(F132)
	S156= CP0[ASID]=pid                                         CP0-Hold(S0,S155)
	S157= CtrlEPCIn=0                                           Premise(F133)
	S158= CtrlExCodeIn=0                                        Premise(F134)
	S159= CtrlIRMux=0                                           Premise(F135)

ID	S160= IR_ID.Out={0,rS,rT,rD,0,4}                            IR-Out(S139)
	S161= IR_ID.Out31_26=0                                      IR-Out(S139)
	S162= IR_ID.Out25_21=rS                                     IR-Out(S139)
	S163= IR_ID.Out20_16=rT                                     IR-Out(S139)
	S164= IR_ID.Out15_11=rD                                     IR-Out(S139)
	S165= IR_ID.Out10_6=0                                       IR-Out(S139)
	S166= IR_ID.Out5_0=4                                        IR-Out(S139)
	S167= PC.Out=addr+4                                         PC-Out(S149)
	S168= PC.CIA=addr                                           PC-Out(S150)
	S169= PC.CIA31_28=addr[31:28]                               PC-Out(S150)
	S170= CP0.ASID=pid                                          CP0-Read-ASID(S156)
	S171= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F266)
	S172= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F267)
	S173= SU.Out=>ALUOut_MEM.In                                 Premise(F268)
	S174= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F269)
	S175= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F270)
	S176= FU.OutID1=>A_EX.In                                    Premise(F271)
	S177= A_MEM.Out=>A_WB.In                                    Premise(F272)
	S178= FU.OutID2=>B_EX.In                                    Premise(F273)
	S179= B_MEM.Out=>B_WB.In                                    Premise(F274)
	S180= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F275)
	S181= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F276)
	S182= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F277)
	S183= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F278)
	S184= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F279)
	S185= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F280)
	S186= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F281)
	S187= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F282)
	S188= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F283)
	S189= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F284)
	S190= FU.Bub_ID=>CU_ID.Bub                                  Premise(F285)
	S191= FU.Halt_ID=>CU_ID.Halt                                Premise(F286)
	S192= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F287)
	S193= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F288)
	S194= FU.Bub_IF=>CU_IF.Bub                                  Premise(F289)
	S195= FU.Halt_IF=>CU_IF.Halt                                Premise(F290)
	S196= ICache.Hit=>CU_IF.ICacheHit                           Premise(F291)
	S197= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F292)
	S198= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F293)
	S199= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F294)
	S200= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F295)
	S201= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F296)
	S202= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F297)
	S203= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F298)
	S204= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F299)
	S205= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F300)
	S206= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F301)
	S207= ICache.Hit=>FU.ICacheHit                              Premise(F302)
	S208= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F303)
	S209= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F304)
	S210= IR_EX.Out=>FU.IR_EX                                   Premise(F305)
	S211= IR_ID.Out=>FU.IR_ID                                   Premise(F306)
	S212= FU.IR_ID={0,rS,rT,rD,0,4}                             Path(S160,S211)
	S213= IR_MEM.Out=>FU.IR_MEM                                 Premise(F307)
	S214= IR_WB.Out=>FU.IR_WB                                   Premise(F308)
	S215= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F309)
	S216= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F310)
	S217= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F311)
	S218= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F312)
	S219= SU.Out=>FU.InEX                                       Premise(F313)
	S220= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F314)
	S221= GPR.Rdata1=>FU.InID1                                  Premise(F315)
	S222= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F316)
	S223= FU.InID1_RReg=rS                                      Path(S162,S222)
	S224= GPR.Rdata2=>FU.InID2                                  Premise(F317)
	S225= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F318)
	S226= FU.InID2_RReg=rT                                      Path(S163,S225)
	S227= ALUOut_MEM.Out=>FU.InMEM                              Premise(F319)
	S228= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F320)
	S229= ALUOut_WB.Out=>FU.InWB                                Premise(F321)
	S230= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F322)
	S231= IR_ID.Out25_21=>GPR.RReg1                             Premise(F323)
	S232= GPR.RReg1=rS                                          Path(S162,S231)
	S233= GPR.Rdata1=a                                          GPR-Read(S232,S144)
	S234= FU.InID1=a                                            Path(S233,S221)
	S235= FU.OutID1=FU(a)                                       FU-Forward(S234)
	S236= A_EX.In=FU(a)                                         Path(S235,S176)
	S237= IR_ID.Out20_16=>GPR.RReg2                             Premise(F324)
	S238= GPR.RReg2=rT                                          Path(S163,S237)
	S239= GPR.Rdata2=b                                          GPR-Read(S238,S145)
	S240= FU.InID2=b                                            Path(S239,S224)
	S241= FU.OutID2=FU(b)                                       FU-Forward(S240)
	S242= B_EX.In=FU(b)                                         Path(S241,S178)
	S243= ALUOut_WB.Out=>GPR.WData                              Premise(F325)
	S244= IR_WB.Out15_11=>GPR.WReg                              Premise(F326)
	S245= IMMU.Addr=>IAddrReg.In                                Premise(F327)
	S246= PC.Out=>ICache.IEA                                    Premise(F328)
	S247= ICache.IEA=addr+4                                     Path(S167,S246)
	S248= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S247)
	S249= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S248,S196)
	S250= FU.ICacheHit=ICacheHit(addr+4)                        Path(S248,S207)
	S251= ICache.Out=>ICacheReg.In                              Premise(F329)
	S252= PC.Out=>IMMU.IEA                                      Premise(F330)
	S253= IMMU.IEA=addr+4                                       Path(S167,S252)
	S254= CP0.ASID=>IMMU.PID                                    Premise(F331)
	S255= IMMU.PID=pid                                          Path(S170,S254)
	S256= IMMU.Addr={pid,addr+4}                                IMMU-Search(S255,S253)
	S257= IAddrReg.In={pid,addr+4}                              Path(S256,S245)
	S258= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S255,S253)
	S259= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S258,S197)
	S260= IR_MEM.Out=>IR_DMMU1.In                               Premise(F332)
	S261= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F333)
	S262= IR_ID.Out=>IR_EX.In                                   Premise(F334)
	S263= IR_EX.In={0,rS,rT,rD,0,4}                             Path(S160,S262)
	S264= ICache.Out=>IR_ID.In                                  Premise(F335)
	S265= ICache.Out=>IR_IMMU.In                                Premise(F336)
	S266= IR_EX.Out=>IR_MEM.In                                  Premise(F337)
	S267= IR_DMMU2.Out=>IR_WB.In                                Premise(F338)
	S268= IR_MEM.Out=>IR_WB.In                                  Premise(F339)
	S269= B_EX.Out=>SU.Data                                     Premise(F340)
	S270= A_EX.Out4_0=>SU.Shamt                                 Premise(F341)
	S271= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F342)
	S272= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F343)
	S273= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F344)
	S274= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F345)
	S275= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F346)
	S276= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F347)
	S277= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F348)
	S278= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F349)
	S279= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F350)
	S280= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F351)
	S281= IR_EX.Out31_26=>CU_EX.Op                              Premise(F352)
	S282= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F353)
	S283= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F354)
	S284= CU_ID.IRFunc1=rT                                      Path(S163,S283)
	S285= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F355)
	S286= CU_ID.IRFunc2=rS                                      Path(S162,S285)
	S287= IR_ID.Out31_26=>CU_ID.Op                              Premise(F356)
	S288= CU_ID.Op=0                                            Path(S161,S287)
	S289= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F357)
	S290= CU_ID.IRFunc=4                                        Path(S166,S289)
	S291= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F358)
	S292= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F359)
	S293= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F360)
	S294= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F361)
	S295= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F362)
	S296= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F363)
	S297= IR_WB.Out31_26=>CU_WB.Op                              Premise(F364)
	S298= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F365)
	S299= CtrlALUOut_MEM=0                                      Premise(F366)
	S300= CtrlALUOut_DMMU1=0                                    Premise(F367)
	S301= CtrlALUOut_DMMU2=0                                    Premise(F368)
	S302= CtrlALUOut_WB=0                                       Premise(F369)
	S303= CtrlA_EX=1                                            Premise(F370)
	S304= [A_EX]=FU(a)                                          A_EX-Write(S236,S303)
	S305= CtrlA_MEM=0                                           Premise(F371)
	S306= CtrlA_WB=0                                            Premise(F372)
	S307= CtrlB_EX=1                                            Premise(F373)
	S308= [B_EX]=FU(b)                                          B_EX-Write(S242,S307)
	S309= CtrlB_MEM=0                                           Premise(F374)
	S310= CtrlB_WB=0                                            Premise(F375)
	S311= CtrlICache=0                                          Premise(F376)
	S312= ICache[addr]={0,rS,rT,rD,0,4}                         ICache-Hold(S133,S311)
	S313= CtrlIMMU=0                                            Premise(F377)
	S314= CtrlIR_DMMU1=0                                        Premise(F378)
	S315= CtrlIR_DMMU2=0                                        Premise(F379)
	S316= CtrlIR_EX=1                                           Premise(F380)
	S317= [IR_EX]={0,rS,rT,rD,0,4}                              IR_EX-Write(S263,S316)
	S318= CtrlIR_ID=0                                           Premise(F381)
	S319= [IR_ID]={0,rS,rT,rD,0,4}                              IR_ID-Hold(S139,S318)
	S320= CtrlIR_IMMU=0                                         Premise(F382)
	S321= CtrlIR_MEM=0                                          Premise(F383)
	S322= CtrlIR_WB=0                                           Premise(F384)
	S323= CtrlGPR=0                                             Premise(F385)
	S324= GPR[rS]=a                                             GPR-Hold(S144,S323)
	S325= GPR[rT]=b                                             GPR-Hold(S145,S323)
	S326= CtrlIAddrReg=0                                        Premise(F386)
	S327= CtrlPC=0                                              Premise(F387)
	S328= CtrlPCInc=0                                           Premise(F388)
	S329= PC[CIA]=addr                                          PC-Hold(S150,S328)
	S330= PC[Out]=addr+4                                        PC-Hold(S149,S327,S328)
	S331= CtrlIMem=0                                            Premise(F389)
	S332= IMem[{pid,addr}]={0,rS,rT,rD,0,4}                     IMem-Hold(S152,S331)
	S333= CtrlICacheReg=0                                       Premise(F390)
	S334= CtrlASIDIn=0                                          Premise(F391)
	S335= CtrlCP0=0                                             Premise(F392)
	S336= CP0[ASID]=pid                                         CP0-Hold(S156,S335)
	S337= CtrlEPCIn=0                                           Premise(F393)
	S338= CtrlExCodeIn=0                                        Premise(F394)
	S339= CtrlIRMux=0                                           Premise(F395)

EX	S340= A_EX.Out=FU(a)                                        A_EX-Out(S304)
	S341= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S304)
	S342= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S304)
	S343= B_EX.Out=FU(b)                                        B_EX-Out(S308)
	S344= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S308)
	S345= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S308)
	S346= IR_EX.Out={0,rS,rT,rD,0,4}                            IR_EX-Out(S317)
	S347= IR_EX.Out31_26=0                                      IR_EX-Out(S317)
	S348= IR_EX.Out25_21=rS                                     IR_EX-Out(S317)
	S349= IR_EX.Out20_16=rT                                     IR_EX-Out(S317)
	S350= IR_EX.Out15_11=rD                                     IR_EX-Out(S317)
	S351= IR_EX.Out10_6=0                                       IR_EX-Out(S317)
	S352= IR_EX.Out5_0=4                                        IR_EX-Out(S317)
	S353= IR_ID.Out={0,rS,rT,rD,0,4}                            IR-Out(S319)
	S354= IR_ID.Out31_26=0                                      IR-Out(S319)
	S355= IR_ID.Out25_21=rS                                     IR-Out(S319)
	S356= IR_ID.Out20_16=rT                                     IR-Out(S319)
	S357= IR_ID.Out15_11=rD                                     IR-Out(S319)
	S358= IR_ID.Out10_6=0                                       IR-Out(S319)
	S359= IR_ID.Out5_0=4                                        IR-Out(S319)
	S360= PC.CIA=addr                                           PC-Out(S329)
	S361= PC.CIA31_28=addr[31:28]                               PC-Out(S329)
	S362= PC.Out=addr+4                                         PC-Out(S330)
	S363= CP0.ASID=pid                                          CP0-Read-ASID(S336)
	S364= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F396)
	S365= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F397)
	S366= SU.Out=>ALUOut_MEM.In                                 Premise(F398)
	S367= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F399)
	S368= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F400)
	S369= FU.OutID1=>A_EX.In                                    Premise(F401)
	S370= A_MEM.Out=>A_WB.In                                    Premise(F402)
	S371= FU.OutID2=>B_EX.In                                    Premise(F403)
	S372= B_MEM.Out=>B_WB.In                                    Premise(F404)
	S373= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F405)
	S374= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F406)
	S375= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F407)
	S376= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F408)
	S377= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F409)
	S378= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F410)
	S379= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F411)
	S380= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F412)
	S381= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F413)
	S382= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F414)
	S383= FU.Bub_ID=>CU_ID.Bub                                  Premise(F415)
	S384= FU.Halt_ID=>CU_ID.Halt                                Premise(F416)
	S385= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F417)
	S386= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F418)
	S387= FU.Bub_IF=>CU_IF.Bub                                  Premise(F419)
	S388= FU.Halt_IF=>CU_IF.Halt                                Premise(F420)
	S389= ICache.Hit=>CU_IF.ICacheHit                           Premise(F421)
	S390= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F422)
	S391= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F423)
	S392= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F424)
	S393= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F425)
	S394= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F426)
	S395= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F427)
	S396= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F428)
	S397= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F429)
	S398= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F430)
	S399= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F431)
	S400= ICache.Hit=>FU.ICacheHit                              Premise(F432)
	S401= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F433)
	S402= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F434)
	S403= IR_EX.Out=>FU.IR_EX                                   Premise(F435)
	S404= FU.IR_EX={0,rS,rT,rD,0,4}                             Path(S346,S403)
	S405= IR_ID.Out=>FU.IR_ID                                   Premise(F436)
	S406= FU.IR_ID={0,rS,rT,rD,0,4}                             Path(S353,S405)
	S407= IR_MEM.Out=>FU.IR_MEM                                 Premise(F437)
	S408= IR_WB.Out=>FU.IR_WB                                   Premise(F438)
	S409= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F439)
	S410= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F440)
	S411= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F441)
	S412= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F442)
	S413= SU.Out=>FU.InEX                                       Premise(F443)
	S414= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F444)
	S415= FU.InEX_WReg=rD                                       Path(S350,S414)
	S416= GPR.Rdata1=>FU.InID1                                  Premise(F445)
	S417= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F446)
	S418= FU.InID1_RReg=rS                                      Path(S355,S417)
	S419= GPR.Rdata2=>FU.InID2                                  Premise(F447)
	S420= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F448)
	S421= FU.InID2_RReg=rT                                      Path(S356,S420)
	S422= ALUOut_MEM.Out=>FU.InMEM                              Premise(F449)
	S423= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F450)
	S424= ALUOut_WB.Out=>FU.InWB                                Premise(F451)
	S425= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F452)
	S426= IR_ID.Out25_21=>GPR.RReg1                             Premise(F453)
	S427= GPR.RReg1=rS                                          Path(S355,S426)
	S428= GPR.Rdata1=a                                          GPR-Read(S427,S324)
	S429= FU.InID1=a                                            Path(S428,S416)
	S430= FU.OutID1=FU(a)                                       FU-Forward(S429)
	S431= A_EX.In=FU(a)                                         Path(S430,S369)
	S432= IR_ID.Out20_16=>GPR.RReg2                             Premise(F454)
	S433= GPR.RReg2=rT                                          Path(S356,S432)
	S434= GPR.Rdata2=b                                          GPR-Read(S433,S325)
	S435= FU.InID2=b                                            Path(S434,S419)
	S436= FU.OutID2=FU(b)                                       FU-Forward(S435)
	S437= B_EX.In=FU(b)                                         Path(S436,S371)
	S438= ALUOut_WB.Out=>GPR.WData                              Premise(F455)
	S439= IR_WB.Out15_11=>GPR.WReg                              Premise(F456)
	S440= IMMU.Addr=>IAddrReg.In                                Premise(F457)
	S441= PC.Out=>ICache.IEA                                    Premise(F458)
	S442= ICache.IEA=addr+4                                     Path(S362,S441)
	S443= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S442)
	S444= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S443,S389)
	S445= FU.ICacheHit=ICacheHit(addr+4)                        Path(S443,S400)
	S446= ICache.Out=>ICacheReg.In                              Premise(F459)
	S447= PC.Out=>IMMU.IEA                                      Premise(F460)
	S448= IMMU.IEA=addr+4                                       Path(S362,S447)
	S449= CP0.ASID=>IMMU.PID                                    Premise(F461)
	S450= IMMU.PID=pid                                          Path(S363,S449)
	S451= IMMU.Addr={pid,addr+4}                                IMMU-Search(S450,S448)
	S452= IAddrReg.In={pid,addr+4}                              Path(S451,S440)
	S453= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S450,S448)
	S454= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S453,S390)
	S455= IR_MEM.Out=>IR_DMMU1.In                               Premise(F462)
	S456= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F463)
	S457= IR_ID.Out=>IR_EX.In                                   Premise(F464)
	S458= IR_EX.In={0,rS,rT,rD,0,4}                             Path(S353,S457)
	S459= ICache.Out=>IR_ID.In                                  Premise(F465)
	S460= ICache.Out=>IR_IMMU.In                                Premise(F466)
	S461= IR_EX.Out=>IR_MEM.In                                  Premise(F467)
	S462= IR_MEM.In={0,rS,rT,rD,0,4}                            Path(S346,S461)
	S463= IR_DMMU2.Out=>IR_WB.In                                Premise(F468)
	S464= IR_MEM.Out=>IR_WB.In                                  Premise(F469)
	S465= B_EX.Out=>SU.Data                                     Premise(F470)
	S466= SU.Data=FU(b)                                         Path(S343,S465)
	S467= SU.Func=6'b000100                                     Premise(F471)
	S468= A_EX.Out4_0=>SU.Shamt                                 Premise(F472)
	S469= SU.Shamt={FU(a)}[4:0]                                 Path(S342,S468)
	S470= SU.Out=FU(b)<<{FU(a)}[4:0]                            SU(S466,S469)
	S471= ALUOut_MEM.In=FU(b)<<{FU(a)}[4:0]                     Path(S470,S366)
	S472= FU.InEX=FU(b)<<{FU(a)}[4:0]                           Path(S470,S413)
	S473= SU.CMP=Compare0(FU(b)<<{FU(a)}[4:0])                  SU(S466,S469)
	S474= SU.CA=Carry(FU(b)<<{FU(a)}[4:0])                      SU(S466,S469)
	S475= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F473)
	S476= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F474)
	S477= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F475)
	S478= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F476)
	S479= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F477)
	S480= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F478)
	S481= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F479)
	S482= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F480)
	S483= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F481)
	S484= CU_EX.IRFunc1=rT                                      Path(S349,S483)
	S485= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F482)
	S486= CU_EX.IRFunc2=rS                                      Path(S348,S485)
	S487= IR_EX.Out31_26=>CU_EX.Op                              Premise(F483)
	S488= CU_EX.Op=0                                            Path(S347,S487)
	S489= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F484)
	S490= CU_EX.IRFunc=4                                        Path(S352,S489)
	S491= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F485)
	S492= CU_ID.IRFunc1=rT                                      Path(S356,S491)
	S493= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F486)
	S494= CU_ID.IRFunc2=rS                                      Path(S355,S493)
	S495= IR_ID.Out31_26=>CU_ID.Op                              Premise(F487)
	S496= CU_ID.Op=0                                            Path(S354,S495)
	S497= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F488)
	S498= CU_ID.IRFunc=4                                        Path(S359,S497)
	S499= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F489)
	S500= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F490)
	S501= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F491)
	S502= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F492)
	S503= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F493)
	S504= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F494)
	S505= IR_WB.Out31_26=>CU_WB.Op                              Premise(F495)
	S506= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F496)
	S507= CtrlALUOut_MEM=1                                      Premise(F497)
	S508= [ALUOut_MEM]=FU(b)<<{FU(a)}[4:0]                      ALUOut_MEM-Write(S471,S507)
	S509= CtrlALUOut_DMMU1=0                                    Premise(F498)
	S510= CtrlALUOut_DMMU2=0                                    Premise(F499)
	S511= CtrlALUOut_WB=0                                       Premise(F500)
	S512= CtrlA_EX=0                                            Premise(F501)
	S513= [A_EX]=FU(a)                                          A_EX-Hold(S304,S512)
	S514= CtrlA_MEM=0                                           Premise(F502)
	S515= CtrlA_WB=0                                            Premise(F503)
	S516= CtrlB_EX=0                                            Premise(F504)
	S517= [B_EX]=FU(b)                                          B_EX-Hold(S308,S516)
	S518= CtrlB_MEM=0                                           Premise(F505)
	S519= CtrlB_WB=0                                            Premise(F506)
	S520= CtrlICache=0                                          Premise(F507)
	S521= ICache[addr]={0,rS,rT,rD,0,4}                         ICache-Hold(S312,S520)
	S522= CtrlIMMU=0                                            Premise(F508)
	S523= CtrlIR_DMMU1=0                                        Premise(F509)
	S524= CtrlIR_DMMU2=0                                        Premise(F510)
	S525= CtrlIR_EX=0                                           Premise(F511)
	S526= [IR_EX]={0,rS,rT,rD,0,4}                              IR_EX-Hold(S317,S525)
	S527= CtrlIR_ID=0                                           Premise(F512)
	S528= [IR_ID]={0,rS,rT,rD,0,4}                              IR_ID-Hold(S319,S527)
	S529= CtrlIR_IMMU=0                                         Premise(F513)
	S530= CtrlIR_MEM=1                                          Premise(F514)
	S531= [IR_MEM]={0,rS,rT,rD,0,4}                             IR_MEM-Write(S462,S530)
	S532= CtrlIR_WB=0                                           Premise(F515)
	S533= CtrlGPR=0                                             Premise(F516)
	S534= GPR[rS]=a                                             GPR-Hold(S324,S533)
	S535= GPR[rT]=b                                             GPR-Hold(S325,S533)
	S536= CtrlIAddrReg=0                                        Premise(F517)
	S537= CtrlPC=0                                              Premise(F518)
	S538= CtrlPCInc=0                                           Premise(F519)
	S539= PC[CIA]=addr                                          PC-Hold(S329,S538)
	S540= PC[Out]=addr+4                                        PC-Hold(S330,S537,S538)
	S541= CtrlIMem=0                                            Premise(F520)
	S542= IMem[{pid,addr}]={0,rS,rT,rD,0,4}                     IMem-Hold(S332,S541)
	S543= CtrlICacheReg=0                                       Premise(F521)
	S544= CtrlASIDIn=0                                          Premise(F522)
	S545= CtrlCP0=0                                             Premise(F523)
	S546= CP0[ASID]=pid                                         CP0-Hold(S336,S545)
	S547= CtrlEPCIn=0                                           Premise(F524)
	S548= CtrlExCodeIn=0                                        Premise(F525)
	S549= CtrlIRMux=0                                           Premise(F526)

MEM	S550= ALUOut_MEM.Out=FU(b)<<{FU(a)}[4:0]                    ALUOut_MEM-Out(S508)
	S551= ALUOut_MEM.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]          ALUOut_MEM-Out(S508)
	S552= ALUOut_MEM.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]          ALUOut_MEM-Out(S508)
	S553= A_EX.Out=FU(a)                                        A_EX-Out(S513)
	S554= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S513)
	S555= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S513)
	S556= B_EX.Out=FU(b)                                        B_EX-Out(S517)
	S557= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S517)
	S558= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S517)
	S559= IR_EX.Out={0,rS,rT,rD,0,4}                            IR_EX-Out(S526)
	S560= IR_EX.Out31_26=0                                      IR_EX-Out(S526)
	S561= IR_EX.Out25_21=rS                                     IR_EX-Out(S526)
	S562= IR_EX.Out20_16=rT                                     IR_EX-Out(S526)
	S563= IR_EX.Out15_11=rD                                     IR_EX-Out(S526)
	S564= IR_EX.Out10_6=0                                       IR_EX-Out(S526)
	S565= IR_EX.Out5_0=4                                        IR_EX-Out(S526)
	S566= IR_ID.Out={0,rS,rT,rD,0,4}                            IR-Out(S528)
	S567= IR_ID.Out31_26=0                                      IR-Out(S528)
	S568= IR_ID.Out25_21=rS                                     IR-Out(S528)
	S569= IR_ID.Out20_16=rT                                     IR-Out(S528)
	S570= IR_ID.Out15_11=rD                                     IR-Out(S528)
	S571= IR_ID.Out10_6=0                                       IR-Out(S528)
	S572= IR_ID.Out5_0=4                                        IR-Out(S528)
	S573= IR_MEM.Out={0,rS,rT,rD,0,4}                           IR_MEM-Out(S531)
	S574= IR_MEM.Out31_26=0                                     IR_MEM-Out(S531)
	S575= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S531)
	S576= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S531)
	S577= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S531)
	S578= IR_MEM.Out10_6=0                                      IR_MEM-Out(S531)
	S579= IR_MEM.Out5_0=4                                       IR_MEM-Out(S531)
	S580= PC.CIA=addr                                           PC-Out(S539)
	S581= PC.CIA31_28=addr[31:28]                               PC-Out(S539)
	S582= PC.Out=addr+4                                         PC-Out(S540)
	S583= CP0.ASID=pid                                          CP0-Read-ASID(S546)
	S584= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F527)
	S585= ALUOut_DMMU1.In=FU(b)<<{FU(a)}[4:0]                   Path(S550,S584)
	S586= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F528)
	S587= SU.Out=>ALUOut_MEM.In                                 Premise(F529)
	S588= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F530)
	S589= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F531)
	S590= ALUOut_WB.In=FU(b)<<{FU(a)}[4:0]                      Path(S550,S589)
	S591= FU.OutID1=>A_EX.In                                    Premise(F532)
	S592= A_MEM.Out=>A_WB.In                                    Premise(F533)
	S593= FU.OutID2=>B_EX.In                                    Premise(F534)
	S594= B_MEM.Out=>B_WB.In                                    Premise(F535)
	S595= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F536)
	S596= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F537)
	S597= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F538)
	S598= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F539)
	S599= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F540)
	S600= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F541)
	S601= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F542)
	S602= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F543)
	S603= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F544)
	S604= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F545)
	S605= FU.Bub_ID=>CU_ID.Bub                                  Premise(F546)
	S606= FU.Halt_ID=>CU_ID.Halt                                Premise(F547)
	S607= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F548)
	S608= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F549)
	S609= FU.Bub_IF=>CU_IF.Bub                                  Premise(F550)
	S610= FU.Halt_IF=>CU_IF.Halt                                Premise(F551)
	S611= ICache.Hit=>CU_IF.ICacheHit                           Premise(F552)
	S612= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F553)
	S613= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F554)
	S614= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F555)
	S615= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F556)
	S616= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F557)
	S617= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F558)
	S618= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F559)
	S619= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F560)
	S620= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F561)
	S621= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F562)
	S622= ICache.Hit=>FU.ICacheHit                              Premise(F563)
	S623= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F564)
	S624= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F565)
	S625= IR_EX.Out=>FU.IR_EX                                   Premise(F566)
	S626= FU.IR_EX={0,rS,rT,rD,0,4}                             Path(S559,S625)
	S627= IR_ID.Out=>FU.IR_ID                                   Premise(F567)
	S628= FU.IR_ID={0,rS,rT,rD,0,4}                             Path(S566,S627)
	S629= IR_MEM.Out=>FU.IR_MEM                                 Premise(F568)
	S630= FU.IR_MEM={0,rS,rT,rD,0,4}                            Path(S573,S629)
	S631= IR_WB.Out=>FU.IR_WB                                   Premise(F569)
	S632= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F570)
	S633= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F571)
	S634= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F572)
	S635= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F573)
	S636= SU.Out=>FU.InEX                                       Premise(F574)
	S637= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F575)
	S638= FU.InEX_WReg=rD                                       Path(S563,S637)
	S639= GPR.Rdata1=>FU.InID1                                  Premise(F576)
	S640= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F577)
	S641= FU.InID1_RReg=rS                                      Path(S568,S640)
	S642= GPR.Rdata2=>FU.InID2                                  Premise(F578)
	S643= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F579)
	S644= FU.InID2_RReg=rT                                      Path(S569,S643)
	S645= ALUOut_MEM.Out=>FU.InMEM                              Premise(F580)
	S646= FU.InMEM=FU(b)<<{FU(a)}[4:0]                          Path(S550,S645)
	S647= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F581)
	S648= FU.InMEM_WReg=rD                                      Path(S577,S647)
	S649= ALUOut_WB.Out=>FU.InWB                                Premise(F582)
	S650= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F583)
	S651= IR_ID.Out25_21=>GPR.RReg1                             Premise(F584)
	S652= GPR.RReg1=rS                                          Path(S568,S651)
	S653= GPR.Rdata1=a                                          GPR-Read(S652,S534)
	S654= FU.InID1=a                                            Path(S653,S639)
	S655= FU.OutID1=FU(a)                                       FU-Forward(S654)
	S656= A_EX.In=FU(a)                                         Path(S655,S591)
	S657= IR_ID.Out20_16=>GPR.RReg2                             Premise(F585)
	S658= GPR.RReg2=rT                                          Path(S569,S657)
	S659= GPR.Rdata2=b                                          GPR-Read(S658,S535)
	S660= FU.InID2=b                                            Path(S659,S642)
	S661= FU.OutID2=FU(b)                                       FU-Forward(S660)
	S662= B_EX.In=FU(b)                                         Path(S661,S593)
	S663= ALUOut_WB.Out=>GPR.WData                              Premise(F586)
	S664= IR_WB.Out15_11=>GPR.WReg                              Premise(F587)
	S665= IMMU.Addr=>IAddrReg.In                                Premise(F588)
	S666= PC.Out=>ICache.IEA                                    Premise(F589)
	S667= ICache.IEA=addr+4                                     Path(S582,S666)
	S668= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S667)
	S669= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S668,S611)
	S670= FU.ICacheHit=ICacheHit(addr+4)                        Path(S668,S622)
	S671= ICache.Out=>ICacheReg.In                              Premise(F590)
	S672= PC.Out=>IMMU.IEA                                      Premise(F591)
	S673= IMMU.IEA=addr+4                                       Path(S582,S672)
	S674= CP0.ASID=>IMMU.PID                                    Premise(F592)
	S675= IMMU.PID=pid                                          Path(S583,S674)
	S676= IMMU.Addr={pid,addr+4}                                IMMU-Search(S675,S673)
	S677= IAddrReg.In={pid,addr+4}                              Path(S676,S665)
	S678= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S675,S673)
	S679= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S678,S612)
	S680= IR_MEM.Out=>IR_DMMU1.In                               Premise(F593)
	S681= IR_DMMU1.In={0,rS,rT,rD,0,4}                          Path(S573,S680)
	S682= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F594)
	S683= IR_ID.Out=>IR_EX.In                                   Premise(F595)
	S684= IR_EX.In={0,rS,rT,rD,0,4}                             Path(S566,S683)
	S685= ICache.Out=>IR_ID.In                                  Premise(F596)
	S686= ICache.Out=>IR_IMMU.In                                Premise(F597)
	S687= IR_EX.Out=>IR_MEM.In                                  Premise(F598)
	S688= IR_MEM.In={0,rS,rT,rD,0,4}                            Path(S559,S687)
	S689= IR_DMMU2.Out=>IR_WB.In                                Premise(F599)
	S690= IR_MEM.Out=>IR_WB.In                                  Premise(F600)
	S691= IR_WB.In={0,rS,rT,rD,0,4}                             Path(S573,S690)
	S692= B_EX.Out=>SU.Data                                     Premise(F601)
	S693= SU.Data=FU(b)                                         Path(S556,S692)
	S694= A_EX.Out4_0=>SU.Shamt                                 Premise(F602)
	S695= SU.Shamt={FU(a)}[4:0]                                 Path(S555,S694)
	S696= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F603)
	S697= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F604)
	S698= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F605)
	S699= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F606)
	S700= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F607)
	S701= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F608)
	S702= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F609)
	S703= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F610)
	S704= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F611)
	S705= CU_EX.IRFunc1=rT                                      Path(S562,S704)
	S706= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F612)
	S707= CU_EX.IRFunc2=rS                                      Path(S561,S706)
	S708= IR_EX.Out31_26=>CU_EX.Op                              Premise(F613)
	S709= CU_EX.Op=0                                            Path(S560,S708)
	S710= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F614)
	S711= CU_EX.IRFunc=4                                        Path(S565,S710)
	S712= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F615)
	S713= CU_ID.IRFunc1=rT                                      Path(S569,S712)
	S714= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F616)
	S715= CU_ID.IRFunc2=rS                                      Path(S568,S714)
	S716= IR_ID.Out31_26=>CU_ID.Op                              Premise(F617)
	S717= CU_ID.Op=0                                            Path(S567,S716)
	S718= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F618)
	S719= CU_ID.IRFunc=4                                        Path(S572,S718)
	S720= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F619)
	S721= CU_MEM.IRFunc1=rT                                     Path(S576,S720)
	S722= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F620)
	S723= CU_MEM.IRFunc2=rS                                     Path(S575,S722)
	S724= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F621)
	S725= CU_MEM.Op=0                                           Path(S574,S724)
	S726= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F622)
	S727= CU_MEM.IRFunc=4                                       Path(S579,S726)
	S728= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F623)
	S729= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F624)
	S730= IR_WB.Out31_26=>CU_WB.Op                              Premise(F625)
	S731= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F626)
	S732= CtrlALUOut_MEM=0                                      Premise(F627)
	S733= [ALUOut_MEM]=FU(b)<<{FU(a)}[4:0]                      ALUOut_MEM-Hold(S508,S732)
	S734= CtrlALUOut_DMMU1=1                                    Premise(F628)
	S735= [ALUOut_DMMU1]=FU(b)<<{FU(a)}[4:0]                    ALUOut_DMMU1-Write(S585,S734)
	S736= CtrlALUOut_DMMU2=0                                    Premise(F629)
	S737= CtrlALUOut_WB=1                                       Premise(F630)
	S738= [ALUOut_WB]=FU(b)<<{FU(a)}[4:0]                       ALUOut_WB-Write(S590,S737)
	S739= CtrlA_EX=0                                            Premise(F631)
	S740= [A_EX]=FU(a)                                          A_EX-Hold(S513,S739)
	S741= CtrlA_MEM=0                                           Premise(F632)
	S742= CtrlA_WB=1                                            Premise(F633)
	S743= CtrlB_EX=0                                            Premise(F634)
	S744= [B_EX]=FU(b)                                          B_EX-Hold(S517,S743)
	S745= CtrlB_MEM=0                                           Premise(F635)
	S746= CtrlB_WB=1                                            Premise(F636)
	S747= CtrlICache=0                                          Premise(F637)
	S748= ICache[addr]={0,rS,rT,rD,0,4}                         ICache-Hold(S521,S747)
	S749= CtrlIMMU=0                                            Premise(F638)
	S750= CtrlIR_DMMU1=1                                        Premise(F639)
	S751= [IR_DMMU1]={0,rS,rT,rD,0,4}                           IR_DMMU1-Write(S681,S750)
	S752= CtrlIR_DMMU2=0                                        Premise(F640)
	S753= CtrlIR_EX=0                                           Premise(F641)
	S754= [IR_EX]={0,rS,rT,rD,0,4}                              IR_EX-Hold(S526,S753)
	S755= CtrlIR_ID=0                                           Premise(F642)
	S756= [IR_ID]={0,rS,rT,rD,0,4}                              IR_ID-Hold(S528,S755)
	S757= CtrlIR_IMMU=0                                         Premise(F643)
	S758= CtrlIR_MEM=0                                          Premise(F644)
	S759= [IR_MEM]={0,rS,rT,rD,0,4}                             IR_MEM-Hold(S531,S758)
	S760= CtrlIR_WB=1                                           Premise(F645)
	S761= [IR_WB]={0,rS,rT,rD,0,4}                              IR_WB-Write(S691,S760)
	S762= CtrlGPR=0                                             Premise(F646)
	S763= GPR[rS]=a                                             GPR-Hold(S534,S762)
	S764= GPR[rT]=b                                             GPR-Hold(S535,S762)
	S765= CtrlIAddrReg=0                                        Premise(F647)
	S766= CtrlPC=0                                              Premise(F648)
	S767= CtrlPCInc=0                                           Premise(F649)
	S768= PC[CIA]=addr                                          PC-Hold(S539,S767)
	S769= PC[Out]=addr+4                                        PC-Hold(S540,S766,S767)
	S770= CtrlIMem=0                                            Premise(F650)
	S771= IMem[{pid,addr}]={0,rS,rT,rD,0,4}                     IMem-Hold(S542,S770)
	S772= CtrlICacheReg=0                                       Premise(F651)
	S773= CtrlASIDIn=0                                          Premise(F652)
	S774= CtrlCP0=0                                             Premise(F653)
	S775= CP0[ASID]=pid                                         CP0-Hold(S546,S774)
	S776= CtrlEPCIn=0                                           Premise(F654)
	S777= CtrlExCodeIn=0                                        Premise(F655)
	S778= CtrlIRMux=0                                           Premise(F656)

DMMU1	S779= ALUOut_MEM.Out=FU(b)<<{FU(a)}[4:0]                    ALUOut_MEM-Out(S733)
	S780= ALUOut_MEM.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]          ALUOut_MEM-Out(S733)
	S781= ALUOut_MEM.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]          ALUOut_MEM-Out(S733)
	S782= ALUOut_DMMU1.Out=FU(b)<<{FU(a)}[4:0]                  ALUOut_DMMU1-Out(S735)
	S783= ALUOut_DMMU1.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]        ALUOut_DMMU1-Out(S735)
	S784= ALUOut_DMMU1.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]        ALUOut_DMMU1-Out(S735)
	S785= ALUOut_WB.Out=FU(b)<<{FU(a)}[4:0]                     ALUOut_WB-Out(S738)
	S786= ALUOut_WB.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]           ALUOut_WB-Out(S738)
	S787= ALUOut_WB.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]           ALUOut_WB-Out(S738)
	S788= A_EX.Out=FU(a)                                        A_EX-Out(S740)
	S789= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S740)
	S790= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S740)
	S791= B_EX.Out=FU(b)                                        B_EX-Out(S744)
	S792= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S744)
	S793= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S744)
	S794= IR_DMMU1.Out={0,rS,rT,rD,0,4}                         IR_DMMU1-Out(S751)
	S795= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S751)
	S796= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S751)
	S797= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S751)
	S798= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S751)
	S799= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S751)
	S800= IR_DMMU1.Out5_0=4                                     IR_DMMU1-Out(S751)
	S801= IR_EX.Out={0,rS,rT,rD,0,4}                            IR_EX-Out(S754)
	S802= IR_EX.Out31_26=0                                      IR_EX-Out(S754)
	S803= IR_EX.Out25_21=rS                                     IR_EX-Out(S754)
	S804= IR_EX.Out20_16=rT                                     IR_EX-Out(S754)
	S805= IR_EX.Out15_11=rD                                     IR_EX-Out(S754)
	S806= IR_EX.Out10_6=0                                       IR_EX-Out(S754)
	S807= IR_EX.Out5_0=4                                        IR_EX-Out(S754)
	S808= IR_ID.Out={0,rS,rT,rD,0,4}                            IR-Out(S756)
	S809= IR_ID.Out31_26=0                                      IR-Out(S756)
	S810= IR_ID.Out25_21=rS                                     IR-Out(S756)
	S811= IR_ID.Out20_16=rT                                     IR-Out(S756)
	S812= IR_ID.Out15_11=rD                                     IR-Out(S756)
	S813= IR_ID.Out10_6=0                                       IR-Out(S756)
	S814= IR_ID.Out5_0=4                                        IR-Out(S756)
	S815= IR_MEM.Out={0,rS,rT,rD,0,4}                           IR_MEM-Out(S759)
	S816= IR_MEM.Out31_26=0                                     IR_MEM-Out(S759)
	S817= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S759)
	S818= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S759)
	S819= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S759)
	S820= IR_MEM.Out10_6=0                                      IR_MEM-Out(S759)
	S821= IR_MEM.Out5_0=4                                       IR_MEM-Out(S759)
	S822= IR_WB.Out={0,rS,rT,rD,0,4}                            IR-Out(S761)
	S823= IR_WB.Out31_26=0                                      IR-Out(S761)
	S824= IR_WB.Out25_21=rS                                     IR-Out(S761)
	S825= IR_WB.Out20_16=rT                                     IR-Out(S761)
	S826= IR_WB.Out15_11=rD                                     IR-Out(S761)
	S827= IR_WB.Out10_6=0                                       IR-Out(S761)
	S828= IR_WB.Out5_0=4                                        IR-Out(S761)
	S829= PC.CIA=addr                                           PC-Out(S768)
	S830= PC.CIA31_28=addr[31:28]                               PC-Out(S768)
	S831= PC.Out=addr+4                                         PC-Out(S769)
	S832= CP0.ASID=pid                                          CP0-Read-ASID(S775)
	S833= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F657)
	S834= ALUOut_DMMU1.In=FU(b)<<{FU(a)}[4:0]                   Path(S779,S833)
	S835= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F658)
	S836= ALUOut_DMMU2.In=FU(b)<<{FU(a)}[4:0]                   Path(S782,S835)
	S837= SU.Out=>ALUOut_MEM.In                                 Premise(F659)
	S838= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F660)
	S839= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F661)
	S840= ALUOut_WB.In=FU(b)<<{FU(a)}[4:0]                      Path(S779,S839)
	S841= FU.OutID1=>A_EX.In                                    Premise(F662)
	S842= A_MEM.Out=>A_WB.In                                    Premise(F663)
	S843= FU.OutID2=>B_EX.In                                    Premise(F664)
	S844= B_MEM.Out=>B_WB.In                                    Premise(F665)
	S845= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F666)
	S846= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F667)
	S847= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F668)
	S848= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F669)
	S849= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F670)
	S850= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F671)
	S851= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F672)
	S852= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F673)
	S853= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F674)
	S854= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F675)
	S855= FU.Bub_ID=>CU_ID.Bub                                  Premise(F676)
	S856= FU.Halt_ID=>CU_ID.Halt                                Premise(F677)
	S857= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F678)
	S858= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F679)
	S859= FU.Bub_IF=>CU_IF.Bub                                  Premise(F680)
	S860= FU.Halt_IF=>CU_IF.Halt                                Premise(F681)
	S861= ICache.Hit=>CU_IF.ICacheHit                           Premise(F682)
	S862= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F683)
	S863= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F684)
	S864= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F685)
	S865= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F686)
	S866= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F687)
	S867= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F688)
	S868= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F689)
	S869= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F690)
	S870= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F691)
	S871= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F692)
	S872= ICache.Hit=>FU.ICacheHit                              Premise(F693)
	S873= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F694)
	S874= FU.IR_DMMU1={0,rS,rT,rD,0,4}                          Path(S794,S873)
	S875= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F695)
	S876= IR_EX.Out=>FU.IR_EX                                   Premise(F696)
	S877= FU.IR_EX={0,rS,rT,rD,0,4}                             Path(S801,S876)
	S878= IR_ID.Out=>FU.IR_ID                                   Premise(F697)
	S879= FU.IR_ID={0,rS,rT,rD,0,4}                             Path(S808,S878)
	S880= IR_MEM.Out=>FU.IR_MEM                                 Premise(F698)
	S881= FU.IR_MEM={0,rS,rT,rD,0,4}                            Path(S815,S880)
	S882= IR_WB.Out=>FU.IR_WB                                   Premise(F699)
	S883= FU.IR_WB={0,rS,rT,rD,0,4}                             Path(S822,S882)
	S884= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F700)
	S885= FU.InDMMU1=FU(b)<<{FU(a)}[4:0]                        Path(S782,S884)
	S886= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F701)
	S887= FU.InDMMU1_WReg=rD                                    Path(S798,S886)
	S888= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F702)
	S889= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F703)
	S890= SU.Out=>FU.InEX                                       Premise(F704)
	S891= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F705)
	S892= FU.InEX_WReg=rD                                       Path(S805,S891)
	S893= GPR.Rdata1=>FU.InID1                                  Premise(F706)
	S894= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F707)
	S895= FU.InID1_RReg=rS                                      Path(S810,S894)
	S896= GPR.Rdata2=>FU.InID2                                  Premise(F708)
	S897= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F709)
	S898= FU.InID2_RReg=rT                                      Path(S811,S897)
	S899= ALUOut_MEM.Out=>FU.InMEM                              Premise(F710)
	S900= FU.InMEM=FU(b)<<{FU(a)}[4:0]                          Path(S779,S899)
	S901= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F711)
	S902= FU.InMEM_WReg=rD                                      Path(S819,S901)
	S903= ALUOut_WB.Out=>FU.InWB                                Premise(F712)
	S904= FU.InWB=FU(b)<<{FU(a)}[4:0]                           Path(S785,S903)
	S905= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F713)
	S906= FU.InWB_WReg=rD                                       Path(S826,S905)
	S907= IR_ID.Out25_21=>GPR.RReg1                             Premise(F714)
	S908= GPR.RReg1=rS                                          Path(S810,S907)
	S909= GPR.Rdata1=a                                          GPR-Read(S908,S763)
	S910= FU.InID1=a                                            Path(S909,S893)
	S911= FU.OutID1=FU(a)                                       FU-Forward(S910)
	S912= A_EX.In=FU(a)                                         Path(S911,S841)
	S913= IR_ID.Out20_16=>GPR.RReg2                             Premise(F715)
	S914= GPR.RReg2=rT                                          Path(S811,S913)
	S915= GPR.Rdata2=b                                          GPR-Read(S914,S764)
	S916= FU.InID2=b                                            Path(S915,S896)
	S917= FU.OutID2=FU(b)                                       FU-Forward(S916)
	S918= B_EX.In=FU(b)                                         Path(S917,S843)
	S919= ALUOut_WB.Out=>GPR.WData                              Premise(F716)
	S920= GPR.WData=FU(b)<<{FU(a)}[4:0]                         Path(S785,S919)
	S921= IR_WB.Out15_11=>GPR.WReg                              Premise(F717)
	S922= GPR.WReg=rD                                           Path(S826,S921)
	S923= IMMU.Addr=>IAddrReg.In                                Premise(F718)
	S924= PC.Out=>ICache.IEA                                    Premise(F719)
	S925= ICache.IEA=addr+4                                     Path(S831,S924)
	S926= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S925)
	S927= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S926,S861)
	S928= FU.ICacheHit=ICacheHit(addr+4)                        Path(S926,S872)
	S929= ICache.Out=>ICacheReg.In                              Premise(F720)
	S930= PC.Out=>IMMU.IEA                                      Premise(F721)
	S931= IMMU.IEA=addr+4                                       Path(S831,S930)
	S932= CP0.ASID=>IMMU.PID                                    Premise(F722)
	S933= IMMU.PID=pid                                          Path(S832,S932)
	S934= IMMU.Addr={pid,addr+4}                                IMMU-Search(S933,S931)
	S935= IAddrReg.In={pid,addr+4}                              Path(S934,S923)
	S936= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S933,S931)
	S937= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S936,S862)
	S938= IR_MEM.Out=>IR_DMMU1.In                               Premise(F723)
	S939= IR_DMMU1.In={0,rS,rT,rD,0,4}                          Path(S815,S938)
	S940= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F724)
	S941= IR_DMMU2.In={0,rS,rT,rD,0,4}                          Path(S794,S940)
	S942= IR_ID.Out=>IR_EX.In                                   Premise(F725)
	S943= IR_EX.In={0,rS,rT,rD,0,4}                             Path(S808,S942)
	S944= ICache.Out=>IR_ID.In                                  Premise(F726)
	S945= ICache.Out=>IR_IMMU.In                                Premise(F727)
	S946= IR_EX.Out=>IR_MEM.In                                  Premise(F728)
	S947= IR_MEM.In={0,rS,rT,rD,0,4}                            Path(S801,S946)
	S948= IR_DMMU2.Out=>IR_WB.In                                Premise(F729)
	S949= IR_MEM.Out=>IR_WB.In                                  Premise(F730)
	S950= IR_WB.In={0,rS,rT,rD,0,4}                             Path(S815,S949)
	S951= B_EX.Out=>SU.Data                                     Premise(F731)
	S952= SU.Data=FU(b)                                         Path(S791,S951)
	S953= A_EX.Out4_0=>SU.Shamt                                 Premise(F732)
	S954= SU.Shamt={FU(a)}[4:0]                                 Path(S790,S953)
	S955= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F733)
	S956= CU_DMMU1.IRFunc1=rT                                   Path(S797,S955)
	S957= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F734)
	S958= CU_DMMU1.IRFunc2=rS                                   Path(S796,S957)
	S959= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F735)
	S960= CU_DMMU1.Op=0                                         Path(S795,S959)
	S961= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F736)
	S962= CU_DMMU1.IRFunc=4                                     Path(S800,S961)
	S963= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F737)
	S964= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F738)
	S965= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F739)
	S966= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F740)
	S967= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F741)
	S968= CU_EX.IRFunc1=rT                                      Path(S804,S967)
	S969= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F742)
	S970= CU_EX.IRFunc2=rS                                      Path(S803,S969)
	S971= IR_EX.Out31_26=>CU_EX.Op                              Premise(F743)
	S972= CU_EX.Op=0                                            Path(S802,S971)
	S973= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F744)
	S974= CU_EX.IRFunc=4                                        Path(S807,S973)
	S975= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F745)
	S976= CU_ID.IRFunc1=rT                                      Path(S811,S975)
	S977= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F746)
	S978= CU_ID.IRFunc2=rS                                      Path(S810,S977)
	S979= IR_ID.Out31_26=>CU_ID.Op                              Premise(F747)
	S980= CU_ID.Op=0                                            Path(S809,S979)
	S981= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F748)
	S982= CU_ID.IRFunc=4                                        Path(S814,S981)
	S983= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F749)
	S984= CU_MEM.IRFunc1=rT                                     Path(S818,S983)
	S985= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F750)
	S986= CU_MEM.IRFunc2=rS                                     Path(S817,S985)
	S987= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F751)
	S988= CU_MEM.Op=0                                           Path(S816,S987)
	S989= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F752)
	S990= CU_MEM.IRFunc=4                                       Path(S821,S989)
	S991= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F753)
	S992= CU_WB.IRFunc1=rT                                      Path(S825,S991)
	S993= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F754)
	S994= CU_WB.IRFunc2=rS                                      Path(S824,S993)
	S995= IR_WB.Out31_26=>CU_WB.Op                              Premise(F755)
	S996= CU_WB.Op=0                                            Path(S823,S995)
	S997= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F756)
	S998= CU_WB.IRFunc=4                                        Path(S828,S997)
	S999= CtrlALUOut_MEM=0                                      Premise(F757)
	S1000= [ALUOut_MEM]=FU(b)<<{FU(a)}[4:0]                     ALUOut_MEM-Hold(S733,S999)
	S1001= CtrlALUOut_DMMU1=0                                   Premise(F758)
	S1002= [ALUOut_DMMU1]=FU(b)<<{FU(a)}[4:0]                   ALUOut_DMMU1-Hold(S735,S1001)
	S1003= CtrlALUOut_DMMU2=1                                   Premise(F759)
	S1004= [ALUOut_DMMU2]=FU(b)<<{FU(a)}[4:0]                   ALUOut_DMMU2-Write(S836,S1003)
	S1005= CtrlALUOut_WB=0                                      Premise(F760)
	S1006= [ALUOut_WB]=FU(b)<<{FU(a)}[4:0]                      ALUOut_WB-Hold(S738,S1005)
	S1007= CtrlA_EX=0                                           Premise(F761)
	S1008= [A_EX]=FU(a)                                         A_EX-Hold(S740,S1007)
	S1009= CtrlA_MEM=0                                          Premise(F762)
	S1010= CtrlA_WB=0                                           Premise(F763)
	S1011= CtrlB_EX=0                                           Premise(F764)
	S1012= [B_EX]=FU(b)                                         B_EX-Hold(S744,S1011)
	S1013= CtrlB_MEM=0                                          Premise(F765)
	S1014= CtrlB_WB=0                                           Premise(F766)
	S1015= CtrlICache=0                                         Premise(F767)
	S1016= ICache[addr]={0,rS,rT,rD,0,4}                        ICache-Hold(S748,S1015)
	S1017= CtrlIMMU=0                                           Premise(F768)
	S1018= CtrlIR_DMMU1=0                                       Premise(F769)
	S1019= [IR_DMMU1]={0,rS,rT,rD,0,4}                          IR_DMMU1-Hold(S751,S1018)
	S1020= CtrlIR_DMMU2=1                                       Premise(F770)
	S1021= [IR_DMMU2]={0,rS,rT,rD,0,4}                          IR_DMMU2-Write(S941,S1020)
	S1022= CtrlIR_EX=0                                          Premise(F771)
	S1023= [IR_EX]={0,rS,rT,rD,0,4}                             IR_EX-Hold(S754,S1022)
	S1024= CtrlIR_ID=0                                          Premise(F772)
	S1025= [IR_ID]={0,rS,rT,rD,0,4}                             IR_ID-Hold(S756,S1024)
	S1026= CtrlIR_IMMU=0                                        Premise(F773)
	S1027= CtrlIR_MEM=0                                         Premise(F774)
	S1028= [IR_MEM]={0,rS,rT,rD,0,4}                            IR_MEM-Hold(S759,S1027)
	S1029= CtrlIR_WB=0                                          Premise(F775)
	S1030= [IR_WB]={0,rS,rT,rD,0,4}                             IR_WB-Hold(S761,S1029)
	S1031= CtrlGPR=0                                            Premise(F776)
	S1032= GPR[rS]=a                                            GPR-Hold(S763,S1031)
	S1033= GPR[rT]=b                                            GPR-Hold(S764,S1031)
	S1034= CtrlIAddrReg=0                                       Premise(F777)
	S1035= CtrlPC=0                                             Premise(F778)
	S1036= CtrlPCInc=0                                          Premise(F779)
	S1037= PC[CIA]=addr                                         PC-Hold(S768,S1036)
	S1038= PC[Out]=addr+4                                       PC-Hold(S769,S1035,S1036)
	S1039= CtrlIMem=0                                           Premise(F780)
	S1040= IMem[{pid,addr}]={0,rS,rT,rD,0,4}                    IMem-Hold(S771,S1039)
	S1041= CtrlICacheReg=0                                      Premise(F781)
	S1042= CtrlASIDIn=0                                         Premise(F782)
	S1043= CtrlCP0=0                                            Premise(F783)
	S1044= CP0[ASID]=pid                                        CP0-Hold(S775,S1043)
	S1045= CtrlEPCIn=0                                          Premise(F784)
	S1046= CtrlExCodeIn=0                                       Premise(F785)
	S1047= CtrlIRMux=0                                          Premise(F786)

DMMU2	S1048= ALUOut_MEM.Out=FU(b)<<{FU(a)}[4:0]                   ALUOut_MEM-Out(S1000)
	S1049= ALUOut_MEM.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]         ALUOut_MEM-Out(S1000)
	S1050= ALUOut_MEM.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]         ALUOut_MEM-Out(S1000)
	S1051= ALUOut_DMMU1.Out=FU(b)<<{FU(a)}[4:0]                 ALUOut_DMMU1-Out(S1002)
	S1052= ALUOut_DMMU1.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]       ALUOut_DMMU1-Out(S1002)
	S1053= ALUOut_DMMU1.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]       ALUOut_DMMU1-Out(S1002)
	S1054= ALUOut_DMMU2.Out=FU(b)<<{FU(a)}[4:0]                 ALUOut_DMMU2-Out(S1004)
	S1055= ALUOut_DMMU2.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]       ALUOut_DMMU2-Out(S1004)
	S1056= ALUOut_DMMU2.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]       ALUOut_DMMU2-Out(S1004)
	S1057= ALUOut_WB.Out=FU(b)<<{FU(a)}[4:0]                    ALUOut_WB-Out(S1006)
	S1058= ALUOut_WB.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]          ALUOut_WB-Out(S1006)
	S1059= ALUOut_WB.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]          ALUOut_WB-Out(S1006)
	S1060= A_EX.Out=FU(a)                                       A_EX-Out(S1008)
	S1061= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1008)
	S1062= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1008)
	S1063= B_EX.Out=FU(b)                                       B_EX-Out(S1012)
	S1064= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1012)
	S1065= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1012)
	S1066= IR_DMMU1.Out={0,rS,rT,rD,0,4}                        IR_DMMU1-Out(S1019)
	S1067= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1019)
	S1068= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1019)
	S1069= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1019)
	S1070= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1019)
	S1071= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1019)
	S1072= IR_DMMU1.Out5_0=4                                    IR_DMMU1-Out(S1019)
	S1073= IR_DMMU2.Out={0,rS,rT,rD,0,4}                        IR_DMMU2-Out(S1021)
	S1074= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1021)
	S1075= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1021)
	S1076= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1021)
	S1077= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1021)
	S1078= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1021)
	S1079= IR_DMMU2.Out5_0=4                                    IR_DMMU2-Out(S1021)
	S1080= IR_EX.Out={0,rS,rT,rD,0,4}                           IR_EX-Out(S1023)
	S1081= IR_EX.Out31_26=0                                     IR_EX-Out(S1023)
	S1082= IR_EX.Out25_21=rS                                    IR_EX-Out(S1023)
	S1083= IR_EX.Out20_16=rT                                    IR_EX-Out(S1023)
	S1084= IR_EX.Out15_11=rD                                    IR_EX-Out(S1023)
	S1085= IR_EX.Out10_6=0                                      IR_EX-Out(S1023)
	S1086= IR_EX.Out5_0=4                                       IR_EX-Out(S1023)
	S1087= IR_ID.Out={0,rS,rT,rD,0,4}                           IR-Out(S1025)
	S1088= IR_ID.Out31_26=0                                     IR-Out(S1025)
	S1089= IR_ID.Out25_21=rS                                    IR-Out(S1025)
	S1090= IR_ID.Out20_16=rT                                    IR-Out(S1025)
	S1091= IR_ID.Out15_11=rD                                    IR-Out(S1025)
	S1092= IR_ID.Out10_6=0                                      IR-Out(S1025)
	S1093= IR_ID.Out5_0=4                                       IR-Out(S1025)
	S1094= IR_MEM.Out={0,rS,rT,rD,0,4}                          IR_MEM-Out(S1028)
	S1095= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1028)
	S1096= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1028)
	S1097= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1028)
	S1098= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1028)
	S1099= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1028)
	S1100= IR_MEM.Out5_0=4                                      IR_MEM-Out(S1028)
	S1101= IR_WB.Out={0,rS,rT,rD,0,4}                           IR-Out(S1030)
	S1102= IR_WB.Out31_26=0                                     IR-Out(S1030)
	S1103= IR_WB.Out25_21=rS                                    IR-Out(S1030)
	S1104= IR_WB.Out20_16=rT                                    IR-Out(S1030)
	S1105= IR_WB.Out15_11=rD                                    IR-Out(S1030)
	S1106= IR_WB.Out10_6=0                                      IR-Out(S1030)
	S1107= IR_WB.Out5_0=4                                       IR-Out(S1030)
	S1108= PC.CIA=addr                                          PC-Out(S1037)
	S1109= PC.CIA31_28=addr[31:28]                              PC-Out(S1037)
	S1110= PC.Out=addr+4                                        PC-Out(S1038)
	S1111= CP0.ASID=pid                                         CP0-Read-ASID(S1044)
	S1112= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F787)
	S1113= ALUOut_DMMU1.In=FU(b)<<{FU(a)}[4:0]                  Path(S1048,S1112)
	S1114= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F788)
	S1115= ALUOut_DMMU2.In=FU(b)<<{FU(a)}[4:0]                  Path(S1051,S1114)
	S1116= SU.Out=>ALUOut_MEM.In                                Premise(F789)
	S1117= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F790)
	S1118= ALUOut_WB.In=FU(b)<<{FU(a)}[4:0]                     Path(S1054,S1117)
	S1119= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F791)
	S1120= FU.OutID1=>A_EX.In                                   Premise(F792)
	S1121= A_MEM.Out=>A_WB.In                                   Premise(F793)
	S1122= FU.OutID2=>B_EX.In                                   Premise(F794)
	S1123= B_MEM.Out=>B_WB.In                                   Premise(F795)
	S1124= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F796)
	S1125= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F797)
	S1126= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F798)
	S1127= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F799)
	S1128= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F800)
	S1129= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F801)
	S1130= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F802)
	S1131= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F803)
	S1132= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F804)
	S1133= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F805)
	S1134= FU.Bub_ID=>CU_ID.Bub                                 Premise(F806)
	S1135= FU.Halt_ID=>CU_ID.Halt                               Premise(F807)
	S1136= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F808)
	S1137= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F809)
	S1138= FU.Bub_IF=>CU_IF.Bub                                 Premise(F810)
	S1139= FU.Halt_IF=>CU_IF.Halt                               Premise(F811)
	S1140= ICache.Hit=>CU_IF.ICacheHit                          Premise(F812)
	S1141= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F813)
	S1142= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F814)
	S1143= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F815)
	S1144= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F816)
	S1145= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F817)
	S1146= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F818)
	S1147= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F819)
	S1148= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F820)
	S1149= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F821)
	S1150= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F822)
	S1151= ICache.Hit=>FU.ICacheHit                             Premise(F823)
	S1152= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F824)
	S1153= FU.IR_DMMU1={0,rS,rT,rD,0,4}                         Path(S1066,S1152)
	S1154= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F825)
	S1155= FU.IR_DMMU2={0,rS,rT,rD,0,4}                         Path(S1073,S1154)
	S1156= IR_EX.Out=>FU.IR_EX                                  Premise(F826)
	S1157= FU.IR_EX={0,rS,rT,rD,0,4}                            Path(S1080,S1156)
	S1158= IR_ID.Out=>FU.IR_ID                                  Premise(F827)
	S1159= FU.IR_ID={0,rS,rT,rD,0,4}                            Path(S1087,S1158)
	S1160= IR_MEM.Out=>FU.IR_MEM                                Premise(F828)
	S1161= FU.IR_MEM={0,rS,rT,rD,0,4}                           Path(S1094,S1160)
	S1162= IR_WB.Out=>FU.IR_WB                                  Premise(F829)
	S1163= FU.IR_WB={0,rS,rT,rD,0,4}                            Path(S1101,S1162)
	S1164= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F830)
	S1165= FU.InDMMU1=FU(b)<<{FU(a)}[4:0]                       Path(S1051,S1164)
	S1166= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F831)
	S1167= FU.InDMMU1_WReg=rD                                   Path(S1070,S1166)
	S1168= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F832)
	S1169= FU.InDMMU2=FU(b)<<{FU(a)}[4:0]                       Path(S1054,S1168)
	S1170= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F833)
	S1171= FU.InDMMU2_WReg=rD                                   Path(S1077,S1170)
	S1172= SU.Out=>FU.InEX                                      Premise(F834)
	S1173= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F835)
	S1174= FU.InEX_WReg=rD                                      Path(S1084,S1173)
	S1175= GPR.Rdata1=>FU.InID1                                 Premise(F836)
	S1176= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F837)
	S1177= FU.InID1_RReg=rS                                     Path(S1089,S1176)
	S1178= GPR.Rdata2=>FU.InID2                                 Premise(F838)
	S1179= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F839)
	S1180= FU.InID2_RReg=rT                                     Path(S1090,S1179)
	S1181= ALUOut_MEM.Out=>FU.InMEM                             Premise(F840)
	S1182= FU.InMEM=FU(b)<<{FU(a)}[4:0]                         Path(S1048,S1181)
	S1183= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F841)
	S1184= FU.InMEM_WReg=rD                                     Path(S1098,S1183)
	S1185= ALUOut_WB.Out=>FU.InWB                               Premise(F842)
	S1186= FU.InWB=FU(b)<<{FU(a)}[4:0]                          Path(S1057,S1185)
	S1187= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F843)
	S1188= FU.InWB_WReg=rD                                      Path(S1105,S1187)
	S1189= IR_ID.Out25_21=>GPR.RReg1                            Premise(F844)
	S1190= GPR.RReg1=rS                                         Path(S1089,S1189)
	S1191= GPR.Rdata1=a                                         GPR-Read(S1190,S1032)
	S1192= FU.InID1=a                                           Path(S1191,S1175)
	S1193= FU.OutID1=FU(a)                                      FU-Forward(S1192)
	S1194= A_EX.In=FU(a)                                        Path(S1193,S1120)
	S1195= IR_ID.Out20_16=>GPR.RReg2                            Premise(F845)
	S1196= GPR.RReg2=rT                                         Path(S1090,S1195)
	S1197= GPR.Rdata2=b                                         GPR-Read(S1196,S1033)
	S1198= FU.InID2=b                                           Path(S1197,S1178)
	S1199= FU.OutID2=FU(b)                                      FU-Forward(S1198)
	S1200= B_EX.In=FU(b)                                        Path(S1199,S1122)
	S1201= ALUOut_WB.Out=>GPR.WData                             Premise(F846)
	S1202= GPR.WData=FU(b)<<{FU(a)}[4:0]                        Path(S1057,S1201)
	S1203= IR_WB.Out15_11=>GPR.WReg                             Premise(F847)
	S1204= GPR.WReg=rD                                          Path(S1105,S1203)
	S1205= IMMU.Addr=>IAddrReg.In                               Premise(F848)
	S1206= PC.Out=>ICache.IEA                                   Premise(F849)
	S1207= ICache.IEA=addr+4                                    Path(S1110,S1206)
	S1208= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1207)
	S1209= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1208,S1140)
	S1210= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1208,S1151)
	S1211= ICache.Out=>ICacheReg.In                             Premise(F850)
	S1212= PC.Out=>IMMU.IEA                                     Premise(F851)
	S1213= IMMU.IEA=addr+4                                      Path(S1110,S1212)
	S1214= CP0.ASID=>IMMU.PID                                   Premise(F852)
	S1215= IMMU.PID=pid                                         Path(S1111,S1214)
	S1216= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1215,S1213)
	S1217= IAddrReg.In={pid,addr+4}                             Path(S1216,S1205)
	S1218= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1215,S1213)
	S1219= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1218,S1141)
	S1220= IR_MEM.Out=>IR_DMMU1.In                              Premise(F853)
	S1221= IR_DMMU1.In={0,rS,rT,rD,0,4}                         Path(S1094,S1220)
	S1222= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F854)
	S1223= IR_DMMU2.In={0,rS,rT,rD,0,4}                         Path(S1066,S1222)
	S1224= IR_ID.Out=>IR_EX.In                                  Premise(F855)
	S1225= IR_EX.In={0,rS,rT,rD,0,4}                            Path(S1087,S1224)
	S1226= ICache.Out=>IR_ID.In                                 Premise(F856)
	S1227= ICache.Out=>IR_IMMU.In                               Premise(F857)
	S1228= IR_EX.Out=>IR_MEM.In                                 Premise(F858)
	S1229= IR_MEM.In={0,rS,rT,rD,0,4}                           Path(S1080,S1228)
	S1230= IR_DMMU2.Out=>IR_WB.In                               Premise(F859)
	S1231= IR_WB.In={0,rS,rT,rD,0,4}                            Path(S1073,S1230)
	S1232= IR_MEM.Out=>IR_WB.In                                 Premise(F860)
	S1233= B_EX.Out=>SU.Data                                    Premise(F861)
	S1234= SU.Data=FU(b)                                        Path(S1063,S1233)
	S1235= A_EX.Out4_0=>SU.Shamt                                Premise(F862)
	S1236= SU.Shamt={FU(a)}[4:0]                                Path(S1062,S1235)
	S1237= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F863)
	S1238= CU_DMMU1.IRFunc1=rT                                  Path(S1069,S1237)
	S1239= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F864)
	S1240= CU_DMMU1.IRFunc2=rS                                  Path(S1068,S1239)
	S1241= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F865)
	S1242= CU_DMMU1.Op=0                                        Path(S1067,S1241)
	S1243= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F866)
	S1244= CU_DMMU1.IRFunc=4                                    Path(S1072,S1243)
	S1245= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F867)
	S1246= CU_DMMU2.IRFunc1=rT                                  Path(S1076,S1245)
	S1247= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F868)
	S1248= CU_DMMU2.IRFunc2=rS                                  Path(S1075,S1247)
	S1249= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F869)
	S1250= CU_DMMU2.Op=0                                        Path(S1074,S1249)
	S1251= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F870)
	S1252= CU_DMMU2.IRFunc=4                                    Path(S1079,S1251)
	S1253= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F871)
	S1254= CU_EX.IRFunc1=rT                                     Path(S1083,S1253)
	S1255= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F872)
	S1256= CU_EX.IRFunc2=rS                                     Path(S1082,S1255)
	S1257= IR_EX.Out31_26=>CU_EX.Op                             Premise(F873)
	S1258= CU_EX.Op=0                                           Path(S1081,S1257)
	S1259= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F874)
	S1260= CU_EX.IRFunc=4                                       Path(S1086,S1259)
	S1261= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F875)
	S1262= CU_ID.IRFunc1=rT                                     Path(S1090,S1261)
	S1263= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F876)
	S1264= CU_ID.IRFunc2=rS                                     Path(S1089,S1263)
	S1265= IR_ID.Out31_26=>CU_ID.Op                             Premise(F877)
	S1266= CU_ID.Op=0                                           Path(S1088,S1265)
	S1267= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F878)
	S1268= CU_ID.IRFunc=4                                       Path(S1093,S1267)
	S1269= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F879)
	S1270= CU_MEM.IRFunc1=rT                                    Path(S1097,S1269)
	S1271= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F880)
	S1272= CU_MEM.IRFunc2=rS                                    Path(S1096,S1271)
	S1273= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F881)
	S1274= CU_MEM.Op=0                                          Path(S1095,S1273)
	S1275= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F882)
	S1276= CU_MEM.IRFunc=4                                      Path(S1100,S1275)
	S1277= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F883)
	S1278= CU_WB.IRFunc1=rT                                     Path(S1104,S1277)
	S1279= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F884)
	S1280= CU_WB.IRFunc2=rS                                     Path(S1103,S1279)
	S1281= IR_WB.Out31_26=>CU_WB.Op                             Premise(F885)
	S1282= CU_WB.Op=0                                           Path(S1102,S1281)
	S1283= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F886)
	S1284= CU_WB.IRFunc=4                                       Path(S1107,S1283)
	S1285= CtrlALUOut_MEM=0                                     Premise(F887)
	S1286= [ALUOut_MEM]=FU(b)<<{FU(a)}[4:0]                     ALUOut_MEM-Hold(S1000,S1285)
	S1287= CtrlALUOut_DMMU1=0                                   Premise(F888)
	S1288= [ALUOut_DMMU1]=FU(b)<<{FU(a)}[4:0]                   ALUOut_DMMU1-Hold(S1002,S1287)
	S1289= CtrlALUOut_DMMU2=0                                   Premise(F889)
	S1290= [ALUOut_DMMU2]=FU(b)<<{FU(a)}[4:0]                   ALUOut_DMMU2-Hold(S1004,S1289)
	S1291= CtrlALUOut_WB=1                                      Premise(F890)
	S1292= [ALUOut_WB]=FU(b)<<{FU(a)}[4:0]                      ALUOut_WB-Write(S1118,S1291)
	S1293= CtrlA_EX=0                                           Premise(F891)
	S1294= [A_EX]=FU(a)                                         A_EX-Hold(S1008,S1293)
	S1295= CtrlA_MEM=0                                          Premise(F892)
	S1296= CtrlA_WB=0                                           Premise(F893)
	S1297= CtrlB_EX=0                                           Premise(F894)
	S1298= [B_EX]=FU(b)                                         B_EX-Hold(S1012,S1297)
	S1299= CtrlB_MEM=0                                          Premise(F895)
	S1300= CtrlB_WB=0                                           Premise(F896)
	S1301= CtrlICache=0                                         Premise(F897)
	S1302= ICache[addr]={0,rS,rT,rD,0,4}                        ICache-Hold(S1016,S1301)
	S1303= CtrlIMMU=0                                           Premise(F898)
	S1304= CtrlIR_DMMU1=0                                       Premise(F899)
	S1305= [IR_DMMU1]={0,rS,rT,rD,0,4}                          IR_DMMU1-Hold(S1019,S1304)
	S1306= CtrlIR_DMMU2=0                                       Premise(F900)
	S1307= [IR_DMMU2]={0,rS,rT,rD,0,4}                          IR_DMMU2-Hold(S1021,S1306)
	S1308= CtrlIR_EX=0                                          Premise(F901)
	S1309= [IR_EX]={0,rS,rT,rD,0,4}                             IR_EX-Hold(S1023,S1308)
	S1310= CtrlIR_ID=0                                          Premise(F902)
	S1311= [IR_ID]={0,rS,rT,rD,0,4}                             IR_ID-Hold(S1025,S1310)
	S1312= CtrlIR_IMMU=0                                        Premise(F903)
	S1313= CtrlIR_MEM=0                                         Premise(F904)
	S1314= [IR_MEM]={0,rS,rT,rD,0,4}                            IR_MEM-Hold(S1028,S1313)
	S1315= CtrlIR_WB=1                                          Premise(F905)
	S1316= [IR_WB]={0,rS,rT,rD,0,4}                             IR_WB-Write(S1231,S1315)
	S1317= CtrlGPR=0                                            Premise(F906)
	S1318= GPR[rS]=a                                            GPR-Hold(S1032,S1317)
	S1319= GPR[rT]=b                                            GPR-Hold(S1033,S1317)
	S1320= CtrlIAddrReg=0                                       Premise(F907)
	S1321= CtrlPC=0                                             Premise(F908)
	S1322= CtrlPCInc=0                                          Premise(F909)
	S1323= PC[CIA]=addr                                         PC-Hold(S1037,S1322)
	S1324= PC[Out]=addr+4                                       PC-Hold(S1038,S1321,S1322)
	S1325= CtrlIMem=0                                           Premise(F910)
	S1326= IMem[{pid,addr}]={0,rS,rT,rD,0,4}                    IMem-Hold(S1040,S1325)
	S1327= CtrlICacheReg=0                                      Premise(F911)
	S1328= CtrlASIDIn=0                                         Premise(F912)
	S1329= CtrlCP0=0                                            Premise(F913)
	S1330= CP0[ASID]=pid                                        CP0-Hold(S1044,S1329)
	S1331= CtrlEPCIn=0                                          Premise(F914)
	S1332= CtrlExCodeIn=0                                       Premise(F915)
	S1333= CtrlIRMux=0                                          Premise(F916)

WB	S1334= ALUOut_MEM.Out=FU(b)<<{FU(a)}[4:0]                   ALUOut_MEM-Out(S1286)
	S1335= ALUOut_MEM.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]         ALUOut_MEM-Out(S1286)
	S1336= ALUOut_MEM.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]         ALUOut_MEM-Out(S1286)
	S1337= ALUOut_DMMU1.Out=FU(b)<<{FU(a)}[4:0]                 ALUOut_DMMU1-Out(S1288)
	S1338= ALUOut_DMMU1.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]       ALUOut_DMMU1-Out(S1288)
	S1339= ALUOut_DMMU1.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]       ALUOut_DMMU1-Out(S1288)
	S1340= ALUOut_DMMU2.Out=FU(b)<<{FU(a)}[4:0]                 ALUOut_DMMU2-Out(S1290)
	S1341= ALUOut_DMMU2.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]       ALUOut_DMMU2-Out(S1290)
	S1342= ALUOut_DMMU2.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]       ALUOut_DMMU2-Out(S1290)
	S1343= ALUOut_WB.Out=FU(b)<<{FU(a)}[4:0]                    ALUOut_WB-Out(S1292)
	S1344= ALUOut_WB.Out1_0={FU(b)<<{FU(a)}[4:0]}[1:0]          ALUOut_WB-Out(S1292)
	S1345= ALUOut_WB.Out4_0={FU(b)<<{FU(a)}[4:0]}[4:0]          ALUOut_WB-Out(S1292)
	S1346= A_EX.Out=FU(a)                                       A_EX-Out(S1294)
	S1347= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1294)
	S1348= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1294)
	S1349= B_EX.Out=FU(b)                                       B_EX-Out(S1298)
	S1350= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1298)
	S1351= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1298)
	S1352= IR_DMMU1.Out={0,rS,rT,rD,0,4}                        IR_DMMU1-Out(S1305)
	S1353= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1305)
	S1354= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1305)
	S1355= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1305)
	S1356= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1305)
	S1357= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1305)
	S1358= IR_DMMU1.Out5_0=4                                    IR_DMMU1-Out(S1305)
	S1359= IR_DMMU2.Out={0,rS,rT,rD,0,4}                        IR_DMMU2-Out(S1307)
	S1360= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1307)
	S1361= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1307)
	S1362= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1307)
	S1363= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1307)
	S1364= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1307)
	S1365= IR_DMMU2.Out5_0=4                                    IR_DMMU2-Out(S1307)
	S1366= IR_EX.Out={0,rS,rT,rD,0,4}                           IR_EX-Out(S1309)
	S1367= IR_EX.Out31_26=0                                     IR_EX-Out(S1309)
	S1368= IR_EX.Out25_21=rS                                    IR_EX-Out(S1309)
	S1369= IR_EX.Out20_16=rT                                    IR_EX-Out(S1309)
	S1370= IR_EX.Out15_11=rD                                    IR_EX-Out(S1309)
	S1371= IR_EX.Out10_6=0                                      IR_EX-Out(S1309)
	S1372= IR_EX.Out5_0=4                                       IR_EX-Out(S1309)
	S1373= IR_ID.Out={0,rS,rT,rD,0,4}                           IR-Out(S1311)
	S1374= IR_ID.Out31_26=0                                     IR-Out(S1311)
	S1375= IR_ID.Out25_21=rS                                    IR-Out(S1311)
	S1376= IR_ID.Out20_16=rT                                    IR-Out(S1311)
	S1377= IR_ID.Out15_11=rD                                    IR-Out(S1311)
	S1378= IR_ID.Out10_6=0                                      IR-Out(S1311)
	S1379= IR_ID.Out5_0=4                                       IR-Out(S1311)
	S1380= IR_MEM.Out={0,rS,rT,rD,0,4}                          IR_MEM-Out(S1314)
	S1381= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1314)
	S1382= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1314)
	S1383= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1314)
	S1384= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1314)
	S1385= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1314)
	S1386= IR_MEM.Out5_0=4                                      IR_MEM-Out(S1314)
	S1387= IR_WB.Out={0,rS,rT,rD,0,4}                           IR-Out(S1316)
	S1388= IR_WB.Out31_26=0                                     IR-Out(S1316)
	S1389= IR_WB.Out25_21=rS                                    IR-Out(S1316)
	S1390= IR_WB.Out20_16=rT                                    IR-Out(S1316)
	S1391= IR_WB.Out15_11=rD                                    IR-Out(S1316)
	S1392= IR_WB.Out10_6=0                                      IR-Out(S1316)
	S1393= IR_WB.Out5_0=4                                       IR-Out(S1316)
	S1394= PC.CIA=addr                                          PC-Out(S1323)
	S1395= PC.CIA31_28=addr[31:28]                              PC-Out(S1323)
	S1396= PC.Out=addr+4                                        PC-Out(S1324)
	S1397= CP0.ASID=pid                                         CP0-Read-ASID(S1330)
	S1398= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F917)
	S1399= ALUOut_DMMU1.In=FU(b)<<{FU(a)}[4:0]                  Path(S1334,S1398)
	S1400= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F918)
	S1401= ALUOut_DMMU2.In=FU(b)<<{FU(a)}[4:0]                  Path(S1337,S1400)
	S1402= SU.Out=>ALUOut_MEM.In                                Premise(F919)
	S1403= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F920)
	S1404= ALUOut_WB.In=FU(b)<<{FU(a)}[4:0]                     Path(S1340,S1403)
	S1405= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F921)
	S1406= FU.OutID1=>A_EX.In                                   Premise(F922)
	S1407= A_MEM.Out=>A_WB.In                                   Premise(F923)
	S1408= FU.OutID2=>B_EX.In                                   Premise(F924)
	S1409= B_MEM.Out=>B_WB.In                                   Premise(F925)
	S1410= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F926)
	S1411= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F927)
	S1412= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F928)
	S1413= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F929)
	S1414= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F930)
	S1415= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F931)
	S1416= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F932)
	S1417= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F933)
	S1418= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F934)
	S1419= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F935)
	S1420= FU.Bub_ID=>CU_ID.Bub                                 Premise(F936)
	S1421= FU.Halt_ID=>CU_ID.Halt                               Premise(F937)
	S1422= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F938)
	S1423= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F939)
	S1424= FU.Bub_IF=>CU_IF.Bub                                 Premise(F940)
	S1425= FU.Halt_IF=>CU_IF.Halt                               Premise(F941)
	S1426= ICache.Hit=>CU_IF.ICacheHit                          Premise(F942)
	S1427= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F943)
	S1428= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F944)
	S1429= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F945)
	S1430= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F946)
	S1431= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F947)
	S1432= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F948)
	S1433= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F949)
	S1434= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F950)
	S1435= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F951)
	S1436= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F952)
	S1437= ICache.Hit=>FU.ICacheHit                             Premise(F953)
	S1438= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F954)
	S1439= FU.IR_DMMU1={0,rS,rT,rD,0,4}                         Path(S1352,S1438)
	S1440= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F955)
	S1441= FU.IR_DMMU2={0,rS,rT,rD,0,4}                         Path(S1359,S1440)
	S1442= IR_EX.Out=>FU.IR_EX                                  Premise(F956)
	S1443= FU.IR_EX={0,rS,rT,rD,0,4}                            Path(S1366,S1442)
	S1444= IR_ID.Out=>FU.IR_ID                                  Premise(F957)
	S1445= FU.IR_ID={0,rS,rT,rD,0,4}                            Path(S1373,S1444)
	S1446= IR_MEM.Out=>FU.IR_MEM                                Premise(F958)
	S1447= FU.IR_MEM={0,rS,rT,rD,0,4}                           Path(S1380,S1446)
	S1448= IR_WB.Out=>FU.IR_WB                                  Premise(F959)
	S1449= FU.IR_WB={0,rS,rT,rD,0,4}                            Path(S1387,S1448)
	S1450= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F960)
	S1451= FU.InDMMU1=FU(b)<<{FU(a)}[4:0]                       Path(S1337,S1450)
	S1452= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F961)
	S1453= FU.InDMMU1_WReg=rD                                   Path(S1356,S1452)
	S1454= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F962)
	S1455= FU.InDMMU2=FU(b)<<{FU(a)}[4:0]                       Path(S1340,S1454)
	S1456= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F963)
	S1457= FU.InDMMU2_WReg=rD                                   Path(S1363,S1456)
	S1458= SU.Out=>FU.InEX                                      Premise(F964)
	S1459= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F965)
	S1460= FU.InEX_WReg=rD                                      Path(S1370,S1459)
	S1461= GPR.Rdata1=>FU.InID1                                 Premise(F966)
	S1462= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F967)
	S1463= FU.InID1_RReg=rS                                     Path(S1375,S1462)
	S1464= GPR.Rdata2=>FU.InID2                                 Premise(F968)
	S1465= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F969)
	S1466= FU.InID2_RReg=rT                                     Path(S1376,S1465)
	S1467= ALUOut_MEM.Out=>FU.InMEM                             Premise(F970)
	S1468= FU.InMEM=FU(b)<<{FU(a)}[4:0]                         Path(S1334,S1467)
	S1469= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F971)
	S1470= FU.InMEM_WReg=rD                                     Path(S1384,S1469)
	S1471= ALUOut_WB.Out=>FU.InWB                               Premise(F972)
	S1472= FU.InWB=FU(b)<<{FU(a)}[4:0]                          Path(S1343,S1471)
	S1473= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F973)
	S1474= FU.InWB_WReg=rD                                      Path(S1391,S1473)
	S1475= IR_ID.Out25_21=>GPR.RReg1                            Premise(F974)
	S1476= GPR.RReg1=rS                                         Path(S1375,S1475)
	S1477= GPR.Rdata1=a                                         GPR-Read(S1476,S1318)
	S1478= FU.InID1=a                                           Path(S1477,S1461)
	S1479= FU.OutID1=FU(a)                                      FU-Forward(S1478)
	S1480= A_EX.In=FU(a)                                        Path(S1479,S1406)
	S1481= IR_ID.Out20_16=>GPR.RReg2                            Premise(F975)
	S1482= GPR.RReg2=rT                                         Path(S1376,S1481)
	S1483= GPR.Rdata2=b                                         GPR-Read(S1482,S1319)
	S1484= FU.InID2=b                                           Path(S1483,S1464)
	S1485= FU.OutID2=FU(b)                                      FU-Forward(S1484)
	S1486= B_EX.In=FU(b)                                        Path(S1485,S1408)
	S1487= ALUOut_WB.Out=>GPR.WData                             Premise(F976)
	S1488= GPR.WData=FU(b)<<{FU(a)}[4:0]                        Path(S1343,S1487)
	S1489= IR_WB.Out15_11=>GPR.WReg                             Premise(F977)
	S1490= GPR.WReg=rD                                          Path(S1391,S1489)
	S1491= IMMU.Addr=>IAddrReg.In                               Premise(F978)
	S1492= PC.Out=>ICache.IEA                                   Premise(F979)
	S1493= ICache.IEA=addr+4                                    Path(S1396,S1492)
	S1494= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1493)
	S1495= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1494,S1426)
	S1496= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1494,S1437)
	S1497= ICache.Out=>ICacheReg.In                             Premise(F980)
	S1498= PC.Out=>IMMU.IEA                                     Premise(F981)
	S1499= IMMU.IEA=addr+4                                      Path(S1396,S1498)
	S1500= CP0.ASID=>IMMU.PID                                   Premise(F982)
	S1501= IMMU.PID=pid                                         Path(S1397,S1500)
	S1502= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1501,S1499)
	S1503= IAddrReg.In={pid,addr+4}                             Path(S1502,S1491)
	S1504= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1501,S1499)
	S1505= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1504,S1427)
	S1506= IR_MEM.Out=>IR_DMMU1.In                              Premise(F983)
	S1507= IR_DMMU1.In={0,rS,rT,rD,0,4}                         Path(S1380,S1506)
	S1508= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F984)
	S1509= IR_DMMU2.In={0,rS,rT,rD,0,4}                         Path(S1352,S1508)
	S1510= IR_ID.Out=>IR_EX.In                                  Premise(F985)
	S1511= IR_EX.In={0,rS,rT,rD,0,4}                            Path(S1373,S1510)
	S1512= ICache.Out=>IR_ID.In                                 Premise(F986)
	S1513= ICache.Out=>IR_IMMU.In                               Premise(F987)
	S1514= IR_EX.Out=>IR_MEM.In                                 Premise(F988)
	S1515= IR_MEM.In={0,rS,rT,rD,0,4}                           Path(S1366,S1514)
	S1516= IR_DMMU2.Out=>IR_WB.In                               Premise(F989)
	S1517= IR_WB.In={0,rS,rT,rD,0,4}                            Path(S1359,S1516)
	S1518= IR_MEM.Out=>IR_WB.In                                 Premise(F990)
	S1519= B_EX.Out=>SU.Data                                    Premise(F991)
	S1520= SU.Data=FU(b)                                        Path(S1349,S1519)
	S1521= A_EX.Out4_0=>SU.Shamt                                Premise(F992)
	S1522= SU.Shamt={FU(a)}[4:0]                                Path(S1348,S1521)
	S1523= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F993)
	S1524= CU_DMMU1.IRFunc1=rT                                  Path(S1355,S1523)
	S1525= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F994)
	S1526= CU_DMMU1.IRFunc2=rS                                  Path(S1354,S1525)
	S1527= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F995)
	S1528= CU_DMMU1.Op=0                                        Path(S1353,S1527)
	S1529= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F996)
	S1530= CU_DMMU1.IRFunc=4                                    Path(S1358,S1529)
	S1531= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F997)
	S1532= CU_DMMU2.IRFunc1=rT                                  Path(S1362,S1531)
	S1533= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F998)
	S1534= CU_DMMU2.IRFunc2=rS                                  Path(S1361,S1533)
	S1535= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F999)
	S1536= CU_DMMU2.Op=0                                        Path(S1360,S1535)
	S1537= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1000)
	S1538= CU_DMMU2.IRFunc=4                                    Path(S1365,S1537)
	S1539= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1001)
	S1540= CU_EX.IRFunc1=rT                                     Path(S1369,S1539)
	S1541= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1002)
	S1542= CU_EX.IRFunc2=rS                                     Path(S1368,S1541)
	S1543= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1003)
	S1544= CU_EX.Op=0                                           Path(S1367,S1543)
	S1545= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1004)
	S1546= CU_EX.IRFunc=4                                       Path(S1372,S1545)
	S1547= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1005)
	S1548= CU_ID.IRFunc1=rT                                     Path(S1376,S1547)
	S1549= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1006)
	S1550= CU_ID.IRFunc2=rS                                     Path(S1375,S1549)
	S1551= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1007)
	S1552= CU_ID.Op=0                                           Path(S1374,S1551)
	S1553= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1008)
	S1554= CU_ID.IRFunc=4                                       Path(S1379,S1553)
	S1555= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1009)
	S1556= CU_MEM.IRFunc1=rT                                    Path(S1383,S1555)
	S1557= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1010)
	S1558= CU_MEM.IRFunc2=rS                                    Path(S1382,S1557)
	S1559= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1011)
	S1560= CU_MEM.Op=0                                          Path(S1381,S1559)
	S1561= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1012)
	S1562= CU_MEM.IRFunc=4                                      Path(S1386,S1561)
	S1563= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1013)
	S1564= CU_WB.IRFunc1=rT                                     Path(S1390,S1563)
	S1565= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1014)
	S1566= CU_WB.IRFunc2=rS                                     Path(S1389,S1565)
	S1567= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1015)
	S1568= CU_WB.Op=0                                           Path(S1388,S1567)
	S1569= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1016)
	S1570= CU_WB.IRFunc=4                                       Path(S1393,S1569)
	S1571= CtrlALUOut_MEM=0                                     Premise(F1017)
	S1572= [ALUOut_MEM]=FU(b)<<{FU(a)}[4:0]                     ALUOut_MEM-Hold(S1286,S1571)
	S1573= CtrlALUOut_DMMU1=0                                   Premise(F1018)
	S1574= [ALUOut_DMMU1]=FU(b)<<{FU(a)}[4:0]                   ALUOut_DMMU1-Hold(S1288,S1573)
	S1575= CtrlALUOut_DMMU2=0                                   Premise(F1019)
	S1576= [ALUOut_DMMU2]=FU(b)<<{FU(a)}[4:0]                   ALUOut_DMMU2-Hold(S1290,S1575)
	S1577= CtrlALUOut_WB=0                                      Premise(F1020)
	S1578= [ALUOut_WB]=FU(b)<<{FU(a)}[4:0]                      ALUOut_WB-Hold(S1292,S1577)
	S1579= CtrlA_EX=0                                           Premise(F1021)
	S1580= [A_EX]=FU(a)                                         A_EX-Hold(S1294,S1579)
	S1581= CtrlA_MEM=0                                          Premise(F1022)
	S1582= CtrlA_WB=0                                           Premise(F1023)
	S1583= CtrlB_EX=0                                           Premise(F1024)
	S1584= [B_EX]=FU(b)                                         B_EX-Hold(S1298,S1583)
	S1585= CtrlB_MEM=0                                          Premise(F1025)
	S1586= CtrlB_WB=0                                           Premise(F1026)
	S1587= CtrlICache=0                                         Premise(F1027)
	S1588= ICache[addr]={0,rS,rT,rD,0,4}                        ICache-Hold(S1302,S1587)
	S1589= CtrlIMMU=0                                           Premise(F1028)
	S1590= CtrlIR_DMMU1=0                                       Premise(F1029)
	S1591= [IR_DMMU1]={0,rS,rT,rD,0,4}                          IR_DMMU1-Hold(S1305,S1590)
	S1592= CtrlIR_DMMU2=0                                       Premise(F1030)
	S1593= [IR_DMMU2]={0,rS,rT,rD,0,4}                          IR_DMMU2-Hold(S1307,S1592)
	S1594= CtrlIR_EX=0                                          Premise(F1031)
	S1595= [IR_EX]={0,rS,rT,rD,0,4}                             IR_EX-Hold(S1309,S1594)
	S1596= CtrlIR_ID=0                                          Premise(F1032)
	S1597= [IR_ID]={0,rS,rT,rD,0,4}                             IR_ID-Hold(S1311,S1596)
	S1598= CtrlIR_IMMU=0                                        Premise(F1033)
	S1599= CtrlIR_MEM=0                                         Premise(F1034)
	S1600= [IR_MEM]={0,rS,rT,rD,0,4}                            IR_MEM-Hold(S1314,S1599)
	S1601= CtrlIR_WB=0                                          Premise(F1035)
	S1602= [IR_WB]={0,rS,rT,rD,0,4}                             IR_WB-Hold(S1316,S1601)
	S1603= CtrlGPR=1                                            Premise(F1036)
	S1604= GPR[rD]=FU(b)<<{FU(a)}[4:0]                          GPR-Write(S1490,S1488,S1603)
	S1605= CtrlIAddrReg=0                                       Premise(F1037)
	S1606= CtrlPC=0                                             Premise(F1038)
	S1607= CtrlPCInc=0                                          Premise(F1039)
	S1608= PC[CIA]=addr                                         PC-Hold(S1323,S1607)
	S1609= PC[Out]=addr+4                                       PC-Hold(S1324,S1606,S1607)
	S1610= CtrlIMem=0                                           Premise(F1040)
	S1611= IMem[{pid,addr}]={0,rS,rT,rD,0,4}                    IMem-Hold(S1326,S1610)
	S1612= CtrlICacheReg=0                                      Premise(F1041)
	S1613= CtrlASIDIn=0                                         Premise(F1042)
	S1614= CtrlCP0=0                                            Premise(F1043)
	S1615= CP0[ASID]=pid                                        CP0-Hold(S1330,S1614)
	S1616= CtrlEPCIn=0                                          Premise(F1044)
	S1617= CtrlExCodeIn=0                                       Premise(F1045)
	S1618= CtrlIRMux=0                                          Premise(F1046)

POST	S1572= [ALUOut_MEM]=FU(b)<<{FU(a)}[4:0]                     ALUOut_MEM-Hold(S1286,S1571)
	S1574= [ALUOut_DMMU1]=FU(b)<<{FU(a)}[4:0]                   ALUOut_DMMU1-Hold(S1288,S1573)
	S1576= [ALUOut_DMMU2]=FU(b)<<{FU(a)}[4:0]                   ALUOut_DMMU2-Hold(S1290,S1575)
	S1578= [ALUOut_WB]=FU(b)<<{FU(a)}[4:0]                      ALUOut_WB-Hold(S1292,S1577)
	S1580= [A_EX]=FU(a)                                         A_EX-Hold(S1294,S1579)
	S1584= [B_EX]=FU(b)                                         B_EX-Hold(S1298,S1583)
	S1588= ICache[addr]={0,rS,rT,rD,0,4}                        ICache-Hold(S1302,S1587)
	S1591= [IR_DMMU1]={0,rS,rT,rD,0,4}                          IR_DMMU1-Hold(S1305,S1590)
	S1593= [IR_DMMU2]={0,rS,rT,rD,0,4}                          IR_DMMU2-Hold(S1307,S1592)
	S1595= [IR_EX]={0,rS,rT,rD,0,4}                             IR_EX-Hold(S1309,S1594)
	S1597= [IR_ID]={0,rS,rT,rD,0,4}                             IR_ID-Hold(S1311,S1596)
	S1600= [IR_MEM]={0,rS,rT,rD,0,4}                            IR_MEM-Hold(S1314,S1599)
	S1602= [IR_WB]={0,rS,rT,rD,0,4}                             IR_WB-Hold(S1316,S1601)
	S1604= GPR[rD]=FU(b)<<{FU(a)}[4:0]                          GPR-Write(S1490,S1488,S1603)
	S1608= PC[CIA]=addr                                         PC-Hold(S1323,S1607)
	S1609= PC[Out]=addr+4                                       PC-Hold(S1324,S1606,S1607)
	S1611= IMem[{pid,addr}]={0,rS,rT,rD,0,4}                    IMem-Hold(S1326,S1610)
	S1615= CP0[ASID]=pid                                        CP0-Hold(S1330,S1614)

