$date
	Tue Sep 03 14:51:31 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testing $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module dff $end
$var wire 1 $ clearb $end
$var wire 1 " clock $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$scope module dff_async_clear $end
$var wire 1 % clearb $end
$var wire 1 & clock $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
z'
z&
z%
1$
0#
0"
x!
$end
#5
1!
1#
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
0$
0#
