
circuit ram_16x32kw
{
	input A<15>, D_in<16>;
	output D_out<16>;
	instrin read(A), write(A, D_in);

	mem cells[32768]<16>;
	reg dout_reg<16>;

	instruct write cells[A] := D_in;

	instruct read dout_reg := cells[A];
	D_out = dout_reg;
}
