<?xml version="1.0" encoding="UTF-8"?><avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:NumHelper="NumHelper" xmlns:xalan="http://xml.apache.org/xalan" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd" schema-version="0.3"><variants>
    <variant ordercode="standard" package="" pinout="" speedmax="66000000" tempmax="0" tempmin="0" vccmin="3.0" vccmax="5.0"/>
  </variants><devices>
    <device name="AT32UC3C2512C" architecture="AVR32_UC3" family="AVR UC3">
      <address-spaces>
        <address-space id="sysreg" name="sysreg" start="0" size="1024" endianness="big"/>
        <address-space id="dbgreg" name="dbgreg" start="0" size="1024"/>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="big">
          <memory-segment name="SRAM" start="0x00000000" size="0x00010000" type="ram"/>
          <memory-segment name="FLASH" start="0x80000000" size="0x00080000" type="flash"/>
          <memory-segment name="USER_PAGE" start="0x80800000" size="0x00000200" type="user_page"/>
          <memory-segment name="FACTORY_PAGE" start="0x80800200" size="0x001C" type="other" rw="R"/>
          <memory-segment name="HRAMC0" start="0xA0000000" size="0x00001000" type="other"/>
          <memory-segment name="SAU_SLAVE" start="0x90000000" size="0x00000400" type="other"/>
          <memory-segment rw="RW" type="io" size="0x30000" start="0xFFFD0000" name="IO"/>
        </address-space>
        <address-space id="fuses" name="fuses" start="0xFFFE0018" size="4" endianness="big"/>
      </address-spaces>
      <peripherals>
        <module name="CORE" name2="SC0" id="SC0" version="2.1.2">
          <instance name="CORE" name2="SC0">
            <register-group name="CORE" name-in-module="CORE" address-space="sysreg" offset="0"/>
            <parameters>                                                                                     
              <param name="CONFIG0_RESETVALUE" value="0x3000DCB"/>                                                                
              <param name="CONFIG1_RESETVALUE" value="0x800000"/>                                                   
            </parameters>                                                                                  
          </instance> 			  
        </module>
        <module name="INTC" id="SC0" version="2.1.2">
          <instance name="INTC">
            <register-group name="INTC" name-in-module="INTC" address-space="base" offset="0xFFFF0000"/>
            <parameters>
              <param name="NUM_INT_GRPS" value="47"/>
              <param name="NUM_IRQS_PER_GRP0" value="1"/>
              <param name="NUM_IRQS_PER_GRP1" value="2"/>
              <param name="NUM_IRQS_PER_GRP2" value="1"/>
              <param name="NUM_IRQS_PER_GRP3" value="4"/>
              <param name="NUM_IRQS_PER_GRP4" value="4"/>
              <param name="NUM_IRQS_PER_GRP5" value="4"/>
              <param name="NUM_IRQS_PER_GRP6" value="4"/>
              <param name="NUM_IRQS_PER_GRP7" value="1"/>
              <param name="NUM_IRQS_PER_GRP8" value="1"/>
              <param name="NUM_IRQS_PER_GRP9" value="10"/>
              <param name="NUM_IRQS_PER_GRP10" value="1"/>
              <param name="NUM_IRQS_PER_GRP11" value="1"/>
              <param name="NUM_IRQS_PER_GRP12" value="1"/>
              <param name="NUM_IRQS_PER_GRP13" value="1"/>
              <param name="NUM_IRQS_PER_GRP14" value="5"/>
              <param name="NUM_IRQS_PER_GRP15" value="4"/>
              <param name="NUM_IRQS_PER_GRP16" value="4"/>
              <param name="NUM_IRQS_PER_GRP17" value="1"/>
              <param name="NUM_IRQS_PER_GRP18" value="16"/>
              <param name="NUM_IRQS_PER_GRP19" value="1"/>
              <param name="NUM_IRQS_PER_GRP20" value="1"/>
              <param name="NUM_IRQS_PER_GRP21" value="1"/>
              <param name="NUM_IRQS_PER_GRP22" value="1"/>
              <param name="NUM_IRQS_PER_GRP23" value="1"/>
              <param name="NUM_IRQS_PER_GRP24" value="1"/>
              <param name="NUM_IRQS_PER_GRP25" value="1"/>
              <param name="NUM_IRQS_PER_GRP26" value="1"/>
              <param name="NUM_IRQS_PER_GRP27" value="1"/>
              <param name="NUM_IRQS_PER_GRP28" value="1"/>
              <param name="NUM_IRQS_PER_GRP29" value="1"/>
              <param name="NUM_IRQS_PER_GRP30" value="1"/>
              <param name="NUM_IRQS_PER_GRP31" value="1"/>
              <param name="NUM_IRQS_PER_GRP32" value="1"/>
              <param name="NUM_IRQS_PER_GRP33" value="3"/>
              <param name="NUM_IRQS_PER_GRP34" value="3"/>
              <param name="NUM_IRQS_PER_GRP35" value="2"/>
              <param name="NUM_IRQS_PER_GRP36" value="6"/>
              <param name="NUM_IRQS_PER_GRP37" value="1"/>
              <param name="NUM_IRQS_PER_GRP38" value="1"/>
              <param name="NUM_IRQS_PER_GRP39" value="6"/>
              <param name="NUM_IRQS_PER_GRP40" value="6"/>
              <param name="NUM_IRQS_PER_GRP41" value="1"/>
              <param name="NUM_IRQS_PER_GRP42" value="1"/>
              <param name="NUM_IRQS_PER_GRP43" value="1"/>
              <param name="NUM_IRQS_PER_GRP44" value="1"/>
              <param name="NUM_IRQS_PER_GRP45" value="1"/>
              <param name="NUM_IRQS_PER_GRP46" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="ACIFA" id="I7524" version="1.0.0">
          <instance name="ACIFA0">
            <register-group name="ACIFA0" name-in-module="ACIFA" address-space="base" offset="0xffff6000"/>
            <parameters>
              <param name="ACIFA_PADDR_SIZE" value="7"/>
              <param name="PADDR_MSB" value="31"/>
              <param name="PDATA_MSB" value="31"/>
            </parameters>
            <signals>
              <signal group="ACAOUT" function="C" pad="PA04"/>
              <signal group="ACBOUT" function="C" pad="PA05"/>
            </signals>
          </instance>
        </module>
        <module name="ADCIFA" id="I7522" version="1.1.0">
          <instance name="ADCIFA">
            <register-group name="ADCIFA" name-in-module="ADCIFA" address-space="base" offset="0xfffd2400"/>
            <parameters>
              <param name="PDCA_ID_RX_CH0" value="0"/>
              <param name="PDCA_ID_RX_CH1" value="1"/>
              <param name="REG_RX_CH0" value="LCV0"/>
              <param name="REG_RX_CH1" value="LCV1"/>
            </parameters>
            <signals>
              <signal group="OUT" index="10" pad="PA28"/>
              <signal group="OUT" index="11" pad="PA29"/>
              <signal group="PREAMPCAL" index="8" pad="PB00"/>
              <signal group="PREAMPCAL" index="9" pad="PB01"/>
              <signal group="PREAMP0RESET" pad="PB02"/>
              <signal group="PREAMP1RESET" pad="PB03"/>
              <signal group="CAL" index="0" pad="PB04"/>
              <signal group="CAL" index="1" pad="PB05"/>
              <signal group="CAL" index="2" pad="PB06"/>
              <signal group="CAL" index="3" pad="PB07"/>
              <signal group="CAL" index="4" pad="PB08"/>
              <signal group="CAL" index="5" pad="PB09"/>
              <signal group="CAL" index="6" pad="PB10"/>
              <signal group="CAL" index="7" pad="PB11"/>
              <signal group="CAL" index="8" pad="PB12"/>
              <signal group="CAL" index="9" pad="PB13"/>
              <signal group="CAL" index="10" pad="PB14"/>
              <signal group="CAL" index="11" pad="PB15"/>
              <signal group="CAL" index="12" pad="PB16"/>
              <signal group="CAL" index="13" pad="PB17"/>
              <signal group="CAL" index="14" pad="PB18"/>
              <signal group="CLK" pad="PB19"/>
              <signal group="EN" pad="PB20"/>
              <signal group="MUX0NSEL" index="0" pad="PB22"/>
              <signal group="MUX0NSEL" index="1" pad="PB23"/>
              <signal group="MUX0NSEL" index="2" pad="PB24"/>
              <signal group="MUX0NSEL" index="3" pad="PB25"/>
              <signal group="MUX0PSEL" index="0" pad="PB27"/>
              <signal group="MUX0PSEL" index="1" pad="PB28"/>
              <signal group="MUX0PSEL" index="2" pad="PB29"/>
              <signal group="MUX0PSEL" index="3" pad="PC00"/>
              <signal group="MUX1NSEL" index="0" pad="PC02"/>
              <signal group="MUX1NSEL" index="1" pad="PC03"/>
              <signal group="MUX1NSEL" index="2" pad="PC04"/>
              <signal group="MUX1NSEL" index="3" pad="PC05"/>
              <signal group="MUX1PSEL" index="0" pad="PC07"/>
              <signal group="MUX1PSEL" index="1" pad="PC08"/>
              <signal group="MUX1PSEL" index="2" pad="PC09"/>
              <signal group="MUX1PSEL" index="3" pad="PC10"/>
              <signal group="OUT" index="0" pad="PC11"/>
              <signal group="OUT" index="1" pad="PC12"/>
              <signal group="OUT" index="2" pad="PC13"/>
              <signal group="OUT" index="3" pad="PC14"/>
              <signal group="OUT" index="4" pad="PC15"/>
              <signal group="OUT" index="5" pad="PC16"/>
              <signal group="OUT" index="6" pad="PC17"/>
              <signal group="OUT" index="7" pad="PC18"/>
              <signal group="OUT" index="8" pad="PC19"/>
              <signal group="OUT" index="9" pad="PC20"/>
              <signal group="OUT" index="12" pad="PC23"/>
              <signal group="OUT" index="13" pad="PC24"/>
              <signal group="OUT" index="14" pad="PC25"/>
              <signal group="OUT" index="15" pad="PC26"/>
              <signal group="OUT" index="16" pad="PC27"/>
              <signal group="OUT" index="17" pad="PC28"/>
              <signal group="OUT" index="18" pad="PC29"/>
              <signal group="OUT" index="19" pad="PC30"/>
              <signal group="OUT" index="20" pad="PC31"/>
              <signal group="OUT" index="21" pad="PD00"/>
              <signal group="OUT" index="22" pad="PD01"/>
              <signal group="OUT" index="23" pad="PD02"/>
              <signal group="PGATE0EN" pad="PD03"/>
              <signal group="PGATE1EN" pad="PD04"/>
              <signal group="PREAMP0EN" pad="PD05"/>
              <signal group="PREAMP0HOLD" pad="PD06"/>
              <signal group="PREAMP0OUTEN" pad="PD07"/>
              <signal group="PREAMP0S0GAIN" index="0" pad="PD08"/>
              <signal group="PREAMP0S0GAIN" index="1" pad="PD09"/>
              <signal group="PREAMP0S1GAIN" index="0" pad="PD10"/>
              <signal group="PREAMP0S1GAIN" index="1" pad="PD11"/>
              <signal group="PREAMP1EN" pad="PD12"/>
              <signal group="PREAMP1OUTEN" pad="PD13"/>
              <signal group="PREAMP1S0GAIN" index="0" pad="PD14"/>
              <signal group="PREAMP1HOLD" pad="PD15"/>
              <signal group="PREAMP1S0GAIN" index="1" pad="PD16"/>
              <signal group="PREAMP1S1GAIN" index="0" pad="PD17"/>
              <signal group="PREAMP1S1GAIN" index="1" pad="PD18"/>
              <signal group="REFBUFEN" pad="PD19"/>
              <signal group="REFSEL" index="0" pad="PD20"/>
              <signal group="REFSEL" index="1" pad="PD21"/>
              <signal group="PENDETECT" pad="PD22"/>
              <signal group="PREAMPCAL" index="0" pad="PD23"/>
              <signal group="PREAMPCAL" index="1" pad="PD24"/>
              <signal group="PREAMPCAL" index="2" pad="PD25"/>
              <signal group="PREAMPCAL" index="3" pad="PD26"/>
              <signal group="PREAMPCAL" index="4" pad="PD27"/>
              <signal group="PREAMPCAL" index="5" pad="PD28"/>
              <signal group="PREAMPCAL" index="6" pad="PD29"/>
              <signal group="PREAMPCAL" index="7" pad="PD30"/>
            </signals>
          </instance>
        </module>
        <module name="AST" id="I7532" version="2.0.0">
          <instance name="AST">
            <register-group name="AST" name-in-module="AST" address-space="base" offset="0xffff0c00"/>
            <parameters>
              <param name="APB" value="2"/>
              <param name="CLK32" value="1"/>
              <param name="GCLK_NUM" value="2"/>
              <param name="GENCLK" value="3"/>
              <param name="RCOSC" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="AW" id="I7133" version="2.3.0">
          <instance name="AW">
            <register-group name="AW" name-in-module="AW" address-space="base" offset="0xffff7000"/>
            <parameters>
              <param name="PDCA_ID_RX" value="12"/>
              <param name="PDCA_ID_TX" value="28"/>
            </parameters>
            <signals>
              <signal group="DATAOUT" pad="PA02"/>
            </signals>
          </instance>
        </module>
        <module name="CANIF" id="I7518" version="1.1.0">
          <instance name="CANIF">
            <register-group name="CANIF" name-in-module="CANIF" address-space="base" offset="0xfffd1c00"/>
            <parameters>
              <param name="CAN_NB" value="2"/>
              <param name="CLK_AHB_ID" value="4"/>
              <param name="GCLK_NUM" value="1"/>
              <param name="HADDR_MSB" value="31"/>
              <param name="HBURST_MSB" value="2"/>
              <param name="HDATA_MSB" value="31"/>
              <param name="HPROT_MSB" value="3"/>
              <param name="HRESP_MSB" value="1"/>
              <param name="HSIZE_MSB" value="2"/>
              <param name="HTRANS_MSB" value="1"/>
              <param name="PADDR_MSB" value="31"/>
              <param name="PDATA_MSB" value="31"/>
            </parameters>
            <signals>
              <signal group="TXLINE" index="1" function="B" pad="PA00"/>
              <signal group="RXLINE" index="1" function="B" pad="PA01"/>
              <signal group="RXLINE" index="1" function="B" pad="PB00"/>
              <signal group="TXLINE" index="1" function="B" pad="PB01"/>
              <signal group="RXLINE" index="0" function="B" pad="PB04"/>
              <signal group="TXLINE" index="0" function="B" pad="PB05"/>
              <signal group="RXLINE" index="1" function="B" pad="PC11"/>
              <signal group="TXLINE" index="1" function="B" pad="PC12"/>
              <signal group="RXLINE" index="0" function="B" pad="PC21"/>
              <signal group="TXLINE" index="0" function="B" pad="PC22"/>
              <signal group="RXLINE" index="1" function="B" pad="PC23"/>
              <signal group="TXLINE" index="1" function="B" pad="PC24"/>
              <signal group="RXLINE" index="0" function="B" pad="PD09"/>
              <signal group="TXLINE" index="0" function="B" pad="PD10"/>
              <signal group="RXLINE" index="0" function="B" pad="PD27"/>
              <signal group="TXLINE" index="0" function="B" pad="PD28"/>
              <signal group="RXLINE" index="0" function="E" pad="PB16"/>
              <signal group="TXLINE" index="0" function="E" pad="PB17"/>
              <signal group="TXLINE" index="1" function="E" pad="PC00"/>
              <signal group="RXLINE" index="1" function="E" pad="PC01"/>
              <signal group="RXLINE" index="1" function="E" pad="PC15"/>
              <signal group="TXLINE" index="1" function="E" pad="PC16"/>
            </signals>
          </instance>
        </module>
        <module name="DACIFB" id="I7523" version="1.1.0">
          <instance name="DACIFB0">
            <register-group name="DACIFB0" name-in-module="DACIFB" address-space="base" offset="0xffff6800"/>
            <parameters>
              <param name="DAC_PRECISION_MSB" value="11"/>
              <param name="PADDR_MSB" value="31"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_TX_CHA" value="23"/>
              <param name="PDCA_ID_TX_CHB" value="24"/>
              <param name="REG_TX_CHA" value="DR0"/>
              <param name="REG_TX_CHB" value="DR1"/>
            </parameters>
            <signals>
              <signal group="GAINCALIB" index="7" pad="PA26"/>
              <signal group="GAINCALIB" index="8" pad="PA27"/>
              <signal group="OFFSETCALIB" index="7" pad="PA28"/>
              <signal group="OFFSETCALIB" index="8" pad="PA29"/>
              <signal group="CHAOE" pad="PB04"/>
              <signal group="CHASAMPLE" pad="PB05"/>
              <signal group="CHBOE" pad="PB06"/>
              <signal group="CHBSAMPLE" pad="PB07"/>
              <signal group="CONVERTBAR" pad="PB08"/>
              <signal group="EN" pad="PB09"/>
              <signal group="GAINCALIB" index="0" pad="PB10"/>
              <signal group="GAINCALIB" index="1" pad="PB11"/>
              <signal group="GAINCALIB" index="2" pad="PB12"/>
              <signal group="GAINCALIB" index="3" pad="PB13"/>
              <signal group="GAINCALIB" index="4" pad="PB14"/>
              <signal group="GAINCALIB" index="5" pad="PB15"/>
              <signal group="GAINCALIB" index="6" pad="PB16"/>
              <signal group="INTERNOE" pad="PB17"/>
              <signal group="LOWPOWER" pad="PB18"/>
              <signal group="OFFSETCALIB" index="0" pad="PB19"/>
              <signal group="OFFSETCALIB" index="1" pad="PB20"/>
              <signal group="OFFSETCALIB" index="2" pad="PB21"/>
              <signal group="OFFSETCALIB" index="3" pad="PB22"/>
              <signal group="OFFSETCALIB" index="4" pad="PB23"/>
              <signal group="OFFSETCALIB" index="5" pad="PB24"/>
              <signal group="OFFSETCALIB" index="6" pad="PB25"/>
              <signal group="REFSEL" pad="PB26"/>
              <signal group="SHEN" pad="PB27"/>
              <signal group="VALUE" index="0" pad="PB28"/>
              <signal group="VALUE" index="1" pad="PB29"/>
              <signal group="VALUE" index="2" pad="PC00"/>
              <signal group="VALUE" index="3" pad="PC01"/>
              <signal group="VALUE" index="4" pad="PC02"/>
              <signal group="VALUE" index="5" pad="PC03"/>
              <signal group="VALUE" index="6" pad="PC04"/>
              <signal group="VALUE" index="7" pad="PC05"/>
              <signal group="VALUE" index="8" pad="PC06"/>
              <signal group="VALUE" index="9" pad="PC07"/>
              <signal group="VALUE" index="10" pad="PC08"/>
              <signal group="VALUE" index="11" pad="PC09"/>
            </signals>
          </instance>
        </module>
        <module name="EIC" id="I7529" version="3.0.2">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0xffff1400"/>
            <parameters>
              <param name="INT_MSB" value="8"/>
              <param name="SCAN_MSB" value="7"/>
              <param name="STD_NUM" value="8"/>
            </parameters>
            <signals>
              <signal group="EXTINT" index="1" function="B" pad="PA03"/>
              <signal group="EXTINT" index="4" function="B" pad="PA10"/>
              <signal group="EXTINT" index="1" function="B" pad="PA19"/>
              <signal group="EXTINT" index="1" function="B" pad="PA26"/>
              <signal group="EXTINT" index="2" function="B" pad="PA27"/>
              <signal group="EXTINT" index="3" function="B" pad="PA28"/>
              <signal group="EXTINT" index="0" function="B" pad="PA29"/>
              <signal group="EXTINT" index="2" function="B" pad="PB07"/>
              <signal group="EXTINT" index="1" function="B" pad="PC03"/>
              <signal group="EXTINT" index="3" function="B" pad="PC04"/>
              <signal group="EXTINT" index="4" function="B" pad="PC05"/>
              <signal group="EXTINT" index="7" function="B" pad="PC13"/>
              <signal group="EXTINT" index="5" function="B" pad="PC18"/>
              <signal group="EXTINT" index="5" function="B" pad="PD07"/>
              <signal group="EXTINT" index="6" function="B" pad="PD08"/>
              <signal group="EXTINT" index="7" function="B" pad="PD14"/>
              <signal group="EXTINT" index="0" function="B" pad="PD21"/>
              <signal group="EXTINT" index="8" function="B" pad="PD24"/>
              <signal group="EXTINT" index="6" function="B" pad="PD29"/>
              <signal group="EXTINT" index="3" function="B" pad="PD30"/>
              <signal group="EXTINT" index="2" function="C" pad="PA08"/>
              <signal group="EXTINT" index="0" function="C" pad="PA25"/>
              <signal group="EXTINT" index="8" function="C" pad="PB00"/>
              <signal group="EXTINT" index="4" function="C" pad="PB18"/>
              <signal group="SCAN" index="0" function="D" pad="PB08"/>
              <signal group="SCAN" index="1" function="D" pad="PB09"/>
              <signal group="SCAN" index="2" function="D" pad="PB10"/>
              <signal group="SCAN" index="3" function="D" pad="PB11"/>
              <signal group="SCAN" index="4" function="D" pad="PB12"/>
              <signal group="SCAN" index="5" function="D" pad="PB13"/>
              <signal group="SCAN" index="6" function="D" pad="PB14"/>
              <signal group="SCAN" index="7" function="D" pad="PB15"/>
              <signal group="EXTINT" index="0" function="D" pad="PC27"/>
            </signals>
          </instance>
        </module>
        <module name="FLASHC" id="I7503" version="3.0.2">
          <instance name="HFLASHC">
            <register-group name="HFLASHC" name-in-module="FLASHC" address-space="base" offset="0xfffe0000"/>
            <parameters>
              <param name="CLK_AHB_ID" value="5"/>
              <param name="FLASH_SIZE" value="524288"/>
              <param name="PAGES_PR_REGION" value="64"/>
              <param name="PAGE_SIZE" value="512"/>
              <param name="USER_PAGE" value="(*(volatile unsigned char*)) AVR32_FLASHC_USER_PAGE_ADDRESS))"/>
              <param name="USER_PAGE_ADDRESS" value="0x80800000"/>
              <param name="USER_PAGE_SIZE" value="512"/>
              <param name="FWS_0_MAX_FREQ" value="25000000"/>
              <param name="FWS_1_MAX_FREQ" value="66000000"/>
            </parameters>
            <signals>
              <signal group="EXTCLK" pad="PD14"/>
              <signal group="LATDELMATCH" pad="PD00"/>
              <signal group="LATDELCLK" pad="PD02"/>
              <signal group="LATDEL" pad="PD13"/>
              <signal group="FLASH_OBS" index="0" pad="PA04"/>
              <signal group="FLASH_OBS" index="1" pad="PA05"/>
              <signal group="FLASH_OBS" index="2" pad="PA06"/>
              <signal group="FLASH_OBS" index="3" pad="PA07"/>
              <signal group="FLASH_OBS" index="4" pad="PA08"/>
              <signal group="FLASH_OBS" index="5" pad="PA09"/>
              <signal group="FLASH_OBS" index="6" pad="PA16"/>
              <signal group="FLASH_OBS" index="9" pad="PA19"/>
              <signal group="FLASH_OBS" index="10" pad="PA20"/>
              <signal group="FLASH_OBS" index="11" pad="PA21"/>
              <signal group="FLASH_OBS" index="12" pad="PA22"/>
              <signal group="FLASH_OBS" index="13" pad="PA23"/>
              <signal group="FLASH_OBS" index="14" pad="PC02"/>
              <signal group="FLASH_OBS" index="15" pad="PC03"/>
              <signal group="FLASH_OBS" index="16" pad="PC04"/>
              <signal group="FLASH_OBS" index="17" pad="PC05"/>
              <signal group="FLASH_OBS" index="18" pad="PC15"/>
              <signal group="FLASH_OBS" index="19" pad="PC16"/>
              <signal group="FLASH_OBS" index="20" pad="PC17"/>
              <signal group="FLASH_OBS" index="8" pad="PC18"/>
              <signal group="FLASH_OBS" index="7" pad="PC19"/>
            </signals>
          </instance>
        </module>
        <module name="FREQM" id="I7530" version="3.1.0">
          <instance name="FREQM">
            <register-group name="FREQM" name-in-module="FREQM" address-space="base" offset="0xffff1800"/>
            <parameters>
              <param name="CPU" value="0"/>
              <param name="CRIPEL" value="12"/>
              <param name="DFLL0" value="0"/>
              <param name="FLO" value="0"/>
              <param name="GENCLKDIV0" value="0"/>
              <param name="GENCLKDIV1" value="0"/>
              <param name="GENCLKDIV2" value="0"/>
              <param name="GENCLKDIV3" value="0"/>
              <param name="GENCLKDIV4" value="0"/>
              <param name="GENCLKDIV5" value="0"/>
              <param name="GENCLKDIV6" value="0"/>
              <param name="GENCLKDIV7" value="0"/>
              <param name="GENCLKDIV8" value="0"/>
              <param name="GENCLKDIV9" value="0"/>
              <param name="GENCLKDIV10" value="0"/>
              <param name="GENCLK0" value="13"/>
              <param name="GENCLK1" value="14"/>
              <param name="GENCLK2" value="15"/>
              <param name="GENCLK3" value="16"/>
              <param name="GENCLK4" value="17"/>
              <param name="GENCLK5" value="18"/>
              <param name="GENCLK6" value="19"/>
              <param name="GENCLK7" value="20"/>
              <param name="GENCLK8" value="21"/>
              <param name="GENCLK9" value="22"/>
              <param name="GENCLK10" value="23"/>
              <param name="HSB" value="1"/>
              <param name="NUM_CLK" value="32"/>
              <param name="NUM_REF_CLK" value="5"/>
              <param name="OSC0" value="5"/>
              <param name="OSC1" value="6"/>
              <param name="OSC2" value="0"/>
              <param name="OSC3" value="0"/>
              <param name="OSC4" value="0"/>
              <param name="OSC32" value="7"/>
              <param name="PBA" value="2"/>
              <param name="PBB" value="3"/>
              <param name="PBC" value="4"/>
              <param name="PLL0" value="10"/>
              <param name="PLL1" value="11"/>
              <param name="PLL2" value="0"/>
              <param name="PLL3" value="0"/>
              <param name="RCOSC" value="8"/>
              <param name="RCOSC8" value="9"/>
              <param name="RC32K" value="0"/>
              <param name="RC120M" value="25"/>
              <param name="RC120M_AW" value="0"/>
              <param name="REFSEL_BITS" value="3"/>
              <param name="REF_GENCLK0" value="0"/>
              <param name="REF_GENCLK1" value="0"/>
              <param name="REF_GENCLK2" value="0"/>
              <param name="REF_GENCLK3" value="0"/>
              <param name="REF_GENCLK4" value="0"/>
              <param name="REF_GENCLK5" value="0"/>
              <param name="REF_GENCLK6" value="0"/>
              <param name="REF_OSC0" value="2"/>
              <param name="REF_OSC1" value="3"/>
              <param name="REF_OSC2" value="0"/>
              <param name="REF_OSC32" value="1"/>
              <param name="REF_RCOSC" value="0"/>
              <param name="REF_RCOSC8" value="4"/>
            </parameters>
          </instance>
        </module>
        <module name="GPIO" id="I7512" version="2.1.2">
          <instance name="GPIO">
            <register-group name="GPIO" name-in-module="GPIO" address-space="base" offset="0xffff2000"/>
            <parameters>
              <param name="GPIO_IRQ_MSB" value="15"/>
              <param name="GPIO_MAX_IRQ_MSB" value="31"/>
              <param name="GPIO_PADDR_BITS" value="11"/>
              <param name="GPIO_PINS_MSB" value="45"/>
              <param name="IRQS_PER_GROUP" value="8"/>
              <param name="NUMBER_OF_PINS" value="46"/>
              <param name="PADDR_MSB" value="10"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PORT_LENGTH" value="4"/>
            </parameters>
            <signals>
              <signal group="P" index="0" pad="PA00"/>
              <signal group="P" index="1" pad="PA01"/>
              <signal group="P" index="2" pad="PA02"/>
              <signal group="P" index="3" pad="PA03"/>
              <signal group="P" index="4" pad="PA04"/>
              <signal group="P" index="5" pad="PA05"/>
              <signal group="P" index="6" pad="PA06"/>
              <signal group="P" index="7" pad="PA07"/>
              <signal group="P" index="8" pad="PA08"/>
              <signal group="P" index="9" pad="PA09"/>
              <signal group="P" index="16" pad="PA16"/>
              <signal group="P" index="19" pad="PA19"/>
              <signal group="P" index="20" pad="PA20"/>
              <signal group="P" index="21" pad="PA21"/>
              <signal group="P" index="22" pad="PA22"/>
              <signal group="P" index="23" pad="PA23"/>
              <signal group="P" index="32" pad="PB00"/>
              <signal group="P" index="33" pad="PB01"/>
              <signal group="P" index="62" pad="PB30"/>
              <signal group="P" index="63" pad="PB31"/>
              <signal group="P" index="66" pad="PC02"/>
              <signal group="P" index="67" pad="PC03"/>
              <signal group="P" index="68" pad="PC04"/>
              <signal group="P" index="69" pad="PC05"/>
              <signal group="P" index="79" pad="PC15"/>
              <signal group="P" index="80" pad="PC16"/>
              <signal group="P" index="81" pad="PC17"/>
              <signal group="P" index="82" pad="PC18"/>
              <signal group="P" index="83" pad="PC19"/>
              <signal group="P" index="84" pad="PC20"/>
              <signal group="P" index="85" pad="PC21"/>
              <signal group="P" index="86" pad="PC22"/>
              <signal group="P" index="96" pad="PD00"/>
              <signal group="P" index="97" pad="PD01"/>
              <signal group="P" index="98" pad="PD02"/>
              <signal group="P" index="99" pad="PD03"/>
              <signal group="P" index="107" pad="PD11"/>
              <signal group="P" index="108" pad="PD12"/>
              <signal group="P" index="109" pad="PD13"/>
              <signal group="P" index="110" pad="PD14"/>
              <signal group="P" index="117" pad="PD21"/>
              <signal group="P" index="123" pad="PD27"/>
              <signal group="P" index="124" pad="PD28"/>
              <signal group="P" index="125" pad="PD29"/>
              <signal group="P" index="126" pad="PD30"/>
            </signals>
          </instance>
        </module>
        <module name="HMATRIXB" id="I7638" version="1.3.0">
          <instance name="HMATRIX">
            <register-group name="HMATRIX" name-in-module="HMATRIXB" address-space="base" offset="0xfffe2000"/>
            <parameters>
              <param name="MASTER_CPU_DATA" value="0"/>
              <param name="MASTER_CPU_INSN" value="1"/>
              <param name="MASTER_CPU_SAB" value="2"/>
              <param name="MASTER_SAU" value="3"/>
              <param name="MASTER_PDCA" value="4"/>
              <param name="MASTER_MDMA_READ" value="5"/>
              <param name="MASTER_MDMA_WRITE" value="6"/>
              <param name="MASTER_USBB_DMA" value="7"/>
              <param name="MASTER_CANIF" value="8"/>
              <param name="SLAVE_FLASH" value="0"/>
              <param name="SLAVE_PBA" value="1"/>
              <param name="SLAVE_PBB" value="2"/>
              <param name="SLAVE_PBC" value="3"/>
              <param name="SLAVE_SRAM" value="4"/>
              <param name="SLAVE_HSB_RAM" value="5"/>
              <param name="SLAVE_EBI" value="6"/>
              <param name="SLAVE_SAU" value="7"/>
              <param name="SLAVE_USBB_DPRAM" value="8"/>
              <param name="MASTER_NUM" value="9"/>
              <param name="SLAVE_NUM" value="9"/>
            </parameters>
          </instance>
        </module>
        <module name="IISC" id="I7560" version="2.0.0">
          <instance name="IISC">
            <register-group name="IISC" name-in-module="IISC" address-space="base" offset="0xffff4800"/>
            <parameters>
              <param name="CHANNELS_BITS" value="8"/>
              <param name="DMA_CHANNELS_BITS" value="8"/>
              <param name="GCLK_ID" value="11"/>
              <param name="PDCA_ID_RX" value="44:37"/>
              <param name="PDCA_ID_TX" value="52:45"/>
            </parameters>
            <signals>
              <signal group="ISDO" function="C" pad="PB19"/>
              <signal group="ISDI" function="C" pad="PB20"/>
              <signal group="IMCK" function="C" pad="PB21"/>
              <signal group="ISCK" function="C" pad="PB22"/>
              <signal group="IWS" function="C" pad="PB23"/>
              <signal group="ISDO" function="D" pad="PC17"/>
              <signal group="ISDI" function="D" pad="PC18"/>
              <signal group="IMCK" function="D" pad="PC19"/>
              <signal group="ISCK" function="D" pad="PC20"/>
              <signal group="IWS" function="D" pad="PC21"/>
            </signals>
          </instance>
        </module>
        <module name="JTAG" id="I7130" version="2.2.2">
          <instance name="JTAG">
            <signals>
              <signal group="TDI" pad="PA01"/>
              <signal group="TDO" pad="PA02"/>
              <signal group="TMS" pad="PA03"/>
              <signal group="TCK" pad="PA00"/>
            </signals>
          </instance>
        </module>
        <module name="MACB" id="I7617" version="1.1.2.2">
          <instance name="MACB">
            <register-group name="MACB" name-in-module="MACB" address-space="base" offset="0xfffe3000"/>
            <parameters>
              <param name="CLK_AHB_ID" value="11"/>
            </parameters>
            <signals>
              <signal group="SPEED" function="E" pad="PA22"/>
              <signal group="WOL" function="E" pad="PA23"/>
              <signal group="TXD" index="2" function="E" pad="PB04"/>
              <signal group="TXD" index="3" function="E" pad="PB05"/>
              <signal group="TX_ER" function="E" pad="PB06"/>
              <signal group="RX_DV" function="E" pad="PB07"/>
              <signal group="RXD" index="0" function="E" pad="PB08"/>
              <signal group="RXD" index="1" function="E" pad="PB09"/>
              <signal group="RX_ER" function="E" pad="PB13"/>
              <signal group="MDC" function="E" pad="PB14"/>
              <signal group="MDIO" function="E" pad="PB15"/>
              <signal group="CRS" function="E" pad="PB19"/>
              <signal group="COL" function="E" pad="PB20"/>
              <signal group="RXD" index="2" function="E" pad="PB21"/>
              <signal group="RXD" index="3" function="E" pad="PB22"/>
              <signal group="RX_CLK" function="E" pad="PB23"/>
              <signal group="TX_EN" function="E" pad="PB26"/>
              <signal group="TXD" index="0" function="E" pad="PB27"/>
              <signal group="TXD" index="1" function="E" pad="PB28"/>
              <signal group="MDC" function="E" pad="PC02"/>
              <signal group="MDIO" function="E" pad="PC03"/>
              <signal group="TXD" index="0" function="E" pad="PD11"/>
              <signal group="TXD" index="1" function="E" pad="PD12"/>
              <signal group="RXD" index="0" function="E" pad="PD13"/>
              <signal group="RXD" index="1" function="E" pad="PD14"/>
              <signal group="RX_ER" function="E" pad="PD27"/>
              <signal group="RX_DV" function="E" pad="PD28"/>
              <signal group="TX_CLK" function="E" pad="PD29"/>
              <signal group="TX_EN" function="E" pad="PD30"/>
            </signals>
          </instance>
        </module>
        <module name="MDMA" id="I7519" version="1.0.1">
          <instance name="MDMA">
            <register-group name="MDMA" name-in-module="MDMA" address-space="base" offset="0xfffd1000"/>
            <parameters>
              <param name="CLK_AHB_ID" value="2"/>
            </parameters>
          </instance>
        </module>
        <module name="PDCA" id="I7514" version="1.2.3">
          <instance name="PDCA">
            <register-group name="PDCA" name-in-module="PDCA" address-space="base" offset="0xfffd0000"/>
            <parameters>
              <param name="CHANNEL_LENGTH" value="16"/>
              <param name="CLK_AHB_ID" value="1"/>
              <param name="HADDR_MSB" value="31"/>
              <param name="HDATA_MSB" value="31"/>
              <param name="MON_CH0_IMPL" value="1"/>
              <param name="MON_CH1_IMPL" value="0"/>
              <param name="PADDR_MSB" value="31"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_CHANNELS_MSB" value="15"/>
              <param name="PID_AC97C_RXA" value="-1"/>
              <param name="PID_AC97C_RXB" value="-1"/>
              <param name="PID_AC97C_TXA" value="-1"/>
              <param name="PID_AC97C_TXB" value="-1"/>
              <param name="PID_ADC_RX" value="-1"/>
              <param name="PID_AW_RX" value="-1"/>
              <param name="PID_AW_TX" value="-1"/>
              <param name="PID_CAT_ACOUNT" value="-1"/>
              <param name="PID_CAT_MBLEN" value="-1"/>
              <param name="PID_MCI_RX" value="-1"/>
              <param name="PID_SPI0_RX" value="-1"/>
              <param name="PID_SPI0_TX" value="-1"/>
              <param name="PID_SPI1_RX" value="-1"/>
              <param name="PID_SPI1_TX" value="-1"/>
              <param name="PID_SPI2_RX" value="-1"/>
              <param name="PID_SPI2_TX" value="-1"/>
              <param name="PID_SPI3_RX" value="-1"/>
              <param name="PID_SPI3_TX" value="-1"/>
              <param name="PID_SSC_RX" value="-1"/>
              <param name="PID_SSC_TX" value="-1"/>
              <param name="PID_SSC0_RX" value="-1"/>
              <param name="PID_SSC0_TX" value="-1"/>
              <param name="PID_SSC1_RX" value="-1"/>
              <param name="PID_SSC1_TX" value="-1"/>
              <param name="PID_SSC2_RX" value="-1"/>
              <param name="PID_SSC2_TX" value="-1"/>
              <param name="PID_TSADCC_RX" value="-1"/>
              <param name="PID_TWIM0_RX" value="-1"/>
              <param name="PID_TWIM0_TX" value="-1"/>
              <param name="PID_TWIM1_RX" value="-1"/>
              <param name="PID_TWIM1_TX" value="-1"/>
              <param name="PID_TWIS0_RX" value="-1"/>
              <param name="PID_TWIS0_TX" value="-1"/>
              <param name="PID_TWIS1_RX" value="-1"/>
              <param name="PID_TWIS1_TX" value="-1"/>
              <param name="PID_TWI_RX" value="-1"/>
              <param name="PID_TWI_TX" value="-1"/>
              <param name="PID_TWI0_RX" value="-1"/>
              <param name="PID_TWI0_TX" value="-1"/>
              <param name="PID_TWI1_RX" value="-1"/>
              <param name="PID_TWI1_TX" value="-1"/>
              <param name="PID_USART0_RX" value="-1"/>
              <param name="PID_USART0_TX" value="-1"/>
              <param name="PID_USART1_RX" value="-1"/>
              <param name="PID_USART1_TX" value="-1"/>
              <param name="PID_USART2_RX" value="-1"/>
              <param name="PID_USART2_TX" value="-1"/>
              <param name="PID_USART3_RX" value="-1"/>
              <param name="PID_USART3_TX" value="-1"/>
              <param name="PID_USART4_RX" value="-1"/>
              <param name="PID_USART4_TX" value="-1"/>
              <param name="PID_USART5_RX" value="-1"/>
              <param name="PID_USART5_TX" value="-1"/>
            </parameters>
          </instance>
        </module>
        <module name="PEVC" id="I7533" version="1.0.0">
          <instance name="PEVC">
            <register-group name="PEVC" name-in-module="PEVC" address-space="base" offset="0xffff5c00"/>
            <parameters>
              <param name="CLK_AHB_ID" value="12"/>
              <param name="EVIN_BITS" value="34"/>
              <param name="EVS_BITS" value="24"/>
              <param name="GCLK_NUM" value="8:7"/>
              <param name="PADDR_BITS" value="32"/>
              <param name="PADS_BITS" value="16"/>
              <param name="PDATA_BITS" value="32"/>
              <param name="TRIGOUT_BITS" value="22"/>
            </parameters>
            <signals>
              <signal group="PAD_EVT" index="15" function="A" pad="PC06"/>
              <signal group="PAD_EVT" index="2" function="A" pad="PC07"/>
              <signal group="PAD_EVT" index="13" function="A" pad="PC08"/>
              <signal group="PAD_EVT" index="14" function="A" pad="PC09"/>
              <signal group="PAD_EVT" index="15" function="A" pad="PC10"/>
              <signal group="PAD_EVT" index="1" function="B" pad="PB08"/>
              <signal group="PAD_EVT" index="0" function="C" pad="PA01"/>
              <signal group="PAD_EVT" index="1" function="C" pad="PA02"/>
              <signal group="PAD_EVT" index="2" function="C" pad="PA06"/>
              <signal group="PAD_EVT" index="3" function="C" pad="PA07"/>
              <signal group="PAD_EVT" index="13" function="C" pad="PA10"/>
              <signal group="PAD_EVT" index="14" function="C" pad="PA11"/>
              <signal group="PAD_EVT" index="4" function="C" pad="PA22"/>
              <signal group="PAD_EVT" index="5" function="C" pad="PA23"/>
              <signal group="PAD_EVT" index="6" function="C" pad="PB02"/>
              <signal group="PAD_EVT" index="7" function="C" pad="PB03"/>
              <signal group="PAD_EVT" index="12" function="C" pad="PB05"/>
              <signal group="PAD_EVT" index="8" function="C" pad="PB25"/>
              <signal group="PAD_EVT" index="9" function="C" pad="PB26"/>
              <signal group="PAD_EVT" index="10" function="C" pad="PB27"/>
              <signal group="PAD_EVT" index="11" function="C" pad="PB28"/>
              <signal group="PAD_EVT" index="12" function="C" pad="PB29"/>
              <signal group="PAD_EVT" index="10" function="D" pad="PB00"/>
              <signal group="PAD_EVT" index="11" function="D" pad="PB01"/>
              <signal group="PAD_EVT" index="3" function="D" pad="PC23"/>
              <signal group="PAD_EVT" index="4" function="D" pad="PC24"/>
              <signal group="PAD_EVT" index="5" function="D" pad="PC31"/>
              <signal group="PAD_EVT" index="6" function="D" pad="PD11"/>
              <signal group="PAD_EVT" index="7" function="D" pad="PD12"/>
              <signal group="PAD_EVT" index="8" function="D" pad="PD13"/>
              <signal group="PAD_EVT" index="9" function="D" pad="PD14"/>
            </signals>
          </instance>
        </module>
        <module name="PM" id="I7146" version="4.1.2">
          <instance name="PM">
            <register-group name="PM" name-in-module="PM" address-space="base" offset="0xffff0400"/>
            <parameters>
              <param name="PM_CLK_AHB_PEVC" value="1"/>
              <param name="PM_CLK_APB_NUM" value="3"/>
              <param name="WAKEUP_EN_KEYPAD" value="4"/>
              <param name="WAKEUP_EN_USB_DEVICE" value="4"/>
              <param name="CPU_MAX_FREQ" value="66000000"/>
              <param name="HSB_MAX_FREQ" value="66000000"/>
              <param name="PBA_MAX_FREQ" value="66000000"/>
              <param name="PBB_MAX_FREQ" value="66000000"/>
            </parameters>
            <signals>
              <signal group="RSTM_N" pad="PD30"/>
            </signals>
            <clock-groups>
              <clock-group name="CPU" grouporder="0">
                <clock name="OCD" bit="0"/>
              </clock-group>
              <clock-group name="HSB" grouporder="1">
                <clock name="SAU" bit="0"/>
                <clock name="PDCA" bit="1"/>
                <clock name="MDMA" bit="2"/>
                <clock name="USBC" bit="3"/>
                <clock name="CANIF" bit="4"/>
                <clock name="HFLASHC" bit="5"/>
                <clock name="PBA" bit="6"/>
                <clock name="PBB" bit="7"/>
                <clock name="PBC" bit="8"/>
                <clock name="HSBRAM" bit="9"/>
                <clock name="EBI" bit="10"/>
                <clock name="MACB" bit="11"/>
                <clock name="PEVC" bit="12"/>
              </clock-group>
              <clock-group name="PBA" grouporder="2">
                <clock name="INTC" bit="0"/>
                <clock name="PM" bit="1"/>
                <clock name="SCIF" bit="2"/>
                <clock name="AST" bit="3"/>
                <clock name="WDT" bit="4"/>
                <clock name="EIC" bit="5"/>
                <clock name="FREQM" bit="6"/>
                <clock name="GPIO" bit="7"/>
                <clock name="USART0" bit="8"/>
                <clock name="USART2" bit="9"/>
                <clock name="USART3" bit="10"/>
                <clock name="SPI" bit="11"/>
                <clock name="TWIM0" bit="12"/>
                <clock name="TWIM1" bit="13"/>
                <clock name="TWIS0" bit="14"/>
                <clock name="TWIS1" bit="15"/>
                <clock name="IISC" bit="16"/>
                <clock name="PWM" bit="17"/>
                <clock name="QDEC0" bit="18"/>
                <clock name="QDEC1" bit="19"/>
                <clock name="TC1" bit="20"/>
                <clock name="PEVC" bit="21"/>
                <clock name="ACIFA0" bit="22"/>
                <clock name="ACIFA1" bit="23"/>
                <clock name="DACIFB0" bit="24"/>
                <clock name="DACIFB1" bit="25"/>
                <clock name="AW" bit="26"/>
              </clock-group>
              <clock-group name="PBB" grouporder="3">
                <clock name="FLASHC" bit="0"/>
                <clock name="USBC" bit="1"/>
                <clock name="HMATRIX" bit="2"/>
                <clock name="SAU" bit="3"/>
                <clock name="SMC" bit="4"/>
                <clock name="SDRAMC" bit="5"/>
                <clock name="MACB" bit="6"/>
              </clock-group>
              <clock-group name="PBC" grouporder="4">
                <clock name="PDCA" bit="0"/>
                <clock name="MDMA" bit="1"/>
                <clock name="USART1" bit="2"/>
                <clock name="SPI0" bit="3"/>
                <clock name="CANIF" bit="4"/>
                <clock name="TC0" bit="5"/>
                <clock name="ADCIFA" bit="6"/>
                <clock name="USART4" bit="7"/>
                <clock name="TWIM2" bit="8"/>
                <clock name="TWIS2" bit="9"/>
              </clock-group>
            </clock-groups>
          </instance>
        </module>
        <module name="PULLUP" version="1.0.0">
          <instance name="PULLUP">
            <signals>
              <signal group="LPC_PULLUP" pad="PA26"/>
              <signal group="LPC_PULLUP" pad="PA27"/>
              <signal group="LPC_PULLUP" pad="PA28"/>
              <signal group="LPC_PULLUP" pad="PA29"/>
              <signal group="LPC_PULLUP" pad="PB07"/>
              <signal group="LPC_PULLUP" pad="PB08"/>
              <signal group="LPC_PULLUP" pad="PB09"/>
              <signal group="LPC_PULLUP" pad="PB10"/>
              <signal group="LPC_PULLUP" pad="PB11"/>
              <signal group="LPC_PULLUP" pad="PB12"/>
              <signal group="LPC_PULLUP" pad="PB13"/>
              <signal group="LPC_PULLUP" pad="PB14"/>
              <signal group="LPC_PULLUP" pad="PB15"/>
              <signal group="LPC_PULLUP" pad="PB16"/>
              <signal group="LPC_PULLUP" pad="PB17"/>
              <signal group="LPC_PULLUP" pad="PB18"/>
              <signal group="LPC_PULLUP" pad="PB24"/>
              <signal group="LPC_PULLUP" pad="PB25"/>
              <signal group="LPC_PULLUP" pad="PB26"/>
              <signal group="LPC_PULLUP" pad="PB27"/>
              <signal group="LPC_PULLUP" pad="PB28"/>
              <signal group="LPC_PULLUP" pad="PB29"/>
              <signal group="LPC_PULLUP" pad="PC08"/>
              <signal group="LPC_PULLUP" pad="PC09"/>
              <signal group="LPC_PULLUP" pad="PC10"/>
              <signal group="LPC_PULLUP" pad="PC25"/>
              <signal group="LPC_PULLUP" pad="PC26"/>
              <signal group="LPC_PULLUP" pad="PC27"/>
              <signal group="LPC_PULLUP" pad="PC28"/>
              <signal group="LPC_PULLUP" pad="PC29"/>
              <signal group="LPC_PULLUP" pad="PC30"/>
              <signal group="LPC_PULLUP" pad="PD04"/>
              <signal group="LPC_PULLUP" pad="PD05"/>
              <signal group="LPC_PULLUP" pad="PD06"/>
              <signal group="LPC_PULLUP" pad="PD15"/>
              <signal group="LPC_PULLUP" pad="PD16"/>
              <signal group="LPC_PULLUP" pad="PD17"/>
              <signal group="LPC_PULLUP" pad="PD18"/>
              <signal group="LPC_PULLUP" pad="PD19"/>
              <signal group="LPC_PULLUP" pad="PD20"/>
              <signal group="LPC_PULLUP" pad="PD25"/>
              <signal group="LPC_PULLUP" pad="PD26"/>
              <signal group="LPC_PULLUP" pad="PA10"/>
              <signal group="LPC_PULLUP" pad="PA11"/>
              <signal group="LPC_PULLUP" pad="PA12"/>
              <signal group="LPC_PULLUP" pad="PA13"/>
              <signal group="LPC_PULLUP" pad="PA14"/>
              <signal group="LPC_PULLUP" pad="PA15"/>
              <signal group="LPC_PULLUP" pad="PA24"/>
              <signal group="LPC_PULLUP" pad="PA25"/>
              <signal group="LPC_PULLUP" pad="PA26"/>
              <signal group="LPC_PULLUP" pad="PA27"/>
              <signal group="LPC_PULLUP" pad="PA28"/>
              <signal group="LPC_PULLUP" pad="PA29"/>
              <signal group="LPC_PULLUP" pad="PB02"/>
              <signal group="LPC_PULLUP" pad="PB03"/>
              <signal group="LPC_PULLUP" pad="PB04"/>
              <signal group="LPC_PULLUP" pad="PB05"/>
              <signal group="LPC_PULLUP" pad="PB06"/>
              <signal group="LPC_PULLUP" pad="PB07"/>
              <signal group="LPC_PULLUP" pad="PB08"/>
              <signal group="LPC_PULLUP" pad="PB09"/>
              <signal group="LPC_PULLUP" pad="PB10"/>
              <signal group="LPC_PULLUP" pad="PB11"/>
              <signal group="LPC_PULLUP" pad="PB12"/>
              <signal group="LPC_PULLUP" pad="PB13"/>
              <signal group="LPC_PULLUP" pad="PB14"/>
              <signal group="LPC_PULLUP" pad="PB15"/>
              <signal group="LPC_PULLUP" pad="PB16"/>
              <signal group="LPC_PULLUP" pad="PB17"/>
              <signal group="LPC_PULLUP" pad="PB18"/>
              <signal group="LPC_PULLUP" pad="PB19"/>
              <signal group="LPC_PULLUP" pad="PB20"/>
              <signal group="LPC_PULLUP" pad="PB21"/>
              <signal group="LPC_PULLUP" pad="PB22"/>
              <signal group="LPC_PULLUP" pad="PB23"/>
              <signal group="LPC_PULLUP" pad="PB24"/>
              <signal group="LPC_PULLUP" pad="PB25"/>
              <signal group="LPC_PULLUP" pad="PB26"/>
              <signal group="LPC_PULLUP" pad="PB27"/>
              <signal group="LPC_PULLUP" pad="PB28"/>
              <signal group="LPC_PULLUP" pad="PB29"/>
              <signal group="LPC_PULLUP" pad="PC00"/>
              <signal group="LPC_PULLUP" pad="PC01"/>
              <signal group="LPC_PULLUP" pad="PC06"/>
              <signal group="LPC_PULLUP" pad="PC07"/>
              <signal group="LPC_PULLUP" pad="PC08"/>
              <signal group="LPC_PULLUP" pad="PC09"/>
              <signal group="LPC_PULLUP" pad="PC10"/>
              <signal group="LPC_PULLUP" pad="PC11"/>
              <signal group="LPC_PULLUP" pad="PC12"/>
              <signal group="LPC_PULLUP" pad="PC13"/>
              <signal group="LPC_PULLUP" pad="PC14"/>
              <signal group="LPC_PULLUP" pad="PC23"/>
              <signal group="LPC_PULLUP" pad="PC24"/>
              <signal group="LPC_PULLUP" pad="PC25"/>
              <signal group="LPC_PULLUP" pad="PC26"/>
              <signal group="LPC_PULLUP" pad="PC27"/>
              <signal group="LPC_PULLUP" pad="PC28"/>
              <signal group="LPC_PULLUP" pad="PC29"/>
              <signal group="LPC_PULLUP" pad="PC30"/>
              <signal group="LPC_PULLUP" pad="PC31"/>
              <signal group="LPC_PULLUP" pad="PD04"/>
              <signal group="LPC_PULLUP" pad="PD05"/>
              <signal group="LPC_PULLUP" pad="PD06"/>
              <signal group="LPC_PULLUP" pad="PD07"/>
              <signal group="LPC_PULLUP" pad="PD08"/>
              <signal group="LPC_PULLUP" pad="PD09"/>
              <signal group="LPC_PULLUP" pad="PD10"/>
              <signal group="LPC_PULLUP" pad="PD15"/>
              <signal group="LPC_PULLUP" pad="PD16"/>
              <signal group="LPC_PULLUP" pad="PD17"/>
              <signal group="LPC_PULLUP" pad="PD18"/>
              <signal group="LPC_PULLUP" pad="PD19"/>
              <signal group="LPC_PULLUP" pad="PD20"/>
              <signal group="LPC_PULLUP" pad="PD22"/>
              <signal group="LPC_PULLUP" pad="PD23"/>
              <signal group="LPC_PULLUP" pad="PD24"/>
              <signal group="LPC_PULLUP" pad="PD25"/>
              <signal group="LPC_PULLUP" pad="PD26"/>
              <signal group="LPC_PULLUP" pad="PC21"/>
              <signal group="LPC_PULLUP" pad="PC22"/>
            </signals>
          </instance>
        </module>
        <module name="PWM" id="I7625" version="5.0.1">
          <instance name="PWM">
            <register-group name="PWM" name-in-module="PWM" address-space="base" offset="0xffff4c00"/>
            <parameters>
              <param name="CHANNEL_NUM" value="4"/>
              <param name="CMP_NUM" value="8"/>
              <param name="EVT_NUM" value="2"/>
              <param name="EXT_FAULT_NUM" value="2"/>
              <param name="FAULT_NUM" value="5"/>
              <param name="GCLK_NUM" value="4"/>
              <param name="PADDR_MSB" value="14"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_TX" value="27"/>
              <param name="REG_TX" value="PDCDATA"/>
              <param name="TRIGGER_NUM" value="2"/>
            </parameters>
            <signals>
              <signal group="PWMH" index="3" function="A" pad="PC11"/>
              <signal group="PWML" index="3" function="A" pad="PC12"/>
              <signal group="PWMH" index="2" function="A" pad="PC13"/>
              <signal group="PWML" index="2" function="A" pad="PC14"/>
              <signal group="PWMH" index="1" function="A" pad="PC15"/>
              <signal group="PWML" index="1" function="A" pad="PC16"/>
              <signal group="PWMH" index="0" function="A" pad="PC17"/>
              <signal group="PWML" index="0" function="A" pad="PC18"/>
              <signal group="PWML" index="2" function="A" pad="PC19"/>
              <signal group="PWMH" index="2" function="A" pad="PC20"/>
              <signal group="EXT_FAULTS" index="0" function="A" pad="PC21"/>
              <signal group="EXT_FAULTS" index="1" function="A" pad="PC22"/>
              <signal group="PWML" index="0" function="C" pad="PB08"/>
              <signal group="PWMH" index="0" function="C" pad="PB09"/>
              <signal group="PWML" index="1" function="C" pad="PB10"/>
              <signal group="PWMH" index="1" function="C" pad="PB11"/>
              <signal group="PWML" index="2" function="C" pad="PB12"/>
              <signal group="PWMH" index="2" function="C" pad="PB13"/>
              <signal group="PWML" index="3" function="C" pad="PB14"/>
              <signal group="PWMH" index="3" function="C" pad="PB15"/>
              <signal group="EXT_FAULTS" index="0" function="C" pad="PB16"/>
              <signal group="EXT_FAULTS" index="1" function="C" pad="PB17"/>
              <signal group="PWMH" index="3" pad="PC11"/>
              <signal group="PWML" index="3" pad="PC12"/>
              <signal group="PWMH" index="1" pad="PC15"/>
              <signal group="PWML" index="1" pad="PC16"/>
              <signal group="PWMH" index="0" pad="PC17"/>
              <signal group="PWML" index="0" pad="PC18"/>
              <signal group="PWML" index="2" pad="PC19"/>
              <signal group="PWMH" index="2" pad="PC20"/>
              <signal group="EXT_FAULTS" index="0" pad="PC21"/>
              <signal group="EXT_FAULTS" index="1" pad="PC22"/>
              <signal group="PWMH" index="3" pad="PC11"/>
              <signal group="PWML" index="3" pad="PC12"/>
              <signal group="PWMH" index="1" pad="PC15"/>
              <signal group="PWML" index="1" pad="PC16"/>
              <signal group="PWMH" index="0" pad="PC17"/>
              <signal group="PWML" index="0" pad="PC18"/>
              <signal group="PWML" index="2" pad="PC19"/>
              <signal group="PWMH" index="2" pad="PC20"/>
            </signals>
          </instance>
        </module>
        <module name="QDEC" id="I7525" version="1.0.0">
          <instance name="QDEC0">
            <register-group name="QDEC0" name-in-module="QDEC" address-space="base" offset="0xffff5000"/>
            <parameters>
              <param name="GCLK_NUM" value="5"/>
              <param name="PADDR_MSB" value="31"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="QDEC_PADDR_SIZE" value="6"/>
            </parameters>
            <signals>
              <signal group="QEPA" function="A" pad="PB27"/>
              <signal group="QEPB" function="A" pad="PB28"/>
              <signal group="QEPI" function="A" pad="PB29"/>
              <signal group="QEPI" function="D" pad="PD00"/>
              <signal group="QEPA" function="D" pad="PD02"/>
              <signal group="QEPB" function="D" pad="PD03"/>
              <signal group="QEPI" function="D" pad="PD07"/>
              <signal group="QEPA" function="D" pad="PD09"/>
              <signal group="QEPB" function="D" pad="PD10"/>
            </signals>
          </instance>
        </module>
        <module name="SAU" id="I7543" version="1.1.1">
          <instance name="SAU">
            <register-group name="SAU" name-in-module="SAU" address-space="base" offset="0xfffe2400"/>
            <register-group name="SAU_HSB" name-in-module="SAU" address-space="hsb" offset="0x90000000"/>
            <parameters>
              <param name="CHANNELS" value="16"/>
              <param name="CLK_AHB_ID" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="SCAN" id="I7061" version="1.0.1">
          <instance name="SCAN">
            <parameters>
              <param name="SCAN_BURN_IN_IMPLEMENTED" value="0"/>
              <param name="SCAN_CHAIN_MSB" value="15"/>
              <param name="SCAN_CLK_MSB" value="7"/>
              <param name="SCAN_COMPRESSION_IMPLEMENTED" value="1"/>
              <param name="SCAN_OCC_IMPLEMENTED" value="0"/>
            </parameters>
            <signals>
              <signal group="SCAN_IN" index="0" pad="PA01"/>
              <signal group="SCAN_IN" index="1" pad="PA02"/>
              <signal group="SCAN_IN" index="2" pad="PA03"/>
              <signal group="SCAN_IN" index="3" pad="PA04"/>
              <signal group="SCAN_IN" index="4" pad="PA05"/>
              <signal group="SCAN_IN" index="5" pad="PA06"/>
              <signal group="SCAN_IN" index="6" pad="PA07"/>
              <signal group="SCAN_IN" index="7" pad="PA08"/>
              <signal group="SCAN_IN" index="8" pad="PA09"/>
              <signal group="SCAN_IN" index="9" pad="PA16"/>
              <signal group="SCAN_IN" index="10" pad="PA19"/>
              <signal group="SCAN_IN" index="11" pad="PA20"/>
              <signal group="SCAN_OUT" index="0" pad="PA21"/>
              <signal group="SCAN_OUT" index="1" pad="PA22"/>
              <signal group="SCAN_OUT" index="2" pad="PA23"/>
              <signal group="SCAN_OUT" index="3" pad="PB00"/>
              <signal group="SCAN_OUT" index="4" pad="PB01"/>
              <signal group="SCAN_OUT" index="5" pad="PB30"/>
              <signal group="SCAN_OUT" index="6" pad="PB31"/>
              <signal group="SCAN_OUT" index="7" pad="PC02"/>
              <signal group="SCAN_OUT" index="8" pad="PC03"/>
              <signal group="SCAN_OUT" index="9" pad="PC04"/>
              <signal group="SCAN_OUT" index="10" pad="PC15"/>
              <signal group="SCAN_OUT" index="11" pad="PC16"/>
              <signal group="SCAN_OUT" index="12" pad="PC17"/>
              <signal group="SCAN_IN" index="12" pad="PD03"/>
              <signal group="SCAN_IN" index="13" pad="PD11"/>
              <signal group="SCAN_IN" index="14" pad="PD12"/>
              <signal group="SCAN_IN" index="15" pad="PD13"/>
              <signal group="SCAN_OUT" index="13" pad="PD21"/>
              <signal group="SCAN_OUT" index="14" pad="PD27"/>
              <signal group="SCAN_OUT" index="15" pad="PD28"/>
              <signal group="SCAN_CLOCKS" index="0" pad="PA00"/>
              <signal group="SCAN_IO" pad="PA01"/>
              <signal group="SCAN_IO" pad="PA02"/>
              <signal group="SCAN_IO" pad="PA03"/>
              <signal group="SCAN_IO" pad="PA04"/>
              <signal group="SCAN_IO" pad="PA05"/>
              <signal group="SCAN_IO" pad="PA06"/>
              <signal group="SCAN_IO" pad="PA07"/>
              <signal group="SCAN_IO" pad="PA08"/>
              <signal group="SCAN_IO" pad="PA09"/>
              <signal group="SCAN_OUTPUT" pad="PA10"/>
              <signal group="SCAN_OUTPUT" pad="PA11"/>
              <signal group="SCAN_OUTPUT" pad="PA12"/>
              <signal group="SCAN_OUTPUT" pad="PA13"/>
              <signal group="SCAN_OUTPUT" pad="PA14"/>
              <signal group="SCAN_OUTPUT" pad="PA15"/>
              <signal group="SCAN_IO" pad="PA16"/>
              <signal group="SCAN_IO" pad="PA19"/>
              <signal group="SCAN_IO" pad="PA20"/>
              <signal group="SCAN_IO" pad="PA21"/>
              <signal group="SCAN_IO" pad="PA22"/>
              <signal group="SCAN_IO" pad="PA23"/>
              <signal group="SCAN_OUTPUT" pad="PA24"/>
              <signal group="SCAN_OUTPUT" pad="PA25"/>
              <signal group="SCAN_OUTPUT" pad="PA26"/>
              <signal group="SCAN_OUTPUT" pad="PA27"/>
              <signal group="SCAN_OUTPUT" pad="PA28"/>
              <signal group="SCAN_OUTPUT" pad="PA29"/>
              <signal group="SCAN_IO" pad="PB00"/>
              <signal group="SCAN_IO" pad="PB01"/>
              <signal group="SCAN_OUTPUT" pad="PB02"/>
              <signal group="SCAN_OUTPUT" pad="PB03"/>
              <signal group="SCAN_OUTPUT" pad="PB04"/>
              <signal group="SCAN_OUTPUT" pad="PB05"/>
              <signal group="SCAN_OUTPUT" pad="PB06"/>
              <signal group="SCAN_OUTPUT" pad="PB07"/>
              <signal group="SCAN_OUTPUT" pad="PB08"/>
              <signal group="SCAN_OUTPUT" pad="PB09"/>
              <signal group="SCAN_OUTPUT" pad="PB10"/>
              <signal group="SCAN_OUTPUT" pad="PB11"/>
              <signal group="SCAN_OUTPUT" pad="PB12"/>
              <signal group="SCAN_OUTPUT" pad="PB13"/>
              <signal group="SCAN_OUTPUT" pad="PB14"/>
              <signal group="SCAN_OUTPUT" pad="PB15"/>
              <signal group="SCAN_OUTPUT" pad="PB16"/>
              <signal group="SCAN_OUTPUT" pad="PB17"/>
              <signal group="SCAN_OUTPUT" pad="PB18"/>
              <signal group="SCAN_OUTPUT" pad="PB19"/>
              <signal group="SCAN_OUTPUT" pad="PB20"/>
              <signal group="SCAN_OUTPUT" pad="PB21"/>
              <signal group="SCAN_OUTPUT" pad="PB22"/>
              <signal group="SCAN_OUTPUT" pad="PB23"/>
              <signal group="SCAN_OUTPUT" pad="PB24"/>
              <signal group="SCAN_OUTPUT" pad="PB25"/>
              <signal group="SCAN_OUTPUT" pad="PB26"/>
              <signal group="SCAN_OUTPUT" pad="PB27"/>
              <signal group="SCAN_OUTPUT" pad="PB28"/>
              <signal group="SCAN_OUTPUT" pad="PB29"/>
              <signal group="SCAN_IO" pad="PB30"/>
              <signal group="SCAN_IO" pad="PB31"/>
              <signal group="SCAN_OUTPUT" pad="PC00"/>
              <signal group="SCAN_OUTPUT" pad="PC01"/>
              <signal group="SCAN_IO" pad="PC02"/>
              <signal group="SCAN_IO" pad="PC03"/>
              <signal group="SCAN_IO" pad="PC04"/>
              <signal group="SCAN_CLOCKS" index="3" pad="PC05"/>
              <signal group="SCAN_OUTPUT" pad="PC06"/>
              <signal group="SCAN_OUTPUT" pad="PC07"/>
              <signal group="SCAN_OUTPUT" pad="PC08"/>
              <signal group="SCAN_OUTPUT" pad="PC09"/>
              <signal group="SCAN_OUTPUT" pad="PC10"/>
              <signal group="SCAN_OUTPUT" pad="PC11"/>
              <signal group="SCAN_OUTPUT" pad="PC12"/>
              <signal group="SCAN_OUTPUT" pad="PC13"/>
              <signal group="SCAN_OUTPUT" pad="PC14"/>
              <signal group="SCAN_IO" pad="PC15"/>
              <signal group="SCAN_IO" pad="PC16"/>
              <signal group="SCAN_IO" pad="PC17"/>
              <signal group="SCAN_ENABLE_FROM_PAD" pad="PC18"/>
              <signal group="SCAN_CLOCKS" index="1" pad="PC19"/>
              <signal group="SCAN_CLOCKS" index="2" pad="PC20"/>
              <signal group="SCAN_OUTPUT" pad="PC21"/>
              <signal group="SCAN_OUTPUT" pad="PC22"/>
              <signal group="SCAN_OUTPUT" pad="PC23"/>
              <signal group="SCAN_OUTPUT" pad="PC24"/>
              <signal group="SCAN_OUTPUT" pad="PC25"/>
              <signal group="SCAN_OUTPUT" pad="PC26"/>
              <signal group="SCAN_OUTPUT" pad="PC27"/>
              <signal group="SCAN_OUTPUT" pad="PC28"/>
              <signal group="SCAN_OUTPUT" pad="PC29"/>
              <signal group="SCAN_OUTPUT" pad="PC30"/>
              <signal group="SCAN_OUTPUT" pad="PC31"/>
              <signal group="SCAN_CLOCKS" index="4" pad="PD00"/>
              <signal group="SCAN_CLOCKS" index="5" pad="PD01"/>
              <signal group="SCAN_CLOCKS" index="6" pad="PD02"/>
              <signal group="SCAN_IO" pad="PD03"/>
              <signal group="SCAN_OUTPUT" pad="PD04"/>
              <signal group="SCAN_OUTPUT" pad="PD05"/>
              <signal group="SCAN_OUTPUT" pad="PD06"/>
              <signal group="SCAN_OUTPUT" pad="PD07"/>
              <signal group="SCAN_OUTPUT" pad="PD08"/>
              <signal group="SCAN_OUTPUT" pad="PD09"/>
              <signal group="SCAN_OUTPUT" pad="PD10"/>
              <signal group="SCAN_IO" pad="PD11"/>
              <signal group="SCAN_IO" pad="PD12"/>
              <signal group="SCAN_IO" pad="PD13"/>
              <signal group="SCAN_CLOCKS" index="7" pad="PD14"/>
              <signal group="SCAN_OUTPUT" pad="PD15"/>
              <signal group="SCAN_OUTPUT" pad="PD16"/>
              <signal group="SCAN_OUTPUT" pad="PD17"/>
              <signal group="SCAN_OUTPUT" pad="PD18"/>
              <signal group="SCAN_OUTPUT" pad="PD19"/>
              <signal group="SCAN_OUTPUT" pad="PD20"/>
              <signal group="SCAN_IO" pad="PD21"/>
              <signal group="SCAN_OUTPUT" pad="PD22"/>
              <signal group="SCAN_OUTPUT" pad="PD23"/>
              <signal group="SCAN_OUTPUT" pad="PD24"/>
              <signal group="SCAN_OUTPUT" pad="PD25"/>
              <signal group="SCAN_OUTPUT" pad="PD26"/>
              <signal group="SCAN_IO" pad="PD27"/>
              <signal group="SCAN_IO" pad="PD28"/>
              <signal group="SCAN_OCC_MODE" index="0" pad="PD29"/>
            </signals>
          </instance>
        </module>
        <module name="SCIF" id="I7149" version="1.0.2C">
          <instance name="SCIF">
            <register-group name="SCIF" name-in-module="SCIF" address-space="base" offset="0xffff0800"/>
            <parameters>
              <!-- Table 8-2 Generic Clock Allocation in data sheet -->
              <param name="GCLK_NUM" value="12"/>
              <param name="GCLK_USBC" value="0"/>
              <param name="GCLK_CANIF" value="1"/>
              <param name="GCLK_AST" value="2"/>
              <param name="GCLK_PWM" value="4"/>
              <param name="GCLK_QDEC0" value="5"/>
              <param name="GCLK_QDEC1" value="6"/>
              <param name="GCLK_GCLK7" value="7"/>
              <param name="GCLK_GCLK8" value="8"/>
              <param name="GCLK_GCLK9" value="9"/>
              <param name="GCLK_GCLK10" value="10"/>
              <param name="GCLK_IISC" value="11"/>
              <!-- Table 8-12 Generic Clock Sources in data sheet -->
              <param name="GCCTRL_OSCSEL_RCSYS" value="0"/>
              <param name="GCCTRL_OSCSEL_OSC32K" value="1"/>
              <param name="GCCTRL_OSCSEL_RC8M" value="2"/>
              <param name="GCCTRL_OSCSEL_OSC0" value="3"/>
              <param name="GCCTRL_OSCSEL_OSC1" value="4"/>
              <param name="GCCTRL_OSCSEL_PLL0" value="5"/>
              <param name="GCCTRL_OSCSEL_PLL1" value="6"/>
              <param name="GCCTRL_OSCSEL_CLK_CPU" value="7"/>
              <param name="GCCTRL_OSCSEL_CLK_HSB" value="8"/>
              <param name="GCCTRL_OSCSEL_CLK_PBA" value="9"/>
              <param name="GCCTRL_OSCSEL_CLK_PBB" value="10"/>
              <param name="GCCTRL_OSCSEL_CLK_PBC" value="11"/>

              <param name="OSC_NUM" value="2"/>
              <param name="PLL_NUM" value="2"/>
              <param name="RCOSC_FREQUENCY" value="115200"/>

              <!--  pablaasmo: These parameters should probably be move to module device file or removed -->
              <param name="GCLK_EXT_NUM" value="2"/>
              <param name="GCLK_NUM_EXTCLK" value="10:9"/>
              <param name="GCLK_PEVC_NUM" value="2"/>
              <param name="GC_DIV_CLOCK" value="1"/>
              <param name="GC_NO_DIV_CLOCK" value="0"/>
              <param name="GPLP_NUM" value="2"/>
              <param name="PLL_MSB" value="1"/>
            </parameters>
            <signals>
              <signal group="GCLK" index="0" function="A" pad="PA02"/>
              <signal group="GCLK" index="1" function="A" pad="PA03"/>
              <signal group="GCLK" index="0" function="B" pad="PC19"/>
              <signal group="GCLK" index="1" function="B" pad="PC20"/>
              <signal group="GCLK" index="0" function="D" pad="PB22"/>
              <signal group="GCLK" index="1" function="D" pad="PB23"/>
              <signal group="GCLK" index="0" function="D" pad="PC25"/>
              <signal group="GCLK" index="1" function="D" pad="PC26"/>
              <signal group="GCLK" index="0" function="D" pad="PD22"/>
              <signal group="DN" index="0" pad="PB07"/>
              <signal group="FDIV" index="0" pad="PB08"/>
              <signal group="LOCK" index="0" pad="PB10"/>
              <signal group="UP" index="0" pad="PB11"/>
              <signal group="DN" index="1" pad="PB24"/>
              <signal group="FDIV" index="1" pad="PB25"/>
              <signal group="PLLCLK" index="1" pad="PB26"/>
              <signal group="LOCK" index="1" pad="PB28"/>
              <signal group="UP" index="1" pad="PB29"/>
              <signal group="PLLCLK" index="0" pad="PD06"/>
              <signal group="XIN0" pad="PB30"/>
              <signal group="XIN1" pad="PB02"/>
              <signal group="XIN32" pad="PB00"/>
              <signal group="XOUT0" pad="PB31"/>
              <signal group="XOUT1" pad="PB03"/>
              <signal group="XOUT32" pad="PB01"/>
            </signals>
          </instance>
        </module>
        <module name="SPI" id="I7602" version="2.1.1">
          <instance name="SPI0">
            <register-group name="SPI0" name-in-module="SPI" address-space="base" offset="0xfffd1800"/>
            <parameters>
              <param name="CS_MSB" value="3"/>
              <param name="PDCA_ID_RX" value="10"/>
              <param name="PDCA_ID_TX" value="21"/>
            </parameters>
            <signals>
              <signal group="NPCS" index="1" function="A" pad="PC29"/>
              <signal group="NPCS" index="2" function="A" pad="PC30"/>
              <signal group="NPCS" index="3" function="A" pad="PC31"/>
              <signal group="MOSI" function="A" pad="PD00"/>
              <signal group="MISO" function="A" pad="PD01"/>
              <signal group="SCK" function="A" pad="PD02"/>
              <signal group="NPCS" index="0" function="A" pad="PD03"/>
              <signal group="MOSI" function="A" pad="PD04"/>
              <signal group="MISO" function="A" pad="PD05"/>
              <signal group="SCK" function="A" pad="PD06"/>
              <signal group="NPCS" index="0" function="B" pad="PA12"/>
              <signal group="NPCS" index="1" function="B" pad="PA13"/>
              <signal group="MOSI" function="B" pad="PB10"/>
              <signal group="MISO" function="B" pad="PB11"/>
              <signal group="SCK" function="B" pad="PB12"/>
              <signal group="NPCS" index="0" function="B" pad="PB13"/>
              <signal group="NPCS" index="1" function="B" pad="PB14"/>
              <signal group="NPCS" index="2" function="B" pad="PB16"/>
              <signal group="NPCS" index="3" function="B" pad="PB17"/>
              <signal group="NPCS" index="0" function="B" pad="PB29"/>
              <signal group="NPCS" index="1" function="B" pad="PC00"/>
              <signal group="NPCS" index="2" function="B" pad="PC01"/>
              <signal group="NPCS" index="3" function="B" pad="PC02"/>
              <signal group="NPCS" index="0" function="B" pad="PC15"/>
              <signal group="NPCS" index="1" function="B" pad="PC16"/>
              <signal group="NPCS" index="2" function="B" pad="PC17"/>
            </signals>
          </instance>
        </module>
        <module name="TC" id="I7604" version="2.2.3.1">
          <instance name="TC0">
            <register-group name="TC0" name-in-module="TC" address-space="base" offset="0xfffd2000"/>
            <parameters>
              <param name="APB_TIMER1_PADDR_MSB" value="2"/>
              <param name="CLK_DIV1" value="clk_32"/>
              <param name="CLK_DIV2" value="2"/>
              <param name="CLK_DIV3" value="8"/>
              <param name="CLK_DIV4" value="32"/>
              <param name="CLK_DIV5" value="128"/>
              <param name="PDATA_SIZE" value="2"/>
              <param name="PEVC" value="1"/>
            </parameters>
            <signals>
              <signal group="CLK2" function="A" pad="PB18"/>
              <signal group="A0" function="A" pad="PB19"/>
              <signal group="B0" function="A" pad="PB20"/>
              <signal group="CLK1" function="A" pad="PB21"/>
              <signal group="A1" function="A" pad="PB22"/>
              <signal group="B1" function="A" pad="PB23"/>
              <signal group="CLK0" function="A" pad="PB24"/>
              <signal group="A2" function="A" pad="PB25"/>
              <signal group="B2" function="A" pad="PB26"/>
              <signal group="A0" function="A" pad="PD15"/>
              <signal group="B0" function="A" pad="PD16"/>
              <signal group="A1" function="A" pad="PD17"/>
              <signal group="B1" function="A" pad="PD18"/>
              <signal group="A2" function="A" pad="PD19"/>
              <signal group="B2" function="A" pad="PD20"/>
              <signal group="CLK0" function="A" pad="PD25"/>
              <signal group="CLK1" function="A" pad="PD26"/>
              <signal group="CLK2" function="B" pad="PD02"/>
              <signal group="B2" function="B" pad="PD03"/>
              <signal group="A2" function="B" pad="PD22"/>
              <signal group="B1" function="D" pad="PC04"/>
              <signal group="A2" function="D" pad="PC05"/>
              <signal group="CLK2" function="D" pad="PC06"/>
              <signal group="B2" function="D" pad="PC07"/>
              <signal group="CLK0" function="D" pad="PC11"/>
              <signal group="CLK1" function="D" pad="PD01"/>
              <signal group="A0" function="D" pad="PD27"/>
              <signal group="B0" function="D" pad="PD28"/>
              <signal group="CLK0" function="D" pad="PD29"/>
              <signal group="A1" function="D" pad="PD30"/>
            </signals>
          </instance>
        </module>
        <module name="TWIM" id="I7535" version="1.1.0">
          <instance name="TWIM0">
            <register-group name="TWIM0" name-in-module="TWIM" address-space="base" offset="0xffff3800"/>
            <parameters>
              <param name="PDCA_ID_RX" value="6"/>
              <param name="PDCA_ID_TX" value="17"/>
            </parameters>
          </instance>
          <instance name="TWIM1">
            <register-group name="TWIM1" name-in-module="TWIM" address-space="base" offset="0xffff3c00"/>
            <parameters>
              <param name="PDCA_ID_RX" value="7"/>
              <param name="PDCA_ID_TX" value="18"/>
            </parameters>
          </instance>
        </module>
        <module name="TWIMS" version="1.0.0">
          <instance name="TWIMS0">
            <signals>
              <signal group="TWD" function="A" pad="PC02"/>
              <signal group="TWCK" function="A" pad="PC03"/>
              <signal group="TWALM" function="F" pad="PC06"/>
              <signal group="TWD" pad="PC02"/>
              <signal group="TWCK" pad="PC03"/>
            </signals>
          </instance>
          <instance name="TWIMS1">
            <signals>
              <signal group="TWD" function="A" pad="PC04"/>
              <signal group="TWCK" function="A" pad="PC05"/>
              <signal group="TWALM" function="F" pad="PC07"/>
              <signal group="TWD" pad="PC04"/>
              <signal group="TWCK" pad="PC05"/>
            </signals>
          </instance>
        </module>
        <module name="TWIS" id="I7537" version="1.2.0">
          <instance name="TWIS0">
            <register-group name="TWIS0" name-in-module="TWIS" address-space="base" offset="0xffff4000"/>
            <parameters>
              <param name="PDCA_ID_RX" value="8"/>
              <param name="PDCA_ID_TX" value="19"/>
            </parameters>
          </instance>
          <instance name="TWIS1">
            <register-group name="TWIS1" name-in-module="TWIS" address-space="base" offset="0xffff4400"/>
            <parameters>
              <param name="PDCA_ID_RX" value="9"/>
              <param name="PDCA_ID_TX" value="20"/>
            </parameters>
          </instance>
        </module>
        <module name="USART" id="I7601" version="6.0.2">
          <instance name="USART0">
            <register-group name="USART0" name-in-module="USART" address-space="base" offset="0xffff2800"/>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_RX" value="2"/>
              <param name="PDCA_ID_TX" value="13"/>
            </parameters>
            <signals>
              <signal group="CLK" function="A" pad="PB00"/>
              <signal group="TXD" function="A" pad="PD27"/>
              <signal group="RXD" function="A" pad="PD28"/>
              <signal group="CTS" function="A" pad="PD29"/>
              <signal group="RTS" function="A" pad="PD30"/>
              <signal group="CLK" function="B" pad="PC14"/>
              <signal group="CLK" function="C" pad="PD29"/>
              <signal group="RTS" function="D" pad="PC13"/>
              <signal group="CTS" function="D" pad="PC14"/>
              <signal group="RXD" function="D" pad="PC15"/>
              <signal group="TXD" function="D" pad="PC16"/>
              <signal group="TXD" function="E" pad="PD00"/>
              <signal group="RXD" function="E" pad="PD01"/>
            </signals>
          </instance>
          <instance name="USART1">
            <register-group name="USART1" name-in-module="USART" address-space="base" offset="0xfffd1400"/>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_RX" value="3"/>
              <param name="PDCA_ID_TX" value="14"/>
            </parameters>
            <signals>
              <signal group="DTR" function="A" pad="PB10"/>
              <signal group="DSR" function="A" pad="PB11"/>
              <signal group="DCD" function="A" pad="PB12"/>
              <signal group="RI" function="A" pad="PB13"/>
              <signal group="RTS" function="A" pad="PB14"/>
              <signal group="CTS" function="A" pad="PB15"/>
              <signal group="RXD" function="A" pad="PB16"/>
              <signal group="TXD" function="A" pad="PB17"/>
              <signal group="DTR" function="A" pad="PD07"/>
              <signal group="DSR" function="A" pad="PD08"/>
              <signal group="DCD" function="A" pad="PD09"/>
              <signal group="RI" function="A" pad="PD10"/>
              <signal group="TXD" function="A" pad="PD11"/>
              <signal group="RXD" function="A" pad="PD12"/>
              <signal group="CTS" function="A" pad="PD13"/>
              <signal group="RTS" function="A" pad="PD14"/>
              <signal group="CLK" function="B" pad="PB15"/>
              <signal group="CLK" function="B" pad="PD13"/>
              <signal group="CLK" function="D" pad="PB06"/>
            </signals>
          </instance>
          <instance name="USART2">
            <register-group name="USART2" name-in-module="USART" address-space="base" offset="0xffff2c00"/>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_RX" value="4"/>
              <param name="PDCA_ID_TX" value="15"/>
            </parameters>
            <signals>
              <signal group="CLK" function="B" pad="PC06"/>
              <signal group="CTS" function="C" pad="PC00"/>
              <signal group="RTS" function="C" pad="PC01"/>
              <signal group="RXD" function="C" pad="PC02"/>
              <signal group="TXD" function="C" pad="PC03"/>
              <signal group="TXD" function="C" pad="PC04"/>
              <signal group="RXD" function="C" pad="PC05"/>
              <signal group="CTS" function="C" pad="PC06"/>
              <signal group="RTS" function="C" pad="PC07"/>
              <signal group="CLK" function="D" pad="PC12"/>
            </signals>
          </instance>
          <instance name="USART3">
            <register-group name="USART3" name-in-module="USART" address-space="base" offset="0xffff3000"/>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_RX" value="5"/>
              <param name="PDCA_ID_TX" value="16"/>
            </parameters>
            <signals>
              <signal group="TXD" function="A" pad="PD21"/>
              <signal group="RXD" function="A" pad="PD22"/>
              <signal group="CTS" function="A" pad="PD23"/>
              <signal group="RTS" function="A" pad="PD24"/>
              <signal group="TXD" function="B" pad="PD15"/>
              <signal group="RXD" function="B" pad="PD16"/>
              <signal group="CTS" function="B" pad="PD17"/>
              <signal group="RTS" function="B" pad="PD18"/>
              <signal group="CLK" function="B" pad="PD23"/>
              <signal group="CLK" function="D" pad="PB05"/>
              <signal group="CLK" function="D" pad="PD17"/>
              <signal group="CLK" function="E" pad="PC22"/>
              <signal group="TXD" function="F" pad="PC17"/>
              <signal group="RXD" function="F" pad="PC18"/>
              <signal group="CTS" function="F" pad="PC19"/>
              <signal group="RTS" function="F" pad="PC20"/>
            </signals>
          </instance>
        </module>
        <module name="USBC" id="I7553" version="2.1.0">
          <instance name="USBC">
            <register-group name="USBC" name-in-module="USBC" address-space="base" offset="0xfffe1000"/>
            <parameters>
              <param name="CLK_AHB_ID" value="3"/>
              <param name="EPT_NBR" value="7"/>
              <param name="GCLK_NUM" value="0"/>
            </parameters>
            <signals>
              <signal group="ID" function="A" pad="PC00"/>
              <signal group="VBOF" function="A" pad="PC01"/>
              <signal group="ID" function="B" pad="PA04"/>
              <signal group="VBOF" function="B" pad="PA05"/>
              <signal group="ID" function="B" pad="PB02"/>
              <signal group="VBOF" function="B" pad="PB03"/>
              <signal group="ID" function="B" pad="PD11"/>
              <signal group="VBOF" function="B" pad="PD12"/>
              <signal group="ID" function="B" pad="PD25"/>
              <signal group="VBOF" function="B" pad="PD26"/>
            </signals>
          </instance>
        </module>
        <module name="WDT" id="I7528" version="4.1.0">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0xffff1000"/>
          </instance>
        </module>
      <module name="FUSES" id="AT32UC3C">
          <instance name="FUSES">
            <register-group address-space="fuses" offset="0xFFFE0000" name-in-module="FLASH_FUSES" name="FUSES"/>
			      <register-group address-space="base" offset="0x80800000" name-in-module="USERPAGE_FUSES" name="USERPAGE_FUSES"/>
          </instance>
        </module>
      </peripherals>


      <interrupts>
        <interrupt-group index="0" module-instance="CORE" name-in-module="CORE_IRQ_GROUP0"/>
        <interrupt-group index="1" module-instance="CORE" name-in-module="CORE_IRQ_GROUP1"/>
        <interrupt-group index="2" module-instance="SAU" name-in-module="SAU_IRQ_GROUP"/>
        <interrupt-group index="3" module-instance="PDCA" name-in-module="PDCA_IRQ_GROUP0"/>
        <interrupt-group index="4" module-instance="PDCA" name-in-module="PDCA_IRQ_GROUP1"/>
        <interrupt-group index="5" module-instance="PDCA" name-in-module="PDCA_IRQ_GROUP2"/>
        <interrupt-group index="6" module-instance="PDCA" name-in-module="PDCA_IRQ_GROUP3"/>
        <interrupt-group index="7" module-instance="MDMA" name-in-module="MDMA_IRQ_GROUP"/>
        <interrupt-group index="8" module-instance="USBC" name-in-module="USBC_IRQ_GROUP"/>
        <interrupt-group index="9" module-instance="CANIF" name-in-module="CANIF_IRQ_GROUP"/>
        <interrupt-group index="10" module-instance="HFLASHC" name-in-module="HFLASHC_IRQ_GROUP"/>
        <interrupt-group index="12" module-instance="PM" name-in-module="PM_IRQ_GROUP"/>
        <interrupt-group index="13" module-instance="SCIF" name-in-module="SCIF_IRQ_GROUP"/>
        <interrupt-group index="14" module-instance="AST" name-in-module="AST_IRQ_GROUP"/>
        <interrupt-group index="15" module-instance="EIC" name-in-module="EIC_IRQ_GROUP0"/>
        <interrupt-group index="16" module-instance="EIC" name-in-module="EIC_IRQ_GROUP1"/>
        <interrupt-group index="17" module-instance="FREQM" name-in-module="FREQM_IRQ_GROUP"/>
        <interrupt-group index="18" module-instance="GPIO" name-in-module="GPIO_IRQ_GROUP"/>
        <interrupt-group index="19" module-instance="USART0" name-in-module="USART0_IRQ_GROUP"/>
        <interrupt-group index="20" module-instance="USART1" name-in-module="USART1_IRQ_GROUP"/>
        <interrupt-group index="21" module-instance="USART2" name-in-module="USART2_IRQ_GROUP"/>
        <interrupt-group index="22" module-instance="USART3" name-in-module="USART3_IRQ_GROUP"/>
        <interrupt-group index="23" module-instance="SPI0" name-in-module="SPI0_IRQ_GROUP"/>
        <interrupt-group index="25" module-instance="TWIM0" name-in-module="TWIM0_IRQ_GROUP"/>
        <interrupt-group index="26" module-instance="TWIM1" name-in-module="TWIM1_IRQ_GROUP"/>
        <interrupt-group index="27" module-instance="TWIS0" name-in-module="TWIS0_IRQ_GROUP"/>
        <interrupt-group index="28" module-instance="TWIS1" name-in-module="TWIS1_IRQ_GROUP"/>
        <interrupt-group index="29" module-instance="IISC" name-in-module="IISC_IRQ_GROUP"/>
        <interrupt-group index="30" module-instance="PWM" name-in-module="PWM_IRQ_GROUP"/>
        <interrupt-group index="31" module-instance="QDEC0" name-in-module="QDEC0_IRQ_GROUP"/>
        <interrupt-group index="33" module-instance="TC0" name-in-module="TC0_IRQ_GROUP"/>
        <interrupt-group index="35" module-instance="PEVC" name-in-module="PEVC_IRQ_GROUP"/>
        <interrupt-group index="36" module-instance="ADCIFA" name-in-module="ADCIFA_IRQ_GROUP"/>
        <interrupt-group index="37" module-instance="ACIFA0" name-in-module="ACIFA0_IRQ_GROUP"/>
        <interrupt-group index="39" module-instance="DACIFB0" name-in-module="DACIFB0_IRQ_GROUP"/>
        <interrupt-group index="41" module-instance="AW" name-in-module="AW_IRQ_GROUP"/>
        <interrupt-group index="42" module-instance="MACB" name-in-module="MACB_IRQ_GROUP"/>
        <interrupt name="CORE_COMPARE_IRQ" index="0" module-instance="CORE"/>
        <interrupt name="CORE_OCD_DCEMU_DIRTY_IRQ" index="32" module-instance="CORE"/>
        <interrupt name="CORE_OCD_DCCPU_READ_IRQ" index="33" module-instance="CORE"/>
        <interrupt name="EIC_IRQ_0" index="NMI" module-instance="EIC"/>
        <interrupt name="SAU_IRQ" index="64" module-instance="SAU"/>
        <interrupt name="PDCA_IRQ_0" index="96" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_1" index="97" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_2" index="98" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_3" index="99" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_4" index="128" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_5" index="129" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_6" index="130" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_7" index="131" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_8" index="160" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_9" index="161" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_10" index="162" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_11" index="163" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_12" index="192" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_13" index="193" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_14" index="194" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_15" index="195" module-instance="PDCA"/>
        <interrupt name="MDMA_IRQ" index="224" module-instance="MDMA"/>
        <interrupt name="USBC_IRQ" index="256" module-instance="USBC"/>
        <interrupt name="CANIF_BOFF_IRQ_0" index="288" module-instance="CANIF"/>
        <interrupt name="CANIF_ERROR_IRQ_0" index="289" module-instance="CANIF"/>
        <interrupt name="CANIF_RXOK_IRQ_0" index="290" module-instance="CANIF"/>
        <interrupt name="CANIF_TXOK_IRQ_0" index="291" module-instance="CANIF"/>
        <interrupt name="CANIF_WAKEUP_IRQ_0" index="292" module-instance="CANIF"/>
        <interrupt name="CANIF_BOFF_IRQ_1" index="293" module-instance="CANIF"/>
        <interrupt name="CANIF_ERROR_IRQ_1" index="294" module-instance="CANIF"/>
        <interrupt name="CANIF_RXOK_IRQ_1" index="295" module-instance="CANIF"/>
        <interrupt name="CANIF_TXOK_IRQ_1" index="296" module-instance="CANIF"/>
        <interrupt name="CANIF_WAKEUP_IRQ_1" index="297" module-instance="CANIF"/>
        <interrupt name="HFLASHC_IRQ" index="320" module-instance="HFLASHC"/>
        <interrupt name="PM_IRQ" index="384" module-instance="PM"/>
        <interrupt name="SCIF_IRQ" index="416" module-instance="SCIF"/>
        <interrupt name="AST_ALARM_IRQ" index="448" module-instance="AST"/>
        <interrupt name="AST_CLKREADY_IRQ" index="449" module-instance="AST"/>
        <interrupt name="AST_OVF_IRQ" index="450" module-instance="AST"/>
        <interrupt name="AST_PER_IRQ" index="451" module-instance="AST"/>
        <interrupt name="AST_READY_IRQ" index="452" module-instance="AST"/>
        <interrupt name="EIC_IRQ_1" index="480" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_2" index="481" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_3" index="482" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_4" index="483" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_5" index="512" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_6" index="513" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_7" index="514" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_8" index="515" module-instance="EIC"/>
        <interrupt name="FREQM_IRQ" index="544" module-instance="FREQM"/>
        <interrupt name="GPIO_IRQ_0" index="576" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_1" index="577" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_2" index="578" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_3" index="579" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_4" index="580" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_5" index="581" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_6" index="582" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_7" index="583" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_8" index="584" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_9" index="585" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_10" index="586" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_11" index="587" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_12" index="588" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_13" index="589" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_14" index="590" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_15" index="591" module-instance="GPIO"/>
        <interrupt name="USART0_IRQ" index="608" module-instance="USART0"/>
        <interrupt name="USART1_IRQ" index="640" module-instance="USART1"/>
        <interrupt name="USART2_IRQ" index="672" module-instance="USART2"/>
        <interrupt name="USART3_IRQ" index="704" module-instance="USART3"/>
        <interrupt name="SPI0_IRQ" index="736" module-instance="SPI0"/>
        <interrupt name="TWIM0_IRQ" index="800" module-instance="TWIM0"/>
        <interrupt name="TWIM1_IRQ" index="832" module-instance="TWIM1"/>
        <interrupt name="TWIS0_IRQ" index="864" module-instance="TWIS0"/>
        <interrupt name="TWIS1_IRQ" index="896" module-instance="TWIS1"/>
        <interrupt name="IISC_IRQ" index="928" module-instance="IISC"/>
        <interrupt name="PWM_IRQ" index="960" module-instance="PWM"/>
        <interrupt name="QDEC0_IRQ" index="992" module-instance="QDEC0"/>
        <interrupt name="TC0_IRQ0" index="1056" module-instance="TC0"/>
        <interrupt name="TC0_IRQ1" index="1057" module-instance="TC0"/>
        <interrupt name="TC0_IRQ2" index="1058" module-instance="TC0"/>
        <interrupt name="PEVC_TR_IRQ" index="1120" module-instance="PEVC"/>
        <interrupt name="PEVC_OV_IRQ" index="1121" module-instance="PEVC"/>
        <interrupt name="ADCIFA_SEQ0_IRQ" index="1152" module-instance="ADCIFA"/>
        <interrupt name="ADCIFA_SEQ1_IRQ" index="1153" module-instance="ADCIFA"/>
        <interrupt name="ADCIFA_SUTD_IRQ" index="1154" module-instance="ADCIFA"/>
        <interrupt name="ADCIFA_WINDOW_IRQ" index="1155" module-instance="ADCIFA"/>
        <interrupt name="ADCIFA_AWAKEUP_IRQ" index="1156" module-instance="ADCIFA"/>
        <interrupt name="ADCIFA_PENDET_IRQ" index="1157" module-instance="ADCIFA"/>
        <interrupt name="ACIFA0_IRQ" index="1184" module-instance="ACIFA0"/>
        <interrupt name="DACIFB0_CHB_UNDERRUN_IRQ" index="1248" module-instance="DACIFB0"/>
        <interrupt name="DACIFB0_CHB_OVERRUN_IRQ" index="1249" module-instance="DACIFB0"/>
        <interrupt name="DACIFB0_CHB_DATA_EMPTY_IRQ" index="1250" module-instance="DACIFB0"/>
        <interrupt name="DACIFB0_CHA_UNDERRUN_IRQ" index="1251" module-instance="DACIFB0"/>
        <interrupt name="DACIFB0_CHA_OVERRUN_IRQ" index="1252" module-instance="DACIFB0"/>
        <interrupt name="DACIFB0_CHA_DATA_EMPTY_IRQ" index="1253" module-instance="DACIFB0"/>
        <interrupt name="AW_IRQ" index="1312" module-instance="AW"/>
        <interrupt name="MACB_IRQ" index="1344" module-instance="MACB"/>
      </interrupts>
    <interfaces>
        <interface type="avr32jtag" name="JTAG"/>
        <interface type="aw" name="aWire"/>
      </interfaces>
      <parameters/>
      <property-groups>
        <property-group name="AVR32_RESET">
          <property name="NumberOfResetDomains" value="1"/>
          <property name="ResetGroup" value="3"/>
        </property-group>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x200803f"/>
        </property-group>
      </property-groups>
    </device>
  </devices><modules><module name2="SC0" id="SC0" version="2.1.2" name="CORE" caption="AVR32UC3 CPU">
      <register-group name="CORE" caption="AVR32UC3 CPU">
        <register offset="0x0000" size="4" name="SR" initval="0x610000" rw="RW" caption="Status Register">
          <bitfield mask="0x00000001" name="C" caption="Carry"/>
          <bitfield mask="0x00000002" name="Z" caption="Zero"/>
          <bitfield mask="0x00000004" name="N" caption="Sign"/>
          <bitfield mask="0x00000008" name="V" caption="Overflow"/>
          <bitfield mask="0x00000010" name="Q" caption="Saturation"/>
          <bitfield mask="0x00000020" name="L" caption="Lock"/>
          <bitfield mask="0x00004000" name="T" caption="Scratch"/>
          <bitfield mask="0x00010000" name="GM" caption="Global Interrupt Mask"/>
          <bitfield mask="0x00020000" name="I0M" caption="Interrupt Level 0 Mask"/>
          <bitfield mask="0x00040000" name="I1M" caption="Interrupt Level 1 Mask"/>
          <bitfield mask="0x00080000" name="I2M" caption="Interrupt Level 2 Mask"/>
          <bitfield mask="0x00100000" name="I3M" caption="Interrupt Level 3 Mask"/>
          <bitfield mask="0x00200000" name="EM" caption="Exception Mask"/>
          <bitfield mask="0x00400000" name="M0" caption="Mode bit 0"/>
          <bitfield mask="0x00800000" name="M1" caption="Mode bit 1"/>
          <bitfield mask="0x01000000" name="M2" caption="Mode bit 2"/>
          <bitfield mask="0x04000000" name="D" caption="Debug state"/>
          <bitfield mask="0x08000000" name="DM" caption="Debug State Mask"/>
          <bitfield mask="0x80000000" name="SS" caption="Secure State"/>
        </register>
        <register offset="0x0004" size="4" name="EVBA" initval="0x0" rw="RW" caption="Exception Vector Base Address"/>
        <register offset="0x0008" size="4" name="ACBA" initval="0x0" rw="RW" caption="Application Call Base Address"/>
        <register offset="0x000c" size="4" name="CPUCR" initval="0x3E" rw="RW" caption="CPU Control Register">
          <bitfield mask="0x00000001" name="SIE" caption="Slave Interface"/>
          <bitfield mask="0x0000003e" name="COP" caption="CPU Ownership Period"/>
          <bitfield mask="0x000007c0" name="CPL" caption="CPU Pending Limit"/>
          <bitfield mask="0x0000f800" name="SPL" caption="Slave Pending Limit"/>
          <bitfield mask="0x00010000" name="LOCEN" caption="Local Bus Enable"/>
          <bitfield mask="0x00020000" name="NOCOMPRES" caption="No COUNT reset on COMPARE match"/>
        </register>
        <register offset="0x0010" size="4" name="ECR" initval="0x0" rw="R" caption="Exception Cause Register">
          <bitfield mask="0xffffffff" name="ECR" values="ECR" caption="Exception cause"/>
        </register>
        <register offset="0x0030" size="4" name="RSR_DBG" initval="0x0" rw="RW" caption="Return Status Register for Debug mode"/>
        <register offset="0x0050" size="4" name="RAR_DBG" initval="0x0" rw="RW" caption="Return Address Register for Debug mode"/>
        <register offset="0x0100" size="4" name="CONFIG0" rw="R" caption="Configuration Register 0"><!-- TODO: 'initval' removed. Must be parameterized -->
          <bitfield mask="0x00000001" name="R" caption="Memory Read-Modify-Write instructions implemented"/>
          <bitfield mask="0x00000002" name="D" caption="DSP instructions implemented"/>
          <bitfield mask="0x00000004" name="S" caption="SIMD instructions implemented"/>
          <bitfield mask="0x00000008" name="O" caption="On-chip debug implemented"/>
          <bitfield mask="0x00000010" name="P" caption="Performance counters implemented"/>
          <bitfield mask="0x00000020" name="J" caption="Java extension implemented"/>
          <bitfield mask="0x00000040" name="F" caption="Floating-point unit implemented"/>
          <bitfield mask="0x00000380" name="MMUT" caption="MMU Type"/>
          <bitfield mask="0x00001c00" name="AR" caption="Architecture Revision"/>
          <bitfield mask="0x0000e000" name="AT" caption="Architecture Type"/>
          <bitfield mask="0x00ff0000" name="ProcessorRevision" caption="Processor Revison"/>
          <bitfield mask="0xff000000" name="ProcessorID" caption="Processor ID"/>
        </register>
        <register offset="0x0104" size="4" name="CONFIG1" rw="R" caption="Configuration Register 1"><!-- TODO: 'initval' removed. Must be parameterized -->
          <bitfield mask="0x00000007" name="DASS" caption="Associativity of DCACHE"/>
          <bitfield mask="0x00000038" name="DLSZ" caption="Line size in DCACHE"/>
          <bitfield mask="0x000003c0" name="DSET" caption="Number of sets in the DCACHE"/>
          <bitfield mask="0x00001c00" name="IASS" caption="Associativity of ICACHE"/>
          <bitfield mask="0x0000e000" name="ILSZ" caption="Line size in ICACHE"/>
          <bitfield mask="0x000f0000" name="ISET" caption="Number of sets in the ICACHE"/>
          <bitfield mask="0x03f00000" name="DMMUSZ" caption="DMMU Size"/>
          <bitfield mask="0xfc000000" name="IMMUSZ" caption="IMMU Size"/>
        </register>
        <register offset="0x0108" size="4" name="COUNT" initval="0x0" rw="RW" caption="Cycle Counter Register"/>
        <register offset="0x010c" size="4" name="COMPARE" initval="0x0" rw="RW" caption="Compare Register"/>
        <register offset="0x013c" size="4" name="BEAR" initval="0x0" rw="RW" caption="Bus Error Address Register"/>
        <register offset="0x0140" size="4" name="MPUAR0" initval="0x0" rw="RW" caption="MPU Address Register 0">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0144" size="4" name="MPUAR1" initval="0x0" rw="RW" caption="MPU Address Register 1">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0148" size="4" name="MPUAR2" initval="0x0" rw="RW" caption="MPU Address Register 2">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x014c" size="4" name="MPUAR3" initval="0x0" rw="RW" caption="MPU Address Register 3">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0150" size="4" name="MPUAR4" initval="0x0" rw="RW" caption="MPU Address Register 4">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0154" size="4" name="MPUAR5" initval="0x0" rw="RW" caption="MPU Address Register 5">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0158" size="4" name="MPUAR6" initval="0x0" rw="RW" caption="MPU Address Register 6">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x015c" size="4" name="MPUAR7" initval="0x0" rw="RW" caption="MPU Address Register 7">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0160" size="4" name="MPUPSR0" initval="0x0" rw="RW" caption="MPU Permission Select Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0164" size="4" name="MPUPSR1" initval="0x0" rw="RW" caption="MPU Permission Select Register 1">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0168" size="4" name="MPUPSR2" initval="0x0" rw="RW" caption="MPU Permission Select Register 2">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x016c" size="4" name="MPUPSR3" initval="0x0" rw="RW" caption="MPU Permission Select Register 3">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0170" size="4" name="MPUPSR4" initval="0x0" rw="RW" caption="MPU Permission Select Register 4">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0174" size="4" name="MPUPSR5" initval="0x0" rw="RW" caption="MPU Permission Select Register 5">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0178" size="4" name="MPUPSR6" initval="0x0" rw="RW" caption="MPU Permission Select Register 6">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x017c" size="4" name="MPUPSR7" initval="0x0" rw="RW" caption="MPU Permission Select Register 7">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0180" size="4" name="MPUCRA" initval="0x0" rw="RW" caption="MPU Cacheable Register A">
          <bitfield mask="0x00000001" name="C0" caption="Cacheable region 0"/>
          <bitfield mask="0x00000002" name="C1" caption="Cacheable region 1"/>
          <bitfield mask="0x00000004" name="C2" caption="Cacheable region 2"/>
          <bitfield mask="0x00000008" name="C3" caption="Cacheable region 3"/>
          <bitfield mask="0x00000010" name="C4" caption="Cacheable region 4"/>
          <bitfield mask="0x00000020" name="C5" caption="Cacheable region 5"/>
          <bitfield mask="0x00000040" name="C6" caption="Cacheable region 6"/>
          <bitfield mask="0x00000080" name="C7" caption="Cacheable region 7"/>
        </register>
        <register offset="0x0184" size="4" name="MPUCRB" initval="0x0" rw="RW" caption="MPU Cacheable Register B">
          <bitfield mask="0x00000001" name="C0" caption="Cacheable region 0"/>
          <bitfield mask="0x00000002" name="C1" caption="Cacheable region 1"/>
          <bitfield mask="0x00000004" name="C2" caption="Cacheable region 2"/>
          <bitfield mask="0x00000008" name="C3" caption="Cacheable region 3"/>
          <bitfield mask="0x00000010" name="C4" caption="Cacheable region 4"/>
          <bitfield mask="0x00000020" name="C5" caption="Cacheable region 5"/>
          <bitfield mask="0x00000040" name="C6" caption="Cacheable region 6"/>
          <bitfield mask="0x00000080" name="C7" caption="Cacheable region 7"/>
        </register>
        <register offset="0x0188" size="4" name="MPUBRA" initval="0x0" rw="RW" caption="MPU Bufferable Register A">
          <bitfield mask="0x00000001" name="B0" caption="Bufferable region 0"/>
          <bitfield mask="0x00000002" name="B1" caption="Bufferable region 1"/>
          <bitfield mask="0x00000004" name="B2" caption="Bufferable region 2"/>
          <bitfield mask="0x00000008" name="B3" caption="Bufferable region 3"/>
          <bitfield mask="0x00000010" name="B4" caption="Bufferable region 4"/>
          <bitfield mask="0x00000020" name="B5" caption="Bufferable region 5"/>
          <bitfield mask="0x00000040" name="B6" caption="Bufferable region 6"/>
          <bitfield mask="0x00000080" name="B7" caption="Bufferable region 7"/>
        </register>
        <register offset="0x018c" size="4" name="MPUBRB" initval="0x0" rw="RW" caption="MPU Bufferable Register B">
          <bitfield mask="0x00000001" name="B0" caption="Bufferable region 0"/>
          <bitfield mask="0x00000002" name="B1" caption="Bufferable region 1"/>
          <bitfield mask="0x00000004" name="B2" caption="Bufferable region 2"/>
          <bitfield mask="0x00000008" name="B3" caption="Bufferable region 3"/>
          <bitfield mask="0x00000010" name="B4" caption="Bufferable region 4"/>
          <bitfield mask="0x00000020" name="B5" caption="Bufferable region 5"/>
          <bitfield mask="0x00000040" name="B6" caption="Bufferable region 6"/>
          <bitfield mask="0x00000080" name="B7" caption="Bufferable region 7"/>
        </register>
        <register offset="0x0190" size="4" name="MPUAPRA" initval="0x0" rw="RW" caption="MPU Access Permission Register A">
          <bitfield mask="0x0000000f" name="AP0" values="AP0" caption="Access Permissions for MPU region 0"/>
          <bitfield mask="0x000000f0" name="AP1" values="AP1" caption="Access Permissions for MPU region 1"/>
          <bitfield mask="0x00000f00" name="AP2" values="AP2" caption="Access Permissions for MPU region 2"/>
          <bitfield mask="0x0000f000" name="AP3" values="AP3" caption="Access Permissions for MPU region 3"/>
          <bitfield mask="0x000f0000" name="AP4" values="AP4" caption="Access Permissions for MPU region 4"/>
          <bitfield mask="0x00f00000" name="AP5" values="AP5" caption="Access Permissions for MPU region 5"/>
          <bitfield mask="0x0f000000" name="AP6" values="AP6" caption="Access Permissions for MPU region 6"/>
          <bitfield mask="0xf0000000" name="AP7" values="AP7" caption="Access Permissions for MPU region 7"/>
        </register>
        <register offset="0x0194" size="4" name="MPUAPRB" initval="0x0" rw="RW" caption="MPU Access Permission Register B">
          <bitfield mask="0x0000000f" name="AP0" values="AP0" caption="Access Permissions for MPU region 0"/>
          <bitfield mask="0x000000f0" name="AP1" values="AP1" caption="Access Permissions for MPU region 1"/>
          <bitfield mask="0x00000f00" name="AP2" values="AP2" caption="Access Permissions for MPU region 2"/>
          <bitfield mask="0x0000f000" name="AP3" values="AP3" caption="Access Permissions for MPU region 3"/>
          <bitfield mask="0x000f0000" name="AP4" values="AP4" caption="Access Permissions for MPU region 4"/>
          <bitfield mask="0x00f00000" name="AP5" values="AP5" caption="Access Permissions for MPU region 5"/>
          <bitfield mask="0x0f000000" name="AP6" values="AP6" caption="Access Permissions for MPU region 6"/>
          <bitfield mask="0xf0000000" name="AP7" values="AP7" caption="Access Permissions for MPU region 7"/>
        </register>
        <register offset="0x0198" size="4" name="MPUCR" initval="0x0" rw="RW" caption="MPU Control Register">
          <bitfield mask="0x00000001" name="E" caption="MPU Enable"/>
        </register>
        <register offset="0x019c" size="4" name="SS_STATUS" initval="0x0" rw="R" caption="Secure State Status Register"/>
        <register offset="0x01a0" size="4" name="SS_ADRF" initval="0x0" rw="RW" caption="Secure State Size Flash Register"/>
        <register offset="0x01a4" size="4" name="SS_ADRR" initval="0x0" rw="RW" caption="Secure State Size RAM Register"/>
        <register offset="0x01a8" size="4" name="SS_ADR0" initval="0x0" rw="RW" caption="Secure State Size Mem0 Register"/>
        <register offset="0x01ac" size="4" name="SS_ADR1" initval="0x0" rw="RW" caption="Secure State Size Mem1 Register"/>
        <register offset="0x01b0" size="4" name="SS_SP_SYS" initval="0x0" rw="RW" caption="Secure State SP_SYS Register"/>
        <register offset="0x01b4" size="4" name="SS_SP_APP" initval="0x0" rw="RW" caption="Secure State SP_APP Register"/>
        <register offset="0x01b8" size="4" name="SS_RAR" initval="0x0" rw="RW" caption="Secure State Return Address Register"/>
        <register offset="0x01bc" size="4" name="SS_RSR" initval="0x0" rw="RW" caption="Secure State Return Status Register"/>
        <register offset="0x03e0" size="4" name="MSU_ADDRHI" initval="0x0" rw="RW" caption="Memory Service Unit Address High Register">
          <bitfield mask="0x0000000f" name="ADDRHI" caption="Address High Part"/>
        </register>
        <register offset="0x03e4" size="4" name="MSU_ADDRLO" initval="0x0" rw="RW" caption="Memory Service Unit Address Low Register">
          <bitfield mask="0xfffffffc" name="ADDRLO" caption="Address Low Part"/>
        </register>
        <register offset="0x03e8" size="4" name="MSU_LENGTH" initval="0x0" rw="RW" caption="Memory Service Unit Length Register">
          <bitfield mask="0xfffffffc" name="LENGTH" caption="Length value"/>
        </register>
        <register offset="0x03ec" size="4" name="MSU_CTRL" initval="0x0" rw="RW" caption="Memory Service Unit Control Register">
          <bitfield mask="0x0000000f" name="OP" values="OP" caption="Requested Operation"/>
          <bitfield mask="0x00000030" name="NTBC" values="NTBC" caption="NanoTrace Buffer Control"/>
        </register>
        <register offset="0x03f0" size="4" name="MSU_STATUS" initval="0x0" rw="R" caption="Memory Service Unit Status Register">
          <bitfield mask="0x00000007" name="RESULT" values="RESULT" caption="Result of current or last operation"/>
          <bitfield mask="0x00000008" name="WRAP" caption="Wrap"/>
        </register>
        <register offset="0x03f4" size="4" name="MSU_DATA" initval="0x0" rw="RW" caption="Memory Service Unit Data Register">
          <bitfield mask="0xffffffff" name="DATA" caption="Generic Data Register"/>
        </register>
        <register offset="0x03f8" size="4" name="MSU_TAIL" initval="0x0" rw="RW" caption="Memory Service Unit Tail Register">
          <bitfield mask="0xfffffffc" name="TAIL" caption="Tail Address Register for NanoTrace buffer"/>
        </register>
      </register-group>
      <value-group name="ECR">
        <value name="UNRECOVERABLE" value="0"/>
        <value name="TLB_MULTIPLE" value="1"/>
        <value name="BUS_ERROR_WRITE" value="2"/>
        <value name="BUS_ERROR_READ" value="3"/>
        <value name="NMI" value="4"/>
        <value name="ADDR_ALIGN_X" value="5"/>
        <value name="PROTECTION_X" value="6"/>
        <value name="DEBUG" value="7"/>
        <value name="ILLEGAL_OPCODE" value="8"/>
        <value name="UNIMPL_INSTRUCTION" value="9"/>
        <value name="PRIVILEGE_VIOLATION" value="10"/>
        <value name="FPE" value="11"/>
        <value name="COPROC_ABSENT" value="12"/>
        <value name="ADDR_ALIGN_R" value="13"/>
        <value name="ADDR_ALIGN_W" value="14"/>
        <value name="PROTECTION_R" value="15"/>
        <value name="PROTECTION_W" value="16"/>
        <value name="DTLB_MODIFIED" value="17"/>
        <value name="TLB_MISS_X" value="20"/>
        <value name="TLB_MISS_R" value="24"/>
        <value name="TLB_MISS_W" value="28"/>
      </value-group>
      <value-group name="AP0">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP1">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP2">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP3">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP4">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP5">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP6">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP7">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="NTBC">
        <value name="OVER" value="0"/>
        <value name="DISABLE" value="1"/>
        <value name="BREAK_STOP" value="2"/>
        <value name="BREAK_FLUSH" value="3"/>
      </value-group>
      <value-group name="OP">
        <value name="NONE" value="0"/>
        <value name="CRC" value="1"/>
        <value name="NTRACE" value="2"/>
        <value name="MBIST" value="3"/>
      </value-group>
      <value-group name="RESULT">
        <value name="DONE" value="0"/>
        <value name="BUSY" value="1"/>
        <value name="NOT_IMPL" value="2"/>
        <value name="BUS_ERR" value="3"/>
        <value name="FAILED" value="4"/>
        <value name="LOCKED" value="5"/>
        <value name="CANCELED" value="6"/>
      </value-group>
      <parameters>
        <param name="EVBA_OFFSET_BREAKPOINT" value="28"/>
        <param name="EVBA_OFFSET_BUS_ERROR_DATA" value="8"/>
        <param name="EVBA_OFFSET_BUS_ERROR_INSTR" value="12"/>
        <param name="EVBA_OFFSET_COP_ABSENT" value="48"/>
        <param name="EVBA_OFFSET_DATA_ADDR_R" value="52"/>
        <param name="EVBA_OFFSET_DATA_ADDR_W" value="56"/>
        <param name="EVBA_OFFSET_DTLB_MISS_R" value="96"/>
        <param name="EVBA_OFFSET_DTLB_MISS_W" value="112"/>
        <param name="EVBA_OFFSET_DTLB_MODIFIED" value="68"/>
        <param name="EVBA_OFFSET_DTLB_PROT_R" value="60"/>
        <param name="EVBA_OFFSET_DTLB_PROT_W" value="64"/>
        <param name="EVBA_OFFSET_FLOATING_POINT" value="44"/>
        <param name="EVBA_OFFSET_ILLEGAL_OPCODE" value="32"/>
        <param name="EVBA_OFFSET_INSTR_ADDR" value="20"/>
        <param name="EVBA_OFFSET_ITLB_MISS" value="80"/>
        <param name="EVBA_OFFSET_ITLB_PROT" value="24"/>
        <param name="EVBA_OFFSET_NMI" value="16"/>
        <param name="EVBA_OFFSET_PRIVILEGE_VIOL" value="40"/>
        <param name="EVBA_OFFSET_SCALL" value="256"/>
        <param name="EVBA_OFFSET_TLB_MULTIPLE" value="4"/>
        <param name="EVBA_OFFSET_UNIMPLEMENTED" value="36"/>
        <param name="EVBA_OFFSET_UNRECOVERABLE" value="0"/>
        <param name="RESET_VECTOR" value="0x80000000 /* Comment to make sure this value is not mistaken for a signed int */"/>
      </parameters>
    </module><module name="INTC" id="SC0" version="2.1.2">
      <register-group name="INTC" caption="Interrupt Controller">
        <register offset="0x0000" size="4" name="IPR" count="64" count-param="NUM_INT_GRPS" initval="0x0" rw="RW" caption="Interrupt Priority Register">
          <bitfield mask="0x00003fff" name="AUTOVECTOR" caption="Handler offset"/>
          <bitfield mask="0xc0000000" name="INTLEVEL" values="INTLEVEL" caption="Interrupt Level"/>
        </register>
        <register offset="0x0100" size="4" name="IRR" count="64" count-param="NUM_INT_GRPS" initval="0x0" rw="R" caption="Interrupt Request Register"/>
        <register offset="0x0200" size="4" name="ICR" count="4" initval="0x0" rw="R" caption="Interrupt Cause Register">
          <bitfield mask="0x0000003f" name="CAUSE" caption="Cause Group Number"/>
        </register>
      </register-group>
      <value-group name="INTLEVEL">
        <value name="INT0" value="0"/>
        <value name="INT1" value="1"/>
        <value name="INT2" value="2"/>
        <value name="INT3" value="3"/>
      </value-group>
    </module><module id="I7524" version="1.0.0" name="ACIFA" caption="Analog Comparators Interface">
      <register-group name="ACIFA" caption="Analog Comparators Interface">
        <register offset="0x0000" size="4" name="CONFA" initval="0x80000000" rw="RW" caption="CONFA register">
          <bitfield mask="0x00000003" name="IS" caption="IS bit(s)"/>
          <bitfield mask="0x00000f00" name="INSELP" caption="INSELP bit(s)"/>
          <bitfield mask="0x000f0000" name="INSELN" caption="INSELN bit(s)"/>
          <bitfield mask="0x03000000" name="HS" caption="HS bit(s)"/>
          <bitfield mask="0x10000000" name="SS" caption="SS bit(s)"/>
          <bitfield mask="0x80000000" name="OEN" caption="OEN bit(s)"/>
        </register>
        <register offset="0x0004" size="4" name="CONFB" initval="0x80000000" rw="RW" caption="CONFB register">
          <bitfield mask="0x00000003" name="IS" caption="IS bit(s)"/>
          <bitfield mask="0x00000f00" name="INSELP" caption="INSELP bit(s)"/>
          <bitfield mask="0x000f0000" name="INSELN" caption="INSELN bit(s)"/>
          <bitfield mask="0x03000000" name="HS" caption="HS bit(s)"/>
          <bitfield mask="0x10000000" name="SS" caption="SS bit(s)"/>
          <bitfield mask="0x80000000" name="OEN" caption="OEN bit(s)"/>
        </register>
        <register offset="0x0008" size="4" name="WCONF" initval="0x0" rw="RW" caption="WCONF register">
          <bitfield mask="0x00000003" name="WIS" caption="WIS bit(s)"/>
          <bitfield mask="0x00000f00" name="WINSEL" caption="WINSEL bit(s)"/>
        </register>
        <register offset="0x000c" size="4" name="EVSRC0" initval="0x0" rw="RW" caption="EVSRC0 register">
          <bitfield mask="0x0000000f" name="EVSRC" caption="EVSRC bit(s)"/>
        </register>
        <register offset="0x0010" size="4" name="EVSRC1" initval="0x0" rw="RW" caption="EVSRC1 register">
          <bitfield mask="0x0000000f" name="EVSRC" caption="EVSRC bit(s)"/>
        </register>
        <register offset="0x0014" size="4" name="SCFA" initval="0x0" rw="RW" caption="SCFA register">
          <bitfield mask="0x0000003f" name="SCALEFACTOR" caption="SCALEFACTOR bit(s)"/>
          <bitfield mask="0x00000040" name="EN" caption="EN bit(s)"/>
        </register>
        <register offset="0x0018" size="4" name="SCFB" initval="0x0" rw="RW" caption="SCFB register">
          <bitfield mask="0x0000003f" name="SCALEFACTOR" caption="SCALEFACTOR bit(s)"/>
          <bitfield mask="0x00000040" name="EN" caption="EN bit(s)"/>
        </register>
        <register offset="0x001c" size="4" name="EN" initval="0x0" rw="W" caption="EN register">
          <bitfield mask="0x00000001" name="ACAEN" caption="ACAEN bit(s)"/>
          <bitfield mask="0x00000002" name="ACBEN" caption="ACBEN bit(s)"/>
          <bitfield mask="0x00000004" name="WFEN" caption="WFEN bit(s)"/>
          <bitfield mask="0x00000008" name="ACACPEN" caption="ACACPEN bit(s)"/>
          <bitfield mask="0x00000010" name="ACBCPEN" caption="ACBCPEN bit(s)"/>
        </register>
        <register offset="0x0020" size="4" name="DIS" initval="0x0" rw="RW" caption="DIS register">
          <bitfield mask="0x00000001" name="ACADIS" caption="ACADIS bit(s)"/>
          <bitfield mask="0x00000002" name="ACBDIS" caption="ACBDIS bit(s)"/>
          <bitfield mask="0x00000004" name="WFDIS" caption="WFDIS bit(s)"/>
          <bitfield mask="0x00000008" name="ACACPDIS" caption="ACACPDIS bit(s)"/>
          <bitfield mask="0x00000010" name="ACBCPDIS" caption="ACBCPDIS bit(s)"/>
        </register>
        <register offset="0x0024" size="4" name="SUT" initval="0x0" rw="RW" caption="SUT register">
          <bitfield mask="0x0000ffff" name="SUT" caption="SUT bit(s)"/>
        </register>
        <register offset="0x0028" size="4" name="IER" initval="0x0" rw="W" caption="IER register">
          <bitfield mask="0x00000001" name="ACAINT" caption="ACAINT bit(s)"/>
          <bitfield mask="0x00000002" name="ACBINT" caption="ACBINT bit(s)"/>
          <bitfield mask="0x00000004" name="WFINT" caption="WFINT bit(s)"/>
          <bitfield mask="0x00000008" name="SUTAINT" caption="SUTAINT bit(s)"/>
          <bitfield mask="0x00000010" name="SUTBINT" caption="SUTBINT bit(s)"/>
        </register>
        <register offset="0x002c" size="4" name="IDR" initval="0x0" rw="W" caption="IDR register">
          <bitfield mask="0x00000001" name="ACAINT" caption="ACAINT bit(s)"/>
          <bitfield mask="0x00000002" name="ACBINT" caption="ACBINT bit(s)"/>
          <bitfield mask="0x00000004" name="WFINT" caption="WFINT bit(s)"/>
          <bitfield mask="0x00000008" name="SUTAINT" caption="SUTAINT bit(s)"/>
          <bitfield mask="0x00000010" name="SUTBINT" caption="SUTBINT bit(s)"/>
        </register>
        <register offset="0x0030" size="4" name="IMR" initval="0x0" rw="R" caption="IMR register">
          <bitfield mask="0x00000001" name="ACAINT" caption="ACAINT bit(s)"/>
          <bitfield mask="0x00000002" name="ACBINT" caption="ACBINT bit(s)"/>
          <bitfield mask="0x00000004" name="WFINT" caption="WFINT bit(s)"/>
          <bitfield mask="0x00000008" name="SUTAINT" caption="SUTAINT bit(s)"/>
          <bitfield mask="0x00000010" name="SUTBINT" caption="SUTBINT bit(s)"/>
        </register>
        <register offset="0x0034" size="4" name="EVE" initval="0x0" rw="W" caption="EVE register">
          <bitfield mask="0x00000001" name="ACEV0" caption="ACEV0 bit(s)"/>
          <bitfield mask="0x00000002" name="ACEV1" caption="ACEV1 bit(s)"/>
        </register>
        <register offset="0x0038" size="4" name="EVD" initval="0x0" rw="W" caption="EVD register">
          <bitfield mask="0x00000001" name="ACEV0" caption="ACEV0 bit(s)"/>
          <bitfield mask="0x00000002" name="ACEV1" caption="ACEV1 bit(s)"/>
        </register>
        <register offset="0x003c" size="4" name="EVM" initval="0x0" rw="R" caption="EVM register">
          <bitfield mask="0x00000001" name="ACEV0" caption="ACEV0 bit(s)"/>
          <bitfield mask="0x00000002" name="ACEV1" caption="ACEV1 bit(s)"/>
        </register>
        <register offset="0x0040" size="4" name="SR" initval="0x0" rw="R" caption="SR register">
          <bitfield mask="0x00000001" name="ACAINT" caption="ACAINT bit(s)"/>
          <bitfield mask="0x00000002" name="ACBINT" caption="ACBINT bit(s)"/>
          <bitfield mask="0x00000004" name="WFINT" caption="WFINT bit(s)"/>
          <bitfield mask="0x00000008" name="SUTAINT" caption="SUTAINT bit(s)"/>
          <bitfield mask="0x00000010" name="SUTBINT" caption="SUTBINT bit(s)"/>
          <bitfield mask="0x00000100" name="ACAEN" caption="ACAEN bit(s)"/>
          <bitfield mask="0x00000200" name="ACBEN" caption="ACBEN bit(s)"/>
          <bitfield mask="0x00000400" name="WFEN" caption="WFEN bit(s)"/>
          <bitfield mask="0x00000800" name="ACACPEN" caption="ACACPEN bit(s)"/>
          <bitfield mask="0x00001000" name="ACBCPEN" caption="ACBCPEN bit(s)"/>
          <bitfield mask="0x00010000" name="ACACS" caption="ACACS bit(s)"/>
          <bitfield mask="0x00020000" name="ACBCS" caption="ACBCS bit(s)"/>
          <bitfield mask="0x00040000" name="WFCS" caption="WFCS bit(s)"/>
          <bitfield mask="0x01000000" name="ACARDY" caption="ACARDY bit(s)"/>
          <bitfield mask="0x02000000" name="ACBRDY" caption="ACBRDY bit(s)"/>
          <bitfield mask="0x04000000" name="WFRDY" caption="WFRDY bit(s)"/>
        </register>
        <register offset="0x0044" size="4" name="SCR" initval="0x0" rw="W" caption="SCR register">
          <bitfield mask="0x00000001" name="ACAINT" caption="ACAINT bit(s)"/>
          <bitfield mask="0x00000002" name="ACBINT" caption="ACBINT bit(s)"/>
          <bitfield mask="0x00000004" name="WFINT" caption="WFINT bit(s)"/>
          <bitfield mask="0x00000008" name="SUTAINT" caption="SUTAINT bit(s)"/>
          <bitfield mask="0x00000010" name="SUTBINT" caption="SUTBINT bit(s)"/>
        </register>
        <register offset="0x0048" size="4" name="VERSION" initval="0x100" rw="R" caption="VERSION register">
          <bitfield mask="0x00000fff" name="VERSION" caption="VERSION bit(s)"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="VARIANT bit(s)"/>
        </register>
        <register offset="0x004c" size="4" name="PARAMETER" initval="0x4664" rw="R" caption="PARAMETER register">
          <bitfield mask="0x0000000f" name="MUX1_INPUTS_NB" caption="MUX1_INPUTS_NB bit(s)"/>
          <bitfield mask="0x000000f0" name="MUX2_INPUTS_NB" caption="MUX2_INPUTS_NB bit(s)"/>
          <bitfield mask="0x00000f00" name="MUX3_INPUTS_NB" caption="MUX3_INPUTS_NB bit(s)"/>
          <bitfield mask="0x0000f000" name="MUX4_INPUTS_NB" caption="MUX4_INPUTS_NB bit(s)"/>
        </register>
      </register-group>
    </module><module id="I7522" version="1.1.0" name="ADCIFA" caption="ADC controller interface with Touch Screen functionality">
      <register-group name="ADCIFA" caption="ADC controller interface with Touch Screen functionality">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="W" caption="CR register">
          <bitfield mask="0x00000001" name="SOC0" caption="Sequencer 0 Start Of Conversion"/>
          <bitfield mask="0x00000002" name="SOC1" caption="Sequencer 1 Start of Conversion"/>
          <bitfield mask="0x00000004" name="TSTOP" caption="Internal timer stop bit"/>
          <bitfield mask="0x00000008" name="TSTART" caption="Internal timer start bit"/>
        </register>
        <register offset="0x0004" size="4" name="CFG" initval="0x0" rw="RW" caption="CFG register">
          <bitfield mask="0x00000001" name="ADCEN" caption="ADC enable bit"/>
          <bitfield mask="0x00000002" name="TSEN" caption="Touch Screen enable bit"/>
          <bitfield mask="0x00000004" name="SLEEP" caption="Sleep mode selection"/>
          <bitfield mask="0x00000008" name="SSMQ" caption="Single sequencer mode"/>
          <bitfield mask="0x00000010" name="FRM" caption="Free running mode"/>
          <bitfield mask="0x00000060" name="RS" caption="Reference source"/>
          <bitfield mask="0x00000080" name="SHD" caption="Sample-and-hold disabled"/>
          <bitfield mask="0x00000100" name="AWKE" caption="Asynchronous wake-up"/>
          <bitfield mask="0x00000200" name="EXREF" caption="External reference"/>
          <bitfield mask="0x00000400" name="MUXSET" caption="Multiplexes settle time"/>
          <bitfield mask="0x003f0000" name="SUT" caption="Start-up time"/>
        </register>
        <register offset="0x0008" size="4" name="SR" initval="0x0" rw="R" caption="SR register">
          <bitfield mask="0x00000001" name="SEOS0" caption="Sequencer 0 end of sequence"/>
          <bitfield mask="0x00000002" name="SEOC0" caption="Sequencer 0 end of conversion"/>
          <bitfield mask="0x00000004" name="OVR0" caption="Sequencer 0 overrun error"/>
          <bitfield mask="0x00000008" name="LOVR0" caption="Sequencer 0 last converted value overrun"/>
          <bitfield mask="0x00000010" name="SEOS1" caption="Sequencer 1 end of sequence"/>
          <bitfield mask="0x00000020" name="SEOC1" caption="Sequencer 1 end of conversion"/>
          <bitfield mask="0x00000040" name="OVR1" caption="Sequencer 1 overrun error"/>
          <bitfield mask="0x00000080" name="LOVR1" caption="Sequencer 1 last converted value overrun"/>
          <bitfield mask="0x00000100" name="PLOSS" caption="No pen contact"/>
          <bitfield mask="0x00000200" name="PCNT" caption="Pen contact"/>
          <bitfield mask="0x00000400" name="WM0" caption="Window mode 0"/>
          <bitfield mask="0x00000800" name="WM1" caption="Window mode 1"/>
          <bitfield mask="0x00001000" name="MSOC0" caption="Sequencer 0 missed start-of-conversion"/>
          <bitfield mask="0x00002000" name="MSOC1" caption="Sequencer 1 missed start-of-conversion"/>
          <bitfield mask="0x00004000" name="SUTD" caption="Start-up time done"/>
          <bitfield mask="0x00008000" name="RUNT" caption="Running timer status"/>
          <bitfield mask="0x000f0000" name="STATE0" caption="Sequencer 0 state register"/>
          <bitfield mask="0x0f000000" name="STATE1" caption="Sequencer 1 state register"/>
          <bitfield mask="0x80000000" name="AWUP" caption="Asynchronous wake-up"/>
        </register>
        <register offset="0x000c" size="4" name="SCR" initval="0x0" rw="W" caption="SCR register">
          <bitfield mask="0x00000001" name="SEOS0" caption="Sequencer 0 end of sequence"/>
          <bitfield mask="0x00000002" name="SEOC0" caption="Sequencer 0 end of conversion"/>
          <bitfield mask="0x00000004" name="OVR0" caption="Sequencer 0 overrun error"/>
          <bitfield mask="0x00000008" name="LOVR0" caption="Sequencer 0 last converted value overrun"/>
          <bitfield mask="0x00000010" name="SEOS1" caption="Sequencer 1 end of sequence"/>
          <bitfield mask="0x00000020" name="SEOC1" caption="Sequencer 1 end of conversion"/>
          <bitfield mask="0x00000040" name="OVR1" caption="Sequencer 1 overrun error"/>
          <bitfield mask="0x00000080" name="LOVR1" caption="Sequencer 1 last converted value overrun"/>
          <bitfield mask="0x00000100" name="PLOSS" caption="No pen contact"/>
          <bitfield mask="0x00000200" name="PCNT" caption="Pen contact"/>
          <bitfield mask="0x00000400" name="WM0" caption="Window mode 0"/>
          <bitfield mask="0x00000800" name="WM1" caption="Window mode 1"/>
          <bitfield mask="0x00001000" name="MSOC0" caption="Sequencer 0 Missed SOC"/>
          <bitfield mask="0x00002000" name="MSOC1" caption="Sequencer 1 Missed SOC"/>
          <bitfield mask="0x00004000" name="SUTD" caption="Start-up done"/>
          <bitfield mask="0x80000000" name="AWUP" caption="Asynchronous wake-up"/>
        </register>
        <register offset="0x0010" size="4" name="SSR" initval="0x0" rw="W" caption="SSR register">
          <bitfield mask="0x00000001" name="SEOS0" caption="Sequencer 0 end of sequence"/>
          <bitfield mask="0x00000002" name="SEOC0" caption="Sequencer 0 end of conversion"/>
          <bitfield mask="0x00000004" name="OVR0" caption="Sequencer 0 overrun error"/>
          <bitfield mask="0x00000008" name="LOVR0" caption="Sequencer 0 last converted value overrun"/>
          <bitfield mask="0x00000010" name="SEOS1" caption="Sequencer 1 end of sequence"/>
          <bitfield mask="0x00000020" name="SEOC1" caption="Sequencer 1 end of conversion"/>
          <bitfield mask="0x00000040" name="OVR1" caption="Sequencer 1 overrun error"/>
          <bitfield mask="0x00000080" name="LOVR1" caption="Sequencer 1 last converted value overrun"/>
          <bitfield mask="0x00000100" name="PLOSS" caption="No pen contact"/>
          <bitfield mask="0x00000200" name="PCNT" caption="Pen contact"/>
          <bitfield mask="0x00000400" name="WM0" caption="Window mode 0"/>
          <bitfield mask="0x00000800" name="WM1" caption="Window mode 1"/>
          <bitfield mask="0x00001000" name="MSOC0" caption="Sequencer 0 Missed SOC"/>
          <bitfield mask="0x00002000" name="MSOC1" caption="Sequencer 1 Missed SOC"/>
          <bitfield mask="0x00004000" name="SUTD" caption="Start-up done"/>
          <bitfield mask="0x80000000" name="AWUP" caption="Asynchronous wake-up"/>
        </register>
        <register offset="0x0014" size="4" name="SEQCFG0" initval="0x0" rw="RW" caption="SEQCFG0 register">
          <bitfield mask="0x00000001" name="SA" caption="Software Acknowledge"/>
          <bitfield mask="0x00000002" name="HWLA" caption="Half Word Left Adjust"/>
          <bitfield mask="0x00000004" name="SOCB" caption="Start of conversion behaviour"/>
          <bitfield mask="0x00000008" name="OVSX2" caption="Oversampling X2"/>
          <bitfield mask="0x00000010" name="SHDYN" caption="Sample and hold dynamic mode"/>
          <bitfield mask="0x00000300" name="TRGSEL" caption="Trigger selection"/>
          <bitfield mask="0x00003000" name="SRES" caption="Resolution"/>
          <bitfield mask="0x000f0000" name="CNVNB" caption="Number of conversions in a sequence"/>
        </register>
        <register offset="0x0018" size="4" name="SEQCFG1" initval="0x0" rw="RW" caption="SEQCFG1 register">
          <bitfield mask="0x00000001" name="SA" caption="Software Acknowledge"/>
          <bitfield mask="0x00000002" name="HWLA" caption="Half Word Left Adjust"/>
          <bitfield mask="0x00000004" name="SOCB" caption="Start of conversion behaviour"/>
          <bitfield mask="0x00000008" name="OVSX2" caption="Oversampling X2"/>
          <bitfield mask="0x00000010" name="SHDYN" caption="Sample and hold dynamic mode"/>
          <bitfield mask="0x00000300" name="TRGSEL" caption="Trigger selection"/>
          <bitfield mask="0x00003000" name="SRES" caption="Resolution"/>
          <bitfield mask="0x000f0000" name="CNVNB" caption="Number of conversions in a sequence"/>
        </register>
        <register offset="0x001c" size="4" name="SHG0" initval="0x0" rw="RW" caption="SHG0 register">
          <bitfield mask="0x00000007" name="GCNV0" caption="Sequencer 0 conversion 0 sample and hold gain"/>
          <bitfield mask="0x00000070" name="GCNV1" caption="Sequencer 0 conversion 1 sample and hold gain"/>
          <bitfield mask="0x00000700" name="GCNV2" caption="Sequencer 0 conversion 2 sample and hold gain"/>
          <bitfield mask="0x00007000" name="GCNV3" caption="Sequencer 0 conversion 3 sample and hold gain"/>
          <bitfield mask="0x00070000" name="GCNV4" caption="Sequencer 0 conversion 4 sample and hold gain"/>
          <bitfield mask="0x00700000" name="GCNV5" caption="Sequencer 0 conversion 5 sample and hold gain"/>
          <bitfield mask="0x07000000" name="GCNV6" caption="Sequencer 0 conversion 6 sample and hold gain"/>
          <bitfield mask="0x70000000" name="GCNV7" caption="Sequencer 0 conversion 7 sample and hold gain"/>
        </register>
        <register offset="0x0020" size="4" name="SHG1" initval="0x0" rw="RW" caption="SHG1 register">
          <bitfield mask="0x00000007" name="GCNV0" caption="Sequencer 1 conversion 0 sample and hold gain"/>
          <bitfield mask="0x00000070" name="GCNV1" caption="Sequencer 1 conversion 1 sample and hold gain"/>
          <bitfield mask="0x00000700" name="GCNV2" caption="Sequencer 1 conversion 2 sample and hold gain"/>
          <bitfield mask="0x00007000" name="GCNV3" caption="Sequencer 1 conversion 3 sample and hold gain"/>
          <bitfield mask="0x00070000" name="GCNV4" caption="Sequencer 1 conversion 4 sample and hold gain"/>
          <bitfield mask="0x00700000" name="GCNV5" caption="Sequencer 1 conversion 5 sample and hold gain"/>
          <bitfield mask="0x07000000" name="GCNV6" caption="Sequencer 1 conversion 6 sample and hold gain"/>
          <bitfield mask="0x70000000" name="GCNV7" caption="Sequencer 1 conversion 7 sample and hold gain"/>
        </register>
        <register offset="0x0024" size="4" name="INPSEL00" initval="0x0" rw="RW" caption="INPSEL00 register">
          <bitfield mask="0x0000000f" name="CNV0" caption="Sequencer 0 INP identifier of the 1st conversion to perform"/>
          <bitfield mask="0x00000f00" name="CNV1" caption="Sequencer 0 INP identifier of the 2nd conversion to perform"/>
          <bitfield mask="0x000f0000" name="CNV2" caption="Sequencer 0 INP identidier of the 3rd conversion to perform"/>
          <bitfield mask="0x0f000000" name="CNV3" caption="Sequencer 0 INP identifier of the 4th conversion to perform"/>
        </register>
        <register offset="0x0028" size="4" name="INPSEL01" initval="0x0" rw="RW" caption="INPSEL01 register">
          <bitfield mask="0x0000000f" name="CNV0" caption="Sequencer 1 INP identifier of the 1st conversion to perform"/>
          <bitfield mask="0x00000f00" name="CNV1" caption="Sequencer 1 INP identifier of the 2nd conversion to perform"/>
          <bitfield mask="0x000f0000" name="CNV2" caption="Sequencer 1 INP identidier of the 3rd conversion to perform"/>
          <bitfield mask="0x0f000000" name="CNV3" caption="Sequencer 1 INP identifier of the 4th conversion to perform"/>
        </register>
        <register offset="0x002c" size="4" name="INPSEL10" initval="0x0" rw="RW" caption="INPSEL10 register">
          <bitfield mask="0x0000000f" name="CNV4" caption="Sequencer 0 INP identifier of the 5th conversion to perform"/>
          <bitfield mask="0x00000f00" name="CNV5" caption="Sequencer 0 INP identifier of the 6th conversion to perform"/>
          <bitfield mask="0x000f0000" name="CNV6" caption="Sequencer 0 INP identifier of the 7th conversion to perform"/>
          <bitfield mask="0x0f000000" name="CNV7" caption="Sequencer 0 INP identifier of the 8th conversion to perform"/>
        </register>
        <register offset="0x0030" size="4" name="INPSEL11" initval="0x0" rw="RW" caption="INPSEL11 register">
          <bitfield mask="0x0000000f" name="CNV4" caption="Sequencer 1 INP identifier of the 5th conversion to perform"/>
          <bitfield mask="0x00000f00" name="CNV5" caption="Sequencer 1 INP identifier of the 6th conversion to perform"/>
          <bitfield mask="0x000f0000" name="CNV6" caption="Sequencer 1 INP identifier of the 7th conversion to perform"/>
          <bitfield mask="0x0f000000" name="CNV7" caption="Sequencer 1 INP identifier of the 8th conversion to perform"/>
        </register>
        <register offset="0x0034" size="4" name="INNSEL00" initval="0x0" rw="RW" caption="INNSEL00 register">
          <bitfield mask="0x0000000f" name="CNV0" caption="Sequencer 0 INN identifier of the 1st conversion to perform"/>
          <bitfield mask="0x00000f00" name="CNV1" caption="Sequencer 0 INN identifier of the 2nd conversion to perform"/>
          <bitfield mask="0x000f0000" name="CNV2" caption="Sequencer 0 INN identidier of the 3rd conversion to perform"/>
          <bitfield mask="0x0f000000" name="CNV3" caption="Sequencer 0 INN identifier of the 4th conversion to perform"/>
        </register>
        <register offset="0x0038" size="4" name="INNSEL01" initval="0x0" rw="RW" caption="INNSEL01 register">
          <bitfield mask="0x0000000f" name="CNV0" caption="Sequencer 1 INN identifier of the 1st conversion to perform"/>
          <bitfield mask="0x00000f00" name="CNV1" caption="Sequencer 1 INN identifier of the 2nd conversion to perform"/>
          <bitfield mask="0x000f0000" name="CNV2" caption="Sequencer 1 INN identifier of the 3rd conversion to perform"/>
          <bitfield mask="0x0f000000" name="CNV3" caption="Sequencer 1 INN identifier of the 4th conversion to perform"/>
        </register>
        <register offset="0x003c" size="4" name="INNSEL10" initval="0x0" rw="RW" caption="INNSEL10 register">
          <bitfield mask="0x0000000f" name="CNV4" caption="Sequencer 0 INN identifier of the 5th conversion to perform"/>
          <bitfield mask="0x00000f00" name="CNV5" caption="Sequencer 0 INN identifier of the 6th conversion to perform"/>
          <bitfield mask="0x000f0000" name="CNV6" caption="Sequencer 0 INN identifier of the 7th conversion to perform"/>
          <bitfield mask="0x0f000000" name="CNV7" caption="Sequencer 0 INN identifier of the 8th conversion to perform"/>
        </register>
        <register offset="0x0040" size="4" name="INNSEL11" initval="0x0" rw="RW" caption="INNSEL11 register">
          <bitfield mask="0x0000000f" name="CNV4" caption="Sequencer 1 INN identifier of the 5th conversion to perform"/>
          <bitfield mask="0x00000f00" name="CNV5" caption="Sequencer 1 INN identifier of the 6th conversion to perform"/>
          <bitfield mask="0x000f0000" name="CNV6" caption="Sequencer 1 INN identifier of the 7th conversion to perform"/>
          <bitfield mask="0x0f000000" name="CNV7" caption="Sequencer 1 INN identifier of the 8th conversion to perform"/>
        </register>
        <register offset="0x0044" size="4" name="CKDIV" initval="0x0" rw="RW" caption="CKDIV register">
          <bitfield mask="0x000001ff" name="CNT" caption="Max counter value"/>
        </register>
        <register offset="0x0048" size="4" name="ITIMER" initval="0x0" rw="RW" caption="ITIMER register">
          <bitfield mask="0x0001ffff" name="ITMC" caption="Internal Timer Max Counter"/>
        </register>
        <register offset="0x0058" size="4" name="WCFG0" initval="0x0" rw="RW" caption="WCFG0 register">
          <bitfield mask="0x00000fff" name="LT" caption="Low Threshold"/>
          <bitfield mask="0x00fff000" name="HT" caption="High Threshold"/>
          <bitfield mask="0x07000000" name="WM" caption="Window mode"/>
          <bitfield mask="0x78000000" name="SRC" caption="Source selection"/>
        </register>
        <register offset="0x005c" size="4" name="WCFG1" initval="0x0" rw="RW" caption="WCFG1 register">
          <bitfield mask="0x00000fff" name="LT" caption="Low Threshold"/>
          <bitfield mask="0x00fff000" name="HT" caption="High Threshold"/>
          <bitfield mask="0x07000000" name="WM" caption="Window mode"/>
          <bitfield mask="0x78000000" name="SRC" caption="Source selection"/>
        </register>
        <register offset="0x0060" size="4" name="LCV0" initval="0x0" rw="R" caption="LCV0 register">
          <bitfield mask="0xffffffff" name="LCV" caption="Last converted value"/>
        </register>
        <register offset="0x0064" size="4" name="LCV1" initval="0x0" rw="R" caption="LCV1 register">
          <bitfield mask="0xffffffff" name="LCV" caption="Last converted value"/>
        </register>
        <register offset="0x0068" size="4" name="ADCCAL" initval="0x0" rw="RW" caption="ADCCAL register">
          <bitfield mask="0x00007fff" name="GCAL" caption="Gain calibration"/>
          <bitfield mask="0x3f000000" name="OCAL" caption="Offset calibration"/>
        </register>
        <register offset="0x006c" size="4" name="SHCAL" initval="0x0" rw="RW" caption="SHCAL register">
          <bitfield mask="0x000003ff" name="GAIN0" caption="SH0 gain calibration"/>
          <bitfield mask="0x03ff0000" name="GAIN1" caption="SH1 gain calibration"/>
        </register>
        <register offset="0x0070" size="4" name="IER" initval="0x0" rw="RW" caption="IER register">
          <bitfield mask="0x00000001" name="SEOS0" caption="Sequencer 0 end of sequence"/>
          <bitfield mask="0x00000002" name="SEOC0" caption="Sequencer 0 end of conversion"/>
          <bitfield mask="0x00000004" name="OVR0" caption="Sequencer 0 overrun"/>
          <bitfield mask="0x00000008" name="LOVR0" caption="Sequencer 0 last resad value overrun"/>
          <bitfield mask="0x00000010" name="SEOS1" caption="Sequencer 1 end of sequence"/>
          <bitfield mask="0x00000020" name="SEOC1" caption="Sequencer 1 end of conversion"/>
          <bitfield mask="0x00000040" name="OVR1" caption="Sequencer 1 overrun"/>
          <bitfield mask="0x00000080" name="LOVR1" caption="Sequencer 1 last resad value overrun"/>
          <bitfield mask="0x00000100" name="PLOSS" caption="Pen loss"/>
          <bitfield mask="0x00000200" name="PCNT" caption="Pen contact"/>
          <bitfield mask="0x00000400" name="WM0" caption="Window mode 0"/>
          <bitfield mask="0x00000800" name="WM1" caption="Window mode 1"/>
          <bitfield mask="0x00001000" name="MSOC0" caption="Sequencer 0 missed start-of-conversion"/>
          <bitfield mask="0x00002000" name="MSOC1" caption="Sequencer 1 missed start-of-conversion"/>
          <bitfield mask="0x00004000" name="SUTD" caption="Start-up time done at least once sincle last clear"/>
          <bitfield mask="0x80000000" name="AWUP" caption="Asynchronous wake-up occured"/>
        </register>
        <register offset="0x0074" size="4" name="IDR" initval="0x0" rw="RW" caption="IDR register">
          <bitfield mask="0x00000001" name="SEOS0" caption="Sequencer 0 end of sequence"/>
          <bitfield mask="0x00000002" name="SEOC0" caption="Sequencer 0 end of conversion"/>
          <bitfield mask="0x00000004" name="OVR0" caption="Sequencer 0 overrun"/>
          <bitfield mask="0x00000008" name="LOVR0" caption="Sequencer 0 last resad value overrun"/>
          <bitfield mask="0x00000010" name="SEOS1" caption="Sequencer 1 end of sequence"/>
          <bitfield mask="0x00000020" name="SEOC1" caption="Sequencer 1 end of conversion"/>
          <bitfield mask="0x00000040" name="OVR1" caption="Sequencer 1 overrun"/>
          <bitfield mask="0x00000080" name="LOVR1" caption="Sequencer 1 last resad value overrun"/>
          <bitfield mask="0x00000100" name="PLOSS" caption="Pen loss"/>
          <bitfield mask="0x00000200" name="PCNT" caption="Pen contact"/>
          <bitfield mask="0x00000400" name="WM0" caption="Window mode 0"/>
          <bitfield mask="0x00000800" name="WM1" caption="Window mode 1"/>
          <bitfield mask="0x00001000" name="MSOC0" caption="Sequencer 0 missed start-of-conversion"/>
          <bitfield mask="0x00002000" name="MSOC1" caption="Sequencer 1 missed start-of-conversion"/>
          <bitfield mask="0x00004000" name="SUTD" caption="Start-up time done at least once sincle last clear"/>
          <bitfield mask="0x80000000" name="AWUP" caption="Asynchronous wake-up occured"/>
        </register>
        <register offset="0x0078" size="4" name="IMR" initval="0x0" rw="RW" caption="IMR register">
          <bitfield mask="0x00000001" name="SEOS0" caption="Sequencer 0 end of sequence"/>
          <bitfield mask="0x00000002" name="SEOC0" caption="Sequencer 0 end of conversion"/>
          <bitfield mask="0x00000004" name="OVR0" caption="Sequencer 0 overrun"/>
          <bitfield mask="0x00000008" name="LOVR0" caption="Sequencer 0 last resad value overrun"/>
          <bitfield mask="0x00000010" name="SEOS1" caption="Sequencer 1 end of sequence"/>
          <bitfield mask="0x00000020" name="SEOC1" caption="Sequencer 1 end of conversion"/>
          <bitfield mask="0x00000040" name="OVR1" caption="Sequencer 1 overrun"/>
          <bitfield mask="0x00000080" name="LOVR1" caption="Sequencer 1 last resad value overrun"/>
          <bitfield mask="0x00000100" name="PLOSS" caption="Pen loss"/>
          <bitfield mask="0x00000200" name="PCNT" caption="Pen contact"/>
          <bitfield mask="0x00000400" name="WM0" caption="Window mode 0"/>
          <bitfield mask="0x00000800" name="WM1" caption="Window mode 1"/>
          <bitfield mask="0x00001000" name="MSOC0" caption="Sequencer 0 missed start-of-conversion"/>
          <bitfield mask="0x00002000" name="MSOC1" caption="Sequencer 1 missed start-of-conversion"/>
          <bitfield mask="0x00004000" name="SUTD" caption="Start-up time done at least once sincle last clear"/>
          <bitfield mask="0x80000000" name="AWUP" caption="Asynchronous wake-up occured"/>
        </register>
        <register offset="0x007c" size="4" name="VERSION" initval="0x110" rw="R" caption="VERSION register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Module Version"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Bug fixes, minor variants"/>
        </register>
        <register offset="0x0080" size="4" name="PARAMETER" rw="R" caption="PARAMETER register">
          <bitfield mask="0x000000ff" name="M" caption="Number of states per sequencer"/>
          <bitfield mask="0x0000ff00" name="N" caption="Number of channels"/>
        </register>
        <register offset="0x84" size="4" count="0x10" name="RESx">
          <bitfield mask="0xffffffff" name="RES" caption="Result register"/>
        </register>
      </register-group>
    </module><module id="I7532" version="2.0.0" name="AST" caption="Asynchronous Timer">
      <register-group name="AST" caption="Asynchronous Timer">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="EN" caption="Enable"/>
          <bitfield mask="0x00000002" name="PCLR" caption="Prescaler Clear (strobe)"/>
          <bitfield mask="0x00000004" name="CAL" caption="Calendar mode"/>
          <bitfield mask="0x00000100" name="CA0" caption="Clear on Alarm"/>
          <bitfield mask="0x00000200" name="CA1" caption="Clear on Alarm"/>
          <bitfield mask="0x001f0000" name="PSEL" caption="Prescale Select"/>
        </register>
        <register offset="0x0004" size="4" name="CV" initval="0x0" rw="RW" caption="Counter Value">
          <bitfield mask="0x7fffffff" name="VAL" caption="AST Value"/>
        </register>
        <register offset="0x0008" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm event 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm event 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic event 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic event 1"/>
          <bitfield mask="0x01000000" name="BUSY" caption="AST busy"/>
          <bitfield mask="0x02000000" name="READY" caption="AST ready"/>
          <bitfield mask="0x10000000" name="CLKBUSY" caption="Clock busy"/>
          <bitfield mask="0x20000000" name="CLKRDY" caption="Clock ready"/>
        </register>
        <register offset="0x000c" size="4" name="SCR" initval="0x0" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000001" name="OVF"/>
          <bitfield mask="0x00000100" name="ALARM0"/>
          <bitfield mask="0x00000200" name="ALARM1"/>
          <bitfield mask="0x00010000" name="PER0"/>
          <bitfield mask="0x00020000" name="PER1"/>
          <bitfield mask="0x02000000" name="READY"/>
          <bitfield mask="0x20000000" name="CLKRDY"/>
        </register>
        <register offset="0x0010" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm event 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm event 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic event 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic event 1"/>
          <bitfield mask="0x02000000" name="READY" caption="AST ready"/>
          <bitfield mask="0x20000000" name="CLKRDY" caption="Clock ready"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm event 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm event 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic event 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic event 1"/>
          <bitfield mask="0x02000000" name="READY" caption="AST ready"/>
          <bitfield mask="0x20000000" name="CLKRDY" caption="Clock ready"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm event 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm event 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic event 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic event 1"/>
          <bitfield mask="0x02000000" name="READY" caption="AST ready"/>
          <bitfield mask="0x20000000" name="CLKRDY" caption="Clock ready"/>
        </register>
        <register offset="0x001c" size="4" name="WER" initval="0x0" rw="RW" caption="Wake Enable Register">
          <bitfield mask="0x00000001" name="OVF"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm event 0"/>
          <bitfield mask="0x00000200" name="ALARM1"/>
          <bitfield mask="0x00010000" name="PER0"/>
          <bitfield mask="0x00020000" name="PER1"/>
        </register>
        <register offset="0x0020" size="4" name="AR0" initval="0x0" rw="RW" caption="Alarm Register 0">
          <bitfield mask="0xffffffff" name="VALUE" caption="Alarm Value"/>
        </register>
        <register offset="0x0024" size="4" name="AR1" initval="0x0" rw="RW" caption="Alarm Register 1">
          <bitfield mask="0xffffffff" name="VALUE" caption="Alarm Value"/>
        </register>
        <register offset="0x0030" size="4" name="PIR0" initval="0x0" rw="RW" caption="Periodic Interval Register 0">
          <bitfield mask="0x0000001f" name="INSEL" caption="Interval Select"/>
        </register>
        <register offset="0x0034" size="4" name="PIR1" initval="0x0" rw="RW" caption="Periodic Interval Register 1">
          <bitfield mask="0x0000001f" name="INSEL" caption="Interval Select"/>
        </register>
        <register offset="0x0040" size="4" name="CLOCK" initval="0x0" rw="RW" caption="Clock Control Register">
          <bitfield mask="0x00000001" name="CEN" caption="Clock Enable"/>
          <bitfield mask="0x00000300" name="CSSEL" caption="Clock Source Selection"/>
        </register>
        <register offset="0x0044" size="4" name="DTR" initval="0x0" rw="RW" caption="Digital Tuner Register">
          <bitfield mask="0x0000001f" name="EXP"/>
          <bitfield mask="0x00000020" name="ADD"/>
          <bitfield mask="0x0000ff00" name="VALUE"/>
        </register>
        <register offset="0x0048" size="4" name="EVE" initval="0x0" rw="W" caption="Event Enable Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm event 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm event 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Perioidc event 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic event 1"/>
        </register>
        <register offset="0x004c" size="4" name="EVD" initval="0x0" rw="W" caption="Event Disable Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm event 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm event 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Perioidc event 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic event 1"/>
        </register>
        <register offset="0x0050" size="4" name="EVM" initval="0x0" rw="R" caption="Event Mask Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm event 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm event 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Perioidc event 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic event 1"/>
        </register>
        <register offset="0x0054" size="4" name="CALV" initval="0x0" rw="RW" caption="Calendar Value">
          <bitfield mask="0x0000003f" name="SEC" caption="Second"/>
          <bitfield mask="0x00000fc0" name="MIN" caption="Minute"/>
          <bitfield mask="0x0001f000" name="HOUR" caption="Hour"/>
          <bitfield mask="0x003e0000" name="DAY" caption="Day"/>
          <bitfield mask="0x03c00000" name="MONTH" caption="Month"/>
          <bitfield mask="0xfc000000" name="YEAR" caption="Year"/>
        </register>
        <register offset="0x00f0" size="4" name="PARAMETER" initval="0xF" rw="R" caption="Parameter Register">
          <bitfield mask="0x00000001" name="DT" values="DT" caption="Digital Tuner"/>
          <bitfield mask="0x00000002" name="DTEXPWA" caption="Digital Tuner Exponent Writeable"/>
          <bitfield mask="0x0000007c" name="DTEXPVALUE" caption="Digital Tuner Exponent Value"/>
          <bitfield mask="0x00000300" name="NUMAR" values="NUMAR" caption="Number of alarm timers"/>
          <bitfield mask="0x00001000" name="NUMPIR" values="NUMPIR" caption="Number of periodic alarms"/>
          <bitfield mask="0x00004000" name="PIR0WA" caption="Perioidc Interval 0 Writeable"/>
          <bitfield mask="0x00008000" name="PIR1WA" caption="Perioidic Interval 1 Value"/>
          <bitfield mask="0x001f0000" name="PER0VALUE" caption="Periodic Interval 0 Value"/>
          <bitfield mask="0x1f000000" name="PER1VALUE" caption="Periodic Interval 1 Value"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x200" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant"/>
        </register>
      </register-group>
      <value-group name="DT">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="NUMAR">
        <value name="ZERO" value="0"/>
        <value name="ONE" value="1"/>
        <value name="TWO" value="2"/>
      </value-group>
      <value-group name="NUMPIR">
        <value name="ONE" value="0"/>
        <value name="TWO" value="1"/>
      </value-group>
    </module><module id="I7133" version="2.3.0" name="AW" caption="aWire">
      <register-group name="AW" caption="aWire">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000003" name="MODE" values="MODE" caption="Mode"/>
        </register>
        <register offset="0x0004" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="BUSY" caption="Synchronizer Busy"/>
          <bitfield mask="0x00000004" name="CENABLED" caption="Clock Enabled"/>
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x0008" size="4" name="SCR" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x000c" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x0010" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x0014" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x0018" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding Register">
          <bitfield mask="0x000000ff" name="RXDATA" caption="Received Data"/>
        </register>
        <register offset="0x001c" size="4" name="THR" initval="0x0" rw="RW" caption="Transmit Holding Register">
          <bitfield mask="0x000000ff" name="TXDATA" caption="Transmit Data"/>
        </register>
        <register offset="0x0020" size="4" name="BRR" initval="0x0" rw="RW" caption="Baud Rate Register">
          <bitfield mask="0x0000ffff" name="BR" caption="Baud Rate"/>
        </register>
        <register offset="0x0024" size="4" name="VERSION" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
        </register>
        <register offset="0x0028" size="4" name="CLKR" initval="0x0" rw="RW" caption="Clock Request Register">
          <bitfield mask="0x00000001" name="CLKEN" values="CLKEN" caption="Clock Enable"/>
        </register>
      </register-group>
      <value-group name="CLKEN">
        <value name="DISABLE" value="0"/>
        <value name="ENABLE" value="1"/>
      </value-group>
      <value-group name="MODE">
        <value name="DISABLED" value="0"/>
        <value name="RECEIVE" value="1"/>
        <value name="TRANSMIT" value="2"/>
        <value name="RECEIVESYNC" value="3"/>
      </value-group>
    </module><module id="I7518" version="1.1.0" name="CANIF" caption="Control Area Network interface">
      <register-group name="CHANNEL" size="0x200">
        <register offset="0x0000" size="4" name="CANRAMB" initval="0x0" rw="RW" caption="CANRAMB register">
          <bitfield mask="0xffffffff" name="RAMBASE" caption="RAMBASE bit(s)"/>
        </register>
        <register offset="0x0004" size="4" name="CANCFG" initval="0x1" rw="RW" caption="CANCFG register">
          <bitfield mask="0x0000003f" name="PRES" caption="PRES bit(s)"/>
          <bitfield mask="0x00000700" name="PHS1" caption="PHS1 bit(s)"/>
          <bitfield mask="0x00003800" name="PHS2" caption="PHS2 bit(s)"/>
          <bitfield mask="0x00070000" name="PRS" caption="PRS bit(s)"/>
          <bitfield mask="0x00180000" name="SJW" caption="SJW bit(s)"/>
          <bitfield mask="0x00200000" name="SM" caption="SM bit(s)"/>
          <bitfield mask="0x03000000" name="CMODE" caption="CMODE bit(s)"/>
          <bitfield mask="0x04000000" name="OVRM" caption="OVRM bit(s)"/>
        </register>
        <register offset="0x0008" size="4" name="CANCTRL" initval="0x0" rw="RW" caption="CANCTRL register">
          <bitfield mask="0x00000001" name="INIT" caption="INIT bit(s)"/>
          <bitfield mask="0x00000002" name="CEN" caption="CEN bit(s)"/>
          <bitfield mask="0x00000004" name="OVRQ" caption="OVRQ bit(s)"/>
          <bitfield mask="0x00000008" name="WKEN" caption="WKEN bit(s)"/>
        </register>
        <register offset="0x000c" size="4" name="CANSR" initval="0x0" rw="R" caption="CANSR register">
          <bitfield mask="0x00000001" name="CES" caption="CES bit(s)"/>
          <bitfield mask="0x00000002" name="OVS" caption="OVS bit(s)"/>
          <bitfield mask="0x00000004" name="TS" caption="TS bit(s)"/>
          <bitfield mask="0x00000008" name="RS" caption="RS bit(s)"/>
        </register>
        <register offset="0x0010" size="4" name="CANFC" initval="0x0" rw="R" caption="CANFC register">
          <bitfield mask="0x000000ff" name="REC" caption="REC bit(s)"/>
          <bitfield mask="0x0000ff00" name="TEC" caption="TEC bit(s)"/>
          <bitfield mask="0x00030000" name="EMODE" caption="EMODE bit(s)"/>
        </register>
        <register offset="0x0014" size="4" name="CANIER" initval="0x0" rw="W" caption="CANIER register">
          <bitfield mask="0x00000001" name="BOFFIM" caption="BOFFIM bit(s)"/>
          <bitfield mask="0x00000002" name="AERRIM" caption="AERRIM bit(s)"/>
          <bitfield mask="0x00000004" name="FERRIM" caption="FERRIM bit(s)"/>
          <bitfield mask="0x00000008" name="CERRIM" caption="CERRIM bit(s)"/>
          <bitfield mask="0x00000010" name="SERRIM" caption="SERRIM bit(s)"/>
          <bitfield mask="0x00000020" name="BERRIM" caption="BERRIM bit(s)"/>
          <bitfield mask="0x00000040" name="WKUPIM" caption="WKUPIM bit(s)"/>
          <bitfield mask="0x00000080" name="RXOKIM" caption="RXOKIM bit(s)"/>
          <bitfield mask="0x00000100" name="TXOKIM" caption="TXOKIM bit(s)"/>
        </register>
        <register offset="0x0018" size="4" name="CANIDR" initval="0x0" rw="W" caption="CANIDR register">
          <bitfield mask="0x00000001" name="BOFFIM" caption="BOFFIM bit(s)"/>
          <bitfield mask="0x00000002" name="AERRIM" caption="AERRIM bit(s)"/>
          <bitfield mask="0x00000004" name="FERRIM" caption="FERRIM bit(s)"/>
          <bitfield mask="0x00000008" name="CERRIM" caption="CERRIM bit(s)"/>
          <bitfield mask="0x00000010" name="SERRIM" caption="SERRIM bit(s)"/>
          <bitfield mask="0x00000020" name="BERRIM" caption="BERRIM bit(s)"/>
          <bitfield mask="0x00000040" name="WKUPIM" caption="WKUPIM bit(s)"/>
          <bitfield mask="0x00000080" name="RXOKIM" caption="RXOKIM bit(s)"/>
          <bitfield mask="0x00000100" name="TXOKIM" caption="TXOKIM bit(s)"/>
        </register>
        <register offset="0x001c" size="4" name="CANIMR" initval="0x0" rw="R" caption="CANIMR register">
          <bitfield mask="0x00000001" name="BOFFIM" caption="BOFFIM bit(s)"/>
          <bitfield mask="0x00000002" name="AERRIM" caption="AERRIM bit(s)"/>
          <bitfield mask="0x00000004" name="FERRIM" caption="FERRIM bit(s)"/>
          <bitfield mask="0x00000008" name="CERRIM" caption="CERRIM bit(s)"/>
          <bitfield mask="0x00000010" name="SERRIM" caption="SERRIM bit(s)"/>
          <bitfield mask="0x00000020" name="BERRIM" caption="BERRIM bit(s)"/>
          <bitfield mask="0x00000040" name="WKUPIM" caption="WKUPIM bit(s)"/>
          <bitfield mask="0x00000080" name="RXOKIM" caption="RXOKIM bit(s)"/>
          <bitfield mask="0x00000100" name="TXOKIM" caption="TXOKIM bit(s)"/>
        </register>
        <register offset="0x0020" size="4" name="CANISCR" initval="0x200000" rw="W" caption="CANISCR register">
          <bitfield mask="0x00000001" name="BOFF" caption="BOFF bit(s)"/>
          <bitfield mask="0x00000002" name="AERR" caption="AERR bit(s)"/>
          <bitfield mask="0x00000004" name="FERR" caption="FERR bit(s)"/>
          <bitfield mask="0x00000008" name="CERR" caption="CERR bit(s)"/>
          <bitfield mask="0x00000010" name="SERR" caption="SERR bit(s)"/>
          <bitfield mask="0x00000020" name="BERR" caption="BERR bit(s)"/>
          <bitfield mask="0x00000040" name="WKUP" caption="WKUP bit(s)"/>
          <bitfield mask="0x003f0000" name="LSMOB" caption="LSMOB bit(s)"/>
        </register>
        <register offset="0x0024" size="4" name="CANISR" initval="0x200000" rw="R" caption="CANISR register">
          <bitfield mask="0x00000001" name="BOFF" caption="BOFF bit(s)"/>
          <bitfield mask="0x00000002" name="AERR" caption="AERR bit(s)"/>
          <bitfield mask="0x00000004" name="FERR" caption="FERR bit(s)"/>
          <bitfield mask="0x00000008" name="CERR" caption="CERR bit(s)"/>
          <bitfield mask="0x00000010" name="SERR" caption="SERR bit(s)"/>
          <bitfield mask="0x00000020" name="BERR" caption="BERR bit(s)"/>
          <bitfield mask="0x00000040" name="WKUP" caption="WKUP bit(s)"/>
          <bitfield mask="0x003f0000" name="LSMOB" caption="LSMOB bit(s)"/>
        </register>
        <register offset="0x0028" size="4" name="MOBSCH" initval="0x202020" rw="R" caption="MOBSCH register">
          <bitfield mask="0x0000003f" name="MAV" caption="MAV bit(s)"/>
          <bitfield mask="0x00003f00" name="MRXOK" caption="MRXOK bit(s)"/>
          <bitfield mask="0x003f0000" name="MTXOK" caption="MTXOK bit(s)"/>
        </register>
        <register offset="0x002c" size="4" name="MOBER" initval="0x0" rw="W" caption="MOBER register">
          <bitfield mask="0xffffffff" name="MEN" caption="MEN bit(s)"/>
        </register>
        <register offset="0x0030" size="4" name="MOBDR" initval="0x0" rw="W" caption="MOBDR register">
          <bitfield mask="0xffffffff" name="MEN" caption="MEN bit(s)"/>
        </register>
        <register offset="0x0034" size="4" name="MOBESR" initval="0x0" rw="R" caption="MOBESR register">
          <bitfield mask="0xffffffff" name="MEN" caption="MEN bit(s)"/>
        </register>
        <register offset="0x0038" size="4" name="MOBIER" initval="0x0" rw="W" caption="MOBIER register">
          <bitfield mask="0xffffffff" name="MIM" caption="MIM bit(s)"/>
        </register>
        <register offset="0x003c" size="4" name="MOBIDR" initval="0x0" rw="W" caption="MOBIDR register">
          <bitfield mask="0xffffffff" name="MIM" caption="MIM bit(s)"/>
        </register>
        <register offset="0x0040" size="4" name="MOBIMR" initval="0x0" rw="R" caption="MOBIMR register">
          <bitfield mask="0xffffffff" name="MIM" caption="MIM bit(s)"/>
        </register>
        <register offset="0x0044" size="4" name="MRXISCR" initval="0x0" rw="W" caption="MRXISCR register">
          <bitfield mask="0xffffffff" name="RXOK" caption="RXOK bit(s)"/>
        </register>
        <register offset="0x0048" size="4" name="MRXISR" initval="0x0" rw="R" caption="MRXISR register">
          <bitfield mask="0xffffffff" name="RXOK" caption="RXOK bit(s)"/>
        </register>
        <register offset="0x004c" size="4" name="MTXISCR" initval="0x0" rw="W" caption="MTXISCR register">
          <bitfield mask="0xffffffff" name="TXOK" caption="TXOK bit(s)"/>
        </register>
        <register offset="0x0050" size="4" name="MTXISR" initval="0x0" rw="R" caption="MTXISR register">
          <bitfield mask="0xffffffff" name="TXOK" caption="TXOK bit(s)"/>
        </register>
        <register offset="0x0054" size="4" name="MOBCTRL" initval="0x0" rw="RW" caption="MOBCTRL register">
          <bitfield mask="0x0000000f" name="DLC" caption="DLC bit(s)"/>
          <bitfield mask="0x00000010" name="DIR" caption="DIR bit(s)"/>
          <bitfield mask="0x00000020" name="AM" caption="AM bit(s)"/>
        </register>
        <register offset="0x0058" size="4" name="MOBSCR" initval="0x0" rw="W" caption="MOBSCR register">
          <bitfield mask="0x00000001" name="RXOK" caption="RXOK bit(s)"/>
          <bitfield mask="0x00000002" name="TXOK" caption="TXOK bit(s)"/>
          <bitfield mask="0x00000004" name="DLCW" caption="DLCW bit(s)"/>
          <bitfield mask="0x00000008" name="OVW" caption="OVW bit(s)"/>
        </register>
        <register offset="0x005c" size="4" name="MOBSR" initval="0x0" rw="R" caption="MOBSR register">
          <bitfield mask="0x00000001" name="RXOK" caption="RXOK bit(s)"/>
          <bitfield mask="0x00000002" name="TXOK" caption="TXOK bit(s)"/>
          <bitfield mask="0x00000004" name="DLCW" caption="DLCW bit(s)"/>
          <bitfield mask="0x00000008" name="OVW" caption="OVW bit(s)"/>
        </register>
      </register-group>
      <register-group name="CANIF" caption="Control Area Network interface">
        <register offset="0x0000" size="4" name="VERSION" initval="0x10200110" rw="R" caption="VERSION register">
          <bitfield mask="0x00000fff" name="VERSION" caption="VERSION bit(s)"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="VARIANT bit(s)"/>
          <bitfield mask="0x00700000" name="CHNO" caption="CHNO bit(s)"/>
          <bitfield mask="0x3f000000" name="MNCH0" caption="MNCH0 bit(s)"/>
        </register>
        <register offset="0x0004" size="4" name="PARAMETER" initval="0x10" rw="R" caption="PARAMETER register">
          <bitfield mask="0x0000003f" name="MNCH1" caption="MNCH1 bit(s)"/>
          <bitfield mask="0x00003f00" name="MNCH2" caption="MNCH2 bit(s)"/>
          <bitfield mask="0x003f0000" name="MNCH3" caption="MNCH3 bit(s)"/>
          <bitfield mask="0x3f000000" name="MNCH4" caption="MNCH4 bit(s)"/>
        </register>
        <register-group offset="0x08" count="0x5" count-param="CAN_NB" name-in-module="CHANNEL" name="CHANNEL"/>
      </register-group>
    </module><module id="I7523" version="1.1.0" name="DACIFB" caption="DAC interface">
      <register-group name="DACIFB" caption="DAC interface">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="RW" caption="CR register">
          <bitfield mask="0x00000001" name="EN" caption="EN bit(s)"/>
          <bitfield mask="0x00010000" name="AOE" caption="AOE bit(s)"/>
          <bitfield mask="0x00020000" name="BOE" caption="BOE bit(s)"/>
          <bitfield mask="0x01000000" name="TRAE" caption="TRAE bit(s)"/>
          <bitfield mask="0x02000000" name="TRBE" caption="TRBE bit(s)"/>
          <bitfield mask="0x04000000" name="ARAE" caption="ARAE bit(s)"/>
          <bitfield mask="0x08000000" name="ARBE" caption="ARBE bit(s)"/>
        </register>
        <register offset="0x0004" size="4" name="CFR" initval="0x0" rw="RW" caption="CFR register">
          <bitfield mask="0x00000001" name="LP" caption="LP bit(s)"/>
          <bitfield mask="0x00000002" name="DDA" caption="DDA bit(s)"/>
          <bitfield mask="0x00000004" name="DSE" caption="DSE bit(s)"/>
          <bitfield mask="0x00000100" name="REF" caption="REF bit(s)"/>
          <bitfield mask="0x00010000" name="AAE" caption="AAE bit(s)"/>
          <bitfield mask="0x00020000" name="ABE" caption="ABE bit(s)"/>
          <bitfield mask="0x03000000" name="CHC" caption="CHC bit(s)"/>
        </register>
        <register offset="0x0008" size="4" name="ECR" initval="0x10000" rw="RW" caption="ECR register">
          <bitfield mask="0x00000001" name="ESLA" caption="ESLA bit(s)"/>
          <bitfield mask="0x00000100" name="ESLB" caption="ESLB bit(s)"/>
        </register>
        <register offset="0x000c" size="4" name="TCR" initval="0x0" rw="RW" caption="TCR register">
          <bitfield mask="0x0000000f" name="CHRA" caption="CHRA bit(s)"/>
          <bitfield mask="0x00000f00" name="CHRB" caption="CHRB bit(s)"/>
          <bitfield mask="0x007f0000" name="CHI" caption="CHI bit(s)"/>
          <bitfield mask="0x07000000" name="PRESC" caption="PRESC bit(s)"/>
        </register>
        <register offset="0x0010" size="4" name="IER" initval="0x0" rw="RW" caption="IER register">
          <bitfield mask="0x00000001" name="OA" caption="OA bit(s)"/>
          <bitfield mask="0x00000002" name="OB" caption="OB bit(s)"/>
          <bitfield mask="0x00000100" name="UA" caption="UA bit(s)"/>
          <bitfield mask="0x00000200" name="UB" caption="UB bit(s)"/>
          <bitfield mask="0x00010000" name="DEA" caption="DEA bit(s)"/>
          <bitfield mask="0x00020000" name="DEB" caption="DEB bit(s)"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" initval="0x0" rw="RW" caption="IDR register">
          <bitfield mask="0x00000001" name="OA" caption="OA bit(s)"/>
          <bitfield mask="0x00000002" name="OB" caption="OB bit(s)"/>
          <bitfield mask="0x00000100" name="UA" caption="UA bit(s)"/>
          <bitfield mask="0x00000200" name="UB" caption="UB bit(s)"/>
          <bitfield mask="0x00010000" name="DEA" caption="DEA bit(s)"/>
          <bitfield mask="0x00020000" name="DEB" caption="DEB bit(s)"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="IMR register">
          <bitfield mask="0x00000001" name="OA" caption="OA bit(s)"/>
          <bitfield mask="0x00000002" name="OB" caption="OB bit(s)"/>
          <bitfield mask="0x00000100" name="UA" caption="UA bit(s)"/>
          <bitfield mask="0x00000200" name="UB" caption="UB bit(s)"/>
          <bitfield mask="0x00010000" name="DEA" caption="DEA bit(s)"/>
          <bitfield mask="0x00020000" name="DEB" caption="DEB bit(s)"/>
        </register>
        <register offset="0x001c" size="4" name="SR" initval="0x0" rw="R" caption="SR register">
          <bitfield mask="0x00000001" name="OA" caption="OA bit(s)"/>
          <bitfield mask="0x00000002" name="OB" caption="OB bit(s)"/>
          <bitfield mask="0x00000100" name="UA" caption="UA bit(s)"/>
          <bitfield mask="0x00000200" name="UB" caption="UB bit(s)"/>
          <bitfield mask="0x00010000" name="DEA" caption="DEA bit(s)"/>
          <bitfield mask="0x00020000" name="DEB" caption="DEB bit(s)"/>
        </register>
        <register offset="0x0020" size="4" name="SCR" initval="0x0" rw="RW" caption="SCR register">
          <bitfield mask="0x00000001" name="OA" caption="OA bit(s)"/>
          <bitfield mask="0x00000002" name="OB" caption="OB bit(s)"/>
          <bitfield mask="0x00000100" name="UA" caption="UA bit(s)"/>
          <bitfield mask="0x00000200" name="UB" caption="UB bit(s)"/>
          <bitfield mask="0x00010000" name="DEA" caption="DEA bit(s)"/>
          <bitfield mask="0x00020000" name="DEB" caption="DEB bit(s)"/>
        </register>
        <register offset="0x0024" size="4" name="DRCA" initval="0x0" rw="RW" caption="DRCA register">
          <bitfield mask="0x00000001" name="DRN" caption="DRN bit(s)"/>
          <bitfield mask="0x00000700" name="DSV" caption="DSV bit(s)"/>
          <bitfield mask="0x00000800" name="DSD" caption="DSD bit(s)"/>
        </register>
        <register offset="0x0028" size="4" name="DRCB" initval="0x0" rw="RW" caption="DRCB register">
          <bitfield mask="0x00000001" name="DRN" caption="DRN bit(s)"/>
          <bitfield mask="0x00000700" name="DSV" caption="DSV bit(s)"/>
          <bitfield mask="0x00000800" name="DSD" caption="DSD bit(s)"/>
        </register>
        <register offset="0x002c" size="4" name="DR0" initval="0x0" rw="RW" caption="DR0 register">
          <bitfield mask="0x0000ffff" name="DCA" caption="DCA bit(s)"/>
          <bitfield mask="0xffff0000" name="DCB" caption="DCB bit(s)"/>
        </register>
        <register offset="0x0030" size="4" name="DR1" initval="0x0" rw="RW" caption="DR1 register">
          <bitfield mask="0x0000ffff" name="DCB" caption="DCB bit(s)"/>
        </register>
        <register offset="0x0034" size="4" name="GOC" initval="0x0" rw="RW" caption="GOC register">
          <bitfield mask="0x000001ff" name="OCR" caption="OCR bit(s)"/>
          <bitfield mask="0x01ff0000" name="GCR" caption="GCR bit(s)"/>
        </register>
        <register offset="0x0038" size="4" name="TRA" initval="0x0" rw="RW" caption="TRA register">
          <bitfield mask="0x000000ff" name="TCD" caption="TCD bit(s)"/>
          <bitfield mask="0x80000000" name="TRL" caption="TRL bit(s)"/>
        </register>
        <register offset="0x003c" size="4" name="TRB" initval="0x0" rw="RW" caption="TRB register">
          <bitfield mask="0x000000ff" name="TCD" caption="TCD bit(s)"/>
          <bitfield mask="0x80000000" name="TRL" caption="TRL bit(s)"/>
        </register>
        <register offset="0x0040" size="4" name="VERSION" initval="0x110" rw="R" caption="VERSION register">
          <bitfield mask="0x00000fff" name="VER" caption="VER bit(s)"/>
        </register>
      </register-group>
    </module><module id="I7529" version="3.0.2" name="EIC" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register offset="0x0000" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0004" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0008" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x000c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0010" size="4" name="ICR" initval="0x0" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0014" size="4" name="MODE" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0018" size="4" name="EDGE" initval="0x0" rw="RW" caption="Edge Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x001c" size="4" name="LEVEL" initval="0x0" rw="RW" caption="Level Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0020" size="4" name="FILTER" initval="0x0" rw="RW" caption="Filter Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0024" size="4" name="TEST" initval="0x0" rw="RW" caption="Test Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
          <bitfield mask="0x80000000" name="TESTEN" caption="Test Enable"/>
        </register>
        <register offset="0x0028" size="4" name="ASYNC" initval="0x0" rw="RW" caption="Asynchronous Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0030" size="4" name="EN" initval="0x0" rw="W" caption="Enable Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0034" size="4" name="DIS" initval="0x0" rw="W" caption="Disable Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0038" size="4" name="CTRL" initval="0x0" rw="R" caption="Control Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x03fc" size="4" name="VERSION" initval="0x302" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version bits"/>
        </register>
      </register-group>
      <parameters>
        <param name="EIC_EDGE_IRQ" value="0"/>
        <param name="EIC_FALLING_EDGE" value="0"/>
        <param name="EIC_FILTER_OFF" value="0"/>
        <param name="EIC_FILTER_ON" value="1"/>
        <param name="EIC_HIGH_LEVEL" value="1"/>
        <param name="EIC_LEVEL_IRQ" value="1"/>
        <param name="EIC_LOW_LEVEL" value="0"/>
        <param name="EIC_RISING_EDGE" value="1"/>
        <param name="EIC_SYNC" value="0"/>
        <param name="EIC_USE_ASYNC" value="1"/>
      </parameters>
    </module><module id="I7503" version="3.0.2" name="FLASHC" caption="Flash Controller">
      <register-group name="FLASHC" caption="Flash Controller">
        <register offset="0x0000" size="4" name="FCR" initval="0x0" rw="RW" caption="Flash Controller Control Register">
          <bitfield mask="0x00000001" name="FRDY" caption="FRDY"/>
          <bitfield mask="0x00000004" name="LOCKE" caption="LOCKE"/>
          <bitfield mask="0x00000008" name="PROGE" caption="PROGE"/>
          <bitfield mask="0x00000040" name="FWS" caption="FWS"/>
        </register>
        <register offset="0x0004" size="4" name="FCMD" initval="0x0" rw="RW" caption="Flash Controller Command Register">
          <bitfield mask="0x0000003f" name="CMD" values="CMD" caption="Command"/>
          <bitfield mask="0x00ffff00" name="PAGEN" caption="PAGEN"/>
          <bitfield mask="0xff000000" name="KEY" values="KEY" caption="Key"/>
        </register>
        <register offset="0x0008" size="4" name="FSR" rw="R" caption="Flash Controller Status Register">
          <bitfield mask="0x00000001" name="FRDY" caption="FRDY"/>
          <bitfield mask="0x00000004" name="LOCKE" caption="LOCKE"/>
          <bitfield mask="0x00000008" name="PROGE" caption="PROGE"/>
          <bitfield mask="0x00000010" name="SECURITY" caption="SECURITY"/>
          <bitfield mask="0x00000020" name="QPRR" caption="QPRR"/>
          <bitfield mask="0x00000040" name="HSEN" caption="HSEN"/>
          <bitfield mask="0x00010000" name="LOCK0" caption="LOCK0"/>
          <bitfield mask="0x00020000" name="LOCK1" caption="LOCK1"/>
          <bitfield mask="0x00040000" name="LOCK2" caption="LOCK2"/>
          <bitfield mask="0x00080000" name="LOCK3" caption="LOCK3"/>
          <bitfield mask="0x00100000" name="LOCK4" caption="LOCK4"/>
          <bitfield mask="0x00200000" name="LOCK5" caption="LOCK5"/>
          <bitfield mask="0x00400000" name="LOCK6" caption="LOCK6"/>
          <bitfield mask="0x00800000" name="LOCK7" caption="LOCK7"/>
          <bitfield mask="0x01000000" name="LOCK8" caption="LOCK8"/>
          <bitfield mask="0x02000000" name="LOCK9" caption="LOCK9"/>
          <bitfield mask="0x04000000" name="LOCK10" caption="LOCK10"/>
          <bitfield mask="0x08000000" name="LOCK11" caption="LOCK11"/>
          <bitfield mask="0x10000000" name="LOCK12" caption="LOCK12"/>
          <bitfield mask="0x20000000" name="LOCK13" caption="LOCK13"/>
          <bitfield mask="0x40000000" name="LOCK14" caption="LOCK14"/>
          <bitfield mask="0x80000000" name="LOCK15" caption="LOCK15"/>
        </register>
        <register offset="0x000c" size="4" name="PR" rw="R" caption="Parameter Register">
          <bitfield mask="0x0000000f" name="FSZ" values="FSZ" caption="FSZ"/>
          <bitfield mask="0x00000700" name="PSZ" caption="PSZ"/>
        </register>
        <register offset="0x0010" size="4" name="VR" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="VERSION"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="VARIANT"/>
        </register>
        <register offset="0x0014" size="4" name="FGPFRHI" rw="R" caption="Flash Controller General Purpose Fuse Register High">
          <bitfield mask="0x00000002" name="GPF33" caption="GPF33"/>
          <bitfield mask="0x00000004" name="GPF34" caption="GPF34"/>
          <bitfield mask="0x00000008" name="GPF35" caption="GPF35"/>
          <bitfield mask="0x00000010" name="GPF36" caption="GPF36"/>
          <bitfield mask="0x00000020" name="GPF37" caption="GPF37"/>
          <bitfield mask="0x00000040" name="GPF38" caption="GPF38"/>
          <bitfield mask="0x00000080" name="GPF39" caption="GPF39"/>
          <bitfield mask="0x00000100" name="GPF40" caption="GPF40"/>
          <bitfield mask="0x00000200" name="GPF41" caption="GPF41"/>
          <bitfield mask="0x00000400" name="GPF42" caption="GPF42"/>
          <bitfield mask="0x00000800" name="GPF43" caption="GPF43"/>
          <bitfield mask="0x00001000" name="GPF44" caption="GPF44"/>
          <bitfield mask="0x00002000" name="GPF45" caption="GPF45"/>
          <bitfield mask="0x00004000" name="GPF46" caption="GPF46"/>
          <bitfield mask="0x00008000" name="GPF47" caption="GPF47"/>
          <bitfield mask="0x00010000" name="GPF48" caption="GPF48"/>
          <bitfield mask="0x00020000" name="GPF49" caption="GPF49"/>
          <bitfield mask="0x00040000" name="GPF50" caption="GPF50"/>
          <bitfield mask="0x00080000" name="GPF51" caption="GPF51"/>
          <bitfield mask="0x00100000" name="GPF52" caption="GPF52"/>
          <bitfield mask="0x00200000" name="GPF53" caption="GPF53"/>
          <bitfield mask="0x00400000" name="GPF54" caption="GPF54"/>
          <bitfield mask="0x00800000" name="GPF55" caption="GPF55"/>
          <bitfield mask="0x01000000" name="GPF56" caption="GPF56"/>
          <bitfield mask="0x02000000" name="GPF57" caption="GPF57"/>
          <bitfield mask="0x04000000" name="GPF58" caption="GPF58"/>
          <bitfield mask="0x08000000" name="GPF59" caption="GPF59"/>
          <bitfield mask="0x10000000" name="GPF60" caption="GPF60"/>
          <bitfield mask="0x20000000" name="GPF61" caption="GPF61"/>
          <bitfield mask="0x40000000" name="GPF62" caption="GPF62"/>
          <bitfield mask="0x80000000" name="GPF63" caption="GPF63"/>
        </register>
        <register offset="0x0018" size="4" name="FGPFRLO" rw="R" caption="Flash Controller General Purpose Fuse Register Low">
          <bitfield mask="0x00000001" name="LOCK0"/>
          <bitfield mask="0x00000002" name="LOCK1"/>
          <bitfield mask="0x00000004" name="LOCK2"/>
          <bitfield mask="0x00000008" name="LOCK3"/>
          <bitfield mask="0x00000010" name="LOCK4"/>
          <bitfield mask="0x00000020" name="LOCK5"/>
          <bitfield mask="0x00000040" name="LOCK6"/>
          <bitfield mask="0x00000080" name="LOCK7"/>
          <bitfield mask="0x00000100" name="LOCK8"/>
          <bitfield mask="0x00000200" name="LOCK9"/>
          <bitfield mask="0x00000400" name="LOCK10"/>
          <bitfield mask="0x00000800" name="LOCK11"/>
          <bitfield mask="0x00001000" name="LOCK12"/>
          <bitfield mask="0x00002000" name="LOCK13"/>
          <bitfield mask="0x00004000" name="LOCK14"/>
          <bitfield mask="0x00008000" name="LOCK15"/>
          <bitfield mask="0x00010000" name="EPFL"/>
          <bitfield mask="0x000e0000" name="BOOTPROT"/>
          <bitfield mask="0x00100000" name="SSDE"/>
          <bitfield mask="0x00200000" name="SSE"/>
          <bitfield mask="0x00400000" name="GPF22"/>
          <bitfield mask="0x00800000" name="GPF23"/>
          <bitfield mask="0x01000000" name="GPF24"/>
          <bitfield mask="0x02000000" name="GPF25"/>
          <bitfield mask="0x04000000" name="GPF26"/>
          <bitfield mask="0x08000000" name="GPF27"/>
          <bitfield mask="0x10000000" name="GPF28"/>
          <bitfield mask="0x20000000" name="GPF29"/>
          <bitfield mask="0x40000000" name="GPF30"/>
          <bitfield mask="0x80000000" name="GPF31"/>
        </register>
      </register-group>
      <value-group name="CMD">
        <value name="NOP" value="0"/>
        <value name="WP" value="1"/>
        <value name="EP" value="2"/>
        <value name="CPB" value="3"/>
        <value name="LP" value="4"/>
        <value name="UP" value="5"/>
        <value name="EA" value="6"/>
        <value name="WGPB" value="7"/>
        <value name="EGPB" value="8"/>
        <value name="SSB" value="9"/>
        <value name="PGPFB" value="10"/>
        <value name="EAGPF" value="11"/>
        <value name="QPR" value="12"/>
        <value name="WUP" value="13"/>
        <value name="EUP" value="14"/>
        <value name="QPRUP" value="15"/>
        <value name="HSEN" value="16"/>
        <value name="HSDIS" value="17"/>
      </value-group>
      <value-group name="KEY">
        <value name="KEY" value="0xA5"/>
      </value-group>
      <value-group name="FSZ">
        <value name="64" value="5"/>
        <value name="128" value="7"/>
        <value name="256" value="9"/>
        <value name="512" value="11"/>
      </value-group>
    </module><module id="I7530" version="3.1.0" name="FREQM" caption="Frequency Meter">
      <register-group name="FREQM" caption="Frequency Meter">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="W" caption="Control register">
          <bitfield mask="0x00000001" name="START" caption="Start frequency measurement"/>
        </register>
        <register offset="0x0004" size="4" name="MODE" initval="0x0" rw="RW" caption="Mode register">
          <bitfield mask="0x00000007" name="REFSEL" caption="Reference Clock Selection"/>
          <bitfield mask="0x0000ff00" name="REFNUM" caption="Number of Reference CLock Cycles"/>
          <bitfield mask="0x001f0000" name="CLKSEL" caption="Clock Source Selection"/>
          <bitfield mask="0x80000000" name="REFCEN" caption="Reference Clock Enable"/>
        </register>
        <register offset="0x0008" size="4" name="STATUS" initval="0x0" rw="R" caption="Status register">
          <bitfield mask="0x00000001" name="BUSY" caption="Frequency measurement on-going"/>
          <bitfield mask="0x00000002" name="RCLKBUSY" caption="Reference Clock Busy"/>
        </register>
        <register offset="0x000c" size="4" name="VALUE" initval="0x0" rw="R" caption="Value register">
          <bitfield mask="0x00ffffff" name="VALUE" caption="Measured frequency"/>
        </register>
        <register offset="0x0010" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Diable Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x001c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x0020" size="4" name="ICR" initval="0x0" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x03fc" size="4" name="VERSION" initval="0x310" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
    </module><module id="I7512" version="2.1.2" name="GPIO" caption="General-Purpose Input/Output Controller">
      <register-group name="port" size="0x200">
        <register offset="0x0000" size="4" name="GPER" rw="RW" caption="GPIO Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="GPIO Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="GPIO Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="GPIO Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="GPIO Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="GPIO Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="GPIO Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="GPIO Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="GPIO Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="GPIO Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="GPIO Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="GPIO Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="GPIO Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="GPIO Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="GPIO Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="GPIO Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="GPIO Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="GPIO Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="GPIO Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="GPIO Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="GPIO Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="GPIO Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="GPIO Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="GPIO Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="GPIO Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="GPIO Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="GPIO Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="GPIO Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="GPIO Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="GPIO Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="GPIO Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="GPIO Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="GPIO Enable"/>
        </register>
        <register offset="0x0004" size="4" name="GPERS" rw="W" caption="GPIO Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="GPIO Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="GPIO Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="GPIO Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="GPIO Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="GPIO Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="GPIO Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="GPIO Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="GPIO Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="GPIO Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="GPIO Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="GPIO Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="GPIO Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="GPIO Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="GPIO Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="GPIO Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="GPIO Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="GPIO Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="GPIO Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="GPIO Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="GPIO Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="GPIO Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="GPIO Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="GPIO Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="GPIO Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="GPIO Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="GPIO Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="GPIO Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="GPIO Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="GPIO Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="GPIO Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="GPIO Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="GPIO Enable"/>
        </register>
        <register offset="0x0008" size="4" name="GPERC" rw="W" caption="GPIO Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="GPIO Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="GPIO Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="GPIO Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="GPIO Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="GPIO Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="GPIO Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="GPIO Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="GPIO Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="GPIO Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="GPIO Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="GPIO Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="GPIO Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="GPIO Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="GPIO Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="GPIO Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="GPIO Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="GPIO Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="GPIO Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="GPIO Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="GPIO Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="GPIO Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="GPIO Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="GPIO Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="GPIO Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="GPIO Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="GPIO Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="GPIO Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="GPIO Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="GPIO Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="GPIO Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="GPIO Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="GPIO Enable"/>
        </register>
        <register offset="0x000c" size="4" name="GPERT" rw="W" caption="GPIO Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="GPIO Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="GPIO Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="GPIO Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="GPIO Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="GPIO Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="GPIO Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="GPIO Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="GPIO Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="GPIO Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="GPIO Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="GPIO Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="GPIO Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="GPIO Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="GPIO Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="GPIO Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="GPIO Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="GPIO Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="GPIO Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="GPIO Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="GPIO Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="GPIO Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="GPIO Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="GPIO Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="GPIO Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="GPIO Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="GPIO Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="GPIO Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="GPIO Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="GPIO Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="GPIO Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="GPIO Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="GPIO Enable"/>
        </register>
        <register offset="0x0010" size="4" name="PMR0" rw="RW" caption="Peripheral Mux Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 0"/>
        </register>
        <register offset="0x0014" size="4" name="PMR0S" rw="W" caption="Peripheral Mux Register 0 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 0"/>
        </register>
        <register offset="0x0018" size="4" name="PMR0C" rw="W" caption="Peripheral Mux Register 0 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 0"/>
        </register>
        <register offset="0x001c" size="4" name="PMR0T" rw="W" caption="Peripheral Mux Register 0 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 0"/>
        </register>
        <register offset="0x0020" size="4" name="PMR1" rw="RW" caption="Peripheral Mux Register 1">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 1"/>
        </register>
        <register offset="0x0024" size="4" name="PMR1S" rw="W" caption="Peripheral Mux Register 1 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 1"/>
        </register>
        <register offset="0x0028" size="4" name="PMR1C" rw="W" caption="Peripheral Mux Register 1 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 1"/>
        </register>
        <register offset="0x002c" size="4" name="PMR1T" rw="W" caption="Peripheral Mux Register 1 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 1"/>
        </register>
        <register offset="0x0030" size="4" name="PMR2" rw="RW" caption="Peripheral Mux Register 2">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 2"/>
        </register>
        <register offset="0x0034" size="4" name="PMR2S" rw="W" caption="Peripheral Mux Register 2 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 2"/>
        </register>
        <register offset="0x0038" size="4" name="PMR2C" rw="W" caption="Peripheral Mux Register 2 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 2"/>
        </register>
        <register offset="0x003c" size="4" name="PMR2T" rw="W" caption="Peripheral Mux Register 2 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 2"/>
        </register>
        <register offset="0x0040" size="4" name="ODER" rw="RW" caption="Output Driver Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Output Driver Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driver Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driver Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driver Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driver Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driver Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driver Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driver Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driver Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driver Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driver Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driver Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driver Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driver Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driver Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driver Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driver Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driver Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driver Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driver Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driver Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driver Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driver Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driver Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driver Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driver Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driver Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driver Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driver Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driver Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driver Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driver Enable"/>
        </register>
        <register offset="0x0044" size="4" name="ODERS" rw="W" caption="Output Driver Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Driver Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driver Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driver Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driver Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driver Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driver Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driver Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driver Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driver Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driver Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driver Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driver Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driver Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driver Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driver Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driver Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driver Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driver Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driver Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driver Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driver Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driver Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driver Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driver Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driver Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driver Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driver Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driver Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driver Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driver Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driver Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driver Enable"/>
        </register>
        <register offset="0x0048" size="4" name="ODERC" rw="W" caption="Output Driver Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Driver Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driver Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driver Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driver Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driver Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driver Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driver Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driver Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driver Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driver Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driver Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driver Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driver Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driver Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driver Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driver Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driver Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driver Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driver Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driver Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driver Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driver Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driver Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driver Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driver Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driver Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driver Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driver Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driver Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driver Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driver Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driver Enable"/>
        </register>
        <register offset="0x004c" size="4" name="ODERT" rw="W" caption="Output Driver Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Driver Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driver Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driver Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driver Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driver Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driver Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driver Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driver Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driver Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driver Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driver Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driver Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driver Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driver Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driver Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driver Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driver Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driver Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driver Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driver Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driver Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driver Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driver Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driver Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driver Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driver Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driver Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driver Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driver Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driver Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driver Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driver Enable"/>
        </register>
        <register offset="0x0050" size="4" name="OVR" rw="RW" caption="Output Value Register">
          <bitfield mask="0x00000001" name="P0" caption="Output Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Value"/>
        </register>
        <register offset="0x0054" size="4" name="OVRS" rw="W" caption="Output Value Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Value"/>
        </register>
        <register offset="0x0058" size="4" name="OVRC" rw="W" caption="Output Value Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Value"/>
        </register>
        <register offset="0x005c" size="4" name="OVRT" rw="W" caption="Output Value Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Value"/>
        </register>
        <register offset="0x0060" size="4" name="PVR" rw="R" caption="Pin Value Register">
          <bitfield mask="0x00000001" name="P0" caption="Pin Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Pin Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Pin Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Pin Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Pin Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Pin Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Pin Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Pin Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Pin Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Pin Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Pin Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Pin Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Pin Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Pin Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Pin Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Pin Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Pin Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Pin Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Pin Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Pin Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Pin Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Pin Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Pin Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Pin Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Pin Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Pin Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Pin Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Pin Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Pin Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Pin Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Pin Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Pin Value"/>
        </register>
        <register offset="0x0070" size="4" name="PUER" rw="RW" caption="Pull-up Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Pull-up Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-up Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-up Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-up Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-up Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-up Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-up Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-up Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-up Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-up Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-up Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-up Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-up Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-up Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-up Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-up Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-up Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-up Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-up Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-up Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-up Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-up Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-up Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-up Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-up Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-up Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-up Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-up Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-up Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-up Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-up Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-up Enable"/>
        </register>
        <register offset="0x0074" size="4" name="PUERS" rw="W" caption="Pull-up Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Pull-up Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-up Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-up Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-up Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-up Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-up Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-up Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-up Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-up Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-up Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-up Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-up Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-up Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-up Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-up Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-up Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-up Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-up Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-up Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-up Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-up Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-up Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-up Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-up Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-up Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-up Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-up Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-up Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-up Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-up Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-up Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-up Enable"/>
        </register>
        <register offset="0x0078" size="4" name="PUERC" rw="W" caption="Pull-up Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Pull-up Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-up Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-up Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-up Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-up Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-up Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-up Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-up Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-up Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-up Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-up Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-up Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-up Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-up Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-up Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-up Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-up Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-up Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-up Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-up Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-up Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-up Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-up Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-up Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-up Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-up Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-up Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-up Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-up Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-up Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-up Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-up Enable"/>
        </register>
        <register offset="0x007c" size="4" name="PUERT" rw="W" caption="Pull-up Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Pull-up Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-up Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-up Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-up Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-up Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-up Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-up Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-up Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-up Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-up Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-up Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-up Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-up Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-up Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-up Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-up Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-up Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-up Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-up Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-up Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-up Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-up Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-up Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-up Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-up Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-up Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-up Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-up Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-up Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-up Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-up Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-up Enable"/>
        </register>
        <register offset="0x0080" size="4" name="PDER" rw="RW" caption="Pull-down Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Pull-down Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-down Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-down Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-down Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-down Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-down Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-down Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-down Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-down Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-down Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-down Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-down Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-down Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-down Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-down Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-down Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-down Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-down Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-down Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-down Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-down Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-down Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-down Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-down Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-down Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-down Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-down Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-down Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-down Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-down Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-down Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-down Enable"/>
        </register>
        <register offset="0x0084" size="4" name="PDERS" rw="W" caption="Pull-down Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Pull-down Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-down Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-down Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-down Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-down Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-down Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-down Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-down Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-down Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-down Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-down Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-down Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-down Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-down Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-down Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-down Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-down Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-down Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-down Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-down Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-down Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-down Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-down Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-down Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-down Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-down Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-down Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-down Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-down Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-down Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-down Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-down Enable"/>
        </register>
        <register offset="0x0088" size="4" name="PDERC" rw="W" caption="Pull-down Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Pull-down Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-down Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-down Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-down Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-down Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-down Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-down Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-down Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-down Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-down Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-down Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-down Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-down Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-down Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-down Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-down Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-down Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-down Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-down Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-down Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-down Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-down Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-down Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-down Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-down Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-down Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-down Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-down Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-down Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-down Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-down Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-down Enable"/>
        </register>
        <register offset="0x008c" size="4" name="PDERT" rw="W" caption="Pull-down Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Pull-down Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-down Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-down Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-down Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-down Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-down Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-down Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-down Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-down Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-down Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-down Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-down Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-down Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-down Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-down Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-down Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-down Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-down Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-down Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-down Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-down Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-down Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-down Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-down Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-down Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-down Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-down Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-down Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-down Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-down Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-down Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-down Enable"/>
        </register>
        <register offset="0x0090" size="4" name="IER" rw="RW" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Enable"/>
        </register>
        <register offset="0x0094" size="4" name="IERS" rw="W" caption="Interrupt Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Enable"/>
        </register>
        <register offset="0x0098" size="4" name="IERC" rw="W" caption="Interrupt Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Enable"/>
        </register>
        <register offset="0x009c" size="4" name="IERT" rw="W" caption="Interrupt Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Enable"/>
        </register>
        <register offset="0x00a0" size="4" name="IMR0" rw="RW" caption="Interrupt Mode Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 0"/>
        </register>
        <register offset="0x00a4" size="4" name="IMR0S" rw="W" caption="Interrupt Mode Register 0 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 0"/>
        </register>
        <register offset="0x00a8" size="4" name="IMR0C" rw="W" caption="Interrupt Mode Register 0 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 0"/>
        </register>
        <register offset="0x00ac" size="4" name="IMR0T" rw="W" caption="Interrupt Mode Register 0 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 0"/>
        </register>
        <register offset="0x00b0" size="4" name="IMR1" rw="RW" caption="Interrupt Mode Register 1">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 1"/>
        </register>
        <register offset="0x00b4" size="4" name="IMR1S" rw="W" caption="Interrupt Mode Register 1 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 1"/>
        </register>
        <register offset="0x00b8" size="4" name="IMR1C" rw="W" caption="Interrupt Mode Register 1 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 1"/>
        </register>
        <register offset="0x00bc" size="4" name="IMR1T" rw="W" caption="Interrupt Mode Register 1 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 1"/>
        </register>
        <register offset="0x00c0" size="4" name="GFER" rw="RW" caption="Glitch Filter Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Glitch Filter Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Glitch Filter Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Glitch Filter Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Glitch Filter Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Glitch Filter Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Glitch Filter Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Glitch Filter Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Glitch Filter Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Glitch Filter Enable"/>
        </register>
        <register offset="0x00c4" size="4" name="GFERS" rw="W" caption="Glitch Filter Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Glitch Filter Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Glitch Filter Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Glitch Filter Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Glitch Filter Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Glitch Filter Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Glitch Filter Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Glitch Filter Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Glitch Filter Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Glitch Filter Enable"/>
        </register>
        <register offset="0x00c8" size="4" name="GFERC" rw="W" caption="Glitch Filter Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Glitch Filter Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Glitch Filter Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Glitch Filter Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Glitch Filter Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Glitch Filter Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Glitch Filter Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Glitch Filter Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Glitch Filter Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Glitch Filter Enable"/>
        </register>
        <register offset="0x00cc" size="4" name="GFERT" rw="W" caption="Glitch Filter Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Glitch Filter Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Glitch Filter Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Glitch Filter Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Glitch Filter Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Glitch Filter Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Glitch Filter Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Glitch Filter Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Glitch Filter Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Glitch Filter Enable"/>
        </register>
        <register offset="0x00d0" size="4" name="IFR" rw="R" caption="Interrupt Flag Register">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Flag"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Flag"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Flag"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Flag"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Flag"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Flag"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Flag"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Flag"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Flag"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Flag"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Flag"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Flag"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Flag"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Flag"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Flag"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Flag"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Flag"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Flag"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Flag"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Flag"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Flag"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Flag"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Flag"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Flag"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Flag"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Flag"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Flag"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Flag"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Flag"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Flag"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Flag"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Flag"/>
        </register>
        <register offset="0x00d8" size="4" name="IFRC" rw="W" caption="Interrupt Flag Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Flag"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Flag"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Flag"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Flag"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Flag"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Flag"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Flag"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Flag"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Flag"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Flag"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Flag"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Flag"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Flag"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Flag"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Flag"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Flag"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Flag"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Flag"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Flag"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Flag"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Flag"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Flag"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Flag"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Flag"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Flag"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Flag"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Flag"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Flag"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Flag"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Flag"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Flag"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Flag"/>
        </register>
        <register offset="0x00e0" size="4" name="ODMER" rw="RW" caption="Open Drain Mode Register">
          <bitfield mask="0x00000001" name="P0" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Open Drain Mode Enable"/>
        </register>
        <register offset="0x00e4" size="4" name="ODMERS" rw="W" caption="Open Drain Mode Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Open Drain Mode Enable"/>
        </register>
        <register offset="0x00e8" size="4" name="ODMERC" rw="W" caption="Open Drain Mode Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Open Drain Mode Enable"/>
        </register>
        <register offset="0x00ec" size="4" name="ODMERT" rw="W" caption="Open Drain Mode Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Open Drain Mode Enable"/>
        </register>
        <register offset="0x0100" size="4" name="ODCR0" rw="RW" caption="Output Driving Capability Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 0"/>
        </register>
        <register offset="0x0104" size="4" name="ODCR0S" rw="RW" caption="Output Driving Capability Register 0 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 0"/>
        </register>
        <register offset="0x0108" size="4" name="ODCR0C" rw="RW" caption="Output Driving Capability Register 0 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 0"/>
        </register>
        <register offset="0x010c" size="4" name="ODCR0T" rw="RW" caption="Output Driving Capability Register 0 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 0"/>
        </register>
        <register offset="0x0110" size="4" name="ODCR1" rw="RW" caption="Output Driving Capability Register 1">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 1"/>
        </register>
        <register offset="0x0114" size="4" name="ODCR1S" rw="RW" caption="Output Driving Capability Register 1 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 1"/>
        </register>
        <register offset="0x0118" size="4" name="ODCR1C" rw="RW" caption="Output Driving Capability Register 1 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 1"/>
        </register>
        <register offset="0x011c" size="4" name="ODCR1T" rw="RW" caption="Output Driving Capability Register 1 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 1"/>
        </register>
        <register offset="0x0130" size="4" name="OSRR0" rw="RW" caption="Output Slew Rate Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Slew Rate Control Enable"/>
        </register>
        <register offset="0x0134" size="4" name="OSRR0S" rw="RW" caption="Output Slew Rate Register 0 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Slew Rate Control Enable"/>
        </register>
        <register offset="0x0138" size="4" name="OSRR0C" rw="RW" caption="Output Slew Rate Register 0 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Slew Rate Control Enable"/>
        </register>
        <register offset="0x013c" size="4" name="OSRR0T" rw="RW" caption="Output Slew Rate Register 0 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Slew Rate Control Enable"/>
        </register>
        <register offset="0x0160" size="4" name="STER" rw="RW" caption="Schmitt Trigger Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Schmitt Trigger Enable"/>
        </register>
        <register offset="0x0164" size="4" name="STERS" rw="RW" caption="Schmitt Trigger Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Schmitt Trigger Enable"/>
        </register>
        <register offset="0x0168" size="4" name="STERC" rw="RW" caption="Schmitt Trigger Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Schmitt Trigger Enable"/>
        </register>
        <register offset="0x016c" size="4" name="STERT" rw="RW" caption="Schmitt Trigger Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Schmitt Trigger Enable"/>
        </register>
        <register offset="0x0180" size="4" name="EVER" rw="RW" caption="Event Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Event Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Event Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Event Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Event Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Event Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Event Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Event Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Event Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Event Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Event Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Event Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Event Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Event Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Event Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Event Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Event Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Event Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Event Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Event Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Event Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Event Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Event Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Event Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Event Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Event Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Event Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Event Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Event Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Event Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Event Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Event Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Event Enable"/>
        </register>
        <register offset="0x0184" size="4" name="EVERS" rw="W" caption="Event Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Event Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Event Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Event Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Event Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Event Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Event Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Event Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Event Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Event Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Event Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Event Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Event Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Event Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Event Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Event Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Event Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Event Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Event Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Event Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Event Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Event Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Event Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Event Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Event Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Event Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Event Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Event Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Event Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Event Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Event Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Event Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Event Enable"/>
        </register>
        <register offset="0x0188" size="4" name="EVERC" rw="W" caption="Event Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Event Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Event Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Event Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Event Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Event Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Event Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Event Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Event Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Event Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Event Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Event Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Event Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Event Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Event Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Event Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Event Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Event Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Event Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Event Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Event Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Event Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Event Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Event Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Event Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Event Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Event Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Event Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Event Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Event Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Event Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Event Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Event Enable"/>
        </register>
        <register offset="0x018c" size="4" name="EVERT" rw="W" caption="Event Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Event Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Event Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Event Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Event Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Event Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Event Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Event Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Event Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Event Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Event Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Event Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Event Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Event Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Event Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Event Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Event Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Event Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Event Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Event Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Event Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Event Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Event Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Event Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Event Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Event Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Event Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Event Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Event Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Event Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Event Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Event Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Event Enable"/>
        </register>
        <register offset="0x01a0" size="4" name="LOCK" rw="RW" caption="Lock Register">
          <bitfield mask="0x00000001" name="P0" caption="Lock State"/>
          <bitfield mask="0x00000002" name="P1" caption="Lock State"/>
          <bitfield mask="0x00000004" name="P2" caption="Lock State"/>
          <bitfield mask="0x00000008" name="P3" caption="Lock State"/>
          <bitfield mask="0x00000010" name="P4" caption="Lock State"/>
          <bitfield mask="0x00000020" name="P5" caption="Lock State"/>
          <bitfield mask="0x00000040" name="P6" caption="Lock State"/>
          <bitfield mask="0x00000080" name="P7" caption="Lock State"/>
          <bitfield mask="0x00000100" name="P8" caption="Lock State"/>
          <bitfield mask="0x00000200" name="P9" caption="Lock State"/>
          <bitfield mask="0x00000400" name="P10" caption="Lock State"/>
          <bitfield mask="0x00000800" name="P11" caption="Lock State"/>
          <bitfield mask="0x00001000" name="P12" caption="Lock State"/>
          <bitfield mask="0x00002000" name="P13" caption="Lock State"/>
          <bitfield mask="0x00004000" name="P14" caption="Lock State"/>
          <bitfield mask="0x00008000" name="P15" caption="Lock State"/>
          <bitfield mask="0x00010000" name="P16" caption="Lock State"/>
          <bitfield mask="0x00020000" name="P17" caption="Lock State"/>
          <bitfield mask="0x00040000" name="P18" caption="Lock State"/>
          <bitfield mask="0x00080000" name="P19" caption="Lock State"/>
          <bitfield mask="0x00100000" name="P20" caption="Lock State"/>
          <bitfield mask="0x00200000" name="P21" caption="Lock State"/>
          <bitfield mask="0x00400000" name="P22" caption="Lock State"/>
          <bitfield mask="0x00800000" name="P23" caption="Lock State"/>
          <bitfield mask="0x01000000" name="P24" caption="Lock State"/>
          <bitfield mask="0x02000000" name="P25" caption="Lock State"/>
          <bitfield mask="0x04000000" name="P26" caption="Lock State"/>
          <bitfield mask="0x08000000" name="P27" caption="Lock State"/>
          <bitfield mask="0x10000000" name="P28" caption="Lock State"/>
          <bitfield mask="0x20000000" name="P29" caption="Lock State"/>
          <bitfield mask="0x40000000" name="P30" caption="Lock State"/>
          <bitfield mask="0x80000000" name="P31" caption="Lock State"/>
        </register>
        <register offset="0x01a4" size="4" name="LOCKS" rw="W" caption="Lock Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Lock State"/>
          <bitfield mask="0x00000002" name="P1" caption="Lock State"/>
          <bitfield mask="0x00000004" name="P2" caption="Lock State"/>
          <bitfield mask="0x00000008" name="P3" caption="Lock State"/>
          <bitfield mask="0x00000010" name="P4" caption="Lock State"/>
          <bitfield mask="0x00000020" name="P5" caption="Lock State"/>
          <bitfield mask="0x00000040" name="P6" caption="Lock State"/>
          <bitfield mask="0x00000080" name="P7" caption="Lock State"/>
          <bitfield mask="0x00000100" name="P8" caption="Lock State"/>
          <bitfield mask="0x00000200" name="P9" caption="Lock State"/>
          <bitfield mask="0x00000400" name="P10" caption="Lock State"/>
          <bitfield mask="0x00000800" name="P11" caption="Lock State"/>
          <bitfield mask="0x00001000" name="P12" caption="Lock State"/>
          <bitfield mask="0x00002000" name="P13" caption="Lock State"/>
          <bitfield mask="0x00004000" name="P14" caption="Lock State"/>
          <bitfield mask="0x00008000" name="P15" caption="Lock State"/>
          <bitfield mask="0x00010000" name="P16" caption="Lock State"/>
          <bitfield mask="0x00020000" name="P17" caption="Lock State"/>
          <bitfield mask="0x00040000" name="P18" caption="Lock State"/>
          <bitfield mask="0x00080000" name="P19" caption="Lock State"/>
          <bitfield mask="0x00100000" name="P20" caption="Lock State"/>
          <bitfield mask="0x00200000" name="P21" caption="Lock State"/>
          <bitfield mask="0x00400000" name="P22" caption="Lock State"/>
          <bitfield mask="0x00800000" name="P23" caption="Lock State"/>
          <bitfield mask="0x01000000" name="P24" caption="Lock State"/>
          <bitfield mask="0x02000000" name="P25" caption="Lock State"/>
          <bitfield mask="0x04000000" name="P26" caption="Lock State"/>
          <bitfield mask="0x08000000" name="P27" caption="Lock State"/>
          <bitfield mask="0x10000000" name="P28" caption="Lock State"/>
          <bitfield mask="0x20000000" name="P29" caption="Lock State"/>
          <bitfield mask="0x40000000" name="P30" caption="Lock State"/>
          <bitfield mask="0x80000000" name="P31" caption="Lock State"/>
        </register>
        <register offset="0x01a8" size="4" name="LOCKC" rw="W" caption="Lock Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Lock State"/>
          <bitfield mask="0x00000002" name="P1" caption="Lock State"/>
          <bitfield mask="0x00000004" name="P2" caption="Lock State"/>
          <bitfield mask="0x00000008" name="P3" caption="Lock State"/>
          <bitfield mask="0x00000010" name="P4" caption="Lock State"/>
          <bitfield mask="0x00000020" name="P5" caption="Lock State"/>
          <bitfield mask="0x00000040" name="P6" caption="Lock State"/>
          <bitfield mask="0x00000080" name="P7" caption="Lock State"/>
          <bitfield mask="0x00000100" name="P8" caption="Lock State"/>
          <bitfield mask="0x00000200" name="P9" caption="Lock State"/>
          <bitfield mask="0x00000400" name="P10" caption="Lock State"/>
          <bitfield mask="0x00000800" name="P11" caption="Lock State"/>
          <bitfield mask="0x00001000" name="P12" caption="Lock State"/>
          <bitfield mask="0x00002000" name="P13" caption="Lock State"/>
          <bitfield mask="0x00004000" name="P14" caption="Lock State"/>
          <bitfield mask="0x00008000" name="P15" caption="Lock State"/>
          <bitfield mask="0x00010000" name="P16" caption="Lock State"/>
          <bitfield mask="0x00020000" name="P17" caption="Lock State"/>
          <bitfield mask="0x00040000" name="P18" caption="Lock State"/>
          <bitfield mask="0x00080000" name="P19" caption="Lock State"/>
          <bitfield mask="0x00100000" name="P20" caption="Lock State"/>
          <bitfield mask="0x00200000" name="P21" caption="Lock State"/>
          <bitfield mask="0x00400000" name="P22" caption="Lock State"/>
          <bitfield mask="0x00800000" name="P23" caption="Lock State"/>
          <bitfield mask="0x01000000" name="P24" caption="Lock State"/>
          <bitfield mask="0x02000000" name="P25" caption="Lock State"/>
          <bitfield mask="0x04000000" name="P26" caption="Lock State"/>
          <bitfield mask="0x08000000" name="P27" caption="Lock State"/>
          <bitfield mask="0x10000000" name="P28" caption="Lock State"/>
          <bitfield mask="0x20000000" name="P29" caption="Lock State"/>
          <bitfield mask="0x40000000" name="P30" caption="Lock State"/>
          <bitfield mask="0x80000000" name="P31" caption="Lock State"/>
        </register>
        <register offset="0x01ac" size="4" name="LOCKT" rw="W" caption="Lock Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Lock State"/>
          <bitfield mask="0x00000002" name="P1" caption="Lock State"/>
          <bitfield mask="0x00000004" name="P2" caption="Lock State"/>
          <bitfield mask="0x00000008" name="P3" caption="Lock State"/>
          <bitfield mask="0x00000010" name="P4" caption="Lock State"/>
          <bitfield mask="0x00000020" name="P5" caption="Lock State"/>
          <bitfield mask="0x00000040" name="P6" caption="Lock State"/>
          <bitfield mask="0x00000080" name="P7" caption="Lock State"/>
          <bitfield mask="0x00000100" name="P8" caption="Lock State"/>
          <bitfield mask="0x00000200" name="P9" caption="Lock State"/>
          <bitfield mask="0x00000400" name="P10" caption="Lock State"/>
          <bitfield mask="0x00000800" name="P11" caption="Lock State"/>
          <bitfield mask="0x00001000" name="P12" caption="Lock State"/>
          <bitfield mask="0x00002000" name="P13" caption="Lock State"/>
          <bitfield mask="0x00004000" name="P14" caption="Lock State"/>
          <bitfield mask="0x00008000" name="P15" caption="Lock State"/>
          <bitfield mask="0x00010000" name="P16" caption="Lock State"/>
          <bitfield mask="0x00020000" name="P17" caption="Lock State"/>
          <bitfield mask="0x00040000" name="P18" caption="Lock State"/>
          <bitfield mask="0x00080000" name="P19" caption="Lock State"/>
          <bitfield mask="0x00100000" name="P20" caption="Lock State"/>
          <bitfield mask="0x00200000" name="P21" caption="Lock State"/>
          <bitfield mask="0x00400000" name="P22" caption="Lock State"/>
          <bitfield mask="0x00800000" name="P23" caption="Lock State"/>
          <bitfield mask="0x01000000" name="P24" caption="Lock State"/>
          <bitfield mask="0x02000000" name="P25" caption="Lock State"/>
          <bitfield mask="0x04000000" name="P26" caption="Lock State"/>
          <bitfield mask="0x08000000" name="P27" caption="Lock State"/>
          <bitfield mask="0x10000000" name="P28" caption="Lock State"/>
          <bitfield mask="0x20000000" name="P29" caption="Lock State"/>
          <bitfield mask="0x40000000" name="P30" caption="Lock State"/>
          <bitfield mask="0x80000000" name="P31" caption="Lock State"/>
        </register>
        <register offset="0x01e0" size="4" name="UNLOCK" rw="W" caption="Unlock Register">
          <bitfield mask="0x000003ff" name="OFFSET" caption="Offset Register"/>
          <bitfield mask="0xff000000" name="KEY" caption="Unlocking Key"/>
        </register>
        <register offset="0x01e4" size="4" name="ASR" rw="RW" caption="Access Status Register">
          <bitfield mask="0x00000001" name="AR" caption="Access Error"/>
        </register>
        <register offset="0x01f8" size="4" name="PARAMETER" rw="R" caption="Parameter Register">
          <bitfield mask="0xffffffff" name="PARAMETER" caption="Parameter"/>
        </register>
        <register offset="0x01fc" size="4" name="VERSION" initval="0x212" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant Number"/>
        </register>
      </register-group>
      <register-group name="GPIO" caption="General-Purpose Input/Output Controller">
        <register-group offset="0x000" count="0x40" count-param="PORT_LENGTH" name-in-module="port" name="port"/>
      </register-group>
    </module><module id="I7638" version="1.3.0" name="HMATRIXB" caption="HSB Matrix">
      <register-group name="prs" size="0x8">
        <register offset="0x0000" size="4" name="PRAS" initval="0x0" rw="RW" caption="Priority Register A for Slave 0">
          <bitfield mask="0x0000000f" name="M0PR" caption="Master 0 Priority"/>
          <bitfield mask="0x000000f0" name="M1PR" caption="Master 1 Priority"/>
          <bitfield mask="0x00000f00" name="M2PR" caption="Master 2 Priority"/>
          <bitfield mask="0x0000f000" name="M3PR" caption="Master 3 Priority"/>
          <bitfield mask="0x000f0000" name="M4PR" caption="Master 4 Priority"/>
          <bitfield mask="0x00f00000" name="M5PR" caption="Master 5 Priority"/>
          <bitfield mask="0x0f000000" name="M6PR" caption="Master 6 Priority"/>
          <bitfield mask="0xf0000000" name="M7PR" caption="Master 7 Priority"/>
        </register>
        <register offset="0x0004" size="4" name="PRBS" initval="0x0" rw="RW" caption="Priority Register B for Slave 0">
          <bitfield mask="0x0000000f" name="M8PR" caption="Master 8 Priority"/>
          <bitfield mask="0x000000f0" name="M9PR" caption="Master 9 Priority"/>
          <bitfield mask="0x00000f00" name="M10PR" caption="Master 10 Priority"/>
          <bitfield mask="0x0000f000" name="M11PR" caption="Master 11 Priority"/>
          <bitfield mask="0x000f0000" name="M12PR" caption="Master 12 Priority"/>
          <bitfield mask="0x00f00000" name="M13PR" caption="Master 13 Priority"/>
          <bitfield mask="0x0f000000" name="M14PR" caption="Master 14 Priority"/>
          <bitfield mask="0xf0000000" name="M15PR" caption="Master 15 Priority"/>
        </register>
      </register-group>
      <register-group name="HMATRIXB" caption="HSB Matrix">
        <register offset="0x0100" size="4" name="MRCR" initval="0x0" rw="RW" caption="Master Remap Control Register">
          <bitfield mask="0x00000001" name="RCB0" caption="Remap Command bit for Master 0"/>
          <bitfield mask="0x00000002" name="RCB1" caption="Remap Command bit for Master 1"/>
          <bitfield mask="0x00000004" name="RCB2" caption="Remap Command bit for Master 2"/>
          <bitfield mask="0x00000008" name="RCB3" caption="Remap Command bit for Master 3"/>
          <bitfield mask="0x00000010" name="RCB4" caption="Remap Command bit for Master 4"/>
          <bitfield mask="0x00000020" name="RCB5" caption="Remap Command bit for Master 5"/>
          <bitfield mask="0x00000040" name="RCB6" caption="Remap Command bit for Master 6"/>
          <bitfield mask="0x00000080" name="RCB7" caption="Remap Command bit for Master 7"/>
          <bitfield mask="0x00000100" name="RCB8" caption="Remap Command bit for Master 8"/>
          <bitfield mask="0x00000200" name="RCB9" caption="Remap Command bit for Master 9"/>
          <bitfield mask="0x00000400" name="RCB10" caption="Remap Command bit for Master 10"/>
          <bitfield mask="0x00000800" name="RCB11" caption="Remap Command bit for Master 11"/>
          <bitfield mask="0x00001000" name="RCB12" caption="Remap Command bit for Master 12"/>
          <bitfield mask="0x00002000" name="RCB13" caption="Remap Command bit for Master 13"/>
          <bitfield mask="0x00004000" name="RCB14" caption="Remap Command bit for Master 14"/>
          <bitfield mask="0x00008000" name="RCB15" caption="Remap Command bit for Master 15"/>
        </register>
        <register offset="0x000" size="4" count="0x10" name="mcfg" initval="0x2">
          <bitfield mask="0x00000007" name="ULBT" values="ULBT" caption="Undefined Length Burst Type"/>
        </register>
        <register-group offset="0x080" count="0x10" name-in-module="prs" name="prs"/>
        <register offset="0x040" size="4" count="0x10" name="scfg" initval="0x10">
          <bitfield mask="0x000000ff" name="SLOT_CYCLE" caption="Maximum Number of Allowed Cycles for a Burst"/>
          <bitfield mask="0x00030000" name="DEFMSTR_TYPE" values="DEFMSTR_TYPE" caption="Default Master Type"/>
          <bitfield mask="0x003c0000" name="FIXED_DEFMSTR" caption="Fixed Index of Default Master"/>
          <bitfield mask="0x01000000" name="ARBT" values="ARBT" caption="Arbitration Type"/>
        </register>
        <register offset="0x110" size="4" count="0x10" name="sfr" initval="0x0">
          <bitfield mask="0xffffffff" name="SFR" caption="Special Function Register"/>
        </register>
      </register-group>
      <value-group name="ULBT">
        <value name="INFINITE" value="0"/>
        <value name="SINGLE" value="1"/>
        <value name="FOUR_BEAT" value="2"/>
        <value name="EIGHT_BEAT" value="3"/>
        <value name="SIXTEEN_BEAT" value="4"/>
      </value-group>
      <value-group name="ARBT">
        <value name="ROUND_ROBIN" value="0"/>
        <value name="FIXED_PRIORITY" value="1"/>
      </value-group>
      <value-group name="DEFMSTR_TYPE">
        <value name="NO_DEFAULT" value="0"/>
        <value name="LAST_DEFAULT" value="1"/>
        <value name="FIXED_DEFAULT" value="2"/>
      </value-group>
    </module><module id="I7560" version="2.0.0" name="IISC" caption="Inter-IC Sound (I2S) Controller">
      <register-group name="IISC" caption="Inter-IC Sound (I2S) Controller">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="RXEN" values="RXEN" caption="Receive Enable"/>
          <bitfield mask="0x00000002" name="RXDIS" values="RXDIS" caption="Receive Disable"/>
          <bitfield mask="0x00000004" name="CKEN" values="CKEN" caption="Clocks Enable"/>
          <bitfield mask="0x00000008" name="CKDIS" values="CKDIS" caption="Clocks Disable"/>
          <bitfield mask="0x00000010" name="TXEN" values="TXEN" caption="Transmit Enable"/>
          <bitfield mask="0x00000020" name="TXDIS" values="TXDIS" caption="Transmit Disable"/>
          <bitfield mask="0x00000080" name="SWRST" values="SWRST" caption="Software Reset"/>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000001" name="MODE" values="MODE" caption="Master/Slave/Controller Mode"/>
          <bitfield mask="0x0000001c" name="DATALENGTH" values="DATALENGTH" caption="Data Word Length"/>
          <bitfield mask="0x000000c0" name="FORMAT" values="FORMAT" caption="Frame Format"/>
          <bitfield mask="0x00000100" name="RXMONO" values="RXMONO" caption="Receiver Mono"/>
          <bitfield mask="0x00000200" name="RXDMA" values="RXDMA" caption="Single or Multiple DMA Channels for Receiver"/>
          <bitfield mask="0x00000400" name="RXLOOP" values="RXLOOP" caption="Loop-back Test Mode"/>
          <bitfield mask="0x00001000" name="TXMONO" values="TXMONO" caption="Transmitter Mono"/>
          <bitfield mask="0x00002000" name="TXDMA" values="TXDMA" caption="Single or Multiple DMA Channels for Transmitter"/>
          <bitfield mask="0x00004000" name="TXSAME" values="TXSAME" caption="Transmit Data when Underrun"/>
          <bitfield mask="0x00070000" name="NBCHAN" caption="Number of Data Channels - 1"/>
          <bitfield mask="0x00c00000" name="TDMFS" values="TDMFS" caption="TDM Frame Sync Format"/>
          <bitfield mask="0x3f000000" name="IMCKFS" values="IMCKFS" caption="Master Clock to fs Ratio"/>
          <bitfield mask="0x40000000" name="IMCKMODE" values="IMCKMODE" caption="Master Clock Mode"/>
          <bitfield mask="0x80000000" name="IWS24" values="IWS24" caption="IWS TDM Slot Width"/>
        </register>
        <register offset="0x0008" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="RXEN" values="RXEN" caption="Receive Enable"/>
          <bitfield mask="0x00000002" name="RXRDY" values="RXRDY" caption="Receive Ready"/>
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun"/>
          <bitfield mask="0x00000010" name="TXEN" values="TXEN" caption="Transmit Enable"/>
          <bitfield mask="0x00000020" name="TXRDY" values="TXRDY" caption="Transmit Ready"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun"/>
          <bitfield mask="0x0000ff00" name="RXORCH" values="RXORCH" caption="Receive Overrun Channels"/>
          <bitfield mask="0x0ff00000" name="TXURCH" values="TXURCH" caption="Transmit Underrun Channels"/>
        </register>
        <register offset="0x000c" size="4" name="SCR" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun"/>
        </register>
        <register offset="0x0010" size="4" name="SSR" rw="W" caption="Status Set Register">
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun"/>
          <bitfield mask="0x0000ff00" name="RXORCH" caption="Receive Overrun Channels"/>
          <bitfield mask="0x0ff00000" name="TXURCH" caption="Transmit Underrun Channels"/>
        </register>
        <register offset="0x0014" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000002" name="RXRDY" values="RXRDY" caption="Receiver Ready Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun Interrupt Enable"/>
          <bitfield mask="0x00000020" name="TXRDY" values="TXRDY" caption="Transmit Ready Interrupt Enable"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun Interrupt Enable"/>
        </register>
        <register offset="0x0018" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000002" name="RXRDY" values="RXRDY" caption="Receive Ready Interrupt Disable"/>
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun Interrupt Disable"/>
          <bitfield mask="0x00000020" name="TXRDY" values="TXRDY" caption="Transmit Ready Interrupt Disable"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun Interrupt Disable"/>
        </register>
        <register offset="0x001c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000002" name="RXRDY" values="RXRDY" caption="Receive Ready Interrupt Mask"/>
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun Interrupt Mask"/>
          <bitfield mask="0x00000020" name="TXRDY" values="TXRDY" caption="Transmit Ready Interrupt Mask"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun Interrupt Mask"/>
        </register>
        <register offset="0x0020" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding Register">
          <bitfield mask="0xffffffff" name="RDAT" caption="Receive Data"/>
        </register>
        <register offset="0x0024" size="4" name="THR" rw="W" caption="Transmit Holding Register">
          <bitfield mask="0xffffffff" name="TDAT" caption="Transmit Data"/>
        </register>
        <register offset="0x0028" size="4" name="VERSION" initval="0x200" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Reserved. Value subject to change. No functionality associated. This is the Atmel internal version of the macrocell."/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Reserved. Value subject to change. No functionality associated."/>
        </register>
        <register offset="0x002c" size="4" name="PARAMETER" initval="0x70087" rw="R" caption="Parameter Register">
          <bitfield mask="0x00000007" name="NBDMACHAN" caption="Maximum number of DMA channels - 1"/>
          <bitfield mask="0x00000080" name="FORMAT" values="FORMAT" caption="Data protocol format"/>
          <bitfield mask="0x00070000" name="NBCHAN" caption="Maximum number of channels - 1"/>
        </register>
      </register-group>
      <value-group name="CKDIS">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="CKEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXDIS">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="SWRST">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXDIS">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXRDY">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXRDY">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXRDY">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXRDY">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="DISABLED" value="0"/>
        <value name="ENABLED" value="1"/>
      </value-group>
      <value-group name="RXRDY">
        <value name="DISABLED" value="0"/>
        <value name="ENABLED" value="1"/>
      </value-group>
      <value-group name="TXRDY">
        <value name="DISABLED" value="0"/>
        <value name="ENABLED" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="DISABLED" value="0"/>
        <value name="ENABLED" value="1"/>
      </value-group>
      <value-group name="DATALENGTH">
        <value name="32" value="0"/>
        <value name="24" value="1"/>
        <value name="20" value="2"/>
        <value name="18" value="3"/>
        <value name="16" value="4"/>
        <value name="16C" value="5"/>
        <value name="8" value="6"/>
        <value name="8C" value="7"/>
      </value-group>
      <value-group name="FORMAT">
        <value name="I2S" value="0"/>
        <value name="LJ" value="1"/>
        <value name="TDM" value="2"/>
        <value name="TDM_LJ" value="3"/>
      </value-group>
      <value-group name="IMCKFS">
        <value name="16" value="0"/>
        <value name="32" value="1"/>
        <value name="64" value="3"/>
        <value name="128" value="7"/>
        <value name="256" value="15"/>
        <value name="384" value="23"/>
        <value name="512" value="31"/>
        <value name="768" value="47"/>
        <value name="1024" value="63"/>
      </value-group>
      <value-group name="IMCKMODE">
        <value name="NO_IMCK" value="0"/>
        <value name="IMCK" value="1"/>
      </value-group>
      <value-group name="IWS24">
        <value name="32" value="0"/>
        <value name="24" value="1"/>
      </value-group>
      <value-group name="MODE">
        <value name="SLAVE" value="0"/>
        <value name="MASTER" value="1"/>
      </value-group>
      <value-group name="RXDMA">
        <value name="SINGLE" value="0"/>
        <value name="MULTIPLE" value="1"/>
      </value-group>
      <value-group name="RXLOOP">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXMONO">
        <value name="STEREO" value="0"/>
        <value name="MONO" value="1"/>
      </value-group>
      <value-group name="TDMFS">
        <value name="SLOT" value="0"/>
        <value name="HALF" value="1"/>
        <value name="BIT" value="2"/>
      </value-group>
      <value-group name="TXDMA">
        <value name="SINGLE" value="0"/>
        <value name="MULTIPLE" value="1"/>
      </value-group>
      <value-group name="TXMONO">
        <value name="STEREO" value="0"/>
        <value name="MONO" value="1"/>
      </value-group>
      <value-group name="TXSAME">
        <value name="ZERO" value="0"/>
        <value name="SAME" value="1"/>
      </value-group>
      <value-group name="FORMAT">
        <value name="I2S" value="0"/>
      </value-group>
      <value-group name="RXOR">
        <value name="NO" value="0"/>
        <value name="CLEAR" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="NO" value="0"/>
        <value name="CLEAR" value="1"/>
      </value-group>
      <value-group name="RXEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="RXORCH">
        <value name="LEFT" value="0"/>
        <value name="RIGHT" value="1"/>
      </value-group>
      <value-group name="RXRDY">
        <value name="EMPTY" value="0"/>
        <value name="FULL" value="1"/>
      </value-group>
      <value-group name="TXEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXRDY">
        <value name="FULL" value="0"/>
        <value name="EMPTY" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="TXURCH">
        <value name="LEFT" value="0"/>
        <value name="RIGHT" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="NO" value="0"/>
        <value name="SET" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="NO" value="0"/>
        <value name="SET" value="1"/>
      </value-group>
    </module><module id="I7130" version="2.2.2" name="JTAG" caption="JTAG module"/><module id="I7617" version="1.1.2.2" name="MACB" caption="Ethernet MAC">
      <register-group name="MACB" caption="Ethernet MAC">
        <register offset="0x0000" size="4" name="NCR" initval="0x0" rw="RW" caption="Network Control Register">
          <bitfield mask="0x00000001" name="LB" caption="Loopback"/>
          <bitfield mask="0x00000002" name="LLB" caption="Loopback local"/>
          <bitfield mask="0x00000004" name="RE" caption="Receive enable"/>
          <bitfield mask="0x00000008" name="TE" caption="Transmit enable"/>
          <bitfield mask="0x00000010" name="MPE" caption="Management port enable"/>
          <bitfield mask="0x00000020" name="CLRSTAT" caption="Clear statistics registers"/>
          <bitfield mask="0x00000040" name="INCSTAT" caption="Increment statistics registers"/>
          <bitfield mask="0x00000080" name="WESTAT" caption="Write enable for statistics registers"/>
          <bitfield mask="0x00000100" name="BP" caption="Back pressure"/>
          <bitfield mask="0x00000200" name="TSTART" caption="Start transmission"/>
          <bitfield mask="0x00000400" name="THALT" caption="Transmit halt"/>
          <bitfield mask="0x00000800" name="TPF" caption="Transmit pause frame"/>
          <bitfield mask="0x00001000" name="TZQ" caption="Transmit zero quantum pause frame"/>
        </register>
        <register offset="0x0004" size="4" name="NCFGR" initval="0x800" rw="RW" caption="Network Configuration Register">
          <bitfield mask="0x00000001" name="SPD" caption="Speed"/>
          <bitfield mask="0x00000002" name="FD" caption="Full duplex"/>
          <bitfield mask="0x00000004" name="BR" caption="Bitrate"/>
          <bitfield mask="0x00000008" name="JFRAME" caption="Jumbo frames"/>
          <bitfield mask="0x00000010" name="CAF" caption="Copy all frames"/>
          <bitfield mask="0x00000020" name="NBC" caption="No broadcast"/>
          <bitfield mask="0x00000040" name="MTI" caption="Multicast hash enable"/>
          <bitfield mask="0x00000080" name="UNI" caption="Unicast hash enable"/>
          <bitfield mask="0x00000100" name="FS" caption="Frame Size"/>
          <bitfield mask="0x00000200" name="EAE" caption="External address match enable"/>
          <bitfield mask="0x00000c00" name="CLK" values="CLK" caption="MDC Clock divider"/>
          <bitfield mask="0x00001000" name="RTY" caption="Retry test"/>
          <bitfield mask="0x00002000" name="PAE" caption="Pause enable"/>
          <bitfield mask="0x0000c000" name="RBOF" caption="Receive buffer offset"/>
          <bitfield mask="0x00010000" name="RLCE" caption="Receive length field checking enable"/>
          <bitfield mask="0x00020000" name="DRFCS" caption="Discard receive FCS"/>
          <bitfield mask="0x00040000" name="EFRHD" caption="Enable frames to be received in half-duplex mode while transmitting."/>
          <bitfield mask="0x00080000" name="IRXFCS" caption="Ignore RX FCS"/>
        </register>
        <register offset="0x0008" size="4" name="NSR" initval="0x100" rw="R" caption="Network Status Register">
          <bitfield mask="0x00000002" name="MDIO" caption="MDIO"/>
          <bitfield mask="0x00000004" name="IDLE" caption="PHY management logic idle"/>
        </register>
        <register offset="0x0014" size="4" name="TSR" initval="0x0" rw="RW" caption="Transmit Status Register">
          <bitfield mask="0x00000001" name="UBR" caption="Used bit read"/>
          <bitfield mask="0x00000002" name="COL" caption="Collision occurred"/>
          <bitfield mask="0x00000004" name="RLE" caption="Retry limit exceeded"/>
          <bitfield mask="0x00000008" name="TGO" caption="Transmit go"/>
          <bitfield mask="0x00000010" name="BEX" caption="Buffers exhausted mid frame"/>
          <bitfield mask="0x00000020" name="COMP" caption="Transmit complete"/>
          <bitfield mask="0x00000040" name="UND" caption="Transmit underrun"/>
        </register>
        <register offset="0x0018" size="4" name="RBQP" initval="0x0" rw="RW" caption="Receive Buffer Queue Pointer"/>
        <register offset="0x001c" size="4" name="TBQP" initval="0x0" rw="RW" caption="Transmit Buffer Queue Pointer"/>
        <register offset="0x0020" size="4" name="RSR" initval="0x0" rw="RW" caption="Receive Status Register">
          <bitfield mask="0x00000001" name="BNA" caption="Buffer not available"/>
          <bitfield mask="0x00000002" name="REC" caption="Frame received"/>
          <bitfield mask="0x00000004" name="OVR" caption="Receive overrun"/>
        </register>
        <register offset="0x0024" size="4" name="ISR" initval="0x0" rw="RW" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="MFD" caption="Management frame done"/>
          <bitfield mask="0x00000002" name="RCOMP" caption="Receive complete"/>
          <bitfield mask="0x00000004" name="RXUBR" caption="RX used bit read"/>
          <bitfield mask="0x00000008" name="TXUBR" caption="TX used bit read"/>
          <bitfield mask="0x00000010" name="TUND" caption="Ethernet transmit buffer underrun"/>
          <bitfield mask="0x00000020" name="RLE" caption="Retry limit exceeded"/>
          <bitfield mask="0x00000040" name="TXERR" caption="Transmit Error"/>
          <bitfield mask="0x00000080" name="TCOMP" caption="Transmit complete"/>
          <bitfield mask="0x00000400" name="ROVR" caption="Receive overrun"/>
          <bitfield mask="0x00000800" name="HRESP" caption="hresp not OK"/>
          <bitfield mask="0x00001000" name="PFR" caption="Pause frame received"/>
          <bitfield mask="0x00002000" name="PTZ" caption="Pause time zero"/>
        </register>
        <register offset="0x0028" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="MFD" caption="Management Frame sent"/>
          <bitfield mask="0x00000002" name="RCOMP" caption="Receive Complete"/>
          <bitfield mask="0x00000004" name="RXUBR" caption="Receive Used Bit Read"/>
          <bitfield mask="0x00000008" name="TXUBR" caption="Transmit Used Bit Read"/>
          <bitfield mask="0x00000010" name="TUND" caption="Ethernet Transmit Buffer Underrun"/>
          <bitfield mask="0x00000020" name="RLE" caption="Retry Limit Exceeded"/>
          <bitfield mask="0x00000040" name="TXERR" caption="Transmit Error"/>
          <bitfield mask="0x00000080" name="TCOMP" caption="transmit complete"/>
          <bitfield mask="0x00000400" name="ROVR" caption="receive overrun"/>
          <bitfield mask="0x00000800" name="HRESP" caption="HRESP not OK"/>
          <bitfield mask="0x00001000" name="PFR" caption="Pause Frame Received"/>
          <bitfield mask="0x00002000" name="PTZ" caption="Pause Time Zero"/>
        </register>
        <register offset="0x002c" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="MFD" caption="Management Frame sent"/>
          <bitfield mask="0x00000002" name="RCOMP" caption="Receive Complete"/>
          <bitfield mask="0x00000004" name="RXUBR" caption="Receive Used Bit Read"/>
          <bitfield mask="0x00000008" name="TXUBR" caption="Transmit Used Bit Read"/>
          <bitfield mask="0x00000010" name="TUND" caption="Ethernet Transmit Buffer Underrun"/>
          <bitfield mask="0x00000020" name="RLE" caption="Retry Limit Exceeded"/>
          <bitfield mask="0x00000040" name="TXERR" caption="Transmit Error"/>
          <bitfield mask="0x00000080" name="TCOMP" caption="Transmit Complete"/>
          <bitfield mask="0x00000400" name="ROVR" caption="Receive Overrun"/>
          <bitfield mask="0x00000800" name="HRESP" caption="Hresp not OK"/>
          <bitfield mask="0x00001000" name="PFR" caption="Pause Frame Received"/>
          <bitfield mask="0x00002000" name="PTZ" caption="Pause Time Zero"/>
        </register>
        <register offset="0x0030" size="4" name="IMR" initval="0x3FFF" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="MFD" caption="Management Frame sent"/>
          <bitfield mask="0x00000002" name="RCOMP" caption="Receive Complete"/>
          <bitfield mask="0x00000004" name="RXUBR" caption="Receive used bit read"/>
          <bitfield mask="0x00000008" name="TXUBR" caption="Transmit Used Bit Read"/>
          <bitfield mask="0x00000010" name="TUND" caption="Ethernet Transmit Buffer Underrun"/>
          <bitfield mask="0x00000020" name="RLE" caption="Retry Limit Exceeded"/>
          <bitfield mask="0x00000040" name="TXERR" caption="Transmit Error"/>
          <bitfield mask="0x00000080" name="TCOMP" caption="Transmit Complete"/>
          <bitfield mask="0x00000400" name="ROVR" caption="Receive Overrun"/>
          <bitfield mask="0x00000800" name="HRESP" caption="Hresp not OK"/>
          <bitfield mask="0x00001000" name="PFR" caption="Pause Frame Received"/>
          <bitfield mask="0x00002000" name="PTZ" caption="Pause Time Zero"/>
        </register>
        <register offset="0x0034" size="4" name="MAN" initval="0x0" rw="RW" caption="PHY Maintenance Register">
          <bitfield mask="0x0000ffff" name="DATA" caption="Data"/>
          <bitfield mask="0x00030000" name="CODE" caption="Code"/>
          <bitfield mask="0x007c0000" name="REGA" caption="Register address"/>
          <bitfield mask="0x0f800000" name="PHYA" caption="PHY address"/>
          <bitfield mask="0x30000000" name="RW" caption="Read/Write"/>
          <bitfield mask="0xc0000000" name="SOF" caption="Start of frame"/>
        </register>
        <register offset="0x0038" size="4" name="PTR" initval="0x0" rw="R" caption="Pause Time Register">
          <bitfield mask="0x0000ffff" name="PTIME" caption="Pause time"/>
        </register>
        <register offset="0x003c" size="4" name="PFR" initval="0x0" rw="RW" caption="Pause Frames Received">
          <bitfield mask="0x0000ffff" name="PFROK" caption="Pause frames received OK"/>
        </register>
        <register offset="0x0040" size="4" name="FTO" initval="0x0" rw="RW" caption="Pause Transmitted OK">
          <bitfield mask="0x00ffffff" name="FTOK" caption="Frames Transmitted OK"/>
        </register>
        <register offset="0x0044" size="4" name="SCF" initval="0x0" rw="RW" caption="Single Collision Frames">
          <bitfield mask="0x0000ffff" name="SCF" caption="Single collision frames"/>
        </register>
        <register offset="0x0048" size="4" name="MCF" initval="0x0" rw="RW" caption="Multiple Collision Frames">
          <bitfield mask="0x0000ffff" name="MCF" caption="Multiple collision frames"/>
        </register>
        <register offset="0x004c" size="4" name="FRO" initval="0x0" rw="RW" caption="Frames Received OK">
          <bitfield mask="0x00ffffff" name="FROK" caption="Frames received OK"/>
        </register>
        <register offset="0x0050" size="4" name="FCSE" initval="0x0" rw="RW" caption="Frame Check Sequence Errors">
          <bitfield mask="0x000000ff" name="FCSE" caption="Frame check sequence errors"/>
        </register>
        <register offset="0x0054" size="4" name="ALE" initval="0x0" rw="RW" caption="Alignment Errors">
          <bitfield mask="0x000000ff" name="ALE" caption="Alignment errors"/>
        </register>
        <register offset="0x0058" size="4" name="DTF" initval="0x0" rw="RW" caption="Deferred Transmission Frames">
          <bitfield mask="0x0000ffff" name="DTF" caption="Deferred transmission frames"/>
        </register>
        <register offset="0x005c" size="4" name="LCOL" initval="0x0" rw="RW" caption="Late Collisions">
          <bitfield mask="0x000000ff" name="LCOL" caption="Late collisions"/>
        </register>
        <register offset="0x0060" size="4" name="EXCOL" initval="0x0" rw="RW" caption="Excessive Collisions">
          <bitfield mask="0x000000ff" name="EXCOL" caption="Excessive collisions"/>
        </register>
        <register offset="0x0064" size="4" name="TUND" initval="0x0" rw="RW" caption="Transmit Underrun Errors">
          <bitfield mask="0x000000ff" name="TUND" caption="Transmit underruns"/>
        </register>
        <register offset="0x0068" size="4" name="CSE" initval="0x0" rw="RW" caption="Carrier Sense Errors">
          <bitfield mask="0x000000ff" name="CSE" caption="Carrier sense errors"/>
        </register>
        <register offset="0x006c" size="4" name="RRE" initval="0x0" rw="RW" caption="Receive Resource Errors">
          <bitfield mask="0x0000ffff" name="RRE" caption="Receive resource errors"/>
        </register>
        <register offset="0x0070" size="4" name="ROVR" initval="0x0" rw="RW" caption="Receive Overrun Errors">
          <bitfield mask="0x000000ff" name="ROVR" caption="Receive overruns"/>
        </register>
        <register offset="0x0074" size="4" name="RSE" initval="0x0" rw="RW" caption="Receive Symbol Errors">
          <bitfield mask="0x000000ff" name="RSE" caption="Receive symbol errors"/>
        </register>
        <register offset="0x0078" size="4" name="ELE" initval="0x0" rw="RW" caption="Excessive Length Errors">
          <bitfield mask="0x000000ff" name="EXL" caption="Excessive length frames"/>
        </register>
        <register offset="0x007c" size="4" name="RJA" initval="0x0" rw="RW" caption="Receive Jabbers">
          <bitfield mask="0x000000ff" name="RJB" caption="Receive jabbers"/>
        </register>
        <register offset="0x0080" size="4" name="USF" initval="0x0" rw="RW" caption="Undersize Frames">
          <bitfield mask="0x000000ff" name="USF" caption="Undersize frames"/>
        </register>
        <register offset="0x0084" size="4" name="STE" initval="0x0" rw="RW" caption="SQE Test Errors">
          <bitfield mask="0x000000ff" name="SQER" caption="SQE test errors"/>
        </register>
        <register offset="0x0088" size="4" name="RLE" initval="0x0" rw="RW" caption="Received Length Field Mismatch">
          <bitfield mask="0x000000ff" name="RLFM" caption="Receive length field mismatch"/>
        </register>
        <register offset="0x008c" size="4" name="TPF" initval="0x0" rw="RW" caption="Transmitted Pause Frames">
          <bitfield mask="0x0000ffff" name="TPF" caption="Transmitted pause frames"/>
        </register>
        <register offset="0x0090" size="4" name="HRB" initval="0x0" rw="RW" caption="Hash Register Bottom [31:0]">
          <bitfield mask="0xffffffff" name="Addr" caption="Address"/>
        </register>
        <register offset="0x0094" size="4" name="HRT" initval="0x0" rw="RW" caption="Hash Register Top [63:32]">
          <bitfield mask="0xffffffff" name="ADDR" caption="Address"/>
        </register>
        <register offset="0x0098" size="4" name="SA1B" initval="0x0" rw="RW" caption="Specific Address 1 Bottom">
          <bitfield mask="0xffffffff" name="ADDR" caption="Address"/>
        </register>
        <register offset="0x009c" size="4" name="SA1T" initval="0x0" rw="RW" caption="Specific Address 1 Top">
          <bitfield mask="0x0000ffff" name="ADDR" caption="Address"/>
        </register>
        <register offset="0x00a0" size="4" name="SA2B" initval="0x0" rw="RW" caption="Specific Address 2 Bottom">
          <bitfield mask="0xffffffff" name="ADDR" caption="Address"/>
        </register>
        <register offset="0x00a4" size="4" name="SA2T" initval="0x0" rw="RW" caption="Specific Address 2 Top">
          <bitfield mask="0x0000ffff" name="ADDR" caption="Address"/>
        </register>
        <register offset="0x00a8" size="4" name="SA3B" initval="0x0" rw="RW" caption="Specific Address 3 Bottom">
          <bitfield mask="0xffffffff" name="ADDR" caption="Address"/>
        </register>
        <register offset="0x00ac" size="4" name="SA3T" initval="0x0" rw="RW" caption="Specific Address 3 Top">
          <bitfield mask="0x0000ffff" name="ADDR" caption="Address"/>
        </register>
        <register offset="0x00b0" size="4" name="SA4B" initval="0x0" rw="RW" caption="Specific Address 4 Bottom">
          <bitfield mask="0xffffffff" name="ADDR" caption="Address"/>
        </register>
        <register offset="0x00b4" size="4" name="SA4T" initval="0x0" rw="RW" caption="Specific Address 4 Top">
          <bitfield mask="0x0000ffff" name="ADDR" caption="Address"/>
        </register>
        <register offset="0x00b8" size="4" name="TID" initval="0x0" rw="RW" caption="Type ID Checking">
          <bitfield mask="0x0000ffff" name="TID" caption="Type ID checking."/>
        </register>
        <register offset="0x00bc" size="4" name="TPQ" initval="0xFFFF" rw="RW" caption="Transmit Pause Quantum">
          <bitfield mask="0x0000ffff" name="TPQ" caption="Transmit pause quantum"/>
        </register>
        <register offset="0x00c0" size="4" name="USRIO" initval="0x0" rw="RW" caption="User Input/Output Register">
          <bitfield mask="0x00000001" name="RMII" caption="RMII"/>
          <bitfield mask="0x00000002" name="EAM" caption="EAM"/>
          <bitfield mask="0x00000004" name="TP" caption="TP"/>
          <bitfield mask="0x00000008" name="TPZ" caption="TPZ"/>
          <bitfield mask="0x00010000" name="LB" caption="Loopback"/>
          <bitfield mask="0x00020000" name="HD" caption="Half duplex"/>
          <bitfield mask="0x00040000" name="BR" caption="Bitrate"/>
          <bitfield mask="0x00080000" name="SPD" caption="Speed"/>
          <bitfield mask="0x00100000" name="WOL" caption="Wake-on LAN"/>
        </register>
        <register offset="0x00c4" size="4" name="WOL" initval="0x0" rw="RW" caption="Wake on LAN">
          <bitfield mask="0x0000ffff" name="IP" caption="ARP request IP address"/>
          <bitfield mask="0x00010000" name="MAG" caption="Magic packet event enable"/>
          <bitfield mask="0x00020000" name="ARP" caption="ARP request event enable"/>
          <bitfield mask="0x00040000" name="SA1" caption="Specific address register 1 event enable"/>
          <bitfield mask="0x00080000" name="MTI" caption="Multicast hash event enable"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x1010D" rw="R" caption="Revision Register">
          <bitfield mask="0x0000ffff" name="VERSION" caption="Revision reference"/>
          <bitfield mask="0xffff0000" name="PR" caption="Part reference"/>
        </register>
      </register-group>
      <value-group name="CLK">
        <value name="DIV8" value="0"/>
        <value name="DIV16" value="1"/>
        <value name="DIV32" value="2"/>
        <value name="DIV64" value="3"/>
      </value-group>
    </module><module id="I7519" version="1.0.1" name="MDMA" caption="Memory DMA">
      <register-group name="MDMA" caption="Memory DMA">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="CH0EN" caption="Channel Enable"/>
          <bitfield mask="0x00000002" name="CH1EN" caption="Channel Enable"/>
          <bitfield mask="0x00000004" name="CH2EN" caption="Channel Enable"/>
          <bitfield mask="0x00000008" name="CH3EN" caption="Channel Enable"/>
          <bitfield mask="0x00000100" name="CH0M" caption="Channel Mode"/>
          <bitfield mask="0x00000200" name="CH1M" caption="Channel Mode"/>
          <bitfield mask="0x00000400" name="CH2M" caption="Channel Mode"/>
          <bitfield mask="0x00000800" name="CH3M" caption="Channel Mode"/>
          <bitfield mask="0x00010000" name="CH0DIS" caption="Channel Disable"/>
          <bitfield mask="0x00020000" name="CH1DIS" caption="Channel Disable"/>
          <bitfield mask="0x00040000" name="CH2DIS" caption="Channel Disable"/>
          <bitfield mask="0x00080000" name="CH3DIS" caption="Channel Disable"/>
          <bitfield mask="0x01000000" name="ARB" caption="Arbitration Mode"/>
        </register>
        <register offset="0x0004" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="CH0C" caption="Channel Complete"/>
          <bitfield mask="0x00000002" name="CH1C" caption="Channel Complete"/>
          <bitfield mask="0x00000004" name="CH2C" caption="Channel Complete"/>
          <bitfield mask="0x00000008" name="CH3C" caption="Channel Complete"/>
          <bitfield mask="0x00000100" name="BERR0" caption="Channel Bus Error"/>
          <bitfield mask="0x00000200" name="BERR1" caption="Channel Bus Error"/>
          <bitfield mask="0x00000400" name="BERR2" caption="Channel Bus Error"/>
          <bitfield mask="0x00000800" name="BERR3" caption="Channel Bus Error"/>
        </register>
        <register offset="0x0008" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="CH0C" caption="Channel Complete"/>
          <bitfield mask="0x00000002" name="CH1C" caption="Channel Complete"/>
          <bitfield mask="0x00000004" name="CH2C" caption="Channel Complete"/>
          <bitfield mask="0x00000008" name="CH3C" caption="Channel Complete"/>
          <bitfield mask="0x00000100" name="BERR0" caption="Channel Bus Error"/>
          <bitfield mask="0x00000200" name="BERR1" caption="Channel Bus Error"/>
          <bitfield mask="0x00000400" name="BERR2" caption="Channel Bus Error"/>
          <bitfield mask="0x00000800" name="BERR3" caption="Channel Bus Error"/>
        </register>
        <register offset="0x000c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="CH0C" caption="Channel Complete"/>
          <bitfield mask="0x00000002" name="CH1C" caption="Channel Complete"/>
          <bitfield mask="0x00000004" name="CH2C" caption="Channel Complete"/>
          <bitfield mask="0x00000008" name="CH3C" caption="Channel Complete"/>
          <bitfield mask="0x00000100" name="BERR0" caption="Channel Bus Error"/>
          <bitfield mask="0x00000200" name="BERR1" caption="Channel Bus Error"/>
          <bitfield mask="0x00000400" name="BERR2" caption="Channel Bus Error"/>
          <bitfield mask="0x00000800" name="BERR3" caption="Channel Bus Error"/>
        </register>
        <register offset="0x0010" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="CH0C" caption="Channel Complete"/>
          <bitfield mask="0x00000002" name="CH1C" caption="Channel Complete"/>
          <bitfield mask="0x00000004" name="CH2C" caption="Channel Complete"/>
          <bitfield mask="0x00000008" name="CH3C" caption="Channel Complete"/>
          <bitfield mask="0x00000100" name="BERR0" caption="Channel Bus Error"/>
          <bitfield mask="0x00000200" name="BERR1" caption="Channel Bus Error"/>
          <bitfield mask="0x00000400" name="BERR2" caption="Channel Bus Error"/>
          <bitfield mask="0x00000800" name="BERR3" caption="Channel Bus Error"/>
        </register>
        <register offset="0x0014" size="4" name="ICR" initval="0x0" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="CHOC" caption="Channel Complete"/>
          <bitfield mask="0x00000002" name="CH1C" caption="Channel Complete"/>
          <bitfield mask="0x00000004" name="CH2C" caption="Channel Complete"/>
          <bitfield mask="0x00000008" name="CH3C" caption="Channel Complete"/>
          <bitfield mask="0x00000100" name="BERR0" caption="Channel Bus Error"/>
          <bitfield mask="0x00000200" name="BERR1" caption="Channel Bus Error"/>
          <bitfield mask="0x00000400" name="BERR2" caption="Channel Bus Error"/>
          <bitfield mask="0x00000800" name="BERR3" caption="Channel Bus Error"/>
        </register>
        <register offset="0x0018" size="4" name="PR" initval="0x101" rw="R" caption="Parameter Register">
          <bitfield mask="0x00000001" name="CH0I" caption="Channel Implemented"/>
          <bitfield mask="0x00000002" name="CH1I" caption="Channel Implemented"/>
          <bitfield mask="0x00000004" name="CH2I" caption="Channel Implemented"/>
          <bitfield mask="0x00000008" name="CH3I" caption="Channel Implemented"/>
          <bitfield mask="0x00000300" name="BURST" caption="Maximum Burst Size"/>
        </register>
        <register offset="0x001c" size="4" name="VR" initval="0x101" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
        </register>
        <register offset="0x0020" size="4" name="DSAR0" rw="RW" caption="Descriptor Start Address">
          <bitfield mask="0xffffffff" name="DSAR" caption="Descriptor Start Address Register"/>
        </register>
        <register offset="0x0024" size="4" name="DSAR1" rw="RW" caption="Descriptor Start Address">
          <bitfield mask="0xffffffff" name="DSAR" caption="Descriptor Start Address Register"/>
        </register>
        <register offset="0x0028" size="4" name="DSAR2" rw="RW" caption="Descriptor Start Address">
          <bitfield mask="0xffffffff" name="DSAR" caption="Descriptor Start Address Register"/>
        </register>
        <register offset="0x002c" size="4" name="DSAR3" rw="RW" caption="Descriptor Start Address">
          <bitfield mask="0xffffffff" name="DSAR" caption="Descriptor Start Address Register"/>
        </register>
        <register offset="0x0040" size="4" name="CDAR0" rw="RW" caption="Current Descriptor Address Register">
          <bitfield mask="0xffffffff" name="CDAR" caption="Current Descriptor Address Register"/>
        </register>
        <register offset="0x0044" size="4" name="RAR0" rw="RW" caption="Read Address Register">
          <bitfield mask="0xffffffff" name="RAR" caption="Read Address Register"/>
        </register>
        <register offset="0x0048" size="4" name="WAR0" rw="RW" caption="Write Address register">
          <bitfield mask="0xffffffff" name="WAR" caption="Write Address Register"/>
        </register>
        <register offset="0x004c" size="4" name="CCR0" rw="RW" caption="Channel Control Register">
          <bitfield mask="0x0000ffff" name="TCNT" caption="Transfer Count"/>
          <bitfield mask="0x00030000" name="SIZE" caption="Transfer Data Size"/>
          <bitfield mask="0x000c0000" name="BURST" caption="Transfer Burst Size"/>
          <bitfield mask="0x00100000" name="TCIE" caption="Transfer Complete Interrupt Enable"/>
          <bitfield mask="0x00200000" name="V" caption="Descriptor Valid"/>
          <bitfield mask="0x00400000" name="L" caption="Last Descriptor in Chain"/>
          <bitfield mask="0x03000000" name="BSWP" caption="Byte Swap"/>
        </register>
        <register offset="0x0050" size="4" name="CDAR1" rw="RW" caption="Current Descriptor Address Register">
          <bitfield mask="0xffffffff" name="CDAR" caption="Current Descriptor Address Register"/>
        </register>
        <register offset="0x0054" size="4" name="RAR1" rw="RW" caption="Read Address Register">
          <bitfield mask="0xffffffff" name="RAR" caption="Read Address Register"/>
        </register>
        <register offset="0x0058" size="4" name="WAR1" rw="RW" caption="Write Address register">
          <bitfield mask="0xffffffff" name="WAR" caption="Write Address Register"/>
        </register>
        <register offset="0x005c" size="4" name="CCR1" rw="RW" caption="Channel Control Register">
          <bitfield mask="0x0000ffff" name="TCNT" caption="Transfer Count"/>
          <bitfield mask="0x00030000" name="SIZE" caption="Transfer Data Size"/>
          <bitfield mask="0x000c0000" name="BURST" caption="Transfer Burst Size"/>
          <bitfield mask="0x00100000" name="TCIE" caption="Transfer Complete Interrupt Enable"/>
          <bitfield mask="0x00200000" name="V" caption="Descriptor Valid"/>
          <bitfield mask="0x00400000" name="L" caption="Last Descriptor in Chain"/>
          <bitfield mask="0x03000000" name="BSWP" caption="Byte Swap"/>
        </register>
        <register offset="0x0060" size="4" name="CDAR2" rw="RW" caption="Current Descriptor Address Register">
          <bitfield mask="0xffffffff" name="CDAR" caption="Current Descriptor Address Register"/>
        </register>
        <register offset="0x0064" size="4" name="RAR2" rw="RW" caption="Read Address Register">
          <bitfield mask="0xffffffff" name="RAR" caption="Read Address Register"/>
        </register>
        <register offset="0x0068" size="4" name="WAR2" rw="RW" caption="Write Address register">
          <bitfield mask="0xffffffff" name="WAR" caption="Write Address Register"/>
        </register>
        <register offset="0x006c" size="4" name="CCR2" rw="RW" caption="Channel Control Register">
          <bitfield mask="0x0000ffff" name="TCNT" caption="Transfer Count"/>
          <bitfield mask="0x00030000" name="SIZE" caption="Transfer Data Size"/>
          <bitfield mask="0x000c0000" name="BURST" caption="Transfer Burst Size"/>
          <bitfield mask="0x00100000" name="TCIE" caption="Transfer Complete Interrupt Enable"/>
          <bitfield mask="0x00200000" name="V" caption="Descriptor Valid"/>
          <bitfield mask="0x00400000" name="L" caption="Last Descriptor in Chain"/>
          <bitfield mask="0x03000000" name="BSWP" caption="Byte Swap"/>
        </register>
        <register offset="0x0070" size="4" name="CDAR3" rw="RW" caption="Current Descriptor Address Register">
          <bitfield mask="0xffffffff" name="CDAR" caption="Current Descriptor Address Register"/>
        </register>
        <register offset="0x0074" size="4" name="RAR3" rw="RW" caption="Read Address Register">
          <bitfield mask="0xffffffff" name="RAR" caption="Read Address Register"/>
        </register>
        <register offset="0x0078" size="4" name="WAR3" rw="RW" caption="Write Address register">
          <bitfield mask="0xffffffff" name="WAR" caption="Write Address Register"/>
        </register>
        <register offset="0x007c" size="4" name="CCR3" rw="RW" caption="Channel Control Register">
          <bitfield mask="0x0000ffff" name="TCNT" caption="Transfer Count"/>
          <bitfield mask="0x00030000" name="SIZE" caption="Transfer Data Size"/>
          <bitfield mask="0x000c0000" name="BURST" caption="Transfer Burst Size"/>
          <bitfield mask="0x00100000" name="TCIE" caption="Transfer Complete Interrupt Enable"/>
          <bitfield mask="0x00200000" name="V" caption="Descriptor Valid"/>
          <bitfield mask="0x00400000" name="L" caption="Last Descriptor in Chain"/>
          <bitfield mask="0x03000000" name="BSWP" caption="Byte Swap"/>
        </register>
      </register-group>
    </module><module id="I7514" version="1.2.3" name="PDCA" caption="Peripheral DMA Controller">
      <register-group name="channel" size="0x40">
        <register offset="0x0000" size="4" name="MAR" initval="0x0" rw="RW" caption="Memory Address Register">
          <bitfield mask="0xffffffff" name="MADDR" caption="Memory Address"/>
        </register>
        <register offset="0x0004" size="4" name="PSR" rw="RW" caption="Peripheral Select Register">
          <bitfield mask="0x000000ff" name="PID" caption="Peripheral Identifier"/>
        </register>
        <register offset="0x0008" size="4" name="TCR" initval="0x0" rw="RW" caption="Transfer Counter Register">
          <bitfield mask="0x0000ffff" name="TCV" caption="Transfer Counter Value"/>
        </register>
        <register offset="0x000c" size="4" name="MARR" initval="0x0" rw="RW" caption="Memory Address Reload Register">
          <bitfield mask="0xffffffff" name="MARV" caption="Memory Address Reload Value"/>
        </register>
        <register offset="0x0010" size="4" name="TCRR" initval="0x0" rw="RW" caption="Transfer Counter Reload Register">
          <bitfield mask="0x0000ffff" name="TCRV" caption="Transfer Counter Reload Value"/>
        </register>
        <register offset="0x0014" size="4" name="CR" initval="0x0" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="TEN" caption="Transfer Enable"/>
          <bitfield mask="0x00000002" name="TDIS" caption="Transfer Disable"/>
          <bitfield mask="0x00000100" name="ECLR" caption="Error Clear"/>
        </register>
        <register offset="0x0018" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000003" name="SIZE" values="SIZE" caption="Transfer size"/>
          <bitfield mask="0x00000004" name="ETRIG" caption="Event trigger"/>
          <bitfield mask="0x00000008" name="RING" caption="Ring Buffer"/>
        </register>
        <register offset="0x001c" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="TEN" caption="Transfer Enabled"/>
        </register>
        <register offset="0x0020" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
        <register offset="0x0024" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
        <register offset="0x0028" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
        <register offset="0x002c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
      </register-group>
      <register-group name="PDCA" caption="Peripheral DMA Controller">
        <register offset="0x0800" size="4" name="PCONTROL" initval="0x0" rw="RW" caption="Performance Control Register">
          <bitfield mask="0x00000001" name="CH0EN" caption="Channel 0 Enabled"/>
          <bitfield mask="0x00000002" name="CH1EN" caption="Channel 1 Enabled."/>
          <bitfield mask="0x00000010" name="CH0OF" caption="Channel 0 Overflow Freeze"/>
          <bitfield mask="0x00000020" name="CH1OF" caption="Channel 1 overflow freeze"/>
          <bitfield mask="0x00000100" name="CH0RES" caption="Channel 0 counter reset"/>
          <bitfield mask="0x00000200" name="CH1RES" caption="Channel 1 counter reset"/>
          <bitfield mask="0x003f0000" name="MON0CH" caption="PDCA Channel to monitor with counter 0"/>
          <bitfield mask="0x3f000000" name="MON1CH" caption="PDCA Channel to monitor with counter 1"/>
        </register>
        <register offset="0x0804" size="4" name="PRDATA0" initval="0x0" rw="R" caption="Channel 0 Read Data Cycles">
          <bitfield mask="0xffffffff" name="DATA" caption="Data Cycles Counted Since Last reset"/>
        </register>
        <register offset="0x0808" size="4" name="PRSTALL0" initval="0x0" rw="R" caption="Channel 0 Read Stall Cycles">
          <bitfield mask="0xffffffff" name="STALL" caption="Stall Cycles counted since last reset"/>
        </register>
        <register offset="0x080c" size="4" name="PRLAT0" initval="0x0" rw="R" caption="Channel 0 Read Max Latency">
          <bitfield mask="0x0000ffff" name="LAT" caption="Maximum Transfer Initiation cycles counted since last reset"/>
        </register>
        <register offset="0x0810" size="4" name="PWDATA0" initval="0x0" rw="R" caption="Channel 0 Write Data Cycles">
          <bitfield mask="0xffffffff" name="DATA" caption="Data Cycles Counted since last Reset"/>
        </register>
        <register offset="0x0814" size="4" name="PWSTALL0" initval="0x0" rw="R" caption="Channel 0 Write Stall Cycles">
          <bitfield mask="0xffffffff" name="STALL" caption="Stall cycles counted since last reset"/>
        </register>
        <register offset="0x0818" size="4" name="PWLAT0" initval="0x0" rw="R" caption="Channel0 Write Max Latency">
          <bitfield mask="0x0000ffff" name="LAT" caption="Maximum transfer initiation cycles counted since last reset"/>
        </register>
        <register offset="0x081c" size="4" name="PRDATA1" initval="0x0" rw="R" caption="Channel 1 Read Data Cycles">
          <bitfield mask="0xffffffff" name="DATA" caption="Data Cycles Counted Since Last reset"/>
        </register>
        <register offset="0x0820" size="4" name="PRSTALL1" initval="0x0" rw="R" caption="Channel Read Stall Cycles">
          <bitfield mask="0xffffffff" name="STALL" caption="Stall Cycles Counted since last reset"/>
        </register>
        <register offset="0x0824" size="4" name="PRLAT1" initval="0x0" rw="R" caption="Channel 1 Read Max Latency">
          <bitfield mask="0x0000ffff" name="LAT" caption="Maximum Transfer initiation cycles counted since last reset"/>
        </register>
        <register offset="0x0828" size="4" name="PWDATA1" initval="0x0" rw="R" caption="Channel 1 Write Data Cycles">
          <bitfield mask="0xffffffff" name="DATA" caption="Data cycles Counted Since last reset"/>
        </register>
        <register offset="0x082c" size="4" name="PWSTALL1" initval="0x0" rw="R" caption="Channel 1 Write stall Cycles">
          <bitfield mask="0xffffffff" name="STALL" caption="Stall cycles counted since last reset"/>
        </register>
        <register offset="0x0830" size="4" name="PWLAT1" initval="0x0" rw="R" caption="Channel 1 Read Max Latency">
          <bitfield mask="0x0000ffff" name="LAT" caption="Maximum transfer initiation cycles counted since last reset"/>
        </register>
        <register offset="0x0834" size="4" name="VERSION" initval="0x123" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant Number"/>
        </register>
        <register-group offset="0x000" count="0x20" count-param="CHANNEL_LENGTH" name-in-module="channel" name="channel"/>
      </register-group>
      <value-group name="SIZE">
        <value name="Byte" value="0"/>
        <value name="Half_Word" value="1"/>
        <value name="Word" value="2"/>
      </value-group>
    </module><module id="I7533" version="1.0.0" name="PEVC" caption="Peripheral Event Controller">
      <register-group name="PEVC" caption="Peripheral Event Controller">
        <register offset="0x0000" size="4" name="VERSION" initval="0x100" rw="R" caption="PEVC Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version"/>
          <bitfield mask="0x000f0000" name="VARIANT"/>
        </register>
        <register offset="0x0004" size="4" name="PARAMETER" initval="0x14061824" rw="R" caption="PEVC Parameter Register">
          <bitfield mask="0x000000ff" name="EVIN" caption="Number of Event Inputs/Generators"/>
          <bitfield mask="0x0000ff00" name="EVS" caption="Number of Event Shaper Inputs"/>
          <bitfield mask="0x00ff0000" name="EVMX" caption="Number of Bits to Control Event Multiplexers"/>
          <bitfield mask="0xff000000" name="TRIGOUT" caption="Number of Trigger Outputs/Users"/>
        </register>
        <register offset="0x0008" size="4" name="IGFDR" initval="0x0" rw="RW" caption="Input Glitch Filter Divider Register">
          <bitfield mask="0x0000000f" name="IGFDR" caption="Input Glitch Filter Divider Register"/>
        </register>
        <register offset="0x0010" size="4" name="CHSR0" initval="0x0" rw="R" caption="Channel Status Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="CHSR" caption="Channel Status Bits 31:0"/>
        </register>
        <register offset="0x0014" size="4" name="CHSR1" initval="0x0" rw="R" caption="Channel Status Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="CHSR" caption="Channel Status Bits 63:32"/>
        </register>
        <register offset="0x0020" size="4" name="CHER0" initval="0x0" rw="W" caption="Channel Enable Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="CHER" caption="Channel Enable Bits 31:0"/>
        </register>
        <register offset="0x0024" size="4" name="CHER1" initval="0x0" rw="W" caption="Channel Enable Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="CHER" caption="Channel Enable Bits 63:32"/>
        </register>
        <register offset="0x0030" size="4" name="CHDR0" initval="0x0" rw="W" caption="Channel Disable Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="CHDR" caption="Channel Disable Bits 31:0"/>
        </register>
        <register offset="0x0034" size="4" name="CHDR1" initval="0x0" rw="W" caption="Channel Disable Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="CHDR" caption="Channel Disable Bits 63:32"/>
        </register>
        <register offset="0x0040" size="4" name="SEV0" initval="0x0" rw="W" caption="Software Event Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="SEV" caption="Software Event Bits 31:0"/>
        </register>
        <register offset="0x0044" size="4" name="SEV1" initval="0x0" rw="W" caption="Software Event Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="SEV" caption="Software Event Bits 63:32"/>
        </register>
        <register offset="0x0050" size="4" name="BUSY0" initval="0x0" rw="R" caption="Channel/User Busy Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="BUSY" caption="Channel/User Busy Bits 31:0"/>
        </register>
        <register offset="0x0054" size="4" name="BUSY1" initval="0x0" rw="R" caption="Channel/User Busy Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="BUSY" caption="Channel/User Busy Bits 63:32"/>
        </register>
        <register offset="0x0060" size="4" name="TRSR0" initval="0x0" rw="R" caption="Trigger Status Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="TRSR" caption="Trigger Status Bits 31:0"/>
        </register>
        <register offset="0x0064" size="4" name="TRSR1" initval="0x0" rw="R" caption="Trigger Status Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="TRSR" caption="Trigger Status Bits 63:32"/>
        </register>
        <register offset="0x0070" size="4" name="TRSCR0" initval="0x0" rw="W" caption="Trigger Status Clear Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="TRSCR" caption="Trigger Status Clear Bits 31:0"/>
        </register>
        <register offset="0x0074" size="4" name="TRSCR1" initval="0x0" rw="W" caption="Trigger Status Clear Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="TRSCR" caption="Trigger Status Clear Bits 63:32"/>
        </register>
        <register offset="0x0080" size="4" name="TRIMR0" initval="0x0" rw="R" caption="Trigger Interrupt Mask Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="TRIMR" caption="Trigger Interrupt Mask Bits 31:0"/>
        </register>
        <register offset="0x0084" size="4" name="TRIMR1" initval="0x0" rw="R" caption="Trigger Interrupt Mask Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="TRIMR" caption="Trigger Interrupt Mask Bits 63:32"/>
        </register>
        <register offset="0x0090" size="4" name="TRIER0" initval="0x0" rw="W" caption="Trigger Interrupt Enable Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="TRIER" caption="Trigger Interrupt Enable Bits 31:0"/>
        </register>
        <register offset="0x0094" size="4" name="TRIER1" initval="0x0" rw="W" caption="Trigger Interrupt Enable Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="TRIER" caption="Trigger Interrupt Enable Bits 63:32"/>
        </register>
        <register offset="0x00a0" size="4" name="TRIDR0" initval="0x0" rw="W" caption="Trigger Interrupt Disable Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="TRIDR" caption="Trigger Interrupt Disable Bits 31:0"/>
        </register>
        <register offset="0x00a4" size="4" name="TRIDR1" initval="0x0" rw="W" caption="Trigger Interrupt Disable Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="TRIDR" caption="Trigger Interrupt Disable Bits 63:32"/>
        </register>
        <register offset="0x00b0" size="4" name="OVSR0" initval="0x0" rw="R" caption="Overrun Status Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="OVSR" caption="Overrun Status Bits 31:0"/>
        </register>
        <register offset="0x00b4" size="4" name="OVSR1" initval="0x0" rw="R" caption="Overrun Status Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="OVSR" caption="Overrun Status Bits 63:32"/>
        </register>
        <register offset="0x00c0" size="4" name="OVSCR0" initval="0x0" rw="W" caption="Overrun Status Clear Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="OVSCR" caption="Overrun Status Clear Bits 31:0"/>
        </register>
        <register offset="0x00c4" size="4" name="OVSCR1" initval="0x0" rw="W" caption="Overrun Status Clear Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="OVSCR" caption="Overrun Status Clear Bits 63:32"/>
        </register>
        <register offset="0x00d0" size="4" name="OVIMR0" initval="0x0" rw="R" caption="Overrun Interrupt Mask Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="OVIMR" caption="Overrun Interrupt Mask Bits 31:0"/>
        </register>
        <register offset="0x00d4" size="4" name="OVIMR1" initval="0x0" rw="R" caption="Overrun Interrupt Mask Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="OVIMR" caption="Overrun Interrupt Mask Bits 63:32"/>
        </register>
        <register offset="0x00e0" size="4" name="OVIER0" initval="0x0" rw="W" caption="Overrun Interrupt Enable Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="OVIER" caption="Overrun Interrupt Enable Bits 31:0"/>
        </register>
        <register offset="0x00e4" size="4" name="OVIER1" initval="0x0" rw="W" caption="Overrun Interrupt Enable Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="OVIER" caption="Overrun Interrupt Enable Bits 63:32"/>
        </register>
        <register offset="0x00f0" size="4" name="OVIDR0" initval="0x0" rw="W" caption="Overrun Interrupt Disable Register (bits 31:0)">
          <bitfield mask="0xffffffff" name="OVIDR" caption="Overrun Interrupt Disable Bits 31:0"/>
        </register>
        <register offset="0x00f4" size="4" name="OVIDR1" initval="0x0" rw="W" caption="Overrun Interrupt Disable Register (bits 63:32)">
          <bitfield mask="0xffffffff" name="OVIDR" caption="Overrun Interrupt Disable Bits 63:32"/>
        </register>
        <register offset="0x100" size="4" count="0x40" count-param="TRIGOUT_BITS" name="CHMX" initval="0x0">
          <bitfield mask="0x0000003f" name="EVMX" caption="Event Multiplexer Select for channel j"/>
          <bitfield mask="0x00000100" name="SMX" caption="Software Event Multiplexer Select for channel j"/>
        </register>
        <register offset="0x200" size="4" count="0x40" count-param="EVS_BITS" name="EVS" initval="0x0">
          <bitfield mask="0x00000001" name="EVR" caption="Event Rise"/>
          <bitfield mask="0x00000002" name="EVF" caption="Event Fall"/>
          <bitfield mask="0x00000004" name="IGF" caption="Input Glitch Filter"/>
        </register>
      </register-group>
    </module><module id="I7146" version="4.1.2" name="PM" caption="Power Manager">
      <register-group name="PM" caption="Power Manager">
        <register offset="0x0000" size="4" name="MCCTRL" initval="0x0" rw="RW" caption="Main Clock Control">
          <bitfield mask="0x00000007" name="MCSEL" caption="Main Clock Select"/>
        </register>
        <register offset="0x0004" size="4" name="CPUSEL" initval="0x0" rw="RW" caption="CPU Clock Select">
          <bitfield mask="0x00000007" name="CPUSEL" caption="CPU Clock Select"/>
          <bitfield mask="0x00000080" name="CPUDIV" caption="CPU Division Select"/>
        </register>
        <register offset="0x0008" size="4" name="HSBSEL" initval="0x0" rw="RW" caption="HSB Clock Select">
          <bitfield mask="0x00000007" name="HSBSEL" caption="HSB Clock Select"/>
          <bitfield mask="0x00000080" name="HSBDIV" caption="HSB Division Select"/>
        </register>
        <register offset="0x000c" size="4" name="PBASEL" initval="0x0" rw="RW" caption="PBA Clock Select">
          <bitfield mask="0x00000007" name="PBSEL" caption="PB Clock Select"/>
          <bitfield mask="0x00000080" name="PBDIV" caption="PB Division Select"/>
        </register>
        <register offset="0x0010" size="4" name="PBBSEL" initval="0x0" rw="RW" caption="PBB Clock Select">
          <bitfield mask="0x00000007" name="PBSEL" caption="PB Clock Select"/>
          <bitfield mask="0x00000080" name="PBDIV" caption="PB Division Select"/>
        </register>
        <register offset="0x0014" size="4" name="PBCSEL" initval="0x0" rw="RW" caption="PBC Clock Select">
          <bitfield mask="0x00000007" name="PBSEL" caption="PB Clock Select"/>
          <bitfield mask="0x00000080" name="PBDIV" caption="PB Division Select"/>
        </register>
        <register offset="0x0020" size="4" name="CPUMASK" rw="RW" caption="CPU Mask"/>
        <register offset="0x0024" size="4" name="HSBMASK" rw="RW" caption="HSB Mask"/>
        <register offset="0x0028" size="4" name="PBAMASK" rw="RW" caption="PBA Mask"/>
        <register offset="0x002c" size="4" name="PBBMASK" rw="RW" caption="PBB Mask"/>
        <register offset="0x0030" size="4" name="PBCMASK" rw="RW" caption="PBC Mask"/>
        <register offset="0x0040" size="4" name="PBADIVMASK" rw="RW" caption="PBA Divided Mask"/>
        <register offset="0x0044" size="4" name="PBBDIVMASK" rw="RW" caption="PBB Divided Mask"/>
        <register offset="0x0048" size="4" name="PBCDIVMASK" rw="RW" caption="PBC Divided Mask"/>
        <register offset="0x0054" size="4" name="CFDCTRL" initval="0x0" rw="RW" caption="Clock Failure Detector Control">
          <bitfield mask="0x00000001" name="CFDEN" caption="Clock Failure Detection Enable"/>
          <bitfield mask="0x00000002" name="OCPEN" caption="Over Clock Protection Enable"/>
          <bitfield mask="0x80000000" name="SFV" caption="Stor final value"/>
        </register>
        <register offset="0x0058" size="4" name="UNLOCK" initval="0x0" rw="W" caption="Unlock Register">
          <bitfield mask="0x000003ff" name="ADDR" caption="Unlock Address"/>
          <bitfield mask="0xff000000" name="KEY" caption="Unlock Key"/>
        </register>
        <register offset="0x00c0" size="4" name="IER" initval="0x0" rw="W" caption="PM Interrupt Enable Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00c4" size="4" name="IDR" initval="0x0" rw="W" caption="PM Interrupt Disable Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00c8" size="4" name="IMR" initval="0x0" rw="R" caption="PM Interrupt Mask Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00cc" size="4" name="ISR" initval="0x0" rw="R" caption="PM Interrupt Status Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00d0" size="4" name="ICR" initval="0x0" rw="W" caption="PM Interrupt Clear Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00d4" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="CFO" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x0160" size="4" name="PPCR" initval="0x0" rw="RW" caption="Peripheral Power Control Register"/>
        <register offset="0x0180" size="4" name="RCAUSE" initval="0x0" rw="R" caption="Reset Cause Register">
          <bitfield mask="0x00000001" name="POR" caption="Power-on Reset"/>
          <bitfield mask="0x00000002" name="BOD" caption="Brown-out Reset"/>
          <bitfield mask="0x00000004" name="EXT" caption="External Reset Pin"/>
          <bitfield mask="0x00000008" name="WDT" caption="Watchdog Reset"/>
          <bitfield mask="0x00000010" name="JTAG" caption="JTAG reset"/>
          <bitfield mask="0x00000040" name="SLEEP" caption="Sleep"/>
          <bitfield mask="0x00000080" name="CPUERR" caption="CPU Error"/>
          <bitfield mask="0x00000100" name="OCDRST" caption="OCD Reset"/>
          <bitfield mask="0x00000200" name="JTAGHARD" caption="JTAG Hard Reset"/>
          <bitfield mask="0x00000400" name="SHDN" caption="Shutdown Controller"/>
          <bitfield mask="0x00000800" name="AWIRE" caption="Awire"/>
          <bitfield mask="0x00001000" name="AWIREHARD" caption="AWire Hard Reset"/>
          <bitfield mask="0x00002000" name="BOD33" caption="Brown-out 3.3V Reset"/>
        </register>
        <register offset="0x0184" size="4" name="WCAUSE" initval="0x0" rw="R" caption="Wake Cause Register">
          <bitfield mask="0x0000ffff" name="WCAUSE" caption="Wake Cause"/>
          <bitfield mask="0x00010000" name="EIC" caption="External Interrupt Controller"/>
          <bitfield mask="0x00020000" name="AST" caption="Asynchronous Timer"/>
        </register>
        <register offset="0x0188" size="4" name="AWEN" initval="0x0" rw="RW" caption="Asynchronous Wake Enable">
          <bitfield mask="0xffffffff" name="AWEN" caption="Aynchronous Wake Enabled"/>
        </register>
        <register offset="0x03f8" size="4" name="CONFIG" rw="R" caption="Configureation Register">
          <bitfield mask="0x00000001" name="PBA" caption="PBA Implemented"/>
          <bitfield mask="0x00000002" name="PBB" caption="PBB Implemented"/>
          <bitfield mask="0x00000004" name="PBC" caption="PBC Implemented"/>
          <bitfield mask="0x00000008" name="PBD" caption="PBD Implemented"/>
          <bitfield mask="0x00000040" name="OCP" caption="Over Clock Protection Implemented"/>
          <bitfield mask="0x00000080" name="HSBPEVC" caption="HSB PEVC Clock Implemented"/>
        </register>
        <register offset="0x03fc" size="4" name="VERSION" initval="0x412" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
      <parameters>
        <param name="PM_SMODE_DEEPSTOP" value="4"/>
        <param name="PM_SMODE_FROZEN" value="1"/>
        <param name="PM_SMODE_IDLE" value="0"/>
        <param name="PM_SMODE_SHUTDOWN" value="6"/>
        <param name="PM_SMODE_STANDBY" value="2"/>
        <param name="PM_SMODE_STATIC" value="5"/>
        <param name="PM_SMODE_STOP" value="3"/>
      </parameters>
    </module><module version="1.0.0" name="PULLUP" caption="Create to force pull-up on unbonded pads in LPC package"/><module id="I7625" version="5.0.1" name="PWM" caption="Pulse Width Modulation Controller">
      <register-group name="channel" size="0x20">
        <register offset="0x0000" size="4" name="CMR" initval="0x0" rw="RW" caption="PWM Channel Mode Register 0">
          <bitfield mask="0x0000000f" name="CPRE" values="CPRE" caption="Channel Prescaler"/>
          <bitfield mask="0x00000100" name="CALG" caption="Channel Alignment"/>
          <bitfield mask="0x00000200" name="CPOL" caption="Channel Polarity"/>
          <bitfield mask="0x00000400" name="CES" caption="Counter Event Selection"/>
          <bitfield mask="0x00010000" name="DTE" caption="Dead Time Generator Enable"/>
          <bitfield mask="0x00020000" name="DTHI" caption="Dead Time PWMHx Output Inverted"/>
          <bitfield mask="0x00040000" name="DTLI" caption="Dead Time PWMLx Output Inverted"/>
        </register>
        <register offset="0x0004" size="4" name="CDTY" initval="0x0" rw="RW" caption="PWM Channel Duty Cycle Register 0">
          <bitfield mask="0x000fffff" name="CDTY" caption="Channel Duty Cycle"/>
        </register>
        <register offset="0x0008" size="4" name="CDTYUPD" rw="W" caption="PWM Channel Duty Cycle Update Register 0">
          <bitfield mask="0x000fffff" name="CDTYUPD" caption="Channel Duty Cycle Update"/>
        </register>
        <register offset="0x000c" size="4" name="CPRD" initval="0x0" rw="RW" caption="PWM Channel Period Register 0">
          <bitfield mask="0x000fffff" name="CPRD" caption="Channel Period"/>
        </register>
        <register offset="0x0010" size="4" name="CPRDUPD" rw="W" caption="PWM Channel Period Update Register 0">
          <bitfield mask="0x000fffff" name="CPRDUPD" caption="Channel Period Update"/>
        </register>
        <register offset="0x0014" size="4" name="CCNT" initval="0x0" rw="R" caption="PWM Channel Counter Register 0">
          <bitfield mask="0x000fffff" name="CNT" caption="Channel Counter Register"/>
        </register>
        <register offset="0x0018" size="4" name="DT" initval="0x0" rw="RW" caption="PWM Dead Time Register 0">
          <bitfield mask="0x0000ffff" name="DTH" caption="Dead Time Value for PWMHx Output"/>
          <bitfield mask="0xffff0000" name="DTL" caption="Dead Time Value for PWMLx Output"/>
        </register>
        <register offset="0x001c" size="4" name="DTUPD" rw="W" caption="PWM Dead Time Update Register 0">
          <bitfield mask="0x0000ffff" name="DTHUPD" caption="Dead Time Value Update for PWMLx Output"/>
          <bitfield mask="0xffff0000" name="DTLUPD" caption="Dead Time Value Update for PWMHx Output"/>
        </register>
      </register-group>
      <register-group name="comp" size="0x10">
        <register offset="0x0000" size="4" name="CMP0V" initval="0x0" rw="RW" caption="PWM Comparison 0 Value Register">
          <bitfield mask="0x000fffff" name="CV" caption="Comparison 0 Value"/>
          <bitfield mask="0x01000000" name="CVM" values="CVM" caption="Comparison 0 Value Mode"/>
        </register>
        <register offset="0x0004" size="4" name="CMP0VUPD" initval="0x0" rw="W" caption="PWM Comparison 0 Value Update Register">
          <bitfield mask="0x000fffff" name="CVUPD" caption="Comparison 0 Value Update"/>
          <bitfield mask="0x01000000" name="CVMUPD" caption="Comparison 0 Value Mode Update"/>
        </register>
        <register offset="0x0008" size="4" name="CMP0M" initval="0x0" rw="RW" caption="PWM Comparison 0 Mode Register">
          <bitfield mask="0x00000001" name="CEN" values="CEN" caption="Comparison 0 Enable"/>
          <bitfield mask="0x000000f0" name="CTR" caption="Comparison 0 Trigger"/>
          <bitfield mask="0x00000f00" name="CPR" caption="Comparison 0 Period"/>
          <bitfield mask="0x0000f000" name="CPRCNT" caption="Comparison 0 Period Counter"/>
          <bitfield mask="0x000f0000" name="CUPR" caption="Comparison 0 Update Period"/>
          <bitfield mask="0x00f00000" name="CUPRCNT" caption="Comparison 0 Update Period Counter"/>
        </register>
        <register offset="0x000c" size="4" name="CMP0MUPD" initval="0x0" rw="W" caption="PWM Comparison 0 Mode Update Register">
          <bitfield mask="0x00000001" name="CENUPD" caption="Comparison 0 Enable Update"/>
          <bitfield mask="0x000000f0" name="CTRUPD" caption="Comparison 0 Trigger Update"/>
          <bitfield mask="0x00000f00" name="CPRUPD" caption="Comparison 0 Period Update"/>
          <bitfield mask="0x000f0000" name="CUPRUPD" caption="Comparison 0 Update Period Update"/>
        </register>
      </register-group>
      <register-group name="PWM" caption="Pulse Width Modulation Controller">
        <register offset="0x0000" size="4" name="CLK" initval="0x0" rw="RW" caption="PWM Clock Register">
          <bitfield mask="0x000000ff" name="DIVA" values="DIVA" caption="CLKA divide factor"/>
          <bitfield mask="0x00000f00" name="PREA" values="PREA" caption="PreA"/>
          <bitfield mask="0x00ff0000" name="DIVB" values="DIVB" caption="CLKB divide factor"/>
          <bitfield mask="0x0f000000" name="PREB" values="PREB" caption="PreB"/>
          <bitfield mask="0x80000000" name="CLKSEL" caption="Clock select"/>
        </register>
        <register offset="0x0004" size="4" name="ENA" rw="W" caption="PWM Enable Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
        </register>
        <register offset="0x0008" size="4" name="DIS" rw="W" caption="PWM Disable Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
        </register>
        <register offset="0x000c" size="4" name="SR" initval="0x0" rw="R" caption="PWM Status Register">
          <bitfield mask="0x00000001" name="CHID0" caption="Channel ID 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Channel ID 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Channel ID 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Channel ID 3"/>
        </register>
        <register offset="0x0010" size="4" name="IER1" rw="W" caption="PWM Interrupt Enable Register 1">
          <bitfield mask="0x00000001" name="CHID0" caption="Counter Event on Channel 0 Interrupt Enable"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Counter Event on Channel 1 Interrupt Enable"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Counter Event on Channel 2 Interrupt Enable"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Counter Event on Channel 3 Interrupt Enable"/>
          <bitfield mask="0x00010000" name="FCHID0" caption="Fault Event on Channel 0 Interrupt Enable"/>
          <bitfield mask="0x00020000" name="FCHID1" caption="Fault Event on Channel 1 Interrupt Enable"/>
          <bitfield mask="0x00040000" name="FCHID2" caption="Fault Event on Channel 2 Interrupt Enable"/>
          <bitfield mask="0x00080000" name="FCHID3" caption="Fault Event on Channel 3 Interrupt Enable"/>
        </register>
        <register offset="0x0014" size="4" name="IDR1" rw="W" caption="PWM Interrupt Disable Register 1">
          <bitfield mask="0x00000001" name="CHID0" caption="Counter Event on Channel 0 Interrupt Disable"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Counter Event on Channel 1 Interrupt Disable"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Counter Event on Channel 2 Interrupt Disable"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Counter Event on Channel 3 Interrupt Disable"/>
          <bitfield mask="0x00010000" name="FCHID0" caption="Fault Event on Channel 0 Interrupt Disable"/>
          <bitfield mask="0x00020000" name="FCHID1" caption="Fault Event on Channel 1 Interrupt Disable"/>
          <bitfield mask="0x00040000" name="FCHID2" caption="Fault Event on Channel 2 Interrupt Disable"/>
          <bitfield mask="0x00080000" name="FCHID3" caption="Fault Event on Channel 3 Interrupt Disable"/>
        </register>
        <register offset="0x0018" size="4" name="IMR1" initval="0x0" rw="R" caption="PWM Interrupt Mask Register 1">
          <bitfield mask="0x00000001" name="CHID0" caption="Counter Event on Channel 0 Interrupt Mask"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Counter Event on Channel 1 Interrupt Mask"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Counter Event on Channel 2 Interrupt Mask"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Counter Event on Channel 3 Interrupt Mask"/>
          <bitfield mask="0x00010000" name="FCHID0" caption="Fault Event on Channel 0 Interrupt Mask"/>
          <bitfield mask="0x00020000" name="FCHID1" caption="Fault Event on Channel 1 Interrupt Mask"/>
          <bitfield mask="0x00040000" name="FCHID2" caption="Fault Event on Channel 2 Interrupt Mask"/>
          <bitfield mask="0x00080000" name="FCHID3" caption="Fault Event on Channel 3 Interrupt Mask"/>
        </register>
        <register offset="0x001c" size="4" name="ISR1" initval="0x0" rw="R" caption="PWM Interrupt Status Register 1">
          <bitfield mask="0x00000001" name="CHID0" caption="Counter Event on Channel 0"/>
          <bitfield mask="0x00000002" name="CHID1" caption="Counter Event on Channel 1"/>
          <bitfield mask="0x00000004" name="CHID2" caption="Counter Event on Channel 2"/>
          <bitfield mask="0x00000008" name="CHID3" caption="Counter Event on Channel 3"/>
          <bitfield mask="0x00010000" name="FCHID0" caption="Fault Event on Channel 0"/>
          <bitfield mask="0x00020000" name="FCHID1" caption="Fault Event on Channel 1"/>
          <bitfield mask="0x00040000" name="FCHID2" caption="Fault Event on Channel 2"/>
          <bitfield mask="0x00080000" name="FCHID3" caption="Fault Event on Channel 3"/>
        </register>
        <register offset="0x0020" size="4" name="SCM" initval="0x0" rw="RW" caption="PWM Synch Channels Mode Register">
          <bitfield mask="0x00000001" name="SYNC0" caption="Synchronized channel 0"/>
          <bitfield mask="0x00000002" name="SYNC1" caption="Synchronized channel 1"/>
          <bitfield mask="0x00000004" name="SYNC2" caption="Synchronized channel 2"/>
          <bitfield mask="0x00000008" name="SYNC3" caption="Synchronized channel 3"/>
          <bitfield mask="0x00030000" name="UPDM" caption="Synchronized Channels Update Mode"/>
          <bitfield mask="0x00100000" name="PTRM" values="PTRM" caption="PDC Transfer Request Mode"/>
          <bitfield mask="0x00e00000" name="PTRCS" caption="PDC Transfer Request Comparison Selection"/>
        </register>
        <register offset="0x0024" size="4" name="PDCDATA" initval="0x0" rw="RW" caption="PDC Data Register"/>
        <register offset="0x0028" size="4" name="SCUC" initval="0x0" rw="RW" caption="PWM Sync Channels Update Control Register">
          <bitfield mask="0x00000001" name="UPDULOCK" caption="Synchronous Channels Update Unlock"/>
        </register>
        <register offset="0x002c" size="4" name="SCUP" initval="0x0" rw="RW" caption="PWM Sync Channels Update Period Value Register">
          <bitfield mask="0x0000000f" name="UPR" caption="Update Period"/>
          <bitfield mask="0x000000f0" name="UPRCNT" caption="Update Period Counter"/>
        </register>
        <register offset="0x0030" size="4" name="SCUPUPD" initval="0x0" rw="W" caption="PWM Sync Channels Update Period Value Update Register">
          <bitfield mask="0x0000ffff" name="UPRUPD" caption="Update Period Update"/>
        </register>
        <register offset="0x0034" size="4" name="IER2" rw="W" caption="PWM Interrupt Enable Register 2">
          <bitfield mask="0x00000001" name="WRDY" caption="Write Ready for Synchronous Channels Update Interrupt Enable"/>
          <bitfield mask="0x00000002" name="ENDTX" caption="PDC End of TX Buffer Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXBUFE" caption="PDC TX Buffer Empty Interrupt Enable"/>
          <bitfield mask="0x00000008" name="UNRE" caption="Synchronous Channels Update Underrun Error Interrupt Enable"/>
          <bitfield mask="0x00000100" name="CMPM0" caption="Comparison 0 Match Interrupt Enable"/>
          <bitfield mask="0x00000200" name="CMPM1" caption="Comparison 1 Match Interrupt Enable"/>
          <bitfield mask="0x00000400" name="CMPM2" caption="Comparison 2 Match Interrupt Enable"/>
          <bitfield mask="0x00000800" name="CMPM3" caption="Comparison 3 Match Interrupt Enable"/>
          <bitfield mask="0x00001000" name="CMPM4" caption="Comparison 4 Match Interrupt Enable"/>
          <bitfield mask="0x00002000" name="CMPM5" caption="Comparison 5 Match Interrupt Enable"/>
          <bitfield mask="0x00004000" name="CMPM6" caption="Comparison 6 Match Interrupt Enable"/>
          <bitfield mask="0x00008000" name="CMPM7" caption="Comparison 7 Match Interrupt Enable"/>
          <bitfield mask="0x00010000" name="CMPU0" caption="Comparison 0 Update Interrupt Enable"/>
          <bitfield mask="0x00020000" name="CMPU1" caption="Comparison 1 Update Interrupt Enable"/>
          <bitfield mask="0x00040000" name="CMPU2" caption="Comparison 2 Update Interrupt Enable"/>
          <bitfield mask="0x00080000" name="CMPU3" caption="Comparison 3 Update Interrupt Enable"/>
          <bitfield mask="0x00100000" name="CMPU4" caption="Comparison 4 Update Interrupt Enable"/>
          <bitfield mask="0x00200000" name="CMPU5" caption="Comparison 5 Update Interrupt Enable"/>
          <bitfield mask="0x00400000" name="CMPU6" caption="Comparison 6 Update Interrupt Enable"/>
          <bitfield mask="0x00800000" name="CMPU7" caption="Comparison 7 Update Interrupt Enable"/>
        </register>
        <register offset="0x0038" size="4" name="IDR2" rw="W" caption="PWM Interrupt Disable Register 2">
          <bitfield mask="0x00000001" name="WRDY" caption="Write Ready for Synchronous Channels Update Interrupt Disable"/>
          <bitfield mask="0x00000002" name="ENDTX" caption="PDC End of TX Buffer Interrupt Disable"/>
          <bitfield mask="0x00000004" name="TXBUFE" caption="PDC TX Buffer Empty Interrupt Disable"/>
          <bitfield mask="0x00000008" name="UNRE" caption="Synchronous Channels Update Underrun Error Interrupt Disable"/>
          <bitfield mask="0x00000100" name="CMPM0" caption="Comparison 0 Match Interrupt Disable"/>
          <bitfield mask="0x00000200" name="CMPM1" caption="Comparison 1 Match Interrupt Disable"/>
          <bitfield mask="0x00000400" name="CMPM2" caption="Comparison 2 Match Interrupt Disable"/>
          <bitfield mask="0x00000800" name="CMPM3" caption="Comparison 3 Match Interrupt Disable"/>
          <bitfield mask="0x00001000" name="CMPM4" caption="Comparison 4 Match Interrupt Disable"/>
          <bitfield mask="0x00002000" name="CMPM5" caption="Comparison 5 Match Interrupt Disable"/>
          <bitfield mask="0x00004000" name="CMPM6" caption="Comparison 6 Match Interrupt Disable"/>
          <bitfield mask="0x00008000" name="CMPM7" caption="Comparison 7 Match Interrupt Disable"/>
          <bitfield mask="0x00010000" name="CMPU0" caption="Comparison 0 Update Interrupt Disable"/>
          <bitfield mask="0x00020000" name="CMPU1" caption="Comparison 1 Update Interrupt Disable"/>
          <bitfield mask="0x00040000" name="CMPU2" caption="Comparison 2 Update Interrupt Disable"/>
          <bitfield mask="0x00080000" name="CMPU3" caption="Comparison 3 Update Interrupt Disable"/>
          <bitfield mask="0x00100000" name="CMPU4" caption="Comparison 4 Update Interrupt Disable"/>
          <bitfield mask="0x00200000" name="CMPU5" caption="Comparison 5 Update Interrupt Disable"/>
          <bitfield mask="0x00400000" name="CMPU6" caption="Comparison 6 Update Interrupt Disable"/>
          <bitfield mask="0x00800000" name="CMPU7" caption="Comparison 7 Update Interrupt Disable"/>
        </register>
        <register offset="0x003c" size="4" name="IMR2" initval="0x0" rw="R" caption="PWM Interrupt Mask Register 2">
          <bitfield mask="0x00000001" name="WRDY" caption="Write Ready for Synchronous Channels Update Interrupt Mask"/>
          <bitfield mask="0x00000002" name="ENDTX" caption="PDC End of TX Buffer Interrupt Mask"/>
          <bitfield mask="0x00000004" name="TXBUFE" caption="PDC TX Buffer Empty Interrupt Mask"/>
          <bitfield mask="0x00000008" name="UNRE" caption="Synchronous Channels Update Underrun Error Interrupt Mask"/>
          <bitfield mask="0x00000100" name="CMPM0" caption="Comparison 0 Match Interrupt Mask"/>
          <bitfield mask="0x00000200" name="CMPM1" caption="Comparison 1 Match Interrupt Mask"/>
          <bitfield mask="0x00000400" name="CMPM2" caption="Comparison 2 Match Interrupt Mask"/>
          <bitfield mask="0x00000800" name="CMPM3" caption="Comparison 3 Match Interrupt Mask"/>
          <bitfield mask="0x00001000" name="CMPM4" caption="Comparison 4 Match Interrupt Mask"/>
          <bitfield mask="0x00002000" name="CMPM5" caption="Comparison 5 Match Interrupt Mask"/>
          <bitfield mask="0x00004000" name="CMPM6" caption="Comparison 6 Match Interrupt Mask"/>
          <bitfield mask="0x00008000" name="CMPM7" caption="Comparison 7 Match Interrupt Mask"/>
          <bitfield mask="0x00010000" name="CMPU0" caption="Comparison 0 Update Interrupt Mask"/>
          <bitfield mask="0x00020000" name="CMPU1" caption="Comparison 1 Update Interrupt Mask"/>
          <bitfield mask="0x00040000" name="CMPU2" caption="Comparison 2 Update Interrupt Mask"/>
          <bitfield mask="0x00080000" name="CMPU3" caption="Comparison 3 Update Interrupt Mask"/>
          <bitfield mask="0x00100000" name="CMPU4" caption="Comparison 4 Update Interrupt Mask"/>
          <bitfield mask="0x00200000" name="CMPU5" caption="Comparison 5 Update Interrupt Mask"/>
          <bitfield mask="0x00400000" name="CMPU6" caption="Comparison 6 Update Interrupt Mask"/>
          <bitfield mask="0x00800000" name="CMPU7" caption="Comparison 7 Update Interrupt Mask"/>
        </register>
        <register offset="0x0040" size="4" name="ISR2" initval="0x0" rw="R" caption="PWM Interrupt Satus Register 2">
          <bitfield mask="0x00000001" name="WRDY" caption="Write Ready for Synchronous Channels Update Interrupt Status"/>
          <bitfield mask="0x00000002" name="ENDTX" caption="PDC End of TX Buffer Interrupt Status"/>
          <bitfield mask="0x00000004" name="TXBUFE" caption="PDC TX Buffer Empty Interrupt Status"/>
          <bitfield mask="0x00000008" name="UNRE" caption="Synchronous Channels Update Underrun Error Interrupt Status"/>
          <bitfield mask="0x00000100" name="CMPM0" values="CMPM0" caption="Comparison 0 Match"/>
          <bitfield mask="0x00000200" name="CMPM1" values="CMPM1" caption="Comparison 1 Match"/>
          <bitfield mask="0x00000400" name="CMPM2" values="CMPM2" caption="Comparison 2 Match"/>
          <bitfield mask="0x00000800" name="CMPM3" values="CMPM3" caption="Comparison 3 Match"/>
          <bitfield mask="0x00001000" name="CMPM4" values="CMPM4" caption="Comparison 4 Match"/>
          <bitfield mask="0x00002000" name="CMPM5" values="CMPM5" caption="Comparison 5 Match"/>
          <bitfield mask="0x00004000" name="CMPM6" values="CMPM6" caption="Comparison 6 Match"/>
          <bitfield mask="0x00008000" name="CMPM7" values="CMPM7" caption="Comparison 7 Match"/>
          <bitfield mask="0x00010000" name="CMPU0" values="CMPU0" caption="Comparison 0 Update"/>
          <bitfield mask="0x00020000" name="CMPU1" values="CMPU1" caption="Comparison 1 Update"/>
          <bitfield mask="0x00040000" name="CMPU2" values="CMPU2" caption="Comparison 2 Update"/>
          <bitfield mask="0x00080000" name="CMPU3" values="CMPU3" caption="Comparison 3 Update"/>
          <bitfield mask="0x00100000" name="CMPU4" values="CMPU4" caption="Comparison 4 Update"/>
          <bitfield mask="0x00200000" name="CMPU5" values="CMPU5" caption="Comparison 5 Update"/>
          <bitfield mask="0x00400000" name="CMPU6" values="CMPU6" caption="Comparison 6 Update"/>
          <bitfield mask="0x00800000" name="CMPU7" values="CMPU7" caption="Comparison 7 Update"/>
        </register>
        <register offset="0x0044" size="4" name="OOV" initval="0x0" rw="RW" caption="PWM Output Override Value">
          <bitfield mask="0x00000001" name="OOVH0" caption="Output Override Value for PWMH Output of the Channel 0"/>
          <bitfield mask="0x00000002" name="OOVH1" caption="Output Override Value for PWMH Output of the Channel 1"/>
          <bitfield mask="0x00000004" name="OOVH2" caption="Output Override Value for PWMH Output of the Channel 2"/>
          <bitfield mask="0x00000008" name="OOVH3" caption="Output Override Value for PWMH Output of the Channel 3"/>
          <bitfield mask="0x00010000" name="OOVL0" caption="Output Override Value for PWML Output of the Channel 0"/>
          <bitfield mask="0x00020000" name="OOVL1" caption="Output Override Value for PWML Output of the Channel 1"/>
          <bitfield mask="0x00040000" name="OOVL2" caption="Output Override Value for PWML Output of the Channel 2"/>
          <bitfield mask="0x00080000" name="OOVL3" caption="Output Override Value for PWML Output of the Channel 3"/>
        </register>
        <register offset="0x0048" size="4" name="OS" initval="0x0" rw="RW" caption="PWM Output Selection Register">
          <bitfield mask="0x00000001" name="OSH0" caption="Output Selection for PWMH Output of the Channel 0"/>
          <bitfield mask="0x00000002" name="OSH1" caption="Output Selection for PWMH Output of the Channel 1"/>
          <bitfield mask="0x00000004" name="OSH2" caption="Output Selection for PWMH Output of the Channel 2"/>
          <bitfield mask="0x00000008" name="OSH3" caption="Output Selection for PWMH Output of the Channel 3"/>
          <bitfield mask="0x00010000" name="OSL0" caption="Output Selection for PWML Output of the Channel 0"/>
          <bitfield mask="0x00020000" name="OSL1" caption="Output Selection for PWML Output of the Channel 1"/>
          <bitfield mask="0x00040000" name="OSL2" caption="Output Selection for PWML Output of the Channel 2"/>
          <bitfield mask="0x00080000" name="OSL3" caption="Output Selection for PWML Output of the Channel 3"/>
        </register>
        <register offset="0x004c" size="4" name="OSS" rw="W" caption="PWM Output Selection Set Register">
          <bitfield mask="0x00000001" name="OSSH0" caption="Output Selection Set for PWMH Output of the Channel 0"/>
          <bitfield mask="0x00000002" name="OSSH1" caption="Output Selection Set for PWMH Output of the Channel 1"/>
          <bitfield mask="0x00000004" name="OSSH2" caption="Output Selection Set for PWMH Output of the Channel 2"/>
          <bitfield mask="0x00000008" name="OSSH3" caption="Output Selection Set for PWMH Output of the Channel 3"/>
          <bitfield mask="0x00010000" name="OSSL0" caption="Output Selection Set for PWML Output of the Channel 0"/>
          <bitfield mask="0x00020000" name="OSSL1" caption="Output Selection Set for PWML Output of the Channel 1"/>
          <bitfield mask="0x00040000" name="OSSL2" caption="Output Selection Set for PWML Output of the Channel 2"/>
          <bitfield mask="0x00080000" name="OSSL3" caption="Output Selection Set for PWML Output of the Channel 3"/>
        </register>
        <register offset="0x0050" size="4" name="OSC" rw="W" caption="PWM Output Selection Clear Register">
          <bitfield mask="0x00000001" name="OSCH0" caption="Output Selection Clear for PWMH Output of the Channel 0"/>
          <bitfield mask="0x00000002" name="OSCH1" caption="Output Selection Clear for PWMH Output of the Channel 1"/>
          <bitfield mask="0x00000004" name="OSCH2" caption="Output Selection Clear for PWMH Output of the Channel 2"/>
          <bitfield mask="0x00000008" name="OSCH3" caption="Output Selection Clear for PWMH Output of the Channel 3"/>
          <bitfield mask="0x00010000" name="OSCL0" caption="Output Selection Clear for PWML Output of the Channel 0"/>
          <bitfield mask="0x00020000" name="OSCL1" caption="Output Selection Clear for PWML Output of the Channel 1"/>
          <bitfield mask="0x00040000" name="OSCL2" caption="Output Selection Clear for PWML Output of the Channel 2"/>
          <bitfield mask="0x00080000" name="OSCL3" caption="Output Selection Clear for PWML Output of the Channel 3"/>
        </register>
        <register offset="0x0054" size="4" name="OSSUPD" rw="W" caption="PWM Output Selection Set Update Register">
          <bitfield mask="0x00000001" name="OSSUPH0" caption="Output Selection Set Update for PWMH Output of the Channel 0"/>
          <bitfield mask="0x00000002" name="OSSUPH1" caption="Output Selection Set Update for PWMH Output of the Channel 1"/>
          <bitfield mask="0x00000004" name="OSSUPH2" caption="Output Selection Set Update for PWMH Output of the Channel 2"/>
          <bitfield mask="0x00010000" name="OSSUPL0" caption="Output Selection Set Update for PWML Output of the Channel 0"/>
          <bitfield mask="0x00020000" name="OSSUPL1" caption="Output Selection Set Update for PWML Output of the Channel 1"/>
          <bitfield mask="0x00040000" name="OSSUPL2" caption="Output Selection Set Update for PWML Output of the Channel 2"/>
          <bitfield mask="0x00080000" name="OSSUPL3" caption="Output Selection Set Update for PWML Output of the Channel 3"/>
        </register>
        <register offset="0x0058" size="4" name="OSCUPD" rw="W" caption="PWM Output Selection Clear Update Register">
          <bitfield mask="0x00000001" name="OSCUPH0" caption="Output Selection Clear Update for PWMH Output of the Channel 0"/>
          <bitfield mask="0x00000002" name="OSCUPH1" caption="Output Selection Clear Update for PWMH Output of the Channel 1"/>
          <bitfield mask="0x00000004" name="OSCUPH2" caption="Output Selection Clear Update for PWMH Output of the Channel 2"/>
          <bitfield mask="0x00000008" name="OSCUPH3" caption="Output Selection Clear Update for PWMH Output of the Channel 3"/>
          <bitfield mask="0x00010000" name="OSCUPL0" caption="Output Selection Clear Update for PWML Output of the Channel 0"/>
          <bitfield mask="0x00020000" name="OSCUPL1" caption="Output Selection Clear Update for PWML Output of the Channel 1"/>
          <bitfield mask="0x00040000" name="OSCUPL2" caption="Output Selection Clear Update for PWML Output of the Channel 2"/>
          <bitfield mask="0x00080000" name="OSCUPL3" caption="Output Selection Clear Update for PWML Output of the Channel 3"/>
        </register>
        <register offset="0x005c" size="4" name="FMR" initval="0x0" rw="RW" caption="PWM Fault Mode Register">
          <bitfield mask="0x00000001" name="FPOL0" values="FPOL0" caption="Fault 0 Polarity"/>
          <bitfield mask="0x00000002" name="FPOL1" caption="Fault 1 Polarity"/>
          <bitfield mask="0x00000004" name="FPOL2" caption="Fault 2 Polarity"/>
          <bitfield mask="0x00000008" name="FPOL3" caption="Fault 3 Polarity"/>
          <bitfield mask="0x00000010" name="FPOL4" caption="Fault 4 Polarity"/>
          <bitfield mask="0x00000100" name="FMOD0" values="FMOD0" caption="Fault 0 Activation Mode"/>
          <bitfield mask="0x00000200" name="FMOD1" caption="Fault 1 Activation Mode"/>
          <bitfield mask="0x00000400" name="FMOD2" caption="Fault 2 Activation Mode"/>
          <bitfield mask="0x00000800" name="FMOD3" caption="Fault 3 Activation Mode"/>
          <bitfield mask="0x00001000" name="FMOD4" caption="Fault 4 Activation Mode"/>
          <bitfield mask="0x00010000" name="FFIL0" values="FFIL0" caption="Fault 0 Filtering"/>
          <bitfield mask="0x00020000" name="FFIL1" caption="Fault 1 Filtering"/>
          <bitfield mask="0x00040000" name="FFIL2" caption="Fault 2 Filtering"/>
          <bitfield mask="0x00080000" name="FFIL3" caption="Fault 3 Filtering"/>
          <bitfield mask="0x00100000" name="FFIL4" caption="Fault 4 Filtering"/>
        </register>
        <register offset="0x0060" size="4" name="FSR" initval="0x0" rw="R" caption="PWM Fault Status Register">
          <bitfield mask="0x00000001" name="FIV0" caption="Fault Input 0 Value"/>
          <bitfield mask="0x00000002" name="FIV1" caption="Fault Input 1 Value"/>
          <bitfield mask="0x00000004" name="FIV2" caption="Fault Input 2 Value"/>
          <bitfield mask="0x00000008" name="FIV3" caption="Fault Input 3 Value"/>
          <bitfield mask="0x00000010" name="FIV4" caption="Fault Input 4 Value"/>
          <bitfield mask="0x00000100" name="FS0" values="FS0" caption="Fault 0 Status"/>
          <bitfield mask="0x00000200" name="FS1" caption="Fault 1 Status"/>
          <bitfield mask="0x00000400" name="FS2" caption="Fault 2 Status"/>
          <bitfield mask="0x00000800" name="FS3" caption="Fault 3 Status"/>
          <bitfield mask="0x00001000" name="FS4" caption="Fault 4 Status"/>
        </register>
        <register offset="0x0064" size="4" name="FCR" rw="W" caption="PWM Fault Clear Register">
          <bitfield mask="0x00000001" name="FCLR0" caption="Fault 0 Clear"/>
          <bitfield mask="0x00000002" name="FCLR1" caption="Fault 1 Clear"/>
          <bitfield mask="0x00000004" name="FCLR2" caption="Fault 2 Clear"/>
          <bitfield mask="0x00000008" name="FCLR3" caption="Fault 3 Clear"/>
          <bitfield mask="0x00000010" name="FCLR4" caption="Fault 4 Clear"/>
        </register>
        <register offset="0x0068" size="4" name="FPV" initval="0x0" rw="RW" caption="PWM Fault Protection Value Register">
          <bitfield mask="0x00000001" name="FPVH0" caption="Fault Protection Value for PWMH output on channel 0"/>
          <bitfield mask="0x00000002" name="FPVH1" caption="Fault Protection Value for PWMH output on channel 1"/>
          <bitfield mask="0x00000004" name="FPVH2" caption="Fault Protection Value for PWMH output on channel 2"/>
          <bitfield mask="0x00000008" name="FPVH3" caption="Fault Protection Value for PWMH output on channel 3"/>
          <bitfield mask="0x00010000" name="FPVL0" caption="Fault Protection Value for PWML output on channel 0"/>
          <bitfield mask="0x00020000" name="FPVL1" caption="Fault Protection Value for PWML output on channel 1"/>
          <bitfield mask="0x00040000" name="FPVL2" caption="Fault Protection Value for PWML output on channel 2"/>
          <bitfield mask="0x00080000" name="FPVL3" caption="Fault Protection Value for PWML output on channel 3"/>
        </register>
        <register offset="0x006c" size="4" name="FPE1" initval="0x0" rw="RW" caption="PWM Fault Protection Enable Register 1">
          <bitfield mask="0x0000001f" name="FPE0" caption="Fault Protection Enables for PWM Channel 0"/>
          <bitfield mask="0x00001f00" name="FPE1" caption="Fault Protection Enables for PWM Channel 1"/>
          <bitfield mask="0x001f0000" name="FPE2" caption="Fault Protection Enables for PWM Channel 2"/>
          <bitfield mask="0x1f000000" name="FPE3" caption="Fault Protection Enables for PWM Channel 3"/>
        </register>
        <register offset="0x00b0" size="4" name="SMMR" initval="0x0" rw="RW" caption="PWM Stepper Motor Mode">
          <bitfield mask="0x00000001" name="GCEN0" caption="Enable gray count on PWML[0], PWMH[0], PWML[1], PWMH[1]"/>
          <bitfield mask="0x00000002" name="GCEN1" caption="Enable gray count on PWML[2], PWMH[2], PWML[3], PWMH[3]"/>
          <bitfield mask="0x00010000" name="DOWN0" caption="0:Up counter/1:Down counter, channel 0"/>
          <bitfield mask="0x00020000" name="DOWN1" caption="0:Up counter/1:Down counter, channel 1"/>
        </register>
        <register offset="0x00e4" size="4" name="WPCR" rw="W" caption="PWM Write Protect Control Register">
          <bitfield mask="0x00000003" name="WPCMD" values="WPCMD" caption="Write Protect Command"/>
          <bitfield mask="0x00000004" name="WPRG0" values="WPRG0" caption="Write Protect Register Group 0"/>
          <bitfield mask="0x00000008" name="WPRG1" caption="Write Protect Register Group 1"/>
          <bitfield mask="0x00000010" name="WPRG2" caption="Write Protect Register Group 2"/>
          <bitfield mask="0x00000020" name="WPRG3" caption="Write Protect Register Group 3"/>
          <bitfield mask="0x00000040" name="WPRG4" caption="Write Protect Register Group 4"/>
          <bitfield mask="0x00000080" name="WPRG5" caption="Write Protect Register Group 5"/>
          <bitfield mask="0xffffff00" name="WPKEY" values="WPKEY" caption="Write Protect Key"/>
        </register>
        <register offset="0x00e8" size="4" name="WPSR" initval="0x0" rw="R" caption="PWM Write Protect Status Register">
          <bitfield mask="0x00000001" name="WPSWS0" values="WPSWS0" caption="Group 0 Write Protect Software Status"/>
          <bitfield mask="0x00000002" name="WPSWS1" values="WPSWS1" caption="Group 1 Write Protect Software Status"/>
          <bitfield mask="0x00000004" name="WPSWS2" values="WPSWS2" caption="Group 2 Write Protect Software Status"/>
          <bitfield mask="0x00000008" name="WPSWS3" values="WPSWS3" caption="Group 3 Write Protect Software Status"/>
          <bitfield mask="0x00000010" name="WPSWS4" values="WPSWS4" caption="Group 4 Write Protect Software Status"/>
          <bitfield mask="0x00000020" name="WPSWS5" values="WPSWS5" caption="Group 5 Write Protect Software Status"/>
          <bitfield mask="0x00000080" name="WPVS" caption="Write Protect Violation Status"/>
          <bitfield mask="0x00000100" name="WPHWS0" values="WPHWS0" caption="Group 0 Write Protect Hardware Status"/>
          <bitfield mask="0x00000200" name="WPHWS1" values="WPHWS1" caption="Group 1 Write Protect Hardware Status"/>
          <bitfield mask="0x00000400" name="WPHWS2" values="WPHWS2" caption="Group 2 Write Protect Hardware Status"/>
          <bitfield mask="0x00000800" name="WPHWS3" values="WPHWS3" caption="Group 3 Write Protect Hardware Status"/>
          <bitfield mask="0x00001000" name="WPHWS4" values="WPHWS4" caption="Group 4 Write Protect Hardware Status"/>
          <bitfield mask="0x00002000" name="WPHWS5" values="WPHWS5" caption="Group 5 Write Protect Hardware Status"/>
          <bitfield mask="0xffff0000" name="WPVSRC" caption="Write Protect Violation Source"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x501" rw="R" caption="PWM Version Register">
          <bitfield mask="0x00000fff" name="VERSION"/>
          <bitfield mask="0x00070000" name="MFN"/>
        </register>
        <register offset="0x0108" size="4" name="TPR" initval="0x0" rw="RW" caption="PDC Pointer Register"/>
        <register offset="0x010c" size="4" name="TCR" initval="0x0" rw="RW" caption="PDC Count Register"/>
        <register offset="0x0118" size="4" name="TNPR" initval="0x0" rw="RW" caption="PDC Next Pointer Register"/>
        <register offset="0x011c" size="4" name="TNCR" initval="0x0" rw="RW" caption="PDC Next Count Register"/>
        <register offset="0x0120" size="4" name="PTCR" initval="0x0" rw="RW" caption="PDC Transfer Control Register"/>
        <register offset="0x0124" size="4" name="PTSR" initval="0x0" rw="RW" caption="PDC Transfer Status Register"/>
        <register-group offset="0x200" count="0x4" count-param="CHANNEL_NUM" name-in-module="channel" name="channel"/>
        <register-group offset="0x130" count="0x8" count-param="CMP_NUM" name-in-module="comp" name="comp"/>
        <register offset="0x07C" size="4" count="0x2" count-param="EVT_NUM" name="elxmr" initval="0x0">
          <bitfield mask="0x00000001" name="CSEL0" values="CSEL0" caption="Comparison 0 Selection"/>
          <bitfield mask="0x00000002" name="CSEL1" caption="Comparison 1 Selection"/>
          <bitfield mask="0x00000004" name="CSEL2" caption="Comparison 2 Selection"/>
          <bitfield mask="0x00000008" name="CSEL3" caption="Comparison 3 Selection"/>
          <bitfield mask="0x00000010" name="CSEL4" caption="Comparison 4 Selection"/>
          <bitfield mask="0x00000020" name="CSEL5" caption="Comparison 5 Selection"/>
          <bitfield mask="0x00000040" name="CSEL6" caption="Comparison 6 Selection"/>
          <bitfield mask="0x00000080" name="CSEL7" caption="Comparison 7 Selection"/>
        </register>
      </register-group>
      <value-group name="DIVA">
        <value name="CLK_OFF" value="0"/>
        <value name="CLK_SEL_PREA" value="1"/>
      </value-group>
      <value-group name="DIVB">
        <value name="CLK_OFF" value="0"/>
        <value name="CLK_SEL_PREB" value="1"/>
      </value-group>
      <value-group name="PREA">
        <value name="CCK" value="0"/>
        <value name="CCK_DIV_2" value="1"/>
        <value name="CCK_DIV_4" value="2"/>
        <value name="CCK_DIV_8" value="3"/>
        <value name="CCK_DIV_16" value="4"/>
        <value name="CCK_DIV_32" value="5"/>
        <value name="CCK_DIV_64" value="6"/>
        <value name="CCK_DIV_128" value="7"/>
        <value name="CCK_DIV_256" value="8"/>
        <value name="CCK_DIV_512" value="9"/>
        <value name="CCK_DIV_1024" value="10"/>
      </value-group>
      <value-group name="PREB">
        <value name="CCK" value="0"/>
        <value name="CCK_DIV_2" value="1"/>
        <value name="CCK_DIV_4" value="2"/>
        <value name="CCK_DIV_8" value="3"/>
        <value name="CCK_DIV_16" value="4"/>
        <value name="CCK_DIV_32" value="5"/>
        <value name="CCK_DIV_64" value="6"/>
        <value name="CCK_DIV_128" value="7"/>
        <value name="CCK_DIV_256" value="8"/>
        <value name="CCK_DIV_512" value="9"/>
        <value name="CCK_DIV_1024" value="10"/>
      </value-group>
      <value-group name="CEN">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CVM">
        <value name="INC" value="0"/>
        <value name="DEC" value="1"/>
      </value-group>
      <value-group name="CPRE">
        <value name="CCK" value="0"/>
        <value name="CCK_DIV_2" value="1"/>
        <value name="CCK_DIV_4" value="2"/>
        <value name="CCK_DIV_8" value="3"/>
        <value name="CCK_DIV_16" value="4"/>
        <value name="CCK_DIV_32" value="5"/>
        <value name="CCK_DIV_64" value="6"/>
        <value name="CCK_DIV_128" value="7"/>
        <value name="CCK_DIV_256" value="8"/>
        <value name="CCK_DIV_512" value="9"/>
        <value name="CCK_DIV_1024" value="10"/>
        <value name="CLKA" value="11"/>
        <value name="CLKB" value="12"/>
      </value-group>
      <value-group name="CSEL0">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="FFIL0">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="FMOD0">
        <value name="LEV" value="0"/>
        <value name="CLR" value="1"/>
      </value-group>
      <value-group name="FPOL0">
        <value name="LO" value="0"/>
        <value name="HI" value="1"/>
      </value-group>
      <value-group name="FS0">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPM0">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPM1">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPM2">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPM3">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPM4">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPM5">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPM6">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPM7">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPU0">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPU1">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPU2">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPU3">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPU4">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPU5">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPU6">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="CMPU7">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="PTRM">
        <value name="PER" value="0"/>
        <value name="CMP" value="1"/>
      </value-group>
      <value-group name="WPCMD">
        <value name="SWDIS" value="0"/>
        <value name="SWENA" value="1"/>
        <value name="HWENA" value="2"/>
      </value-group>
      <value-group name="WPKEY">
        <value name="KEY" value="0x50574D"/>
      </value-group>
      <value-group name="WPRG0">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPHWS0">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPHWS1">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPHWS2">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPHWS3">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPHWS4">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPHWS5">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPSWS0">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPSWS1">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPSWS2">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPSWS3">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPSWS4">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="WPSWS5">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
    </module><module id="I7525" version="1.0.0" name="QDEC" caption="Quadrature Decoder">
      <register-group name="QDEC" caption="Quadrature Decoder">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="RW" caption="CTRL register">
          <bitfield mask="0x00000001" name="CLKEN" caption="QDEC clock enable"/>
          <bitfield mask="0x00000002" name="SWTRG" caption="Software trigger"/>
        </register>
        <register offset="0x0004" size="4" name="CF" initval="0x0" rw="RW" caption="CF register">
          <bitfield mask="0x00000001" name="QDEC" caption="QDEC Mode."/>
          <bitfield mask="0x00000002" name="IDXE" caption="Index Enable"/>
          <bitfield mask="0x00000004" name="PCCE" caption="Position counter compare enable"/>
          <bitfield mask="0x00000008" name="RCCE" caption="Revolution counter compare enable"/>
          <bitfield mask="0x00000010" name="EVTRGE" caption="Event trigger enable"/>
          <bitfield mask="0x00000100" name="PHSINVA" caption="QEPA phase"/>
          <bitfield mask="0x00000200" name="PHSINVB" caption="QEPB phase"/>
          <bitfield mask="0x00000400" name="IDXINV" caption="QEPI phase"/>
          <bitfield mask="0x00001800" name="IDXPHS" caption="QEPI detection phase"/>
          <bitfield mask="0x00002000" name="FILTEN" caption="Input digital filter enable"/>
          <bitfield mask="0x00010000" name="TSDIR" caption="Timer set direction"/>
          <bitfield mask="0x00020000" name="UPD" caption="Up/Down timer mode"/>
        </register>
        <register offset="0x0008" size="4" name="CNT" initval="0x0" rw="RW" caption="CNT register">
          <bitfield mask="0x0000ffff" name="PC" caption="Position Counter"/>
          <bitfield mask="0xffff0000" name="RC" caption="Revolution Counter"/>
        </register>
        <register offset="0x000c" size="4" name="TOP" initval="0x0" rw="RW" caption="TOP register">
          <bitfield mask="0x0000ffff" name="PCTOP" caption="Position Counter top value"/>
          <bitfield mask="0xffff0000" name="RCTOP" caption="Revolution Counter top value"/>
        </register>
        <register offset="0x0010" size="4" name="CMP" initval="0x0" rw="RW" caption="CMP register">
          <bitfield mask="0x0000ffff" name="PCCMP" caption="Position Counter Compare Value"/>
          <bitfield mask="0xffff0000" name="RCCMP" caption="Revolution Counter Compare Value"/>
        </register>
        <register offset="0x0014" size="4" name="CAP" initval="0x0" rw="R" caption="CAP register">
          <bitfield mask="0x0000ffff" name="PCCAP" caption="Position Capture"/>
          <bitfield mask="0xffff0000" name="RCCAP" caption="Revolution Capture"/>
        </register>
        <register offset="0x0018" size="4" name="SR" initval="0x0" rw="R" caption="SR register">
          <bitfield mask="0x00000001" name="QEPI" caption="Index Signal Detection"/>
          <bitfield mask="0x00000002" name="CMP" caption="Counter Compare"/>
          <bitfield mask="0x00000004" name="CAP" caption="Counter Capture"/>
          <bitfield mask="0x00000008" name="PCRO" caption="Position Counter Roll Over"/>
          <bitfield mask="0x00000010" name="RCRO" caption="Revolution Counter Roll Over"/>
          <bitfield mask="0x00000020" name="IDXERR" caption="Index Error"/>
          <bitfield mask="0x00000040" name="DIRINV" caption="Count Direction Inversion"/>
          <bitfield mask="0x00000080" name="OVR" caption="Overrun capture."/>
          <bitfield mask="0x00000100" name="QDERR" caption="Illegal quadrature signals transition."/>
          <bitfield mask="0x00000200" name="TRIGGER" caption="Trigger event occurence."/>
          <bitfield mask="0x00010000" name="CNTDIR" caption="Counter Direction."/>
          <bitfield mask="0x00020000" name="CLKEN" caption="QDEC counter clock status"/>
          <bitfield mask="0x01000000" name="OSCA" caption="QEPA Oscillation"/>
          <bitfield mask="0x02000000" name="OSCB" caption="QEPB Oscillation"/>
          <bitfield mask="0x04000000" name="WPHA" caption="QEPA Wrong phase"/>
          <bitfield mask="0x08000000" name="WPHB" caption="QEPB Wrong phase"/>
          <bitfield mask="0x10000000" name="CTA" caption="QEPA Cross Talk"/>
          <bitfield mask="0x20000000" name="CTB" caption="QEPB Cross Talk"/>
          <bitfield mask="0x40000000" name="WP" caption="Wrong position"/>
        </register>
        <register offset="0x001c" size="4" name="SCR" initval="0x0" rw="W" caption="SCR register">
          <bitfield mask="0x00000001" name="QEPI" caption="Index Signal Detection"/>
          <bitfield mask="0x00000002" name="CMP" caption="Counter Compare"/>
          <bitfield mask="0x00000004" name="CAP" caption="Counter Capture"/>
          <bitfield mask="0x00000008" name="PCRO" caption="Position Counter Roll Over"/>
          <bitfield mask="0x00000010" name="RCRO" caption="Revolution Counter Roll Over"/>
          <bitfield mask="0x00000020" name="IDXERR" caption="Index Error"/>
          <bitfield mask="0x00000040" name="DIRINV" caption="Count Direction Inversion"/>
          <bitfield mask="0x00000080" name="OVR" caption="Overrun capture."/>
          <bitfield mask="0x00000100" name="QDERR" caption="Illegal quadrature signals transition."/>
          <bitfield mask="0x00000200" name="TRIGGER" caption="Trigger event occurence."/>
          <bitfield mask="0x01000000" name="OSCA" caption="QEPA Oscillation"/>
          <bitfield mask="0x02000000" name="OSCB" caption="QEPB Oscillation"/>
          <bitfield mask="0x04000000" name="WPHA" caption="QEPA Wrong phase"/>
          <bitfield mask="0x08000000" name="WPHB" caption="QEPB Wrong phase"/>
          <bitfield mask="0x10000000" name="CTA" caption="QEPA Cross Talk"/>
          <bitfield mask="0x20000000" name="CTB" caption="QEPB Cross Talk"/>
          <bitfield mask="0x40000000" name="WP" caption="Wrong position"/>
        </register>
        <register offset="0x0020" size="4" name="IMR" initval="0x0" rw="R" caption="IMR register">
          <bitfield mask="0x00000001" name="QEPI" caption="Index Signal Detection Mask Bit."/>
          <bitfield mask="0x00000002" name="CMP" caption="Counter Compare Event Detection Mask Bit."/>
          <bitfield mask="0x00000004" name="CAP" caption="Counter Capture Event Detection Mask Bit."/>
          <bitfield mask="0x00000008" name="PCRO" caption="Position Counter Roll Over Detection Mask Bit."/>
          <bitfield mask="0x00000010" name="RCRO" caption="Revolution Counter Roll Over Detection Mask Bit."/>
          <bitfield mask="0x00000020" name="IDXERR" caption="Index Error Detection Mask Bit."/>
          <bitfield mask="0x00000040" name="DIRINV" caption="Count Direction Inversion Mask Bit."/>
          <bitfield mask="0x00000080" name="OVR" caption="Overrun capture."/>
          <bitfield mask="0x00000100" name="QDERR" caption="Illegal quadrature signals transition."/>
          <bitfield mask="0x00000200" name="TRIGGER" caption="Trigger occurence."/>
          <bitfield mask="0x01000000" name="OSCA" caption="Oscillation occurs on line QEPA."/>
          <bitfield mask="0x02000000" name="OSCB" caption="Oscillation occurs on line QEPB."/>
          <bitfield mask="0x04000000" name="WPHA" caption="Wrong phase occurs on line QEPA."/>
          <bitfield mask="0x08000000" name="WPHB" caption="Wrong phase occurs on line QEPB."/>
          <bitfield mask="0x10000000" name="CTA" caption="Cross Talk occurs on line QEPA."/>
          <bitfield mask="0x20000000" name="CTB" caption="Cross Talk occurs on line QEPB."/>
          <bitfield mask="0x40000000" name="WP" caption="Wrong position occurs."/>
        </register>
        <register offset="0x0024" size="4" name="IER" initval="0x0" rw="W" caption="IER register">
          <bitfield mask="0x00000001" name="QEPI" caption="Index Signal Detection Mask Bit."/>
          <bitfield mask="0x00000002" name="CMP" caption="Counter Compare Event Detection Mask Bit."/>
          <bitfield mask="0x00000004" name="CAP" caption="Counter Capture Event Detection Mask Bit."/>
          <bitfield mask="0x00000008" name="PCRO" caption="Position Counter Roll Over Detection Mask Bit."/>
          <bitfield mask="0x00000010" name="RCRO" caption="Revolution Counter Roll Over Detection Mask Bit."/>
          <bitfield mask="0x00000020" name="IDXERR" caption="Index Error Detection Mask Bit."/>
          <bitfield mask="0x00000040" name="DIRINV" caption="Count Direction Inversion Mask Bit."/>
          <bitfield mask="0x00000080" name="OVR" caption="Overrun capture"/>
          <bitfield mask="0x00000100" name="QDERR" caption="Illegal quadrature signals transition."/>
          <bitfield mask="0x00000200" name="TRIGGER" caption="Trigger occurence."/>
          <bitfield mask="0x01000000" name="OSCA" caption="Oscillation occurs on line QEPA."/>
          <bitfield mask="0x02000000" name="OSCB" caption="Oscillation occurs on line QEPB."/>
          <bitfield mask="0x04000000" name="WPHA" caption="Wrong phase occurs on line QEPA."/>
          <bitfield mask="0x08000000" name="WPHB" caption="Wrong phase occurs on line QEPB."/>
          <bitfield mask="0x10000000" name="CTA" caption="Cross Talk occurs on line QEPA."/>
          <bitfield mask="0x20000000" name="CTB" caption="Cross Talk occurs on line QEPB."/>
          <bitfield mask="0x40000000" name="WP" caption="Wrong position occurs."/>
        </register>
        <register offset="0x0028" size="4" name="IDR" initval="0x0" rw="W" caption="IDR register">
          <bitfield mask="0x00000001" name="QEPI" caption="Index Signal Detection Mask Bit."/>
          <bitfield mask="0x00000002" name="CMP" caption="Counter Compare Event Detection Mask Bit."/>
          <bitfield mask="0x00000004" name="CAP" caption="Counter Capture Event Detection Mask Bit."/>
          <bitfield mask="0x00000008" name="PCRO" caption="Position Counter Roll Over Detection Mask Bit."/>
          <bitfield mask="0x00000010" name="RCRO" caption="Revolution Counter Roll Over Detection Mask Bit."/>
          <bitfield mask="0x00000020" name="IDXERR" caption="Index Error Detection Mask Bit."/>
          <bitfield mask="0x00000040" name="DIRINV" caption="Count Direction Inversion Mask Bit."/>
          <bitfield mask="0x00000080" name="OVR" caption="Overrun capture"/>
          <bitfield mask="0x00000100" name="QDERR" caption="Illegal quadrature signals transition."/>
          <bitfield mask="0x00000200" name="TRIGGER" caption="Trigger occurence."/>
          <bitfield mask="0x01000000" name="OSCA" caption="Oscillation occurs on line QEPA."/>
          <bitfield mask="0x02000000" name="OSCB" caption="Oscillation occurs on line QEPB."/>
          <bitfield mask="0x04000000" name="WPHA" caption="Wrong phase occurs on line QEPA."/>
          <bitfield mask="0x08000000" name="WPHB" caption="Wrong phase occurs on line QEPB."/>
          <bitfield mask="0x10000000" name="CTA" caption="Cross Talk occurs on line QEPA."/>
          <bitfield mask="0x20000000" name="CTB" caption="Cross Talk occurs on line QEPB."/>
          <bitfield mask="0x40000000" name="WP" caption="Wrong position occurs."/>
        </register>
        <register offset="0x002c" size="4" name="PARAMETER" initval="0xFF" rw="R" caption="PAR register">
          <bitfield mask="0x0000000f" name="PC_SIZE" caption="Size-1 of PC registers"/>
          <bitfield mask="0x000000f0" name="RC_SIZE" caption="Size-1 of RC registers"/>
        </register>
        <register offset="0x0030" size="4" name="VERSION" initval="0x100" rw="R" caption="VERSION register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version of the module"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Reserved. Value subject to change. No functionality associated."/>
        </register>
      </register-group>
    </module><module id="I7543" version="1.1.1" name="SAU" caption="Secure Access Unit">
      <register-group name="SAU" caption="Secure Access Unit">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="EN" caption="SAU Enable"/>
          <bitfield mask="0x00000002" name="DIS" caption="SAU Disable"/>
          <bitfield mask="0x00000004" name="SEN" caption="Setup Mode Enable"/>
          <bitfield mask="0x00000008" name="SDIS" caption="Setup Mode Disable"/>
          <bitfield mask="0x00000010" name="BERREN" caption="Bus Error Response Enable"/>
          <bitfield mask="0x00000020" name="BERRDIS" caption="Bus Error Response Disable"/>
        </register>
        <register offset="0x0004" size="4" name="CONFIG" initval="0x0" rw="W" caption="Configuration Register">
          <bitfield mask="0x000000ff" name="UKEY" caption="Unlock Key"/>
          <bitfield mask="0x0000ff00" name="UCYC" caption="Unlock number of clock cycles"/>
          <bitfield mask="0x00010000" name="OPEN" caption="Open Mode Enable"/>
        </register>
        <register offset="0x0008" size="4" name="CERH" initval="0x0" rw="RW" caption="Channel Enable Register High">
          <bitfield mask="0x7fffffff" name="CERH" caption="Channel Enable Register High"/>
        </register>
        <register offset="0x000c" size="4" name="CERL" initval="0x0" rw="RW" caption="Channel Enable Register Low">
          <bitfield mask="0xffffffff" name="CERL" caption="Channel Enable Register Low"/>
        </register>
        <register offset="0x0010" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="EXP" caption="Channel Unlock Expired"/>
          <bitfield mask="0x00000002" name="CAS" caption="Channel Access Successful"/>
          <bitfield mask="0x00000004" name="CAU" caption="Channel Access Unsuccessful"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Unlock Register Read"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Unlock Register Key Error"/>
          <bitfield mask="0x00000020" name="URES" caption="Unlock Register Error"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Master Interface Bus Error"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="RTR Address Error"/>
          <bitfield mask="0x00000100" name="EN" caption="SAU Enabled"/>
          <bitfield mask="0x00000200" name="SEN" caption="SAU Setup Mode Enabled"/>
          <bitfield mask="0x00000400" name="IDLE" caption="SAU Master Interface Idle"/>
        </register>
        <register offset="0x0014" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="EXP" caption="Enable Channel Unlock Expired Interrupt"/>
          <bitfield mask="0x00000002" name="CAS" caption="Enable Channel Access Successful Interrupt"/>
          <bitfield mask="0x00000004" name="CAU" caption="Enable Channel Access Unsuccessful Interrupt"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Enable Unlock Register Read Interrupt"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Enable Unlock Register Key Error Interrupt"/>
          <bitfield mask="0x00000020" name="URES" caption="Enable Unlock Register Error Interrupt"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Enable Master Interface Bus Error Interrupt"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="Enable Illegal RTR Address Setup Interrupt"/>
        </register>
        <register offset="0x0018" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="EXP" caption="Disable Channel Unlock Expired Interrupt"/>
          <bitfield mask="0x00000002" name="CAS" caption="Disable Channel Access Successful Interrupt"/>
          <bitfield mask="0x00000004" name="CAU" caption="Disable Channel Access Unsuccessful Interrupt"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Disable Unlock Register Read Interrupt"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Disable Unlock Register Key Error Interrupt"/>
          <bitfield mask="0x00000020" name="URES" caption="Disable Inlock Register Error Interrupt"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Disable Master Interface Bus Error Interrupt"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="Disable Illegal RTR Address Setup Interrupt"/>
        </register>
        <register offset="0x001c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="EXP" caption="Channel Unlock Expired Interrupt Mask Bit"/>
          <bitfield mask="0x00000002" name="CAS" caption="Channel Access Successful Interrupt Mask Bit"/>
          <bitfield mask="0x00000004" name="CAU" caption="Channel Access Unsuccessful Interrupt Mask Bit"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Unlock Register Read Interrupt Mask Bit"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Unlock Register Key Error Interrupt Mask Bit"/>
          <bitfield mask="0x00000020" name="URES" caption="Unlock Register Error Interrupt Mask Bit"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Master Interface Bus Error Interrupt Mask Bit"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="Illegal RTR Address Setup Interrupt Mask Bit"/>
        </register>
        <register offset="0x0020" size="4" name="ICR" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="EXP" caption="Clear Channel Unlock Expired bit"/>
          <bitfield mask="0x00000002" name="CAS" caption="Clear Channel Access Successful bit"/>
          <bitfield mask="0x00000004" name="CAU" caption="Clear Channel Access Unsuccessful bit"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Clear Unlock Register Read bit"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Clear Unlock Register Key Error bit"/>
          <bitfield mask="0x00000020" name="URES" caption="Clear Unlock Register Error bit"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Clear Master Interface Bus Error bit"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="Clear Illegal RTR Address Setup bit"/>
        </register>
        <register offset="0x0024" size="4" name="PARAMETER" initval="0x10" rw="R" caption="Parameter Register">
          <bitfield mask="0x0000003f" name="CHANNELS" caption="SAU Parameters"/>
        </register>
        <register offset="0x0028" size="4" name="VERSION" initval="0x111" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
      <register-group name="SAU_HSB" caption="Secure Access Unit">
        <register offset="0x00fc" size="4" name="UR" rw="W" caption="Unlock Register">
          <bitfield mask="0x0000003f" name="CHANNEL" caption="Channel number"/>
          <bitfield mask="0x0000ff00" name="KEY" caption="Unlock Key"/>
        </register>
        <register offset="0x00" size="4" count="0x3F" count-param="CHANNELS" name="RTR">
          <bitfield mask="0xffffffff" name="RTR" caption="Remap Target Address for channel n"/>
        </register>
      </register-group>
    </module><module id="I7061" version="1.0.1" name="SCAN" caption="Custom module for scan signals"/><module id="I7149" version="1.0.2C" name="SCIF" caption="System Control Interface">
      <register-group name="SCIF" caption="System Control Interface">
        <register offset="0x0000" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="OSC0RDY"/>
          <bitfield mask="0x00000002" name="OSC1RDY"/>
          <bitfield mask="0x00000004" name="OSC32RDY"/>
          <bitfield mask="0x00000008" name="RCOSC8MRDY"/>
          <bitfield mask="0x00000010" name="PLL0_LOCK"/>
          <bitfield mask="0x00000020" name="PLL1_LOCK"/>
          <bitfield mask="0x00000040" name="BODDET"/>
          <bitfield mask="0x00000080" name="BOD33DET"/>
          <bitfield mask="0x00000100" name="BOD50DET"/>
          <bitfield mask="0x00000200" name="PLL0_LOCKLOST"/>
          <bitfield mask="0x00000400" name="PLL1_LOCKLOST"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x0004" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="OSC0RDY"/>
          <bitfield mask="0x00000002" name="OSC1RDY"/>
          <bitfield mask="0x00000004" name="OSC32RDY"/>
          <bitfield mask="0x00000008" name="RCOSC8MRDY"/>
          <bitfield mask="0x00000010" name="PLL0_LOCK"/>
          <bitfield mask="0x00000020" name="PLL1_LOCK"/>
          <bitfield mask="0x00000040" name="BODDET"/>
          <bitfield mask="0x00000080" name="BOD33DET"/>
          <bitfield mask="0x00000100" name="BOD50DET"/>
          <bitfield mask="0x00000200" name="PLL0_LOCKLOST"/>
          <bitfield mask="0x00000400" name="PLL1_LOCKLOST"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x0008" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="OSC0RDY"/>
          <bitfield mask="0x00000002" name="OSC1RDY"/>
          <bitfield mask="0x00000004" name="OSC32RDY"/>
          <bitfield mask="0x00000008" name="RCOSC8MRDY"/>
          <bitfield mask="0x00000010" name="PLL0_LOCK"/>
          <bitfield mask="0x00000020" name="PLL1_LOCK"/>
          <bitfield mask="0x00000040" name="BODDET"/>
          <bitfield mask="0x00000080" name="BOD33DET"/>
          <bitfield mask="0x00000100" name="BOD50DET"/>
          <bitfield mask="0x00000200" name="PLL0_LOCKLOST"/>
          <bitfield mask="0x00000400" name="PLL1_LOCKLOST"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x000c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="OSC0RDY"/>
          <bitfield mask="0x00000002" name="OSC1RDY"/>
          <bitfield mask="0x00000004" name="OSC32RDY"/>
          <bitfield mask="0x00000008" name="RCOSC8MRDY"/>
          <bitfield mask="0x00000010" name="PLL0_LOCK"/>
          <bitfield mask="0x00000020" name="PLL1_LOCK"/>
          <bitfield mask="0x00000040" name="BODDET"/>
          <bitfield mask="0x00000080" name="BOD33DET"/>
          <bitfield mask="0x00000100" name="BOD50DET"/>
          <bitfield mask="0x00000200" name="PLL0_LOCKLOST"/>
          <bitfield mask="0x00000400" name="PLL1_LOCKLOST"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x0010" size="4" name="ICR" initval="0x0" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="OSC0RDY"/>
          <bitfield mask="0x00000002" name="OSC1RDY"/>
          <bitfield mask="0x00000004" name="OSC32RDY"/>
          <bitfield mask="0x00000008" name="RCOSC8MRDY"/>
          <bitfield mask="0x00000010" name="PLL0_LOCK"/>
          <bitfield mask="0x00000020" name="PLL1_LOCK"/>
          <bitfield mask="0x00000040" name="BODDET"/>
          <bitfield mask="0x00000080" name="BOD33DET"/>
          <bitfield mask="0x00000100" name="BOD50DET"/>
          <bitfield mask="0x00000200" name="PLL0_LOCKLOST"/>
          <bitfield mask="0x00000400" name="PLL1_LOCKLOST"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x0014" size="4" name="PCLKSR" initval="0x0" rw="R" caption="Power and Clocks Status Register">
          <bitfield mask="0x00000001" name="OSC0RDY"/>
          <bitfield mask="0x00000002" name="OSC1RDY"/>
          <bitfield mask="0x00000004" name="OSC32RDY"/>
          <bitfield mask="0x00000008" name="RCOSC8MRDY"/>
          <bitfield mask="0x00000010" name="PLL0_LOCK"/>
          <bitfield mask="0x00000020" name="PLL1_LOCK"/>
          <bitfield mask="0x00000040" name="BODDET"/>
          <bitfield mask="0x00000080" name="BOD33DET"/>
          <bitfield mask="0x00000100" name="BOD50DET"/>
          <bitfield mask="0x00000200" name="PLL0_LOCKLOST"/>
          <bitfield mask="0x00000400" name="PLL1_LOCKLOST"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x0018" size="4" name="UNLOCK" initval="0x0" rw="W" caption="Unlock Register">
          <bitfield mask="0x0000ffff" name="ADDR"/>
          <bitfield mask="0xff000000" name="KEY"/>
        </register>
        <register offset="0x002c" size="4" name="BOD" initval="0x0" rw="RW" caption="1.8V BOD Control Register">
          <bitfield mask="0x0000003f" name="LEVEL" caption="BOD Level"/>
          <bitfield mask="0x00000040" name="HYST" caption="BOD Hysteresis"/>
          <bitfield mask="0x00000300" name="CTRL" values="CTRL" caption="BOD Control"/>
          <bitfield mask="0x00010000" name="FCD" caption="BOD Fuse calibration done"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store final value"/>
        </register>
        <register offset="0x0030" size="4" name="BGCR" initval="0x0" rw="RW" caption="Bandgap Calibration Register">
          <bitfield mask="0x00000007" name="CALIB" caption="Calibration value"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash Calibration Done"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store Final Value"/>
        </register>
        <register offset="0x0034" size="4" name="BOD33" initval="0x0" rw="RW" caption="3.3V BOD Control Register">
          <bitfield mask="0x0000003f" name="LEVEL" caption="BOD Level"/>
          <bitfield mask="0x00000040" name="HYST" caption="BOD Hysteresis"/>
          <bitfield mask="0x00000300" name="CTRL" values="CTRL" caption="BOD Control"/>
          <bitfield mask="0x00010000" name="FCD" caption="BOD Fuse calibration done"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store final value"/>
        </register>
        <register offset="0x0038" size="4" name="BOD50" initval="0x0" rw="RW" caption="5V BOD Control Register">
          <bitfield mask="0x0000003f" name="LEVEL" caption="BOD Level"/>
          <bitfield mask="0x00000040" name="HYST" caption="BOD Hysteresis"/>
          <bitfield mask="0x00000100" name="CTRL" values="CTRL" caption="BOD Control"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store final value"/>
        </register>
        <register offset="0x003c" size="4" name="VREGCR" initval="0x0" rw="RW" caption="Voltage Regulator Calibration Register">
          <bitfield mask="0x00000007" name="CALIB" caption="Calibration value"/>
          <bitfield mask="0x00000700" name="SLEEPCALIB" caption="Calibration value in sleep mode"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash calibration done"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store Final Value"/>
        </register>
        <register offset="0x0040" size="4" name="VREGCTRL" initval="0x0" rw="RW" caption="Voltage Regulator Control Register">
          <bitfield mask="0x00000003" name="VREG18CTL" values="VREG18CTL"/>
          <bitfield mask="0x0000000c" name="VREG33CTL" values="VREG33CTL"/>
          <bitfield mask="0x00000200" name="DMD" caption="Deep Mode disable"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store Final Value"/>
        </register>
        <register offset="0x0044" size="4" name="RCCR" initval="0x0" rw="RW" caption="RC Oscillator Calibration Register">
          <bitfield mask="0x000003ff" name="CALIB" caption="Calibration Value"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash Calibration Done"/>
        </register>
        <register offset="0x0048" size="4" name="RCCR8" initval="0x0" rw="RW" caption="8MHz RC Oscillator Control Register">
          <bitfield mask="0x000000ff" name="CALIB" caption="Calibration Value"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash Calibration Done"/>
          <bitfield mask="0x01000000" name="RCOSC8_EN" caption="0=OFF, 1=ON"/>
          <bitfield mask="0x02000000" name="FREQMODE" caption="0=8Mhz ; 1=1Mhz"/>
        </register>
        <register offset="0x004c" size="4" name="OSCCTRL32" initval="0x0" rw="RW" caption="Oscillator 32 Control Register">
          <bitfield mask="0x00000001" name="OSC32EN" caption="Enable the 32KHz oscillator"/>
          <bitfield mask="0x00000300" name="MODE" values="MODE" caption="32KHz Oscillator Mode"/>
          <bitfield mask="0x00070000" name="STARTUP" caption="32KHz Oscillator Startup Time"/>
        </register>
        <register offset="0x0050" size="4" name="TSENS" initval="0x0" rw="RW" caption="Temperature Sensor Register">
          <bitfield mask="0x00000001" name="EN" caption="Enable"/>
        </register>
        <register offset="0x0054" size="4" name="CRIPOSC" initval="0x0" rw="RW" caption="Critical Path Oscillator Configuration Register">
          <bitfield mask="0x00000001" name="EN" caption="CRIPOSC enable bit"/>
          <bitfield mask="0x00000002" name="DIVBY2"/>
          <bitfield mask="0x00001f00" name="SEL" caption="Margin selection"/>
          <bitfield mask="0x00010000" name="FCD" caption="Fuse Calibration Done"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store Final Value"/>
        </register>
        <register offset="0x0058" size="4" name="RC120MCR" initval="0x0" rw="RW" caption="120MHz RC Oscillator Control Register">
          <bitfield mask="0x00000001" name="EN" caption="Enable bit"/>
        </register>
        <register offset="0x03c8" size="4" name="PLLVERSION" initval="0x101" rw="R" caption="PLL Interface Version Register"/>
        <register offset="0x03cc" size="4" name="OSCVERSION" initval="0x110" rw="R" caption="Oscillator Interface Version Register"/>
        <register offset="0x03d0" size="4" name="BODVERSION" initval="0x120" rw="R" caption="1.8V BOD Interface Version Register"/>
        <register offset="0x03d4" size="4" name="BODBVERSION" initval="0x200" rw="R" caption="3.3V and 5V BOD Interface Version Register"/>
        <register offset="0x03d8" size="4" name="VREGVERSION" initval="0x110" rw="R" caption="Voltage Regulator Interface Version Register"/>
        <register offset="0x03dc" size="4" name="RCCRVERSION" initval="0x110" rw="R" caption="RC Oscillator Interface Version Register"/>
        <register offset="0x03e0" size="4" name="RCCR8VERSION" initval="0x100" rw="R" caption="8MHz RC Oscillator Interface Version Register"/>
        <register offset="0x03e4" size="4" name="OSC32VERSION" initval="0x100" rw="R" caption="32kHz RC Oscillator Interface Version Register"/>
        <register offset="0x03e8" size="4" name="TSENSVERSION" initval="0x100" rw="R"/>
        <register offset="0x03ec" size="4" name="CRIPOSCVERSION" initval="0x200" rw="R"/>
        <register offset="0x03f0" size="4" name="RC120MVERSION" initval="0x110" rw="R"/>
        <register offset="0x03f4" size="4" name="GPLPVERSION" initval="0x110" rw="R"/>
        <register offset="0x03f8" size="4" name="GCLKVERSION" initval="0x101" rw="R"/>
        <register offset="0x03fc" size="4" name="VERSION" initval="0x102" rw="R"/>
        <register offset="0x064" size="4" count="0xB" name="gcctrl" initval="0x0">
          <bitfield mask="0x00000001" name="CEN" caption="Clock Enable"/>
          <bitfield mask="0x00000002" name="DIVEN" caption="Divide enable"/>
          <bitfield mask="0x00000f00" name="OSCSEL" caption="Clock Select"/>
          <bitfield mask="0x00ff0000" name="DIV" caption="Division Factor"/>
        </register>
        <register offset="0x05C" size="4" count="0x2" name="gplp" initval="0x0">
          <bitfield mask="0xffffffff" name="GPLP" caption="General Purpose Low Power"/>
        </register>
        <register offset="0x024" size="4" count="0x2" name="oscctrl" initval="0x0">
          <bitfield mask="0x00000001" name="MODE" values="MODE"/>
          <bitfield mask="0x00000006" name="GAIN"/>
          <bitfield mask="0x00000008" name="AGC"/>
          <bitfield mask="0x00000f00" name="STARTUP"/>
          <bitfield mask="0x00010000" name="OSCEN"/>
        </register>
        <register offset="0x01C" size="4" count="0x2" name="pll" initval="0x0">
          <bitfield mask="0x00000001" name="PLLEN" caption="PLL Enable"/>
          <bitfield mask="0x00000006" name="PLLOSC" values="PLLOSC" caption="PLL Oscillator select"/>
          <bitfield mask="0x00000038" name="PLLOPT" caption="PLL Option"/>
          <bitfield mask="0x00000080" name="PLLBPL" caption="PLL Bypass Lock"/>
          <bitfield mask="0x00000f00" name="PLLDIV" caption="PLL Division factor"/>
          <bitfield mask="0x000f0000" name="PLLMUL" caption="PLL Multiply factor"/>
          <bitfield mask="0x3f000000" name="PLLCOUNT"/>
          <bitfield mask="0x40000000" name="PLLIOTESTEN" caption="PLL IO Test Enable"/>
          <bitfield mask="0x80000000" name="PLLTEST" caption="PLL Test"/>
        </register>
      </register-group>
      <value-group name="CTRL">
        <value name="OFF1" value="0"/>
        <value name="ENABLED" value="1"/>
        <value name="ENABLED_NORESET" value="2"/>
        <value name="OFF2" value="3"/>
      </value-group>
      <value-group name="CTRL">
        <value name="OFF1" value="0"/>
        <value name="ENABLED_NORESET" value="1"/>
      </value-group>
      <value-group name="MODE">
        <value name="EXT_CLOCK" value="0"/>
        <value name="CRYSTAL" value="1"/>
      </value-group>
      <value-group name="MODE">
        <value name="EXT_CLOCK" value="0"/>
        <value name="CRYSTAL_ACG" value="1"/>
        <value name="CRYSTAL_NO_ACG" value="2"/>
      </value-group>
      <value-group name="PLLOSC">
        <value name="OSC0" value="0"/>
        <value name="OSC1" value="1"/>
        <value name="RCOSC8" value="2"/>
        <value name="Reserved" value="3"/>
      </value-group>
      <value-group name="VREG18CTL">
        <value name="OpMode" value="0"/>
        <value name="ByPassMode" value="1"/>
        <value name="TestMode" value="2"/>
        <value name="TestByPassMode" value="3"/>
      </value-group>
      <value-group name="VREG33CTL">
        <value name="OpMode5v" value="0"/>
        <value name="ByPassMode" value="1"/>
        <value name="TestMode" value="2"/>
        <value name="OpMode3v" value="3"/>
      </value-group>
    </module><module id="I7602" version="2.1.1" name="SPI" caption="Serial Peripheral Interface">
      <register-group name="SPI" caption="Serial Peripheral Interface">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="SPIEN" caption="SPI Enable"/>
          <bitfield mask="0x00000002" name="SPIDIS" caption="SPI Disable"/>
          <bitfield mask="0x00000080" name="SWRST" caption="SPI Software Reset"/>
          <bitfield mask="0x00000100" name="FLUSHFIFO" caption="Flush FIFO command"/>
          <bitfield mask="0x01000000" name="LASTXFER" caption="Last Transfer"/>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000001" name="MSTR" caption="Master/Slave Mode"/>
          <bitfield mask="0x00000002" name="PS" caption="Peripheral Select"/>
          <bitfield mask="0x00000004" name="PCSDEC" caption="Chip Select Decode"/>
          <bitfield mask="0x00000010" name="MODFDIS" caption="Mode Fault Detection"/>
          <bitfield mask="0x00000020" name="WDRBT" caption="wait data read before transfer"/>
          <bitfield mask="0x00000040" name="RXFIFOEN" caption="FIFO in Reception Enable"/>
          <bitfield mask="0x00000080" name="LLB" caption="Local Loopback Enable"/>
          <bitfield mask="0x000f0000" name="PCS" caption="Peripheral Chip Select"/>
          <bitfield mask="0xff000000" name="DLYBCS" caption="Delay Between Chip Selects"/>
        </register>
        <register offset="0x0008" size="4" name="RDR" initval="0x0" rw="R" caption="Receive Data Register">
          <bitfield mask="0x0000ffff" name="RD" caption="Receive Data"/>
          <bitfield mask="0x000f0000" name="PCS" caption="Peripheral Chip Select"/>
        </register>
        <register offset="0x000c" size="4" name="TDR" initval="0x0" rw="W" caption="Transmit Data Register">
          <bitfield mask="0x0000ffff" name="TD" caption="Transmit Data"/>
          <bitfield mask="0x000f0000" name="PCS" caption="Peripheral Chip Select"/>
          <bitfield mask="0x01000000" name="LASTXFER" caption="Last Transfer"/>
        </register>
        <register offset="0x0010" size="4" name="SR" initval="0xF0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Status"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of RX buffer"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of TX buffer"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="RX Buffer Full"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="TX Buffer Empty"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty"/>
          <bitfield mask="0x00000400" name="UNDES" caption="Underrun Error Status (Slave Mode Only)"/>
          <bitfield mask="0x00010000" name="SPIENS" caption="SPI Enable Status"/>
        </register>
        <register offset="0x0014" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty Interrupt Enable"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error Interrupt Enable"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Interrupt Enable"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of Receive Buffer Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of Transmit Buffer Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="Receive Buffer Full Interrupt Enable"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Enable"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising Interrupt Enable"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty Enable"/>
          <bitfield mask="0x00000400" name="UNDES" caption="Underrun Error Interrupt Enable"/>
        </register>
        <register offset="0x0018" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full Interrupt Disable"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty Interrupt Disable"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error Interrupt Disable"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Interrupt Disable"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of Receive Buffer Interrupt Disable"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of Transmit Buffer Interrupt Disable"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="Receive Buffer Full Interrupt Disable"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Disable"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising Interrupt Disable"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty Disable"/>
          <bitfield mask="0x00000400" name="UNDES" caption="Underrun Error Interrupt Disable"/>
        </register>
        <register offset="0x001c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full Interrupt Mask"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty Interrupt Mask"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error Interrupt Mask"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Interrupt Mask"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of Receive Buffer Interrupt Mask"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of Transmit Buffer Interrupt Mask"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="Receive Buffer Full Interrupt Mask"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Mask"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising Interrupt Mask"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty Mask"/>
          <bitfield mask="0x00000400" name="UNDES" caption="Underrun Error Interrupt Mask"/>
        </register>
        <register offset="0x0030" size="4" name="CSR0" initval="0x0" rw="RW" caption="Chip Select Register 0">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x0034" size="4" name="CSR1" initval="0x0" rw="RW" caption="Chip Select Register 1">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x0038" size="4" name="CSR2" initval="0x0" rw="RW" caption="Chip Select Register 2">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x003c" size="4" name="CSR3" initval="0x0" rw="RW" caption="Chip Select Register 3">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x00e4" size="4" name="WPCR" initval="0x0" rw="RW" caption="Write Protection control Register">
          <bitfield mask="0x00000001" name="SPIWPEN" caption="SPI write Protection Enable"/>
          <bitfield mask="0xffffff00" name="SPIWPKEY" values="SPIWPKEY" caption="SPI write Protection Key Password"/>
        </register>
        <register offset="0x00e8" size="4" name="WPSR" initval="0x0" rw="R" caption="Write Protection status Register">
          <bitfield mask="0x00000007" name="SPIWPVS" values="SPIWPVS" caption="SPI write protection Violation Status"/>
          <bitfield mask="0x0000ff00" name="SPIWPVSRC" caption="SPI write Protection Violation source"/>
        </register>
        <register offset="0x00f8" size="4" name="FEATURES" rw="R" caption="Features Register">
          <bitfield mask="0x0000000f" name="NCS" caption="Number of Chip Selects"/>
          <bitfield mask="0x00000010" name="PCONF" caption="Polarity is Configurable"/>
          <bitfield mask="0x00000020" name="PPNCONF" caption="Polarity is Positive if Polarity is not Configurable"/>
          <bitfield mask="0x00000040" name="PHCONF" caption="Phase is Configurable"/>
          <bitfield mask="0x00000080" name="PHZNCONF" caption="Phase is Zero if Phase is not Configurable"/>
          <bitfield mask="0x00000100" name="LENCONF" caption="Character Length is Configurable"/>
          <bitfield mask="0x0000fe00" name="LENNCONF" caption="Character Length if not Configurable"/>
          <bitfield mask="0x00010000" name="EXTDEC" caption="External Decoder is True"/>
          <bitfield mask="0x00020000" name="CSNAATIMPL" caption="CSNAAT Features are Implemented"/>
          <bitfield mask="0x00040000" name="BRPBHSB" caption="Bridge Type is PB to HSB"/>
          <bitfield mask="0x00080000" name="FIFORIMPL" caption="FIFO in Reception is Implemented"/>
          <bitfield mask="0x00100000" name="SWPIMPL" caption="Spurious Write Protection is Implemented"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x211" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version"/>
          <bitfield mask="0x00070000" name="MFN" caption="mfn"/>
        </register>
      </register-group>
      <value-group name="BITS">
        <value name="8_BPT" value="0"/>
        <value name="9_BPT" value="1"/>
        <value name="10_BPT" value="2"/>
        <value name="11_BPT" value="3"/>
        <value name="12_BPT" value="4"/>
        <value name="13_BPT" value="5"/>
        <value name="14_BPT" value="6"/>
        <value name="15_BPT" value="7"/>
        <value name="16_BPT" value="8"/>
      </value-group>
      <value-group name="SPIWPKEY">
        <value name="VALUE" value="0x00535049"/>
      </value-group>
      <value-group name="SPIWPVS">
        <value name="WRITE_WITH_WP" value="1"/>
        <value name="SWRST_WITH_WP" value="2"/>
        <value name="UNEXPECTED_WRITE" value="4"/>
      </value-group>
    </module><module id="I7604" version="2.2.3.1" name="TC" caption="Timer/Counter">
      <register-group name="channel" size="0x40">
        <register offset="0x0000" size="4" name="CCR" initval="0x0" rw="W" caption="Channel Control Register Channel 0">
          <bitfield mask="0x00000001" name="CLKEN" caption="Counter Clock Enable Command"/>
          <bitfield mask="0x00000002" name="CLKDIS" caption="Counter Clock Disable Command"/>
          <bitfield mask="0x00000004" name="SWTRG" caption="Software Trigger Command"/>
        </register>
        <register offset="0x0004" size="4" name="CMR" initval="0x0" rw="RW" caption="Channel Mode Register Channel 0">
          <mode name="capture">
            <bitfield mask="0x00000007" name="TCCLKS" values="TCCLKS" caption="Clock Selection"/>
            <bitfield mask="0x00000008" name="CLKI" caption="Clock Invert"/>
            <bitfield mask="0x00000030" name="BURST" values="BURST" caption="Burst Signal Selection"/>
            <bitfield mask="0x00000040" name="LDBSTOP" caption="Counter Clock Stopped with RB Loading"/>
            <bitfield mask="0x00000080" name="LDBDIS" caption="Counter Clock Disable with RB Loading"/>
            <bitfield mask="0x00000300" name="ETRGEDG" values="ETRGEDG" caption="External Trigger Edge Selection"/>
            <bitfield mask="0x00000400" name="ABETRG" caption="TIOA or TIOB External Trigger Selection"/>
            <bitfield mask="0x00004000" name="CPCTRG" caption="RC Compare Trigger Enable"/>
            <bitfield mask="0x00008000" name="WAVE" caption="Wave"/>
            <bitfield mask="0x00030000" name="LDRA" values="LDRA" caption="RA Loading Selection"/>
            <bitfield mask="0x000c0000" name="LDRB" values="LDRB" caption="RB Loading Selection"/>
          </mode>
          <mode name="waveform">
            <bitfield mask="0x00000007" name="TCCLKS" values="TCCLKS" caption="Clock Selection"/>
            <bitfield mask="0x00000008" name="CLKI" caption="Clock Invert"/>
            <bitfield mask="0x00000030" name="BURST" values="BURST" caption="Burst Signal Selection"/>
            <bitfield mask="0x00000040" name="CPCSTOP" caption="Counter Clock Stopped with RC Compare"/>
            <bitfield mask="0x00000080" name="CPCDIS" caption="Counter Clock Disable with RC Compare"/>
            <bitfield mask="0x00000300" name="EEVTEDG" values="EEVTEDG" caption="External Event Edge Selection"/>
            <bitfield mask="0x00000c00" name="EEVT" values="EEVT" caption="External Event Selection"/>
            <bitfield mask="0x00001000" name="ENETRG" caption="External Event Trigger Enable"/>
            <bitfield mask="0x00006000" name="WAVSEL" values="WAVSEL" caption="Waveform Selection"/>
            <bitfield mask="0x00008000" name="WAVE" caption="WAVE"/>
            <bitfield mask="0x00030000" name="ACPA" values="ACPA" caption="RA Compare Effect on TIOA"/>
            <bitfield mask="0x000c0000" name="ACPC" values="ACPC" caption="RC Compare Effect on TIOA"/>
            <bitfield mask="0x00300000" name="AEEVT" values="AEEVT" caption="External Event Effect on TIOA"/>
            <bitfield mask="0x00c00000" name="ASWTRG" values="ASWTRG" caption="Software Trigger Effect on TIOA"/>
            <bitfield mask="0x03000000" name="BCPB" values="BCPB" caption="RB Compare Effect on TIOB"/>
            <bitfield mask="0x0c000000" name="BCPC" values="BCPC" caption="RC Compare Effect on TIOB"/>
            <bitfield mask="0x30000000" name="BEEVT" values="BEEVT" caption="External Event Effect on TIOB"/>
            <bitfield mask="0xc0000000" name="BSWTRG" values="BSWTRG" caption="Software Trigger Effect on TIOB"/>
          </mode>
        </register>
        <register offset="0x0010" size="4" name="CV" initval="0x0" rw="R" caption="Counter Value Channel 0">
          <bitfield mask="0x0000ffff" name="CV" caption="Counter Value"/>
        </register>
        <register offset="0x0014" size="4" name="RA" initval="0x0" rw="RW" caption="Register A Channel 0">
          <bitfield mask="0x0000ffff" name="RA" caption="Register A"/>
        </register>
        <register offset="0x0018" size="4" name="RB" initval="0x0" rw="RW" caption="Register B Channel 0">
          <bitfield mask="0x0000ffff" name="RB" caption="Register B"/>
        </register>
        <register offset="0x001c" size="4" name="RC" initval="0x0" rw="RW" caption="Register C Channel 0">
          <bitfield mask="0x0000ffff" name="RC" caption="Register C"/>
        </register>
        <register offset="0x0020" size="4" name="SR" initval="0x0" rw="R" caption="Status Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow Status"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun Status"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare Status"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare Status"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare Status"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading Status"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading Status"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger Status"/>
          <bitfield mask="0x00010000" name="CLKSTA" caption="Clock Enabling Status"/>
          <bitfield mask="0x00020000" name="MTIOA" caption="TIOA Mirror"/>
          <bitfield mask="0x00040000" name="MTIOB" caption="TIOB Mirror"/>
        </register>
        <register offset="0x0024" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger"/>
        </register>
        <register offset="0x0028" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger"/>
        </register>
        <register offset="0x002c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger"/>
        </register>
      </register-group>
      <register-group name="TC" caption="Timer/Counter">
        <register offset="0x00c0" size="4" name="BCR" initval="0x0" rw="W" caption="TC Block Control Register">
          <bitfield mask="0x00000001" name="SYNC" caption="Synchro Command"/>
        </register>
        <register offset="0x00c4" size="4" name="BMR" initval="0x0" rw="RW" caption="TC Block Mode Register">
          <bitfield mask="0x00000003" name="TC0XC0S" values="TC0XC0S" caption="External Clock Signal 0 Selection"/>
          <bitfield mask="0x0000000c" name="TC1XC1S" values="TC1XC1S" caption="External Clock Signal 1 Selection"/>
          <bitfield mask="0x00000030" name="TC2XC2S" values="TC2XC2S" caption="External Clock Signal 2 Selection"/>
        </register>
        <register offset="0x00f8" size="4" name="FEATURES" rw="R" caption="Features Register">
          <bitfield mask="0x000000ff" name="CTRSIZE" caption="Counter Size"/>
          <bitfield mask="0x00000100" name="UPDNIMPL" caption="Up Down is Implemented"/>
          <bitfield mask="0x00000200" name="BRPBHSB" caption="Bridge Type is PB to HSB"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x223" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Reserved. Value subject to change. No functionality associated. This is the Atmel internal version of the macrocell."/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Reserved. Value subject to change. No functionality associated."/>
        </register>
        <register-group offset="0x00" count="0x3" name-in-module="channel" name="channel"/>
      </register-group>
      <value-group name="TC0XC0S">
        <value name="TCLK0" value="0"/>
        <value name="NO_CLK" value="1"/>
        <value name="TIOA1" value="2"/>
        <value name="TIOA2" value="3"/>
      </value-group>
      <value-group name="TC1XC1S">
        <value name="TCLK1" value="0"/>
        <value name="NO_CLK" value="1"/>
        <value name="TIOA0" value="2"/>
        <value name="TIOA2" value="3"/>
      </value-group>
      <value-group name="TC2XC2S">
        <value name="TCLK2" value="0"/>
        <value name="NO_CLK" value="1"/>
        <value name="TIOA0" value="2"/>
        <value name="TIOA1" value="3"/>
      </value-group>
      <value-group name="BURST">
        <value name="NOT_GATED" value="0"/>
        <value name="CLK_AND_XC0" value="1"/>
        <value name="CLK_AND_XC1" value="2"/>
        <value name="CLK_AND_XC2" value="3"/>
      </value-group>
      <value-group name="ETRGEDG">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE" value="1"/>
        <value name="NEG_EDGE" value="2"/>
        <value name="BOTH_EDGES" value="3"/>
      </value-group>
      <value-group name="LDRA">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE_TIOA" value="1"/>
        <value name="NEG_EDGE_TIOA" value="2"/>
        <value name="BIOTH_EDGES_TIOA" value="3"/>
      </value-group>
      <value-group name="LDRB">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE_TIOA" value="1"/>
        <value name="NEG_EDGE_TIOA" value="2"/>
        <value name="BIOTH_EDGES_TIOA" value="3"/>
      </value-group>
      <value-group name="TCCLKS">
        <value name="TIMER_CLOCK1" value="0"/>
        <value name="TIMER_CLOCK2" value="1"/>
        <value name="TIMER_CLOCK3" value="2"/>
        <value name="TIMER_CLOCK4" value="3"/>
        <value name="TIMER_CLOCK5" value="4"/>
        <value name="XC0" value="5"/>
        <value name="XC1" value="6"/>
        <value name="XC2" value="7"/>
      </value-group>
      <value-group name="ACPA">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="ACPC">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="AEEVT">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="ASWTRG">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BCPB">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BCPC">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BEEVT">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BSWTRG">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="EEVT">
        <value name="TIOB_INPUT" value="0"/>
        <value name="XC0_OUTPUT" value="1"/>
        <value name="XC1_OUTPUT" value="2"/>
        <value name="XC2_OUTPUT" value="3"/>
      </value-group>
      <value-group name="EEVTEDG">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE" value="1"/>
        <value name="NEG_EDGE" value="2"/>
        <value name="BOTH_EDGES" value="3"/>
      </value-group>
      <value-group name="TCCLKS">
        <value name="TIMER_DIV1_CLOCK" value="0"/>
        <value name="TIMER_DIV2_CLOCK" value="1"/>
        <value name="TIMER_DIV3_CLOCK" value="2"/>
        <value name="TIMER_DIV4_CLOCK" value="3"/>
        <value name="TIMER_DIV5_CLOCK" value="4"/>
        <value name="XC0" value="5"/>
        <value name="XC1" value="6"/>
        <value name="XC2" value="7"/>
      </value-group>
      <value-group name="WAVSEL">
        <value name="UP_NO_AUTO" value="0"/>
        <value name="UPDOWN_NO_AUTO" value="1"/>
        <value name="UP_AUTO" value="2"/>
        <value name="UPDOWN_AUTO" value="3"/>
      </value-group>
    </module><module id="I7535" version="1.1.0" name="TWIM" caption="Two-wire Master Interface">
      <register-group name="TWIM" caption="Two-wire Master Interface">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="W" caption="Control">
          <bitfield mask="0x00000001" name="MEN" caption="Master Enable"/>
          <bitfield mask="0x00000002" name="MDIS" caption="Master Disable"/>
          <bitfield mask="0x00000010" name="SMEN" caption="SMBus Enable"/>
          <bitfield mask="0x00000020" name="SMDIS" caption="SMBus Disable"/>
          <bitfield mask="0x00000080" name="SWRST" caption="Software Reset"/>
          <bitfield mask="0x00000100" name="STOP" caption="Stop the current transfer"/>
        </register>
        <register offset="0x0004" size="4" name="CWGR" initval="0x0" rw="RW" caption="Clock Waveform Generator">
          <bitfield mask="0x000000ff" name="LOW" caption="Clock Low Cycles"/>
          <bitfield mask="0x0000ff00" name="HIGH" caption="Clock High Cycles"/>
          <bitfield mask="0x00ff0000" name="STASTO" caption="START and STOP Cycles"/>
          <bitfield mask="0x0f000000" name="DATA" caption="Data Setup and Hold Cycles"/>
          <bitfield mask="0x70000000" name="EXP" caption="Clock Prescaler"/>
        </register>
        <register offset="0x0008" size="4" name="SMBTR" initval="0x0" rw="RW" caption="SMBus Timing">
          <bitfield mask="0x000000ff" name="TLOWS" caption="Slave Clock stretch maximum cycles"/>
          <bitfield mask="0x0000ff00" name="TLOWM" caption="Master Clock stretch maximum cycles"/>
          <bitfield mask="0x00ff0000" name="THMAX" caption="Clock High maximum cycles"/>
          <bitfield mask="0xf0000000" name="EXP" caption="SMBus Timeout Clock prescaler"/>
        </register>
        <register offset="0x000c" size="4" name="CMDR" initval="0x0" rw="RW" caption="Command">
          <bitfield mask="0x00000001" name="READ" caption="Transfer Direction"/>
          <bitfield mask="0x000007fe" name="SADR" caption="Slave Address"/>
          <bitfield mask="0x00000800" name="TENBIT" caption="Ten Bit Addressing Mode"/>
          <bitfield mask="0x00001000" name="REPSAME" caption="Transfer is to same address as previous address"/>
          <bitfield mask="0x00002000" name="START" caption="Send START condition"/>
          <bitfield mask="0x00004000" name="STOP" caption="Send STOP condition"/>
          <bitfield mask="0x00008000" name="VALID" caption="CMDR Valid"/>
          <bitfield mask="0x00ff0000" name="NBYTES" caption="Number of data bytes in transfer"/>
          <bitfield mask="0x01000000" name="PECEN" caption="Packet Error Checking Enable"/>
          <bitfield mask="0x02000000" name="ACKLAST" caption="ACK Last Master RX Byte"/>
        </register>
        <register offset="0x0010" size="4" name="NCMDR" initval="0x0" rw="RW" caption="Next Command">
          <bitfield mask="0x00000001" name="READ" caption="Transfer Direction"/>
          <bitfield mask="0x000007fe" name="SADR" caption="Slave Address"/>
          <bitfield mask="0x00000800" name="TENBIT" caption="Ten Bit Addressing Mode"/>
          <bitfield mask="0x00001000" name="REPSAME" caption="Transfer is to same address as previous address"/>
          <bitfield mask="0x00002000" name="START" caption="Send START condition"/>
          <bitfield mask="0x00004000" name="STOP" caption="Send STOP condition"/>
          <bitfield mask="0x00008000" name="VALID" caption="CMDR Valid"/>
          <bitfield mask="0x00ff0000" name="NBYTES" caption="Number of data bytes in transfer"/>
          <bitfield mask="0x01000000" name="PECEN" caption="Packet Error Checking Enable"/>
          <bitfield mask="0x02000000" name="ACKLAST" caption="ACK Last Master RX Byte"/>
        </register>
        <register offset="0x0014" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding">
          <bitfield mask="0x000000ff" name="RXDATA" caption="Received Data"/>
        </register>
        <register offset="0x0018" size="4" name="THR" initval="0x0" rw="W" caption="Transmit Holding">
          <bitfield mask="0x000000ff" name="TXDATA" caption="Data to Transmit"/>
        </register>
        <register offset="0x001c" size="4" name="SR" initval="0x2" rw="R" caption="Status">
          <bitfield mask="0x00000001" name="RXRDY" caption="RHR Data Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="THR Data Ready"/>
          <bitfield mask="0x00000004" name="CRDY" caption="Ready for More Commands"/>
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000010" name="IDLE" caption="Master Interface is Idle"/>
          <bitfield mask="0x00000020" name="BUSFREE" caption="Two-wire Bus is Free"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
          <bitfield mask="0x00010000" name="MENB" caption="Master Interface Enable"/>
        </register>
        <register offset="0x0020" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RHR Data Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="THR Data Ready"/>
          <bitfield mask="0x00000004" name="CRDY" caption="Ready for More Commands"/>
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000010" name="IDLE" caption="Master Interface is Idle"/>
          <bitfield mask="0x00000020" name="BUSFREE" caption="Two-wire Bus is Free"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
        </register>
        <register offset="0x0024" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RHR Data Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="THR Data Ready"/>
          <bitfield mask="0x00000004" name="CRDY" caption="Ready for More Commands"/>
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000010" name="IDLE" caption="Master Interface is Idle"/>
          <bitfield mask="0x00000020" name="BUSFREE" caption="Two-wire Bus is Free"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
        </register>
        <register offset="0x0028" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RHR Data Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="THR Data Ready"/>
          <bitfield mask="0x00000004" name="CRDY" caption="Ready for More Commands"/>
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000010" name="IDLE" caption="Master Interface is Idle"/>
          <bitfield mask="0x00000020" name="BUSFREE" caption="Two-wire Bus is Free"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
        </register>
        <register offset="0x002c" size="4" name="SCR" initval="0x0" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
        </register>
        <register offset="0x0030" size="4" name="PR" initval="0x0" rw="R" caption="Parameter Register"/>
        <register offset="0x0034" size="4" name="VR" initval="0x110" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
    </module><module version="1.0.0" name="TWIMS" caption="Two-wire Interface"/><module id="I7537" version="1.2.0" name="TWIS" caption="Two-wire Slave Interface">
      <register-group name="TWIS" caption="Two-wire Slave Interface">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="SEN" caption="Slave Enable"/>
          <bitfield mask="0x00000002" name="SMEN" caption="SMBus Mode Enable"/>
          <bitfield mask="0x00000004" name="SMATCH" caption="Slave Address Match"/>
          <bitfield mask="0x00000008" name="GCMATCH" caption="General Call Address Match"/>
          <bitfield mask="0x00000010" name="STREN" caption="Clock Stretch Enable"/>
          <bitfield mask="0x00000080" name="SWRST" caption="Software Reset"/>
          <bitfield mask="0x00000100" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00000200" name="SMDA" caption="SMBus Default Address"/>
          <bitfield mask="0x00000400" name="SMHH" caption="SMBus Host Header"/>
          <bitfield mask="0x00000800" name="PECEN" caption="Packet Error Checking Enable"/>
          <bitfield mask="0x00001000" name="ACK" caption="Slave Receiver Data Phase ACK Value"/>
          <bitfield mask="0x00002000" name="CUP" caption="NBYTES Count Up"/>
          <bitfield mask="0x00004000" name="SOAM" caption="Stretch Clock on Address Match"/>
          <bitfield mask="0x00008000" name="SODR" caption="Stretch Clock on Data Byte Reception"/>
          <bitfield mask="0x03ff0000" name="ADR" caption="Slave Address"/>
          <bitfield mask="0x04000000" name="TENBIT" caption="Ten Bit Address Match"/>
        </register>
        <register offset="0x0004" size="4" name="NBYTES" initval="0x0" rw="RW" caption="NBYTES Register">
          <bitfield mask="0x000000ff" name="NBYTES" caption="Number of Bytes to Transfer"/>
        </register>
        <register offset="0x0008" size="4" name="TR" initval="0x0" rw="RW" caption="Timing Register">
          <bitfield mask="0x000000ff" name="TLOWS" caption="SMBus Tlow:sext Cycles"/>
          <bitfield mask="0x0000ff00" name="TTOUT" caption="SMBus Ttimeout Cycles"/>
          <bitfield mask="0x00ff0000" name="SUDAT" caption="Data Setup Cycles"/>
          <bitfield mask="0xf0000000" name="EXP" caption="Clock Prescaler"/>
        </register>
        <register offset="0x000c" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding Register">
          <bitfield mask="0x000000ff" name="RXDATA" caption="Received Data Byte"/>
        </register>
        <register offset="0x0010" size="4" name="THR" initval="0x0" rw="W" caption="Transmit Holding Register">
          <bitfield mask="0x000000ff" name="TXDATA" caption="Data Byte to Transmit"/>
        </register>
        <register offset="0x0014" size="4" name="PECR" initval="0x0" rw="R" caption="Packet Error Check Register">
          <bitfield mask="0x000000ff" name="PEC" caption="Calculated PEC Value"/>
        </register>
        <register offset="0x0018" size="4" name="SR" initval="0x2" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RX Buffer Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Buffer Ready"/>
          <bitfield mask="0x00000004" name="SEN" caption="Slave Enabled"/>
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000020" name="TRA" caption="Transmitter Mode"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x001c" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RX Buffer Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Buffer Ready"/>
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x0020" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RX Buffer Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Buffer Ready"/>
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x0024" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RX Buffer Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Buffer Ready"/>
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x0028" size="4" name="SCR" initval="0x0" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x002c" size="4" name="PR" initval="0x0" rw="R" caption="Parameter Register"/>
        <register offset="0x0030" size="4" name="VR" initval="0x120" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant Number"/>
        </register>
      </register-group>
    </module><module id="I7601" version="6.0.2" name="USART" caption="Universal Synchronous/Asynchronous Receiver/Transmitter">
      <register-group name="USART" caption="Universal Synchronous/Asynchronous Receiver/Transmitter">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000004" name="RSTRX" caption="Reset Receiver"/>
            <bitfield mask="0x00000008" name="RSTTX" caption="Reset Transmitter"/>
            <bitfield mask="0x00000010" name="RXEN" caption="Receiver Enable"/>
            <bitfield mask="0x00000020" name="RXDIS" caption="Receiver Disable"/>
            <bitfield mask="0x00000040" name="TXEN" caption="Transmitter Enable"/>
            <bitfield mask="0x00000080" name="TXDIS" caption="Transmitter Disable"/>
            <bitfield mask="0x00000100" name="RSTSTA" caption="Reset Status Bits"/>
            <bitfield mask="0x00000200" name="STTBRK" caption="Start Break"/>
            <bitfield mask="0x00000400" name="STPBRK" caption="Stop Break"/>
            <bitfield mask="0x00000800" name="STTTO" caption="Start Time-out"/>
            <bitfield mask="0x00001000" name="SENDA" caption="Send Address"/>
            <bitfield mask="0x00002000" name="RSTIT" caption="Reset Iterations"/>
            <bitfield mask="0x00004000" name="RSTNACK" caption="Reset Non Acknowledge"/>
            <bitfield mask="0x00008000" name="RETTO" caption="Rearm Time-out"/>
            <bitfield mask="0x00010000" name="DTREN" caption="Data Terminal Ready Enable"/>
            <bitfield mask="0x00020000" name="DTRDIS" caption="Data Terminal Ready Disable"/>
            <bitfield mask="0x00040000" name="RTSEN" caption="Request to Send Enable"/>
            <bitfield mask="0x00080000" name="RTSDIS" caption="Request to Send Disable"/>
          </mode>
          <mode name="SPI_MASTER_MODE">
            <bitfield mask="0x00000004" name="RSTRX" caption="Reset Receiver"/>
            <bitfield mask="0x00000008" name="RSTTX" caption="Reset Transmitter"/>
            <bitfield mask="0x00000010" name="RXEN" caption="Receiver Enable"/>
            <bitfield mask="0x00000020" name="RXDIS" caption="Receiver Disable"/>
            <bitfield mask="0x00000040" name="TXEN" caption="Transmitter Enable"/>
            <bitfield mask="0x00000080" name="TXDIS" caption="Transmitter Disable"/>
            <bitfield mask="0x00000100" name="RSTSTA" caption="Reset Status Bits"/>
            <bitfield mask="0x00000200" name="STTBRK" caption="Start Break"/>
            <bitfield mask="0x00000400" name="STPBRK" caption="Stop Break"/>
            <bitfield mask="0x00000800" name="STTTO" caption="Start Time-out"/>
            <bitfield mask="0x00001000" name="SENDA" caption="Send Address"/>
            <bitfield mask="0x00002000" name="RSTIT" caption="Reset Iterations"/>
            <bitfield mask="0x00004000" name="RSTNACK" caption="Reset Non Acknowledge"/>
            <bitfield mask="0x00008000" name="RETTO" caption="Rearm Time-out"/>
            <bitfield mask="0x00010000" name="DTREN" caption="Data Terminal Ready Enable"/>
            <bitfield mask="0x00020000" name="DTRDIS" caption="Data Terminal Ready Disable"/>
            <bitfield mask="0x00040000" name="FCS" caption="Force SPI Chip Select"/>
            <bitfield mask="0x00080000" name="RCS" caption="Release SPI Chip Select"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000004" name="RSTRX" caption="Reset Receiver"/>
            <bitfield mask="0x00000008" name="RSTTX" caption="Reset Transmitter"/>
            <bitfield mask="0x00000010" name="RXEN" caption="Receiver Enable"/>
            <bitfield mask="0x00000020" name="RXDIS" caption="Receiver Disable"/>
            <bitfield mask="0x00000040" name="TXEN" caption="Transmitter Enable"/>
            <bitfield mask="0x00000080" name="TXDIS" caption="Transmitter Disable"/>
            <bitfield mask="0x00000100" name="RSTSTA" caption="Reset Status Bits"/>
            <bitfield mask="0x00000200" name="STTBRK" caption="Start Break"/>
            <bitfield mask="0x00000400" name="STPBRK" caption="Stop Break"/>
            <bitfield mask="0x00000800" name="STTTO" caption="Start Time-out"/>
            <bitfield mask="0x00001000" name="SENDA" caption="Send Address"/>
            <bitfield mask="0x00002000" name="RSTIT" caption="Reset Iterations"/>
            <bitfield mask="0x00004000" name="RSTNACK" caption="Reset Non Acknowledge"/>
            <bitfield mask="0x00008000" name="RETTO" caption="Rearm Time-out"/>
            <bitfield mask="0x00010000" name="DTREN" caption="Data Terminal Ready Enable"/>
            <bitfield mask="0x00020000" name="DTRDIS" caption="Data Terminal Ready Disable"/>
            <bitfield mask="0x00040000" name="RTSEN" caption="Request to Send Enable"/>
            <bitfield mask="0x00080000" name="RTSDIS" caption="Request to Send Disable"/>
          </mode>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <mode name="SPI_MODE">
            <bitfield mask="0x0000000f" name="MODE" values="MODE" caption="Usart Mode"/>
            <bitfield mask="0x00000030" name="USCLKS" values="USCLKS" caption="Clock Selection"/>
            <bitfield mask="0x000000c0" name="CHRL" values="CHRL" caption="Character Length."/>
            <bitfield mask="0x00000100" name="CPHA" caption="SPI CLock Phase"/>
            <bitfield mask="0x00000e00" name="PAR" values="PAR" caption="Parity Type"/>
            <bitfield mask="0x00003000" name="NBSTOP" values="NBSTOP" caption="Number of Stop Bits"/>
            <bitfield mask="0x0000c000" name="CHMODE" values="CHMODE" caption="Channel Mode"/>
            <bitfield mask="0x00010000" name="CPOL" values="CPOL" caption="SPI Clock Polarity"/>
            <bitfield mask="0x00020000" name="MODE9" caption="9-bit Character Length"/>
            <bitfield mask="0x00040000" name="CLKO" caption="Clock Output Select"/>
            <bitfield mask="0x00080000" name="OVER" values="OVER" caption="Oversampling Mode"/>
            <bitfield mask="0x00100000" name="INACK" caption="Inhibit Non Acknowledge"/>
            <bitfield mask="0x00200000" name="DSNACK" caption="Disable Successive NACK"/>
            <bitfield mask="0x00800000" name="INVDATA" caption="Inverted data"/>
            <bitfield mask="0x07000000" name="MAX_ITERATION" caption="Max interation"/>
            <bitfield mask="0x10000000" name="FILTER" caption="Infrared Receive Line Filter"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x0000000f" name="MODE" values="MODE" caption="Usart Mode"/>
            <bitfield mask="0x00000030" name="USCLKS" values="USCLKS" caption="Clock Selection"/>
            <bitfield mask="0x000000c0" name="CHRL" values="CHRL" caption="Character Length."/>
            <bitfield mask="0x00000100" name="SYNC" caption="Synchronous Mode Select"/>
            <bitfield mask="0x00000e00" name="PAR" values="PAR" caption="Parity Type"/>
            <bitfield mask="0x00003000" name="NBSTOP" values="NBSTOP" caption="Number of Stop Bits"/>
            <bitfield mask="0x0000c000" name="CHMODE" values="CHMODE" caption="Channel Mode"/>
            <bitfield mask="0x00010000" name="MSBF" values="MSBF" caption="Bit Order"/>
            <bitfield mask="0x00020000" name="MODE9" caption="9-bit Character Length"/>
            <bitfield mask="0x00040000" name="CLKO" caption="Clock Output Select"/>
            <bitfield mask="0x00080000" name="OVER" values="OVER" caption="Oversampling Mode"/>
            <bitfield mask="0x00100000" name="INACK" caption="Inhibit Non Acknowledge"/>
            <bitfield mask="0x00200000" name="DSNACK" caption="Disable Successive NACK"/>
            <bitfield mask="0x00400000" name="VAR_SYNC" caption="Variable synchronization of command/data sync Start Frame Delimiter"/>
            <bitfield mask="0x00800000" name="INVDATA" caption="Inverted data"/>
            <bitfield mask="0x07000000" name="MAX_ITERATION" caption="Max interation"/>
            <bitfield mask="0x10000000" name="FILTER" caption="Infrared Receive Line Filter"/>
            <bitfield mask="0x20000000" name="MAN" caption="Manchester Encoder/Decoder Enable"/>
            <bitfield mask="0x40000000" name="MODSYNC" caption="Manchester Synchronization Mode"/>
            <bitfield mask="0x80000000" name="ONEBIT" caption="Start Frame Delimiter selector"/>
          </mode>
        </register>
        <register offset="0x0008" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Enable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Enable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Enable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Enable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Enable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Enable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Enable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Enable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Enable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Enable"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Enable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Enable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Enable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge or LIN Break Sent or LIN Break Received Interrupt Enable"/>
            <bitfield mask="0x00004000" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable"/>
            <bitfield mask="0x00008000" name="LINTC" caption="LIN Transfer Conpleted Interrupt Enable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Enable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Enable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Enable"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Enable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Enable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Enable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Enable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Enable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Enable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Enable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Enable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Enable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Enable"/>
            <bitfield mask="0x00000400" name="UNRE" caption="SPI Underrun Error Interrupt Enable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Enable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Enable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Enable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Enable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Enable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Enable"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Enable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Enable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Enable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Enable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Enable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Enable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Enable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Enable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Enable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Enable"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Enable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Enable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Enable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Enable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Enable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Enable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Enable"/>
            <bitfield mask="0x00100000" name="MANE" caption="Manchester Error Interrupt Enable"/>
            <bitfield mask="0x01000000" name="MANEA" caption="Manchester Error Interrupt Enable"/>
          </mode>
        </register>
        <register offset="0x000c" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Disable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Disable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Disable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Disable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Disable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Disable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Disable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Disable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Disable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Disable"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Disable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Disable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Disable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge or LIN Break Sent or LIN Break Received Interrupt Disable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Disable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Disable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Disable"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Disable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Disable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Disable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Disable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Disable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Disable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Disable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Disable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Disable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Disable"/>
            <bitfield mask="0x00000400" name="UNRE" caption="SPI Underrun Error Interrupt Disable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Disable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Disable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Disable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Disable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Disable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Disable"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Disable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Disable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Disable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Disable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Disable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Disable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Disable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Disable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Disable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Disable"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Disable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Disable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Disable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Disable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Disable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Disable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Disable"/>
            <bitfield mask="0x00100000" name="MANE" caption="Manchester Error Interrupt Disable"/>
            <bitfield mask="0x01000000" name="MANEA" caption="Manchester Error Interrupt Disable"/>
          </mode>
        </register>
        <register offset="0x0010" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="RXRDY Interrupt Mask"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="TXRDY Interrupt Mask"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Mask"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Mask"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Mask"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Mask"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Mask"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Mask"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Mask"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="TXEMPTY Interrupt Mask"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Mask"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Mask"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Mask"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge or LIN Break Sent or LIN Break Received Interrupt Mask"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Mask"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Mask"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Mask"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="RXRDY Interrupt Mask"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="TXRDY Interrupt Mask"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Mask"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Mask"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Mask"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Mask"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Mask"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Mask"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Mask"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="TXEMPTY Interrupt Mask"/>
            <bitfield mask="0x00000400" name="UNRE" caption="SPI Underrun Error Interrupt Mask"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Mask"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Mask"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Mask"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Mask"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Mask"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Mask"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="RXRDY Interrupt Mask"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="TXRDY Interrupt Mask"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Mask"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Mask"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Mask"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Mask"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Mask"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Mask"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Mask"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="TXEMPTY Interrupt Mask"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Mask"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Mask"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Mask"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Mask"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Mask"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Mask"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Mask"/>
            <bitfield mask="0x00100000" name="MANE"/>
            <bitfield mask="0x01000000" name="MANEA" caption="Manchester Error Interrupt Mask"/>
          </mode>
        </register>
        <register offset="0x0014" size="4" name="CSR" initval="0x0" rw="R" caption="Channel Status Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Break Received/End of Break"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receiver Transfer"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmitter Transfer"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Receiver Time-out"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty"/>
            <bitfield mask="0x00000400" name="ITER" caption="Max number of Repetitions Reached"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Transmission Buffer Empty"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Reception Buffer Full"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge or LIN Break Sent or LIN Break Received"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Flag"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Flag"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Flag"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Flag"/>
            <bitfield mask="0x00100000" name="RI" caption="Image of RI Input"/>
            <bitfield mask="0x00200000" name="DSR" caption="Image of DSR Input"/>
            <bitfield mask="0x00400000" name="DCD" caption="Image of DCD Input"/>
            <bitfield mask="0x00800000" name="LINBLS" caption="LIN Bus Line Status"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Break Received/End of Break"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receiver Transfer"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmitter Transfer"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Receiver Time-out"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty"/>
            <bitfield mask="0x00000400" name="UNRE" caption="SPI Underrun Error"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Transmission Buffer Empty"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Reception Buffer Full"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Flag"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Flag"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Flag"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Flag"/>
            <bitfield mask="0x00100000" name="RI" caption="Image of RI Input"/>
            <bitfield mask="0x00200000" name="DSR" caption="Image of DSR Input"/>
            <bitfield mask="0x00400000" name="DCD" caption="Image of DCD Input"/>
            <bitfield mask="0x00800000" name="CTS" caption="Image of CTS Input"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Break Received/End of Break"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receiver Transfer"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmitter Transfer"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Receiver Time-out"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty"/>
            <bitfield mask="0x00000400" name="ITER" caption="Max number of Repetitions Reached"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Transmission Buffer Empty"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Reception Buffer Full"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Flag"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Flag"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Flag"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Flag"/>
            <bitfield mask="0x00100000" name="RI" caption="Image of RI Input"/>
            <bitfield mask="0x00200000" name="DSR" caption="Image of DSR Input"/>
            <bitfield mask="0x00400000" name="DCD" caption="Image of DCD Input"/>
            <bitfield mask="0x00800000" name="CTS" caption="Image of CTS Input"/>
            <bitfield mask="0x01000000" name="MANERR" caption="Manchester Error"/>
          </mode>
        </register>
        <register offset="0x0018" size="4" name="RHR" initval="0x0" rw="R" caption="Receiver Holding Register">
          <bitfield mask="0x000001ff" name="RXCHR" caption="Received Character"/>
          <bitfield mask="0x00008000" name="RXSYNH" caption="Received Sync"/>
        </register>
        <register offset="0x001c" size="4" name="THR" rw="W" caption="Transmitter Holding Register">
          <bitfield mask="0x000001ff" name="TXCHR" caption="Character to be Transmitted"/>
          <bitfield mask="0x00008000" name="TXSYNH" caption="Sync Field to be transmitted"/>
        </register>
        <register offset="0x0020" size="4" name="BRGR" initval="0x0" rw="RW" caption="Baud Rate Generator Register">
          <bitfield mask="0x0000ffff" name="CD" values="CD" caption="Clock Divisor"/>
          <bitfield mask="0x00070000" name="FP" caption="Fractional Part"/>
        </register>
        <register offset="0x0024" size="4" name="RTOR" initval="0x0" rw="RW" caption="Receiver Time-out Register">
          <bitfield mask="0x0001ffff" name="TO" values="TO" caption="Time-out Value"/>
        </register>
        <register offset="0x0028" size="4" name="TTGR" initval="0x0" rw="RW" caption="Transmitter Timeguard Register">
          <bitfield mask="0x000000ff" name="TG" values="TG" caption="Timeguard Value"/>
        </register>
        <register offset="0x0040" size="4" name="FIDI" initval="0x174" rw="RW" caption="FI DI Ratio Register">
          <bitfield mask="0x000007ff" name="FI_DI_RATIO" values="FI_DI_RATIO" caption="FI Over DI Ratio Value"/>
        </register>
        <register offset="0x0044" size="4" name="NER" rw="R" caption="Number of Errors Register">
          <bitfield mask="0x000000ff" name="NB_ERRORS" caption="Error number during ISO7816 transfers"/>
        </register>
        <register offset="0x0048" size="4" name="XXR" initval="0x0" rw="RW" caption="XON_XOFF Register">
          <bitfield mask="0x000000ff" name="XOFF" caption="XOFF Character"/>
          <bitfield mask="0x0000ff00" name="XON" caption="XON Character"/>
        </register>
        <register offset="0x004c" size="4" name="IFR" initval="0x0" rw="RW" caption="IrDA Filter Register">
          <bitfield mask="0x000000ff" name="IRDA_FILTER" caption="Irda filter"/>
        </register>
        <register offset="0x0050" size="4" name="MAN" rw="RW" caption="Manchester Configuration Register">
          <bitfield mask="0x0000000f" name="TX_PL" caption="Transmitter Preamble Length"/>
          <bitfield mask="0x00000300" name="TX_PP" caption="Transmitter Preamble Pattern"/>
          <bitfield mask="0x00001000" name="TX_MPOL" caption="Transmitter Manchester Polarity"/>
          <bitfield mask="0x000f0000" name="RX_PL" caption="Receiver Preamble Length"/>
          <bitfield mask="0x03000000" name="RX_PP" caption="Receiver Preamble Pattern detected"/>
          <bitfield mask="0x10000000" name="RX_MPOL" caption="Receiver Manchester Polarity"/>
          <bitfield mask="0x40000000" name="DRIFT" caption="Drift compensation"/>
        </register>
        <register offset="0x0054" size="4" name="LINMR" initval="0x0" rw="RW" caption="LIN Mode Register">
          <bitfield mask="0x00000003" name="NACT" values="NACT" caption="LIN Node Action"/>
          <bitfield mask="0x00000004" name="PARDIS" caption="Parity Disable"/>
          <bitfield mask="0x00000008" name="CHKDIS" caption="Checksum Disable"/>
          <bitfield mask="0x00000010" name="CHKTYP" caption="Checksum Type"/>
          <bitfield mask="0x00000020" name="DLM" caption="Data Length Mode"/>
          <bitfield mask="0x00000040" name="FSDIS" caption="Frame Slot Mode Disable"/>
          <bitfield mask="0x00000080" name="WKUPTYP" caption="Wakeup Signal Type"/>
          <bitfield mask="0x0000ff00" name="DLC" caption="Data Length Control"/>
          <bitfield mask="0x00010000" name="PDCM" caption="PDC Mode"/>
          <bitfield mask="0x00020000" name="SYNCDIS" caption="Synchronization Disable"/>
        </register>
        <register offset="0x0058" size="4" name="LINIR" initval="0x0" rw="RW" caption="LIN Identifier Register">
          <bitfield mask="0x000000ff" name="IDCHR" caption="Identifier Character"/>
        </register>
        <register offset="0x005c" size="4" name="LINBRR" initval="0x0" rw="R" caption="LIN Baud Rate Register">
          <bitfield mask="0x0000ffff" name="LINCD" caption="Clock Divider after Synchronization"/>
          <bitfield mask="0x00070000" name="LINFP" caption="Fractional Part after Synchronization"/>
        </register>
        <register offset="0x00e4" size="4" name="WPMR" initval="0x0" rw="RW" caption="Write Protect Mode Register">
          <bitfield mask="0x00000001" name="WPEN" caption="Write Protect Enable"/>
          <bitfield mask="0xffffff00" name="WPKEY" caption="Write Protect Key"/>
        </register>
        <register offset="0x00e8" size="4" name="WPSR" initval="0x0" rw="R" caption="Write Protect Status Register">
          <bitfield mask="0x00000001" name="WPV" caption="Write Protect Violation Status"/>
          <bitfield mask="0x00ffff00" name="WPVSRC" caption="Write Protect Violation Source"/>
        </register>
        <register offset="0x00f8" size="4" name="FEATURES" rw="R" caption="Features Register">
          <bitfield mask="0x00000001" name="MANBPIMPL" caption="Man Bipolar Logic is Implemented"/>
          <bitfield mask="0x00000002" name="XXIMPL" caption="XON XOFF Logic is Implemented"/>
          <bitfield mask="0x00000004" name="IRDAIMPL" caption="IRDA Logic is Implemented"/>
          <bitfield mask="0x00000008" name="ISO7816IMPL" caption="ISO7816 Logic is Implemented"/>
          <bitfield mask="0x00000010" name="MANOUTIMPL" caption="Manchester Out is Implemented"/>
          <bitfield mask="0x00000020" name="MODIMPL" caption="Modem Logic is Implemented"/>
          <bitfield mask="0x00000040" name="HHIMPL" caption="Hard Hand Logic is Implemented"/>
          <bitfield mask="0x00000080" name="RS485IMPL" caption="RS485 Logic is Implemented"/>
          <bitfield mask="0x00000100" name="NBERRIMPL" caption="NB Errors Mode is Implemented"/>
          <bitfield mask="0x00000200" name="FRACNIMPL" caption="FRACN Logic is Implemented"/>
          <bitfield mask="0x00000400" name="ENPOLNEG" caption="Enable Polarity is Negative"/>
          <bitfield mask="0x00000800" name="LINIMPL" caption="LIN Logic is Implemented"/>
          <bitfield mask="0x00001000" name="LINCONF" caption="LIN Node is Configurable"/>
          <bitfield mask="0x00002000" name="HCLINMAS" caption="Hardcoded LIN Node is Master"/>
          <bitfield mask="0x00004000" name="LINPDCIMPL" caption="LIN PDC Logic is Implemented"/>
          <bitfield mask="0x00008000" name="SPIIMPL" caption="SPI Logic is Implemented"/>
          <bitfield mask="0x00010000" name="SPICONFIG" caption="SPI Node is Configurable"/>
          <bitfield mask="0x00020000" name="HCSPIMAS" caption="Hardcoded SPI Node is Master"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x602" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION"/>
          <bitfield mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group name="CD">
        <value name="DISABLE" value="0"/>
        <value name="BYPASS" value="1"/>
      </value-group>
      <value-group name="FI_DI_RATIO">
        <value name="DISABLE" value="0"/>
      </value-group>
      <value-group name="NACT">
        <value name="PUBLISH" value="0"/>
        <value name="SUBSCRIBE" value="1"/>
        <value name="IGNORE" value="2"/>
      </value-group>
      <value-group name="CHMODE">
        <value name="NORMAL" value="0"/>
        <value name="ECHO" value="1"/>
        <value name="LOCAL_LOOP" value="2"/>
        <value name="REMOTE_LOOP" value="3"/>
      </value-group>
      <value-group name="CHRL">
        <value name="5" value="0"/>
        <value name="6" value="1"/>
        <value name="7" value="2"/>
        <value name="8" value="3"/>
      </value-group>
      <value-group name="CPOL">
        <value name="ZERO" value="0"/>
        <value name="ONE" value="1"/>
      </value-group>
      <value-group name="MODE">
        <value name="NORMAL" value="0"/>
        <value name="RS485" value="1"/>
        <value name="HARDWARE" value="2"/>
        <value name="MODEM" value="3"/>
        <value name="ISO7816_T0" value="4"/>
        <value name="ISO7816_T1" value="6"/>
        <value name="IRDA" value="8"/>
        <value name="LIN_Master" value="10"/>
        <value name="LIN_Slave" value="11"/>
        <value name="SPI_Master" value="14"/>
        <value name="SPI_Slave" value="15"/>
      </value-group>
      <value-group name="NBSTOP">
        <value name="1" value="0"/>
        <value name="1_5" value="1"/>
        <value name="2" value="2"/>
      </value-group>
      <value-group name="OVER">
        <value name="X16" value="0"/>
        <value name="X8" value="1"/>
      </value-group>
      <value-group name="PAR">
        <value name="EVEN" value="0"/>
        <value name="ODD" value="1"/>
        <value name="SPACE" value="2"/>
        <value name="MARK" value="3"/>
        <value name="NONE" value="4"/>
        <value name="MULTI" value="6"/>
      </value-group>
      <value-group name="USCLKS">
        <value name="MCK" value="0"/>
        <value name="MCK_DIV" value="1"/>
        <value name="SCK" value="3"/>
      </value-group>
      <value-group name="MSBF">
        <value name="LSBF" value="0"/>
        <value name="MSBF" value="1"/>
      </value-group>
      <value-group name="TO">
        <value name="DISABLE" value="0"/>
      </value-group>
      <value-group name="TG">
        <value name="DISABLE" value="0"/>
      </value-group>
    </module><module id="I7553" version="2.1.0" name="USBC" caption="USB 2.0 OTG Interface">
      <register-group name="USBC" caption="USB 2.0 OTG Interface">
        <register offset="0x0000" size="4" name="UDCON" initval="0x100" rw="RW" caption="Device General Control Register">
          <bitfield mask="0x0000007f" name="UADD"/>
          <bitfield mask="0x00000080" name="ADDEN"/>
          <bitfield mask="0x00000100" name="DETACH"/>
          <bitfield mask="0x00000200" name="RMWKUP"/>
          <bitfield mask="0x00000c00" name="SPDCONF"/>
          <bitfield mask="0x00001000" name="LS"/>
          <bitfield mask="0x00002000" name="TSTJ"/>
          <bitfield mask="0x00004000" name="TSTK"/>
          <bitfield mask="0x00008000" name="TSTPCKT"/>
          <bitfield mask="0x00010000" name="OPMODE2"/>
          <bitfield mask="0x00020000" name="GNAK" caption="Global NAK"/>
        </register>
        <register offset="0x0004" size="4" name="UDINT" initval="0x0" rw="R" caption="Device Global Interupt Register">
          <bitfield mask="0x00000001" name="SUSP"/>
          <bitfield mask="0x00000002" name="MSOF"/>
          <bitfield mask="0x00000004" name="SOF"/>
          <bitfield mask="0x00000008" name="EORST"/>
          <bitfield mask="0x00000010" name="WAKEUP"/>
          <bitfield mask="0x00000020" name="EORSM"/>
          <bitfield mask="0x00000040" name="UPRSM"/>
          <bitfield mask="0x00001000" name="EP0INT"/>
          <bitfield mask="0x00002000" name="EP1INT"/>
          <bitfield mask="0x00004000" name="EP2INT"/>
          <bitfield mask="0x00008000" name="EP3INT"/>
          <bitfield mask="0x00010000" name="EP4INT"/>
          <bitfield mask="0x00020000" name="EP5INT"/>
          <bitfield mask="0x00040000" name="EP6INT"/>
          <bitfield mask="0x00080000" name="EP7INT"/>
        </register>
        <register offset="0x0008" size="4" name="UDINTCLR" rw="W" caption="Device Global Interrupt Clear Register">
          <bitfield mask="0x00000001" name="SUSPC"/>
          <bitfield mask="0x00000002" name="MSOFC"/>
          <bitfield mask="0x00000004" name="SOFC"/>
          <bitfield mask="0x00000008" name="EORSTC"/>
          <bitfield mask="0x00000010" name="WAKEUPC"/>
          <bitfield mask="0x00000020" name="EORSMC"/>
          <bitfield mask="0x00000040" name="UPRSMC"/>
          <bitfield mask="0x00000080" name="VBUSTIC"/>
        </register>
        <register offset="0x000c" size="4" name="UDINTSET" rw="W" caption="Device Global Interrupt Set Regsiter">
          <bitfield mask="0x00000001" name="SUSPS"/>
          <bitfield mask="0x00000002" name="MSOFS"/>
          <bitfield mask="0x00000004" name="SOFS"/>
          <bitfield mask="0x00000008" name="EORSTS"/>
          <bitfield mask="0x00000010" name="WAKEUPS"/>
          <bitfield mask="0x00000020" name="EORSMS"/>
          <bitfield mask="0x00000040" name="UPRSMS"/>
          <bitfield mask="0x00000080" name="VBUSTIS"/>
        </register>
        <register offset="0x0010" size="4" name="UDINTE" initval="0x0" rw="R" caption="Device Global Interrupt Enable Register">
          <bitfield mask="0x00000001" name="SUSPE"/>
          <bitfield mask="0x00000002" name="MSOFE"/>
          <bitfield mask="0x00000004" name="SOFE"/>
          <bitfield mask="0x00000008" name="EORSTE"/>
          <bitfield mask="0x00000010" name="WAKEUPE"/>
          <bitfield mask="0x00000020" name="EORSME"/>
          <bitfield mask="0x00000040" name="UPRSME"/>
          <bitfield mask="0x00000080" name="VBUSE"/>
          <bitfield mask="0x00001000" name="EP0INTE"/>
          <bitfield mask="0x00002000" name="EP1INTE"/>
          <bitfield mask="0x00004000" name="EP2INTE"/>
          <bitfield mask="0x00008000" name="EP3INTE"/>
          <bitfield mask="0x00010000" name="EP4INTE"/>
          <bitfield mask="0x00020000" name="EP5INTE"/>
          <bitfield mask="0x00040000" name="EP6INTE"/>
          <bitfield mask="0x00080000" name="EP7INTE"/>
        </register>
        <register offset="0x0014" size="4" name="UDINTECLR" rw="W" caption="Device Global Interrupt Enable Clear Register">
          <bitfield mask="0x00000001" name="SUSPEC"/>
          <bitfield mask="0x00000002" name="MSOFEC"/>
          <bitfield mask="0x00000004" name="SOFEC"/>
          <bitfield mask="0x00000008" name="EORSTEC"/>
          <bitfield mask="0x00000010" name="WAKEUPEC"/>
          <bitfield mask="0x00000020" name="EORSMEC"/>
          <bitfield mask="0x00000040" name="UPRSMEC"/>
          <bitfield mask="0x00000080" name="VBUSEC"/>
          <bitfield mask="0x00001000" name="EP0INTEC"/>
          <bitfield mask="0x00002000" name="EP1INTEC"/>
          <bitfield mask="0x00004000" name="EP2INTEC"/>
          <bitfield mask="0x00008000" name="EP3INTEC"/>
          <bitfield mask="0x00010000" name="EP4INTEC"/>
          <bitfield mask="0x00020000" name="EP5INTEC"/>
          <bitfield mask="0x00040000" name="EP6INTEC"/>
          <bitfield mask="0x00080000" name="EP7INTEC"/>
        </register>
        <register offset="0x0018" size="4" name="UDINTESET" rw="W" caption="Device Global Interrupt Enable Set Register">
          <bitfield mask="0x00000001" name="SUSPES"/>
          <bitfield mask="0x00000002" name="MSOFES"/>
          <bitfield mask="0x00000004" name="SOFES"/>
          <bitfield mask="0x00000008" name="EORSTES"/>
          <bitfield mask="0x00000010" name="WAKEUPES"/>
          <bitfield mask="0x00000020" name="EORSMES"/>
          <bitfield mask="0x00000040" name="UPRSMES"/>
          <bitfield mask="0x00000080" name="VBUSES"/>
          <bitfield mask="0x00001000" name="EP0INTES"/>
          <bitfield mask="0x00002000" name="EP1INTES"/>
          <bitfield mask="0x00004000" name="EP2INTES"/>
          <bitfield mask="0x00008000" name="EP3INTES"/>
          <bitfield mask="0x00010000" name="EP4INTES"/>
          <bitfield mask="0x00020000" name="EP5INTES"/>
          <bitfield mask="0x00040000" name="EP6INTES"/>
          <bitfield mask="0x00080000" name="EP7INTES"/>
        </register>
        <register offset="0x001c" size="4" name="UERST" initval="0x0" rw="RW" caption="Endpoint Enable/Reset Register">
          <bitfield mask="0x00000001" name="EPEN0"/>
          <bitfield mask="0x00000002" name="EPEN1"/>
          <bitfield mask="0x00000004" name="EPEN2"/>
          <bitfield mask="0x00000008" name="EPEN3"/>
          <bitfield mask="0x00000010" name="EPEN4"/>
          <bitfield mask="0x00000020" name="EPEN5"/>
          <bitfield mask="0x00000040" name="EPEN6"/>
          <bitfield mask="0x00000080" name="EPEN7"/>
        </register>
        <register offset="0x0020" size="4" name="UDFNUM" initval="0x0" rw="R" caption="Device Frame Number Register">
          <bitfield mask="0x00000007" name="MFNUM"/>
          <bitfield mask="0x00003ff8" name="FNUM"/>
          <bitfield mask="0x00008000" name="FNCERR"/>
        </register>
        <register offset="0x0100" size="4" name="UECFG0" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
        </register>
        <register offset="0x0104" size="4" name="UECFG1" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
        </register>
        <register offset="0x0108" size="4" name="UECFG2" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
        </register>
        <register offset="0x010c" size="4" name="UECFG3" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
        </register>
        <register offset="0x0110" size="4" name="UECFG4" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
        </register>
        <register offset="0x0114" size="4" name="UECFG5" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
        </register>
        <register offset="0x0118" size="4" name="UECFG6" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
        </register>
        <register offset="0x011c" size="4" name="UECFG7" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE"/>
          <bitfield mask="0x00006000" name="NBTRANS"/>
        </register>
        <register offset="0x0130" size="4" name="UESTA0" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00000800" name="RAMACCERI" caption="Ram access error"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
        </register>
        <register offset="0x0134" size="4" name="UESTA1" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
        </register>
        <register offset="0x0138" size="4" name="UESTA2" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
        </register>
        <register offset="0x013c" size="4" name="UESTA3" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
        </register>
        <register offset="0x0140" size="4" name="UESTA4" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
        </register>
        <register offset="0x0144" size="4" name="UESTA5" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
        </register>
        <register offset="0x0148" size="4" name="UESTA6" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR"/>
        </register>
        <register offset="0x014c" size="4" name="UESTA7" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI"/>
          <bitfield mask="0x00000002" name="RXOUTI"/>
          <bitfield mask="0x00000004" name="RXSTPI"/>
          <bitfield mask="0x00000008" name="NAKOUTI"/>
          <bitfield mask="0x00000010" name="NAKINI"/>
          <bitfield mask="0x00000040" name="STALLEDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="ERRORTRANS"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00020000" name="CTRLDIR"/>
        </register>
        <register offset="0x0160" size="4" name="UESTA0CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
          <bitfield mask="0x00000800" name="RAMACCERIC"/>
        </register>
        <register offset="0x0164" size="4" name="UESTA1CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
        </register>
        <register offset="0x0168" size="4" name="UESTA2CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
        </register>
        <register offset="0x016c" size="4" name="UESTA3CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
        </register>
        <register offset="0x0170" size="4" name="UESTA4CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
        </register>
        <register offset="0x0174" size="4" name="UESTA5CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
        </register>
        <register offset="0x0178" size="4" name="UESTA6CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
        </register>
        <register offset="0x017c" size="4" name="UESTA7CLR" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC"/>
          <bitfield mask="0x00000002" name="RXOUTIC"/>
          <bitfield mask="0x00000004" name="RXSTPIC"/>
          <bitfield mask="0x00000008" name="NAKOUTIC"/>
          <bitfield mask="0x00000010" name="NAKINIC"/>
          <bitfield mask="0x00000040" name="STALLEDIC"/>
        </register>
        <register offset="0x0190" size="4" name="UESTA0SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00000800" name="RAMACCERIS"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x0194" size="4" name="UESTA1SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x0198" size="4" name="UESTA2SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x019c" size="4" name="UESTA3SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x01a0" size="4" name="UESTA4SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x01a4" size="4" name="UESTA5SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x01a8" size="4" name="UESTA6SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x01ac" size="4" name="UESTA7SET" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS"/>
          <bitfield mask="0x00000002" name="RXOUTIS"/>
          <bitfield mask="0x00000004" name="RXSTPIS"/>
          <bitfield mask="0x00000008" name="NAKOUTIS"/>
          <bitfield mask="0x00000010" name="NAKINIS"/>
          <bitfield mask="0x00000040" name="STALLEDIS"/>
          <bitfield mask="0x00000100" name="SETMDATA" caption="For test/debug"/>
          <bitfield mask="0x00000400" name="ERRORTRANSS" caption="For test/debug"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="For test/debug"/>
        </register>
        <register offset="0x01c0" size="4" name="UECON0" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00000800" name="RAMACCERE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
          <bitfield mask="0x01000000" name="BUSY0"/>
          <bitfield mask="0x02000000" name="BUSY1"/>
        </register>
        <register offset="0x01c4" size="4" name="UECON1" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
          <bitfield mask="0x01000000" name="BUSY0"/>
          <bitfield mask="0x02000000" name="BUSY1"/>
        </register>
        <register offset="0x01c8" size="4" name="UECON2" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
          <bitfield mask="0x01000000" name="BUSY0"/>
          <bitfield mask="0x02000000" name="BUSY1"/>
        </register>
        <register offset="0x01cc" size="4" name="UECON3" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
          <bitfield mask="0x01000000" name="BUSY0"/>
          <bitfield mask="0x02000000" name="BUSY1"/>
        </register>
        <register offset="0x01d0" size="4" name="UECON4" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
          <bitfield mask="0x01000000" name="BUSY0"/>
          <bitfield mask="0x02000000" name="BUSY1"/>
        </register>
        <register offset="0x01d4" size="4" name="UECON5" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
          <bitfield mask="0x01000000" name="BUSY0"/>
          <bitfield mask="0x02000000" name="BUSY1"/>
        </register>
        <register offset="0x01d8" size="4" name="UECON6" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
          <bitfield mask="0x01000000" name="BUSY0"/>
          <bitfield mask="0x02000000" name="BUSY1"/>
        </register>
        <register offset="0x01dc" size="4" name="UECON7" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE"/>
          <bitfield mask="0x00000002" name="RXOUTE"/>
          <bitfield mask="0x00000004" name="RXSTPE"/>
          <bitfield mask="0x00000008" name="NAKOUTE"/>
          <bitfield mask="0x00000010" name="NAKINE"/>
          <bitfield mask="0x00000040" name="STALLEDE"/>
          <bitfield mask="0x00000100" name="MDATAE"/>
          <bitfield mask="0x00000200" name="DATAXE"/>
          <bitfield mask="0x00000400" name="ERRORTRANSE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00002000" name="KILLBK"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="NYETDIS"/>
          <bitfield mask="0x00040000" name="RSTDT"/>
          <bitfield mask="0x00080000" name="STALLRQ"/>
          <bitfield mask="0x01000000" name="BUSY0"/>
          <bitfield mask="0x02000000" name="BUSY1"/>
        </register>
        <register offset="0x01f0" size="4" name="UECON0SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00000800" name="RAMACCERES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
          <bitfield mask="0x01000000" name="BUSY0S"/>
          <bitfield mask="0x02000000" name="BUSY1S"/>
        </register>
        <register offset="0x01f4" size="4" name="UECON1SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
          <bitfield mask="0x01000000" name="BUSY0S"/>
          <bitfield mask="0x02000000" name="BUSY1S"/>
        </register>
        <register offset="0x01f8" size="4" name="UECON2SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
          <bitfield mask="0x01000000" name="BUSY0S"/>
          <bitfield mask="0x02000000" name="BUSY1S"/>
        </register>
        <register offset="0x01fc" size="4" name="UECON3SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
          <bitfield mask="0x01000000" name="BUSY0S"/>
          <bitfield mask="0x02000000" name="BUSY1S"/>
        </register>
        <register offset="0x0200" size="4" name="UECON4SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
          <bitfield mask="0x01000000" name="BUSY0S"/>
          <bitfield mask="0x02000000" name="BUSY1S"/>
        </register>
        <register offset="0x0204" size="4" name="UECON5SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
          <bitfield mask="0x01000000" name="BUSY0S"/>
          <bitfield mask="0x02000000" name="BUSY1S"/>
        </register>
        <register offset="0x0208" size="4" name="UECON6SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
          <bitfield mask="0x01000000" name="BUSY0S"/>
          <bitfield mask="0x02000000" name="BUSY1S"/>
        </register>
        <register offset="0x020c" size="4" name="UECON7SET" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES"/>
          <bitfield mask="0x00000002" name="RXOUTES"/>
          <bitfield mask="0x00000004" name="RXSTPES"/>
          <bitfield mask="0x00000008" name="NAKOUTES"/>
          <bitfield mask="0x00000010" name="NAKINES"/>
          <bitfield mask="0x00000040" name="STALLEDES"/>
          <bitfield mask="0x00000100" name="MDATAES"/>
          <bitfield mask="0x00000200" name="DATAXES"/>
          <bitfield mask="0x00000400" name="ERRORTRANSES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00002000" name="KILLBKS"/>
          <bitfield mask="0x00020000" name="NYETDISS"/>
          <bitfield mask="0x00040000" name="RSTDTS"/>
          <bitfield mask="0x00080000" name="STALLRQS"/>
          <bitfield mask="0x01000000" name="BUSY0S"/>
          <bitfield mask="0x02000000" name="BUSY1S"/>
        </register>
        <register offset="0x0220" size="4" name="UECON0CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00000800" name="RAMACCEREC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
          <bitfield mask="0x01000000" name="BUSY0C"/>
          <bitfield mask="0x02000000" name="BUSY1C"/>
        </register>
        <register offset="0x0224" size="4" name="UECON1CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
          <bitfield mask="0x01000000" name="BUSY0C"/>
          <bitfield mask="0x02000000" name="BUSY1C"/>
        </register>
        <register offset="0x0228" size="4" name="UECON2CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
          <bitfield mask="0x01000000" name="BUSY0C"/>
          <bitfield mask="0x02000000" name="BUSY1C"/>
        </register>
        <register offset="0x022c" size="4" name="UECON3CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
          <bitfield mask="0x01000000" name="BUSY0C"/>
          <bitfield mask="0x02000000" name="BUSY1C"/>
        </register>
        <register offset="0x0230" size="4" name="UECON4CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
          <bitfield mask="0x01000000" name="BUSY0C"/>
          <bitfield mask="0x02000000" name="BUSY1C"/>
        </register>
        <register offset="0x0234" size="4" name="UECON5CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
          <bitfield mask="0x01000000" name="BUSY0C"/>
          <bitfield mask="0x02000000" name="BUSY1C"/>
        </register>
        <register offset="0x0238" size="4" name="UECON6CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
          <bitfield mask="0x01000000" name="BUSY0C"/>
          <bitfield mask="0x02000000" name="BUSY1C"/>
        </register>
        <register offset="0x023c" size="4" name="UECON7CLR" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC"/>
          <bitfield mask="0x00000002" name="RXOUTEC"/>
          <bitfield mask="0x00000004" name="RXSTPEC"/>
          <bitfield mask="0x00000008" name="NAKOUTEC"/>
          <bitfield mask="0x00000010" name="NAKINEC"/>
          <bitfield mask="0x00000040" name="STALLEDEC"/>
          <bitfield mask="0x00000100" name="MDATAEC"/>
          <bitfield mask="0x00000200" name="DATAXEC"/>
          <bitfield mask="0x00000400" name="ERRORTRANSEC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="NYETDISC"/>
          <bitfield mask="0x00080000" name="STALLRQC"/>
          <bitfield mask="0x01000000" name="BUSY0C"/>
          <bitfield mask="0x02000000" name="BUSY1C"/>
        </register>
        <register offset="0x0400" size="4" name="UHCON" initval="0x0" rw="RW" caption="Host General Control Register">
          <bitfield mask="0x00000100" name="SOFE"/>
          <bitfield mask="0x00000200" name="RESET"/>
          <bitfield mask="0x00000400" name="RESUME"/>
          <bitfield mask="0x00003000" name="SPDCONF"/>
        </register>
        <register offset="0x0404" size="4" name="UHINT" initval="0x0" rw="R" caption="Host Global Interrupt Register">
          <bitfield mask="0x00000001" name="DCONNI"/>
          <bitfield mask="0x00000002" name="DDISCI"/>
          <bitfield mask="0x00000004" name="RSTI"/>
          <bitfield mask="0x00000008" name="RSMEDI"/>
          <bitfield mask="0x00000010" name="RXRSMI"/>
          <bitfield mask="0x00000020" name="HSOFI"/>
          <bitfield mask="0x00000040" name="HWUPI"/>
          <bitfield mask="0x00000100" name="P0INT"/>
          <bitfield mask="0x00000200" name="P1INT"/>
          <bitfield mask="0x00000400" name="P2INT"/>
          <bitfield mask="0x00000800" name="P3INT"/>
          <bitfield mask="0x00001000" name="P4INT"/>
          <bitfield mask="0x00002000" name="P5INT"/>
          <bitfield mask="0x00004000" name="P6INT"/>
        </register>
        <register offset="0x0408" size="4" name="UHINTCLR" initval="0x0" rw="W" caption="Host Global Interrrupt Clear Register">
          <bitfield mask="0x00000001" name="DCONNIC"/>
          <bitfield mask="0x00000002" name="DDISCIC"/>
          <bitfield mask="0x00000004" name="RSTIC"/>
          <bitfield mask="0x00000008" name="RSMEDIC"/>
          <bitfield mask="0x00000010" name="RXRSMIC"/>
          <bitfield mask="0x00000020" name="HSOFIC"/>
          <bitfield mask="0x00000040" name="HWUPIC"/>
        </register>
        <register offset="0x040c" size="4" name="UHINTSET" initval="0x0" rw="W" caption="Host Global Interrupt Set Register">
          <bitfield mask="0x00000001" name="DCONNIS"/>
          <bitfield mask="0x00000002" name="DDISCIS"/>
          <bitfield mask="0x00000004" name="RSTIS"/>
          <bitfield mask="0x00000008" name="RSMEDIS"/>
          <bitfield mask="0x00000010" name="RXRSMIS"/>
          <bitfield mask="0x00000020" name="HSOFIS"/>
          <bitfield mask="0x00000040" name="HWUPIS"/>
        </register>
        <register offset="0x0410" size="4" name="UHINTE" initval="0x0" rw="R" caption="Host Global Interrupt Enable Register">
          <bitfield mask="0x00000001" name="DCONNIE"/>
          <bitfield mask="0x00000002" name="DDISCIE"/>
          <bitfield mask="0x00000004" name="RSTIE"/>
          <bitfield mask="0x00000008" name="RSMEDIE"/>
          <bitfield mask="0x00000010" name="RXRSMIE"/>
          <bitfield mask="0x00000020" name="HSOFIE"/>
          <bitfield mask="0x00000040" name="HWUPIE"/>
          <bitfield mask="0x00000100" name="P0INTE"/>
          <bitfield mask="0x00000200" name="P1INTE"/>
          <bitfield mask="0x00000400" name="P2INTE"/>
          <bitfield mask="0x00000800" name="P3INTE"/>
          <bitfield mask="0x00001000" name="P4INTE"/>
          <bitfield mask="0x00002000" name="P5INTE"/>
          <bitfield mask="0x00004000" name="P6INTE"/>
          <bitfield mask="0x00008000" name="P7INTE"/>
        </register>
        <register offset="0x0414" size="4" name="UHINTECLR" initval="0x0" rw="W" caption="Host Global Interrupt Enable Clear Register">
          <bitfield mask="0x00000001" name="DCONNIEC"/>
          <bitfield mask="0x00000002" name="DDISCIEC"/>
          <bitfield mask="0x00000004" name="RSTIEC"/>
          <bitfield mask="0x00000008" name="RSMEDIEC"/>
          <bitfield mask="0x00000010" name="RXRSMIEC"/>
          <bitfield mask="0x00000020" name="HSOFIEC"/>
          <bitfield mask="0x00000040" name="HWUPIEC"/>
          <bitfield mask="0x00000100" name="P0INTEC"/>
          <bitfield mask="0x00000200" name="P1INTEC"/>
          <bitfield mask="0x00000400" name="P2INTEC"/>
          <bitfield mask="0x00000800" name="P3INTEC"/>
          <bitfield mask="0x00001000" name="P4INTEC"/>
          <bitfield mask="0x00002000" name="P5INTEC"/>
          <bitfield mask="0x00004000" name="P6INTEC"/>
          <bitfield mask="0x00008000" name="P7INTEC"/>
        </register>
        <register offset="0x0418" size="4" name="UHINTESET" initval="0x0" rw="W" caption="Host Global Interrupt Enable Set Register">
          <bitfield mask="0x00000001" name="DCONNIES"/>
          <bitfield mask="0x00000002" name="DDISCIES"/>
          <bitfield mask="0x00000004" name="RSTIES"/>
          <bitfield mask="0x00000008" name="RSMEDIES"/>
          <bitfield mask="0x00000010" name="RXRSMIES"/>
          <bitfield mask="0x00000020" name="HSOFIES"/>
          <bitfield mask="0x00000040" name="HWUPIES"/>
          <bitfield mask="0x00000100" name="P0INTES"/>
          <bitfield mask="0x00000200" name="P1INTES"/>
          <bitfield mask="0x00000400" name="P2INTES"/>
          <bitfield mask="0x00000800" name="P3INTES"/>
          <bitfield mask="0x00001000" name="P4INTES"/>
          <bitfield mask="0x00002000" name="P5INTES"/>
          <bitfield mask="0x00004000" name="P6INTES"/>
          <bitfield mask="0x00008000" name="P7INTES"/>
        </register>
        <register offset="0x041c" size="4" name="UPRST" initval="0x0" rw="RW" caption="Pipe Reset Register">
          <bitfield mask="0x00000001" name="PEN0"/>
          <bitfield mask="0x00000002" name="PEN1"/>
          <bitfield mask="0x00000004" name="PEN2"/>
          <bitfield mask="0x00000008" name="PEN3"/>
          <bitfield mask="0x00000010" name="PEN4"/>
          <bitfield mask="0x00000020" name="PEN5"/>
          <bitfield mask="0x00000040" name="PEN6"/>
          <bitfield mask="0x00000080" name="PEN7"/>
        </register>
        <register offset="0x0420" size="4" name="UHFNUM" initval="0x0" rw="RW" caption="Host Frame Number Register">
          <bitfield mask="0x00000007" name="MFNUM"/>
          <bitfield mask="0x00003ff8" name="FNUM"/>
          <bitfield mask="0x00ff0000" name="FLENHIGH"/>
        </register>
        <register offset="0x0500" size="4" name="UPCFG0" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0xff000000" name="BINTERVAL"/>
        </register>
        <register offset="0x0504" size="4" name="UPCFG1" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0xff000000" name="BINTERVAL"/>
        </register>
        <register offset="0x0508" size="4" name="UPCFG2" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0xff000000" name="BINTERVAL"/>
        </register>
        <register offset="0x050c" size="4" name="UPCFG3" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0xff000000" name="BINTERVAL"/>
        </register>
        <register offset="0x0510" size="4" name="UPCFG4" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0xff000000" name="BINTERVAL"/>
        </register>
        <register offset="0x0514" size="4" name="UPCFG5" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0xff000000" name="BINTERVAL"/>
        </register>
        <register offset="0x0518" size="4" name="UPCFG6" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0xff000000" name="BINTERVAL"/>
        </register>
        <register offset="0x051c" size="4" name="UPCFG7" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK"/>
          <bitfield mask="0x00000070" name="PSIZE"/>
          <bitfield mask="0x00000300" name="PTOKEN"/>
          <bitfield mask="0x00003000" name="PTYPE"/>
          <bitfield mask="0x00100000" name="PINGEN"/>
          <bitfield mask="0xff000000" name="BINTERVAL"/>
        </register>
        <register offset="0x0530" size="4" name="UPSTA0" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="ERRORFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="RAMACCERI"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0534" size="4" name="UPSTA1" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="ERRORFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="RAMACCERI"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0538" size="4" name="UPSTA2" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="ERRORFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="RAMACCERI"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x053c" size="4" name="UPSTA3" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="ERRORFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="RAMACCERI"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0540" size="4" name="UPSTA4" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="ERRORFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="RAMACCERI"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0544" size="4" name="UPSTA5" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="ERRORFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="RAMACCERI"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0548" size="4" name="UPSTA6" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="ERRORFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="RAMACCERI"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x054c" size="4" name="UPSTA7" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI"/>
          <bitfield mask="0x00000002" name="TXOUTI"/>
          <bitfield mask="0x00000004" name="TXSTPI"/>
          <bitfield mask="0x00000008" name="PERRI"/>
          <bitfield mask="0x00000010" name="NAKEDI"/>
          <bitfield mask="0x00000020" name="ERRORFI"/>
          <bitfield mask="0x00000040" name="RXSTALLDI"/>
          <bitfield mask="0x00000300" name="DTSEQ"/>
          <bitfield mask="0x00000400" name="RAMACCERI"/>
          <bitfield mask="0x00003000" name="NBUSYBK"/>
          <bitfield mask="0x0000c000" name="CURRBK"/>
          <bitfield mask="0x00010000" name="RWALL"/>
          <bitfield mask="0x00040000" name="CFGOK"/>
          <bitfield mask="0x7ff00000" name="PBYCT"/>
        </register>
        <register offset="0x0560" size="4" name="UPSTA0CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="ERRORFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000400" name="RAMACCERIC"/>
        </register>
        <register offset="0x0564" size="4" name="UPSTA1CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="ERRORFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000400" name="RAMACCERIC"/>
        </register>
        <register offset="0x0568" size="4" name="UPSTA2CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="ERRORFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000400" name="RAMACCERIC"/>
        </register>
        <register offset="0x056c" size="4" name="UPSTA3CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="ERRORFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000400" name="RAMACCERIC"/>
        </register>
        <register offset="0x0570" size="4" name="UPSTA4CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="ERRORFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000400" name="RAMACCERIC"/>
        </register>
        <register offset="0x0574" size="4" name="UPSTA5CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="ERRORFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000400" name="RAMACCERIC"/>
        </register>
        <register offset="0x0578" size="4" name="UPSTA6CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="ERRORFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000400" name="RAMACCERIC"/>
        </register>
        <register offset="0x057c" size="4" name="UPSTA7CLR" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC"/>
          <bitfield mask="0x00000002" name="TXOUTIC"/>
          <bitfield mask="0x00000004" name="TXSTPIC"/>
          <bitfield mask="0x00000010" name="NAKEDIC"/>
          <bitfield mask="0x00000020" name="ERRORFIC"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC"/>
          <bitfield mask="0x00000400" name="RAMACCERIC"/>
        </register>
        <register offset="0x0590" size="4" name="UPSTA0SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="ERRORFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000400" name="RAMACCERIS"/>
        </register>
        <register offset="0x0594" size="4" name="UPSTA1SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="ERRORFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000400" name="RAMACCERIS"/>
        </register>
        <register offset="0x0598" size="4" name="UPSTA2SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="ERRORFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000400" name="RAMACCERIS"/>
        </register>
        <register offset="0x059c" size="4" name="UPSTA3SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="ERRORFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000400" name="RAMACCERIS"/>
        </register>
        <register offset="0x05a0" size="4" name="UPSTA4SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="ERRORFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000400" name="RAMACCERIS"/>
        </register>
        <register offset="0x05a4" size="4" name="UPSTA5SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="ERRORFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000400" name="RAMACCERIS"/>
        </register>
        <register offset="0x05a8" size="4" name="UPSTA6SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="ERRORFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000400" name="RAMACCERIS"/>
        </register>
        <register offset="0x05ac" size="4" name="UPSTA7SET" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS"/>
          <bitfield mask="0x00000002" name="TXOUTIS"/>
          <bitfield mask="0x00000004" name="TXSTPIS"/>
          <bitfield mask="0x00000008" name="PERRIS"/>
          <bitfield mask="0x00000010" name="NAKEDIS"/>
          <bitfield mask="0x00000020" name="ERRORFIS"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS"/>
          <bitfield mask="0x00000400" name="RAMACCERIS"/>
        </register>
        <register offset="0x05c0" size="4" name="UPCON0" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="ERRORFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000400" name="RAMACCERE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="INITDTGL"/>
          <bitfield mask="0x00080000" name="INITBK"/>
        </register>
        <register offset="0x05c4" size="4" name="UPCON1" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="ERRORFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000400" name="RAMACCERE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="INITDTGL"/>
          <bitfield mask="0x00080000" name="INITBK"/>
        </register>
        <register offset="0x05c8" size="4" name="UPCON2" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="ERRORFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000400" name="RAMACCERE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="INITDTGL"/>
          <bitfield mask="0x00080000" name="INITBK"/>
        </register>
        <register offset="0x05cc" size="4" name="UPCON3" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="ERRORFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000400" name="RAMACCERE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="INITDTGL"/>
          <bitfield mask="0x00080000" name="INITBK"/>
        </register>
        <register offset="0x05d0" size="4" name="UPCON4" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="ERRORFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000400" name="RAMACCERE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="INITDTGL"/>
          <bitfield mask="0x00080000" name="INITBK"/>
        </register>
        <register offset="0x05d4" size="4" name="UPCON5" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="ERRORFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000400" name="RAMACCERE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="INITDTGL"/>
          <bitfield mask="0x00080000" name="INITBK"/>
        </register>
        <register offset="0x05d8" size="4" name="UPCON6" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="ERRORFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000400" name="RAMACCERE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="INITDTGL"/>
          <bitfield mask="0x00080000" name="INITBK"/>
        </register>
        <register offset="0x05dc" size="4" name="UPCON7" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE"/>
          <bitfield mask="0x00000002" name="TXOUTE"/>
          <bitfield mask="0x00000004" name="TXSTPE"/>
          <bitfield mask="0x00000008" name="PERRE"/>
          <bitfield mask="0x00000010" name="NAKEDE"/>
          <bitfield mask="0x00000020" name="ERRORFIE"/>
          <bitfield mask="0x00000040" name="RXSTALLDE"/>
          <bitfield mask="0x00000400" name="RAMACCERE"/>
          <bitfield mask="0x00001000" name="NBUSYBKE"/>
          <bitfield mask="0x00004000" name="FIFOCON"/>
          <bitfield mask="0x00020000" name="PFREEZE"/>
          <bitfield mask="0x00040000" name="INITDTGL"/>
          <bitfield mask="0x00080000" name="INITBK"/>
        </register>
        <register offset="0x05f0" size="4" name="UPCON0SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="ERRORFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000400" name="RAMACCERES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00004000" name="FIFOCONS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="INITDTGLS"/>
          <bitfield mask="0x00080000" name="INITBKS"/>
        </register>
        <register offset="0x05f4" size="4" name="UPCON1SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="ERRORFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000400" name="RAMACCERES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00004000" name="FIFOCONS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="INITDTGLS"/>
          <bitfield mask="0x00080000" name="INITBKS"/>
        </register>
        <register offset="0x05f8" size="4" name="UPCON2SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="ERRORFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000400" name="RAMACCERES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00004000" name="FIFOCONS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="INITDTGLS"/>
          <bitfield mask="0x00080000" name="INITBKS"/>
        </register>
        <register offset="0x05fc" size="4" name="UPCON3SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="ERRORFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000400" name="RAMACCERES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00004000" name="FIFOCONS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="INITDTGLS"/>
          <bitfield mask="0x00080000" name="INITBKS"/>
        </register>
        <register offset="0x0600" size="4" name="UPCON4SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="ERRORFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000400" name="RAMACCERES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00004000" name="FIFOCONS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="INITDTGLS"/>
          <bitfield mask="0x00080000" name="INITBKS"/>
        </register>
        <register offset="0x0604" size="4" name="UPCON5SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="ERRORFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000400" name="RAMACCERES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00004000" name="FIFOCONS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="INITDTGLS"/>
          <bitfield mask="0x00080000" name="INITBKS"/>
        </register>
        <register offset="0x0608" size="4" name="UPCON6SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="ERRORFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000400" name="RAMACCERES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00004000" name="FIFOCONS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="INITDTGLS"/>
          <bitfield mask="0x00080000" name="INITBKS"/>
        </register>
        <register offset="0x060c" size="4" name="UPCON7SET" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES"/>
          <bitfield mask="0x00000002" name="TXOUTES"/>
          <bitfield mask="0x00000004" name="TXSTPES"/>
          <bitfield mask="0x00000008" name="PERRES"/>
          <bitfield mask="0x00000010" name="NAKEDES"/>
          <bitfield mask="0x00000020" name="ERRORFIES"/>
          <bitfield mask="0x00000040" name="RXSTALLDES"/>
          <bitfield mask="0x00000400" name="RAMACCERES"/>
          <bitfield mask="0x00001000" name="NBUSYBKES"/>
          <bitfield mask="0x00004000" name="FIFOCONS"/>
          <bitfield mask="0x00020000" name="PFREEZES"/>
          <bitfield mask="0x00040000" name="INITDTGLS"/>
          <bitfield mask="0x00080000" name="INITBKS"/>
        </register>
        <register offset="0x0620" size="4" name="UPCON0CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="ERRORFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000400" name="RAMACCEREC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
          <bitfield mask="0x00040000" name="INITDTGLC"/>
          <bitfield mask="0x00080000" name="INITBKC"/>
        </register>
        <register offset="0x0624" size="4" name="UPCON1CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="ERRORFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000400" name="RAMACCEREC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
          <bitfield mask="0x00040000" name="INITDTGLC"/>
          <bitfield mask="0x00080000" name="INITBKC"/>
        </register>
        <register offset="0x0628" size="4" name="UPCON2CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="ERRORFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000400" name="RAMACCEREC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
          <bitfield mask="0x00040000" name="INITDTGLC"/>
          <bitfield mask="0x00080000" name="INITBKC"/>
        </register>
        <register offset="0x062c" size="4" name="UPCON3CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="ERRORFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000400" name="RAMACCEREC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
          <bitfield mask="0x00040000" name="INITDTGLC"/>
          <bitfield mask="0x00080000" name="INITBKC"/>
        </register>
        <register offset="0x0630" size="4" name="UPCON4CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="ERRORFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000400" name="RAMACCEREC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
          <bitfield mask="0x00040000" name="INITDTGLC"/>
          <bitfield mask="0x00080000" name="INITBKC"/>
        </register>
        <register offset="0x0634" size="4" name="UPCON5CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="ERRORFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000400" name="RAMACCEREC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
          <bitfield mask="0x00040000" name="INITDTGLC"/>
          <bitfield mask="0x00080000" name="INITBKC"/>
        </register>
        <register offset="0x0638" size="4" name="UPCON6CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="ERRORFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000400" name="RAMACCEREC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
          <bitfield mask="0x00040000" name="INITDTGLC"/>
          <bitfield mask="0x00080000" name="INITBKC"/>
        </register>
        <register offset="0x063c" size="4" name="UPCON7CLR" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC"/>
          <bitfield mask="0x00000002" name="TXOUTEC"/>
          <bitfield mask="0x00000004" name="TXSTPEC"/>
          <bitfield mask="0x00000008" name="PERREC"/>
          <bitfield mask="0x00000010" name="NAKEDEC"/>
          <bitfield mask="0x00000020" name="ERRORFIEC"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC"/>
          <bitfield mask="0x00000400" name="RAMACCEREC"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC"/>
          <bitfield mask="0x00004000" name="FIFOCONC"/>
          <bitfield mask="0x00020000" name="PFREEZEC"/>
          <bitfield mask="0x00040000" name="INITDTGLC"/>
          <bitfield mask="0x00080000" name="INITBKC"/>
        </register>
        <register offset="0x0650" size="4" name="UPINRQ0" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0654" size="4" name="UPINRQ1" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0658" size="4" name="UPINRQ2" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x065c" size="4" name="UPINRQ3" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0660" size="4" name="UPINRQ4" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0664" size="4" name="UPINRQ5" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x0668" size="4" name="UPINRQ6" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x066c" size="4" name="UPINRQ7" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ"/>
          <bitfield mask="0x00000100" name="INMODE"/>
        </register>
        <register offset="0x06b0" size="4" name="UPDAT0" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06b4" size="4" name="UPDAT1" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06b8" size="4" name="UPDAT2" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06bc" size="4" name="UPDAT3" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06c0" size="4" name="UPDAT4" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06c4" size="4" name="UPDAT5" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06c8" size="4" name="UPDAT6" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x06cc" size="4" name="UPDAT7" initval="0x0" rw="RW" caption="Pipe Data Register">
          <bitfield mask="0xffffffff" name="P_DATA"/>
        </register>
        <register offset="0x0800" size="4" name="USBCON" initval="0x3004000" rw="RW" caption="General Control Register">
          <bitfield mask="0x00000001" name="IDTE"/>
          <bitfield mask="0x00000002" name="VBUSTE"/>
          <bitfield mask="0x00000004" name="SRPE"/>
          <bitfield mask="0x00000008" name="VBERRE"/>
          <bitfield mask="0x00000010" name="BCERRE"/>
          <bitfield mask="0x00000020" name="ROLEEXE"/>
          <bitfield mask="0x00000040" name="HNPERRE"/>
          <bitfield mask="0x00000080" name="STOE"/>
          <bitfield mask="0x00000100" name="VBUSHWC"/>
          <bitfield mask="0x00000200" name="SRPSEL"/>
          <bitfield mask="0x00000400" name="SRPREQ"/>
          <bitfield mask="0x00000800" name="HNPREQ"/>
          <bitfield mask="0x00001000" name="OTGPADE"/>
          <bitfield mask="0x00002000" name="VBUSPO"/>
          <bitfield mask="0x00004000" name="FRZCLK"/>
          <bitfield mask="0x00008000" name="USBE"/>
          <bitfield mask="0x00030000" name="TIMVALUE"/>
          <bitfield mask="0x00300000" name="TIMPAGE" values="TIMPAGE"/>
          <bitfield mask="0x00400000" name="UNLOCK"/>
          <bitfield mask="0x01000000" name="UIDE"/>
          <bitfield mask="0x02000000" name="UIMOD"/>
        </register>
        <register offset="0x0804" size="4" name="USBSTA" initval="0x0" rw="R" caption="General Status Register">
          <bitfield mask="0x00000001" name="IDTI"/>
          <bitfield mask="0x00000002" name="VBUSTI"/>
          <bitfield mask="0x00000004" name="SRPI"/>
          <bitfield mask="0x00000008" name="VBERRI"/>
          <bitfield mask="0x00000010" name="BCERRI"/>
          <bitfield mask="0x00000020" name="ROLEEXI"/>
          <bitfield mask="0x00000040" name="HNPERRI"/>
          <bitfield mask="0x00000080" name="STOI"/>
          <bitfield mask="0x00000200" name="VBUSRQ"/>
          <bitfield mask="0x00000400" name="ID"/>
          <bitfield mask="0x00000800" name="VBUS"/>
          <bitfield mask="0x00003000" name="SPEED" values="SPEED"/>
          <bitfield mask="0x00004000" name="CLKUSABLE"/>
        </register>
        <register offset="0x0808" size="4" name="USBSTACLR" rw="W" caption="General Status Clear Register">
          <bitfield mask="0x00000001" name="IDTIC"/>
          <bitfield mask="0x00000002" name="VBUSTIC"/>
          <bitfield mask="0x00000004" name="SRPIC"/>
          <bitfield mask="0x00000008" name="VBERRIC"/>
          <bitfield mask="0x00000010" name="BCERRIC"/>
          <bitfield mask="0x00000020" name="ROLEEXIC"/>
          <bitfield mask="0x00000040" name="HNPERRIC"/>
          <bitfield mask="0x00000080" name="STOIC"/>
          <bitfield mask="0x00000100" name="RAMACCERIC"/>
          <bitfield mask="0x00000200" name="VBUSRQC"/>
        </register>
        <register offset="0x080c" size="4" name="USBSTASET" rw="W" caption="General Status Set Register">
          <bitfield mask="0x00000001" name="IDTIS"/>
          <bitfield mask="0x00000002" name="VBUSTIS"/>
          <bitfield mask="0x00000004" name="SRPIS"/>
          <bitfield mask="0x00000008" name="VBERRIS"/>
          <bitfield mask="0x00000010" name="BCERRIS"/>
          <bitfield mask="0x00000020" name="ROLEEXIS"/>
          <bitfield mask="0x00000040" name="HNPERRIS"/>
          <bitfield mask="0x00000080" name="STOIS"/>
          <bitfield mask="0x00000100" name="RAMACCERIS"/>
          <bitfield mask="0x00000200" name="VBUSRQS"/>
        </register>
        <register offset="0x0810" size="4" name="UATST1" initval="0x0" rw="RW" caption="Arbiter Test 1 Register">
          <bitfield mask="0x00007fff" name="CounterA"/>
          <bitfield mask="0x00008000" name="LoadCntA"/>
          <bitfield mask="0x003f0000" name="CounterB"/>
          <bitfield mask="0x00800000" name="LoadCntB"/>
          <bitfield mask="0x7f000000" name="SOFCntMax"/>
          <bitfield mask="0x80000000" name="LoadSOFCnt"/>
        </register>
        <register offset="0x0814" size="4" name="UATST2" initval="0x0" rw="RW" caption="Arbiter Test 2 Register">
          <bitfield mask="0x00000001" name="FullDetachEn"/>
          <bitfield mask="0x00000002" name="HSSerialMode"/>
          <bitfield mask="0x00000004" name="LoopBackMode"/>
          <bitfield mask="0x00000008" name="DisbaleGatedClock"/>
          <bitfield mask="0x00000010" name="ForceSuspendMTo1"/>
          <bitfield mask="0x00000020" name="ByPassDpll"/>
          <bitfield mask="0x00000040" name="HostHSDisconnectDisable"/>
          <bitfield mask="0x00000080" name="ForceHSResetTo50ms"/>
          <bitfield mask="0x00000100" name="UTMIReset"/>
          <bitfield mask="0x00000200" name="RemovePUOnTX"/>
        </register>
        <register offset="0x0818" size="4" name="UVERS" initval="0x210" rw="R" caption="IP Version Register">
          <bitfield mask="0x0000ffff" name="VERSION_NUM"/>
          <bitfield mask="0x00070000" name="METAL_FIX_NUM"/>
        </register>
        <register offset="0x081c" size="4" name="UFEATURES" initval="0x7" rw="R" caption="IP Features Register">
          <bitfield mask="0x0000000f" name="EPT_NBR_MAX"/>
          <bitfield mask="0x00000100" name="UTMI_MODE"/>
        </register>
        <register offset="0x0820" size="4" name="UADDRSIZE" initval="0x1000" rw="R" caption="IP PB address size">
          <bitfield mask="0xffffffff" name="UADDRSIZE" caption="IP PB Address Size"/>
        </register>
        <register offset="0x0824" size="4" name="UNAME1" initval="0x48555342" rw="R" caption="IP name, HUSB">
          <bitfield mask="0xffffffff" name="UNAME1"/>
        </register>
        <register offset="0x0828" size="4" name="UNAME2" initval="0x4F5447" rw="R" caption="IP name, 0 if Devicel only, else OTG">
          <bitfield mask="0xffffffff" name="UNAME2"/>
        </register>
        <register offset="0x082c" size="4" name="USBFSM" initval="0x9" rw="R" caption="USB internal finite state machine">
          <bitfield mask="0x0000000f" name="DRDSTATE" values="DRDSTATE" caption="DualRoleDevice state"/>
        </register>
        <register offset="0x0830" size="4" name="UDESC" initval="0x0" rw="RW" caption="Endpoint descriptor table">
          <bitfield mask="0xffffffff" name="UDESCA" caption="Usb Table Descriptor Address"/>
        </register>
      </register-group>
      <value-group name="EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
        <value name="TRIPLE" value="2"/>
      </value-group>
      <value-group name="EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="TIMPAGE">
        <value name="A_WAIT_VRISE" value="0"/>
        <value name="VB_BUS_PULSING" value="1"/>
        <value name="PD_TMOUT_CNT" value="2"/>
        <value name="SRP_DET_TMOUT" value="3"/>
      </value-group>
      <value-group name="DRDSTATE">
        <value name="A_IDLE" value="0"/>
        <value name="A_WAIT_VRISE" value="1"/>
        <value name="A_WAIT_BCON" value="2"/>
        <value name="A_HOST" value="3"/>
        <value name="A_SUSPEND" value="4"/>
        <value name="A_PERIPHERAL" value="5"/>
        <value name="A_WAIT_VFALL" value="6"/>
        <value name="A_VBUS_ERR" value="7"/>
        <value name="A_WAIT_DISCHARGE" value="8"/>
        <value name="B_IDLE" value="9"/>
        <value name="B_PERIPHERAL" value="10"/>
        <value name="B_WAIT_BEGIN_HNP" value="11"/>
        <value name="B_WAIT_DISCHARGE" value="12"/>
        <value name="B_WAIT_ACON" value="13"/>
        <value name="B_HOST" value="14"/>
        <value name="B_SRP_INIT" value="15"/>
      </value-group>
      <value-group name="SPEED">
        <value name="FULL" value="0"/>
        <value name="LOW" value="2"/>
      </value-group>
    </module><module id="I7528" version="4.1.0" name="WDT" caption="Watchdog Timer">
      <register-group name="WDT" caption="Watchdog Timer">
        <register offset="0x0000" size="4" name="CTRL" initval="0x10080" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="EN" caption="WDT Enable"/>
          <bitfield mask="0x00000002" name="DAR" caption="WDT Disable After Reset"/>
          <bitfield mask="0x00000004" name="MODE" caption="WDT Mode"/>
          <bitfield mask="0x00000008" name="SFV" caption="WDT Store Final Value"/>
          <bitfield mask="0x00000080" name="FCD" caption="WDT Fuse Calibration Done"/>
          <bitfield mask="0x00001f00" name="PSEL" caption="Timeout Prescale Select"/>
          <bitfield mask="0x00010000" name="CEN" caption="Clock Enable"/>
          <bitfield mask="0x00020000" name="CSSEL" caption="Clock Source Selection"/>
          <bitfield mask="0x007c0000" name="TBAN" caption="TBAN Prescale Select"/>
          <bitfield mask="0xff000000" name="KEY" caption="Key"/>
        </register>
        <register offset="0x0004" size="4" name="CLR" initval="0x0" rw="W" caption="Clear Register">
          <bitfield mask="0x00000001" name="WDTCLR" caption="Clear WDT counter"/>
          <bitfield mask="0xff000000" name="KEY" caption="Key"/>
        </register>
        <register offset="0x0008" size="4" name="SR" initval="0x3" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="WINDOW" caption="WDT in window"/>
          <bitfield mask="0x00000002" name="CLEARED" caption="WDT cleared"/>
        </register>
        <register offset="0x03fc" size="4" name="VERSION" initval="0x410" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
      <parameters>
        <param name="WDT_KEY_CONST" value="85"/>
      </parameters>
    </module><module name="FUSES" id="AT32UC3C" caption="Fuses">
			<register-group name="USERPAGE_FUSES"><!-- instanciate group with offset of user page -->
				<register offset="0x0" size="4" name="USERPAGE_WORD_0" rw="RW" caption="User Page Word 0">
					<bitfield mask="0x0000FFFF" name="SS_ADRF" caption="Size of the Flash controlled by the Secure State"/>
					<bitfield mask="0x7FFF0000" name="SS_ADRR" caption="Size of the CPU RAM controlled by the Secure State"/>
					<bitfield mask="0x80000000" name="WDTDISRV" values="WDTDISRV" caption="Watch dog timer auto disable at startup"/>
				</register>
			</register-group>
			<register-group name="FLASH_FUSES"><!-- instanciate group with offset of FLASH controller -->
				<register offset="0x18" size="4" name="FGPFRLO" rw="RW" initval="0xF877FFFF" caption="Flash Controller General Purpose Fuse Register Low">
					<bitfield mask="0x00000001" name="LOCK0"/>
					<bitfield mask="0x00000002" name="LOCK1"/>
					<bitfield mask="0x00000004" name="LOCK2"/>
					<bitfield mask="0x00000008" name="LOCK3"/>
					<bitfield mask="0x00000010" name="LOCK4"/>
					<bitfield mask="0x00000020" name="LOCK5"/>
					<bitfield mask="0x00000040" name="LOCK6"/>
					<bitfield mask="0x00000080" name="LOCK7"/>
					<bitfield mask="0x00000100" name="LOCK8"/>
					<bitfield mask="0x00000200" name="LOCK9"/>
					<bitfield mask="0x00000400" name="LOCK10"/>
					<bitfield mask="0x00000800" name="LOCK11"/>
					<bitfield mask="0x00001000" name="LOCK12"/>
					<bitfield mask="0x00002000" name="LOCK13"/>
					<bitfield mask="0x00004000" name="LOCK14"/>
					<bitfield mask="0x00008000" name="LOCK15"/>
					<bitfield mask="0x00010000" name="EPFL" values="EPFL" caption="External privileged fetch lock"/>
					<bitfield mask="0x000E0000" name="BOOTPROT" values="BOOTPROT" caption="Bootloader protection"/>
					<bitfield mask="0x00300000" name="SECURE" values="SECURE" caption="Secure State"/>
					<bitfield mask="0x00400000" name="UPROT" values="UPROT" caption="JTAG user protection"/>
					<bitfield mask="0x07800000" name="BODLEVEL" values="BODLEVEL" caption="Brownout detector trigger level"/>
					<bitfield mask="0x08000000" name="BODHYST" values="BODHYST" caption="Brownout detector hysteresis"/>
					<bitfield mask="0x30000000" name="BODEN" values="BODEN" caption="Brownout detector enable"/>
					<bitfield mask="0xC0000000" name="BOD33EN" values="BODEN33" caption="3.3 V brownout detector enable"/>
				</register>
			</register-group>
      <value-group name="UPROT">
        <value name="UPROT_ENABLE" caption="Enable JTAG user protection" value="1"/>
        <value name="UPROT_DISABLE" caption="Disable JTAG user protection" value="0"/>
      </value-group>
      <value-group name="EPFL">
        <value name="EPFL_LOCK" caption="External privileged fetch locked" value="0"/>
        <value name="EPFL_NO_LOCK" caption="External privileged fetch not locked" value="1"/>
      </value-group>
			<value-group name="WDTDISRV">
				<value name="WDT_ENABLE" caption="Watch dog timer is automatically enabled at startup" value="0"/>
				<value name="WDT_DISABLE" caption="Watch dog timer is not automatically enabled at startup" value="1"/>
			</value-group>
			<value-group name="BOOTPROT">
				<value name="BOOTAREA_64KB" caption="Boot area: 64 Kbyte" value="0"/>
				<value name="BOOTAREA_32KB" caption="Boot area: 32 Kbyte" value="1"/>
				<value name="BOOTAREA_16KB" caption="Boot area: 16 Kbyte" value="2"/>
				<value name="BOOTAREA_8KB" caption="Boot area: 8 Kbyte" value="3"/>
				<value name="BOOTAREA_4KB" caption="Boot area: 4 Kbyte" value="4"/>
				<value name="BOOTAREA_2KB" caption="Boot area: 2 Kbyte" value="5"/>
				<value name="BOOTAREA_1KB" caption="Boot area: 1 Kbyte" value="6"/>
				<value name="BOOTAREA_0B" caption="Boot area: 0 byte" value="7"/>
			</value-group>
			<value-group name="SECURE">
				<value name="SSDIS" caption="Secure state disabled" value="0"/>
				<value name="SSEN_SSDEN" caption="Secure enabled, secure state debug enabled" value="1"/>
				<value name="SSEN_SSDDIS" caption="Secure enabled, secure state debug disabled" value="2"/>
				<value name="SSDIS" caption="Secure state disabled" value="3"/>
			</value-group>
			<value-group name="BODEN">
				<value name="BOD_DISABLED" caption="BOD disabled" value="0"/>
				<value name="BOD_ENABLED_RESET_ENABLED" caption="BOD18 enabled, BOD18 reset enabled" value="1"/>
				<value name="BOD_ENABLED_RESET_DISABLED" caption="BOD18 enabled, BOD18 reset disabled" value="2"/>
				<value name="BOD_DISABLED2" caption="BOD disabled" value="3"/>
			</value-group>
			<value-group name="BOD33EN">
				<value name="BOD33_DISABLED" caption="BOD33 disabled" value="0"/>
				<value name="BOD33_ENABLED_RESET_ENABLED" caption="BOD33 enabled, BOD33 reset enabled" value="1"/>
				<value name="BOD33_ENABLED_RESET_DISABLED" caption="BOD33 enabled, BOD33 reset disabled" value="2"/>
				<value name="BOD33_DISABLED2" caption="BOD33 disabled" value="3"/>
			</value-group>
			<value-group name="BODHYST">
				<value name="BODHYST_DISABLED" caption="Disabled" value="0"/>
				<value name="BODHYST_ENABLED" caption="Enabled" value="1"/>
			</value-group>
			<value-group name="BODLEVEL">
				<value name="BOD_LEVEL_1V52" caption="BOD Level 1.38-1.52V" value="0"/>
				<value name="BOD_LEVEL_1V58" caption="BOD Level 1.44-1.58V" value="5"/>
				<value name="BOD_LEVEL_1V66" caption="BOD Level 1.48-1-66V" value="6"/>
				<value name="BOD_LEVEL_1V68" caption="BOD Level 1.51-1.68V" value="7"/>
				<value name="BOD_LEVEL_1V73" caption="BOD Level 1.55-1.73V" value="8"/>
				<value name="BOD_LEVEL_1V79" caption="BOD Level 1.59-1.79V" value="9"/>
				<value name="BOD_LEVEL_1V83" caption="BOD Level 1.64-1.83V" value="10"/>
			</value-group>
		</module></modules></avr-tools-device-file>
