$date
	Sun Oct 14 17:52:52 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! c_out $end
$var wire 1 " sum $end
$var reg 1 # c_in $end
$var reg 1 $ ip1 $end
$var reg 1 % ip2 $end
$scope module fa $end
$var wire 1 & c_in $end
$var wire 1 ! c_out $end
$var wire 1 ' ip1 $end
$var wire 1 ( ip2 $end
$var wire 1 ) r1 $end
$var wire 1 * r2 $end
$var wire 1 + r3 $end
$var wire 1 " sum $end
$scope module h1 $end
$var wire 1 * carry $end
$var wire 1 ' ip1 $end
$var wire 1 ( ip2 $end
$var wire 1 ) sum $end
$upscope $end
$scope module h2 $end
$var wire 1 + carry $end
$var wire 1 ) ip1 $end
$var wire 1 & ip2 $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1"
1#
1&
#40
1)
0#
0&
1%
1(
#60
1!
0"
1+
1#
1&
#80
0!
1"
0+
0#
0&
0%
0(
1$
1'
#100
1!
0"
1+
1#
1&
#120
0+
0)
1*
0#
0&
1%
1(
#140
1"
1#
1&
#160
