#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x113e276e0 .scope module, "test" "test" 2 113;
 .timescale 0 0;
v0x113e40ae0_0 .net/s "IR", 15 0, L_0x113e41120;  1 drivers
v0x113e40b90_0 .net/s "PC", 15 0, v0x113e3f3c0_0;  1 drivers
v0x113e40c60_0 .net/s "WD", 15 0, L_0x113e436e0;  1 drivers
v0x113e40d30_0 .var "clock", 0 0;
S_0x113e1ee30 .scope module, "test_cpu" "CPU" 2 116, 2 50 0, S_0x113e276e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 16 "WD";
    .port_info 2 /OUTPUT 16 "IR";
    .port_info 3 /OUTPUT 16 "PC";
L_0x113e41120 .functor BUFZ 16, L_0x113e40e00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x113e43940 .functor AND 1, L_0x113e42e40, L_0x113e42280, C4<1>, C4<1>;
L_0x113e439f0 .functor NOT 1, L_0x113e42280, C4<0>, C4<0>, C4<0>;
L_0x113e43ae0 .functor AND 1, L_0x113e42ee0, L_0x113e439f0, C4<1>, C4<1>;
L_0x113e43b90 .functor OR 1, L_0x113e43940, L_0x113e43ae0, C4<0>, C4<0>;
v0x113e3eab0_0 .net "A", 15 0, L_0x113e418c0;  1 drivers
v0x113e3eb60_0 .net "ALUOut", 15 0, v0x113e3cc50_0;  1 drivers
v0x113e3ec00_0 .net "ALUSrc", 0 0, L_0x113e42a30;  1 drivers
v0x113e3ecb0_0 .net "ALUctl", 3 0, L_0x113e43020;  1 drivers
v0x113e3ed60_0 .net "B", 15 0, L_0x113e43860;  1 drivers
v0x113e3ee30_0 .net "Beq", 0 0, L_0x113e42e40;  1 drivers
v0x113e3eec0_0 .net "Bne", 0 0, L_0x113e42ee0;  1 drivers
v0x113e3ef60 .array "DMemory", 1023 0, 15 0;
v0x113e3f000 .array "IMemory", 1023 0, 15 0;
v0x113e3f120_0 .net "IR", 15 0, L_0x113e41120;  alias, 1 drivers
v0x113e3f1d0_0 .net "MemWrite", 0 0, L_0x113e42d10;  1 drivers
v0x113e3f270_0 .net "MemtoReg", 0 0, L_0x113e42ad0;  1 drivers
v0x113e3f310_0 .net "NextPC", 15 0, L_0x113e43c40;  1 drivers
v0x113e3f3c0_0 .var "PC", 15 0;
v0x113e3f480_0 .net "PCplus4", 15 0, v0x113e3d600_0;  1 drivers
v0x113e3f510_0 .net "RD2", 15 0, L_0x113e41b70;  1 drivers
v0x113e3f5b0_0 .net "RegDst", 0 0, L_0x113e42920;  1 drivers
v0x113e3f740_0 .net "RegWrite", 0 0, L_0x113e42bf0;  1 drivers
v0x113e3f7f0_0 .net "SignExtend", 15 0, L_0x113e415c0;  1 drivers
v0x113e3f880_0 .net "Target", 15 0, v0x113e3c290_0;  1 drivers
v0x113e3f910_0 .net "Unused1", 0 0, L_0x113e41f80;  1 drivers
v0x113e3f9a0_0 .net "Unused2", 0 0, L_0x113e424c0;  1 drivers
v0x113e3fa30_0 .net "WD", 15 0, L_0x113e436e0;  alias, 1 drivers
v0x113e3fae0_0 .net "WR", 1 0, L_0x113e43410;  1 drivers
v0x113e3fb90_0 .net "Zero", 0 0, L_0x113e42280;  1 drivers
v0x113e3fc40_0 .net *"_ivl_0", 15 0, L_0x113e40e00;  1 drivers
v0x113e3fcd0_0 .net *"_ivl_11", 0 0, L_0x113e411d0;  1 drivers
v0x113e3fd60_0 .net *"_ivl_12", 7 0, L_0x113e41270;  1 drivers
v0x113e3fe10_0 .net *"_ivl_15", 7 0, L_0x113e41520;  1 drivers
v0x113e3fec0_0 .net *"_ivl_2", 15 0, L_0x113e40fa0;  1 drivers
v0x113e3ff70_0 .net *"_ivl_30", 13 0, L_0x113e42620;  1 drivers
L_0x108040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x113e40020_0 .net *"_ivl_32", 1 0, L_0x108040370;  1 drivers
v0x113e400d0_0 .net *"_ivl_4", 13 0, L_0x113e40ec0;  1 drivers
v0x113e3f660_0 .net *"_ivl_46", 1 0, L_0x113e431c0;  1 drivers
v0x113e40360_0 .net *"_ivl_48", 1 0, L_0x113e42f80;  1 drivers
v0x113e403f0_0 .net *"_ivl_51", 15 0, L_0x113e43360;  1 drivers
v0x113e40490_0 .net *"_ivl_53", 15 0, L_0x113e434b0;  1 drivers
v0x113e40540_0 .net *"_ivl_55", 14 0, L_0x113e43570;  1 drivers
L_0x1080403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x113e405f0_0 .net *"_ivl_57", 0 0, L_0x1080403b8;  1 drivers
L_0x108040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x113e406a0_0 .net *"_ivl_6", 1 0, L_0x108040010;  1 drivers
v0x113e40750_0 .net *"_ivl_64", 0 0, L_0x113e43940;  1 drivers
v0x113e407f0_0 .net *"_ivl_65", 0 0, L_0x113e439f0;  1 drivers
v0x113e408a0_0 .net *"_ivl_68", 0 0, L_0x113e43ae0;  1 drivers
v0x113e40940_0 .net *"_ivl_70", 0 0, L_0x113e43b90;  1 drivers
v0x113e409e0_0 .net "clock", 0 0, v0x113e40d30_0;  1 drivers
L_0x113e40e00 .array/port v0x113e3f000, L_0x113e40fa0;
L_0x113e40ec0 .part v0x113e3f3c0_0, 2, 14;
L_0x113e40fa0 .concat [ 14 2 0 0], L_0x113e40ec0, L_0x108040010;
L_0x113e411d0 .part L_0x113e41120, 7, 1;
LS_0x113e41270_0_0 .concat [ 1 1 1 1], L_0x113e411d0, L_0x113e411d0, L_0x113e411d0, L_0x113e411d0;
LS_0x113e41270_0_4 .concat [ 1 1 1 1], L_0x113e411d0, L_0x113e411d0, L_0x113e411d0, L_0x113e411d0;
L_0x113e41270 .concat [ 4 4 0 0], LS_0x113e41270_0_0, LS_0x113e41270_0_4;
L_0x113e41520 .part L_0x113e41120, 0, 8;
L_0x113e415c0 .concat [ 8 8 0 0], L_0x113e41520, L_0x113e41270;
L_0x113e41c60 .part L_0x113e41120, 10, 2;
L_0x113e41d40 .part L_0x113e41120, 8, 2;
L_0x113e42620 .part L_0x113e415c0, 0, 14;
L_0x113e42700 .concat [ 2 14 0 0], L_0x108040370, L_0x113e42620;
L_0x113e42880 .part L_0x113e41120, 12, 4;
L_0x113e42920 .part v0x113e208d0_0, 10, 1;
L_0x113e42a30 .part v0x113e208d0_0, 9, 1;
L_0x113e42ad0 .part v0x113e208d0_0, 8, 1;
L_0x113e42bf0 .part v0x113e208d0_0, 7, 1;
L_0x113e42d10 .part v0x113e208d0_0, 6, 1;
L_0x113e42e40 .part v0x113e208d0_0, 5, 1;
L_0x113e42ee0 .part v0x113e208d0_0, 4, 1;
L_0x113e43020 .part v0x113e208d0_0, 0, 4;
L_0x113e431c0 .part L_0x113e41120, 6, 2;
L_0x113e42f80 .part L_0x113e41120, 8, 2;
L_0x113e43410 .functor MUXZ 2, L_0x113e42f80, L_0x113e431c0, L_0x113e42920, C4<>;
L_0x113e43360 .array/port v0x113e3ef60, L_0x113e434b0;
L_0x113e43570 .part v0x113e3cc50_0, 1, 15;
L_0x113e434b0 .concat [ 15 1 0 0], L_0x113e43570, L_0x1080403b8;
L_0x113e436e0 .functor MUXZ 16, v0x113e3cc50_0, L_0x113e43360, L_0x113e42ad0, C4<>;
L_0x113e43860 .functor MUXZ 16, L_0x113e41b70, L_0x113e415c0, L_0x113e42a30, C4<>;
L_0x113e43c40 .functor MUXZ 16, v0x113e3d600_0, v0x113e3c290_0, L_0x113e43b90, C4<>;
S_0x113e1fa60 .scope module, "MainCtr" "MainControl" 2 99, 2 34 0, S_0x113e1ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Op";
    .port_info 1 /OUTPUT 11 "Control";
v0x113e208d0_0 .var "Control", 10 0;
v0x113e3be30_0 .net "Op", 3 0, L_0x113e42880;  1 drivers
E_0x113e2c840 .event edge, v0x113e3be30_0;
S_0x113e3bf10 .scope module, "branch" "alu" 2 98, 2 16 0, S_0x113e1ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x113e3c1d0_0 .net "A", 15 0, L_0x113e42700;  1 drivers
v0x113e3c290_0 .var "ALUOut", 15 0;
L_0x108040328 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x113e3c340_0 .net "ALUctl", 3 0, L_0x108040328;  1 drivers
v0x113e3c400_0 .net "B", 15 0, v0x113e3d600_0;  alias, 1 drivers
o0x108008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x113e3c4b0_0 .net "Overflow", 0 0, o0x108008190;  0 drivers
v0x113e3c590_0 .net "Zero", 0 0, L_0x113e424c0;  alias, 1 drivers
v0x113e3c630_0 .net *"_ivl_0", 31 0, L_0x113e423a0;  1 drivers
L_0x108040298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113e3c6e0_0 .net *"_ivl_3", 15 0, L_0x108040298;  1 drivers
L_0x1080402e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113e3c790_0 .net/2u *"_ivl_4", 31 0, L_0x1080402e0;  1 drivers
E_0x113e3c180 .event edge, v0x113e3c400_0, v0x113e3c1d0_0, v0x113e3c340_0;
L_0x113e423a0 .concat [ 16 16 0 0], v0x113e3c290_0, L_0x108040298;
L_0x113e424c0 .cmp/eq 32, L_0x113e423a0, L_0x1080402e0;
S_0x113e3c920 .scope module, "ex" "alu" 2 97, 2 16 0, S_0x113e1ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x113e3cb90_0 .net "A", 15 0, L_0x113e418c0;  alias, 1 drivers
v0x113e3cc50_0 .var "ALUOut", 15 0;
v0x113e3cd00_0 .net "ALUctl", 3 0, L_0x113e43020;  alias, 1 drivers
v0x113e3cdc0_0 .net "B", 15 0, L_0x113e43860;  alias, 1 drivers
o0x108008430 .functor BUFZ 1, C4<z>; HiZ drive
v0x113e3ce70_0 .net "Overflow", 0 0, o0x108008430;  0 drivers
v0x113e3cf50_0 .net "Zero", 0 0, L_0x113e42280;  alias, 1 drivers
v0x113e3cff0_0 .net *"_ivl_0", 31 0, L_0x113e420e0;  1 drivers
L_0x108040208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113e3d0a0_0 .net *"_ivl_3", 15 0, L_0x108040208;  1 drivers
L_0x108040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113e3d150_0 .net/2u *"_ivl_4", 31 0, L_0x108040250;  1 drivers
E_0x113e3cb60 .event edge, v0x113e3cdc0_0, v0x113e3cb90_0, v0x113e3cd00_0;
L_0x113e420e0 .concat [ 16 16 0 0], v0x113e3cc50_0, L_0x108040208;
L_0x113e42280 .cmp/eq 32, L_0x113e420e0, L_0x108040250;
S_0x113e3d2e0 .scope module, "fetch" "alu" 2 96, 2 16 0, S_0x113e1ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x113e3d540_0 .net "A", 15 0, v0x113e3f3c0_0;  alias, 1 drivers
v0x113e3d600_0 .var "ALUOut", 15 0;
L_0x108040178 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x113e3d6c0_0 .net "ALUctl", 3 0, L_0x108040178;  1 drivers
L_0x1080401c0 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x113e3d770_0 .net "B", 15 0, L_0x1080401c0;  1 drivers
o0x1080086a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x113e3d820_0 .net "Overflow", 0 0, o0x1080086a0;  0 drivers
v0x113e3d900_0 .net "Zero", 0 0, L_0x113e41f80;  alias, 1 drivers
v0x113e3d9a0_0 .net *"_ivl_0", 31 0, L_0x113e41e70;  1 drivers
L_0x1080400e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113e3da50_0 .net *"_ivl_3", 15 0, L_0x1080400e8;  1 drivers
L_0x108040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113e3db00_0 .net/2u *"_ivl_4", 31 0, L_0x108040130;  1 drivers
E_0x113e3cf00 .event edge, v0x113e3d770_0, v0x113e3d540_0, v0x113e3d6c0_0;
L_0x113e41e70 .concat [ 16 16 0 0], v0x113e3d600_0, L_0x1080400e8;
L_0x113e41f80 .cmp/eq 32, L_0x113e41e70, L_0x108040130;
S_0x113e3dc90 .scope module, "rf" "reg_file" 2 94, 2 2 0, S_0x113e1ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "RR1";
    .port_info 1 /INPUT 2 "RR2";
    .port_info 2 /INPUT 2 "WR";
    .port_info 3 /INPUT 16 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 16 "RD1";
    .port_info 6 /OUTPUT 16 "RD2";
    .port_info 7 /INPUT 1 "clock";
L_0x113e418c0 .functor BUFZ 16, L_0x113e416e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x113e41b70 .functor BUFZ 16, L_0x113e41970, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x113e3df70_0 .net "RD1", 15 0, L_0x113e418c0;  alias, 1 drivers
v0x113e3e020_0 .net "RD2", 15 0, L_0x113e41b70;  alias, 1 drivers
v0x113e3e0c0_0 .net "RR1", 1 0, L_0x113e41c60;  1 drivers
v0x113e3e180_0 .net "RR2", 1 0, L_0x113e41d40;  1 drivers
v0x113e3e230_0 .net "RegWrite", 0 0, L_0x113e42bf0;  alias, 1 drivers
v0x113e3e310 .array "Regs", 3 0, 15 0;
v0x113e3e3b0_0 .net "WD", 15 0, L_0x113e436e0;  alias, 1 drivers
v0x113e3e460_0 .net "WR", 1 0, L_0x113e43410;  alias, 1 drivers
v0x113e3e510_0 .net *"_ivl_0", 15 0, L_0x113e416e0;  1 drivers
v0x113e3e620_0 .net *"_ivl_10", 3 0, L_0x113e41a10;  1 drivers
L_0x1080400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x113e3e6d0_0 .net *"_ivl_13", 1 0, L_0x1080400a0;  1 drivers
v0x113e3e780_0 .net *"_ivl_2", 3 0, L_0x113e41780;  1 drivers
L_0x108040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x113e3e830_0 .net *"_ivl_5", 1 0, L_0x108040058;  1 drivers
v0x113e3e8e0_0 .net *"_ivl_8", 15 0, L_0x113e41970;  1 drivers
v0x113e3e990_0 .net "clock", 0 0, v0x113e40d30_0;  alias, 1 drivers
E_0x113e3c0d0 .event negedge, v0x113e3e990_0;
L_0x113e416e0 .array/port v0x113e3e310, L_0x113e41780;
L_0x113e41780 .concat [ 2 2 0 0], L_0x113e41c60, L_0x108040058;
L_0x113e41970 .array/port v0x113e3e310, L_0x113e41a10;
L_0x113e41a10 .concat [ 2 2 0 0], L_0x113e41d40, L_0x1080400a0;
    .scope S_0x113e3dc90;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3e310, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x113e3dc90;
T_1 ;
    %wait E_0x113e3c0d0;
    %load/vec4 v0x113e3e230_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x113e3e460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x113e3e3b0_0;
    %load/vec4 v0x113e3e460_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x113e3e310, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x113e3d2e0;
T_2 ;
    %wait E_0x113e3cf00;
    %load/vec4 v0x113e3d6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x113e3d540_0;
    %load/vec4 v0x113e3d770_0;
    %and;
    %assign/vec4 v0x113e3d600_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x113e3d540_0;
    %load/vec4 v0x113e3d770_0;
    %or;
    %assign/vec4 v0x113e3d600_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x113e3d540_0;
    %load/vec4 v0x113e3d770_0;
    %add;
    %assign/vec4 v0x113e3d600_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x113e3d540_0;
    %load/vec4 v0x113e3d770_0;
    %sub;
    %assign/vec4 v0x113e3d600_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x113e3d540_0;
    %load/vec4 v0x113e3d770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x113e3d600_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x113e3d540_0;
    %inv;
    %load/vec4 v0x113e3d770_0;
    %inv;
    %and;
    %assign/vec4 v0x113e3d600_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x113e3d540_0;
    %inv;
    %load/vec4 v0x113e3d770_0;
    %inv;
    %or;
    %assign/vec4 v0x113e3d600_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x113e3c920;
T_3 ;
    %wait E_0x113e3cb60;
    %load/vec4 v0x113e3cd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x113e3cb90_0;
    %load/vec4 v0x113e3cdc0_0;
    %and;
    %assign/vec4 v0x113e3cc50_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x113e3cb90_0;
    %load/vec4 v0x113e3cdc0_0;
    %or;
    %assign/vec4 v0x113e3cc50_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x113e3cb90_0;
    %load/vec4 v0x113e3cdc0_0;
    %add;
    %assign/vec4 v0x113e3cc50_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x113e3cb90_0;
    %load/vec4 v0x113e3cdc0_0;
    %sub;
    %assign/vec4 v0x113e3cc50_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x113e3cb90_0;
    %load/vec4 v0x113e3cdc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x113e3cc50_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x113e3cb90_0;
    %inv;
    %load/vec4 v0x113e3cdc0_0;
    %inv;
    %and;
    %assign/vec4 v0x113e3cc50_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x113e3cb90_0;
    %inv;
    %load/vec4 v0x113e3cdc0_0;
    %inv;
    %or;
    %assign/vec4 v0x113e3cc50_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x113e3bf10;
T_4 ;
    %wait E_0x113e3c180;
    %load/vec4 v0x113e3c340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x113e3c1d0_0;
    %load/vec4 v0x113e3c400_0;
    %and;
    %assign/vec4 v0x113e3c290_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x113e3c1d0_0;
    %load/vec4 v0x113e3c400_0;
    %or;
    %assign/vec4 v0x113e3c290_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x113e3c1d0_0;
    %load/vec4 v0x113e3c400_0;
    %add;
    %assign/vec4 v0x113e3c290_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x113e3c1d0_0;
    %load/vec4 v0x113e3c400_0;
    %sub;
    %assign/vec4 v0x113e3c290_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x113e3c1d0_0;
    %load/vec4 v0x113e3c400_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0x113e3c290_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x113e3c1d0_0;
    %inv;
    %load/vec4 v0x113e3c400_0;
    %inv;
    %and;
    %assign/vec4 v0x113e3c290_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x113e3c1d0_0;
    %inv;
    %load/vec4 v0x113e3c400_0;
    %inv;
    %or;
    %assign/vec4 v0x113e3c290_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x113e1fa60;
T_5 ;
    %wait E_0x113e2c840;
    %load/vec4 v0x113e3be30_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1154, 0, 11;
    %assign/vec4 v0x113e208d0_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 898, 0, 11;
    %assign/vec4 v0x113e208d0_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 578, 0, 11;
    %assign/vec4 v0x113e208d0_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 38, 0, 11;
    %assign/vec4 v0x113e208d0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 642, 0, 11;
    %assign/vec4 v0x113e208d0_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x113e1ee30;
T_6 ;
    %pushi/vec4 33024, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 33282, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 26304, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 44032, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 37122, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 37376, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 33024, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 33282, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 19072, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 30400, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 1728, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3f000, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3ef60, 4, 0;
    %pushi/vec4 7, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x113e3ef60, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x113e1ee30;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x113e3f3c0_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x113e1ee30;
T_8 ;
    %wait E_0x113e3c0d0;
    %load/vec4 v0x113e3f310_0;
    %assign/vec4 v0x113e3f3c0_0, 0;
    %load/vec4 v0x113e3f1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x113e3f510_0;
    %load/vec4 v0x113e3eb60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x113e3ef60, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x113e276e0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x113e40d30_0;
    %inv;
    %store/vec4 v0x113e40d30_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x113e276e0;
T_10 ;
    %vpi_call 2 119 "$display", "PC  IR                                WD" {0 0 0};
    %vpi_call 2 120 "$monitor", "%2d  %b %2d (%b)", v0x113e40b90_0, v0x113e40ae0_0, v0x113e40c60_0, v0x113e40c60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x113e40d30_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 122 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips-simple.vl";
