
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module exp01(

	//////////// SW //////////
	input 		     [9:0]		SW,

	//////////// LED //////////
	output		     [9:0]		LEDR
);



//=======================================================
//  REG/WIRE declarations
//=======================================================
reg [1:0] O;
always @ (*) begin
	case(SW[1:0])
		0 : O = SW[3:2];
		1 : O = SW[5:4];
		2 : O = SW[7:6];
		3 : O = SW[9:8];
		default: O = 0;
	endcase

end

assign LEDR[1:0] = O;
assign LEDR[9:2] = 8'b00000000;

//=======================================================
//  Structural coding
//=======================================================



endmodule
