
Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001104  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080012e8  080012e8  000112e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800130c  0800130c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800130c  0800130c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800130c  0800130c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800130c  0800130c  0001130c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001310  08001310  00011310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001320  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001320  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007006  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000012eb  00000000  00000000  0002703b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003c0  00000000  00000000  00028328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000338  00000000  00000000  000286e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015412  00000000  00000000  00028a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000047a3  00000000  00000000  0003de32  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007367b  00000000  00000000  000425d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b5c50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d08  00000000  00000000  000b5ccc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	080012d0 	.word	0x080012d0

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	080012d0 	.word	0x080012d0

08000224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000228:	4b08      	ldr	r3, [pc, #32]	; (800024c <HAL_Init+0x28>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a07      	ldr	r2, [pc, #28]	; (800024c <HAL_Init+0x28>)
 800022e:	f043 0310 	orr.w	r3, r3, #16
 8000232:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000234:	2003      	movs	r0, #3
 8000236:	f000 f929 	bl	800048c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f808 	bl	8000250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000240:	f000 ff64 	bl	800110c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000244:	2300      	movs	r3, #0
}
 8000246:	4618      	mov	r0, r3
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	40022000 	.word	0x40022000

08000250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000258:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <HAL_InitTick+0x54>)
 800025a:	681a      	ldr	r2, [r3, #0]
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <HAL_InitTick+0x58>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	4619      	mov	r1, r3
 8000262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000266:	fbb3 f3f1 	udiv	r3, r3, r1
 800026a:	fbb2 f3f3 	udiv	r3, r2, r3
 800026e:	4618      	mov	r0, r3
 8000270:	f000 f933 	bl	80004da <HAL_SYSTICK_Config>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800027a:	2301      	movs	r3, #1
 800027c:	e00e      	b.n	800029c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2b0f      	cmp	r3, #15
 8000282:	d80a      	bhi.n	800029a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000284:	2200      	movs	r2, #0
 8000286:	6879      	ldr	r1, [r7, #4]
 8000288:	f04f 30ff 	mov.w	r0, #4294967295
 800028c:	f000 f909 	bl	80004a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000290:	4a06      	ldr	r2, [pc, #24]	; (80002ac <HAL_InitTick+0x5c>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000296:	2300      	movs	r3, #0
 8000298:	e000      	b.n	800029c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800029a:	2301      	movs	r3, #1
}
 800029c:	4618      	mov	r0, r3
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000008 	.word	0x20000008
 80002a8:	20000004 	.word	0x20000004
 80002ac:	20000000 	.word	0x20000000

080002b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <HAL_IncTick+0x1c>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	461a      	mov	r2, r3
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <HAL_IncTick+0x20>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4413      	add	r3, r2
 80002c0:	4a03      	ldr	r2, [pc, #12]	; (80002d0 <HAL_IncTick+0x20>)
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr
 80002cc:	20000004 	.word	0x20000004
 80002d0:	20000028 	.word	0x20000028

080002d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  return uwTick;
 80002d8:	4b02      	ldr	r3, [pc, #8]	; (80002e4 <HAL_GetTick+0x10>)
 80002da:	681b      	ldr	r3, [r3, #0]
}
 80002dc:	4618      	mov	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	20000028 	.word	0x20000028

080002e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002f0:	f7ff fff0 	bl	80002d4 <HAL_GetTick>
 80002f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000300:	d005      	beq.n	800030e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <HAL_Delay+0x40>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	461a      	mov	r2, r3
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	4413      	add	r3, r2
 800030c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800030e:	bf00      	nop
 8000310:	f7ff ffe0 	bl	80002d4 <HAL_GetTick>
 8000314:	4602      	mov	r2, r0
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	429a      	cmp	r2, r3
 800031e:	d8f7      	bhi.n	8000310 <HAL_Delay+0x28>
  {
  }
}
 8000320:	bf00      	nop
 8000322:	3710      	adds	r7, #16
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000004 	.word	0x20000004

0800032c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800032c:	b480      	push	{r7}
 800032e:	b085      	sub	sp, #20
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f003 0307 	and.w	r3, r3, #7
 800033a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800033c:	4b0c      	ldr	r3, [pc, #48]	; (8000370 <NVIC_SetPriorityGrouping+0x44>)
 800033e:	68db      	ldr	r3, [r3, #12]
 8000340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000342:	68ba      	ldr	r2, [r7, #8]
 8000344:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000348:	4013      	ands	r3, r2
 800034a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800035c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800035e:	4a04      	ldr	r2, [pc, #16]	; (8000370 <NVIC_SetPriorityGrouping+0x44>)
 8000360:	68bb      	ldr	r3, [r7, #8]
 8000362:	60d3      	str	r3, [r2, #12]
}
 8000364:	bf00      	nop
 8000366:	3714      	adds	r7, #20
 8000368:	46bd      	mov	sp, r7
 800036a:	bc80      	pop	{r7}
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	e000ed00 	.word	0xe000ed00

08000374 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000378:	4b04      	ldr	r3, [pc, #16]	; (800038c <NVIC_GetPriorityGrouping+0x18>)
 800037a:	68db      	ldr	r3, [r3, #12]
 800037c:	0a1b      	lsrs	r3, r3, #8
 800037e:	f003 0307 	and.w	r3, r3, #7
}
 8000382:	4618      	mov	r0, r3
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	e000ed00 	.word	0xe000ed00

08000390 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	6039      	str	r1, [r7, #0]
 800039a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800039c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	da0b      	bge.n	80003bc <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003a4:	683b      	ldr	r3, [r7, #0]
 80003a6:	b2da      	uxtb	r2, r3
 80003a8:	490c      	ldr	r1, [pc, #48]	; (80003dc <NVIC_SetPriority+0x4c>)
 80003aa:	79fb      	ldrb	r3, [r7, #7]
 80003ac:	f003 030f 	and.w	r3, r3, #15
 80003b0:	3b04      	subs	r3, #4
 80003b2:	0112      	lsls	r2, r2, #4
 80003b4:	b2d2      	uxtb	r2, r2
 80003b6:	440b      	add	r3, r1
 80003b8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003ba:	e009      	b.n	80003d0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	b2da      	uxtb	r2, r3
 80003c0:	4907      	ldr	r1, [pc, #28]	; (80003e0 <NVIC_SetPriority+0x50>)
 80003c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003c6:	0112      	lsls	r2, r2, #4
 80003c8:	b2d2      	uxtb	r2, r2
 80003ca:	440b      	add	r3, r1
 80003cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80003d0:	bf00      	nop
 80003d2:	370c      	adds	r7, #12
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bc80      	pop	{r7}
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	e000ed00 	.word	0xe000ed00
 80003e0:	e000e100 	.word	0xe000e100

080003e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b089      	sub	sp, #36	; 0x24
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	60f8      	str	r0, [r7, #12]
 80003ec:	60b9      	str	r1, [r7, #8]
 80003ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	f003 0307 	and.w	r3, r3, #7
 80003f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003f8:	69fb      	ldr	r3, [r7, #28]
 80003fa:	f1c3 0307 	rsb	r3, r3, #7
 80003fe:	2b04      	cmp	r3, #4
 8000400:	bf28      	it	cs
 8000402:	2304      	movcs	r3, #4
 8000404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000406:	69fb      	ldr	r3, [r7, #28]
 8000408:	3304      	adds	r3, #4
 800040a:	2b06      	cmp	r3, #6
 800040c:	d902      	bls.n	8000414 <NVIC_EncodePriority+0x30>
 800040e:	69fb      	ldr	r3, [r7, #28]
 8000410:	3b03      	subs	r3, #3
 8000412:	e000      	b.n	8000416 <NVIC_EncodePriority+0x32>
 8000414:	2300      	movs	r3, #0
 8000416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000418:	f04f 32ff 	mov.w	r2, #4294967295
 800041c:	69bb      	ldr	r3, [r7, #24]
 800041e:	fa02 f303 	lsl.w	r3, r2, r3
 8000422:	43da      	mvns	r2, r3
 8000424:	68bb      	ldr	r3, [r7, #8]
 8000426:	401a      	ands	r2, r3
 8000428:	697b      	ldr	r3, [r7, #20]
 800042a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800042c:	f04f 31ff 	mov.w	r1, #4294967295
 8000430:	697b      	ldr	r3, [r7, #20]
 8000432:	fa01 f303 	lsl.w	r3, r1, r3
 8000436:	43d9      	mvns	r1, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800043c:	4313      	orrs	r3, r2
         );
}
 800043e:	4618      	mov	r0, r3
 8000440:	3724      	adds	r7, #36	; 0x24
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr

08000448 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	3b01      	subs	r3, #1
 8000454:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000458:	d301      	bcc.n	800045e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800045a:	2301      	movs	r3, #1
 800045c:	e00f      	b.n	800047e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800045e:	4a0a      	ldr	r2, [pc, #40]	; (8000488 <SysTick_Config+0x40>)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	3b01      	subs	r3, #1
 8000464:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000466:	210f      	movs	r1, #15
 8000468:	f04f 30ff 	mov.w	r0, #4294967295
 800046c:	f7ff ff90 	bl	8000390 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000470:	4b05      	ldr	r3, [pc, #20]	; (8000488 <SysTick_Config+0x40>)
 8000472:	2200      	movs	r2, #0
 8000474:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000476:	4b04      	ldr	r3, [pc, #16]	; (8000488 <SysTick_Config+0x40>)
 8000478:	2207      	movs	r2, #7
 800047a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800047c:	2300      	movs	r3, #0
}
 800047e:	4618      	mov	r0, r3
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	e000e010 	.word	0xe000e010

0800048c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000494:	6878      	ldr	r0, [r7, #4]
 8000496:	f7ff ff49 	bl	800032c <NVIC_SetPriorityGrouping>
}
 800049a:	bf00      	nop
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004a2:	b580      	push	{r7, lr}
 80004a4:	b086      	sub	sp, #24
 80004a6:	af00      	add	r7, sp, #0
 80004a8:	4603      	mov	r3, r0
 80004aa:	60b9      	str	r1, [r7, #8]
 80004ac:	607a      	str	r2, [r7, #4]
 80004ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80004b0:	2300      	movs	r3, #0
 80004b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80004b4:	f7ff ff5e 	bl	8000374 <NVIC_GetPriorityGrouping>
 80004b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004ba:	687a      	ldr	r2, [r7, #4]
 80004bc:	68b9      	ldr	r1, [r7, #8]
 80004be:	6978      	ldr	r0, [r7, #20]
 80004c0:	f7ff ff90 	bl	80003e4 <NVIC_EncodePriority>
 80004c4:	4602      	mov	r2, r0
 80004c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004ca:	4611      	mov	r1, r2
 80004cc:	4618      	mov	r0, r3
 80004ce:	f7ff ff5f 	bl	8000390 <NVIC_SetPriority>
}
 80004d2:	bf00      	nop
 80004d4:	3718      	adds	r7, #24
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}

080004da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004da:	b580      	push	{r7, lr}
 80004dc:	b082      	sub	sp, #8
 80004de:	af00      	add	r7, sp, #0
 80004e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	f7ff ffb0 	bl	8000448 <SysTick_Config>
 80004e8:	4603      	mov	r3, r0
}
 80004ea:	4618      	mov	r0, r3
 80004ec:	3708      	adds	r7, #8
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
	...

080004f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b08b      	sub	sp, #44	; 0x2c
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80004fe:	2300      	movs	r3, #0
 8000500:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8000502:	2300      	movs	r3, #0
 8000504:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8000506:	2300      	movs	r3, #0
 8000508:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800050a:	2300      	movs	r3, #0
 800050c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800050e:	2300      	movs	r3, #0
 8000510:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000512:	2300      	movs	r3, #0
 8000514:	627b      	str	r3, [r7, #36]	; 0x24
 8000516:	e133      	b.n	8000780 <HAL_GPIO_Init+0x28c>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000518:	2201      	movs	r2, #1
 800051a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800051c:	fa02 f303 	lsl.w	r3, r2, r3
 8000520:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000522:	683b      	ldr	r3, [r7, #0]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	69fa      	ldr	r2, [r7, #28]
 8000528:	4013      	ands	r3, r2
 800052a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800052c:	69ba      	ldr	r2, [r7, #24]
 800052e:	69fb      	ldr	r3, [r7, #28]
 8000530:	429a      	cmp	r2, r3
 8000532:	f040 8122 	bne.w	800077a <HAL_GPIO_Init+0x286>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	685b      	ldr	r3, [r3, #4]
 800053a:	2b12      	cmp	r3, #18
 800053c:	d034      	beq.n	80005a8 <HAL_GPIO_Init+0xb4>
 800053e:	2b12      	cmp	r3, #18
 8000540:	d80d      	bhi.n	800055e <HAL_GPIO_Init+0x6a>
 8000542:	2b02      	cmp	r3, #2
 8000544:	d02b      	beq.n	800059e <HAL_GPIO_Init+0xaa>
 8000546:	2b02      	cmp	r3, #2
 8000548:	d804      	bhi.n	8000554 <HAL_GPIO_Init+0x60>
 800054a:	2b00      	cmp	r3, #0
 800054c:	d031      	beq.n	80005b2 <HAL_GPIO_Init+0xbe>
 800054e:	2b01      	cmp	r3, #1
 8000550:	d01c      	beq.n	800058c <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000552:	e048      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000554:	2b03      	cmp	r3, #3
 8000556:	d043      	beq.n	80005e0 <HAL_GPIO_Init+0xec>
 8000558:	2b11      	cmp	r3, #17
 800055a:	d01b      	beq.n	8000594 <HAL_GPIO_Init+0xa0>
          break;
 800055c:	e043      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800055e:	4a8d      	ldr	r2, [pc, #564]	; (8000794 <HAL_GPIO_Init+0x2a0>)
 8000560:	4293      	cmp	r3, r2
 8000562:	d026      	beq.n	80005b2 <HAL_GPIO_Init+0xbe>
 8000564:	4a8b      	ldr	r2, [pc, #556]	; (8000794 <HAL_GPIO_Init+0x2a0>)
 8000566:	4293      	cmp	r3, r2
 8000568:	d806      	bhi.n	8000578 <HAL_GPIO_Init+0x84>
 800056a:	4a8b      	ldr	r2, [pc, #556]	; (8000798 <HAL_GPIO_Init+0x2a4>)
 800056c:	4293      	cmp	r3, r2
 800056e:	d020      	beq.n	80005b2 <HAL_GPIO_Init+0xbe>
 8000570:	4a8a      	ldr	r2, [pc, #552]	; (800079c <HAL_GPIO_Init+0x2a8>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d01d      	beq.n	80005b2 <HAL_GPIO_Init+0xbe>
          break;
 8000576:	e036      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000578:	4a89      	ldr	r2, [pc, #548]	; (80007a0 <HAL_GPIO_Init+0x2ac>)
 800057a:	4293      	cmp	r3, r2
 800057c:	d019      	beq.n	80005b2 <HAL_GPIO_Init+0xbe>
 800057e:	4a89      	ldr	r2, [pc, #548]	; (80007a4 <HAL_GPIO_Init+0x2b0>)
 8000580:	4293      	cmp	r3, r2
 8000582:	d016      	beq.n	80005b2 <HAL_GPIO_Init+0xbe>
 8000584:	4a88      	ldr	r2, [pc, #544]	; (80007a8 <HAL_GPIO_Init+0x2b4>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d013      	beq.n	80005b2 <HAL_GPIO_Init+0xbe>
          break;
 800058a:	e02c      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	68db      	ldr	r3, [r3, #12]
 8000590:	623b      	str	r3, [r7, #32]
          break;
 8000592:	e028      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	3304      	adds	r3, #4
 800059a:	623b      	str	r3, [r7, #32]
          break;
 800059c:	e023      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	68db      	ldr	r3, [r3, #12]
 80005a2:	3308      	adds	r3, #8
 80005a4:	623b      	str	r3, [r7, #32]
          break;
 80005a6:	e01e      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	330c      	adds	r3, #12
 80005ae:	623b      	str	r3, [r7, #32]
          break;
 80005b0:	e019      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	689b      	ldr	r3, [r3, #8]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d102      	bne.n	80005c0 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80005ba:	2304      	movs	r3, #4
 80005bc:	623b      	str	r3, [r7, #32]
          break;
 80005be:	e012      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	689b      	ldr	r3, [r3, #8]
 80005c4:	2b01      	cmp	r3, #1
 80005c6:	d105      	bne.n	80005d4 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005c8:	2308      	movs	r3, #8
 80005ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	69fa      	ldr	r2, [r7, #28]
 80005d0:	611a      	str	r2, [r3, #16]
          break;
 80005d2:	e008      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005d4:	2308      	movs	r3, #8
 80005d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	69fa      	ldr	r2, [r7, #28]
 80005dc:	615a      	str	r2, [r3, #20]
          break;
 80005de:	e002      	b.n	80005e6 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80005e0:	2300      	movs	r3, #0
 80005e2:	623b      	str	r3, [r7, #32]
          break;
 80005e4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005e6:	69bb      	ldr	r3, [r7, #24]
 80005e8:	2bff      	cmp	r3, #255	; 0xff
 80005ea:	d801      	bhi.n	80005f0 <HAL_GPIO_Init+0xfc>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	e001      	b.n	80005f4 <HAL_GPIO_Init+0x100>
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	3304      	adds	r3, #4
 80005f4:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80005f6:	69bb      	ldr	r3, [r7, #24]
 80005f8:	2bff      	cmp	r3, #255	; 0xff
 80005fa:	d802      	bhi.n	8000602 <HAL_GPIO_Init+0x10e>
 80005fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	e002      	b.n	8000608 <HAL_GPIO_Init+0x114>
 8000602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000604:	3b08      	subs	r3, #8
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	210f      	movs	r1, #15
 8000610:	693b      	ldr	r3, [r7, #16]
 8000612:	fa01 f303 	lsl.w	r3, r1, r3
 8000616:	43db      	mvns	r3, r3
 8000618:	401a      	ands	r2, r3
 800061a:	6a39      	ldr	r1, [r7, #32]
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	fa01 f303 	lsl.w	r3, r1, r3
 8000622:	431a      	orrs	r2, r3
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000630:	2b00      	cmp	r3, #0
 8000632:	f000 80a2 	beq.w	800077a <HAL_GPIO_Init+0x286>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000636:	4b5d      	ldr	r3, [pc, #372]	; (80007ac <HAL_GPIO_Init+0x2b8>)
 8000638:	699b      	ldr	r3, [r3, #24]
 800063a:	4a5c      	ldr	r2, [pc, #368]	; (80007ac <HAL_GPIO_Init+0x2b8>)
 800063c:	f043 0301 	orr.w	r3, r3, #1
 8000640:	6193      	str	r3, [r2, #24]
 8000642:	4b5a      	ldr	r3, [pc, #360]	; (80007ac <HAL_GPIO_Init+0x2b8>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	f003 0301 	and.w	r3, r3, #1
 800064a:	60bb      	str	r3, [r7, #8]
 800064c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800064e:	4a58      	ldr	r2, [pc, #352]	; (80007b0 <HAL_GPIO_Init+0x2bc>)
 8000650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000652:	089b      	lsrs	r3, r3, #2
 8000654:	3302      	adds	r3, #2
 8000656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800065a:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800065c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800065e:	f003 0303 	and.w	r3, r3, #3
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	220f      	movs	r2, #15
 8000666:	fa02 f303 	lsl.w	r3, r2, r3
 800066a:	43db      	mvns	r3, r3
 800066c:	697a      	ldr	r2, [r7, #20]
 800066e:	4013      	ands	r3, r2
 8000670:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4a4f      	ldr	r2, [pc, #316]	; (80007b4 <HAL_GPIO_Init+0x2c0>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d01f      	beq.n	80006ba <HAL_GPIO_Init+0x1c6>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4a4e      	ldr	r2, [pc, #312]	; (80007b8 <HAL_GPIO_Init+0x2c4>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d019      	beq.n	80006b6 <HAL_GPIO_Init+0x1c2>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4a4d      	ldr	r2, [pc, #308]	; (80007bc <HAL_GPIO_Init+0x2c8>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d013      	beq.n	80006b2 <HAL_GPIO_Init+0x1be>
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	4a4c      	ldr	r2, [pc, #304]	; (80007c0 <HAL_GPIO_Init+0x2cc>)
 800068e:	4293      	cmp	r3, r2
 8000690:	d00d      	beq.n	80006ae <HAL_GPIO_Init+0x1ba>
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4a4b      	ldr	r2, [pc, #300]	; (80007c4 <HAL_GPIO_Init+0x2d0>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d007      	beq.n	80006aa <HAL_GPIO_Init+0x1b6>
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4a4a      	ldr	r2, [pc, #296]	; (80007c8 <HAL_GPIO_Init+0x2d4>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d101      	bne.n	80006a6 <HAL_GPIO_Init+0x1b2>
 80006a2:	2305      	movs	r3, #5
 80006a4:	e00a      	b.n	80006bc <HAL_GPIO_Init+0x1c8>
 80006a6:	2306      	movs	r3, #6
 80006a8:	e008      	b.n	80006bc <HAL_GPIO_Init+0x1c8>
 80006aa:	2304      	movs	r3, #4
 80006ac:	e006      	b.n	80006bc <HAL_GPIO_Init+0x1c8>
 80006ae:	2303      	movs	r3, #3
 80006b0:	e004      	b.n	80006bc <HAL_GPIO_Init+0x1c8>
 80006b2:	2302      	movs	r3, #2
 80006b4:	e002      	b.n	80006bc <HAL_GPIO_Init+0x1c8>
 80006b6:	2301      	movs	r3, #1
 80006b8:	e000      	b.n	80006bc <HAL_GPIO_Init+0x1c8>
 80006ba:	2300      	movs	r3, #0
 80006bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006be:	f002 0203 	and.w	r2, r2, #3
 80006c2:	0092      	lsls	r2, r2, #2
 80006c4:	4093      	lsls	r3, r2
 80006c6:	697a      	ldr	r2, [r7, #20]
 80006c8:	4313      	orrs	r3, r2
 80006ca:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80006cc:	4938      	ldr	r1, [pc, #224]	; (80007b0 <HAL_GPIO_Init+0x2bc>)
 80006ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d0:	089b      	lsrs	r3, r3, #2
 80006d2:	3302      	adds	r3, #2
 80006d4:	697a      	ldr	r2, [r7, #20]
 80006d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d006      	beq.n	80006f4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80006e6:	4b39      	ldr	r3, [pc, #228]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	4938      	ldr	r1, [pc, #224]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 80006ec:	69bb      	ldr	r3, [r7, #24]
 80006ee:	4313      	orrs	r3, r2
 80006f0:	600b      	str	r3, [r1, #0]
 80006f2:	e006      	b.n	8000702 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80006f4:	4b35      	ldr	r3, [pc, #212]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 80006f6:	681a      	ldr	r2, [r3, #0]
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	43db      	mvns	r3, r3
 80006fc:	4933      	ldr	r1, [pc, #204]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 80006fe:	4013      	ands	r3, r2
 8000700:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	685b      	ldr	r3, [r3, #4]
 8000706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800070a:	2b00      	cmp	r3, #0
 800070c:	d006      	beq.n	800071c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800070e:	4b2f      	ldr	r3, [pc, #188]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 8000710:	685a      	ldr	r2, [r3, #4]
 8000712:	492e      	ldr	r1, [pc, #184]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 8000714:	69bb      	ldr	r3, [r7, #24]
 8000716:	4313      	orrs	r3, r2
 8000718:	604b      	str	r3, [r1, #4]
 800071a:	e006      	b.n	800072a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800071c:	4b2b      	ldr	r3, [pc, #172]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 800071e:	685a      	ldr	r2, [r3, #4]
 8000720:	69bb      	ldr	r3, [r7, #24]
 8000722:	43db      	mvns	r3, r3
 8000724:	4929      	ldr	r1, [pc, #164]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 8000726:	4013      	ands	r3, r2
 8000728:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d006      	beq.n	8000744 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000736:	4b25      	ldr	r3, [pc, #148]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 8000738:	689a      	ldr	r2, [r3, #8]
 800073a:	4924      	ldr	r1, [pc, #144]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 800073c:	69bb      	ldr	r3, [r7, #24]
 800073e:	4313      	orrs	r3, r2
 8000740:	608b      	str	r3, [r1, #8]
 8000742:	e006      	b.n	8000752 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000744:	4b21      	ldr	r3, [pc, #132]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 8000746:	689a      	ldr	r2, [r3, #8]
 8000748:	69bb      	ldr	r3, [r7, #24]
 800074a:	43db      	mvns	r3, r3
 800074c:	491f      	ldr	r1, [pc, #124]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 800074e:	4013      	ands	r3, r2
 8000750:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800075a:	2b00      	cmp	r3, #0
 800075c:	d006      	beq.n	800076c <HAL_GPIO_Init+0x278>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800075e:	4b1b      	ldr	r3, [pc, #108]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 8000760:	68da      	ldr	r2, [r3, #12]
 8000762:	491a      	ldr	r1, [pc, #104]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 8000764:	69bb      	ldr	r3, [r7, #24]
 8000766:	4313      	orrs	r3, r2
 8000768:	60cb      	str	r3, [r1, #12]
 800076a:	e006      	b.n	800077a <HAL_GPIO_Init+0x286>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800076c:	4b17      	ldr	r3, [pc, #92]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 800076e:	68da      	ldr	r2, [r3, #12]
 8000770:	69bb      	ldr	r3, [r7, #24]
 8000772:	43db      	mvns	r3, r3
 8000774:	4915      	ldr	r1, [pc, #84]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 8000776:	4013      	ands	r3, r2
 8000778:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800077a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077c:	3301      	adds	r3, #1
 800077e:	627b      	str	r3, [r7, #36]	; 0x24
 8000780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000782:	2b0f      	cmp	r3, #15
 8000784:	f67f aec8 	bls.w	8000518 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000788:	bf00      	nop
 800078a:	372c      	adds	r7, #44	; 0x2c
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	10210000 	.word	0x10210000
 8000798:	10110000 	.word	0x10110000
 800079c:	10120000 	.word	0x10120000
 80007a0:	10310000 	.word	0x10310000
 80007a4:	10320000 	.word	0x10320000
 80007a8:	10220000 	.word	0x10220000
 80007ac:	40021000 	.word	0x40021000
 80007b0:	40010000 	.word	0x40010000
 80007b4:	40010800 	.word	0x40010800
 80007b8:	40010c00 	.word	0x40010c00
 80007bc:	40011000 	.word	0x40011000
 80007c0:	40011400 	.word	0x40011400
 80007c4:	40011800 	.word	0x40011800
 80007c8:	40011c00 	.word	0x40011c00
 80007cc:	40010400 	.word	0x40010400

080007d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	807b      	strh	r3, [r7, #2]
 80007dc:	4613      	mov	r3, r2
 80007de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80007e0:	787b      	ldrb	r3, [r7, #1]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d003      	beq.n	80007ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80007e6:	887a      	ldrh	r2, [r7, #2]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80007ec:	e003      	b.n	80007f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007ee:	887b      	ldrh	r3, [r7, #2]
 80007f0:	041a      	lsls	r2, r3, #16
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	611a      	str	r2, [r3, #16]
}
 80007f6:	bf00      	nop
 80007f8:	370c      	adds	r7, #12
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr

08000800 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b086      	sub	sp, #24
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000808:	2300      	movs	r3, #0
 800080a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f003 0301 	and.w	r3, r3, #1
 8000814:	2b00      	cmp	r3, #0
 8000816:	f000 8087 	beq.w	8000928 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800081a:	4b92      	ldr	r3, [pc, #584]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f003 030c 	and.w	r3, r3, #12
 8000822:	2b04      	cmp	r3, #4
 8000824:	d00c      	beq.n	8000840 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000826:	4b8f      	ldr	r3, [pc, #572]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	f003 030c 	and.w	r3, r3, #12
 800082e:	2b08      	cmp	r3, #8
 8000830:	d112      	bne.n	8000858 <HAL_RCC_OscConfig+0x58>
 8000832:	4b8c      	ldr	r3, [pc, #560]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800083a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800083e:	d10b      	bne.n	8000858 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000840:	4b88      	ldr	r3, [pc, #544]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000848:	2b00      	cmp	r3, #0
 800084a:	d06c      	beq.n	8000926 <HAL_RCC_OscConfig+0x126>
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	685b      	ldr	r3, [r3, #4]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d168      	bne.n	8000926 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000854:	2301      	movs	r3, #1
 8000856:	e22d      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000860:	d106      	bne.n	8000870 <HAL_RCC_OscConfig+0x70>
 8000862:	4b80      	ldr	r3, [pc, #512]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a7f      	ldr	r2, [pc, #508]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800086c:	6013      	str	r3, [r2, #0]
 800086e:	e02e      	b.n	80008ce <HAL_RCC_OscConfig+0xce>
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	685b      	ldr	r3, [r3, #4]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d10c      	bne.n	8000892 <HAL_RCC_OscConfig+0x92>
 8000878:	4b7a      	ldr	r3, [pc, #488]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a79      	ldr	r2, [pc, #484]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 800087e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000882:	6013      	str	r3, [r2, #0]
 8000884:	4b77      	ldr	r3, [pc, #476]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a76      	ldr	r2, [pc, #472]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 800088a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800088e:	6013      	str	r3, [r2, #0]
 8000890:	e01d      	b.n	80008ce <HAL_RCC_OscConfig+0xce>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800089a:	d10c      	bne.n	80008b6 <HAL_RCC_OscConfig+0xb6>
 800089c:	4b71      	ldr	r3, [pc, #452]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a70      	ldr	r2, [pc, #448]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80008a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008a6:	6013      	str	r3, [r2, #0]
 80008a8:	4b6e      	ldr	r3, [pc, #440]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a6d      	ldr	r2, [pc, #436]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80008ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008b2:	6013      	str	r3, [r2, #0]
 80008b4:	e00b      	b.n	80008ce <HAL_RCC_OscConfig+0xce>
 80008b6:	4b6b      	ldr	r3, [pc, #428]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a6a      	ldr	r2, [pc, #424]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80008bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008c0:	6013      	str	r3, [r2, #0]
 80008c2:	4b68      	ldr	r3, [pc, #416]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a67      	ldr	r2, [pc, #412]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80008c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008cc:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d013      	beq.n	80008fe <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008d6:	f7ff fcfd 	bl	80002d4 <HAL_GetTick>
 80008da:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008dc:	e008      	b.n	80008f0 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008de:	f7ff fcf9 	bl	80002d4 <HAL_GetTick>
 80008e2:	4602      	mov	r2, r0
 80008e4:	693b      	ldr	r3, [r7, #16]
 80008e6:	1ad3      	subs	r3, r2, r3
 80008e8:	2b64      	cmp	r3, #100	; 0x64
 80008ea:	d901      	bls.n	80008f0 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80008ec:	2303      	movs	r3, #3
 80008ee:	e1e1      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008f0:	4b5c      	ldr	r3, [pc, #368]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d0f0      	beq.n	80008de <HAL_RCC_OscConfig+0xde>
 80008fc:	e014      	b.n	8000928 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008fe:	f7ff fce9 	bl	80002d4 <HAL_GetTick>
 8000902:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000904:	e008      	b.n	8000918 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000906:	f7ff fce5 	bl	80002d4 <HAL_GetTick>
 800090a:	4602      	mov	r2, r0
 800090c:	693b      	ldr	r3, [r7, #16]
 800090e:	1ad3      	subs	r3, r2, r3
 8000910:	2b64      	cmp	r3, #100	; 0x64
 8000912:	d901      	bls.n	8000918 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000914:	2303      	movs	r3, #3
 8000916:	e1cd      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000918:	4b52      	ldr	r3, [pc, #328]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000920:	2b00      	cmp	r3, #0
 8000922:	d1f0      	bne.n	8000906 <HAL_RCC_OscConfig+0x106>
 8000924:	e000      	b.n	8000928 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000926:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f003 0302 	and.w	r3, r3, #2
 8000930:	2b00      	cmp	r3, #0
 8000932:	d063      	beq.n	80009fc <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000934:	4b4b      	ldr	r3, [pc, #300]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	f003 030c 	and.w	r3, r3, #12
 800093c:	2b00      	cmp	r3, #0
 800093e:	d00b      	beq.n	8000958 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000940:	4b48      	ldr	r3, [pc, #288]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	f003 030c 	and.w	r3, r3, #12
 8000948:	2b08      	cmp	r3, #8
 800094a:	d11c      	bne.n	8000986 <HAL_RCC_OscConfig+0x186>
 800094c:	4b45      	ldr	r3, [pc, #276]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000954:	2b00      	cmp	r3, #0
 8000956:	d116      	bne.n	8000986 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000958:	4b42      	ldr	r3, [pc, #264]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f003 0302 	and.w	r3, r3, #2
 8000960:	2b00      	cmp	r3, #0
 8000962:	d005      	beq.n	8000970 <HAL_RCC_OscConfig+0x170>
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	691b      	ldr	r3, [r3, #16]
 8000968:	2b01      	cmp	r3, #1
 800096a:	d001      	beq.n	8000970 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 800096c:	2301      	movs	r3, #1
 800096e:	e1a1      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000970:	4b3c      	ldr	r3, [pc, #240]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	695b      	ldr	r3, [r3, #20]
 800097c:	00db      	lsls	r3, r3, #3
 800097e:	4939      	ldr	r1, [pc, #228]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000980:	4313      	orrs	r3, r2
 8000982:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000984:	e03a      	b.n	80009fc <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	691b      	ldr	r3, [r3, #16]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d020      	beq.n	80009d0 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800098e:	4b36      	ldr	r3, [pc, #216]	; (8000a68 <HAL_RCC_OscConfig+0x268>)
 8000990:	2201      	movs	r2, #1
 8000992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000994:	f7ff fc9e 	bl	80002d4 <HAL_GetTick>
 8000998:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800099a:	e008      	b.n	80009ae <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800099c:	f7ff fc9a 	bl	80002d4 <HAL_GetTick>
 80009a0:	4602      	mov	r2, r0
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d901      	bls.n	80009ae <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80009aa:	2303      	movs	r3, #3
 80009ac:	e182      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009ae:	4b2d      	ldr	r3, [pc, #180]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d0f0      	beq.n	800099c <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009ba:	4b2a      	ldr	r3, [pc, #168]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	695b      	ldr	r3, [r3, #20]
 80009c6:	00db      	lsls	r3, r3, #3
 80009c8:	4926      	ldr	r1, [pc, #152]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80009ca:	4313      	orrs	r3, r2
 80009cc:	600b      	str	r3, [r1, #0]
 80009ce:	e015      	b.n	80009fc <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009d0:	4b25      	ldr	r3, [pc, #148]	; (8000a68 <HAL_RCC_OscConfig+0x268>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009d6:	f7ff fc7d 	bl	80002d4 <HAL_GetTick>
 80009da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009dc:	e008      	b.n	80009f0 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009de:	f7ff fc79 	bl	80002d4 <HAL_GetTick>
 80009e2:	4602      	mov	r2, r0
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	1ad3      	subs	r3, r2, r3
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	d901      	bls.n	80009f0 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80009ec:	2303      	movs	r3, #3
 80009ee:	e161      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009f0:	4b1c      	ldr	r3, [pc, #112]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f003 0302 	and.w	r3, r3, #2
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d1f0      	bne.n	80009de <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f003 0308 	and.w	r3, r3, #8
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d039      	beq.n	8000a7c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	699b      	ldr	r3, [r3, #24]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d019      	beq.n	8000a44 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a10:	4b16      	ldr	r3, [pc, #88]	; (8000a6c <HAL_RCC_OscConfig+0x26c>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a16:	f7ff fc5d 	bl	80002d4 <HAL_GetTick>
 8000a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a1c:	e008      	b.n	8000a30 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a1e:	f7ff fc59 	bl	80002d4 <HAL_GetTick>
 8000a22:	4602      	mov	r2, r0
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	1ad3      	subs	r3, r2, r3
 8000a28:	2b02      	cmp	r3, #2
 8000a2a:	d901      	bls.n	8000a30 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	e141      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a30:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <HAL_RCC_OscConfig+0x264>)
 8000a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a34:	f003 0302 	and.w	r3, r3, #2
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d0f0      	beq.n	8000a1e <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	f000 fab1 	bl	8000fa4 <RCC_Delay>
 8000a42:	e01b      	b.n	8000a7c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a44:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <HAL_RCC_OscConfig+0x26c>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a4a:	f7ff fc43 	bl	80002d4 <HAL_GetTick>
 8000a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a50:	e00e      	b.n	8000a70 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a52:	f7ff fc3f 	bl	80002d4 <HAL_GetTick>
 8000a56:	4602      	mov	r2, r0
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d907      	bls.n	8000a70 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000a60:	2303      	movs	r3, #3
 8000a62:	e127      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
 8000a64:	40021000 	.word	0x40021000
 8000a68:	42420000 	.word	0x42420000
 8000a6c:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a70:	4b92      	ldr	r3, [pc, #584]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a74:	f003 0302 	and.w	r3, r3, #2
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d1ea      	bne.n	8000a52 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f003 0304 	and.w	r3, r3, #4
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	f000 80a6 	beq.w	8000bd6 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a8e:	4b8b      	ldr	r3, [pc, #556]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000a90:	69db      	ldr	r3, [r3, #28]
 8000a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d10d      	bne.n	8000ab6 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a9a:	4b88      	ldr	r3, [pc, #544]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000a9c:	69db      	ldr	r3, [r3, #28]
 8000a9e:	4a87      	ldr	r2, [pc, #540]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa4:	61d3      	str	r3, [r2, #28]
 8000aa6:	4b85      	ldr	r3, [pc, #532]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000aa8:	69db      	ldr	r3, [r3, #28]
 8000aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aae:	60fb      	str	r3, [r7, #12]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ab6:	4b82      	ldr	r3, [pc, #520]	; (8000cc0 <HAL_RCC_OscConfig+0x4c0>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d118      	bne.n	8000af4 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ac2:	4b7f      	ldr	r3, [pc, #508]	; (8000cc0 <HAL_RCC_OscConfig+0x4c0>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a7e      	ldr	r2, [pc, #504]	; (8000cc0 <HAL_RCC_OscConfig+0x4c0>)
 8000ac8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000acc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ace:	f7ff fc01 	bl	80002d4 <HAL_GetTick>
 8000ad2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ad4:	e008      	b.n	8000ae8 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ad6:	f7ff fbfd 	bl	80002d4 <HAL_GetTick>
 8000ada:	4602      	mov	r2, r0
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	1ad3      	subs	r3, r2, r3
 8000ae0:	2b64      	cmp	r3, #100	; 0x64
 8000ae2:	d901      	bls.n	8000ae8 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	e0e5      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ae8:	4b75      	ldr	r3, [pc, #468]	; (8000cc0 <HAL_RCC_OscConfig+0x4c0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d0f0      	beq.n	8000ad6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d106      	bne.n	8000b0a <HAL_RCC_OscConfig+0x30a>
 8000afc:	4b6f      	ldr	r3, [pc, #444]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000afe:	6a1b      	ldr	r3, [r3, #32]
 8000b00:	4a6e      	ldr	r2, [pc, #440]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	6213      	str	r3, [r2, #32]
 8000b08:	e02d      	b.n	8000b66 <HAL_RCC_OscConfig+0x366>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	68db      	ldr	r3, [r3, #12]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d10c      	bne.n	8000b2c <HAL_RCC_OscConfig+0x32c>
 8000b12:	4b6a      	ldr	r3, [pc, #424]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b14:	6a1b      	ldr	r3, [r3, #32]
 8000b16:	4a69      	ldr	r2, [pc, #420]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b18:	f023 0301 	bic.w	r3, r3, #1
 8000b1c:	6213      	str	r3, [r2, #32]
 8000b1e:	4b67      	ldr	r3, [pc, #412]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b20:	6a1b      	ldr	r3, [r3, #32]
 8000b22:	4a66      	ldr	r2, [pc, #408]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b24:	f023 0304 	bic.w	r3, r3, #4
 8000b28:	6213      	str	r3, [r2, #32]
 8000b2a:	e01c      	b.n	8000b66 <HAL_RCC_OscConfig+0x366>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	2b05      	cmp	r3, #5
 8000b32:	d10c      	bne.n	8000b4e <HAL_RCC_OscConfig+0x34e>
 8000b34:	4b61      	ldr	r3, [pc, #388]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b36:	6a1b      	ldr	r3, [r3, #32]
 8000b38:	4a60      	ldr	r2, [pc, #384]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b3a:	f043 0304 	orr.w	r3, r3, #4
 8000b3e:	6213      	str	r3, [r2, #32]
 8000b40:	4b5e      	ldr	r3, [pc, #376]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b42:	6a1b      	ldr	r3, [r3, #32]
 8000b44:	4a5d      	ldr	r2, [pc, #372]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	6213      	str	r3, [r2, #32]
 8000b4c:	e00b      	b.n	8000b66 <HAL_RCC_OscConfig+0x366>
 8000b4e:	4b5b      	ldr	r3, [pc, #364]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b50:	6a1b      	ldr	r3, [r3, #32]
 8000b52:	4a5a      	ldr	r2, [pc, #360]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b54:	f023 0301 	bic.w	r3, r3, #1
 8000b58:	6213      	str	r3, [r2, #32]
 8000b5a:	4b58      	ldr	r3, [pc, #352]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b5c:	6a1b      	ldr	r3, [r3, #32]
 8000b5e:	4a57      	ldr	r2, [pc, #348]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b60:	f023 0304 	bic.w	r3, r3, #4
 8000b64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	68db      	ldr	r3, [r3, #12]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d015      	beq.n	8000b9a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b6e:	f7ff fbb1 	bl	80002d4 <HAL_GetTick>
 8000b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b74:	e00a      	b.n	8000b8c <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b76:	f7ff fbad 	bl	80002d4 <HAL_GetTick>
 8000b7a:	4602      	mov	r2, r0
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	1ad3      	subs	r3, r2, r3
 8000b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d901      	bls.n	8000b8c <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	e093      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b8c:	4b4b      	ldr	r3, [pc, #300]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000b8e:	6a1b      	ldr	r3, [r3, #32]
 8000b90:	f003 0302 	and.w	r3, r3, #2
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d0ee      	beq.n	8000b76 <HAL_RCC_OscConfig+0x376>
 8000b98:	e014      	b.n	8000bc4 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b9a:	f7ff fb9b 	bl	80002d4 <HAL_GetTick>
 8000b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ba0:	e00a      	b.n	8000bb8 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ba2:	f7ff fb97 	bl	80002d4 <HAL_GetTick>
 8000ba6:	4602      	mov	r2, r0
 8000ba8:	693b      	ldr	r3, [r7, #16]
 8000baa:	1ad3      	subs	r3, r2, r3
 8000bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d901      	bls.n	8000bb8 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000bb4:	2303      	movs	r3, #3
 8000bb6:	e07d      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bb8:	4b40      	ldr	r3, [pc, #256]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000bba:	6a1b      	ldr	r3, [r3, #32]
 8000bbc:	f003 0302 	and.w	r3, r3, #2
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d1ee      	bne.n	8000ba2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000bc4:	7dfb      	ldrb	r3, [r7, #23]
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d105      	bne.n	8000bd6 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bca:	4b3c      	ldr	r3, [pc, #240]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000bcc:	69db      	ldr	r3, [r3, #28]
 8000bce:	4a3b      	ldr	r2, [pc, #236]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000bd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bd4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	69db      	ldr	r3, [r3, #28]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d069      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bde:	4b37      	ldr	r3, [pc, #220]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f003 030c 	and.w	r3, r3, #12
 8000be6:	2b08      	cmp	r3, #8
 8000be8:	d061      	beq.n	8000cae <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	69db      	ldr	r3, [r3, #28]
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	d146      	bne.n	8000c80 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bf2:	4b34      	ldr	r3, [pc, #208]	; (8000cc4 <HAL_RCC_OscConfig+0x4c4>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf8:	f7ff fb6c 	bl	80002d4 <HAL_GetTick>
 8000bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bfe:	e008      	b.n	8000c12 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c00:	f7ff fb68 	bl	80002d4 <HAL_GetTick>
 8000c04:	4602      	mov	r2, r0
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	2b02      	cmp	r3, #2
 8000c0c:	d901      	bls.n	8000c12 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	e050      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c12:	4b2a      	ldr	r3, [pc, #168]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d1f0      	bne.n	8000c00 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6a1b      	ldr	r3, [r3, #32]
 8000c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c26:	d108      	bne.n	8000c3a <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c28:	4b24      	ldr	r3, [pc, #144]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	4921      	ldr	r1, [pc, #132]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000c36:	4313      	orrs	r3, r2
 8000c38:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c3a:	4b20      	ldr	r3, [pc, #128]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6a19      	ldr	r1, [r3, #32]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c4a:	430b      	orrs	r3, r1
 8000c4c:	491b      	ldr	r1, [pc, #108]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c52:	4b1c      	ldr	r3, [pc, #112]	; (8000cc4 <HAL_RCC_OscConfig+0x4c4>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c58:	f7ff fb3c 	bl	80002d4 <HAL_GetTick>
 8000c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c5e:	e008      	b.n	8000c72 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c60:	f7ff fb38 	bl	80002d4 <HAL_GetTick>
 8000c64:	4602      	mov	r2, r0
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	2b02      	cmp	r3, #2
 8000c6c:	d901      	bls.n	8000c72 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	e020      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c72:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0f0      	beq.n	8000c60 <HAL_RCC_OscConfig+0x460>
 8000c7e:	e018      	b.n	8000cb2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c80:	4b10      	ldr	r3, [pc, #64]	; (8000cc4 <HAL_RCC_OscConfig+0x4c4>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c86:	f7ff fb25 	bl	80002d4 <HAL_GetTick>
 8000c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c8c:	e008      	b.n	8000ca0 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c8e:	f7ff fb21 	bl	80002d4 <HAL_GetTick>
 8000c92:	4602      	mov	r2, r0
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	d901      	bls.n	8000ca0 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	e009      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <HAL_RCC_OscConfig+0x4bc>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d1f0      	bne.n	8000c8e <HAL_RCC_OscConfig+0x48e>
 8000cac:	e001      	b.n	8000cb2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e000      	b.n	8000cb4 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8000cb2:	2300      	movs	r3, #0
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3718      	adds	r7, #24
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40007000 	.word	0x40007000
 8000cc4:	42420060 	.word	0x42420060

08000cc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cd6:	4b7e      	ldr	r3, [pc, #504]	; (8000ed0 <HAL_RCC_ClockConfig+0x208>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	683a      	ldr	r2, [r7, #0]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d910      	bls.n	8000d06 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ce4:	4b7a      	ldr	r3, [pc, #488]	; (8000ed0 <HAL_RCC_ClockConfig+0x208>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f023 0207 	bic.w	r2, r3, #7
 8000cec:	4978      	ldr	r1, [pc, #480]	; (8000ed0 <HAL_RCC_ClockConfig+0x208>)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000cf4:	4b76      	ldr	r3, [pc, #472]	; (8000ed0 <HAL_RCC_ClockConfig+0x208>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f003 0307 	and.w	r3, r3, #7
 8000cfc:	683a      	ldr	r2, [r7, #0]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d001      	beq.n	8000d06 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e0e0      	b.n	8000ec8 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f003 0302 	and.w	r3, r3, #2
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d020      	beq.n	8000d54 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0304 	and.w	r3, r3, #4
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d005      	beq.n	8000d2a <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d1e:	4b6d      	ldr	r3, [pc, #436]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	4a6c      	ldr	r2, [pc, #432]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000d24:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000d28:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 0308 	and.w	r3, r3, #8
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d005      	beq.n	8000d42 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d36:	4b67      	ldr	r3, [pc, #412]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	4a66      	ldr	r2, [pc, #408]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000d3c:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000d40:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d42:	4b64      	ldr	r3, [pc, #400]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	689b      	ldr	r3, [r3, #8]
 8000d4e:	4961      	ldr	r1, [pc, #388]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000d50:	4313      	orrs	r3, r2
 8000d52:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d06a      	beq.n	8000e36 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d107      	bne.n	8000d78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d68:	4b5a      	ldr	r3, [pc, #360]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d115      	bne.n	8000da0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	e0a7      	b.n	8000ec8 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d107      	bne.n	8000d90 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d80:	4b54      	ldr	r3, [pc, #336]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d109      	bne.n	8000da0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	e09b      	b.n	8000ec8 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d90:	4b50      	ldr	r3, [pc, #320]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f003 0302 	and.w	r3, r3, #2
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d101      	bne.n	8000da0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e093      	b.n	8000ec8 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000da0:	4b4c      	ldr	r3, [pc, #304]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f023 0203 	bic.w	r2, r3, #3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	4949      	ldr	r1, [pc, #292]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000dae:	4313      	orrs	r3, r2
 8000db0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000db2:	f7ff fa8f 	bl	80002d4 <HAL_GetTick>
 8000db6:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d112      	bne.n	8000de6 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dc0:	e00a      	b.n	8000dd8 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dc2:	f7ff fa87 	bl	80002d4 <HAL_GetTick>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d901      	bls.n	8000dd8 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	e077      	b.n	8000ec8 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dd8:	4b3e      	ldr	r3, [pc, #248]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f003 030c 	and.w	r3, r3, #12
 8000de0:	2b04      	cmp	r3, #4
 8000de2:	d1ee      	bne.n	8000dc2 <HAL_RCC_ClockConfig+0xfa>
 8000de4:	e027      	b.n	8000e36 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d11d      	bne.n	8000e2a <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dee:	e00a      	b.n	8000e06 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000df0:	f7ff fa70 	bl	80002d4 <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d901      	bls.n	8000e06 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000e02:	2303      	movs	r3, #3
 8000e04:	e060      	b.n	8000ec8 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e06:	4b33      	ldr	r3, [pc, #204]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	f003 030c 	and.w	r3, r3, #12
 8000e0e:	2b08      	cmp	r3, #8
 8000e10:	d1ee      	bne.n	8000df0 <HAL_RCC_ClockConfig+0x128>
 8000e12:	e010      	b.n	8000e36 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e14:	f7ff fa5e 	bl	80002d4 <HAL_GetTick>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d901      	bls.n	8000e2a <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000e26:	2303      	movs	r3, #3
 8000e28:	e04e      	b.n	8000ec8 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e2a:	4b2a      	ldr	r3, [pc, #168]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f003 030c 	and.w	r3, r3, #12
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d1ee      	bne.n	8000e14 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e36:	4b26      	ldr	r3, [pc, #152]	; (8000ed0 <HAL_RCC_ClockConfig+0x208>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f003 0307 	and.w	r3, r3, #7
 8000e3e:	683a      	ldr	r2, [r7, #0]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d210      	bcs.n	8000e66 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e44:	4b22      	ldr	r3, [pc, #136]	; (8000ed0 <HAL_RCC_ClockConfig+0x208>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f023 0207 	bic.w	r2, r3, #7
 8000e4c:	4920      	ldr	r1, [pc, #128]	; (8000ed0 <HAL_RCC_ClockConfig+0x208>)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e54:	4b1e      	ldr	r3, [pc, #120]	; (8000ed0 <HAL_RCC_ClockConfig+0x208>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f003 0307 	and.w	r3, r3, #7
 8000e5c:	683a      	ldr	r2, [r7, #0]
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d001      	beq.n	8000e66 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e030      	b.n	8000ec8 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f003 0304 	and.w	r3, r3, #4
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d008      	beq.n	8000e84 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e72:	4b18      	ldr	r3, [pc, #96]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	68db      	ldr	r3, [r3, #12]
 8000e7e:	4915      	ldr	r1, [pc, #84]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000e80:	4313      	orrs	r3, r2
 8000e82:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f003 0308 	and.w	r3, r3, #8
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d009      	beq.n	8000ea4 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e90:	4b10      	ldr	r3, [pc, #64]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	691b      	ldr	r3, [r3, #16]
 8000e9c:	00db      	lsls	r3, r3, #3
 8000e9e:	490d      	ldr	r1, [pc, #52]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ea4:	f000 f81c 	bl	8000ee0 <HAL_RCC_GetSysClockFreq>
 8000ea8:	4601      	mov	r1, r0
 8000eaa:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <HAL_RCC_ClockConfig+0x20c>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	091b      	lsrs	r3, r3, #4
 8000eb0:	f003 030f 	and.w	r3, r3, #15
 8000eb4:	4a08      	ldr	r2, [pc, #32]	; (8000ed8 <HAL_RCC_ClockConfig+0x210>)
 8000eb6:	5cd3      	ldrb	r3, [r2, r3]
 8000eb8:	fa21 f303 	lsr.w	r3, r1, r3
 8000ebc:	4a07      	ldr	r2, [pc, #28]	; (8000edc <HAL_RCC_ClockConfig+0x214>)
 8000ebe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f7ff f9c5 	bl	8000250 <HAL_InitTick>
  
  return HAL_OK;
 8000ec6:	2300      	movs	r3, #0
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40022000 	.word	0x40022000
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	080012fc 	.word	0x080012fc
 8000edc:	20000008 	.word	0x20000008

08000ee0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ee0:	b490      	push	{r4, r7}
 8000ee2:	b08a      	sub	sp, #40	; 0x28
 8000ee4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000ee6:	4b2a      	ldr	r3, [pc, #168]	; (8000f90 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000ee8:	1d3c      	adds	r4, r7, #4
 8000eea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000eec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000ef0:	4b28      	ldr	r3, [pc, #160]	; (8000f94 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000ef2:	881b      	ldrh	r3, [r3, #0]
 8000ef4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	61fb      	str	r3, [r7, #28]
 8000efa:	2300      	movs	r3, #0
 8000efc:	61bb      	str	r3, [r7, #24]
 8000efe:	2300      	movs	r3, #0
 8000f00:	627b      	str	r3, [r7, #36]	; 0x24
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000f06:	2300      	movs	r3, #0
 8000f08:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000f0a:	4b23      	ldr	r3, [pc, #140]	; (8000f98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	f003 030c 	and.w	r3, r3, #12
 8000f16:	2b04      	cmp	r3, #4
 8000f18:	d002      	beq.n	8000f20 <HAL_RCC_GetSysClockFreq+0x40>
 8000f1a:	2b08      	cmp	r3, #8
 8000f1c:	d003      	beq.n	8000f26 <HAL_RCC_GetSysClockFreq+0x46>
 8000f1e:	e02d      	b.n	8000f7c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000f20:	4b1e      	ldr	r3, [pc, #120]	; (8000f9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f22:	623b      	str	r3, [r7, #32]
      break;
 8000f24:	e02d      	b.n	8000f82 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	0c9b      	lsrs	r3, r3, #18
 8000f2a:	f003 030f 	and.w	r3, r3, #15
 8000f2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f32:	4413      	add	r3, r2
 8000f34:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000f38:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d013      	beq.n	8000f6c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f44:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	0c5b      	lsrs	r3, r3, #17
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f52:	4413      	add	r3, r2
 8000f54:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000f58:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	4a0f      	ldr	r2, [pc, #60]	; (8000f9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f5e:	fb02 f203 	mul.w	r2, r2, r3
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f68:	627b      	str	r3, [r7, #36]	; 0x24
 8000f6a:	e004      	b.n	8000f76 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	4a0c      	ldr	r2, [pc, #48]	; (8000fa0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000f70:	fb02 f303 	mul.w	r3, r2, r3
 8000f74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f78:	623b      	str	r3, [r7, #32]
      break;
 8000f7a:	e002      	b.n	8000f82 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000f7c:	4b07      	ldr	r3, [pc, #28]	; (8000f9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f7e:	623b      	str	r3, [r7, #32]
      break;
 8000f80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000f82:	6a3b      	ldr	r3, [r7, #32]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3728      	adds	r7, #40	; 0x28
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc90      	pop	{r4, r7}
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	080012e8 	.word	0x080012e8
 8000f94:	080012f8 	.word	0x080012f8
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	007a1200 	.word	0x007a1200
 8000fa0:	003d0900 	.word	0x003d0900

08000fa4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000fac:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <RCC_Delay+0x34>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a0a      	ldr	r2, [pc, #40]	; (8000fdc <RCC_Delay+0x38>)
 8000fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb6:	0a5b      	lsrs	r3, r3, #9
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	fb02 f303 	mul.w	r3, r2, r3
 8000fbe:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000fc0:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	1e5a      	subs	r2, r3, #1
 8000fc6:	60fa      	str	r2, [r7, #12]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d1f9      	bne.n	8000fc0 <RCC_Delay+0x1c>
}
 8000fcc:	bf00      	nop
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20000008 	.word	0x20000008
 8000fdc:	10624dd3 	.word	0x10624dd3

08000fe0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fe4:	f7ff f91e 	bl	8000224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe8:	f000 f807 	bl	8000ffa <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fec:	f000 f846 	bl	800107c <MX_GPIO_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	 // HAL_GPIO_TogglePin( GPIOB, GPIO_PIN_5);
	  HAL_Delay(1000);
 8000ff0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ff4:	f7ff f978 	bl	80002e8 <HAL_Delay>
 8000ff8:	e7fa      	b.n	8000ff0 <main+0x10>

08000ffa <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b090      	sub	sp, #64	; 0x40
 8000ffe:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001000:	f107 0318 	add.w	r3, r7, #24
 8001004:	2228      	movs	r2, #40	; 0x28
 8001006:	2100      	movs	r1, #0
 8001008:	4618      	mov	r0, r3
 800100a:	f000 f959 	bl	80012c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800101c:	2302      	movs	r3, #2
 800101e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001020:	2301      	movs	r3, #1
 8001022:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001024:	2310      	movs	r3, #16
 8001026:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001028:	2302      	movs	r3, #2
 800102a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800102c:	2300      	movs	r3, #0
 800102e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8001030:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8001034:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001036:	f107 0318 	add.w	r3, r7, #24
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fbe0 	bl	8000800 <HAL_RCC_OscConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001046:	f000 f85b 	bl	8001100 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800104a:	230f      	movs	r3, #15
 800104c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800104e:	2302      	movs	r3, #2
 8001050:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001056:	2300      	movs	r3, #0
 8001058:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	2101      	movs	r1, #1
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff fe30 	bl	8000cc8 <HAL_RCC_ClockConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800106e:	f000 f847 	bl	8001100 <Error_Handler>
  }
}
 8001072:	bf00      	nop
 8001074:	3740      	adds	r7, #64	; 0x40
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001082:	f107 0308 	add.w	r3, r7, #8
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001090:	4b19      	ldr	r3, [pc, #100]	; (80010f8 <MX_GPIO_Init+0x7c>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	4a18      	ldr	r2, [pc, #96]	; (80010f8 <MX_GPIO_Init+0x7c>)
 8001096:	f043 0308 	orr.w	r3, r3, #8
 800109a:	6193      	str	r3, [r2, #24]
 800109c:	4b16      	ldr	r3, [pc, #88]	; (80010f8 <MX_GPIO_Init+0x7c>)
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	f003 0308 	and.w	r3, r3, #8
 80010a4:	607b      	str	r3, [r7, #4]
 80010a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a8:	4b13      	ldr	r3, [pc, #76]	; (80010f8 <MX_GPIO_Init+0x7c>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	4a12      	ldr	r2, [pc, #72]	; (80010f8 <MX_GPIO_Init+0x7c>)
 80010ae:	f043 0304 	orr.w	r3, r3, #4
 80010b2:	6193      	str	r3, [r2, #24]
 80010b4:	4b10      	ldr	r3, [pc, #64]	; (80010f8 <MX_GPIO_Init+0x7c>)
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	f003 0304 	and.w	r3, r3, #4
 80010bc:	603b      	str	r3, [r7, #0]
 80010be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2103      	movs	r1, #3
 80010c4:	480d      	ldr	r0, [pc, #52]	; (80010fc <MX_GPIO_Init+0x80>)
 80010c6:	f7ff fb83 	bl	80007d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80010ca:	2201      	movs	r2, #1
 80010cc:	2120      	movs	r1, #32
 80010ce:	480b      	ldr	r0, [pc, #44]	; (80010fc <MX_GPIO_Init+0x80>)
 80010d0:	f7ff fb7e 	bl	80007d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 80010d4:	2323      	movs	r3, #35	; 0x23
 80010d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2301      	movs	r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2302      	movs	r3, #2
 80010e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e4:	f107 0308 	add.w	r3, r7, #8
 80010e8:	4619      	mov	r1, r3
 80010ea:	4804      	ldr	r0, [pc, #16]	; (80010fc <MX_GPIO_Init+0x80>)
 80010ec:	f7ff fa02 	bl	80004f4 <HAL_GPIO_Init>

}
 80010f0:	bf00      	nop
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40010c00 	.word	0x40010c00

08001100 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr

0800110c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001112:	4b15      	ldr	r3, [pc, #84]	; (8001168 <HAL_MspInit+0x5c>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	4a14      	ldr	r2, [pc, #80]	; (8001168 <HAL_MspInit+0x5c>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	6193      	str	r3, [r2, #24]
 800111e:	4b12      	ldr	r3, [pc, #72]	; (8001168 <HAL_MspInit+0x5c>)
 8001120:	699b      	ldr	r3, [r3, #24]
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800112a:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <HAL_MspInit+0x5c>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	4a0e      	ldr	r2, [pc, #56]	; (8001168 <HAL_MspInit+0x5c>)
 8001130:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001134:	61d3      	str	r3, [r2, #28]
 8001136:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <HAL_MspInit+0x5c>)
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST 
  */
  __HAL_AFIO_REMAP_SWJ_NONJTRST();
 8001142:	4b0a      	ldr	r3, [pc, #40]	; (800116c <HAL_MspInit+0x60>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	4a04      	ldr	r2, [pc, #16]	; (800116c <HAL_MspInit+0x60>)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800115e:	bf00      	nop
 8001160:	3714      	adds	r7, #20
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr
 8001168:	40021000 	.word	0x40021000
 800116c:	40010000 	.word	0x40010000

08001170 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr

0800117c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001180:	e7fe      	b.n	8001180 <HardFault_Handler+0x4>

08001182 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001182:	b480      	push	{r7}
 8001184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001186:	e7fe      	b.n	8001186 <MemManage_Handler+0x4>

08001188 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800118c:	e7fe      	b.n	800118c <BusFault_Handler+0x4>

0800118e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001192:	e7fe      	b.n	8001192 <UsageFault_Handler+0x4>

08001194 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr

080011a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr

080011b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011bc:	f7ff f878 	bl	80002b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80011c8:	4b15      	ldr	r3, [pc, #84]	; (8001220 <SystemInit+0x5c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a14      	ldr	r2, [pc, #80]	; (8001220 <SystemInit+0x5c>)
 80011ce:	f043 0301 	orr.w	r3, r3, #1
 80011d2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80011d4:	4b12      	ldr	r3, [pc, #72]	; (8001220 <SystemInit+0x5c>)
 80011d6:	685a      	ldr	r2, [r3, #4]
 80011d8:	4911      	ldr	r1, [pc, #68]	; (8001220 <SystemInit+0x5c>)
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <SystemInit+0x60>)
 80011dc:	4013      	ands	r3, r2
 80011de:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <SystemInit+0x5c>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0e      	ldr	r2, [pc, #56]	; (8001220 <SystemInit+0x5c>)
 80011e6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80011ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ee:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011f0:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <SystemInit+0x5c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a0a      	ldr	r2, [pc, #40]	; (8001220 <SystemInit+0x5c>)
 80011f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011fa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <SystemInit+0x5c>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	4a07      	ldr	r2, [pc, #28]	; (8001220 <SystemInit+0x5c>)
 8001202:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001206:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <SystemInit+0x5c>)
 800120a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800120e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001210:	4b05      	ldr	r3, [pc, #20]	; (8001228 <SystemInit+0x64>)
 8001212:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001216:	609a      	str	r2, [r3, #8]
#endif 
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	bc80      	pop	{r7}
 800121e:	4770      	bx	lr
 8001220:	40021000 	.word	0x40021000
 8001224:	f8ff0000 	.word	0xf8ff0000
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800122c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800122e:	e003      	b.n	8001238 <LoopCopyDataInit>

08001230 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001230:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001232:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001234:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001236:	3104      	adds	r1, #4

08001238 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001238:	480a      	ldr	r0, [pc, #40]	; (8001264 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800123a:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800123c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800123e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001240:	d3f6      	bcc.n	8001230 <CopyDataInit>
  ldr r2, =_sbss
 8001242:	4a0a      	ldr	r2, [pc, #40]	; (800126c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001244:	e002      	b.n	800124c <LoopFillZerobss>

08001246 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001246:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001248:	f842 3b04 	str.w	r3, [r2], #4

0800124c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800124c:	4b08      	ldr	r3, [pc, #32]	; (8001270 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800124e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001250:	d3f9      	bcc.n	8001246 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001252:	f7ff ffb7 	bl	80011c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001256:	f000 f80f 	bl	8001278 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800125a:	f7ff fec1 	bl	8000fe0 <main>
  bx lr
 800125e:	4770      	bx	lr
  ldr r3, =_sidata
 8001260:	08001314 	.word	0x08001314
  ldr r0, =_sdata
 8001264:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001268:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 800126c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001270:	2000002c 	.word	0x2000002c

08001274 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001274:	e7fe      	b.n	8001274 <ADC1_2_IRQHandler>
	...

08001278 <__libc_init_array>:
 8001278:	b570      	push	{r4, r5, r6, lr}
 800127a:	2500      	movs	r5, #0
 800127c:	4e0c      	ldr	r6, [pc, #48]	; (80012b0 <__libc_init_array+0x38>)
 800127e:	4c0d      	ldr	r4, [pc, #52]	; (80012b4 <__libc_init_array+0x3c>)
 8001280:	1ba4      	subs	r4, r4, r6
 8001282:	10a4      	asrs	r4, r4, #2
 8001284:	42a5      	cmp	r5, r4
 8001286:	d109      	bne.n	800129c <__libc_init_array+0x24>
 8001288:	f000 f822 	bl	80012d0 <_init>
 800128c:	2500      	movs	r5, #0
 800128e:	4e0a      	ldr	r6, [pc, #40]	; (80012b8 <__libc_init_array+0x40>)
 8001290:	4c0a      	ldr	r4, [pc, #40]	; (80012bc <__libc_init_array+0x44>)
 8001292:	1ba4      	subs	r4, r4, r6
 8001294:	10a4      	asrs	r4, r4, #2
 8001296:	42a5      	cmp	r5, r4
 8001298:	d105      	bne.n	80012a6 <__libc_init_array+0x2e>
 800129a:	bd70      	pop	{r4, r5, r6, pc}
 800129c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012a0:	4798      	blx	r3
 80012a2:	3501      	adds	r5, #1
 80012a4:	e7ee      	b.n	8001284 <__libc_init_array+0xc>
 80012a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012aa:	4798      	blx	r3
 80012ac:	3501      	adds	r5, #1
 80012ae:	e7f2      	b.n	8001296 <__libc_init_array+0x1e>
 80012b0:	0800130c 	.word	0x0800130c
 80012b4:	0800130c 	.word	0x0800130c
 80012b8:	0800130c 	.word	0x0800130c
 80012bc:	08001310 	.word	0x08001310

080012c0 <memset>:
 80012c0:	4603      	mov	r3, r0
 80012c2:	4402      	add	r2, r0
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d100      	bne.n	80012ca <memset+0xa>
 80012c8:	4770      	bx	lr
 80012ca:	f803 1b01 	strb.w	r1, [r3], #1
 80012ce:	e7f9      	b.n	80012c4 <memset+0x4>

080012d0 <_init>:
 80012d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012d2:	bf00      	nop
 80012d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012d6:	bc08      	pop	{r3}
 80012d8:	469e      	mov	lr, r3
 80012da:	4770      	bx	lr

080012dc <_fini>:
 80012dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012de:	bf00      	nop
 80012e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012e2:	bc08      	pop	{r3}
 80012e4:	469e      	mov	lr, r3
 80012e6:	4770      	bx	lr
