Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Apr 30 09:48:14 2025
| Host         : insa-20927 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Data_Memory_timing_summary_routed.rpt -pb Data_Memory_timing_summary_routed.pb -rpx Data_Memory_timing_summary_routed.rpx -warn_on_violation
| Design       : Data_Memory
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  520         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (520)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1552)
5. checking no_input_delay (18)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (520)
--------------------------
 There are 520 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1552)
---------------------------------------------------
 There are 1552 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1560          inf        0.000                      0                 1560           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1560 Endpoints
Min Delay          1560 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            sig_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.136ns  (logic 1.682ns (23.568%)  route 5.454ns (76.432%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         4.407     5.338    Address_IBUF[1]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     5.462 r  sig_out[4]_i_25/O
                         net (fo=1, routed)           0.000     5.462    sig_out[4]_i_25_n_0
    SLICE_X9Y16          MUXF7 (Prop_muxf7_I1_O)      0.217     5.679 r  sig_out_reg[4]_i_11/O
                         net (fo=1, routed)           0.000     5.679    sig_out_reg[4]_i_11_n_0
    SLICE_X9Y16          MUXF8 (Prop_muxf8_I1_O)      0.094     5.773 r  sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           1.047     6.820    sig_out_reg[4]_i_4_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.316     7.136 r  sig_out[4]_i_1/O
                         net (fo=1, routed)           0.000     7.136    data_array[0][4]
    SLICE_X3Y15          FDRE                                         r  sig_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            sig_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 1.713ns (24.092%)  route 5.397ns (75.908%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         4.431     5.362    Address_IBUF[1]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.486 r  sig_out[7]_i_23/O
                         net (fo=1, routed)           0.000     5.486    sig_out[7]_i_23_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I0_O)      0.241     5.727 r  sig_out_reg[7]_i_11/O
                         net (fo=1, routed)           0.000     5.727    sig_out_reg[7]_i_11_n_0
    SLICE_X8Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     5.825 r  sig_out_reg[7]_i_5/O
                         net (fo=1, routed)           0.966     6.791    sig_out_reg[7]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.319     7.110 r  sig_out[7]_i_2/O
                         net (fo=1, routed)           0.000     7.110    data_array[0][7]
    SLICE_X4Y15          FDRE                                         r  sig_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            sig_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.920ns  (logic 1.676ns (24.218%)  route 5.244ns (75.782%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         4.229     5.159    Address_IBUF[1]
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.124     5.283 r  sig_out[1]_i_25/O
                         net (fo=1, routed)           0.000     5.283    sig_out[1]_i_25_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I1_O)      0.214     5.497 r  sig_out_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.497    sig_out_reg[1]_i_11_n_0
    SLICE_X8Y12          MUXF8 (Prop_muxf8_I1_O)      0.088     5.585 r  sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           1.016     6.601    sig_out_reg[1]_i_4_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.319     6.920 r  sig_out[1]_i_1/O
                         net (fo=1, routed)           0.000     6.920    data_array[0][1]
    SLICE_X3Y13          FDRE                                         r  sig_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            sig_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 1.713ns (25.014%)  route 5.135ns (74.986%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         4.286     5.217    Address_IBUF[1]
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.124     5.341 r  sig_out[0]_i_26/O
                         net (fo=1, routed)           0.000     5.341    sig_out[0]_i_26_n_0
    SLICE_X5Y18          MUXF7 (Prop_muxf7_I0_O)      0.238     5.579 r  sig_out_reg[0]_i_12/O
                         net (fo=1, routed)           0.000     5.579    sig_out_reg[0]_i_12_n_0
    SLICE_X5Y18          MUXF8 (Prop_muxf8_I0_O)      0.104     5.683 r  sig_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.849     6.532    sig_out_reg[0]_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.316     6.848 r  sig_out[0]_i_1/O
                         net (fo=1, routed)           0.000     6.848    data_array[0][0]
    SLICE_X3Y13          FDRE                                         r  sig_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            data_array_reg[60][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 1.179ns (17.529%)  route 5.546ns (82.471%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         2.981     3.911    Address_IBUF[1]
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     4.035 r  data_array[12][7]_i_2/O
                         net (fo=4, routed)           0.976     5.012    data_array[12][7]_i_2_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.136 r  data_array[60][7]_i_1/O
                         net (fo=8, routed)           1.590     6.725    data_array[60]
    SLICE_X10Y9          FDRE                                         r  data_array_reg[60][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            data_array_reg[60][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.707ns  (logic 1.179ns (17.577%)  route 5.528ns (82.423%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         2.981     3.911    Address_IBUF[1]
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     4.035 r  data_array[12][7]_i_2/O
                         net (fo=4, routed)           0.976     5.012    data_array[12][7]_i_2_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.136 r  data_array[60][7]_i_1/O
                         net (fo=8, routed)           1.571     6.707    data_array[60]
    SLICE_X11Y8          FDRE                                         r  data_array_reg[60][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            sig_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.437ns  (logic 1.720ns (26.716%)  route 4.718ns (73.284%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         3.740     4.671    Address_IBUF[1]
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.124     4.795 r  sig_out[6]_i_27/O
                         net (fo=1, routed)           0.000     4.795    sig_out[6]_i_27_n_0
    SLICE_X3Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     5.040 r  sig_out_reg[6]_i_12/O
                         net (fo=1, routed)           0.000     5.040    sig_out_reg[6]_i_12_n_0
    SLICE_X3Y17          MUXF8 (Prop_muxf8_I0_O)      0.104     5.144 r  sig_out_reg[6]_i_5/O
                         net (fo=1, routed)           0.977     6.121    sig_out_reg[6]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.316     6.437 r  sig_out[6]_i_1/O
                         net (fo=1, routed)           0.000     6.437    data_array[0][6]
    SLICE_X4Y15          FDRE                                         r  sig_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            sig_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 1.713ns (26.636%)  route 4.718ns (73.364%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         3.765     4.696    Address_IBUF[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     4.820 r  sig_out[5]_i_26/O
                         net (fo=1, routed)           0.000     4.820    sig_out[5]_i_26_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I0_O)      0.241     5.061 r  sig_out_reg[5]_i_12/O
                         net (fo=1, routed)           0.000     5.061    sig_out_reg[5]_i_12_n_0
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     5.159 r  sig_out_reg[5]_i_5/O
                         net (fo=1, routed)           0.953     6.112    sig_out_reg[5]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.319     6.431 r  sig_out[5]_i_1/O
                         net (fo=1, routed)           0.000     6.431    data_array[0][5]
    SLICE_X4Y15          FDRE                                         r  sig_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            sig_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 1.713ns (26.980%)  route 4.636ns (73.020%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         3.914     4.845    Address_IBUF[1]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.969 r  sig_out[3]_i_22/O
                         net (fo=1, routed)           0.000     4.969    sig_out[3]_i_22_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     5.207 r  sig_out_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     5.207    sig_out_reg[3]_i_10_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.311 r  sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.722     6.033    sig_out_reg[3]_i_4_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.316     6.349 r  sig_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.349    data_array[0][3]
    SLICE_X3Y15          FDRE                                         r  sig_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            data_array_reg[53][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.343ns  (logic 1.179ns (18.585%)  route 5.164ns (81.415%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  Address_IBUF[1]_inst/O
                         net (fo=144, routed)         2.690     3.620    Address_IBUF[1]
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     3.744 r  data_array[5][7]_i_2/O
                         net (fo=4, routed)           1.707     5.452    data_array[5][7]_i_2_n_0
    SLICE_X3Y8           LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  data_array[53][7]_i_1/O
                         net (fo=8, routed)           0.767     6.343    data_array[53]
    SLICE_X3Y8           FDRE                                         r  data_array_reg[53][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INPUT[3]
                            (input port)
  Destination:            data_array_reg[60][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.167ns (34.943%)  route 0.311ns (65.057%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  INPUT[3] (IN)
                         net (fo=0)                   0.000     0.000    INPUT[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  INPUT_IBUF[3]_inst/O
                         net (fo=64, routed)          0.311     0.478    INPUT_IBUF[3]
    SLICE_X0Y11          FDRE                                         r  data_array_reg[60][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INPUT[1]
                            (input port)
  Destination:            data_array_reg[52][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.163ns (30.479%)  route 0.371ns (69.521%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  INPUT[1] (IN)
                         net (fo=0)                   0.000     0.000    INPUT[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  INPUT_IBUF[1]_inst/O
                         net (fo=64, routed)          0.371     0.534    INPUT_IBUF[1]
    SLICE_X1Y9           FDRE                                         r  data_array_reg[52][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INPUT[2]
                            (input port)
  Destination:            data_array_reg[52][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.178ns (32.935%)  route 0.362ns (67.065%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  INPUT[2] (IN)
                         net (fo=0)                   0.000     0.000    INPUT[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  INPUT_IBUF[2]_inst/O
                         net (fo=64, routed)          0.362     0.540    INPUT_IBUF[2]
    SLICE_X1Y9           FDRE                                         r  data_array_reg[52][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INPUT[2]
                            (input port)
  Destination:            data_array_reg[60][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.178ns (32.301%)  route 0.373ns (67.699%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  INPUT[2] (IN)
                         net (fo=0)                   0.000     0.000    INPUT[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  INPUT_IBUF[2]_inst/O
                         net (fo=64, routed)          0.373     0.550    INPUT_IBUF[2]
    SLICE_X0Y10          FDRE                                         r  data_array_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_array_reg[17][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.392ns (70.088%)  route 0.167ns (29.912%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  data_array_reg[17][2]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_array_reg[17][2]/Q
                         net (fo=1, routed)           0.054     0.195    data_array_reg_n_0_[17][2]
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  sig_out[2]_i_22/O
                         net (fo=1, routed)           0.000     0.240    sig_out[2]_i_22_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.071     0.311 r  sig_out_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     0.311    sig_out_reg[2]_i_10_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I0_O)      0.023     0.334 r  sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.113     0.447    sig_out_reg[2]_i_4_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.112     0.559 r  sig_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.559    data_array[0][2]
    SLICE_X3Y13          FDRE                                         r  sig_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INPUT[4]
                            (input port)
  Destination:            data_array_reg[57][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.175ns (30.821%)  route 0.394ns (69.179%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  INPUT[4] (IN)
                         net (fo=0)                   0.000     0.000    INPUT[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  INPUT_IBUF[4]_inst/O
                         net (fo=64, routed)          0.394     0.569    INPUT_IBUF[4]
    SLICE_X1Y12          FDRE                                         r  data_array_reg[57][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INPUT[0]
                            (input port)
  Destination:            data_array_reg[63][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.180ns (31.639%)  route 0.389ns (68.361%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  INPUT[0] (IN)
                         net (fo=0)                   0.000     0.000    INPUT[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  INPUT_IBUF[0]_inst/O
                         net (fo=64, routed)          0.389     0.569    INPUT_IBUF[0]
    SLICE_X2Y7           FDRE                                         r  data_array_reg[63][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INPUT[2]
                            (input port)
  Destination:            data_array_reg[49][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.178ns (30.953%)  route 0.397ns (69.047%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  INPUT[2] (IN)
                         net (fo=0)                   0.000     0.000    INPUT[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  INPUT_IBUF[2]_inst/O
                         net (fo=64, routed)          0.397     0.574    INPUT_IBUF[2]
    SLICE_X1Y10          FDRE                                         r  data_array_reg[49][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INPUT[3]
                            (input port)
  Destination:            data_array_reg[51][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.167ns (29.065%)  route 0.407ns (70.935%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  INPUT[3] (IN)
                         net (fo=0)                   0.000     0.000    INPUT[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  INPUT_IBUF[3]_inst/O
                         net (fo=64, routed)          0.407     0.574    INPUT_IBUF[3]
    SLICE_X0Y9           FDRE                                         r  data_array_reg[51][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INPUT[4]
                            (input port)
  Destination:            data_array_reg[51][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.175ns (30.377%)  route 0.402ns (69.623%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  INPUT[4] (IN)
                         net (fo=0)                   0.000     0.000    INPUT[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  INPUT_IBUF[4]_inst/O
                         net (fo=64, routed)          0.402     0.577    INPUT_IBUF[4]
    SLICE_X1Y11          FDRE                                         r  data_array_reg[51][4]/D
  -------------------------------------------------------------------    -------------------





