# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2014 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.4 Build 182 03/12/2014 SJ Full Version
# Date created = 15:30:43  June 02, 2018
#
# -------------------------------------------------------------------------- #

QUARTUS_VERSION = "13.1"
DATE = "15:30:43  June 02, 2018"

# Revisions

PROJECT_REVISION = "t1_v7a_2ch"
PROJECT_REVISION = "t1_v7_1ch"
PROJECT_REVISION = "t1_v8renes_2ch"
PROJECT_REVISION = "t1_v5_2ch_pll"
PROJECT_REVISION = "t1_v7renesas_2ch"
PROJECT_REVISION = "t1_v9x_2ch"
PROJECT_REVISION = "t1_v8renes96_2ch"
PROJECT_REVISION = "t1_v6_2ch"
PROJECT_REVISION = "t1_v5_2ch"
PROJECT_REVISION = "t1_v7_oleg4z"
PROJECT_REVISION = "t1_v8"
PROJECT_REVISION = "t1_v4"
PROJECT_REVISION = "t1_v4_pll"
PROJECT_REVISION = "t1_v3"
PROJECT_REVISION = "t1_v3_pll"
PROJECT_REVISION = "t1_v7_2ch"
