
*** Running vivado
    with args -log design_2_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sampath/1TBhdd/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.617 ; gain = 131.844 ; free physical = 1699 ; free virtual = 19371
Command: synth_design -top design_2_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1084093 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2518.906 ; gain = 147.719 ; free physical = 580 ; free virtual = 18305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_2' [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_adder_0_0' [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/.Xil/Vivado-1081841-sampath-OptiPlex-7090/realtime/design_2_adder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_adder_0_0' (1#1) [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/.Xil/Vivado-1081841-sampath-OptiPlex-7090/realtime/design_2_adder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_clk_wiz_0_0' [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/.Xil/Vivado-1081841-sampath-OptiPlex-7090/realtime/design_2_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_2_clk_wiz_0_0' (2#1) [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/.Xil/Vivado-1081841-sampath-OptiPlex-7090/realtime/design_2_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:40]
INFO: [Synth 8-6157] synthesizing module 'design_2_ila_0_0' [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/.Xil/Vivado-1081841-sampath-OptiPlex-7090/realtime/design_2_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_ila_0_0' (3#1) [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/.Xil/Vivado-1081841-sampath-OptiPlex-7090/realtime/design_2_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_vio_0_0' [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/.Xil/Vivado-1081841-sampath-OptiPlex-7090/realtime/design_2_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_vio_0_0' (4#1) [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/.Xil/Vivado-1081841-sampath-OptiPlex-7090/realtime/design_2_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:40]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adder_0'. This will prevent further optimization [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (5#1) [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (6#1) [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2573.656 ; gain = 202.469 ; free physical = 601 ; free virtual = 18330
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2579.594 ; gain = 208.406 ; free physical = 584 ; free virtual = 18324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2579.594 ; gain = 208.406 ; free physical = 584 ; free virtual = 18324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.594 ; gain = 0.000 ; free physical = 577 ; free virtual = 18317
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_adder_0_0/design_2_adder_0_0/design_2_adder_0_0_in_context.xdc] for cell 'design_2_i/adder_0'
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_adder_0_0/design_2_adder_0_0/design_2_adder_0_0_in_context.xdc] for cell 'design_2_i/adder_0'
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_2_i/vio_0'
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_2_i/vio_0'
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/design_2_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_2_i/ila_0'
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/design_2_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_2_i/ila_0'
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_in_context.xdc] for cell 'design_2_i/clk_wiz_0'
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_in_context.xdc] for cell 'design_2_i/clk_wiz_0'
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc]
WARNING: [Vivado 12-584] No ports matched 'sum_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'carry_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'carry_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'sum_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'a_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'a_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'b_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'b_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'c_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'c_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'clk_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'clk_0'. [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc:17]
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_2_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/constrs_1/new/adder.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2668.176 ; gain = 0.000 ; free physical = 482 ; free virtual = 18225
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2668.176 ; gain = 0.000 ; free physical = 482 ; free virtual = 18225
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2668.176 ; gain = 296.988 ; free physical = 548 ; free virtual = 18298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2668.176 ; gain = 296.988 ; free physical = 548 ; free virtual = 18298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk3_100mhz_clk_n. (constraint file  /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk3_100mhz_clk_n. (constraint file  /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk3_100mhz_clk_p. (constraint file  /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk3_100mhz_clk_p. (constraint file  /media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2668.176 ; gain = 296.988 ; free physical = 550 ; free virtual = 18300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2668.176 ; gain = 296.988 ; free physical = 552 ; free virtual = 18302
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2668.176 ; gain = 296.988 ; free physical = 528 ; free virtual = 18291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3038.801 ; gain = 667.613 ; free physical = 268 ; free virtual = 17790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3038.801 ; gain = 667.613 ; free physical = 268 ; free virtual = 17790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3048.816 ; gain = 677.629 ; free physical = 263 ; free virtual = 17784
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3062.691 ; gain = 691.504 ; free physical = 255 ; free virtual = 17779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3062.691 ; gain = 691.504 ; free physical = 255 ; free virtual = 17779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3062.691 ; gain = 691.504 ; free physical = 255 ; free virtual = 17779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3062.691 ; gain = 691.504 ; free physical = 255 ; free virtual = 17779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3062.691 ; gain = 691.504 ; free physical = 255 ; free virtual = 17779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3062.691 ; gain = 691.504 ; free physical = 255 ; free virtual = 17779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |design_2_adder_0_0   |         1|
|2     |design_2_clk_wiz_0_0 |         1|
|3     |design_2_ila_0_0     |         1|
|4     |design_2_vio_0_0     |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |design_2_adder_0_0   |     1|
|2     |design_2_clk_wiz_0_0 |     1|
|3     |design_2_ila_0_0     |     1|
|4     |design_2_vio_0_0     |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |     6|
|2     |  design_2_i |design_2 |     6|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3062.691 ; gain = 691.504 ; free physical = 255 ; free virtual = 17779
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3062.691 ; gain = 602.922 ; free physical = 297 ; free virtual = 17821
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3062.699 ; gain = 691.504 ; free physical = 297 ; free virtual = 17821
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3062.699 ; gain = 0.000 ; free physical = 290 ; free virtual = 17814
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.316 ; gain = 0.000 ; free physical = 286 ; free virtual = 17811
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:14 . Memory (MB): peak = 3104.316 ; gain = 1488.699 ; free physical = 372 ; free virtual = 17898
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.316 ; gain = 0.000 ; free physical = 372 ; free virtual = 17898
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/sampath/1TBhdd/Xilinx_Vivado_2019.2_1106_2127/project_2/project_2.runs/synth_1/design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 11:41:50 2024...
