#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Sep  3 19:30:30 2020
# Process ID: 6392
# Current directory: G:/PIDcontroller/PIDcontroller_Verilog/PID
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10976 G:\PIDcontroller\PIDcontroller_Verilog\PID\PID.xpr
# Log file: G:/PIDcontroller/PIDcontroller_Verilog/PID/vivado.log
# Journal file: G:/PIDcontroller/PIDcontroller_Verilog/PID\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/PIDcontroller/PIDcontroller_Verilog/PID/PID.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run mult_gen_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run c_addsub_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run mult_gen_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run c_addsub_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'mult_gen_0' is locked:
* Project containing IP 'mult_gen_0' is read-only.
* IP definition 'Multiplier (12.0)' for IP 'mult_gen_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'c_addsub_0' is locked:
* Project containing IP 'c_addsub_0' is read-only.
* IP definition 'Adder/Subtracter (12.0)' for IP 'c_addsub_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-231] Project 'PID.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 781.105 ; gain = 81.078
update_compile_order -fileset sources_1
save_project_as project_1 G:/FPGA_program/PID1/project_1 -force
WARNING: [IP_Flow 19-2162] IP 'c_addsub_0' is locked:
* IP definition 'Adder/Subtracter (12.0)' for IP 'c_addsub_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'c_addsub_0' is locked:
* IP definition 'Adder/Subtracter (12.0)' for IP 'c_addsub_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'mult_gen_0' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult_gen_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'mult_gen_0' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult_gen_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
save_project_as: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 822.836 ; gain = 9.141
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: I_module
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-378] The checkpoint 'g:/FPGA_program/PID1/project_1/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' was created with 'Vivado v2018.2 (64-bit)', and cannot be opened in this version.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  3 19:44:34 2020...
