Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Thu May 29 19:27:10 2025
****************************************
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.837011 ohm/um, via_r = 1.815407 ohm/cut, c = 0.123036 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.846309 ohm/um, via_r = 1.815407 ohm/cut, c = 0.144213 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 279, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 279, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[14] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.850315 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell counter_and_parity/count_reg_reg[14] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.584068 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_reg_reg[14] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.584068 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell syndrome_inst/corrected_counter_reg[15] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.850315 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[11] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.849113 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell phfnr_buf_80 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.001621 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[9] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.847931 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[7] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.851688 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell counter_and_parity/count_reg_reg[7] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.582447 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[6] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.849113 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Fall toggles on pin counter_and_parity/count_reg_reg[15]/QN are impossible given input states; converted to rise toggles. (POW-069)

  Cell Internal Power    = 5.13e+04 nW ( 89.5%)
  Net Switching Power    = 6.02e+03 nW ( 10.5%)
Total Dynamic Power      = 5.74e+04 nW (100.0%)

Cell Leakage Power       = 2.89e+04 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             4.67e+04               1.67e+03               8.51e+02               4.92e+04    ( 57.0%)        i
register                  2.59e+03               9.28e+02               1.38e+04               1.73e+04    ( 20.1%)         
sequential                7.92e+02               5.95e+01               2.39e+03               3.24e+03    (  3.8%)         
combinational             1.28e+03               3.37e+03               1.19e+04               1.65e+04    ( 19.1%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.13e+04 nW            6.02e+03 nW            2.89e+04 nW            8.62e+04 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Fall toggles on pin counter_and_parity/count_reg_reg[15]/QN are impossible given input states; converted to rise toggles. (POW-069)

  Cell Internal Power    = 2.63e+04 nW ( 86.8%)
  Net Switching Power    = 3.98e+03 nW ( 13.2%)
Total Dynamic Power      = 3.03e+04 nW (100.0%)

Cell Leakage Power       = 3.32e+02 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             2.38e+04               1.12e+03               1.08e+01               2.49e+04    ( 81.5%)        i
register                  1.41e+03               5.95e+02               1.58e+02               2.16e+03    (  7.1%)         
sequential                3.94e+02               3.82e+01               2.98e+01               4.62e+02    (  1.5%)         
combinational             6.68e+02               2.23e+03               1.34e+02               3.03e+03    (  9.9%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     2.63e+04 nW            3.98e+03 nW            3.32e+02 nW            3.06e+04 nW
1
