#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov  2 11:29:51 2025
# Process ID         : 84512
# Current directory  : D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/vivado.log
# Journal file       : D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip\vivado.jou
# Running On         : TheJackdaw
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7840H w/ Radeon 780M Graphics      
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33492 MB
# Swap memory        : 12884 MB
# Total Virtual      : 46376 MB
# Available Virtual  : 16564 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/hls_data.json outdir=D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip srcdir=D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/misc
INFO: Copied 21 verilog file(s) to D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/hdl/verilog
INFO: Copied 21 vhdl file(s) to D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/hdl/vhdl
Generating 1 subcores in D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/hdl/ip.tmp:
impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/hdl/ip.tmp'
INFO: Using COE_DIR=D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/hdl/verilog
INFO: Generating kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: Done generating kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: Import ports from HDL: D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/hdl/vhdl/kernel_cholesky_0.vhd (kernel_cholesky_0)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface ap_return
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add ap_fifo interface matrixAStrm
INFO: Add ap_fifo interface matrixLStrm
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/component.xml
INFO: Created IP archive D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip/xilinx_com_hls_kernel_cholesky_0_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun Nov  2 11:30:02 2025...
