#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Mar 13 10:05:45 2025
# Process ID: 21968
# Current directory: C:/Users/denis/Desktop/proiect/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13240 C:\Users\denis\Desktop\proiect\project\project.xpr
# Log file: C:/Users/denis/Desktop/proiect/project/vivado.log
# Journal file: C:/Users/denis/Desktop/proiect/project\vivado.jou
# Running On        :Denisa
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency     :2995 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33945 MB
# Swap memory       :2147 MB
# Total Virtual     :36093 MB
# Available Virtual :22407 MB
#-----------------------------------------------------------
start_guiopen_project C:/Users/denis/Desktop/proiect/project/project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1655.090 ; gain = 422.504
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'my_cg' is not declared [C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv:70]
ERROR: [VRFC 10-2989] 'my_cg' is not declared [C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv:89]
ERROR: [VRFC 10-2991] 'raise_object' is not declared under prefix 'phase' [C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv:56]
ERROR: [VRFC 10-2991] 'drop_object' is not declared under prefix 'phase' [C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1711.863 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'raise_object' is not declared under prefix 'phase' [C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv:56]
ERROR: [VRFC 10-2991] 'drop_object' is not declared under prefix 'phase' [C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1737.281 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_project C:/Users/denis/Desktop/vpc/bun/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\dist_mem_gen_monitor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\rw_test.sv:]
current_project project
ERROR: [Common 17-180] Spawn failed: No error
current_project project_1
current_project project
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\dist_mem_gen_monitor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\rw_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv:25]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv:16]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_wrapper.sv" Line 1. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_wrapper.sv" Line 1. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2955...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1773.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/proiect/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/environment.sv(15) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_agent.sv(23) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(33) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(30) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(38) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(33) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(30) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(38) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(38) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(33) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(30) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(38) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(38) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(33) @ 250000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 250000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 250000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 250000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 250000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(30) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 270000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 270000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 290000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(38) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(38) @ 290000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(33) @ 305000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 305000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 305000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 305000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 305000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(30) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 310000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 310000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 330000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 330000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(38) @ 330000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(38) @ 330000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(33) @ 345000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 345000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 345000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 345000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 345000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(30) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 350000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 350000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(97) @ 350000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 350000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(49) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(43) @ 370000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(38) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 385000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 385000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(55) @ 385000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 385000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(118) @ 385000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(72) @ 385000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 420000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 420000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(55) @ 420000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(118) @ 420000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 420000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(72) @ 420000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 440000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 440000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(55) @ 440000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 440000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(118) @ 440000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(72) @ 440000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(55) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(118) @ 470000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/rw_test.sv(72) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 515000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 515000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 515000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(118) @ 515000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(68) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(79) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(49) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(68) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(31) @ 610000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(21) @ 610000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(118) @ 610000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(86) @ 610000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(68) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/scoreboard.sv(79) @ 650000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_driver.sv(49) @ 650000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/proiect/project/project.srcs/sim_1/new/dist_mem_gen_monitor.sv(68) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1790.559 ; gain = 16.840
save_wave_config {C:/Users/denis/Desktop/proiect/project/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/denis/Desktop/proiect/project/tb_behav.wcfg
set_property xsim.view C:/Users/denis/Desktop/proiect/project/tb_behav.wcfg [get_filesets sim_1]
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\dist_mem_gen_monitor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\proiect\project\project.srcs\sim_1\new\rw_test.sv:]
INFO: [Simtcl 6-16] Simulation closed
close_project
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'close_project' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 13 10:13:10 2025...
