0	MIND: Scalable Embedded Computing Through Advanced Processor in Memory (PIM) Architecture	Sterling, Thomas/CalTech-JPL	2002	2002/txt/sterling.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/sterling.pdf
1	A High Speed Signal Processing System	Ahlander, Anders/Ericsson Microwave Systems|Astrom, Anders/Ericsson Microwave Systems	2002	2002/txt/ahlander.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/ahlander.pdf
2	An Innovative High Performance Architecture for Vector and Matrix Math Algorithms	Anantha, Vera/Intrinsity, Inc.|Harle, Christophe/Intrinsity, Inc.|Olson, Tim/Intrinsity, Inc.|Yost, George/Intrinsity, Inc.|Parmet, Art/Intrinsity, Inc.	2002	2002/txt/anantha.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/anantha.pdf
3	Real-Time Geo-Registration on High-Performance Computers	Chao, Alan/ALPHATECH, Inc.|Burke, Monica/ALPHATECH, Inc.|Kurien, Thomas/Mercury Computer Systems, Inc.|Cico, Luke/Mercury Computer Systems, Inc	2002	2002/txt/chao.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/chao.pdf
4	Algorithmic Advances for Software Radios	Frigo, Matteo/Vanu Inc.	2002	2002/txt/frigo.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/frigo.pdf
5	The Raw Microprocessor: Enabling Embedded Signal Processing on a General Purpose Computer Architecture	Hoffmann, Henry/MIT|Strumpen, Volker/MIT|Agarwal, Anant/MIT	2002	2002/txt/hoffmann.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/hoffmann.pdf
6	A Study of the Common Component Architecture (CCA) Forum Software	Katz, Daniel/Jet Propulsion Laboratory-Caltech|Tisdale, Robert/Jet Propulsion Laboratory-Caltech|Norton, Charles/Jet Propulsion Laboratory-Caltech	2002	2002/txt/katz.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/katz.pdf
7	Signal Processing Architectures for Ultra-Wideband Wide-Angle Synthetic Aperture Radar Applications	Mitra, Atindra/AFRL|Germann, Joseph/SKY Computers, Inc.|Nehrbass, John/Ohio State University	2002	2002/txt/mitra.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/mitra.pdf
8	Implementing Image Processing Pipelines in a Hardware / Software Environment	Quinn, Heather/Northeastern University|Leeser, Miriam E./Northeastern University|Smith-King, Laurie/College of the Holy Cross	2002	2002/txt/quinn.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/quinn.pdf
9	Adaptive Framework for Automated Mapping and Architecture Trades for Embedded Heterogeneous Systems	Venkataramana, Raju/Tandel Systems, LLC|Philipose, Joseph/Tandel Systems, LLC	2002	2002/txt/venkataramana.prn.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/venkataramana.prn.pdf
10	Adaptive Beamforming using QR in FPGA	Walke, Richard/QinetiQ LTD	2002	2002/txt/walke.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/walke.pdf
11	Power Consumption of Customized Numerical Representations for Audio Signal Processing	Chamberlain, Roger/Washington University|Chew, Yen Hsiang/Washington University|DeAlwis, Varuna/Washington University|Hemmeter, Eric/Washington University|Lockwood, John/Washington University|Morley, Robert/Washington University|Richter, Ed/Washington University|White, Jason/Washington University|Zhang, Huakai/Washington University	2002	2002/txt/chamberlain.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/chamberlain.pdf
12	A Library of Parameterized Hardware Modules for Floating-Point Arithmetic and Its Use	Leeser, Miriam E./Northeastern University|Belanovic, Pavle/Northeastern University	2002	2002/txt/leeser.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/leeser.pdf
13	Generation of Custom DSP Transform IP Cores: Case Study Walsh-Hadamard Transform	Fang, Fang/Carnegie Mellon University|Hoe, James C./Carnegie Mellon University|Pueschel, Markus/Carnegie Mellon University|Misra, Smarahara/Carnegie Mellon University	2002	2002/txt/fang.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/fang.pdf
14	A Comparison of Two Computational Technologies for Digital Pulse Compression	Bonato, Michael/Catalina Research Inc.	2002	2002/txt/bonato.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/bonato.pdf
15	Short Vector SIMD Code Generation for DSP Algorithms	Franchetti, Franz/Technical University of Vienna|Pueschel, Markus/Carnegie Mellon University|Moura, Jose/Carnegie Mellon University|Ueberhuber, Christoph/Technical University of Vienna	2002	2002/txt/franchetti.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/franchetti.pdf
16	sc2 C-to-FPGA Compiler	Gokhale, Maya/Los Alamos National Laboratory|Stone, Jan/Stone Ergonaut|Frigo, Jan/Los Alamos National Laboratory|Ahrens, Christine/Los Alamos National Laboratory	2002	2002/txt/gokhale.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/gokhale.pdf
17	Monolithic Compiler Experiments using C++ Expression Templates	Mullin, Lenore/MIT Lincoln Laboratory|Rutledge, Edward M./MIT Lincoln Laboratory|Bond, Robert/MIT Lincoln Laboratory	2002	2002/txt/mullin.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/mullin.pdf
18	Streaming and Dynamic Compilers for High Performance Embedded Computing	Mattson, Peter/Reservoir Labs, Inc.|Springer, Jonathan/Reservoir Labs, Inc.|Garrett, Charles/Reservoir Labs, Inc.|Lethin, Richard/Reservoir Labs, Inc.	2002	2002/txt/mattson.prn.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/mattson.prn.pdf
19	An Integrated Design Environment to Evaluate Power/Performance Tradeoffs for Sensor Network Applications	Bakshi, Amol/University of Southern California|Ou, Jingzhao/University of Southern California|Prasanna, Viktor K./University of Southern California	2002	2002/txt/bakshi.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/bakshi.pdf
20	Distributed Data Management Architecture for Embedded Computing	Braun, Hans-Werner/University of California|Hansen, Todd/University of California|Ludaescher, Bertram/University of California|Orcutt, John/Scripps Institute of Oceanography-UCSD|Rajasekar, Arcot/University of California|Vernon, Frank/Scripps Institute of Oceanography-UCSD	2002	2002/txt/braun.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/braun.pdf
21	Application of Operating System Concepts to Coordination in Pervasive Sensing and Computing Systems	Davis, Jesse/University of Kansas|Evans, Joseph/University of Kansas|Ewy, Benjamin/Ambient Computing, Inc.|Sanders, Larry/Ambient Computing, Inc.	2002	2002/txt/davis.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/davis.pdf
22	Taskrunner: A Method for Developing Real-Time System Software	Hebert, Louis/MIT Lincoln Laboratory	2002	2002/txt/hebert.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/hebert.pdf
23	Software Centric Optimization of a Real-Time Embedded System	Lee, Max/Raytheon|Moluf, Marshall/Raytheon	2002	2002/txt/lee.prn.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/lee.prn.pdf
24	High Application Availability	Paavola, Stephen/SKY Computers, Inc.	2002	2002/txt/paavola.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/paavola.pdf
25	Design Space Exploration and Optimization of Embedded Cache Systems via a Compiler	Palem, Krishna/Georgia Institute of Technology|Rabbah, Rodric/Georgia Institute of Technology	2002	2002/txt/palem.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/palem.pdf
26	Resource Management for Digital Signal Processing via Distributed Parallel Computing	Reuther, Albert/MIT Lincoln Laboratory|Goodman, Joel/MIT Lincoln Laboratory	2002	2002/txt/reuther.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/reuther.pdf
27	Multidimensional Performance Modeling for Advanced, Embedded, Signal Processors	Stebnisky, Michael/Lockheed Martin|Hein, Carl/Lockheed Martin	2002	2002/txt/stebnisky.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/stebnisky.pdf
28	Rapid Portable Signal Processing Software Development Architecture	Tirko, Kevin/Pennsylvania State University	2002	2002/txt/tirko.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/tirko.pdf
29	Real-Time Linux	Webber, Andrew/Sky Computers, Inc.|Paavola, Stephen/SKY Computers, Inc.	2002	2002/txt/webber.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/webber.pdf
30	AltiVec Extensions to the Portable Expression Template Engine (PETE)	Rutledge, Edward M./MIT Lincoln Laboratory	2002	2002/txt/rutledge.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/rutledge.pdf
31	300x Matlab	Kepner, Jeremy/MIT Lincoln Laboratory	2002	2002/txt/kepner.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/kepner.pdf
32	Rapid Prototyping of Matlab / Java Distributed Applications using the JavaPorts Components Framework	Manolakos, Elias/Northeastern University	2002	2002/txt/manolakos.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/manolakos.pdf
33	Meeting the Demands of Changing Operating Conditions at Runtime Through Adaptive Programming Techniques for Network Embedded Computing	Schantz, Richard/BBN Technologies|Loyall, Joseph/BBN Technologies	2002	2002/txt/schantz.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/schantz.pdf
34	Applying Model-Integrated Computing and DRE Middleware to High Performance Embedded Computing Applications	Schmidt, Douglas/DARPA-IXO|Gokhale, Aniruddha/Vanderbilt University|Gill, Christopher/Washington University	2002	2002/txt/schmidt.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/schmidt.pdf
35	Development Status of the Vector, Signal, and Image Processing Library (VSIPL)	Richards, Mark/Georgia Institute of Technology|Campbell, Daniel/Georgia Tech Research Institute|Judd, Randall/SPAWAR|Lebak, James/MIT Lincoln Laboratory|Pancoast, Rick/Lockheed Martin	2002	2002/txt/richards.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/richards.pdf
36	VSIPL++: Intuitive Programming Using C++ Templates	Mitchell, Mark/CodeSourcery, LLC|Oldham, Jeffrey/CodeSourcery, LLC	2002	2002/txt/mitchell.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/mitchell.pdf
37	Data Reorganization Interface (DRI)	Cain, Kenneth Jr./Mercury Computer Systems|Skjellum, Anthony/MPI Software Technology	2002	2002/txt/cain.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/cain.pdf
38	Software Communications Architecture Compliant Software Defined Radios	Bicer, S. Murat/Mercury Computer Systems|Smith, Jeffrey/Mercury Computer Systems	2002	2002/txt/bicer.prn.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/bicer.prn.pdf
39	Progress in Standardization of RDMA Technology	Kanevsky, Arkady/Network Appliance, Inc.	2002	2002/txt/kanevsky.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/kanevsky.pdf
40	VXS - A Novel and Emerging Architecture for Embedded Computing	Harris, Jeffrey/Motorola Computer Group	2002	2002/txt/harris.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/harris.pdf
41	Status and Activity in the OMG Relevant to HPEC	Kulp, James/Mercury Computer Systems	2002	2002/txt/kulp.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/kulp.pdf
42	A Comparison of Java RMI, CORBA, and Web Services Technologies for Distributed SIP Applications	Hanes, Mark/Ohio State University|Ahalt, Stanley/Ohio State University|Krishnamurthy, Ashok/Ohio State University	2002	2002/txt/hanes.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/hanes.pdf
43	Distribued Embedded Computing in the Detection of Explosives	Karimi, Seemeen/Analogic Corporation|Jackson, Barry/SKY Computers, Inc.|Crawford, Carl/Analogic Corporation	2002	2002/txt/karimi.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/karimi.pdf
44	What is Keeping Hard Real-Time Scheduling from being a Mainstream Technology in the Embedded Multiprocessing Domain Space?	Lorts, Daniel/University of Texas at Dallas	2002	2002/txt/lorts.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/lorts.pdf
45	VSIPL, from API to Product	Sacco, Sharon/SKY Computers, Inc.	2002	2002/txt/sacco.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/sacco.pdf
46	National Weather Radar Testbed System Implemented Using COTS and VSIPL	Walsh, Bob/SKY Computers, Inc.|Hunziker, James/Lockheed Martin|Maese, Tim/Lockheed Martin|Mazur, Walter/Lockheed Martin|Sabin, Wayne/Lockheed Martin	2002	2002/txt/walsh.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/walsh.pdf
47	Missile Seeker Common Computer Signal Processing Architecture for Rapid Technology Upgrade	Rabinkin, Daniel/MIT Lincoln Laboratory|Rutledge, Edward M./MIT Lincoln Laboratory|Monticciolo, Paul/MIT Lincoln Laboratory	2002	2002/txt/rabinkin.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/rabinkin.pdf
48	Hybrid QR Factorization Algorithm for High Performance Computing Architectures	Vouras, Peter/Naval Research Laboratory|Meyer, Gerard/Johns Hopkins University	2002	2002/txt/vouras.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/vouras.pdf
49	Partitioning Computational Tasks within an FPGA + RISC Heterogeneous Multicomputer	Bloomfield, John/Mercury Computer Systems, Inc.	2002	2002/txt/bloomfield.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/bloomfield.pdf
50	HPEC-SI Demonstration: Common Imagery Processor - APG-73 Image Formation	Sroka, Brian/MITRE	2002	2002/txt/sroka.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/sroka.pdf
51	High Bandwidth Reconfigurable Embedded Daughter Card Accelerator	Ellcessor, Larry/Northrop Grumman|Weiss, Geoffrey/Northrop Grumman|Lucas, Michael/Northrop Grumman	2002	2002/txt/ellcessor.txt	http://www.ll.mit.edu/HPEC/agendas/proc02/abstracts/ellcessor.pdf
52	The Mercury System: Embedding Computation Into Disk Drives	Chamberlain, Roger/Washington University|Cytron, Ron/Washington University|Franklin, Mark/Washington University|Indeck, Ronald/Washington University	2003	2003/txt/chamberlain_hpec_ccfi.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/chamberlain_hpec_ccfi.pdf
53	Hybrid Optical/Digital Processor for Radar Imaging	Frampton, Keith/Essex Corporation|Stover, Patrick/Annapolis Micro Systems, Inc.	2003	2003/txt/frampton_AOP_for_HPEC_abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/frampton_AOP_for_HPEC_abstract.pdf
54	HPCS Application Analysis and Assessment	Kepner, Jeremy/MIT Lincoln Laboratory|Koester, David/The MITRE Corporation	2003	2003/txt/kepner-HPCS.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/kepner-HPCS.pdf
55	Optimizing System Compute and Bandwidth Density for Deployed HPEC Applications	Banton, Randy/Mercury Computer Systems, Inc.|Jaenicke, Richard/Mercury Computer Systems, Inc.	2003	2003/txt/banton_HPEC03_Mercury_Packaging.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/banton_HPEC03_Mercury_Packaging.pdf
56	Parallelization of an Electromagnetic Analysis Tool	Benincasa, Milissa/Black River Systems Company|Card, Chris/Black River Systems Company|George, Alan D./Black River Systems Company	2003	2003/txt/benincasa_Parallelizing%20WIPL-D.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/benincasa_Parallelizing%20WIPL-D.pdf
57	Delivered Performance Predictions and Trends for RISC Processors in Radar Applications	Cico, Luke/Mercury Computer Systems, Inc.|Merritt, Mark/Mercury Computer Systems, Inc.	2003	2003/txt/cico_HPEC_03_Mercury_SIGINT.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/cico_HPEC_03_Mercury_SIGINT.pdf
58	The Decomposition of HPEC Applications Mapped to the Natural Decomposition of a Solution Architectures - Another Way to Think About Solving HPEC Problems	Germann, Joseph/SKY Computers, Inc.	2003	2003/txt/germann_Decomposition.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/germann_Decomposition.pdf
59	Software Protection: An Essential Layer of Security	Hughes, Jeffrey/AFRL-SN|Plant, Charles/Primagraphics, Ltd.	2003	2003/txt/hughes_HPEC%20Abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/hughes_HPEC%20Abstract.pdf
60	Polymorphic Actor-Oriented Design for Heterogeneous Embedded Software	Lee, Edward/University of California at Berkeley	2003	2003/txt/lee_HPEC_abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/lee_HPEC_abstract.pdf
61	A Flexible Software Architecture for High Performance Synthetic Aperture Processing	Markle, Brian/Array Systems Computing, Inc.	2003	2003/txt/markle_HPEC-2003-abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/markle_HPEC-2003-abstract.pdf
62	Health Maintenance System: An Application of Recovery Oriented Computing for HPEC Systems	Pocock, Gerry/SKY Computers, Inc.	2003	2003/txt/pocock.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/pocock.pdf
63	A Configuration Protocol for Embedded Networked Devices on Secure Wireless Networks	Sanders, Larry/University of Kansas|Evans, Joseph/University of Kansas|Ewy, Benjamin/Ambient Computing, Inc.	2003	2003/txt/sanders_wifico_hpec_submission.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/sanders_wifico_hpec_submission.pdf
64	An Open Architecture for an Embedded Signal Processing Subsystem for the Fire Control System Combined Antenna System's Radar	Shank, Stephen/Lockheed Martin NE & SS|Camacho, Juan Antonio Villalba/Indra|Dicastillo, Miguel del/Indra|Johansson, John/Lockheed Martin NE & SS|Paterson, William/Lockheed Martin NE & SS|Pelon, Bernard/CSPI|Ramiro, Eva Valentin/Indra|Solvez, Francisco Alvarez/Indra|Trevito, Leon/Lockheed Martin NE & SS	2003	2003/txt/shank_SS-RGSD%20MK92-HPEC%20R3.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/shank_SS-RGSD%20MK92-HPEC%20R3.pdf
65	Partitioning of a Signal Detection Algorithm to a Heterogeneous Multicomputing Platform	Vinskus, Michael/Mercury Computer Systems, Inc.	2003	2003/txt/vinskus_HPEC03_Mercury_Partition_MVinskus.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/vinskus_HPEC03_Mercury_Partition_MVinskus.pdf
66	LDART: A Large Scale Network of Embedded Systems for Laser Detection and Reciprocal Targeting	Manley, Jathan/Honeywell Labs|Demers, Robert/Honeywell Labs|Jelinek, Jan/Honeywell Labs|Rhodes, Michael/Honeywell Labs|Schwichtenberg, Jay/Honeywell Labs|Thomas, Vicraj/Honeywell Labs|Voorst, Brian Van/Honeywell Labs|Zumsteg, Phil/Honeywell Labs	2003	2003/txt/manley_HPEC%20Final%20Submission.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/manley_HPEC%20Final%20Submission.pdf
67	Successful VSIPL Software Application Migration- A Case Study: NATO Seasparrow Illumination Radar Signal Processing	Averill, Daniel/Avatar Engineering, Inc.	2003	2003/txt/averill.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/averill.pdf
68	VSIPL++/FPGA Design Methodology	Bergmann, Jules/AFRL-IFTC|Bronowicz, Pete/ITT|Emeny, Sue/ITT	2003	2003/txt/bergmann_rev1C.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/bergmann_rev1C.pdf
69	Beamforming for Radar Systems on COTS Heterogeneous Computing Platforms	Rudin, Jeffrey/Mercury Computer Systems, Inc.	2003	2003/txt/rudin_HPEC03_Mercury_FPGAs.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/rudin_HPEC03_Mercury_FPGAs.pdf
70	VSIPL for Diverse Architectures (Pentium 4 to DSPs)	Chase, Brian/MPI Software Technology, Inc.|Skjellum, Anthony/MPI Software Technology, Inc.|Wu, Wenhao/MPI Software Technology, Inc.	2003	2003/txt/chase_HPEC-VSIPL.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/chase_HPEC-VSIPL.pdf
71	High Performance Embedded Computing Software Initiative (HPEC-SI)	Kepner, Jeremy/MIT Lincoln Laboratory	2003	2003/txt/kepner-HPEC-SI.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/kepner-HPEC-SI.pdf
72	VSIPL++ Serial and Parallel Performance	Mitchell, Mark/CodeSourcery, LLC|Oldham, Jeffrey/CodeSourcery, LLC|Sidwell, Nathan/CodeSourcery, LLC	2003	2003/txt/mitchell_HPEC-2003-abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/mitchell_HPEC-2003-abstract.pdf
73	Area and Power Performance Analysis of a Floating-point Based Application on FPGAs	Govindu, Gokul/University of Southern California|Choi, Seonil/University of Southern California|Gundala, Padma/University of Southern California|Prasanna, Viktor K./University of Southern California|Zhuo, Ling/University of Southern California	2003	2003/txt/govindu_hpec.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/govindu_hpec.pdf
74	An FPGA Implementation of Two-Dimensional Finite-Difference Time-Domain (FDTD) Algorithm	Chen, Wang/Northeastern University|Kosmas, Panos/Northeastern University|Leeser, Miriam E./Northeastern University|Rappaport, Carey/Northeastern University	2003	2003/txt/chen_hpec2003.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/chen_hpec2003.pdf
75	High-Performance Scalabale Base-4 Fast Fourier Transform Mapping	Nash, Greg/Centar	2003	2003/txt/nash_Centar_abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/nash_Centar_abstract.pdf
76	Digital Signal Processing at 1GHz in a Field-Programmable Object Array	Helgemo, Dirk/MathStar, Inc	2003	2003/txt/helgemo_MathStar.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/helgemo_MathStar.pdf
77	Application of General Purpose HPC Systems in HPEC	Alexander, David/Silicon Graphics, Inc.	2003	2003/txt/alexander.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/alexander.pdf
78	Switched-Fabric Interconnects	Carson, William/VMETRO, Inc.|Bohman, Tom/VMETRO, Inc.	2003	2003/txt/carson_b-Abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/carson_b-Abstract.pdf
79	Integrated Architectural Level Power-Performance Modeling Toolkit	Brooks, David/Harvard University	2003	2003/txt/brooks_hpec_workshop.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/brooks_hpec_workshop.pdf
80	Efficient Split Radix FFTs in FPGAs	Dillon, Tom/Dillon Engineering, Inc.	2003	2003/txt/dillon_split%20radix%20fft-hpec2003%20abtract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/dillon_split%20radix%20fft-hpec2003%20abtract.pdf
81	Considerations for Algorithm Selection and C Programming Style for the SRC-6E Reconfigurable Computer	Duren, Russ/Naval Postgraduate School|Fouts, Douglas/Naval Postgraduate School|Zulaica, Dan/Naval Postgraduate School	2003	2003/txt/duren_7th%20HPEC.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/duren_7th%20HPEC.pdf
82	High-Performance Linear Algebra Processor Using FPGA	Johnson, Jeremy/Drexel University|Nagvajara, Prawat/Drexel University|Nwankpa, Chika/Drexel University	2003	2003/txt/johnson_lap.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/johnson_lap.pdf
83	Development of an FPGA-Based Two-Transform Pulse Compressor	Mansur, Skip/Integrated Sensors, Inc.|McDermott, Ed/Integrated Sensors, Inc.	2003	2003/txt/mansur_HPEC2003_Abstract_1.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/mansur_HPEC2003_Abstract_1.pdf
84	Acceleration of the Retinal Vascular Tracing Algorithm Using FPGAs	Miller, Shawn/Northeastern University|Leeser, Miriam E./Northeastern University	2003	2003/txt/miller-RVT_abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/miller-RVT_abstract.pdf
85	High-Speed Data Recording in Sensor Systems	Sanford, Ronnie/VMETRO, Inc.|Bohman, Tom/VMETRO, Inc.	2003	2003/txt/sanford_GM%20HPEC%20%20Sensor%20Storage%20Recorder%20Abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/sanford_GM%20HPEC%20%20Sensor%20Storage%20Recorder%20Abstract.pdf
86	The eXtreme Adaptive DSP Solution to Sensor Data Processing	Vorbach, Martin/PACT XXP Technologies|Mirkin, Leo/SKY Computers, Inc.	2003	2003/txt/vorbach_The%20eXtreme%20Adaptive%20DSP%20Solution.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/vorbach_The%20eXtreme%20Adaptive%20DSP%20Solution.pdf
87	Custom Reduction of Arithmetic in Linear DSP Transforms	Misra, Smarahara/Carnegie Mellon University|Hoe, James C./Carnegie Mellon University|Pueschel, Markus/Carnegie Mellon University	2003	2003/txt/misra.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/misra.pdf
88	A Parallel Data Mining Toolbox Using MatlabMPI	Khot, Parna/The Ohio State University|Ahalt, Stanley/The Ohio State University|Chaves, Juan Carlos/The Ohio State University|Krishnamurthy, Ashok/The Ohio State University|Nehrbass, John/The Ohio State University	2003	2003/txt/khot_abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/khot_abstract.pdf
89	Precision Modeling and Bit-Width Optimization of Floating-Point Applications	Zhao, Zhihong/Alternative Systems Concepts, Inc.|Leeser, Miriam E./Northeastern University	2003	2003/txt/zhao_hpec03.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/zhao_hpec03.pdf
90	An Ultra-High Performance Architecture for Embedded Defense Signal and Image Processing Applications	Reddaway, Stewart/Worldscape Defense Company|Cameron, Ken/ClearSpeed Technology, Ltd.|Koch, Michael/Lockheed Martin NE & SS|McIntosh-Smith, Simon/ClearSpeed Technology, Ltd.|Pancoast, Rick/Lockheed Martin NE & SS|Racosky, Joseph/Lockheed Martin|Rogina, Pete/Worldscape Defense Company|Stuttard, David/ClearSpeed Technology, Ltd.|Calise, Mike/ClearSpeed Technology, Ltd.	2003	2003/txt/reddaway_WS-SIMD%20AbstractHPEC03%20R-7.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/reddaway_WS-SIMD%20AbstractHPEC03%20R-7.pdf
91	A Java-based Web Interface to Matlab	Samsi, Siddharth/The Ohio State University|Ahalt, Stanley/The Ohio State University|Krishnamurthy, Ashok/The Ohio State University	2003	2003/txt/samsi.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/samsi.pdf
92	"Parallel Performance of Pure MATLAB ""M-files"" Versus ""C-code"" as Applied to Formation of Wide-Bandwidth and Wide-Beamwidth SAR Imagery"	Nehrbass, John/The Ohio State University|Ahalt, Stanley/The Ohio State University|Chaves, Juan Carlos/The Ohio State University|Krishnamurthy, Ashok/The Ohio State University|Soumekh, Mehrdad/SUNY Buffalo	2003	2003/txt/nehrbass.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/nehrbass.pdf
93	Kernel Benchmarks and Metrics for Polymorphous Computer Architectures	Lebak, James/MIT Lincoln Laboratory|Hoffmann, Henry/MIT LCS|McMahon, Janice/MIT Lincoln Laboratory	2003	2003/txt/lebak.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/lebak.pdf
94	Parallel Matlab: The Next Generation	Kepner, Jeremy/MIT Lincoln Laboratory|Travinin, Nadya/MIT Lincoln Laboratory	2003	2003/txt/kepner-pMatlab.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/kepner-pMatlab.pdf
95	An Update on CORBA Performance for HPEC Algorithms	Beckwith, Bill/Objective Interface Systems, Inc.	2003	2003/txt/beckwith_Abstract%20Title.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/beckwith_Abstract%20Title.pdf
96	VXS, A High Speed Cu Switch Fabric Interconnect for VME	Wong, Henry/Motorola|Fedder, James/Tyco Electronics|Thompson, James/Naval Surface Warfare Center	2003	2003/txt/wong.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/wong.pdf
97	Data Reorganization Initiative	Cain, Kenneth Jr./Mercury Computer Systems, Inc.|Prelle, Myra Jean/Mercury Computer Systems, Inc.	2003	2003/txt/cain_DRI.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/cain_DRI.pdf
98	Gedae Runtime Kernal Performance Characterization	Barnes, Kerry/Gedae, Inc.|Lundgren, William/Gedae, Inc.	2003	2003/txt/barnes_Gedae%20Runtime%20Kernel%20Performance.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/barnes_Gedae%20Runtime%20Kernel%20Performance.pdf
99	The Earth System Modeling Framework: A High-Performance Software Architecture and Infrastructure for Climate and Weather Applications	DeLuca, Cecelia/NSF-NCAR|Balaji, V./NOAA-GFDL|Cruz, C./NASA-GSFC|Hill, Chris/MIT|Iredell, M./NOAA-NCEP|Jacob, R./DOE-ANL|Jones, P./DOE-LANL|Stout, Q./University of Michigan	2003	2003/txt/deluca_esmf.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/deluca_esmf.pdf
100	High-Performance Code Generation for FIR Filters and the Discrete Wavelet Transform Using SPIRAL	Gacic, Aca/Carnegie Mellon University|Moura, Jose/Carnegie Mellon University|Pueschel, Markus/Carnegie Mellon University	2003	2003/txt/gacic_abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/gacic_abstract.pdf
101	Distributed Real-Time Embedded Video Processing	Lv, Tiehan/Princeton University|Ozer, Burak/Verificon Corporation|Wolf, Wayne/Princeton University	2003	2003/txt/lv_hpec-031.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/lv_hpec-031.pdf
102	R-Stream: Enabling Efficient Development of Portable, High-Performance, Parallel Applications	Mattson, Peter/Reservoir Labs, Inc.|Lethin, Richard/Reservoir Labs, Inc.|Leung, Allen/Reservoir Labs, Inc.|Mackenzie, Kenneth/Reservoir Labs, Inc.|Schweitz, Eric/Reservoir Labs, Inc.|Szilagyi, Peter/Reservoir Labs, Inc.	2003	2003/txt/mattson_hpec03.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/mattson_hpec03.pdf
103	High Performance Flexible DSP Infrastructure Based on MPI	McClean, Tom/Lockheed Martin NE & SS|Shank, Stephen/Lockheed Martin NE & SS	2003	2003/txt/mcclean_TM-%20High%20Perf%20Embed%20DSP%20R1.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/mcclean_TM-%20High%20Perf%20Embed%20DSP%20R1.pdf
104	Building the Support for Radar Processing Across Memory Hierarchies: On the Development of an Array Class with Shapes Using Expression Templates in C++	Mullin, Lenore/University of Albany|Bush, Lawrence/Rensselaer Polytechnic Institute|Luo, Xingmin/University of Albany	2003	2003/txt/mullin_shape.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/mullin_shape.pdf
105	Simulation and Real-Time Verification of Video Algorithms on the TI C6400 Using Simulink	Orofino, Donald/The Mathworks, Inc.	2003	2003/txt/orofino_HPEC_2003_VideoProc.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/orofino_HPEC_2003_VideoProc.pdf
106	Low Overhead Real-Time Computing with General Purpose Operating Systems	Raymond, Michael/Silicon Graphcis, Inc.	2003	2003/txt/raymond_low_overhead_real-time.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/raymond_low_overhead_real-time.pdf
107	Dynamic Resource Management for a Sensor-Fusion Application via Distributed Parallel Grid Computing	Reuther, Albert/MIT Lincoln Laboratory|Goodman, Joel/MIT Lincoln Laboratory	2003	2003/txt/reuther.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/reuther.pdf
108	DAFS Storage for High Performance Computing Using MPI-I/O: Design and Experience	Velusamy, Vijay/MPI Software Technology|Corbett, Peter/Network Appliance, Inc.|Kanevsky, Arkady/Network Appliance, Inc.|Skjellum, Anthony/MPI Software Technology	2003	2003/txt/velusamy_HPEC03-1.0.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/velusamy_HPEC03-1.0.pdf
109	Distributed Embedded Real-Time Agent Resource Management	Hein, Carl/Lockheed Martin ATL|Rubin, Aron/Lockheed Martin ATL	2003	2003/txt/hein_Distributed_Embedded_Real-Time.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/hein_Distributed_Embedded_Real-Time.pdf
110	Internet Worm and Virus Protection for Very High-Speed Networks	Lockwood, John/Washington University	2003	2003/txt/lockwood_HPEC_2003_abstract.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/lockwood_HPEC_2003_abstract.pdf
111	Evolution of the Milieu Approach for Software Development for the Polymorphous Computing Architecture Program	Dandass, Yoginder/Mississippi State University|Abbott, Ben/Southwest Research Institute|Bapty, Theodore/ISIS-Vanderbilt University|Skjellum, Anthony/MPI Software Technology|Summey, Charles/MPI Software Technology|Yuan, Hong/MPI Software Technology	2003	2003/txt/dandass-HPEC-2003.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/dandass-HPEC-2003.pdf
112	The Morphware Stable Interface: A Software Framework for Polymorphous Computing Architectures	Campbell, Daniel/Georgia Institute of Technology|Cottel, Dennis/SPAWAR Systems Center|Judd, Randall/SPAWAR Systems Center|Mackenzie, Kenneth/Reservoir Labs, Inc.|Richards, Mark/Georgia Institute of Technology	2003	2003/txt/campbell_PCA-Moprhware.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/campbell_PCA-Moprhware.pdf
113	Multimedia Macros for Portable Optimized Programs	Rojas, Juan Carlos/Northeastern University|Leeser, Miriam E./Northeastern University	2003	2003/txt/rojas.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/rojas.pdf
114	New FFTW Developments	Frigo, Matteo/<not_listed>	2003	2003/txt/frigo_paper.txt	http://www.ll.mit.edu//hpec/agendas/proc03/abstracts/frigo_paper.pdf
115	Future Prospects for Moore's Law	Doering, Robert/Texas Instruments	2004	2004/txt/doering_robert.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/invited/doering_robert.pdf
116	The Evaluation of GPU-Based Programming Environments for Knowledge Discovery	Johnson, John/Lawrence Livermore National Library|Frank, Randall/Lawrence Livermore National Library|Vaidya, Sheila/Lawrence Livermore National Library	2004	2004/txt/johnson_john.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/johnson_john.pdf
117	Sustaining the Exponential Growth of Embedded Digital Signal Processing Capability	Shaw, Gary/MIT Lincoln Laboratory|Richards, Mark/Georgia Institute of Technology	2004	2004/txt/shaw_gary.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/shaw_gary.pdf
118	Application-Specific Optical Interconnects for Embeddd Multiprocessors	Bambha, Neal/U.S. Army Research Lab|Bhattacharyya, Shuvra/University of Maryland, College Park	2004	2004/txt/bambha_neal.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/bambha_neal.pdf
119	Software Architecture for Morphing in Polymorphous Computing Architectures	Campbell, Daniel/Georgia Institute of Technology|Cottel, Dennis/SPAWAR Systems Center|Judd, Randall/SPAWAR Systems Center|Richards, Mark/Georgia Institute of Technology	2004	2004/txt/campbell_dan.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/campbell_dan.pdf
120	Parallel Matlab: RTExpress on 64-bit SGI Altix with SCSL and MPT	Castellano, Cosmo/Integrated Systems	2004	2004/txt/castellano_cosmo.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/castellano_cosmo.pdf
121	pMatlab Takes the HPCchallenge	Haney, Ryan/MIT Lincoln Laboratory|Funk, Andrew/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Kim, Hahn/MIT Lincoln Laboratory|Rader, Charles/MIT Lincoln Laboratory|Reuther, Albert/MIT Lincoln Laboratory|Travinin, Nadya/MIT Lincoln Laboratory	2004	2004/txt/haney_ryan.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/haney_ryan.pdf
122	Gedae: Auto Coding to a Virtual Machine	Lundgren, William/Gedae, Inc.|Barnes, Kerry/Gedae, Inc.|Steed, James/Blue Horizon Development Software	2004	2004/txt/lundgren_william.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/lundgren_william.pdf
123	Requirements for Scalable Application Specific Processing in Commercial HPEC	Miller, Steve/Silicon Graphics, Inc.	2004	2004/txt/miller_steven.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/miller_steven.pdf
124	Benchmarking Microprocessors for High-End Signal Processing	Paavola, Stephen/SKY Computers, Inc.	2004	2004/txt/paavola_stephen.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/paavola_stephen.pdf
125	Processing Challenges in Shrinking HPEC Systems into Small UAVs	Pearce, Stephen/Mercury Computer Systems, Inc.|Jaenicke, Richard/Mercury Computer Systems, Inc.	2004	2004/txt/pearce_stephen.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/pearce_stephen.pdf
126	Implementing Modal Software in Data Flow for Heterogeneous Architectures	Steed, James/Gedae, Inc.|Barnes, Kerry/Gedae, Inc.|Lundgren, William/Gedae, Inc.	2004	2004/txt/steed_james.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/steed_james.pdf
127	Deployment of SAR and GMTI Signal Processing on a Boeing 707 Aircraft using pMatlab and a Bladed Linux Cluster	Kepner, Jeremy/MIT Lincoln Laboratory|Currie, Tim/MIT Lincoln Laboratory|Kim, Hahn/MIT Lincoln Laboratory|Mathew, Bipin/MIT Lincoln Laboratory|McCabe, Andrew/MIT Lincoln Laboratory|Moore, Michael/MIT Lincoln Laboratory|Rabinkin, Daniel/MIT Lincoln Laboratory|Reuther, Albert/MIT Lincoln Laboratory|Rhoades, Andrew/MIT Lincoln Laboratory|Tella, Louis/MIT Lincoln Laboratory|Travinin, Nadya/MIT Lincoln Laboratory	2004	2004/txt/kepner_jeremy_1.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/kepner_jeremy_1.pdf
128	Discrete Fourier Transform IP Generator	Nordin, Grace/Carnegie Mellon University|Hoe, James C./Carnegie Mellon University|Pueschel, Markus/Carnegie Mellon University	2004	2004/txt/nordin_grace.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/nordin_grace.pdf
129	Virtual Prototyping and Performance Analysis of RapdIO-Based System Architectures for Space-Based Radar	Bueno, David/University of Florida|Conger, Chris/University of Florida|George, Alan D./University of Florida|Leko, Adam/University of Florida|Troxel, Ian/University of Florida	2004	2004/txt/bueno_david.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/bueno_david.pdf
130	Mapping Signal Processing Kernels to Tiled Architectures	Hoffmann, Henry/MIT Lincoln Laboratory|Lebak, James/MIT Lincoln Laboratory	2004	2004/txt/hoffmann_henry.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/hoffmann_henry.pdf
131	Kronecker-FFT Algorithms for Multidimensional SAR PSF Processing	Rodriguez, Domingo/University of Puerto Rico	2004	2004/txt/rodriguez_domingo.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/rodriguez_domingo.pdf
132	A Transformational Approach to High Performance Embedded Computing	Bohm, Wim/Colorado State University|Hammes, Jeff/SRC Computers, Inc.	2004	2004/txt/bohm_wim.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/bohm_wim.pdf
133	A KASSPER Real-Time Signal Processor Testbed	Schrader, Glenn/MIT Lincoln Laboratory	2004	2004/txt/schrader_glenn.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/schrader_glenn.pdf
134	Adaptive Mapping of Linear DSP Algorithms to Fixed-Point Arithmetic	Chang, Lawrence/Carnegie Mellon University|Pueschel, Markus/Carnegie Mellon University|Voronenko, Yevgen/Carnegie Mellon University	2004	2004/txt/chang_lawrence.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/chang_lawrence.pdf
135	HPCS HPCchallenge Benchmark Suite	Koester, David/The MITRE Corporation|Dongarra, Jack/University of Tennessee|Luszczek, Piotr/Innovative Computing Laboratory	2004	2004/txt/koester_david.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/koester_david.pdf
136	Language-level Transactions for Modular Reliable Systems	Ananian, C. Scott/MIT CSAIL|Rinard, Martin/MIT CSAIL	2004	2004/txt/ananian_cscott.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/ananian_cscott.pdf
137	FPGA Acceleration of Information Management Services	Linderman, Richard/AFRL|Lin, Chun-Shin/University of Missouri, Columbia|Linderman, Mark/AFRL	2004	2004/txt/linderman_richard.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/linderman_richard.pdf
138	A Systolic FFT Architecture for Real Time FPGA Systems	Jackson, Preston/MIT Lincoln Laboratory|Chan, Cy/MIT Lincoln Laboratory|Rader, Charles/MIT Lincoln Laboratory|Scalera, Jonathan/MIT Lincoln Laboratory|Vai, Michael/MIT Lincoln Laboratory	2004	2004/txt/jackson_preston.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/jackson_preston.pdf
139	Variable Precision Floating Point Division and Square Root	Leeser, Miriam E./Northeastern University|Conti, Albert/Northeastern University|Wang, Xiaojun/Northeastern University	2004	2004/txt/leeser_miriam_2.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/leeser_miriam_2.pdf
140	Automated Incremental Design of Flexible Instrusion Detection Systems on FPGAs	Baker, Zachary/University of Southern California|Prasanna, Viktor K./University of Southern California|Scrofano, Ronald/University of Southern California	2004	2004/txt/baker_zachary.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/baker_zachary.pdf
141	Reconfigurable Computing for Embedded Systems, FPGA Devices and Software Components	Bardouleau, Graham/Mercury Computer Systems, Inc.|Kulp, James/Mercury Computer Systems, Inc.	2004	2004/txt/bardouleau_graham.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/bardouleau_graham.pdf
142	An Efficient Architecture for Ultra Long FFTs in FPGAs and ASICs	Dillon, Tom/Dillon Engineering	2004	2004/txt/dillon_tom.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/dillon_tom.pdf
143	MONARCH: Next Generation SoC (Supercomputer on a Chip)	Granacki, John/University of Southern California	2004	2004/txt/granacki_john.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/granacki_john.pdf
144	Sparse Linear Solver for Power System Analysis using FPGA	Johnson, Jeremy/Drexel University|Nagvajara, Prawat/Drexel University|Nwankpa, Chika/Drexel University	2004	2004/txt/johnson_jeremy.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/johnson_jeremy.pdf
145	Initial Kernel Timing Using a Simple PIM Performance Model	Katz, Daniel/NASA Jet Propulsion Laboratory|Block, Gary/NASA Jet Propulsion Laboratory|Brockman, Jay B./University of Notre Dame|Callahan, David/Cray, Inc.|Springer, Paul/NASA Jet Propulsion Laboratory|Sterling, Thomas/Center for Advanced Computing Research	2004	2004/txt/katz_daniel.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/katz_daniel.pdf
146	CASE STUDY: Using Field Programmable Gate Arrays in a Beowulf Cluster	Krzych, Matthew/NUWC	2004	2004/txt/krzych_matthew.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/krzych_matthew.pdf
147	The World's First Commercially-Available Stream Processor: Architecture, Algorithms and Benchmark Results	McIntosh-Smith, Simon/ClearSpeed Technology|Bell, Ron/AWE Aldermaston	2004	2004/txt/mcIntosh-smith_simon.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/mcIntosh-smith_simon.pdf
148	High Performance Embedded Computing using Field Programmable Gate Arrays	Petrie, Craig/Nallatech, Ltd.|Cump, Charlie/Nallatech, Ltd.|Devlin, Malachy/Nallatech, Ltd.|Regester, Keith/Nallatech, Ltd.	2004	2004/txt/petrie_craig.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/petrie_craig.pdf
149	Dynamo: A Runtime Codesign Environment	Quinn, Heather/Northeastern University|Smith-King, Laurie/College of the Holy Cross|Leeser, Miriam E./Northeastern University	2004	2004/txt/quinn_heather.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/quinn_heather.pdf
150	Hardware Benchmark Results for An Ultra-High Performance Architecture for Embedded Defense Signal and Image Processing Applications	Reddaway, Stewart/WorldScape Defense Co.|Atwater, Brad/Lockheed Martin MS&S|Bruno, Paul/WorldScape Defense Co.|Latimer, Dairsie/ClearSpeed Technology, Ltd.|Pancoast, Rick/Lockheed Martin NE&SS|Rogina, Pete/WorldScape, Inc.	2004	2004/txt/reddaway_stewart.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/reddaway_stewart.pdf
151	Developing Energy-Aware Strategies for the Blackfin Processor	VanderSanden, Steven/Northeastern University|Gentile, Richard/Analog Devices, Inc.|Kaeli, David/Northeastern University|Olivadoti, Giuseppe/Analog Devices, Inc.	2004	2004/txt/vanderSanden_steven.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/vanderSanden_steven.pdf
152	Microarchitecture Optimization for Embedded Systems	Schuehler, David/Washington University|Brodie, Benjamin/Washington University|Chamberlain, Roger/Washington University|Cytron, Ron/Washington University|Friedman, Scott/Washington University|Fritts, Jason/Washington University|Jones, Phillip/Washington University|Krishnamurthy, Praveen/Washington University|Lockwood, John/Washington University|Padmanabhan, Shobana/Washington University|Zhang, Huakai/Washington University	2004	2004/txt/schuehler_david.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/schuehler_david.pdf
153	LLgrid: Enabling On-Demand Grid Computing with gridMatlab and pMatlab	Reuther, Albert/MIT Lincoln Laboratory|Currie, Tim/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Kim, Hahn/MIT Lincoln Laboratory|McCabe, Andrew/MIT Lincoln Laboratory|Moore, Michael/MIT Lincoln Laboratory|Travinin, Nadya/MIT Lincoln Laboratory	2004	2004/txt/reuther_albert.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/reuther_albert.pdf
154	Versatile Tiled-Processor Architecture: The Raw Approach	Rabbah, Rodric/MIT|Agarwal, Anant/MIT|Bratt, Ian/MIT	2004	2004/txt/rabbah_rodric.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/rabbah_rodric.pdf
155	Parallel Matlab Computation for STAP Clutter Scattering Function Estimation and Moving Target Estimation	Chamberlain, Roger/Washington University|Boggio, Lisandro/Washington University|Fuhrmann, Daniel/Washington University|Maschmeyer, John/Washington University	2004	2004/txt/chamberlain_roger.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/chamberlain_roger.pdf
156	Proposed Parallel Architecture for Matrix Triangularization with Diagonal Loading	Rader, Charles/MIT Lincoln Laboratory	2004	2004/txt/rader_charles.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/rader_charles.pdf
157	Star-P: High Productivity Parallel Computing	Choy, Ron/MIT CSAIL|Cheng, David/MIT CSAIL|Edelman, Alan/MIT CSAIL|Gilbert, John/University of California, Santa Barbara|Shah, Virai/University of California, Santa Barbara	2004	2004/txt/choy_ron.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/choy_ron.pdf
158	OMG Data-Distribution Service (DDS): Architectural Overview	Pardo-Castellote, Gerardo/Real-Time Innovations	2004	2004/txt/pardo-castellote_gerardo.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/pardo-castellote_gerardo.pdf
159	High Productivity MPI - Grid, Multi-Cluster, and Embedded System Extensions	Raman, Pirabbhu/Verari Systems Software, Inc.|Banglore, Puri/Verari Systems Software, Inc.|Dimitrov, Rossen/Verari Systems Software, Inc.|Rajaram, Kumaran/Verari Systems Software, Inc.|Skjellum, Anthony/Verari Systems Software, Inc.	2004	2004/txt/raman_pirabhu.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/raman_pirabhu.pdf
160	An Overview of the Common Component Architecture	Armstrong, Rob/Sandia National Laboratory|Bernholdt, David/Oak Ridge National Laboratory|Ko, Teresa/Sandia National Laboratory	2004	2004/txt/armstrong_rob.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/armstrong_rob.pdf
161	High-Assurance Security/Safety on HPEC Systems: An Oxymoron?	Beckwith, Bill/Objective Interface Systems, Inc.|Vanfleet, Mark/National Security Agency	2004	2004/txt/beckwith_bill_2.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/beckwith_bill_2.pdf
162	Pulse Compression Made Easy with VSIPL++	Chase, Brian/Verari Systems Software|Leimbach, Dave/Verari Systems Software|Pancoast, Rick/Lockheed Martin NE&SS|Skjellum, Anthony/Verari Systems Software|Wu, Wenhao/Verari Systems Software	2004	2004/txt/chase_brian.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/chase_brian.pdf
163	Optimised MPI for HPEC Applications	Cristau, Gerard/Thales Computers|Chuffart, Vincent/Thales Computers	2004	2004/txt/cristau_gerard.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/cristau_gerard.pdf
164	Implementing the Matrix Exponential Function on Embedded Processors	Lebak, James/MIT Lincoln Laboratory|Wadell, Andrea/MIT Lincoln Laboratory	2004	2004/txt/lebak_james.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/lebak_james.pdf
165	R-Stream: Compiler Technology for Next Generation HPEC	Lethin, Richard/Reservoir Labs, Inc.|Mattson, Peter/Reservoir Labs, Inc.	2004	2004/txt/lethin_richard.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/lethin_richard.pdf
166	Utility Accrual Scheduling of Distributable Threads: The Tempus Approach	Li, Peng/Virginia Polytechnic Institute|Jensen, E. Douglas/The MITRE Corporation|Ravindran, Binoy/Virginia Polytechnic Institute	2004	2004/txt/li_peng.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/li_peng.pdf
167	Optimizing the Fast Fourier Transform Over Memory Hierarchies for Embedded Digital Systems: A Fully In-Cache Algorithm	Raynolds, James/SUNY, Albany|Mullin, Lenore/SUNY, Albany	2004	2004/txt/raynolds_james.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/raynolds_james.pdf
168	Time-Frequency Analysis for Single Channel Applications	Saunders, John/Mercury Computers	2004	2004/txt/saunders_john.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/saunders_john.pdf
169	Model Driven Architectures and UML Performance Modeling Capability - Design and Usage	Weinberg, Leonard/Lockheed Martin MS&S|Pschunder, Harald/Lockheed Martin MS&S|Stebnisky, Michael/Lockheed Martin ATL	2004	2004/txt/weinberg_leonard.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/weinberg_leonard.pdf
170	VSIPL++: Parallel Performance	Mitchell, Mark/CodeSourcery, LLC|Oldham, Jeffrey/CodeSourcery, LLC	2004	2004/txt/mitchell_mark.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/mitchell_mark.pdf
171	Evaluation of the VSIPL++ Serial Specification using the DADS Beamformer	Cottel, Dennis/SPAWAR Systems Center|Judd, Randall/SPAWAR Systems Center	2004	2004/txt/cottel_dennis.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/cottel_dennis.pdf
172	Implementation of a Shipboard Ballistic Missile Defense Processing Application using the High Performance Embedded Computing Software Initiative (HPEC-SI) API	Cook, Joseph/Lockheed Martin NE&SS|Doss, Nathan/Lockheed Martin NE&SS|Kent, Jane/Lockheed Martin NE&SS|Kepner, Jeremy/MIT Lincoln Laboratory|Pancoast, Rick/Lockheed Martin NE&SS	2004	2004/txt/cook_joe.txt	http://www.ll.mit.edu/HPEC/agendas/proc04/abstracts/cook_joe.pdf
173	Applications Kernels on Graphics Processing Units: An Analysis of Hidden Markov Models, Support Vector Machines, Hyperspectral Imaging, and Latent Semantic Indexing	Ahern, Sean/Lawrence Livermore National Laboratory|Bremer, David/Lawrence Livermore National Laboratory|Johnson, John/Lawrence Livermore National Laboratory|Jones, Holger/Lawrence Livermore National Laboratory|Liu, Yang/Lawrence Livermore National Laboratory|Meredith, Jeremy/Lawrence Livermore National Laboratory|Vaidya, Sheila/Lawrence Livermore National Laboratory|Culhane, Candace/Department of Defense	2005	2005/txt/1040_Johnson_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1040_Johnson_A.pdf
174	Embedding Applications within a Storage Appliance	Chamberlain, Roger/Washington University	2005	2005/txt/1110_Chamberlain_A.txt	https://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1110_Chamberlain_A.pdf
175	Super-FPGA: Overcoming Von Neumann to Save Moore	Akella, Venkatesh/University of California|Ghiasi, Soheil/University of California	2005	2005/txt/1150_Akella_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Akella_A.pdf
176	Mapping of a 2D SAR Backprojection Algorithm to an SRC Reconfigurable Computing MAP Processor	Buxa, Peter/AFRL, Sensors Directorate|Gorham, LeRoy/AFRL, Sensors Directorate|Lukacs, Mathew/AFRL, Sensors Directorate|Caliga, David/SRC Computers, Inc.	2005	2005/txt/1150_Buxa_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Buxa_A.pdf
177	Enhancing FPGA Based Encryption on the Cray XD-1	Fernando, Joseph/Ohio Supercomputer CenterSpringfield|Dalessandro, Dennis/Ohio Supercomputer CenterSpringfield|Devulapalli, Ananth/Ohio Supercomputer CenterSpringfield|Krishnamurthy, Ashok/Ohio Supercomputer CenterColumbus	2005	2005/txt/1150_Fernando_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Fernando_A.pdf
178	A Superpipelined CORDIC Unit	Fitzharris, Michael/Drexel University|Johnson, Jeremy/Drexel University|Nagvajara, Prawat/Drexel University|Tiwari, Servesh/Drexel University	2005	2005/txt/1150_Johnson_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Johnson_A.pdf
179	Real-Time FPGA Implementation of Adaptive Beamforming Using QR Decomposition	Gay, Michael/QinetiQ Ltd.	2005	2005/txt/1150_Gay_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Gay_A.pdf
180	A Data-Driven SoC System for Embedded Continuous Speech Recognition	Hoare, Raymond R./University of Pittsburgh|Gupta, Kshitij/University of Pittsburgh|Schuster, Jeffrey/University of Pittsburgh	2005	2005/txt/1150_Hoare_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Hoare_A.pdf
181	Iterative Demodulation and Turbo Decoding for Distributed Radio Receivers	Jackson, Preston/MIT Lincoln Laboratory|Goodman, Joel/MIT Lincoln Laboratory|Chan, Hector/MIT Lincoln Laboratory	2005	2005/txt/1150_Jackson_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Jackson_A.pdf
182	Automatic Mapping of MATLAB Code to Parallel FPGAs on the SGI Altix	Murphy, Michael/Silicon Graphics, Inc.|Raymond, Michael/Silicon Graphics, Inc.|Reinhardt, Steven/Silicon Graphics, Inc.	2005	2005/txt/1150_Raymond_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Raymond_A.pdf
183	Interface Techniques for Microprocessors Embedded Within FPGAs	Noseworthy, Joshua/Northeastern University|Leeser, Miriam E./Northeastern University	2005	2005/txt/1150_Noseworthy_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Noseworthy_A.pdf
184	Parallel FFT and Parallel Cyclic Convolution Algorithms with Regular Structures and No Processor Intercommunication	Teixeira, Marvi/Polytechnic University of Puerto Rico|Jesus, Miguel de/Polytechnic University of Puerto Rico|Rodriguez, Yamil/Polytechnic University of Puerto Rico	2005	2005/txt/1150_Teixeira_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Teixeira_A.pdf
185	A Methodology for Exploring Finite-Precision Effects When Solving Linear Systems of Equations with Least-Squares Techniques in Fixed-Point Hardware	Uribe, Ramon/AccelChip, Inc.|Cesear, Thomas/AccelChip, Inc.	2005	2005/txt/1150_Cesear_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Cesear_A.pdf
186	Rapid Prototyping of a Real-Time Range Compression Processor	Vai, Michael/MIT Lincoln Laboratory|Anderson, Thomas/MIT Lincoln Laboratory|Horst, Albert/MIT Lincoln Laboratory|Gallagher, Robert/MIT Lincoln Laboratory|Retherford, Larry/MIT Lincoln Laboratory|Emberley, Thomas/MIT Lincoln Laboratory|Jackson, Preston/MIT Lincoln Laboratory|Chan, Cy/MIT Lincoln Laboratory|Rader, Charles/MIT Lincoln Laboratory|Nguyen, Huy Tam/MIT Lincoln Laboratory|Monticciolo, Paul/MIT Lincoln Laboratory	2005	2005/txt/1150_Vai_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1150_Vai_A.pdf
187	A VLIW Processor with Hardware Functions: Increasing Performance While Reducing Power	Hoare, Raymond R./University of Pittsburgh|Jones, Alex/University of Pittsburgh|Kusic, Dara/University of Pittsburgh|Fazekas, Joshua/University of Pittsburgh|Mehta, Gayatri/University of Pittsburgh|Foster, John/University of Pittsburgh	2005	2005/txt/1425_Hoare_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1425_Hoare_A.pdf
188	High-Performance FPGA-Based QR Decomposition	Nguyen, Huy Tam/MIT Lincoln Laboratory|Haupt, James/MIT Lincoln Laboratory|Eskowitz, Michael/MIT Lincoln Laboratory|Bekirov, Birol/MIT Lincoln Laboratory|Scalera, Jonathan/MIT Lincoln Laboratory|Anderson, Thomas/MIT Lincoln Laboratory|Vai, Michael/MIT Lincoln Laboratory|Teitelbaum, Kenneth/MIT Lincoln Laboratory	2005	2005/txt/1425_Nguyen_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1425_Nguyen_A.pdf
189	Implementations of Signal Processing Kernels Using Stream Virtual Machine for Raw Processor	Suh, Jinwoo/University of Southern California, ISI|Crago, Stephen P./University of Southern California, ISI|Kang, Dong-In/University of Southern California, ISI|McMahon, Janice/University of Southern California, ISI	2005	2005/txt/1455_Suh_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1455_Suh_A.pdf
190	Pipelined Data Path for an IEEE-754 64-Bit Floating-Point Jacobi Solver	Morris, Gerald/University of Southern California|Prasanna, Viktor K./University of Southern California	2005	2005/txt/1455_Morris_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1455_Morris_A.pdf
191	The HPEC Challenge Benchmark Suite	Haney, Ryan/MIT Lincoln Laboratory|Meuse, Theresa/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Lebak, James/MIT Lincoln Laboratory	2005	2005/txt/1550_Haney_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1550_Haney_A.pdf
192	Sparse Matrix-Vector Multiplication Kernel on a Reconfigurable Computer	Akella, Sreesa/University of South Carolina|Smith, Melissa/Oak Ridge National Laboratory|Mills, Richard/Oak Ridge National Laboratory|Alam, Sadaf/Oak Ridge National Laboratory|Barrett, Richard/Oak Ridge National Laboratory|Vetter, Jeffrey S./Oak Ridge National Laboratory	2005	2005/txt/1550_Akella_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1550_Akella_A.pdf
193	A Relative Development Time Productivity Metric for HPC Systems	Funk, Andrew/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Basili, Victor/University of Maryland|Hochstein, Lorin/University of Maryland	2005	2005/txt/1620_Funk_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1620_Funk_A.pdf
194	GPGP: General Purpose Computations Using Graphics Processors	Govindaraju, Naga/University of North Carolina at Chapel Hill|Lin, Ming/University of North Carolina at Chapel Hill|Manocha, Dinesh/University of North Carolina at Chapel Hill	2005	2005/txt/1620_Manocha_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_1/Abstracts/1620_Manocha_A.pdf
195	Advanced Hardware and Software Technologies for Ultra-long FFTs	Kim, Hahn/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Vai, Michael/MIT Lincoln Laboratory|Kahn, Crystal/MIT Lincoln Laboratory	2005	2005/txt/1000_Kim_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1000_Kim_A.pdf
196	An Interactive Approach to Parallel Combinatorial Algorithms with Star-P	Gilbert, John/University of California, Santa Barbara|Shah, Viral B./University of California, Santa Barbara|Letsche, Todd/Silicon Graphics, Inc.|Reinhardt, Steven/Silicon Graphics, Inc.|Edelman, Alan/MIT	2005	2005/txt/1030_Edelman_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1030_Edelman_A.pdf
197	Improving Rapid Application Development Environments Through Coordination	Carriero, Nicholas/Yale University|Gelernter, David/Yale University|Schultz, Martin/Yale University	2005	2005/txt/1110_Carriero_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Carriero_A.pdf
198	Performance Estimates of a STAP Benchmark on the IBM Cell Processor	Cico, Luke/Mercury Computer Systems, Inc.|Greene, Jonathan/Mercury Computer Systems, Inc.|Cooper, Robert/Mercury Computer Systems, Inc.	2005	2005/txt/1110_Cico_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Cico_A.pdf
199	Open HPEC Systems: Design and Profiling Tools for Multiprocessor Signal Processing Applications Using MPI	Guillon, Benot/Thales Computers|Blanc, Jrme/Thales Computers|Masson, Benoit/Thales Computers|Cristau, Gerard/Thales Computers|Chuffart, Vincent/Thales Computers	2005	2005/txt/1110_Chuffart_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Chuffart_A.pdf
200	Integration of Interactive MATLAB and Linux Clusters	Giner, Joan Puig/Interactive Supercomputing, Inc.|Shrauger, Vern/Interactive Supercomputing, Inc.	2005	2005/txt/1110_Giner_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Giner_A.pdf
201	Application of Functional Coverage-Driven-Verification (CDV) Methodology to Real-Time Embedded Systems-on-Chip (SoC) for HW/SW State-Space Co-verification and Architectural Exploration	Hall, Giles/Cadence Design Systems, Inc.|Edwards, J. Marc/Cadence Design Systems, Inc.	2005	2005/txt/1110_Edwards_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Edwards_A.pdf
202	Combining Moores Law and Amdahls Law and Communication: How Software Can Save Moores Price/Performance Model	Howard, Kevin/Massively Parallel Technologies|Lupo, James/Massively Parallel Technologies	2005	2005/txt/1110_Howard_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Howard_A.pdf
203	What Makes HPEC Applications Challenging?  Understanding Application/Architecture Interactions	Koester, David/The MITRE Corporation	2005	2005/txt/1110_Koester_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Koester_A.pdf
204	InfiniPath: A New High Speed, Low Latency Cluster Interconnect	Lindahl, Greg/PathScale, Inc.	2005	2005/txt/1110_Lindahl_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Lindahl_A.pdf
205	How Code Generation Will Save Moores Law	Lundgren, William/Gedae, Inc.|Barnes, Kerry/Gedae, Inc.|Steed, James/Gedae, Inc.	2005	2005/txt/1110_Lundgren_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Lundgren_A.pdf
206	Evaluation of Graphical Programming and Automated Code Generation Software Tools for Use in Missile Defense Applications	Pancoast, Rick/Lockheed Martin MS2|Robbins, Chris/Management Communications & Control, Inc.|Dragone, Rocco/Lockheed Martin MS2|Harvey, Joann/Lockheed Martin MS2|Spehalski, Walter/Lockheed Martin MS2	2005	2005/txt/1110_Pancoast_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Pancoast_A.pdf
207	FPGA Implementation of MIMO Wireless Receiver in Interference	Phuong, Tri/MIT Lincoln Laboratory|Young, Derek/MIT Lincoln Laboratory|Bliss, Daniel/MIT Lincoln Laboratory|Forsythe, Keith/MIT Lincoln Laboratory	2005	2005/txt/1110_Phuong_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Phuong_A.pdf
208	Applying Model Driven Architecture to Radar Systems	Potts, Terri/Raytheon Company|Chiou, Stefanie/Raytheon Company|Eakman, Gregory/PathFinder Solutions	2005	2005/txt/1110_Potts_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Potts_A.pdf
209	Scalable and Portable Supercomputing	Walters, Gail/CPU Technology, Inc.|Nelson, Scott/CPU Technology, Inc.|Manuel, Steven/CPU Technology, Inc.	2005	2005/txt/1110_Walters_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Walters_A.pdf
210	Accelerating Blocked Matrix-Matrix Multiplication Using a Software-Managed Memory Hierarchy with DMA	Wunderlich, Roland/Carnegie Mellon University|Pschel, Markus/Carnegie Mellon University|Hoe, James C./Carnegie Mellon University	2005	2005/txt/1110_Wunderlich_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1110_Wunderlich_A.pdf
211	pMapper: Automatic Mapping of Parallel MATLAB Programs	Travinin, Nadya/MIT Lincoln Laboratory|Hoffmann, Henry/MIT Lincoln Laboratory|Bond, Robert/MIT Lincoln Laboratory|Chan, Hector/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Wong, Edmund/MIT Lincoln Laboratory	2005	2005/txt/1345_Travinin_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1345_Travinin_A.pdf
212	VSIPL++Pro  A High-Performance VSIPL++ Implementation	Bergmann, Jules/CodeSourcery, LLC|Mitchell, Mark/CodeSourcery, LLC|Seefeld, Stefan/CodeSourcery, LLC|Weinberg, Zack/CodeSourcery, LLC|Myers, Nathan/CodeSourcery, LLC|Pancoast, Rick/Lockheed Martin, NE & SS	2005	2005/txt/1415_Bergmann_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1415_Bergmann_A.pdf
213	High-Productivity Stream Programming for High-Performance Systems	Rabbah, Rodric/MIT CSAIL|Thies, Bill/MIT CSAIL|Gordon, Michael/MIT CSAIL|Sermulins, Janis/MIT CSAIL|Amarasinghe, Saman/MIT CSAIL	2005	2005/txt/1445_Rabbah_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_2/Abstracts/1445_Rabbah_A.pdf
214	OMG Data-Distribution Service (DDS): Architectural Update	Schlesselman, Joseph/Real-Time Innovations, Inc.|Pardo-Castellote, Gerardo/Real-Time Innovations, Inc.|Farabaugh, Bert/Real-Time Innovations, Inc.	2005	2005/txt/0940_Pardo-Castellote_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/0940_Pardo-Castellote_A.pdf
215	Integrating VSIPL Support in the Dataflow Interchange Format	Hsu, Chia-Jui/University of Maryland at College Park|Bhattacharyya, Shuvra/University of Maryland at College Park	2005	2005/txt/1040_Hsu_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1040_Hsu_A.pdf
216	Implementation of an Embedded DoD VSIPL Application on the DARPA Polymorphous Computing Architectures (PCA) RAW Processor	Cook, Joseph/Lockheed Martin MS2|Crago, Stephen P./USC, Information Sciences Institute|Morda, Lou/Lockheed Martin MS2|Pancoast, Rick/Lockheed Martin MS2|Suh, Jinwoo/USC, Information Sciences Institute	2005	2005/txt/1055_Cook_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1055_Cook_A.pdf
217	VSIPL++: A Signal Processing Library Scaling with Moores Law	Bergmann, Jules/CodeSourcery, LLC|Oldham, Jeffrey/CodeSourcery, LLC	2005	2005/txt/1125_Bergmann_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1125_Bergmann_A.pdf
218	A Software Methodology for Real-Time Target Recognition	Bohm, Wim/Colorado State University|Heistand, Steve/SRC Computers, Inc.|Caliga, David/SRC Computers, Inc.|Hammes, Jeff/SRC Computers, Inc.	2005	2005/txt/1125_Bohm_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1125_Bohm_A.pdf
219	An FPGA API for VSIPL++	Cordes, Benjamin/Northeastern University|Leeser, Miriam E./Northeastern University|Tarkoff, Joe/Northeastern University	2005	2005/txt/1125_Leeser.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1125_Leeser.pdf
220	Implementation of Floating-Point VSIPL Functions on FPGA-Based Reconfigurable Computers Using High-Level Languages	Devlin, Malachy/Nallatech, Ltd.|Bruce, Robin/Institute of System-Level Integration|Marshall, Stephen/Strathclyde University	2005	2005/txt/1125_Devlin_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1125_Devlin_A.pdf
221	Evaluation of an Embedded Signal Processing System for a Generic Air Track Processor	Hamilton, Robert/CSP, Inc.|Shank, Stephen/Lockheed Martin Corporation|Johansson, John/Lockheed Martin Corporation|Chin, Henry/Lockheed Martin Corporation|Pancoast, Rick/Lockheed Martin Corporation|Trevito, Leon/Lockheed Martin Corporation|Case, Peter/Lockheed Martin Corporation|Chan, Aubrey/Lockheed Martin Corporation|Camacho, Juan Antonio Villalba/Indra|Solvez, Francisco Alvarez/Indra|Ramiro, Eva Valentin/Indra	2005	2005/txt/1125_Hamilton_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1125_Hamilton_A.pdf
222	FPGA-Based Signal Acquisition System	Leeper, Sarah/Mercury Computer Systems, Inc.|Frisch, Robert/Mercury Computer Systems, Inc.|Geaghan, Scott/Mercury Computer Systems, Inc.|Tetreault, Scott/Mercury Computer Systems, Inc.|Vinskus, Michael/Mercury Computer Systems, Inc.|Whitney, Erich/Mercury Computer Systems, Inc.	2005	2005/txt/1125_Leeper_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1125_Leeper_A.pdf
223	The Scalable Software Interconnect for Distributed Radar Signal Processing	Rudin, Jeffrey/Mercury Computer Systems, Inc.|Cico, Luke/Mercury Computer Systems, Inc.|Cain, Kenneth Jr./Mercury Computer Systems, Inc.|Prelle, Myra Jean/Mercury Computer Systems, Inc.|Luce, Ethan/Raytheon Company|Potts, Terri/Raytheon Company	2005	2005/txt/1125_Rudin_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1125_Rudin_A.pdf
224	Adapting Parallel Backprojection to an FPGA Enhanced Distributed Computing Environment	Conti, Albert/Northeastern University|Cordes, Benjamin/Northeastern University|Leeser, Miriam E./Northeastern University|Miller, Eric/Northeastern University|Linderman, Richard/AFRL-IF	2005	2005/txt/1330_Conti_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1330_Conti_A.pdf
225	C-Based Hardware Design Platform for a Dynamically Reconfigurable Processor	Mulholland, Phil/IPFlex, Inc.|Ide, Keisuke/IPFlex, Inc.|Sato, Tomoyoshi/IPFlex, Inc.	2005	2005/txt/1330_Sato_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1330_Sato_A.pdf
226	Application Development for Hybrid Pipelined Systems	Franklin, Mark/Washington University in St. Louis|Crowley, Patrick/Washington University in St. Louis|Chamberlain, Roger/Washington University in St. Louis|Buhler, Jeremy/Washington University in St. Louis|Buckley, James/Washington University in St. Louis	2005	2005/txt/1400_Chamberlain_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1400_Chamberlain_A.pdf
227	RapidIO-Based Space System Architectures for Synthetic Aperture Radar and Ground Moving Target Indicator	Bueno, David/HCS Research Laboratory, University of Florida|Conger, Chris/HCS Research Laboratory, University of Florida|Leko, Adam/HCS Research Laboratory, University of Florida|Troxel, Ian/HCS Research Laboratory, University of Florida|George, Alan D./HCS Research Laboratory, University of Florida	2005	2005/txt/1450_Bueno_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1450_Bueno_A.pdf
228	A Streaming Virtual Machine for GPUs	Mackenzie, Kenneth/Reservoir Labs, Inc.|Campbell, Daniel/Reservoir Labs, Inc.|Szilagyi, Peter/Reservoir Labs, Inc.	2005	2005/txt/1450_Mackenzie_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1450_Mackenzie_A.pdf
229	Case Study: Real-Time Demonstration of a Knowledge-Aided STAP Algorithm Using PVL	Courtney, Martin/Information Systems Laboratories, Inc.|Carlos, John Don/Information Systems Laboratories, Inc.|Bergin, Jameson/Information Systems Laboratories, Inc.	2005	2005/txt/1520_Courtney_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1520_Courtney_A.pdf
230	An Integrated Photonic Network for Multi-Processor Applications	Shacham, Assaf/Columbia University|Bergman, Keren/Columbia University	2005	2005/txt/1520_Shacham_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1520_Shacham_A.pdf
231	Performance Analysis of Kernel Benchmarks for Tiled Architectures	Lebak, James/MIT Lincoln Laboratory|Haney, Ryan/MIT Lincoln Laboratory|Alexander, Matthew/MIT Lincoln Laboratory|Chan, Hector/MIT Lincoln Laboratory|Wong, Edmund/MIT Lincoln Laboratory	2005	2005/txt/1550_Lebak_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1550_Lebak_A.pdf
232	A High Performance Programming Model for Large-Scale Molecular Dynamics Calculations on Reconfigurable Supercomputers	Cordova, Luis/University of South Carolina|Smith, Melissa/Oak Ridge National Laboratory|Alam, Sadaf/Oak Ridge National Laboratory|Vetter, Jeffrey S./Oak Ridge National Laboratory	2005	2005/txt/1550_Cordova_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1550_Cordova_A.pdf
233	High Performance, Environmentally Adaptive Fault Tolerant Computing (EAFTC)	Samson, John R. Jr./Honeywell, Inc.|Ramos, Jeremy/Honeywell, Inc.|George, Alan D./University of Florida|Patel, Minesh/Tandel Systems, LLC|Some, Raphael/Jet Propulsion Laboratory	2005	2005/txt/1620_Samson_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1620_Samson_A.pdf
234	High Performance Computing from a General Formalism: Conformal Computing Techniques Illustrated with a Quantum Computing Example	Mullin, Lenore/State University of New YorkAlbany|Raynolds, James/State University of New YorkAlbany|Mattheyses, R.M./GE Global Research	2005	2005/txt/1620_Mullin_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc05/Day_3/Abstracts/1620_Mullin_A.pdf
235	MONARCH: A First Generation Polymorphic Computing Processor	Vahey, Michael/Raytheon|Lewins, Lloyd/Raytheon|Davidoff, Drew/Raytheon|Groves, Gillian/Raytheon|Prager, Kenneth/Raytheon|Channell, Charles/Raytheon|Kramer, Matt/Raytheon|Granacki, John/University of Southern CaliforniaISI|Draper, Jeff/University of Southern CaliforniaISI|LaCoss, Jeff/University of Southern CaliforniaISI|Steele, Craig S./Exogi|Kulp, James/Mercury Computer Systems, Inc.	2006	2006/txt/05_Vahey_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/05_Vahey_Abstract.pdf
236	Exploiting Reconfigurability for Text Search	Chamberlain, Roger/Exegy & Washington University|Franklin, Mark/Exegy & Washington University|Indeck, Ronald/Exegy & Washington University	2006	2006/txt/07_Chamberlain_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/07_Chamberlain_Abstract.pdf
237	Probabilistic CMOS Technology for Cognitive Information Processing	Palem, Krishna/Georgia Institute of Technology|Akgul, Bilge/Georgia Institute of Technology|Chakrapani, Lakshmi/Georgia Institute of Technology	2006	2006/txt/06_Palem_Abstract.txt	https://www.ll.mit.edu/HPEC/agendas/proc06/Day1/06_Palem_Abstract.pdf
238	VFORCE: VSIPL++ for Reconfigurable Computing Environments	Leeser, Miriam E./Northeastern University|Conti, Albert/Northeastern University|Moore, Nicholas/Northeastern University|Smith-King, Laurie/College of the Holy Cross	2006	2006/txt/08_Leeser_Abstract.txt	https://www.ll.mit.edu/HPEC/agendas/proc06/Day1/08_Leeser_Abstract.pdf
239	Nonlinear Equalization of RF Receivers	Miller, Benjamin A./MIT Lincoln Laboratory|Kam, Brandon/MIT Lincoln Laboratory|Goodman, Joel/MIT Lincoln Laboratory|Raz, Gil/GMR Research and Technology, Inc.	2006	2006/txt/10_Miller_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/10_Miller_Abstract.pdf
240	Parallelizing Exact Inference in Bayesian Networks	Prasanna, Viktor K./USC|Namasivayam, Vasanth Krishna/USC|Pathak, Animesh/USC	2006	2006/txt/11_Prasanna_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/11_Prasanna_Abstract.pdf
241	Discrete Fourier Transform Compiler for FPGA and CPU/FPGA Partitioned Implementations	Pschel, Markus/Carnegie Mellon University|DAlberto, Paolo/Carnegie Mellon University|Milder, Peter/Carnegie Mellon University|Franchetti, Franz/Carnegie Mellon University|Hoe, James C./Carnegie Mellon University|Moura, Jose/Carnegie Mellon University	2006	2006/txt/12_DAlberto_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/12_DAlberto_Abstract.pdf
242	Benchmark Results for Ultra-High Performance Scalable Processing Architecture for Embedded Defense Signal and Image Processing Applications	Reddaway, Stewart/WorldScape|Bond, Nigel/WorldScape|Pancoast, Rick/Lockheed Martin|Kidman, Justin/WorldScape|Rogina, Pete/WorldScape	2006	2006/txt/13_Rogina_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/13_Rogina_Abstract.pdf
243	Petascale Computing in a Cubic Meter by 2015	Anderson, James C./MIT Lincoln Laboratory	2006	2006/txt/14_Anderson_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/14_Anderson_Abstract.pdf
244	Taking the HPEC Challenge with VSIPL++	Bergmann, Jules/CodeSourcery|McCoy, Don/CodeSourcery|Seefeld, Stefan/CodeSourcery|Mitchell, Mark/CodeSourcery	2006	2006/txt/15_Bergmann_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/15_Bergmann_Abstract.pdf
245	Runtime Verification of Cognitive Applications	Springer, Jonathan/Reservoir Laboratories|Nguyen, Donald/Reservoir Laboratories|Lethin, Richard/Reservoir Laboratories	2006	2006/txt/16_Lethin_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/16_Lethin_Abstract.pdf
246	Implementations of FIR for MONARCH Processor	Suh, Jinwoo/University of Southern CaliforniaInformation Sciences Institute|McMahon, Janice/University of Southern CaliforniaInformation Sciences Institute	2006	2006/txt/17_Suh_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/17_Suh_Abstract.pdf
247	Successive Rank-Revealing Cholesky Factorizations on GPUs	Sun, Xiaobai/Duke University|Fridrich, Ty/Duke University|Pitsianis, Nikos/Duke University	2006	2006/txt/18_Fridrich_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/18_Fridrich_Abstract.pdf
248	SAT Solvers for Investigation of Architectures for Cognitive Information Processing	Lethin, Richard/Reservoir Laboratories|Ezick, James/Reservoir Laboratories|Luckenbill, Samuel/Reservoir Laboratories|Nguyen, Donald/Reservoir Laboratories|Szilagyi, Peter/Reservoir Laboratories	2006	2006/txt/21_Lethin_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/21_Lethin_Abstract.pdf
249	Field Programmable Multi-Cores: A New Class of Semiconductors	Walters, Gail/CPU Technologies|King, Edward/CPU Technologies	2006	2006/txt/19_Walters_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/19_Walters_Abstract.pdf
250	Automatic Mapping of the HPEC Challenge Benchmarks	Bliss, Nadya Travinin/MIT Lincoln Laboratory|Dahlstrom, Jason/MIT Lincoln Laboratory|Jennings, Daniel/MIT Lincoln Laboratory|Mohindra, Sanjeev/MIT Lincoln Laboratory	2006	2006/txt/22_Bliss_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/22_Bliss_Abstract.pdf
251	Using VSIPL as an Embedded DoD Application Programming Interface (API) on DARPA Polymorphous Computing Architectures (PCA)	Daly, Kristin/Lockheed Martin|Cook, Joseph/Lockheed Martin|Pancoast, Rick/Lockheed Martin|Crago, Stephen P./University of Southern CaliforniaISI|French, Matthew/University of Southern CaliforniaISI|Singh, Karandeep/University of Southern CaliforniaISI|Suh, Jinwoo/University of Southern CaliforniaISI	2006	2006/txt/20a_Crago_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/20_Crago_Abstract.pdf
252	Program Analysis Tools for Application Specific Architectures	Gokhale, Maya/Los Alamos National Laboratory|Sottile, Matt/Los Alamos National Laboratory	2006	2006/txt/23_Gokhale_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day1/23_Gokhale_Abstract.pdf
253	Real-Time Adaptive Signal Processing Development for US Navy Torpedoes	Alexander, Matthew/MIT Lincoln Laboratory|Anderson, James C./MIT Lincoln Laboratory|Lee, Nigel/MIT Lincoln Laboratory|Rayson, Francine/MIT Lincoln Laboratory|Payne, William/MIT Lincoln Laboratory	2006	2006/txt/05_Alexander_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/05_Alexander_Abstract.pdf
254	Leveraging Carbon Nanotubes to Develop a Fourth-Generation Radiation Hardened Microprocessor for Space	Ridgley, Rick/NRO	2006	2006/txt/02_Ridgley_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/02_Ridgley_Abstract.pdf
255	Impact of CMP Design on High-Performance Embedded Computing	Crowley, Patrick/Washington University|Franklin, Mark/Washington University|Buhler, Jeremy/Washington University|Chamberlain, Roger/Washington University	2006	2006/txt/06_Crowley_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/06_Crowley_Abstract.pdf
256	Filesystems for Streaming Databases	Kuszmaul, Bradley/MIT CSAIL	2006	2006/txt/07_Kuszmaul_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/07_Kuszmaul_Abstract.pdf
257	Dependable Multiprocessing (DM)	Samson, John R. Jr./Honeywell|Gardner, Gary/Honeywell|Lupia, David/Honeywell|George, Alan D./University of Florida|Patel, Minesh/Tandel Systems, Inc.|Davis, Paul/Tandel Systems, Inc.|Aggarwal, Vikas/Tandel Systems, Inc.|Kalbarczyk, Zbigniew/University of Illinois|Some, Raphael/Jet Propulsion Laboratory	2006	2006/txt/04_Samson_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/04_Samson_Abstract.pdf
258	Experimental Analysis of Multi-FPGA Architectures over RapidIO for Space-Based Radar Processing	Conger, Chris/University of Florida|Bueno, David/University of Florida|George, Alan D./University of Florida	2006	2006/txt/08_Conger_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/08_Conger_Abstract.pdf
259	Radar Digital Beam-Former Utilizing FPGA Based COTS Processors	Fontana, John/Lockheed Martin|Monastra, Edward/Lockheed Martin	2006	2006/txt/09_Fontana_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/09_Fontana_Abstract.pdf
260	An FPGA-Based Dynamic Load-Balancing Processor Architecture for Solving N-body Problems	Phillips, Jonathan/Utah State University|Areno, Matthew/Utah State University|Eames, Brandon/Utah State University|Dasu, Aravind/Utah State University	2006	2006/txt/10_Phillips_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/10_Phillips_Abstract.pdf
261	Hybrid Floating Point Technique Yields 1.2 Gigasample per Second 32 to 2048 point Floating Point FFT in a Single FPGA	Andraka, Raymond/Andraka Consulting Group	2006	2006/txt/11_Andraka_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/11_Andraka_Abstract.pdf
262	FPGA Technology Meets the Multicomputer Environment  Improving Processing Performance and Bandwidth in Advanced Naval Radar Missions	Leeper, Sarah/Mercury Computer Systems, Inc.|Iaquinto, Mike/Lockheed Martin|Brooks, Richard/Mercury Computer Systems, Inc.|Finnivan, Joseph/Mercury Computer Systems, Inc.	2006	2006/txt/12_Leeper_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/12_Leeper_Abstract.pdf
263	Design of Path Optimization Algorithm Using COTS Field Programmable Gate Array Hardware and Software Platforms	Harold, Neil/Nallatech|Ostapovich, John/Nallatech|Pancoast, Rick/Lockheed Martin|Russo, Jon C./Lockheed Martin	2006	2006/txt/13_Harold_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/13_Harold_Abstract.pdf
264	Multi-FPGA Based High Performance LU Decomposition	Sudarsanam, Arvind/Utah State University|Young, Seth/Utah State University|Hauser, Thomas/Utah State University|Dasu, Aravind/Utah State University	2006	2006/txt/14_Dasu_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/14_Dasu_Abstract.pdf
265	Improving the Performance of Parallel Backprojection on a Reconfigurable Supercomputer	Cordes, Benjamin/Northeastern University|Leeser, Miriam E./Northeastern University|Miller, Eric/Northeastern University|Linderman, Richard/AFRL	2006	2006/txt/15_Cordes_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/15_Cordes_Abstract.pdf
266	A New Class of High Performance FFTs	Nash, Greg/Centar	2006	2006/txt/16_Nash_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/16_Nash_Abstract.pdf
267	Running Simulink-Based Designs on SRC-6	Meixner, David/National Center for Supercomputing Applications at Univ. of IllinoisUrbana-Champaign|Kindratenko, Volodymyr/National Center for Supercomputing Applications at Univ. of IllinoisUrbana-Champaign|Pointer, David/National Center for Supercomputing Applications at Univ. of IllinoisUrbana-Champaign	2006	2006/txt/17_Meixner_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/17_Meixner_Abstract.pdf
268	High Performance Low Density Parity Check and Turbo Decoding FPGA Implementation	Shoup, Ryan/MIT Lincoln Laboratory	2006	2006/txt/18_Shoup_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/18_Shoup_Abstract.pdf
269	Close-to-Concept Coding for Configurable Computing	Spaanenburg, Henk/Advanced Principles Group|Thompson, Joe/Advanced Principles Group	2006	2006/txt/19_Spaanenburg_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/19_Spaanenburg_Abstract.pdf
270	CEARCH: Cognition Enabled Architecture	Crago, Stephen P./University of Southern CaliforniaISI|McMahon, Janice/University of Southern CaliforniaISI	2006	2006/txt/20_Crago_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/20_Crago_Abstract.pdf
271	HPEC Challenge SAR Benchmark pMatlab Implementation and Performance	Mullen, Julie/MIT Lincoln Laboratory|Meuse, Theresa/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory	2006	2006/txt/23_Mullen_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/23_Mullen_Abstract.pdf
272	R-Stream: A Parametric High Level Compiler	Schweitz, Eric/Reservoir Laboratories|Lethin, Richard/Reservoir Laboratories|Leung, Allen/Reservoir Laboratories|Meister, Benoit/Reservoir Laboratories	2006	2006/txt/21_Schweitz_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/21_Schweitz_Abstract.pdf
273	Applying Advanced Computing to Improve High-Fidelity Radar Data Simulations	Hulbert, Christopher/Information Systems Laboratory|Bergin, Jameson/Information Systems Laboratory|Techau, Paul/Information Systems Laboratory	2006	2006/txt/24_Hulbert_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/24_Hulbert_Abstract.pdf
274	COGENT: An Innovative Architecture for Cognitive Processing	Bogdanowicz, Julius/Raytheon|Granacki, John/University of Southern CaliforniaISI	2006	2006/txt/22_Bogdanowicz_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/22_Bogdanowicz_Abstract.pdf
275	Interactive Supercomputings Star-P Platform: Parallel MATLAB and MPI Homework Classroom Study on High Level Language Productivity	Edelman, Alan/MIT & Interactive Supercomputing|Husbands, Parry/Interactive Supercomputing & Lawrence  Berkeley National Laboratory|Leibman, Steve/Interactive Supercomputing	2006	2006/txt/25_Edelman_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day2/25_Edelman_Abstract.pdf
276	Performance Benchmarks and Programmability of the IBM/Sony/Toshiba Cell Broadband Engine Processor	Cico, Luke/Mercury Computer Systems, Inc.|Cooper, Robert/Mercury Computer Systems, Inc.|Greene, Jonathan/Mercury Computer Systems, Inc.|Pepe, Michael/Mercury Computer Systems, Inc.	2006	2006/txt/05_Cico_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/05_Cico_Abstract.pdf
277	Leveraging Multicomputer Frameworks for Use in Multi-Core Processors	Steinsaltz, Yael/Mercury Computer Systems, Inc.|Geaghan, Scott/Mercury Computer Systems, Inc.|Prelle, Myra Jean/Mercury Computer Systems, Inc.|Bouzas, Brian/Mercury Computer Systems, Inc.	2006	2006/txt/05a_Steinsaltz_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/05a_Steinsaltz_Abstract.pdf
278	Speech Recognition on Cell Broadband Engine	Jones, Holger/Lawrence Livermore National Laboratory|Perrone, Michael/IBM Watson Research Center|Liu, Yang/Lawrence Livermore National Laboratory	2006	2006/txt/06_Liu_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/06_Liu_Abstract.pdf
279	The HPEC Challenge Benchmark Suite	Haney, Ryan/MIT Lincoln Laboratory|Meuse, Theresa/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory	2006	2006/txt/03_Haney_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/03_Haney_Abstract.pdf
280	Data Reorganization Interface (DRI): Past Perspective, Future Vision, New Results, and Increased Availability	Cain, Kenneth Jr./Mercury Computer Systems, Inc.	2006	2006/txt/04_Cain_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/04_Cain_Abstract.pdf
281	Computational Requirements of a Non-combinatorial Detection of Multiple Targets in High GMTI Clutter	Streltsov, Simon/LongShortWay, Inc.|Muchnik, Ilya/LongShortWay, Inc.|Petrov, Sergey/LongShortWay, Inc.|Perlovsky, Leonid/AFRL|Deming, Ross/Anteon Corporation	2006	2006/txt/07_Streltsov_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/07_Streltsov_Abstract.pdf
282	Extending the VSIPL Standard to Other Precisions: Gaining the Full Performance of Current Processors	Garrett, Albert/Verari Systems|Skjellum, Anthony/Verari Systems	2006	2006/txt/08_Garrett_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/08_Garrett_Abstract.pdf
283	A Comparison of VSIPL++ Performance to VSIPL and Mercury SAL	Steck, Thomas/Lockheed Martin	2006	2006/txt/09_Steck_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/09_Steck_Abstract.pdf
284	Reusing Verification Components in System-Level Modeling Environments	Sarkar, Ambar/Paradigm Works|Crocker, Jim/Paradigm Works|Ionta, Bob/The MathWorks, Inc.	2006	2006/txt/10_Sarkar_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/10_Sarkar_Abstract.pdf
285	Abstract Machines for RASCs and Signal/Image Processing	Mullin, Lenore/College of Computing and Information at SUNYAlbany|Raynolds, James/College of Nanoscale Science and Engineering at SUNYAlbany|Grout, Ian/University of Limerick|Li, Qiang/College of Computing and Information at SUNYAlbany|Ryan, Jeffrey/University of Limerick	2006	2006/txt/11_Mullin_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/11_Mullin_Abstract.pdf
286	The Measure Polytope: Low Latency and High Bandwidth on Commodity Interconnects	Keville, Kurt/MIT|Vickery, Dan/MIT	2006	2006/txt/12_Keville_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/12_Keville_Abstract.pdf
287	DIFdoc: A Standard Format for Visualizing Hierarchical Dataflow Representations	Corretjer, Ivan/University of Maryland|Bhattacharyya, Shuvra/University of Maryland	2006	2006/txt/13_Corretjer_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/13_Corretjer_Abstract.pdf
288	The Impact of Programming Difficulty on Hardware Obsolescence	Steed, James/Gedae|Lundgren, William/Gedae|Barnes, Kerry/Gedae	2006	2006/txt/14_Steed_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/14_Steed_Abstract.pdf
289	X-Sim: A Federated Heterogeneous Simulation Environment	Chamberlain, Roger/Washington University|Gayen, Saurabh/Washington University|Tyson, Eric/Washington University|Franklin, Mark/Washington University|Crowley, Patrick/Washington University	2006	2006/txt/15_Chamberlain_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/15_Chamberlain_Abstract.pdf
290	System Overhead Management with Virtual Power Centers for Biometric Applications	Howard, Kevin/Massively Parallel Technologies|Lupo, James/Massively Parallel Technologies	2006	2006/txt/16_Howard_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/16_Howard_Abstract.pdf
291	Modeling Concurrency in NOC for Embedded Systems	Agarwal, Ankur/Florida Atlantic University|Shankar, Ravi/Florida Atlantic University	2006	2006/txt/17_Agarwal_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/17_Agarwal_Abstract.pdf
292	Algorithm Development for Future High Performance Systems Jigsaw: An Early Case Study	Khan, Imran/SoftServ International	2006	2006/txt/18_Khan_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/18_Khan_Abstract.pdf
293	Software Decomposition for Multicore Architectures	Jain, Ankit/Florida Atlantic University|Shankar, Ravi/Florida Atlantic University	2006	2006/txt/19_Jain_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/19_Jain_Abstract.pdf
294	VSIPL++ Acceleration Using Commodity Graphics Processors	Campbell, Daniel/Georgia Institute of Technology	2006	2006/txt/20_Campbell_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/20_Campbell_Abstract.pdf
295	Enabling Cognitive Architectures for UAV Mission Planning	Russo, Jon C./Lockheed Martin|Amduka, Mohammed/Lockheed Martin|Pedersen, Keith/Lockheed Martin|Lethin, Richard/Reservoir Laboratories|Springer, Jonathan/Reservoir Laboratories|Manohar, Rajit/Cornell University|Melhem, Rami/University of Pittsburgh	2006	2006/txt/21_Russo_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/21_Russo_Abstract.pdf
296	Spaceborne Processor Array in Multifunctional Structure (SPAMS)	Chow, Edward/Jet Propulsion Laboratory|Schatzel, Don/Jet Propulsion Laboratory|Whitaker, Bill/Jet Propulsion Laboratory|Sterling, Thomas/Louisiana State University	2006	2006/txt/22_Chow_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/22_Chow_Abstract.pdf
297	Exploring the Cell with HPEC Challenge Benchmarks	Sacco, Sharon/MIT Lincoln Laboratory|Schrader, Glenn/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory	2006	2006/txt/23_Sacco_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc06/Day3/23_Sacco_Abstract.pdf
298	The Impact of Multicore on Math Software	Dongarra, Jack/University of Tennessee, ICL	2007	2007/txt/01_Dongarra_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/01_Dongarra_Abstract.pdf
299	Worlds First Polymorphic ComputerMONARCH	Lewins, Lloyd/Raytheon Company|Prager, Kenneth/Raytheon Company|Groves, Gillian/Raytheon Company|Vahey, Michael/Raytheon Company	2007	2007/txt/05_LewinsPrager_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/05_LewinsPrager_Abstract.pdf
300	Advanced Programming and Execution Models for Future Multi-Core Systems	Zima, Hans/Jet Propulsion Laboratory, California Institute of Technology; Institute of Scientific Computing, University of Vienna, Austria	2007	2007/txt/06_Zima_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/06_Zima_Abstract.pdf
301	ALPS: Software Framework for Scheduling Parallel Computations with Application to Parallel Space-Time Adaptive Processing	Lee, Kyusoon/Cornell University|Bojanczyk, Adam/Cornell University	2007	2007/txt/07_Lee_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/07_Lee_Abstract.pdf
302	A Clustered Multiprocessor and Its Multicore Building Block	Reilly, Matthew/SiCortex, Inc.	2007	2007/txt/08_Reilly_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/08_Reilly_Abstract.pdf
303	NMP ST8 Dependable Multiprocessor	Samson, John R. Jr./Honeywell International|George, Alan D./University of Florida|Some, Raphael/Jet Propulsion Laboratory, California Institute of Technology	2007	2007/txt/09_Samson_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/09_Samson_Abstract.pdf
304	DMAGIC: A High-level Partitioning Methodology for Discrete Signal Transforms onto Distributed Hardware Architectures	Arce-Nazario, Rafael/University of Puerto Rico, Mayagez|Jimenez, Manuel/University of Puerto Rico, Mayagez|Rodriguez, Domingo/University of Puerto Rico, Mayagez	2007	2007/txt/10_Arce_Nazario_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/10_Arce_Nazario_Abstract.pdf
305	Terabyte ToKuSampleSort	Kuszmaul, Bradley/Massachusetts Institute of Technology CSAIL, Tokutek, Inc., Clik Arts Inc., and MIT Lincoln Laboratory	2007	2007/txt/11_Kuszmaul_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/11_Kuszmaul_Abstract.pdf
306	Use of Dense Wavelength Division Multiplexing (DWDM) Optical Interconnects to Improve Parallel and Distributed Processing Architecture Connectivity	Stevens, Rick/Lockheed Martin Corporation|Whaley, Greg/Lockheed Martin Corporation|Karnopp, Roger/Lockheed Martin Corporation|Schantz, Howard/Lockheed Martin Corporation|Horne, Mert/Lockheed Martin Corporation	2007	2007/txt/12_Stevens_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/12_Stevens_Abstract.pdf
307	Performance of Direct Attached Disk Subsystems	Chamberlain, Roger/Washington University in St. Louis and Exegy, Inc.|Shands, Berkley/Washington University in St. Louis	2007	2007/txt/13_Chamberlain_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/13_Chamberlain_Abstract.pdf
308	Low Latency Real-Time Computing on Multiprocessor Systems Running Standard Linux	Sivanich, Dimitri/SGI	2007	2007/txt/15_Sivanich_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/15_Sivanich_Abstract.pdf
309	Optimization of Memory Allocation in VSIPL	Suh, Jinwoo/University of Southern California, ISI|McMahon, Janice/University of Southern California, ISI|Crago, Stephen P./University of Southern California, ISI|Kang, Dong-In/University of Southern California, ISI	2007	2007/txt/16_Suh_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/16_Suh_Abstract.pdf
310	Use of Python as a Matlab Replacement for Algorithm Development and Execution in a Multi-Core Environment	Mabey, Glen/Southwest Research Institute|Granger, Brian/Tech-X Corporation	2007	2007/txt/17_Mabey_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/17_Mabey_Abstract.pdf
311	Automatic Deployment of Streaming Applications on Hybrid Architectures	Chamberlain, Roger/Washington University in St. Louis|Franklin, Mark/Washington University in St. Louis	2007	2007/txt/18_Chamberlain_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/18_Chamberlain_Abstract.pdf
312	Multiprocessor Implementation of a Face Detection System	Saha, Sankalita/University of Maryland, College Park|Bambha, Neal/US Army Research Laboratory|Bhattacharyya, Shuvra/University of Maryland, College Park	2007	2007/txt/21_Bhattacharyya_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/21_Bhattacharyya_Abstract.pdf
313	Synthesizing Parallel Programming Models for Asymmetric Multi-core Systems	Nikolopoulos, Dimitris/Virginia Tech|Cameron, Kirk/Virginia Tech	2007	2007/txt/19_Nikolopoulos_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/19_Nikolopoulos_Abstract.pdf
314	Benchmarking Publish/Subscribe Middleware for Radar Applications	Rhoades, Andrew/MIT Lincoln Laboratory|Schrader, Glenn/MIT Lincoln Laboratory|Poulin, Paul/MIT Lincoln Laboratory	2007	2007/txt/20_Rhoades_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/20_Rhoades_Abstract.pdf
315	TX-2500An Interactive, On-Demand Rapid-Prototyping HPC System	Reuther, Albert/MIT Lincoln Laboratory|Arcand, William/MIT Lincoln Laboratory|Currie, Tim/MIT Lincoln Laboratory|Funk, Andrew/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Hubbell, Matthew/MIT Lincoln Laboratory|McCabe, Andrew/MIT Lincoln Laboratory|Michaleas, Peter/MIT Lincoln Laboratory	2007	2007/txt/22_Reuther_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/22_Reuther_Abstract.pdf
316	Thimble: Design-time Analysis of Multi-threaded System Behavior	Waddington, Daniel/Lockheed Martin Corporation	2007	2007/txt/23_Waddington_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/23_Waddington_Abstract.pdf
317	Preliminary Study toward Intelligent Run-time Resource Management Techniques for Large Tiled Multi-Core Architectures	Kang, Dong-In/University of Southern California, ISI|Suh, Jinwoo/University of Southern California, ISI|McMahon, Janice/University of Southern California, ISI|Crago, Stephen P./University of Southern California, ISI	2007	2007/txt/24_Kang_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/24_Kang_Abstract.pdf
318	HPC Processor Trends from High-end to Volume, Small, Large, Open, or Embedded	Scott, David/Intel Corporation	2007	2007/txt/25_Scott_Wheat_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day1/25_Scott_Wheat_Abstract.pdf
319	Beyond Multi-core: The Dawning of the Era of Tera, Intel 80-core Tera-scale Research Processor	Held, James/Intel Corporation	2007	2007/txt/03_Held_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/03_Held_Abstract.pdf
320	Using Industry Standards to Exploit the Advantages and Resolve the Challenges of Multicore Technology	Levy, Markus/The Multicore Association and The Embedded Microprocessor Benchmark Consortium	2007	2007/txt/04_Levy_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/04_Levy_Abstract.pdf
321	High Performance Parallel Implementation of Adaptive Beamforming Using Sinusoidal Dithers	Vouras, Peter/The Johns Hopkins University|Tran, Trac/The Johns Hopkins University	2007	2007/txt/06_Vouras_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/06_Vouras_Abstract.pdf
322	FFTC: Fastest Fourier Transform for the IBM Cell Broadband Engine	Bader, David A./Georgia Institute of Technology|Agarwal, Virat/Georgia Institute of Technology	2007	2007/txt/08_Bader_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/08_Bader_Abstract.pdf
323	Performance of a Multicore Matrix Multiplication Library	Lauginiger, Frank/Mercury Computer Systems, Inc.|Cooper, Robert/Mercury Computer Systems, Inc.|Greene, Jonathan/Mercury Computer Systems, Inc.|Pepe, Michael/Mercury Computer Systems, Inc.|Prelle, Myra Jean/Mercury Computer Systems, Inc.	2007	2007/txt/09_Lauginiger_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/09_Lauginiger_Abstract.pdf
324	Amenability of Multigrid Computations to FPGA-Based Acceleration	Gu, Yongfeng/Boston University|Herbordt, Martin C./Boston University	2007	2007/txt/05_Gu_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/05_Gu_Abstract.pdf
325	Evaluating Partial Reconfiguration for Embedded FPGA Applications	Hymel, Ross/University of Florida|George, Alan D./University of Florida|Conger, Chris/University of Florida|Lam, Herman/University of Florida	2007	2007/txt/10_Hymel_Conger_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/10_Hymel Conger_Abstract.pdf
326	A Streaming FFT on 3GSPS ADC Data using Core Libraries and DIME-C	Bruce, Robin/Institute of System Level Integration, Alba Centre|Devlin, Malachy/Nallatech	2007	2007/txt/11_Bruce_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/11_Bruce_Abstract.pdf
327	Accelerating Algorithm Implementation in FPGA/ASIC Using Python	Dillon, Tom/Dillon Engineering, Inc.|Paatela, Jeremy/Dillon Engineering, Inc.|Dannoritzer, Guenter/Dillon Engineering, Inc.|Hussong, Scott/Dillon Engineering, Inc.	2007	2007/txt/12_Dillon_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/12_Dillon_Abstract.pdf
328	Phase Unwrapping on Reconfigurable Hardware	Braganza, Sherman/Northeastern University|Leeser, Miriam E./Northeastern University	2007	2007/txt/13_Braganza_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/13_Braganza_Abstract.pdf
329	SmartCell: A Coarse-Grained Reconfigurable Architecture for High Performance and Low Power Embedded Computing	Huang, Xinming/Worcester Polytechnic Institute	2007	2007/txt/14_Huang_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/14_Huang_Abstract.pdf
330	Accelerating Genome Sequencing 100X with FPGAs	Storaasli, Olaf/Oak Ridge National Laboratory	2007	2007/txt/15_Storaasli_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/15_Storaasli_Abstract.pdf
331	Prototyping Advanced Military Sensor Systems Using FPGA-to-ASIC Design Flow	Kenny, J. Ryan/Altera Corporation|Wills, Jeff/Altera Corporation|Pancoast, Rick/Lockheed Martin Corporation|Taliaferro, Ellis/Lockheed Martin Corporation	2007	2007/txt/16_Kenny_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/16_Kenny_Abstract.pdf
332	Digital Beam Former Coefficient Management Using Advanced Embedded Processor Technology	Kenny, J. Ryan/Altera Corporation|Krikelis, Argy/Altera Corporation	2007	2007/txt/17_Kenny_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/17_Kenny_Abstract.pdf
333	FPGA Coprocessing in Multi-Core Architectures for DSP	Kenny, J. Ryan/Altera Corporation|Mackin, Bryce/Altera Corporation	2007	2007/txt/18_Kenny_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/18_Kenny_Abstract.pdf
334	Transformation of Sequential Software into Parallel FPGA Hardware: A Case Study Using the SPEC CPU 2006 Benchmark	Hoare, Raymond R./Concurrent EDA, LLC	2007	2007/txt/19_Hoare_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/19_Hoare_Abstract.pdf
335	FPGA-Based Acceleration of an Image Registration Algorithm	Brockman, Jay B./University of Notre Dame|Rinzler, Daniel/University of Notre Dame|Bui, Peter/University of Notre Dame|Iannarilli, Frank/Aerodyne Research, Inc.	2007	2007/txt/20_Brockman_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/20_Brockman_Abstract.pdf
336	Applying Open Standards to FPGA IP Interfaces	Siegel, Shepard/Mercury Computer Systems, Inc.	2007	2007/txt/21_Siegel_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/21_Siegel_Abstract.pdf
337	FPGA Based Systolic Array Implementation of QR Transformation Using Givens Rotations	Wang, Xiaojun/Northeastern University|Leeser, Miriam E./Northeastern University	2007	2007/txt/22_Wang_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/22_Wang_Abstract.pdf
338	Projective Transform on Cell: A Case Study	Sacco, Sharon/MIT Lincoln Laboratory|Kim, Hahn/MIT Lincoln Laboratory|Mohindra, Sanjeev/MIT Lincoln Laboratory|Boettcher, Peter/MIT Lincoln Laboratory|Bowen, Chris/MIT Lincoln Laboratory|Bliss, Nadya Travinin/MIT Lincoln Laboratory|Schrader, Glenn/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory	2007	2007/txt/23_Sacco_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/23_Sacco_Abstract.pdf
339	Toward Fast Computation of Dense Image Correspondence on the GPU	Duchaineau, Mark/Lawrence Livermore National Laboratory|Cohen, Jonathan/Lawrence Livermore National Laboratory|Vaidya, Sheila/Lawrence Livermore National Laboratory	2007	2007/txt/24_Duchaineau_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/24_Duchaineau_Abstract.pdf
340	Analysis and Mapping of Sparse Matrix Computations	Bliss, Nadya Travinin/MIT Lincoln Laboratory|Mohindra, Sanjeev/MIT Lincoln Laboratory|Aggarwal, Varun/Massachusetts Institute of Technology|OReilly, Una-May/Massachusetts Institute of Technology, CSAIL	2007	2007/txt/25_Bliss_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/25_Bliss_Abstract.pdf
341	Are Graphics Processors the New Supercomputers?	Rubin, Norman/ATI Research	2007	2007/txt/28_Rubin_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/28_Rubin_Abstract.pdf
342	Benchmarking the NVIDIA 8800GTX with CUDA Development Platform	McGraw-Herdeg, Michael/Massachusetts Institute of Technology|Enright, Douglas/The Aerospace Corporation|Michel, B. Scott/The Aerospace Corporation	2007	2007/txt/29_D.Enright_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/29_D.Enright_Abstract.pdf
343	FFTs of Arbitrary Dimensions on GPUs	Sun, Xiaobai/Duke University|Pitsianis, Nikos/Duke University	2007	2007/txt/30_Sun_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/30_Sun_Abstract.pdf
344	DARPA STAT BOY: Fast Hybrid QR-Cholesky Factorization and Tuning Techniques for STAP Algorithm Implementation on GPU Architectures	Healy, Dennis/DARPA|Braunreiter, Dennis/SAIC|Sillaci, Jackie/SAIC|Boe, David/SAIC|Furtek, Jeremy/SAIC|Sun, Xiaobai/Duke University	2007	2007/txt/31_Braunreiter_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day2/31_Braunreiter_Abstract.pdf
345	High Performance Simulations of Electrochemical Models on the Cell Broadband Engine	Geraci, James/Massachusetts Institute of Technology|Raghunathan, Sudarshan/Massachusetts Institute of Technology	2007	2007/txt/02_Geraci_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/02_Geraci_Abstract.pdf
346	Sourcery VSIPL++ for the Cell/B.E.	Bergmann, Jules/CodeSourcery, Inc.|Mitchell, Mark/CodeSourcery, Inc.|McCoy, Don/CodeSourcery, Inc.|Seefeld, Stefan/CodeSourcery, Inc.|Salama, Assem/CodeSourcery, Inc.|Christensen, Fred/IBM|Steck, Thomas/Lockheed Martin Corporation	2007	2007/txt/03_Bergmann_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/03_Bergmann_Abstract.pdf
347	Programming Examples that Expose Efficiency Issues for the Cell Broadband Engine Architecture	Lundgren, William/Gedae, Inc.|Pancoast, Rick/Lockheed Martin Corporation|Erb, David/IBM|Barnes, Kerry/Gedae, Inc.|Steed, James/Gedae, Inc.	2007	2007/txt/04_Lundgren_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/04_Lundgren_Abstract.pdf
348	PVTOL: A High-Level Signal Processing Library for Multicore Processors	Kim, Hahn/MIT Lincoln Laboratory|Bliss, Nadya Travinin/MIT Lincoln Laboratory|Haney, Ryan/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Mohindra, Sanjeev/MIT Lincoln Laboratory|Sacco, Sharon/MIT Lincoln Laboratory|Schrader, Glenn/MIT Lincoln Laboratory|Rutledge, Edward M./MIT Lincoln Laboratory	2007	2007/txt/05_Kim_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/05_Kim_Abstract.pdf
349	Application-Level Benchmarking with Synthetic Aperture Radar	Conger, Chris/University of Florida|Jacobs, Adam/University of Florida|George, Alan D./University of Florida	2007	2007/txt/07_Conger_Abstract.txt	https://www.ll.mit.edu/HPEC/agendas/proc07/Day3/07_Conger_Abstract.pdf
350	A Survey of Multi-Core Coarse-Grained Reconfigurable Arrays for Embedded Applications	Tripp, Justin/Los Alamos National Laboratory|Frigo, Jan/Los Alamos National Laboratory|Graham, Paul/Los Alamos National Laboratory	2007	2007/txt/08_Tripp_Abstract.txt	https://www.ll.mit.edu/HPEC/agendas/proc07/Day3/08_Tripp_Abstract.pdf
351	Exploring Multi-core Processors Using Realistic Signal- and Image-processing Application Benchmarks	Artz, Ray/Lockheed Martin Corporation|Loe, Brian/Lockheed Martin Corporation|Pavelich, Janet/Lockheed Martin Corporation|Bergmann, Jules/CodeSourcery, Inc.	2007	2007/txt/09_Artz_Abstract.txt	https://www.ll.mit.edu/HPEC/agendas/proc07/Day3/09_Artz_Abstract.pdf
352	Hardware and Compute Abstraction Layers for Accelerated Computing Using Graphics Hardware and Conventional CPUs	Hensley, Justin/Advanced Micro Devices, Inc.	2007	2007/txt/10_Hensley_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/10_Hensley_Abstract.pdf
353	Gedae Portability: From Simulation to DSPs to the Cell Broadband Engine	Steed, James/Gedae, Inc.|Lundgren, William/Gedae, Inc.|Barnes, Kerry/Gedae, Inc.	2007	2007/txt/10_Steed_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/10_Steed_Abstract.pdf
354	Accelerating MATLAB with CUDA	Fatica, Massimiliano/NVIDIA Corporation|Jeong, Won-Ki/University of Utah	2007	2007/txt/11_Fatica_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/11_Fatica_Abstract.pdf
355	Implementation of Parallel Processing Techniques on Graphical Processing Units	Baker, Brad/General Dynamics|Haney, Wayne/General Dynamics|Choi, Charles/General Dynamics	2007	2007/txt/12_Baker_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/12_Baker_Abstract.pdf
356	R-Verify: Deep Checking of Embedded Code	Ezick, James/Reservoir Labs, Inc.|Nguyen, Donald/Reservoir Labs, Inc.|Lethin, Richard/Reservoir Labs, Inc.|Pancoast, Rick/Lockheed Martin Corporation	2007	2007/txt/13_Ezick_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/13_Ezick_Abstract.pdf
357	Dependable Multiprocessing with the Cell Broadband Engine	Bueno, David/Honeywell, Inc.|Clark, Matthew/Honeywell, Inc.|Samson, John R. Jr./Honeywell, Inc.|Jacobs, Adam/University of Florida	2007	2007/txt/14_Bueno_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/14_Bueno_Abstract.pdf
358	Introduction of Error Correcting Schemes in the Design Process of Self-Healing Circuits for Nanoscale Fabrics	Dezan, Catherine/Universit de Bretagne Occidentale|Wang, Teng/University of Massachusetts	2007	2007/txt/15_Dezan_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/15_Dezan_Abstract.pdf
359	Development and Performance Analysis of a Distributed Corner Turn using the AXIS Graphical Software System	Litrenta, Thomas/Radstone Embedded Systems	2007	2007/txt/16_Litrenta_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/16_Litrenta_Abstract.pdf
360	Multi-core Programming Frameworks for Embedded Systems	Sanghai, Kaushal/Analog Devices, Inc.|Gentile, Richard/Analog Devices, Inc.	2007	2007/txt/17_Sanghai_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/17_Sanghai_Abstract.pdf
361	Real-time Multi-core PDE-Solvers in LabVIEW	McCaslin, Shawn/National Instruments|Cerna, Michael/National Instruments|Chen, Michael/National Instruments|Zhang, Nanxiong/National Instruments|Wang, Bin/National Instruments|Wenzel, Lothar/National Instruments	2007	2007/txt/18_McCaslin_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/18_McCaslin_Abstract.pdf
362	Announcing PWRficient Processors from PA Semi, the Most Power-Efficient, High-Performance Processors Available	Bannon, Pete/P.A. Semi	2007	2007/txt/19_Bannon_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/19_Bannon_Abstract.pdf
363	Vforce: Aiding the Productivity and Portability in Reconfigurable Supercomputer Applications via Runtime Hardware Binding	Moore, Nicholas/Northeastern University|Leeser, Miriam E./Northeastern University|Smith-King, Laurie/College of the Holy Cross	2007	2007/txt/21_Moore_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/21_Moore_Abstract.pdf
364	On-Chip Photonic Communications for High-Performance Multi-Core Processors	Bergman, Keren/Columbia University|Carloni, Luca P./Columbia University	2007	2007/txt/22_Bergman_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/22_Bergman_Abstract.pdf
365	Implementation of Polar Format SAR Image Formation on the IBM Cell Broadband Engine	Rudin, Jeffrey/Mercury Computer Systems, Inc.	2007	2007/txt/23_Rudin_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/23_Rudin_Abstract.pdf
366	POD: A Parallel-On-Die Architecture	Woo, Dong Hyuk/Georgia Institute of Technology|Fryman, Joshua/Intel Research Berkeley|Knies, Allan/Georgia Institute of Technology|Eng, Marsha/Intel Corporation	2007	2007/txt/24_Woo_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/24_Woo_Abstract.pdf
367	Multithreaded Programming in Cilk	Frigo, Matteo/Cilk Arts	2007	2007/txt/25_Frigo_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc07/Day3/25_Frigo_Abstract.pdf
368	Linear Algebraic Graph Algorithms for Back End Processing	Kepner, Jeremy/MIT Lincoln Laboratory|Bliss, Nadya Travinin/MIT Lincoln Laboratory|Robinson, Eric/MIT Lincoln Laboratory	2008	2008/txt/1-Day1-Session1-Kepner-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/1-Day1-Session1-Kepner-abstract.pdf
369	Multicore Acceleration of the Complex Ambiguity Function	Enright, Douglas/The Aerospace Corporation|Dashofy, Eric/The Aerospace Corporation|AuYeung, Michael/The Aerospace Corporation|Boughton, R. Scott/The Aerospace Corporation|Clark, J. Matt/The Aerospace Corporation|Scorfano, Ronald Jr./The Aerospace Corporation	2008	2008/txt/2-Day1-PosterDemoA-Enright-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/2-Day1-PosterDemoA-Enright-abstract.pdf
370	Re-Mapping of a Reconfigurable Generic Search DSP (RGSD) and a Generic Air Track Processor (GATP) to Multicore Technology with Linux SMP	Hamilton, Robert/CSP, Inc.|Pelon, Bernard/CSP, Inc.	2008	2008/txt/3-Day1-PosterDemoA-Hamilton-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/3-Day1-PosterDemoA-Hamilton-abstract.pdf
371	Efficient Multidimensional Polynomial Filtering for Nonlinear Digital Predistortion	Herman, Matthew/MIT Lincoln Laboratory|Miller, Benjamin A./MIT Lincoln Laboratory|Goodman, Joel/MIT Lincoln Laboratory	2008	2008/txt/4-Day1-PosterDemoA-Herman-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/4-Day1-PosterDemoA-Herman-abstract.pdf
372	Designing Processing Architectures for Space Applications	Holland, John/Northrop Grumman Corporation|Glaser, Eliot/Northrop Grumman Corporation	2008	2008/txt/5-Day1-PosterDemoA-Holland-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/5-Day1-PosterDemoA-Holland-abstract.pdf
373	2D-3D Registration of Optical and Ladar Imagery for Real-Time Tracking	Mastin, Andrew/MIT Lincoln Laboratory, Massachusetts Institute of Technology|Kepner, Jeremy/MIT Lincoln Laboratory|Fisher, John III/Massachusetts Institute of Technology	2008	2008/txt/6-Day1-PosterDemoA-Mastin-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/6-Day1-PosterDemoA-Mastin-abstract.pdf
374	Leveraging Multi-Core Processors in a CDMA-2000 SDR Base Station	Muir, Steve/Vanu, Inc.|Chapin, John/Vanu, Inc.|Chiu, Andrew/Vanu, Inc.|Lum, Victor/Vanu, Inc.|Nimmer, Jeremy/Vanu, Inc.	2008	2008/txt/7-Day1-PosterDemoA-Muir-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/7-Day1-PosterDemoA-Muir-abstract.pdf
375	Channelization and Resampling Using a Graphics Processing Unit	Slone, Ambrose/SAIC|Otto, Paul/SAIC|Kuraishi, Aqsa/SAIC	2008	2008/txt/8-Day1-PosterDemoA-Otto-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/8-Day1-PosterDemoA-Otto-abstract.pdf
376	High Performance Processing with MONARCH - A Case Study in CT Reconstruction	Prager, Kenneth/Raytheon Company|Rohler, David/Raytheon Company|Marek, Pat/Raytheon Company|Lewins, Lloyd/Raytheon Company	2008	2008/txt/10-Day1-PosterDemoA-Prager-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/10-Day1-PosterDemoA-Prager-abstract.pdf
377	Optimization of Embedded Linux systems without FPU	Panasyuk, Sergey/SUNY Institute of Technology|Spetka, Scott/SUNY Institute of Technology, ITT Corp	2008	2008/txt/11-Day1-PosterDemoA-Spetka-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/11-Day1-PosterDemoA-Spetka-abstract.pdf
378	Radar Pulse Compression Using the NVidia CUDA Framework	Bash, Stephen/MIT Lincoln Laboratory|Carpman, David/MIT Lincoln Laboratory|Holl, David/MIT Lincoln Laboratory	2008	2008/txt/12-Day1-PosterDemoA-Bash-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/12-Day1-PosterDemoA-Bash-abstract.pdf
379	Experience and Results Porting HPEC Benchmarks to MONARCH	Lewins, Lloyd/Raytheon Company|Prager, Kenneth/Raytheon Company	2008	2008/txt/13-Day1-Session2-Lewins-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/13-Day1-Session2-Lewins-abstract.pdf
380	High-Performance, Parallel Embedded Architectures Using Acalis CPU872 PowerPC Multicore	Swensen, John/CPU Technology Inc.|Walters, Gail/CPU Technology Inc.	2008	2008/txt/17-Day1-Focus2-Swensen-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/17-Day1-Focus2-Swensen-abstract.pdf
381	Building Manycore Processor-to-DRAM Networks Using Monolithic Silicon Photonics	Joshi, Ajay/Massachusetts Institute of Technology|Batten, Christopher/Massachusetts Institute of Technology|Stojanovic, Vladimir/Massachusetts Institute of Technology|Asanovic, Krste/University of California at Berkeley	2008	2008/txt/14-Day1-Session2-Joshi-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/14-Day1-Session2-Joshi-abstract.pdf
382	Porting Some Key Caltech & JPL Applications to a PS3 Cluster - A Wild Ride	Upchurch, Ed/Caltech, Jet Propulsion Laboratory|Springer, Paul/Jet Propulsion Laboratory|Stalzer, Mark/Caltech|Mauch, Sean/Caltech|McCorquodale, John/Caltech|Lindheim, Jan/Caltech	2008	2008/txt/11-Upchurch-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/11-Upchurch-abstract.pdf
383	Photonic Many-Core Architecture Study	Bliss, Nadya Travinin/MIT Lincoln Laboratory|Asanovic, Krste/University of California at Berkeley|Bergman, Keren/Columbia University|Carloni, Luca P./Columbia University|Kepner, Jeremy/MIT Lincoln Laboratory|Stojanovic, Vladimir/Massachusetts Institute of Technology	2008	2008/txt/15-Day1-Session2-Bliss-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/15-Day1-Session2-Bliss-abstract.pdf
384	Introspection-Based Fault Tolerance for Future On-Board Computing Systems	James, Mark/Jet Propulsion Laboratory, California Institute of Technology|Zima, Hans/Jet Propulsion Laboratory, California Institute of Technology	2008	2008/txt/12-Zima-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/12-Zima-abstract.pdf
385	When Multicore Isn't Enough: Trends and the Future for Multi-Multicore Systems	Reilly, Matthew/SiCortex, Inc.	2008	2008/txt/16-Day1-Session2-Reilly-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day1/16-Day1-Session2-Reilly-abstract.pdf
386	Using GPUs to Enable Highly Reliable Embedded Storage	Curry, Matthew/University of Alabama|Skjellum, Anthony/University of Alabama|Ward, H. Lee/Sandia National Laboratories|Brightwell, Ron/Sandia National Laboratories	2008	2008/txt/18-Day2-Session3-Curry-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/18-Day2-Session3-Curry-abstract.pdf
387	2D Phase Unwrapping on FPGAs and GPUs	Braganza, Sherman/Northeastern University|Leeser, Miriam E./Northeastern University	2008	2008/txt/21-Day2-Focus3-Braganza-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/21-Day2-Focus3-Braganza-abstract.pdf
388	Extending VForce to Include Support for NVIDIA GPUs using CUDA	Cuccaro, Dennis/Northeastern University|Moore, Nicholas/Northeastern University|Leeser, Miriam E./Northeastern University|Smith-King, Laurie/College of the Holy Cross	2008	2008/txt/18A-Day2-Session3-Moore-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/18A-Day2-Session3-Moore-abstract.pdf
389	Multicore versus FPGA in the Acceleration of Discrete Molecular Dynamics	Dean, Tony/Boston University|Model, Josh/Boston University|Herbordt, Martin C./Boston University	2008	2008/txt/22-Day2-Focus3-Herbordt-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/22-Day2-Focus3-Herbordt-abstract.pdf
390	GPU VSIPL: High-Performance VSIPL Implementation for GPUs	Kerr, Andrew/Georgia Institute of Technology|Campbell, Daniel/Georgia Institute of Technology|Richards, Mark/Georgia Institute of Technology	2008	2008/txt/19-Day2-Session3-Campbell-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/19-Day2-Session3-Campbell-abstract.pdf
391	An Ethernet-Accessible Control Infrastructure for Rapid FPGA Development	Heckerling, Andrew/MIT Lincoln Laboratory|Anderson, Thomas/MIT Lincoln Laboratory|Nguyen, Huy Tam/MIT Lincoln Laboratory|Price, Greg/MIT Lincoln Laboratory|Siegal, Sara/MIT Lincoln Laboratory|Thomas, John/MIT Lincoln Laboratory	2008	2008/txt/23-Day2-Focus3-Heckerling-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/23-Day2-Focus3-Heckerling-abstract.pdf
392	Power Consumption of Desktop and Mobile GPUs for IRSTAP Applications	Roeder, Michael/SAIC|Furtek, Jeremy/SAIC|Davis, Nolan/SAIC|Tebcherani, Cezario/SAIC|Tanida, Masatoshi/SAIC|Braunreiter, Dennis/SAIC	2008	2008/txt/20-Day2-Session3-Roeder-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/20-Day2-Session3-Roeder-abstract.pdf
393	Resource-aware Distributed Block-based LU Decomposition on Wireless Sensor Networks	Abdelhak, Sherine/University of Louisiana at Lafayette|Tessier, Jared/University of Louisiana at Lafayette|Ghosh, Soumik/University of Louisiana at Lafayette|Bayoumi, Magdy/University of Louisiana at Lafayette	2008	2008/txt/24-Day2-PosterDemoB-Abdelhak-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/24-Day2-PosterDemoB-Abdelhak-abstract.pdf
394	Application Implementation on the Cell B.E. Processor: Techniques Employed	Freeman, John/Black River Systems Company, Inc.|Brassaw, Diane/Black River Systems Company, Inc.|Besler, Rich/Black River Systems Company, Inc.|Few, Brian/Black River Systems Company, Inc.|Davis, Shelby/Black River Systems Company, Inc.|Buley, Ben/Black River Systems Company, Inc.	2008	2008/txt/25-Day2-PosterDemoB-Freeman-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/25-Day2-PosterDemoB-Freeman-abstract.pdf
395	Embedding Constraint Satisfaction using Parallel Soft-Core Processors on FPGAs	Subramanian, Prasad/Utah State University|Eames, Brandon/Utah State University	2008	2008/txt/26-Day2-PosterDemoB-Eames-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/26-Day2-PosterDemoB-Eames-abstract.pdf
396	Hardware-in-the-Loop Simulation with the Common Simulation Framework	Gardiner, Judith/Ohio Supercomputer Center	2008	2008/txt/27-Day2-PosterDemoB-Gardiner-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/27-Day2-PosterDemoB-Gardiner-abstract.pdf
397	SmartCell: Architecture, Design and Performance Analysis for Reconfigurable Embedded Computing	Huang, Xinming/Worcester Polytechnic Institute	2008	2008/txt/28-Day2-PosterDemoB-Huang-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/28-Day2-PosterDemoB-Huang-abstract.pdf
398	Impact on High Performance Applications: FPGA Chip Bandwidth at 40nm	Kenny, J. Ryan/Altera Corporation	2008	2008/txt/29-Day2-PosterDemoB-Kenny-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/29-Day2-PosterDemoB-Kenny-abstract.pdf
399	Implementation of a Highly Parameterized Digital PIV System On Reconfigurable Hardware	Bennis, Abderrahmane/Northeastern University|Leeser, Miriam E./Northeastern University|Tadmor, Gilead/Northeastern University|Tedrake, Russ/Massachusetts Institute of Technology	2008	2008/txt/30-Day2-PosterDemoB-Leeser-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/30-Day2-PosterDemoB-Leeser-abstract.pdf
400	A Next-Generation Many-core Processor with Reliability, Fault Tolerance and Adaptive Power Management Features Optimized for Embedded and High Performance Computing Applications	McIntosh-Smith, Simon/ClearSpeed Technology plc	2008	2008/txt/31-Day2-PosterDemoB-McIntosh-Smith-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/31-Day2-PosterDemoB-McIntosh-Smith-abstract.pdf
401	Converged Sensor Network Architecture (CSNA)	Dunn, Ian/Mercury Computer Systems, Inc.|Desrochers, Michael/Mercury Computer Systems, Inc.|Cooper, Robert/Mercury Computer Systems, Inc.	2008	2008/txt/32-Day2-PosterDemoB-Dunn-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/32-Day2-PosterDemoB-Dunn-abstract.pdf
402	NMP ST8 Dependable Multiprocessor (DM)	Samson, John R. Jr./Honeywell International, Aerospace Systems	2008	2008/txt/33-Day2-PosterDemoB-Samson-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/33-Day2-PosterDemoB-Samson-abstract.pdf
403	Threading Opportunities in High-Performance Flash-Memory Storage	Ulmer, Craig/Sandia National Laboratories|Gokhale, Maya/Lawrence Livermore National Laboratory	2008	2008/txt/34-Day2-PosterDemoB-Ulmer-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/34-Day2-PosterDemoB-Ulmer-abstract.pdf
404	Accelerating Floating Point DGEMM on FPGAs	Langhammer, Martin/Altera Corporation|VanCourt, Thomas/Altera Corporation	2008	2008/txt/35-Day2-PosterDemoB-VanCourt-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/35-Day2-PosterDemoB-VanCourt-abstract.pdf
405	Using Layer 2 Ethernet for High-Throughput, Real-Time Applications	Blau, Robert/Mercury Computer Systems, Inc.	2008	2008/txt/36-Day2-Session4-Blau-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/36-Day2-Session4-Blau-abstract.pdf
406	Synthetic Aperture Radar Backprojection on Sony PlayStation 3 Cell Broadband Engine and Intel Quad-core Xeon	Backues, Mark/SET Corporation|Majumder, Uttam (Tom)/AFRL|York, Daniel/SOCHE|Minardi, Michael/AFRL	2008	2008/txt/39-Day2-Focus4-Majumder-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/39-Day2-Focus4-Majumder-abstract.pdf
407	Performance and Energy Comparison of Electrical and Hybrid Photonic Networks for CMPs	Kamil, Shoaib/University of California at Berkeley, Lawrence Berkeley National Laboratory|Jain, Ankit/University of California at Berkeley|Mohiyuddin, Marghoob/University of California at Berkeley|Shalf, John/Lawrence Berkeley National Laboratory|Kubiatowicz, John/University of California at Berkeley	2008	2008/txt/37-Day2-Session4-Kamil-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/37-Day2-Session4-Kamil-abstract.pdf
408	Large Multicore FFTs: Approaches to Optimization	Sacco, Sharon/MIT Lincoln Laboratory	2008	2008/txt/40-Day2-Focus4-Sacco-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/40-Day2-Focus4-Sacco-abstract.pdf
409	Optimizing Discrete Wavelet Transform on the Cell Broadband Engine	Kang, Seunghwa/Georgia Institute of Technology|Bader, David A./Georgia Institute of Technology	2008	2008/txt/41-Day2-Focus4-Kang-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day2/41-Day2-Focus4-Kang-abstract.pdf
410	PVTOL: Designing Portability, Productivity and Performance for Multicore Architectures	Kim, Hahn/MIT Lincoln Laboratory|Bliss, Nadya Travinin/MIT Lincoln Laboratory|Daly, Jim/MIT Lincoln Laboratory|Eng, Karen/MIT Lincoln Laboratory|Gale, Jeremiah/MIT Lincoln Laboratory|Geraci, James/MIT Lincoln Laboratory|Haney, Ryan/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Mohindra, Sanjeev/MIT Lincoln Laboratory|Sacco, Sharon/MIT Lincoln Laboratory|Rutledge, Edward M./MIT Lincoln Laboratory	2008	2008/txt/42-Day3-Session5-Kim-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/42-Day3-Session5-Kim-abstract.pdf
411	Evaluating the Productivity of a Multicore Architecture	Kepner, Jeremy/MIT Lincoln Laboratory|Bliss, Nadya Travinin/MIT Lincoln Laboratory	2008	2008/txt/47-Day3-Focus5-Kepner-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/47-Day3-Focus5-Kepner-abstract.pdf
412	Parallelizing QR Decompositions with the  R-Stream Compiler	Leung, Allen/Reservoir Labs, Inc.|Vasilache, Nicolas/Reservoir Labs, Inc.|Meister, Benoit/Reservoir Labs, Inc.|Lethin, Richard/Reservoir Labs, Inc.	2008	2008/txt/43-Day3-Session5-Leung-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/43-Day3-Session5-Leung-abstract.pdf
413	Fixed and Reconfigurable Multi-Core Device Characterization for HPEC	Williams, Jason/University of Florida|George, Alan D./University of Florida|Richardson, Justin/University of Florida|Gosrani, Kunal/University of Florida|Suresh, Siddarth/University of Florida	2008	2008/txt/48-Day3-Focus5-Williams-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/48-Day3-Focus5-Williams-abstract.pdf
414	CrossCheck: Improving System Confidence through High-Speed Dynamic Property Checking	Springer, Jonathan/Reservoir Labs, Inc.|Ezick, James/Reservoir Labs, Inc.|Wohlford, David/Reservoir Labs, Inc.|Craven, Matthew/Lockheed Martin|Buskens, Rick/Lockheed Martin	2008	2008/txt/44-Day3-Session5-Springer-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/44-Day3-Session5-Springer-abstract.pdf
415	Runtime Performance Monitoring of Architecturally Diverse Systems	Lancaster, Joseph/Washington University in St. Louis|Chamberlain, Roger/Washington University in St. Louis	2008	2008/txt/49-Day3-Focus5-Lancaster-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/49-Day3-Focus5-Lancaster-abstract.pdf
416	Simple, Efficient, Portable Decomposition of Large Data Sets	Lundgren, William/Gedae, Inc.|Erb, David/IBM|Aguilar, Max/IBM|Barnes, Kerry/Gedae, Inc.|Steed, James/Gedae, Inc.	2008	2008/txt/45-Day3-Session5-Lundgren-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/45-Day3-Session5-Lundgren-abstract.pdf
417	Structural Object Programming Model: Enabling Efficient Development on Massively Parallel Architectures	Bonetto, Laurent/Ambric, Inc.|Budlong, Brad/Ambric, Inc.|Butts, Michael/Ambric, Inc.|Wasson, Paul/Ambric, Inc.	2008	2008/txt/46-Day3-Session5-Butts-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/46-Day3-Session5-Butts-abstract.pdf
418	Rad Hard By Software for Space Multicore Processing	Bueno, David/Honeywell Inc.|Campagna, Dave/Honeywell Inc.|Kessler, Dave/Honeywell Inc.|Grobelny, Eric/Honeywell Inc.	2008	2008/txt/50-Day3-PosterDemoC-Bueno-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/50-Day3-PosterDemoC-Bueno-abstract.pdf
419	Program Generation with Spiral: Beyond Transforms	Franchetti, Franz/Carnegie Mellon University|Mcfarlin, Daniel/Carnegie Mellon University|Mesmay, Frdric de/Carnegie Mellon University|Shen, Hao/Carnegie Mellon University|Wlodarczyk, Tomasz/Carnegie Mellon University|Chellappa, Srinivas/Carnegie Mellon University|Telgarsky, Marek/Carnegie Mellon University|Milder, Peter/Carnegie Mellon University|Voronenko, Yevgen/Carnegie Mellon University|Yu, Qian/Carnegie Mellon University|Hoe, James C./Carnegie Mellon University|Moura, Jose/Carnegie Mellon University|Pschel, Markus/Carnegie Mellon University	2008	2008/txt/51-Day3-PosterDemoC-Franchetti-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/51-Day3-PosterDemoC-Franchetti-abstract.pdf
420	A General Framework for Multicore Programming with Sourcery VSIPL++	Moses, Brooks/CodeSourcery, Inc.|Bergmann, Jules/CodeSourcery, Inc.|Seefeld, Stefan/CodeSourcery, Inc.|McCoy, Don/CodeSourcery, Inc.|LeBlanc, Mike/CodeSourcery, Inc.	2008	2008/txt/52-Day3-PosterDemoC-Moses-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/52-Day3-PosterDemoC-Moses-abstract.pdf
421	Measurement, Visualization, and Improvement of Linux Cluster Performance	Howard, Paul/Microway, Inc.|Schulman, Bruce/Microway, Inc.|Fried, Stephen/Microway, Inc.	2008	2008/txt/53-Day3-PosterDemoC-Schulman-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/53-Day3-PosterDemoC-Schulman-abstract.pdf
422	Partitioned FFTC: An Improved Fast Fourier Transform for the IBM Cell Broadband Engine	Shaffer, Andrew/Pennsylvania State University|Einfalt, Bruce/Pennsylvania State University|Raghavan, Padma/Pennsylvania State University	2008	2008/txt/54-Day3-PosterDemoC-Shaffer-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/54-Day3-PosterDemoC-Shaffer-abstract.pdf
423	Parallelization of NUFFT with Radial Data on Multicore Processors	Pitsianis, Nikos/Duke University|Sun, Xiaobai/Duke University	2008	2008/txt/C6-Sun-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/C6-Sun-abstract.pdf
424	LabVIEW Real Time for High Performance Control Applications	Vrancic, Aljosa/National Instruments|Wenzel, Lothar/National Instruments	2008	2008/txt/55-Day3-PosterDemoC-Vrancic-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/55-Day3-PosterDemoC-Vrancic-abstract.pdf
425	An Approach Using the Data Distribution Service as the Connecting Transport for 100X Joint Battlespace Infosphere Servers	Zhao, Lei/Georgia Institute of Technology|Blough, Douglas/Georgia Institute of Technology|Mooney, Vincent III/Georgia Institute of Technology|Fiore, Justin/Georgia Institute of Technology	2008	2008/txt/56-Day3-PosterDemoC-Zhao-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/56-Day3-PosterDemoC-Zhao-abstract.pdf
426	Hard Real-time Scheduling Framework on CellBE	Bui, Bach D./Department of Computer Science University of Illinois at Urbana Champaign|Chivukula, Deepti K./Department of Computer Science University of Illinois at Urbana Champaign|Caccamo, Marco/Department of Computer Science University of Illinois at Urbana Champaign|Sha, Lui/Department of Computer Science University of Illinois at Urbana Champaign	2008	2008/txt/50A-Day3-PosterDemoC-Bui-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/50A-Day3-PosterDemoC-Bui-abstract.pdf
427	Theory of Multicore Algorithms	Kepner, Jeremy/MIT Lincoln Laboratory|Bliss, Nadya Travinin/MIT Lincoln Laboratory	2008	2008/txt/57-Day3-Session6-Kepner-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/57-Day3-Session6-Kepner-abstract.pdf
428	GPU Performance Assessment with the HPEC Challenge	Kerr, Andrew/Georgia Institute of Technology|Campbell, Daniel/Georgia Institute of Technology|Richards, Mark/Georgia Institute of Technology	2008	2008/txt/58-Day3-Session6-Kerr-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/58-Day3-Session6-Kerr-abstract.pdf
429	Scalable SAR with Sourcery VSIPL++ for the Cell/B.E.	Bergmann, Jules/CodeSourcery, Inc.|LeBlanc, Mike/CodeSourcery, Inc.|McCoy, Don/CodeSourcery, Inc.|Moses, Brooks/CodeSourcery, Inc.|Seefeld, Stefan/CodeSourcery, Inc.	2008	2008/txt/40-Bergmann-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/40-Bergmann-abstract.pdf
430	Language, Dialect, and Speaker Recognition Using Gaussian Mixture Models on the Cell Processor	Malyska, Nicolas/MIT Lincoln Laboratory|Mohindra, Sanjeev/MIT Lincoln Laboratory|Reynolds, Douglas/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory	2008	2008/txt/59-Day3-Session6-Malyska-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/59-Day3-Session6-Malyska-abstract.pdf
431	Generating High-Performance General Size Linear Transform Libraries Using Spiral	Voronenko, Yevgen/Carnegie Mellon University|Franchetti, Franz/Carnegie Mellon University|Mesmay, Frdric de/Carnegie Mellon University|Pschel, Markus/Carnegie Mellon University	2008	2008/txt/60-Day3-Session6-Voronenko-abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/60-Day3-Session6-Voronenko-abstract.pdf
432	High-performance Heterogeneous and Flexible Computing Architecture for Spacecraft Internet Protocol Communication and Payload	Troxel, Ian/SEAKR Engineering, Inc.|Vaillancourt, Steve/SEAKR Engineering, Inc.|Murray, Paul/SEAKR Engineering, Inc.|Fehringer, Matthew/SEAKR Engineering, Inc.	2009	2009/txt/F1_1135_Troxel_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/F1_1135_Troxel_abstract.pdf
433	Cloud ComputingWhere ISR Data Will Go for Exploitation	Reuther, Albert/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Michaleas, Peter/MIT Lincoln Laboratory|Smith, William/MIT Lincoln Laboratory	2009	2009/txt/S1_1110_Reuther_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/S1_1110_Reuther_abstract.pdf
434	An Interactive Tool for Analyzing Kronecker Graphs	Nguyen, Huy Tam/Massachusetts Institute of Technology|Edelman, Alan/Massachusetts Institute of Technology|Kepner, Jeremy/MIT Lincoln Laboratory	2009	2009/txt/PA01_Nguyen_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA01_Nguyen_abstract.pdf
435	Automated Parallelization of Non-uniform Convolutions on Chip Multiprocessors	Zhang, Yuanrui/Pennsylvania State University|Kandemir, Mahmut/Pennsylvania State University|Pitsianis, Nikos/Duke University|Sun, Xiaobai/Duke University	2009	2009/txt/PA02_Zhang_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA02_Zhang_abstract.pdf
436	Checking Model Specifications with CrossCheck	Springer, Jonathan/Reservoir Labs, Inc.|Ezick, James/Reservoir Labs, Inc.|Craven, Matthew/Lockheed Martin|Buskens, Rick/Lockheed Martin	2009	2009/txt/PA03_Springer_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA03_Springer_abstract.pdf
437	The PetaFlops Router: Harnessing FPGAs and Accelerators for High Performance Computing	Baker, Zachary/Los Alamos National Laboratory|Bhattacharya, Tanmoy/Los Alamos National Laboratory|Dunham, Mark/Los Alamos National Laboratory|Graham, Paul/Los Alamos National Laboratory|Gupta, Rajan/Los Alamos National Laboratory|Inman, Jeff/Los Alamos National Laboratory|Klein, Andreas/Los Alamos National Laboratory|Kunde, Gerd/Los Alamos National Laboratory|McPherson, Al/Los Alamos National Laboratory|Stettler, Matt/Los Alamos National Laboratory|Tripp, Justin/Los Alamos National Laboratory	2009	2009/txt/PA04_Baker_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA04_Baker_abstract.pdf
438	Modeling Singular Valued Decomposition (SVD) Techniques using the Parallel MATLAB Toolbox	Otero, Inerys/University of Puerto Rico|Gonzalez, Carlos/University of Puerto Rico|Goenaga, Miguel/University of Puerto Rico|Rodriguez, Domingo/University of Puerto Rico	2009	2009/txt/PA05_Goenaga-Rodriguez_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA05_Goenaga-Rodriguez_abstract.pdf
439	Thermal-Aware Scheduling for Real-Time Applications in Embedded Systems	Lewis, Adam/University of Louisiana at Lafayette|Ghosh, Soumik/University of Louisiana at Lafayette|Tzeng, Nian-Feng/University of Louisiana at Lafayette	2009	2009/txt/PA06_Lewis-Ghosh_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA06_Lewis-Ghosh_abstract.pdf
440	High-Speed Parallel Processing of Protocol-Aware Signatures	Ros-Giralt, Jordi/Reservoir Labs, Inc.|Ezick, James/Reservoir Labs, Inc.|Szilagyi, Peter/Reservoir Labs, Inc.|Lethin, Richard/Reservoir Labs, Inc.	2009	2009/txt/PA07_Giralt_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA07_Giralt_abstract.pdf
441	UAV Video Image Stabilization on the SRC MAP Processor	Turri, William/University of Dayton Research Institute|Pointer, David/SRC Computers, LLC	2009	2009/txt/PA08_Turri_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA08_Turri_abstract.pdf
442	Parallel Processing in ROSA II	Siegal, Sara/MIT Lincoln Laboratory|Schrader, Glenn/MIT Lincoln Laboratory	2009	2009/txt/PA09_Schrader_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA09_Schrader_abstract.pdf
443	Dependable Multiprocessor (DM) Support for Diverse and Heterogeneous Processing	Samson, John R. Jr./Honeywell Aerospace, Defense and Space Systems|Clark, Matthew/Honeywell Aerospace, Defense and Space Systems|Grobelny, Eric/Honeywell Aerospace, Defense and Space Systems|Portfliet, Susan Van/Honeywell Aerospace, Defense and Space Systems	2009	2009/txt/PA10_Clark_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA10_Clark_abstract.pdf
444	Resource-aware Distributed Split Radix FFT on Wireless Sensor Networks	Abdelhak, Sherine/University of Louisiana at Lafayette|Tessier, Jared/University of Louisiana at Lafayette|Ghosh, Soumik/University of Louisiana at Lafayette|Bayoumi, Magdy/University of Louisiana at Lafayette|Tzeng, Nian-Feng/University of Louisiana at Lafayette	2009	2009/txt/PA11_Abdelhak_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA11_Abdelhak_abstract.pdf
445	High Bandwidth Data Collection and Processing Using OpenMPI on a LINUX Cluster	MacPherson, David/SRC Inc.|Kliss, Greg/SRC Inc.	2009	2009/txt/PA12_MacPherson_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA12_MacPherson_abstract.pdf
446	Very High Level Languages (VHLL) for No Pain Scalable Computing on High Performance Systems	Elton, Bracy/Ohio Supercomputer Center|Samsi, Siddharth/Ohio Supercomputer Center|Smith, Harrison Ben/Ohio Supercomputer Center|Humphrey, Laura/Ohio Supercomputer Center|Ahalt, Stanley/Ohio Supercomputer Center|Chalker, Alan/Ohio Supercomputer Center|Srivastava, Niraj/Interactive Supercomputing|Astala, Roope/Interactive Supercomputing	2009	2009/txt/PA13_Srivastava_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA13_Srivastava_abstract.pdf
447	Adapting the USRP as an Underwater Acoustic Modem	Ozog, Paul/Northeastern University|Leeser, Miriam E./Northeastern University|Stojanovic, Milica/Northeastern University	2009	2009/txt/PA14_Ozog_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/PA14_Ozog_abstract.pdf
448	Silicon-Photonic Clos Networks for Global On-Chip Communication	Joshi, Ajay/Massachusetts Institute of Technology|Batten, Christopher/Massachusetts Institute of Technology|Kwon, Yong-Jin/University of California|Beamer, Scott/University of California|Shamim, Imran/Massachusetts Institute of Technology|Asanovic, Krste/University of California|Stojanovic, Vladimir/Massachusetts Institute of Technology	2009	2009/txt/F2_1345_Joshi_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/F2_1345_Joshi_abstract.pdf
449	Photonic On-Chip Networks for Performance-Energy Optimized Off-Chip Memory Access	Hendry, Gilbert/Columbia University|Brunina, Daniel/Columbia University|Chan, Johnnie/Columbia University|Carloni, Luca P./Columbia University|Bergman, Keren/Columbia University	2009	2009/txt/F2_1415_Hendry_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/F2_1415_Hendry_abstract.pdf
450	Multi-objective Optimization of Sparse Array Computations	OReilly, Una-May/Massachusetts Institute of Technology|Bliss, Nadya Travinin/MIT Lincoln Laboratory|Mohindra, Sanjeev/MIT Lincoln Laboratory|Mullen, Julie/MIT Lincoln Laboratory|Robinson, Eric/MIT Lincoln Laboratory	2009	2009/txt/S2_1445_OReilly_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/S2_1445_OReilly_abstract.pdf
451	Low Power Silicon Microphotonic Communications for Embedded Systems	Watts, Michael/Sandia National Laboratories|Lentine, Anthony/Sandia National Laboratories|Trotter, Douglas/Sandia National Laboratories|Zortman, William/Sandia National Laboratories|Young, Ralph/Sandia National Laboratories|Campbell, David/Sandia National Laboratories|Shinde, Subhash/Sandia National Laboratories	2009	2009/txt/F2_1445_Watts_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/F2_1445_Watts_abstract.pdf
452	3D Exploitation of Large 2D Urban Photo Archives	Cho, Peter/MIT Lincoln Laboratory|Anderson, Ross/MIT Lincoln Laboratory|Snavely, Noah/Cornell University	2009	2009/txt/S2_1530_Cho_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/S2_1530_Cho_abstract.pdf
453	A Special-Purpose Processor System with Software-Defined Connectivity	Miller, Benjamin A./MIT Lincoln Laboratory|Siegal, Sara/MIT Lincoln Laboratory|Haupt, James/MIT Lincoln Laboratory|Nguyen, Huy Tam/MIT Lincoln Laboratory|Vai, Michael/MIT Lincoln Laboratory	2009	2009/txt/F2_1530_Miller_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/F2_1530_Miller_abstract.pdf
454	Optimizing an Innovative SAR Post-Processing Algorithm for Multi-Core Processors: A Case Study	Carlston, Peter/Intel Corporation|Murray, David/N.A. Software Ltd.	2009	2009/txt/S2_1600_Carlston_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/S2_1600_Carlston_abstract.pdf
455	OpenVPX: Architectures for High-Performance Embedded Computing	Cooper, Robert/Mercury Computer Systems|Littlefield, Mark/Curtiss-Wright Controls Embedded Computing	2009	2009/txt/F2_1600_Cooper_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/F2_1600_Cooper_abstract.pdf
456	Effective Floating Point Applications on FPGAs: Examples from Molecular Modeling	Sukhwani, Bharat/Boston University|Chiu, Matt/Boston University|Khan, Ashfaquzzaman/Boston University|Herbordt, Martin C./Boston University	2009	2009/txt/S2_1630_Herbordt_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day1/S2_1630_Herbordt_abstract.pdf
457	High Performance Linear Transform Program Generation for the Cell BE	Chellappa, Srinivas/Carnegie Mellon University|Franchetti, Franz/Carnegie Mellon University|Pschel, Markus/Carnegie Mellon University	2009	2009/txt/F3_0915_Chellappa_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/F3_0915_Chellappa_abstract.pdf
458	Fast Pattern Matching in 3D Images on GPUs	Eibl, Patrick/Duke University|Healy, Dennis/Duke University|Sun, Xiaobai/Duke University	2009	2009/txt/S3_0945_Pitsianis_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/S3_0945_Pitsianis_abstract.pdf
459	Implementation of 2-D FFT on the Cell Broadband Engine Architecture	Barnes, Kerry/Gedae, Inc.|Lundgren, William/Gedae, Inc.|Steed, James/Gedae, Inc.	2009	2009/txt/F3_0945_Lundgren_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/F3_0945_Lundgren_abstract.pdf
460	Hierarchical Parallelization of a Radio Frequency Tomography Application via Multiple GPUs	Schaa, Dana/Northeastern University|Barnell, Mark/AFRL|Astala, Roope/Interactive Supercomputing|Reinhardt, Steven/Interactive Supercomputing|Shah, Viral B./Interactive Supercomputing	2009	2009/txt/S3_1015_Reinhardt_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/S3_1015_Reinhardt_abstract.pdf
461	Remote Store Programming: Reflective Memory for Multicore	Hoffmann, Henry/Massachusetts Institute of Technology|Wentzlaff, David/Massachusetts Institute of Technology|Agarwal, Anant/Massachusetts Institute of Technology	2009	2009/txt/F3_1015_Hoffmann_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/F3_1015_Hoffmann_abstract.pdf
462	GPU Accelerated Decoding of High Performance Error Correcting Codes	Copeland, Andrew/MIT Lincoln Laboratory|Chang, Nicholas/MIT Lincoln Laboratory|Leung, Stephen/MIT Lincoln Laboratory	2009	2009/txt/S3_1100_Copeland_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/S3_1100_Copeland_abstract.pdf
463	A Multi-Paradigm Programming Model for Heterogeneous Architectures	Champigny, Michael/Mercury Computer Systems	2009	2009/txt/F3_1100_Champigny_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/F3_1100_Champigny_abstract.pdf
464	Accelerating a MATLAB Application with Nvidia GPUs: a Case Study for GPU Library Construction	Moore, Nicholas/Northeastern University|Leeser, Miriam E./Northeastern University	2009	2009/txt/S3_1130_Moore_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/S3_1130_Moore_abstract.pdf
465	Runtime Verification and Validation for Multi-Core Based On-Board Computing	Zima, Hans/Jet Propulsion Laboratory|James, Mark/Jet Propulsion Laboratory	2009	2009/txt/F3_1130_Zima_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/F3_1130_Zima_abstract.pdf
466	The State and Future of Middleware for HPEC	Skjellum, Anthony/RunTime Computing Solutions, LLC and University of Alabama at Birmingham	2009	2009/txt/F3_1200_Skjellum_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/F3_1200_Skjellum_abstract.pdf
467	Signal/Data Processor Implementation and Algorithms for Realtime Wide-Angle Ultra-Wideband SAR Image Formation	Isenman, Jeff/Lockheed Martin IS&GS|Jones, Eric/Lockheed Martin IS&GS|Caliga, David/SRC Computers, LLC	2009	2009/txt/PB01_Caliga_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB01_Caliga_abstract.pdf
468	GPU VSIPL: Core and Beyond	Kerr, Andrew/Georgia Institute of Technology|Campbell, Daniel/Georgia Institute of Technology|Richards, Mark/Georgia Institute of Technology	2009	2009/txt/PB02_Kerr_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB02_Kerr_abstract.pdf
469	RAPIDA Rapid Prototyping Methodology for Embedded Systems	Nguyen, Huy Tam/MIT Lincoln Laboratory|Vai, Michael/MIT Lincoln Laboratory|Heckerling, Andrew/MIT Lincoln Laboratory|Eskowitz, Michael/MIT Lincoln Laboratory|Ennis, Ford/MIT Lincoln Laboratory|Anderson, Thomas/MIT Lincoln Laboratory|Retherford, Larry/MIT Lincoln Laboratory|Lambert, George/MIT Lincoln Laboratory	2009	2009/txt/PB03_Nguyen_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB03_Nguyen_abstract.pdf
470	Floating Point Synthesis from Model-Based Design	Jervis, Mark/Altera Europe|Langhammer, Martin/Altera Europe|Santoro, Mark/Altera Europe|Griffiths, Graham/Altera Europe	2009	2009/txt/PB04_Jervis-Santoro_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB04_Jervis-Santoro_abstract.pdf
471	Heterogeneous Processing Solutions for the IBM BladeCenter	Stover, Patrick/Annapolis Micro Systems|Letourneau, Paul/Annapolis Micro Systems	2009	2009/txt/PB05_Letourneau_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB05_Letourneau_abstract.pdf
472	Disruptive Applications of GPGPU Technology	Curry, Matthew/University of Alabama at Birmingham|Skjellum, Anthony/University of Alabama at Birmingham	2009	2009/txt/PB06_Curry_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB06_Curry_abstract.pdf
473	A Fault Tolerant Gaussian Elimination Solver for the Cell Broadband Engine	Geraci, James/Square-Enix Research and Development	2009	2009/txt/PB09_Geraci_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB09_Geraci_abstract.pdf
474	QR Decomposition: Demonstration of Distributed Computing on Wireless Sensor Networks	Abdelhak, Sherine/University of Louisiana at Lafayette|Ghosh, Soumik/University of Louisiana at Lafayette|Chaudhuri, Rabi/University of Louisiana at Lafayette|Bayoumi, Magdy/University of Louisiana at Lafayette	2009	2009/txt/PB10_Abdelhak_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB10_Abdelhak_abstract.pdf
475	Developing Fast DSP Libraries for Advanced Processors	Murray, David/N.A. Software Ltd.|Delves, Mike/N.A. Software Ltd.	2009	2009/txt/PB11_Murray_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB11_Murray_abstract.pdf
476	Kronecker Products-based Regularized Image Interpolation Techniques	Trigueros, Blas/University of Puerto Rico|Castaeyra, Ricardo/University of Puerto Rico|Rodriguez, Domingo/University of Puerto Rico	2009	2009/txt/PB12_Trigueros-Rodriguez_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/PB12_Trigueros-Rodriguez_abstract.pdf
477	Nonlinear Equalization Processor IC for Wideband Receivers and Sensors	Song, William S./MIT Lincoln Laboratory|Kramer, Joshua/MIT Lincoln Laboratory|Mann, James/MIT Lincoln Laboratory|Gettings, Karen M. G. V./MIT Lincoln Laboratory|Goodman, Joel/MIT Lincoln Laboratory|Miller, Benjamin A./MIT Lincoln Laboratory|Herman, Matthew/MIT Lincoln Laboratory|Emberley, Thomas/MIT Lincoln Laboratory|Retherford, Larry/MIT Lincoln Laboratory|Horst, Albert/MIT Lincoln Laboratory|Raz, Gil/GMR Research & Technology, Inc.	2009	2009/txt/S4_1405_Song_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/S4_1405_Song_abstract.pdf
478	Sourcery VSIPL++ for NVIDIA CUDA GPUs	McCoy, Don/CodeSourcery, Inc.|Moses, Brooks/CodeSourcery, Inc.|Seefeld, Stefan/CodeSourcery, Inc.|LeBlanc, Mike/CodeSourcery, Inc.|Bergmann, Jules/CodeSourcery, Inc.	2009	2009/txt/S4_1435_Moses_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/S4_1435_Moses_abstract.pdf
479	Automatic Generation of Vectorized FastFourier Transform Libraries for the Larrabee and AVX Instruction SetExtension	McFarlin, Daniel/Carnegie Mellon University|Franchetti, Franz/Carnegie Mellon University|Pschel, Markus/Carnegie Mellon University	2009	2009/txt/S4_1505_McFarlin_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc09/Day2/S4_1505_McFarlin_abstract.pdf
480	Bio-Inspired Vision Processor for Ultra-Fast Object Categorization	Farabet, Clment/New York University and Yale University|Martini, Berin/Yale University|Akselrod, Polina/Yale University|Corda, Benoit/New York University|Talay, Selcuk/Yale University|LeCun, Yann/New York University|Culurciello, Eugenio/Yale University	2010	2010/txt/F1_0920_Culurciello_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/F1_0920_Culurciello_presentation/F1_0920_Culurciello _abstract.pdf
481	Hardware Acceleration of Electromagnetic Field Profile Computation: A Case Study Using the PO-SBR Method	Dunn, Eric/SAIC|Smith, Nathan/SAIC|Hoare, Raymond R./Concurrent EDA|Meng, Huan-Ting/University of Illinois at Urbana-Champaign|Jin, Jianming/University of Illinois at Urbana-Champaign	2010	2010/txt/F1_0950_Dunn_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/F1_0950_Dunn_abstract.pdf
482	Sparse Matrix Algorithms on GPUs and their Integration into SCIRun	Yablonski, Devon/Northeastern University|Leeser, Miriam E./Northeastern University|Brooks, Dana/Northeastern University	2010	2010/txt/S1_1035_Yablonski_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/S1_1035_Yablonski_abstract.pdf
483	Scalable Image Graph Matching and Analysis: (SIGMA)	Ni, Karl/MIT Lincoln Laboratory|Sun, Zachary/MIT Lincoln Laboratory|Bliss, Nadya Travinin/MIT Lincoln Laboratory	2010	2010/txt/F2_1035_Ni_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/F1_1035_Ni_presentation/F2_1035_Ni_abstract.pdf
484	Benchmark Evaluation of Radar Processing Algorithms on Graphics Processor Units (GPUs)	Sawyer, Scott M./Lockheed Martin|Pancoast, Rick/Lockheed Martin|Iaquinto, Mike/Lockheed Martin|Putatunda, Rathin/Lockheed Martin|Bennett, Rex/Lockheed Martin|Broadbent, John/Lockheed Martin|Harrington, Scott/Lockheed Martin|Dunne, Edward/Lockheed Martin	2010	2010/txt/S1_1105_Sawyer_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/S1_1105_Sawyer_abstract.pdf
485	Flexible Filters for High-Performance Embedded Computing	Collins, Rebecca/Columbia University|Carloni, Luca P./Columbia University	2010	2010/txt/F1_1105_Collins_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/F1_1105_Collins_abstract.pdf
486	Failing In Place for Low-Serviceability Infrastructure Using High-Parity GPU-Based RAID	Curry, Matthew/University of Alabama at Birmingham and Sandia National Laboratories|Ward, Lee/Sandia National Laboratories|Skjellum, Anthony/University of Alabama at Birmingham	2010	2010/txt/S1_1135_Curry_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/S1_1135_Curry_abstract.pdf
487	VSI/Pro-GPU: Commercial VSIPL Support for Single and Multikernel GP-GPU Accelerated Signal and Image Processing based on CUDA and Fermi	Skjellum, Anthony/RunTime Computing Solutions, LLC|Skjellum, Jennifer/RunTime Computing Solutions, LLC	2010	2010/txt/PA01_Skjellum_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA01_Skjellum_abstract.pdf
488	An FPGA Implementation of Incremental Clustering for Radar Pulse Deinterleaving	Bailie, Scott/MIT Lincoln Laboratory|Leeser, Miriam E./Northeastern University	2010	2010/txt/PA02_Bailie_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA02_Bailie_abstract.pdf
489	Particle Filter Speed Up Using a GPU	Sacha, John/Applied Research Laboratory|Shaffer, Andrew/Applied Research Laboratory	2010	2010/txt/PA03_Sacha_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA03_Sacha_abstract.pdf
490	Sidecar Network Adapters: Open Architectures for ISR Data Sources	McNally, Craig/MIT Lincoln Laboratory|Yee, Charles/MIT Lincoln Laboratory|Barbieri, Larry/MIT Lincoln Laboratory	2010	2010/txt/PA04_McNally_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA04_McNally_abstract.pdf
491	Fast Extraction of Feature Salience Maps for Rapid Video Data Analysis	Pitsianis, Nikos/Duke University|Sun, Xiaobai/Duke University	2010	2010/txt/PA05_Sun_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA05_Sun_abstract.pdf
492	A 25 GFLOPS/Watt Software Programmable Floating Point Accelerator	Olofsson, Andreas/Adapteva Inc.|Trogan, Roman/Adapteva Inc.|Raikhman, Oleg/Adapteva Inc.	2010	2010/txt/PA06_Olofsson_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA06_Olofsson_abstract.pdf
493	Large Matrix-Matrix Multiply on PS3 clusters	Fitzgerald, Dennis/ITT|Barnell, Mark/AFRL	2010	2010/txt/PA07_Barnell_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA07_Barnell_abstract.pdf
494	GeAccKL: Toward a GPU numerical kernels library for geosciences	Richardson, Alan/MIT|Hill, Chris/MIT	2010	2010/txt/PA08_Richardson_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA08_Richardson_abstract.pdf
495	Motion Saliency Map Generations for Video Data Analysis: Spatio-temporal Signatures in the Array Operations	Hu, Jun/Duke University|Pitsianis, Nikos/Duke University|Sun, Xiaobai/Duke University	2010	2010/txt/PA09_Hu_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA09_Hu_abstract.pdf
496	Queuing Theory Modeling of a CPU-GPU System	May, Lindsay/Northrop Grumman Corporation|Voigt, Robert/Northrop Grumman Corporation	2010	2010/txt/PA10_May_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA10_May_abstract.pdf
497	Dense Wavelength Division Multiplexed Interconnects for High Performance Embedded Computing Architectures	Cordes, Aaron/Lockheed Martin|Stevens, Rick/Lockheed Martin	2010	2010/txt/PA11_Cordes_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA11_Cordes_abstract.pdf
498	A Prototype FPGA Tile for Subthreshold-Optimized CMOS	Grossmann, Peter/Northeastern University|Leeser, Miriam E./Northeastern University	2010	2010/txt/PA12_Grossmann_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/PA12_Grossmann_abstract.pdf
499	DR&E LLGrid Portal: Interactive Supercomputing for DoD	Reuther, Albert/MIT Lincoln Laboratory|Arcand, William/MIT Lincoln Laboratory|Byun, Chansup/MIT Lincoln Laboratory|Bergeron, Bill/MIT Lincoln Laboratory|Hubbell, Matthew/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|McCabe, Andrew/MIT Lincoln Laboratory|Michaleas, Peter/MIT Lincoln Laboratory|Mullen, Julie/MIT Lincoln Laboratory|Prout, Andrew/MIT Lincoln Laboratory	2010	2010/txt/F2_1600_Reuther_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/F2_1600_Reuther_abstract.pdf
500	Micro-op Fission: Hyper-threading Without the Hyper-headache	Koutsoyannis, Robert/Carnegie Mellon University|Cartolano, Anthony/Carnegie Mellon University|McFarlin, Daniel/Carnegie Mellon University	2010	2010/txt/S2_1435_McFarlin_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/S2_1435_McFarlin_abstract.pdf
501	Performance Migration to Open Solutions: OFED for Embedded Fabrics	Cain, Kenneth Jr./Mercury Computer Systems, Inc.	2010	2010/txt/F2_1630_Cain_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/F2_1630_Cain_abstract.pdf
502	Automatic Parallelization and Locality Optimization of Beamforming Algorithms	Hartono, Albert/Reservoir Labs, Inc.|Vasilache, Nicolas/Reservoir Labs, Inc.|Bastoul, Cdric/Reservoir Labs, Inc.|Leung, Allen/Reservoir Labs, Inc.|Meister, Benoit/Reservoir Labs, Inc.|Lethin, Richard/Reservoir Labs, Inc.|Vouras, Peter/Naval Research Laboratory	2010	2010/txt/S2_1505_Hartono_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/S2_1505_Hartono_abstract.pdf
503	Large Scale Complex Network Analysis Using the Hybrid Combination of a MapReduce Cluster and a Highly Multithreaded System	Kang, Seunghwa/Georgia Institute of Technology|Bader, David A./Georgia Institute of Technology	2010	2010/txt/F2_1700_Kang_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/F2_1700_Kang_abstract.pdf
504	Performance Scalability on Embedded Many-Core Processors	Champigny, Michael/Mercury Computer Systems	2010	2010/txt/S2_1550_Champigny_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/S2_1550_Champigny_abstract.pdf
505	CRBLASTER: Benchmarking a Cosmic-Ray Rejection Application on the Tilera 64-core TILE64 Processor	Mighell, Kenneth/National Optical Astronomy Observatory	2010	2010/txt/S2_1620_Mighell_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/S2_1620_Mighell_abstract.pdf
506	Toward Mega-Scale Computing with pMatlab	Byun, Chansup/MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Sachdeva, Vipin/IBM|Jordan, Kirk/IBM	2010	2010/txt/S2_1650_Byun_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day1/S2_1650_Byun_abstract.pdf
507	Adding support for GPUs to PVTOL: The Parallel Vector Tile Optimizing Library	Brock, James/Northeastern University|Leeser, Miriam E./Northeastern University|Niedre, Mark/Northeastern University	2010	2010/txt/F3_0915_Brock_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/F3_0915_Brock_abstract.pdf
508	Comparison of Multicore Processors using Sourcery VSIPL++	Moses, Brooks/CodeSourcery, Inc.|McCoy, Don/CodeSourcery, Inc.|Voo, Justin/CodeSourcery, Inc.|Seefeld, Stefan/CodeSourcery, Inc.	2010	2010/txt/HPEC10_Moses.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/HPEC10_Moses.pdf
509	Adaptable and Efficient Variable Size Template Matching in CUDA	Moore, Nicholas/Northeastern University|Leeser, Miriam E./Northeastern University|Smith-King, Laurie/College of the Holy Cross	2010	2010/txt/F3_1100_Moore_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/F3_1100_Moore_abstract.pdf
510	Performance Characterization of the Tile Processor Architecture: Lessons Learned	Clark, Matthew/Honeywell|Grobelny, Eric/Honeywell|Passwater, Jim/Honeywell|White, Andrew/Honeywell	2010	2010/txt/PB01_Clark_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/PB01_Clark_abstract.pdf
511	The MIST, a local, secure cloud context and 802.11s testbed	Dempsey, Gregory/USMA|Feher, Ronald/USMA|Gordon, Lindsay/USMA|Keville, Kurt/MIT	2010	2010/txt/PB02_Keville_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/PB02_Keville_abstract.pdf
512	Development of a Real-Time Parallel UHF SAR Image Processor	Alexander, Matthew/MIT Lincoln Laboratory|Vai, Michael/MIT Lincoln Laboratory|Emberley, Thomas/MIT Lincoln Laboratory|Mooney, Stephen/MIT Lincoln Laboratory|Rizzari, Joseph/MIT Lincoln Laboratory	2010	2010/txt/PB03_Alexander_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/PB03_Alexander_abstract.pdf
513	Automated Software Cache Management	Lundgren, William/Gedae, Inc|Barnes, Kerry/Gedae, Inc|Steed, James/Gedae, Inc	2010	2010/txt/PB04_Lundgren_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/PB04_Lundgren_abstract.pdf
514	Dependable Multiprocessor (DM) Implementation for Nano-satellite and CubeSat Applications	Clark, Matthew/Honeywell|Samson, John R. Jr./Honeywell	2010	2010/txt/PB05_Clark-Samson_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/PB05_Clark-Samson_abstract.pdf
515	Multicore, Multithreaded, and/or Multi-GPU-Kernel VSIPL Standardization, Implementation, and Programming Impacts: Syntax, Semantics, Models	Skjellum, Anthony/RunTime Computing Solutions, LLC	2010	2010/txt/PB07_Skjellum_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/PB07_Skjellum_abstract.pdf
516	Mnemosyne: A Tool for Temporal Memory Access Analysis in HPC Applications	Tarapore, Shahrukh/Lockheed Martin|Burkholder, Matthew/Lockheed Martin	2010	2010/txt/PB08_Tarapore_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/PB08_Tarapore_abstract.pdf
517	Improving FFTW Benchmark to Measure Multi-core Processor Performance	Pilaud, William/Curtiss Wright Controls Embedded Computing	2010	2010/txt/PB10_Pilaud_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/PB10_Pilaud_abstract.pdf
518	Evaluating the Performance of DVB-S2 Over Asymmetric Heterogeneous Optical to Radio Frequency Satellite Links Using the LLGrid	List, Nancy/MIT Lincoln Laboratory|Royster, Tommy/MIT Lincoln Laboratory|Shoup, Ryan/MIT Lincoln Laboratory	2010	2010/txt/PB11_List_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/PB11_List_abstract.pdf
519	3-D Graph Processor	Song, William S./MIT Lincoln Laboratory|Kepner, Jeremy/MIT Lincoln Laboratory|Nguyen, Huy Tam/MIT Lincoln Laboratory|Kramer, Joshua/MIT Lincoln Laboratory|Gleyzer, Vitaliy/MIT Lincoln Laboratory|Mann, James/MIT Lincoln Laboratory|Horst, Albert/MIT Lincoln Laboratory|Retherford, Larry/MIT Lincoln Laboratory|Bond, Robert/MIT Lincoln Laboratory|Bliss, Nadya Travinin/MIT Lincoln Laboratory|Robinson, Eric/MIT Lincoln Laboratory|Mohindra, Sanjeev/MIT Lincoln Laboratory|Mullen, Julie/MIT Lincoln Laboratory	2010	2010/txt/S4_1335_Song_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/S4_1335_Song_abstract.pdf
520	Enabling High Performance Embedded Computing through Memory Access via Photonic Interconnects	Hendry, Gilbert/Columbia University|Robinson, Eric/MIT Lincoln Laboratory|Gleyzer, Vitaliy/MIT Lincoln Laboratory|Chan, Johnnie/Columbia University|Carloni, Luca P./Columbia University|Bliss, Nadya Travinin/MIT Lincoln Laboratory|Bergman, Keren/Columbia University	2010	2010/txt/S4_1435_Hendry_abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/S4_1435_Hendry_abstract.pdf
521	Using Graphics Processors to Accelerate Synthetic Aperture Sonar Imaging via Backpropagation	Campbell, Daniel/Georgia Tech Research Institute|McCans, Mark/Georgia Tech Research Institute|Davis, Mike/Georgia Tech Research Institute|Brinkmann, Mike/Georgia Tech Research Institute	2010	2010/txt/S4_1505_Campbell_abstract-backprop.txt	http://www.ll.mit.edu/HPEC/agendas/proc10/Day2/S4_1505_Campbell_abstract-backprop.pdf
522	A Streaming Sensor Challenge Problem for Ubiquitous High Performance Computing	Campbell, Daniel/Georgia Tech Research Institute|Cook, Daniel/Georgia Tech Research Institute|Mulvaney, Brian/Georgia Tech Research Institute	2011	2011/txt/1025_Campbell_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Session_1/1025_Campbell_Abstract.pdf
523	A Compiler-based Framework for Automatic Extraction of Software Models for Exascale Hardware/Software Co-Design	Dechev, Damian/Sandia National Laboratories|Dakshinamurthy, Amruth/Sandia National Laboratories	2011	2011/txt/1120_Dechev_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Session_1/1120_Dechev_Abstract.pdf
524	Implementing a Speech Recognition Algorithm with VSIPL++	Moses, Brooks/Mentor Graphics|McCoy, Don/Mentor Graphics|Voo, Justin/Mentor Graphics|Seefeld, Stefan/Mentor Graphics	2011	2011/txt/1150_Moses_Abstract.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Focus_1/1150_Moses_Abstract.pdf
525	Computing Betweenness Centrality for Small World Networks on a GPU	Pande, Pushkar/Georgia Institute of Technology|Bader, David A./Georgia Institute of Technology	2011	2011/txt/A-1_Pande_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Posters/A-1_Pande_A.pdf
526	Performance of VSIPL Functions and SAR Algorithms on Multiple Generations of Intel Processors	Carlston, Peter/Intel Corporation	2011	2011/txt/A-2_Carlston_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Posters/A-2_Carlston_A.pdf
527	ARM Cortex-A9 Performance in HPEC Applications	Keville, Kurt/MIT|Boyd, M./MIT|Silva, C. Della/MIT	2011	2011/txt/A-3_Keville_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Posters/A-3_Keville_A.pdf
528	Implementation of Digital Front End Processing Algorithms with Portability across Multiple Processing Platforms	Holland, John/Northrop Grumman Corporation|Horner, Jeremy/Northrop Grumman Corporation|Kuning, Randy/Northrop Grumman Corporation|Oeffinger, David/Northrop Grumman Corporation	2011	2011/txt/A-4_Holland_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Posters/A-4_Holland_A.pdf
529	On-Chip Nonlinear Digital Compensation for RF Receiver	Gettings, Karen M. G. V./MIT Lincoln Laboratory|Bolstad, Andrew K./MIT Lincoln Laboratory|Chen, Show-Yah Stuart/MIT Lincoln Laboratory|Miller, Benjamin A./MIT Lincoln Laboratory|Vai, Michael/MIT Lincoln Laboratory	2011	2011/txt/A-5_Gettings_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Posters/A-5_Gettings_A.pdf
530	Supercomputing with Embedded Efficiency: Electronic Warfare	Marr, Bo/Raytheon Company|Prager, Kenneth/Raytheon Company|Trainoff, Mark/Raytheon Company|Pierce, Brian/Raytheon Company	2011	2011/txt/A-6_Marr_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Posters/A-6_Marr_A.pdf
531	Case Studies Using the Open Compute Language Specification	Sroka, Brian/The MITRE Corporation	2011	2011/txt/A-7_Sroka_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Posters/A-7_Sroka_A.pdf
532	FPGA-based Acceleration of Hyperspectral K-Means Clustering	Kusinsky, David A./MIT Lincoln Laboratory|Leeser, Miriam E./Northeastern University	2011	2011/txt/A-8_Kusinsky_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Posters/A-8_Kusinsky_A.pdf
533	A Lock-Free Concurrent Hash Table Design for Effective Information Storage and Retrieval on Large Data Sets	Dechev, Damian/Sandia National Laboratories|Feldman, Steven/University of Central Florida|LaBorde, Pierre/University of Central Florida	2011	2011/txt/A-9_Feldman_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Posters/A-9_Feldman_A.pdf
534	Scalable Image Graph Matching and Analysis: A top-down framework for image classification, localization, and 3-D geo-registration	Ni, Karl/MIT Lincoln Laboratory|Sawyer, Scott M./MIT Lincoln Laboratory|Vasile, Alex/MIT Lincoln Laboratory|Bliss, Nadya Travinin/MIT Lincoln Laboratory	2011	2011/txt/1430_Ni_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Session_2/1430_Ni/1430_Ni_A.pdf
535	SIPHER: Scalable Implementation of Primitives for Homomorphic EncRyption - FPGA implementation using Simulink	Cousins, David Bruce/Raytheon BBN Technologies	2011	2011/txt/1430_Cousins_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Focus_2/1430_Cousins_A.pdf
536	Modular, Scalable Computing for Systems with Tight SWaP Constraints	Bonato, Michael/Colorado Engineering Inc.|French, David/Colorado Engineering Inc.|Fritz, Jason/Colorado Engineering Inc.|Scally, Larry/Colorado Engineering Inc.	2011	2011/txt/1500_Bonato_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Focus_2/1500_Bonato_A.pdf
537	TDM Photonic Interconnection Network Using CMOS-Compatible Multilayer Integration	Hendry, Robert/Columbia University|Hendry, Gilbert/Columbia University|Biberman, Aleksandr/Columbia University|Bergman, Keren/Columbia University	2011	2011/txt/1545_Hendry_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Session_2/1545_Hendry_A.pdf
538	Application Level Optimizations for Energy Efficiency and Thermal Stability	Herbordt, Martin C./Boston University|Khan, Ashfaquzzaman/Boston University|Hankendi, Can/Boston University|Coskun, Ayse Kivilcim/Boston University	2011	2011/txt/1615_Herbordt_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Focus_2/1615_Herbordt_A.pdf
539	An FPGA Spectrum Sensing Accelerator for Cognitive Radio	Eichinger, George III/MIT Lincoln Laboratory|Leeser, Miriam E./Northeastern University|Chowdhury, Kaushik/Northeastern University	2011	2011/txt/1615_Eichinger_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day1/Session_2/1615_Eichinger_A.pdf
540	Accelerating Bit Error Rate Simulation in MATLAB with Graphics Processors	Lebak, James/The MathWorks|Fanous, Brian/The MathWorks|Moore, Nicholas/The MathWorks	2011	2011/txt/0945_Lebak_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Focus_3/0945_Lebak_A.pdf
541	Graphics Processor Clusters for High Speed Backpropagation	Campbell, Daniel/Georgia Tech Research Institute|Cook, Daniel/Georgia Tech Research Institute	2011	2011/txt/1015_Campbell_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Focus_3/1015_Campbell_A.pdf
542	Optimization of the Earth Mover's Distance Algorithm for a GPU-based Real-Time Multispectral Computer Vision System	Shaffer, Andrew/Applied Research Laboratory, Penn State University	2011	2011/txt/1100_Shaffer_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Focus_3/1100_Shaffer_A.pdf
543	Toward the Embedded Petascale Architecture: The Dual Roles of Middleware and Software Engineering in Future HPEC	Skjellum, Anthony/University of Alabama at Birmingham	2011	2011/txt/1130_Skjellum_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Session_3/1130_Skjellum_A.pdf
544	Android Application for Language Identification	Torres-Carrasquillo, Pedro A./MIT Lincoln Laboratory|Ford, Robert/MIT Lincoln Laboratory|Acevedo-Aviles, Joel/MIT Lincoln Laboratory	2011	2011/txt/1130_torres_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Focus_3/1130_torres_A.pdf
545	A 1024-core 70 GFLOP/W Floating Point Manycore Microprocessor	Olofsson, Andreas/Adapteva	2011	2011/txt/B-1_Olofsson_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Posters/B-1_Olofsson_A.pdf
546	Hardware Based Floating Point Processing	Parker, Michael/Altera Corporation|Cheung, Colman/Altera Corporation	2011	2011/txt/B-2_Parker_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Posters/B-2_Parker_A.pdf
547	A Reconfigurable Advanced Tamper Resistant Embedded Processing Platform	Fritz, Jason/Colorado Engineering Inc.|Bonato, Michael/Colorado Engineering Inc.|French, David/Colorado Engineering Inc.|Scally, Larry/Colorado Engineering Inc.	2011	2011/txt/B-3_fritz_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Posters/B-3_fritz_A.pdf
548	Optical Interconnects for Computing Applications	Fields, Mitchell/Avago Technologies	2011	2011/txt/B-4_Fields_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Posters/B-4_Fields_A.pdf
549	Implementation of 2DFFT Processing and Large Dense Matrix Multiply on the TMS320C6678 Processor	Lundgren, William/Gedae, Inc.|Barnes, Kerry/Gedae, Inc.|Steed, James/Gedae, Inc.|Friedmann, Amon/Texas Instruments|Rivera, Hector/Texas Instruments|Shim, Matteo/Olzetek, Inc.	2011	2011/txt/B-5_Lundgren_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Posters/B-5_Lundgren_A.pdf
550	VX Fabric: PCI-Express Switch Fabric for High Performance Embedded Computing	Negre, Robert/Kontron	2011	2011/txt/B-6_Negre_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Posters/B-6_Negre_A.pdf
551	COTS Based High Performance Radar and EW Development Platform	Taveniku, Mikael/XCube	2011	2011/txt/B-7_Taveniku_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Posters/B-7_Taveniku_A.pdf
552	Data Flow Compilation for Greater Parallelism	Mason, Jeff/CPU Technology|Bennett, Dave/CPU Technology|Ace, Tom/CPU Technology|Sudarsanam, Arvind/CPU Technology	2011	2011/txt/B-8_Mason_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Posters/B-8_Mason_A.pdf
553	The TILE-Gx Processor: Enabling HPC through Massive-Scale Manycore	Doud, Robert/Tilera	2011	2011/txt/B-9_Doud_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Posters/B-9_Doud_A.pdf
554	Performance Portable Tracking of Evolving Surfaces	Franchetti, Franz/Carnegie Melon University|Yu, Wei/Carnegie Melon University|Hoe, James C./Carnegie Melon University|Moura, Jose/Carnegie Melon University|Chen, Tsuhan/Cornell University	2011	2011/txt/1420_Franchetti_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Session_4/1420_Franchetti_A.pdf
555	3D Systems with On-Chip DRAM for Enabling Low-Power High-Performance Computing	Coskun, Ayse Kivilcim/Boston University|Meng, Jie/Boston University|Rossell, Daniel/Boston University	2011	2011/txt/1450_Coskun_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Session_4/1450_Coskun_A.pdf
556	Application-Specific Logic-in-Memory for Polar Format Synthetic Aperture Radar	Franchetti, Franz/Carnegie Mellon University|Zhu, Qiuling/Carnegie Mellon University|Turner, Eric/Carnegie Mellon University|Berger, Christian/Carnegie Mellon University|Pileggi, Larry/Carnegie Mellon University	2011	2011/txt/1520_Zhu_A.txt	http://www.ll.mit.edu/HPEC/agendas/proc11/Day2/Session_4/1520_Zhu_A.pdf
557	A third generation many-core processor for secure embedded computing systems	Irza, J./Coherent Logix, Inc., Andover, MA, USA|Doerr, M./Coherent Logix, Inc., Austin, TX, USA|Solka, M./Coherent Logix, Inc., Austin, TX, USA	2012	2012/txt/2012_6408657.txt	https://ieeexplore.ieee.org/document/6408657
558	Exploiting SPM-aware Scheduling on EPIC architectures for high-performance real-time systems	Liu, Yu/Dept. of ECE, Virginia Commonwealth Univ., Richmond, VA, USA|Zhang, Wei/Dept. of ECE, Virginia Commonwealth Univ., Richmond, VA, USA	2012	2012/txt/2012_6408658.txt	https://ieeexplore.ieee.org/document/6408658
559	High locality and increased intra-node parallelism for solving finite element models on GPUs by novel element-by-element implementation	Kiss, I./Budapest Univ. of Technol. & Econ., Budapest, Hungary|Badics, Z./Tensor Res., LLC, Andover, MA, USA|Gyimothy, S./Budapest Univ. of Technol. & Econ., Budapest, Hungary|Pavo, J./Budapest Univ. of Technol. & Econ., Budapest, Hungary	2012	2012/txt/2012_6408659.txt	https://ieeexplore.ieee.org/document/6408659
560	Accelerating fully homomorphic encryption using GPU	Wang, Wei/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA|Hu, Yin/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA|Chen, Lianmu/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA|Huang, Xinming/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA|Sunar, Berk/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA	2012	2012/txt/2012_6408660.txt	https://ieeexplore.ieee.org/document/6408660
561	Use of CUDA for the Continuous Space Language Model	Thompson, E. A./Dept. of Eng., Purdue Univ. Fort Wayne, Fort Wayne, IN, USA|Anderson, Thomas/Human Performance Wing, Wright Patterson Air Force Base, Dayton, OH, USA	2012	2012/txt/2012_6408661.txt	https://ieeexplore.ieee.org/document/6408661
562	Graph programming model: An efficient approach for sensor signal processing	Kirsch, S./Raytheon Space & Airborne Syst., El Segundo, CA, USA	2012	2012/txt/2012_6408662.txt	https://ieeexplore.ieee.org/document/6408662
563	An application of the constraint programming to the design and operation of synthetic aperture radars	Holzrichter, M./Sandia Nat. Labs., Albuquerque, NM, USA	2012	2012/txt/2012_6408663.txt	https://ieeexplore.ieee.org/document/6408663
564	Fast functional simulation with a dynamic language	Steele, Craig S./Exogi LLC, Las Vegas, NV, USA|Bonn, J. P./Exogi LLC, Las Vegas, NV, USA	2012	2012/txt/2012_6408664.txt	https://ieeexplore.ieee.org/document/6408664
565	Synthetic Aperture Radar on low power multi-core Digital Signal Processor	Wang, Dan/Texas Instrum., Dallas, TX, USA|Ali, Murtaza/Texas Instrum., Dallas, TX, USA	2012	2012/txt/2012_6408665.txt	https://ieeexplore.ieee.org/document/6408665
566	Ruggedization of MXM graphics modules	Straznicky, I./Curtiss-Wright Controls Defense Solutions, Ottawa, ON, Canada	2012	2012/txt/2012_6408666.txt	https://ieeexplore.ieee.org/document/6408666
567	Parallel search of k-nearest neighbors with synchronous operations	Sismanis, N./Dept. of Electr. & Comput. Eng., Aristotle Univ., Thessaloniki, Greece|Pitsianis, Nikos/Dept. of Electr. & Comput. Eng., Aristotle Univ., Thessaloniki, Greece|Sun, Xiaobai/Dept. of Comput. Sci., Duke Univ., Durham, NC, USA	2012	2012/txt/2012_6408667.txt	https://ieeexplore.ieee.org/document/6408667
568	HPC-VMs: Virtual machines in high performance computing systems	Reuther, Albert/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Michaleas, Peter/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Prout, Andrew/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Kepner, Jeremy/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA	2012	2012/txt/2012_6408668.txt	https://ieeexplore.ieee.org/document/6408668
569	Multithreaded FPGA acceleration of DNA sequence mapping	Fernandez, E. B./Univ. of California Riverside, Riverside, CA, USA|Najjar, W. A./Univ. of California Riverside, Riverside, CA, USA|Lonardi, S./Univ. of California Riverside, Riverside, CA, USA|Villarreal, J./Jacquard Comput. Inc., Riverside, CA, USA	2012	2012/txt/2012_6408669.txt	https://ieeexplore.ieee.org/document/6408669
570	Large scale network situational awareness via 3D gaming technology	Hubbell, Matthew/MIT Lincoln Lab., Lexington, MA, USA|Kepner, Jeremy/MIT Lincoln Lab., Lexington, MA, USA	2012	2012/txt/2012_6408670.txt	https://ieeexplore.ieee.org/document/6408670
571	Scalable cryptographic authentication for high performance computing	Prout, Andrew/MIT Lincoln Lab., Lexington, MA, USA|Arcand, William/MIT Lincoln Lab., Lexington, MA, USA|Bestor, David/MIT Lincoln Lab., Lexington, MA, USA|Byun, Chansup/MIT Lincoln Lab., Lexington, MA, USA|Bergeron, Bill/MIT Lincoln Lab., Lexington, MA, USA|Hubbell, Matthew/MIT Lincoln Lab., Lexington, MA, USA|Kepner, Jeremy/MIT Lincoln Lab., Lexington, MA, USA|Michaleas, Peter/MIT Lincoln Lab., Lexington, MA, USA|Mullen, Julie/MIT Lincoln Lab., Lexington, MA, USA|Reuther, Albert/MIT Lincoln Lab., Lexington, MA, USA|Rosa, Antonio/MIT Lincoln Lab., Lexington, MA, USA	2012	2012/txt/2012_6408671.txt	https://ieeexplore.ieee.org/document/6408671
572	An update on SIPHER (Scalable Implementation of Primitives for Homomorphic EncRyption)  FPGA implementation using Simulink	Cousins, David Bruce/Raytheon BBN Technol., Georgia Inst. of Technol., Atlanta, GA, USA|Rohloff, Kurt/Raytheon BBN Technol., Georgia Inst. of Technol., Atlanta, GA, USA|Peikert, C./Raytheon BBN Technol., Georgia Inst. of Technol., Atlanta, GA, USA|Schantz, Richard/Raytheon BBN Technol., Georgia Inst. of Technol., Atlanta, GA, USA	2012	2012/txt/2012_6408672.txt	https://ieeexplore.ieee.org/document/6408672
573	Scrubbing optimization via availability prediction (SOAP) for reconfigurable space computing	Martin, Q./ECE Dept., Univ. of Florida, Gainesville, FL, USA|George, Alan D./ECE Dept., Univ. of Florida, Gainesville, FL, USA	2012	2012/txt/2012_6408673.txt	https://ieeexplore.ieee.org/document/6408673
574	CUDA and OpenCL implementations of 3D CT reconstruction for biomedical imaging	Mukherjee, Saoni/Department of Electrical and Computer Engineering Northeastern University, Boston, MA 02115|Moore, Nicholas/Department of Electrical and Computer Engineering Northeastern University, Boston, MA 02115|Brock, James/Department of Electrical and Computer Engineering Northeastern University, Boston, MA 02115|Leeser, Miriam E./Department of Electrical and Computer Engineering Northeastern University, Boston, MA 02115	2012	2012/txt/2012_6408674.txt	https://ieeexplore.ieee.org/document/6408674
575	Optimized parallel distribution load flow solver on commodity multi-core CPU	Cui, Tao/|Franchetti, Franz/	2012	2012/txt/2012_6408675.txt	https://ieeexplore.ieee.org/document/6408675
576	Efficient and scalable computations with sparse tensors	Baskaran, Muthu/Reservoir Labs. Inc., New York, NY, USA|Meister, Benoit/Reservoir Labs. Inc., New York, NY, USA|Vasilache, Nicolas/Reservoir Labs. Inc., New York, NY, USA|Lethin, Richard/Reservoir Labs. Inc., New York, NY, USA	2012	2012/txt/2012_6408676.txt	https://ieeexplore.ieee.org/document/6408676
577	Benchmarking parallel eigen decomposition for residuals analysis of very large graphs	Rutledge, Edward M./Lincoln Lab., Massachusetts Inst. of Technol., Lexington, MA, USA|Miller, Benjamin A./Lincoln Lab., Massachusetts Inst. of Technol., Lexington, MA, USA|Beard, M. S./Lincoln Lab., Massachusetts Inst. of Technol., Lexington, MA, USA	2012	2012/txt/2012_6408677.txt	https://ieeexplore.ieee.org/document/6408677
578	Driving big data with big compute	Byun, Chansup/MIT Lincoln Lab., Lexington, MA, USA|Arcand, William/MIT Lincoln Lab., Lexington, MA, USA|Bestor, David/MIT Lincoln Lab., Lexington, MA, USA|Bergeron, Bill/MIT Lincoln Lab., Lexington, MA, USA|Hubbell, Matthew/MIT Lincoln Lab., Lexington, MA, USA|Kepner, Jeremy/MIT Lincoln Lab., Lexington, MA, USA|McCabe, Andrew/MIT Lincoln Lab., Lexington, MA, USA|Michaleas, Peter/MIT Lincoln Lab., Lexington, MA, USA|Mullen, Julie/MIT Lincoln Lab., Lexington, MA, USA|O'Gwynn, B. David/MIT Lincoln Lab., Lexington, MA, USA|Prout, Andrew/MIT Lincoln Lab., Lexington, MA, USA|Reuther, Albert/MIT Lincoln Lab., Lexington, MA, USA|Rosa, Antonio/MIT Lincoln Lab., Lexington, MA, USA|Yee, Charles/MIT Lincoln Lab., Lexington, MA, USA	2012	2012/txt/2012_6408678.txt	https://ieeexplore.ieee.org/document/6408678
579	Anatomy of a globally recursive embedded LINPACK benchmark	Dongarra, Jack/Innovative Comput. Lab., Univ. of Tennessee, Knoxville, TN, USA|Luszczek, Piotr/Innovative Comput. Lab., Univ. of Tennessee, Knoxville, TN, USA	2012	2012/txt/2012_6408679.txt	https://ieeexplore.ieee.org/document/6408679
580	STINGER: High performance data structure for streaming graphs	Ediger, David/Georgia Inst. of Technol., Atlanta, GA, USA|McColl, Rob/Georgia Inst. of Technol., Atlanta, GA, USA|Riedy, Jason/Georgia Inst. of Technol., Atlanta, GA, USA|Bader, David A./Georgia Inst. of Technol., Atlanta, GA, USA	2012	2012/txt/2012_6408680.txt	https://ieeexplore.ieee.org/document/6408680
581	Cluster-based 3D reconstruction of aerial video	Sawyer, Scott M./MIT Lincoln Lab., Lexington, MA, USA|Ni, Karl/MIT Lincoln Lab., Lexington, MA, USA|Bliss, Nadya Travinin/MIT Lincoln Lab., Lexington, MA, USA	2012	2012/txt/2012_6408681.txt	https://ieeexplore.ieee.org/document/6408681
582	A MATLAB-to-target development workflow using Sourcery VSIPL++	Seefeld, Stefan/|Sheikh, F./|Moses, B./	2012	2012/txt/2012_6408682.txt	https://ieeexplore.ieee.org/document/6408682
583	An improved eigensolver for quantum-dot cellular automata simulations	Baldwin, A. Taylor/Electr. & Comput. Eng., Valparaiso Univ., Valparaiso, IN, USA|Will, Jeffrey/Electr. & Comput. Eng., Valparaiso Univ., Valparaiso, IN, USA|Tougaw, Douglas/Electr. & Comput. Eng., Valparaiso Univ., Valparaiso, IN, USA	2013	2013/txt/2013_6670316.txt	https://ieeexplore.ieee.org/document/6670316
584	Exploiting free silicon for energy-efficient computing directly in NAND flash-based solid-state storage systems	Li, Peng/Seagate Technol., Shakopee, MN, USA|Gomez, Kevin/Seagate Technol., Shakopee, MN, USA|Lilja, David J./Univ. of Minnesota, Minneapolis, MN, USA	2013	2013/txt/2013_6670317.txt	https://ieeexplore.ieee.org/document/6670317
585	D4M 2.0 schema: A general purpose high performance schema for the Accumulo database	Kepner, Jeremy/MIT Lincoln Lab., Lexington, MA, USA|Anderson, Christian/MIT Lincoln Lab., Lexington, MA, USA|Arcand, William/MIT Lincoln Lab., Lexington, MA, USA|Bestor, David/MIT Lincoln Lab., Lexington, MA, USA|Bergeron, Bill/MIT Lincoln Lab., Lexington, MA, USA|Byun, Chansup/MIT Lincoln Lab., Lexington, MA, USA|Hubbell, Matthew/MIT Lincoln Lab., Lexington, MA, USA|Michaleas, Peter/MIT Lincoln Lab., Lexington, MA, USA|Mullen, Julie/MIT Lincoln Lab., Lexington, MA, USA|O'Gwynn, B. David/MIT Lincoln Lab., Lexington, MA, USA|Prout, Andrew/MIT Lincoln Lab., Lexington, MA, USA|Reuther, Albert/MIT Lincoln Lab., Lexington, MA, USA|Rosa, Antonio/MIT Lincoln Lab., Lexington, MA, USA|Yee, Charles/MIT Lincoln Lab., Lexington, MA, USA	2013	2013/txt/2013_6670318.txt	https://ieeexplore.ieee.org/document/6670318
586	PAKCK: Performance and power analysis of key computational kernels on CPUs and GPUs	Mullen, Julie/MIT Lincoln Lab., Lexington, MA, USA|Wolf, Michael M./MIT Lincoln Lab., Lexington, MA, USA|Klein, Anna/MIT Lincoln Lab., Lexington, MA, USA	2013	2013/txt/2013_6670319.txt	https://ieeexplore.ieee.org/document/6670319
587	A novel fast modular multiplier architecture for 8,192-bit RSA cryposystem	Wang, Wei/Dept. of Electrial & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA|Huang, Xinming/Dept. of Electrial & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA	2013	2013/txt/2013_6670320.txt	https://ieeexplore.ieee.org/document/6670320
588	Block Processor: A resource-distributed architecture	Wang, Zeke/Inst. of Digital Technol. & Instrum., Zhejiang Univ., Hangzhou, China|Yu, Feng/Inst. of Digital Technol. & Instrum., Zhejiang Univ., Hangzhou, China|Liu, Xue/Inst. of Cyber-Phys. Syst. Eng., Northeastern Univ., Shenyang, China	2013	2013/txt/2013_6670321.txt	https://ieeexplore.ieee.org/document/6670321
589	A mechanism to improve the performance of hybrid MPI-OpenMP applications in grid	Mehrotra, Shikha/C-DAC Knowledge Park, Bangalore, India|Shamjith, K. V./C-DAC Knowledge Park, Bangalore, India|Pandey, Prachi/C-DAC Knowledge Park, Bangalore, India|Asvija, B./C-DAC Knowledge Park, Bangalore, India|Sridharan, R./C-DAC Knowledge Park, Bangalore, India	2013	2013/txt/2013_6670322.txt	https://ieeexplore.ieee.org/document/6670322
590	GPU accelerated elevation map based registration of aerial images	French, Joseph/|Turri, William/|Fernando, Joseph/|Balster, Eric/	2013	2013/txt/2013_6670323.txt	https://ieeexplore.ieee.org/document/6670323
591	GPU accelerated blood flow computation using the Lattice Boltzmann Method	Nita, Cosmin/Dept. of Autom., Transilvania Univ. of Brasov, Brasov, Romania|Itu, Lucian Mihai/Dept. of Autom., Transilvania Univ. of Brasov, Brasov, Romania|Suciu, Constantin/Dept. of Autom., Transilvania Univ. of Brasov, Brasov, Romania	2013	2013/txt/2013_6670324.txt	https://ieeexplore.ieee.org/document/6670324
592	Software-Defined IDS for securing embedded mobile devices	Skowyra, Richard/Comput. Sci. Dept., Boston Univ., Boston, MA, USA|Bahargam, Sanaz/Comput. Sci. Dept., Boston Univ., Boston, MA, USA|Bestavros, Azer/Comput. Sci. Dept., Boston Univ., Boston, MA, USA	2013	2013/txt/2013_6670325.txt	https://ieeexplore.ieee.org/document/6670325
593	Instruction set extensions for photonic synchronous coalesced accesses	Keltcher, Paul/Lincoln Lab., Massachusetts Inst. of Technol., Lexington, MA, USA|Whelihan, David/Lincoln Lab., Massachusetts Inst. of Technol., Lexington, MA, USA|Hughes, Jeffrey/Lincoln Lab., Massachusetts Inst. of Technol., Lexington, MA, USA	2013	2013/txt/2013_6670326.txt	https://ieeexplore.ieee.org/document/6670326
594	SIMD acceleration of modular arithmetic on contemporary embedded platforms	Pabbuleti, Krishna Chaitanya/Dept. of Electr. & Comput. Eng., Virginia Polytech. & State Univ., Blacksburg, VA, USA|Mane, Deepak Hanamant/Dept. of Electr. & Comput. Eng., Virginia Polytech. & State Univ., Blacksburg, VA, USA|Desai, Avinash/Dept. of Electr. & Comput. Eng., Virginia Polytech. & State Univ., Blacksburg, VA, USA|Albert, Curt/Dept. of Electr. & Comput. Eng., Virginia Polytech. & State Univ., Blacksburg, VA, USA|Schaumont, Patrick/Dept. of Electr. & Comput. Eng., Virginia Polytech. & State Univ., Blacksburg, VA, USA	2013	2013/txt/2013_6670327.txt	https://ieeexplore.ieee.org/document/6670327
595	Adaptive routing in hexagonal torus interconnection networks	Shamaei, Arash/Sch. of Electr. Eng. & Comput. Sci., Oregon State Univ., Corvallis, OR, USA|Bose, Bella/Sch. of Electr. Eng. & Comput. Sci., Oregon State Univ., Corvallis, OR, USA|Flahive, Mary/Dept. of Math., Oregon State Univ., Corvallis, OR, USA	2013	2013/txt/2013_6670328.txt	https://ieeexplore.ieee.org/document/6670328
596	LLSuperCloud: Sharing HPC systems for diverse rapid prototyping	Reuther, Albert/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Kepner, Jeremy/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Arcand, William/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Bestor, David/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Bergeron, Bill/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Byun, Chansup/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Hubbell, Matthew/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Michaleas, Peter/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Mullen, Julie/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Prout, Andrew/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA|Rosa, Antonio/Comput. & Analytics Group, MIT Lincoln Lab., Lexington, MA, USA	2013	2013/txt/2013_6670329.txt	https://ieeexplore.ieee.org/document/6670329
597	Understanding query performance in Accumulo	Sawyer, Scott M./|O'Gwynn, B. David/|Tran, An/|Yu, Tamara/	2013	2013/txt/2013_6670330.txt	https://ieeexplore.ieee.org/document/6670330
598	FPGA-based hyperspectral covariance coprocessor for size, weight, and power constrained platforms	Kusinsky, David A./MIT Lincoln Lab., Lexington, MA, USA|Leeser, Miriam E./Northeastern Univ., Boston, MA, USA	2013	2013/txt/2013_6670331.txt	https://ieeexplore.ieee.org/document/6670331
599	Biquad implementation of an IIR filter for IQ mismatch correction in an SoC RF receiver	Gettings, Karen M. G. V./MIT Lincoln Lab., Lexington, MA, USA|Bolstad, Andrew K./MIT Lincoln Lab., Lexington, MA, USA|Ericson, Michael N./MIT Lincoln Lab., Lexington, MA, USA|Wang, Xiao/MIT Lincoln Lab., Lexington, MA, USA	2013	2013/txt/2013_6670332.txt	https://ieeexplore.ieee.org/document/6670332
600	A nested dissection partitioning method for parallel sparse matrix-vector multiplication	Boman, Erik G./Sandia Nat. Labs., Albuquerque, NM, USA|Wolf, Michael M./Sandia Nat. Labs., Albuquerque, NM, USA	2013	2013/txt/2013_6670333.txt	https://ieeexplore.ieee.org/document/6670333
601	Task scheduling for reconfigurable systems in dynamic fault-rate environments	Jacobs, Adam/NSF Center for High-Performance Reconfigurable Comput. (CHREC), Univ. of Florida, Gainesville, FL, USA|Wulf, Nicholas/NSF Center for High-Performance Reconfigurable Comput. (CHREC), Univ. of Florida, Gainesville, FL, USA|George, Alan D./NSF Center for High-Performance Reconfigurable Comput. (CHREC), Univ. of Florida, Gainesville, FL, USA	2013	2013/txt/2013_6670334.txt	https://ieeexplore.ieee.org/document/6670334
602	Vendor agnostic, high performance, double precision Floating Point division for FPGAs	Fang, Xin/Dept. of Electr. & Comput. Eng, Northeastern Univ., Boston, MA, USA|Leeser, Miriam E./Dept. of Electr. & Comput. Eng, Northeastern Univ., Boston, MA, USA	2013	2013/txt/2013_6670335.txt	https://ieeexplore.ieee.org/document/6670335
603	Accelerating sparse matrix-matrix multiplication with 3D-stacked logic-in-memory hardware	Zhu, Qiuling/Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA|Graf, Tobias/Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA|Sumbul, H. Ekin/Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA|Pileggi, Larry/Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA|Franchetti, Franz/Dept. of Electr. & Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA	2013	2013/txt/2013_6670336.txt	https://ieeexplore.ieee.org/document/6670336
604	Miniature radar for mobile devices	Praveen, Sharma/MIT Lincoln Lab., Lexington, MA, USA|Raoul, Ouedraogo/MIT Lincoln Lab., Lexington, MA, USA|Bradley, Perry/MIT Lincoln Lab., Lexington, MA, USA|David, Aubin/MIT Lincoln Lab., Lexington, MA, USA|Todd, Levy/MIT Lincoln Lab., Lexington, MA, USA|Daniel, Souza/MIT Lincoln Lab., Lexington, MA, USA|Jonathan, Kitchens/MIT Lincoln Lab., Lexington, MA, USA|John, Peabody/MIT Lincoln Lab., Lexington, MA, USA	2013	2013/txt/2013_6670337.txt	https://ieeexplore.ieee.org/document/6670337
605	Standards for graph algorithm primitives	Mattson, Timothy G./|Bader, David A./Georgia Inst. of Technol., Atlanta, GA, USA|Berry, Jonathan W./|Buluc, Aydin/Lawrence Berkeley Nat. Lab., Berkeley, CA, USA|Dongarra, Jack/Univ. of Tennessee, Knoxville, TN, USA|Faloutsos, Christos/Carnegie Melon Univ., PA, USA|Feo, John/|Gilbert, John/Univ. of California at Santa Barbara, Santa Barbara, CA, USA|Gonzalez, Joseph/Univ. of California at Berkeley, Berkeley, CA, USA|Hendrickson, Bruce/|Kepner, Jeremy/Massachusetts Inst. of Technol., Cambridge, MA, USA|Leiserson, Charles/Massachusetts Inst. of Technol., Cambridge, MA, USA|Lumsdaine, Andrew/Indiana Univ., Bloomington, IN, USA|Padua, David/Univ. Illinois at Urbana-Champaign, Urbana, IL, USA|Poole, Stephen/Oak Ridge Nat. Lab., Oak Ridge, TN, USA|Reinhardt, Steven/|Stonebraker, Michael/Massachusetts Inst. of Technol., Cambridge, MA, USA|Wallach, Steve/|Yoo, Andrew/Lawrence Livermore Nat. Lab., Lawrence, CA, USA	2013	2013/txt/2013_6670338.txt	https://ieeexplore.ieee.org/document/6670338
606	Integrity verification for path Oblivious-RAM	Ren, Ling/MIT CSAIL, Cambridge, MA, USA|Fletcher, Christopher W./MIT CSAIL, Cambridge, MA, USA|Yu, Xiangyao/MIT CSAIL, Cambridge, MA, USA|Dijk, Marten van/MIT CSAIL, Cambridge, MA, USA|Devadas, Srinivas/MIT CSAIL, Cambridge, MA, USA	2013	2013/txt/2013_6670339.txt	https://ieeexplore.ieee.org/document/6670339
607	Robust graph traversal: Resiliency techniques for data intensive supercomputing	Hukerikar, Saurabh/Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA|Diniz, Pedro C./Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA|Lucas, Robert F./Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA	2013	2013/txt/2013_6670340.txt	https://ieeexplore.ieee.org/document/6670340
608	GPU-based space-time adaptive processing (STAP) for radar	Benson, Thomas M./Sensors & Electromagn. Applic. Lab., Georgia Tech Res. Inst., Atlanta, GA, USA|Hersey, Ryan K./Sensors & Electromagn. Applic. Lab., Georgia Tech Res. Inst., Atlanta, GA, USA|Culpepper, Edwin/Sensors Directorate, Air Force Res. Lab., Wright-Patterson AFB, OH, USA	2013	2013/txt/2013_6670341.txt	https://ieeexplore.ieee.org/document/6670341
609	A clustered manycore processor architecture for embedded and accelerated applications	de_Dinechin, Benoit Dupont/Kalray SA, Montbonnot, France|Ayrignac, Renaud/Kalray SA, Montbonnot, France|Beaucamps, Pierre-Edouard/Kalray SA, Montbonnot, France|Couvert, Patrice/Kalray SA, Montbonnot, France|Ganne, Benoit/Kalray SA, Montbonnot, France|de_Massas, Pierre Guironnet/Kalray SA, Montbonnot, France|Jacquet, Francois/Kalray SA, Montbonnot, France|Jones, Samuel/Kalray SA, Montbonnot, France|Chaisemartin, Nicolas Morey/Kalray SA, Montbonnot, France|Riss, Frederic/Kalray SA, Montbonnot, France|Strudel, Thierry/Kalray SA, Montbonnot, France	2013	2013/txt/2013_6670342.txt	https://ieeexplore.ieee.org/document/6670342
610	High throughput energy efficient parallel FFT architecture on FPGAs	Chen, Ren/Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA|Park, Neungsoo/Dept. of Comput., Sci. & Eng., Konkuk Univ., Seoul, South Korea|Prasanna, Viktor K./Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA	2013	2013/txt/2013_6670343.txt	https://ieeexplore.ieee.org/document/6670343
611	3D FFT for FPGAs	Humphries, Ben/Dept. of Electr. & Comput. Eng., Boston Univ., Boston, MA, USA|Herbordt, Martin C./Dept. of Electr. & Comput. Eng., Boston Univ., Boston, MA, USA	2013	2013/txt/2013_6670344.txt	https://ieeexplore.ieee.org/document/6670344
612	Evaluating energy efficiency of floating point matrix multiplication on FPGAs	Matam, Kiran Kumar/Comput. Sci. Dept., Univ. of Southern California, Los Angeles, CA, USA|Le, Hoang/Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA|Prasanna, Viktor K./Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA	2013	2013/txt/2013_6670345.txt	https://ieeexplore.ieee.org/document/6670345
613	Dynamically configurable online statistical flow feature extractor on FPGA	Tong, Da/Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA|Prasanna, Viktor K./Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA	2013	2013/txt/2013_6670346.txt	https://ieeexplore.ieee.org/document/6670346
614	Novel algebras for advanced analytics in Julia	Shah, Viral B./|Edelman, Alan/|Karpinski, Stefan/|Bezanson, Jeff/|Kepner, Jeremy/	2013	2013/txt/2013_6670347.txt	https://ieeexplore.ieee.org/document/6670347
615	CrowdCL: Web-based volunteer computing with WebCL	MacWilliam, Tommy/Sch. of Eng. & Appl. Sci., Harvard Univ., Cambridge, MA, USA|Cecka, Cris/Sch. of Eng. & Appl. Sci., Harvard Univ., Cambridge, MA, USA	2013	2013/txt/2013_6670348.txt	https://ieeexplore.ieee.org/document/6670348
616	Big snapshot stitching with scarce overlap	Iliopoulos, Alexandros-Stavros/Dept. of Comput. Sci., Duke Univ., Durham, NC, USA|Hu, Jun/Dept. of Comput. Sci., Duke Univ., Durham, NC, USA|Pitsianis, Nikos/Dept. of Electr. & Comput. Eng., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece|Sun, Xiaobai/Dept. of Comput. Sci., Duke Univ., Durham, NC, USA|Gehm, Michael/Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ, USA|Brady, David/Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA	2013	2013/txt/2013_6670349.txt	https://ieeexplore.ieee.org/document/6670349
617	Real-time traffic sign detection using SURF features on FPGA	Zhao, Jin/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA|Zhu, Sichao/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA|Huang, Xinming/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA	2013	2013/txt/2013_6670350.txt	https://ieeexplore.ieee.org/document/6670350
618	Accelerating a novel particle-based fluid simulation on the GPU	Chen, Zhilu/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA|Kingsley, James/Dept. of Phys., Worcester Polytech. Inst., Worcester, MA, USA|Huang, Xinming/Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA, USA|Tuzel, Erkan/Dept. of Phys., Worcester Polytech. Inst., Worcester, MA, USA	2013	2013/txt/2013_6670351.txt	https://ieeexplore.ieee.org/document/6670351
619	Re-Introduction of communication-avoiding FMM-accelerated FFTs with GPU acceleration	Langston, M. Harper/Reservoir Labs. Inc. New York, New York, NY, USA|Baskaran, Muthu/Reservoir Labs. Inc. New York, New York, NY, USA|Meister, Benoit/Reservoir Labs. Inc. New York, New York, NY, USA|Vasilache, Nicolas/Reservoir Labs. Inc. New York, New York, NY, USA|Lethin, Richard/Reservoir Labs. Inc. New York, New York, NY, USA	2013	2013/txt/2013_6670352.txt	https://ieeexplore.ieee.org/document/6670352
620	A survey of cryptographic approaches to securing big-data analytics in the cloud	Yakoubov, Sophia/MIT Lincoln Laboratory, Lexington, MA 02421, USA|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA 02421, USA|Schear, Nabil/MIT Lincoln Laboratory, Lexington, MA 02421, USA|Shen, Emily/MIT Lincoln Laboratory, Lexington, MA 02421, USA|Yerukhimovich, Arkady/MIT Lincoln Laboratory, Lexington, MA 02421, USA	2014	2014/txt/2014_7040943.txt	https://ieeexplore.ieee.org/document/7040943
621	Big data dimensional analysis	Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA 02420, USA|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA 02420, USA	2014	2014/txt/2014_7040944.txt	https://ieeexplore.ieee.org/document/7040944
622	Achieving 100,000,000 database inserts per second using Accumulo and D4M	Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Arcand, William/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Bestor, David/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Bergeron, Bill/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Byun, Chansup/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Hubbell, Matthew/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Mullen, Julie/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Prout, Andrew/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Reuther, Albert/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Rosa, Antonio/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Yee, Charles/MIT Lincoln Laboratory, Lexington, MA, U.S.A.	2014	2014/txt/2014_7040945.txt	https://ieeexplore.ieee.org/document/7040945
623	Computing on masked data: a high performance method for improving big data veracity	Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Schear, Nabil/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Varia, Mayank/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Yerukhimovich, Arkady/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Cunningham, Robert K./MIT Lincoln Laboratory, Lexington, MA, U.S.A.	2014	2014/txt/2014_7040946.txt	https://ieeexplore.ieee.org/document/7040946
624	A performance model of fast 2D-DCT parallel JPEG encoding using CUDA GPU and SMP-architecture	Shatnawi, Mohammed K. Ali/Department of Electrical and Computer Engineering, University of Ottawa, Canada|Shatnawi, Hussein Ali/Department of Computer Science and Information, SAU University, Al-Kharj, Saudi Arabia	2014	2014/txt/2014_7040947.txt	https://ieeexplore.ieee.org/document/7040947
625	Enterprise HPC storage systems	Petersen, Torben Kling/HPC Storage Solutions Seagate Technology, Langstone Road, Havant, Hampshire PO9 1SA, UK|Fragalla, John/HPC Storage Solutions Seagate Technology, 46831 Lakeview Blvd, Fremont, California 94538, USA	2014	2014/txt/2014_7040948.txt	https://ieeexplore.ieee.org/document/7040948
626	Genetic sequence matching using D4M big data approaches	Dodson, Stephanie/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Ricke, Darrell O./MIT Lincoln Laboratory, Lexington, MA, U.S.A|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA, U.S.A	2014	2014/txt/2014_7040949.txt	https://ieeexplore.ieee.org/document/7040949
627	An FPGA co-processor implementation of Homomorphic Encryption	Cousins, David Bruce/Raytheon BBN Technologies, Cambridge, Massachusetts USA|Golusky, John/Raytheon BBN Technologies, Cambridge, Massachusetts USA|Rohloff, Kurt/Raytheon BBN Technologies, Cambridge, Massachusetts USA|Sumorok, Daniel/Raytheon BBN Technologies, Cambridge, Massachusetts USA	2014	2014/txt/2014_7040950.txt	https://ieeexplore.ieee.org/document/7040950
628	Performance and energy limits of a processor-integrated FFT accelerator	Thanh-Hoang, Tung/Department of Computer Science, University of Chicago, Illinois, USA|Shambayati, Amirali/Department of Computer Science, University of Chicago, Illinois, USA|Deutschbein, Calvin/Department of Computer Science, University of Chicago, Illinois, USA|Hoffmann, Henry/Department of Computer Science, University of Chicago, Illinois, USA|Chien, Andrew A./Department of Computer Science, University of Chicago, Illinois, USA	2014	2014/txt/2014_7040951.txt	https://ieeexplore.ieee.org/document/7040951
629	Scalable and dynamically updatable lookup engine for decision-trees on FPGA	Qu, Yun R./Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA|Prasanna, Viktor K./Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA	2014	2014/txt/2014_7040952.txt	https://ieeexplore.ieee.org/document/7040952
630	Adiabatic quantum computing for finding low-peak-sidelobe codes	Coxson, Gregory E./Lockheed Martin Advanced Technology Laboratories, Cherry Hill, NJ, USA|Hill, Connie R./Lockheed Martin Advanced Technology Laboratories, Cherry Hill, NJ, USA|Russo, Jon C./Lockheed Martin Advanced Technology Laboratories, Cherry Hill, NJ, USA	2014	2014/txt/2014_7040953.txt	https://ieeexplore.ieee.org/document/7040953
631	HAMLeT: Hardware accelerated memory layout transform within 3D-stacked DRAM	Akin, Berkin/Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA|Hoe, James C./Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA|Franchetti, Franz/Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA	2014	2014/txt/2014_7040954.txt	https://ieeexplore.ieee.org/document/7040954
632	Sparse matrix partitioning for parallel eigenanalysis of large static and dynamic graphs	Wolf, Michael M./Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, USA|Miller, Benjamin A./Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, USA	2014	2014/txt/2014_7040955.txt	https://ieeexplore.ieee.org/document/7040955
633	Energy- and area-efficient parameterized lifting-based 2-D DWT architecture on FPGA	Hu, Yusong/Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA, 90089|Prasanna, Viktor K./School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, 639798	2014	2014/txt/2014_7040956.txt	https://ieeexplore.ieee.org/document/7040956
634	A test-suite generator for database systems	Hamlin, Ariel/MIT Lincoln Laboratory, USA|Herzog, Jonathan/Jonathan Herzog Consulting, USA	2014	2014/txt/2014_7040957.txt	https://ieeexplore.ieee.org/document/7040957
635	Utilizing Graphics Processing Units for rapid facial recognition using video input	Gala, Charles/Department of Computer Science and Engineering, Pennsylvania State University, State College, USA|Acharya, Raj/Department of Computer Science and Engineering, Pennsylvania State University, State College, USA|Einfalt, Bruce/Embedded Systems and Technology, Applied Research Laboratory, State College, Pennsylvania, USA	2014	2014/txt/2014_7040958.txt	https://ieeexplore.ieee.org/document/7040958
636	Real time change point detection by incremental PCA in large scale sensor data	Mishin, Dmitry/Department of Physics and Astronomy, Johns Hopkins University, Baltimore, Maryland 21218, USA|Brantner-Magee, Kieran/Department of Physics and Astronomy, Johns Hopkins University, Baltimore, Maryland 21218, USA|Czako, Ferenc/Department of Physics and Astronomy, Johns Hopkins University, Baltimore, Maryland 21218, USA|Szalay, Alexander S./Department of Physics and Astronomy, Johns Hopkins University, Baltimore, Maryland 21218, USA	2014	2014/txt/2014_7040959.txt	https://ieeexplore.ieee.org/document/7040959
637	Synthetic aperture radar imaging on a CUDA-enabled mobile platform	Fatica, Massimiliano/NVIDIA Corporation, Santa Clara, CA 95050, USA|Phillips, Everett/NVIDIA Corporation, Santa Clara, CA 95050, USA	2014	2014/txt/2014_7040960.txt	https://ieeexplore.ieee.org/document/7040960
638	BelRed: Constructing GPGPU graph applications with software building blocks	Che, Shuai/AMD Research, Bellevue WA, USA|Beckmann, Bradford M./AMD Research, Bellevue WA, USA|Reinhardt, Steven K./AMD Research, Bellevue WA, USA	2014	2014/txt/2014_7040961.txt	https://ieeexplore.ieee.org/document/7040961
639	GasCL: A vertex-centric graph model for GPUs	Che, Shuai/Advanced Micro Devices, USA	2014	2014/txt/2014_7040962.txt	https://ieeexplore.ieee.org/document/7040962
640	Memory access optimized routing scheme for deep networks on a mobile coprocessor	Dundar, Aysegul/Weldon School of Biomedical Engineering, Purdue University, USA|Jin, Jonghoon/Electrical and Computer Engineering, Purdue University, USA|Gokhale, Vinayak/Electrical and Computer Engineering, Purdue University, USA|Martini, Berin/Weldon School of Biomedical Engineering, Purdue University, USA|Culurciello, Eugenio/Weldon School of Biomedical Engineering, Purdue University, USA	2014	2014/txt/2014_7040963.txt	https://ieeexplore.ieee.org/document/7040963
641	Evaluating latency and throughput bound acceleration of FPGAs and GPUs for adaptive optics algorithms	Venugopalan, Vivek/United Technologies Research Center, 411 Silver Lane, E Hartford, CT USA	2014	2014/txt/2014_7040964.txt	https://ieeexplore.ieee.org/document/7040964
642	Accelerating protein coordinate conversion using GPUs	Bayati, Mahsa/Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115, USA|Bardhan, Jaydeep P./Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115, USA|King, David M./Department of Electrical and Computer Engineering, University of Rochester, NY 14627, USA|Leeser, Miriam E./Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115, USA	2014	2014/txt/2014_7040965.txt	https://ieeexplore.ieee.org/document/7040965
643	Embedded real-time HD video deblurring	Dysart, Timothy J./Emu Solutions, Inc., South Bend, IN 46617, USA|Brockman, Jay B./Emu Solutions, Inc., South Bend, IN 46617, USA|Jones, Stephen/Aerodyne Research, Inc., Billerica, MA 01821, USA|Bacon, Fred/Aerodyne Research, Inc., Billerica, MA 01821, USA	2014	2014/txt/2014_7040966.txt	https://ieeexplore.ieee.org/document/7040966
644	Energy optimizations for FPGA-based 2-D FFT architecture	Chen, Ren/Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089|Prasanna, Viktor K./Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089	2014	2014/txt/2014_7040967.txt	https://ieeexplore.ieee.org/document/7040967
645	Optimized three-dimensional stencil computation on Fermi and Kepler GPUs	Vizitiu, Anamaria/Siemens Corporate Technology, SC Siemens SRL, Department of Automation and Information Technology, Transilvania University of Brasov, Romania|Itu, Lucian Mihai/Siemens Corporate Technology, SC Siemens SRL, Department of Automation and Information Technology, Transilvania University of Brasov, Romania|Nita, Cosmin/Siemens Corporate Technology, SC Siemens SRL, Department of Automation and Information Technology, Transilvania University of Brasov, Romania|Suciu, Constantin/Siemens Corporate Technology, SC Siemens SRL, Department of Automation and Information Technology, Transilvania University of Brasov, Romania	2014	2014/txt/2014_7040968.txt	https://ieeexplore.ieee.org/document/7040968
646	FPGA-based latency-insensitive OFDM pipeline for wireless research	Chacko, James/Drexel Wireless Systems Lab, Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA|Sahin, Cem/Drexel Wireless Systems Lab, Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA|Nguyen, Danh/Drexel Wireless Systems Lab, Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA|Pfeil, Doug/Drexel Wireless Systems Lab, Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA|Kandasamy, Nagarajan/Drexel Wireless Systems Lab, Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA|Dandekar, Kapil/Drexel Wireless Systems Lab, Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA	2014	2014/txt/2014_7040969.txt	https://ieeexplore.ieee.org/document/7040969
647	Dynamic runtime optimizations for systems of heterogeneous architectures	Tran, Geoffrey Phi C./Information Sciences Institute, Dept. of Electrical Engineering - Systems, Viterbi School of Engineering, University of Southern California, Los Angeles, 90007|Kang, Dong-In/Information Sciences Institute, Viterbi School of Engineering, University of Southern California, 3811 North Fairfax Drive, Suite 200, Arlington, VA 22203|Crago, Stephen P./Information Sciences Institute, Dept. of Electrical Engineering - Systems, Viterbi School of Engineering, University of Southern California, 3811 North Fairfax Drive, Suite 200, Arlington, VA 22203, USA	2014	2014/txt/2014_7040970.txt	https://ieeexplore.ieee.org/document/7040970
648	Multifrontal computations on accelerators	Lucas, Robert F./USC, Information Sciences Institute, 4676 Admiralty Way, Marina Del Rey, California 90262-6601, USA|Wagenbreth, Gene/USC, Information Sciences Institute, 4676 Admiralty Way, Marina Del Rey, California 90262-6601, USA	2014	2014/txt/2014_7040971.txt	https://ieeexplore.ieee.org/document/7040971
649	The Parallel Research Kernels	Van_der_Wijngaart, Rob F./Intel Labs, Intel Corp, Santa Clara, CA, USA|Mattson, Timothy G./Intel Labs, Intel Corp, Hillsboro, OR, USA	2014	2014/txt/2014_7040972.txt	https://ieeexplore.ieee.org/document/7040972
650	Fast parallel algorithm for unfolding of communities in large graphs	Wickramaarachchi, Charith/Department of Computer Science, University of Southern California, Los Angeles, 90089, USA|Frincu, Marc/Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA|Small, Patrick/Department of Computer Science, University of Southern California, Los Angeles, 90089, USA|Prasanna, Viktor K./Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA	2014	2014/txt/2014_7040973.txt	https://ieeexplore.ieee.org/document/7040973
651	Efficient extraction of high centrality vertices in distributed graphs	Kumbhare, Alok Gautam/Computer Science Department, University of Southern California, Los Angeles, USA|Frincu, Marc/Department of Electrical Engineering, University of Southern California, Los Angeles, USA|Raghavendra, Cauligi S./Department of Electrical Engineering, University of Southern California, Los Angeles, USA|Prasanna, Viktor K./Department of Electrical Engineering, University of Southern California, Los Angeles, USA	2014	2014/txt/2014_7040974.txt	https://ieeexplore.ieee.org/document/7040974
652	Lockless hash tables with low false negatives	Ros-Giralt, Jordi/Reservoir Labs, New York, NY, US|Commike, Alan/Reservoir Labs, New York, NY, US|Rotsted, R./Reservoir Labs, New York, NY, US|Clancy, P./Reservoir Labs, New York, NY, US|Johnson, Ann/Reservoir Labs, New York, NY, US|Lethin, Richard/Reservoir Labs, New York, NY, US	2014	2014/txt/2014_7040975.txt	https://ieeexplore.ieee.org/document/7040975
653	Low-overhead hard real-time aware interconnect network router	Kinsy, Michel A./Department of Computer and Information Science, University of Oregon, USA|Devadas, Srinivas/Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, USA	2014	2014/txt/2014_7040976.txt	https://ieeexplore.ieee.org/document/7040976
654	Algorithms for scheduling task-based applications onto heterogeneous many-core architectures	Kinsy, Michel A./Department of Computer and Information Science, University of Oregon, USA|Devadas, Srinivas/Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, USA	2014	2014/txt/2014_7040977.txt	https://ieeexplore.ieee.org/document/7040977
655	Evaluating accumulo performance for a scalable cyber data processing pipeline	Sawyer, Scott M./MIT Lincoln Laboratory, USA|O'Gwynn, B. David/MIT Lincoln Laboratory, USA	2014	2014/txt/2014_7040978.txt	https://ieeexplore.ieee.org/document/7040978
656	High level programming of FPGAs for HPC and data centric applications	Segal, Oren/Department of Electrical and Computer Engineering, University of Massachusetts Lowell, USA|Nasiri, Nasibeh/Department of Electrical and Computer Engineering, University of Massachusetts Lowell, USA|Margala, Martin/Department of Electrical and Computer Engineering, University of Massachusetts Lowell, USA|Vanderbauwhede, Wim/School of Computing Science, University of Glasgow, UK	2014	2014/txt/2014_7040979.txt	https://ieeexplore.ieee.org/document/7040979
657	Optimizing energy consumption and parallel performance for static and dynamic betweenness centrality using GPUs	McLaughlin, Adam/Georgia Institute of Technology, Atlanta, USA|Riedy, Jason/Georgia Institute of Technology, Atlanta, USA|Bader, David A./Georgia Institute of Technology, Atlanta, USA	2014	2014/txt/2014_7040980.txt	https://ieeexplore.ieee.org/document/7040980
658	GPU optimizations for a production molecular docking code	Landaverde, Raphael/Department of Electrical and Computer Engineering, Boston University; MA 02215, USA|Herbordt, Martin C./Department of Electrical and Computer Engineering, Boston University; MA 02215, USA	2014	2014/txt/2014_7040981.txt	https://ieeexplore.ieee.org/document/7040981
659	Building blocks for graph based network analysis	Ufimtsev, Vladimir/Computer Science Department, University of Nebraska at Omaha, USA|Bhowmick, Sanjukta/Computer Science Department, University of Nebraska at Omaha, USA|Rajamanickam, Sivasankaran/Scalable Algorithms Department, Sandia National Laboratories, USA	2014	2014/txt/2014_7040982.txt	https://ieeexplore.ieee.org/document/7040982
660	A system-level optimization framework for high-performance networking	Benson, Thomas M./Sensors and Electromagnetic Applications Laboratory, Georgia Tech Research Institute, Atlanta, USA	2014	2014/txt/2014_7040983.txt	https://ieeexplore.ieee.org/document/7040983
661	Lucas-Kanade Optical Flow estimation on the TI C66x digital signal processor	Zhang, Fan/Department of Computer Science and Engineering, University of South Carolina, USA|Gao, Yang/Department of Computer Science and Engineering, University of South Carolina, USA|Bakos, Jason D./Department of Computer Science and Engineering, University of South Carolina, USA	2014	2014/txt/2014_7040984.txt	https://ieeexplore.ieee.org/document/7040984
662	Sparse matrix-vector multiply on the Keystone II Digital Signal Processor	Gao, Yang/Department of Computer Science and Engineering, University of South Carolina, Columbia, USA|Zhang, Fan/Department of Computer Science and Engineering, University of South Carolina, Columbia, USA|Bakos, Jason D./Department of Computer Science and Engineering, University of South Carolina, Columbia, USA	2014	2014/txt/2014_7040985.txt	https://ieeexplore.ieee.org/document/7040985
663	A heterogeneous computing system with memristor-based neuromorphic accelerators	Liu, Xiaoxiao/Elec. and Comp. Engr., University of Pittsburgh, PA, USA|Mao, Mengjie/Elec. and Comp. Engr., University of Pittsburgh, PA, USA|Li, Hai/Elec. and Comp. Engr., University of Pittsburgh, PA, USA|Chen, Yiran/Elec. and Comp. Engr., University of Pittsburgh, PA, USA|Jiang, Hao/School of Engineering, San Francisco State Univ., CA, USA|Yang, J. Joshua/Hewlett Packard Labs, Palo Alto, CA, USA|Wu, Qing/Air Force Research Lab, Information Directorate, Rome, NY, USA|Barnell, Mark/Air Force Research Lab, Information Directorate, Rome, NY, USA	2014	2014/txt/2014_7040986.txt	https://ieeexplore.ieee.org/document/7040986
664	A case study of OpenCL on an Android mobile GPU	Ross, James A./Engility Corporation, Chantilly, VA, USA|Richie, David A./Brown Deer Technology, Forest Hill, MD, USA|Park, Song J./U.S. Army Research Laboratory, APG, MD, USA|Shires, Dale R./U.S. Army Research Laboratory, APG, MD, USA|Pollock, Lori L./University of Delaware, Newark, USA	2014	2014/txt/2014_7040987.txt	https://ieeexplore.ieee.org/document/7040987
665	An investigation of Unified Memory Access performance in CUDA	Landaverde, Raphael/Electrical and Computer Engineering Department, Boston University, MA, USA|Zhang, Tiansheng/Electrical and Computer Engineering Department, Boston University, MA, USA|Coskun, Ayse Kivilcim/Electrical and Computer Engineering Department, Boston University, MA, USA|Herbordt, Martin C./Electrical and Computer Engineering Department, Boston University, MA, USA	2014	2014/txt/2014_7040988.txt	https://ieeexplore.ieee.org/document/7040988
666	Optimization and evaluation of image- and signal-processing kernels on the TI C6678 multi-core DSP	Ramesh, Barath/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611-6200, USA|Bhardwaj, Asheesh/Texas Instrumentsm, USA|Richardson, Justin/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611-6200, USA|George, Alan D./NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611-6200, USA|Lam, Herman/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611-6200, USA	2014	2014/txt/2014_7040989.txt	https://ieeexplore.ieee.org/document/7040989
667	Real-time streaming intelligence: Integrating graph and NLP analytics	Ediger, David/Georgia Tech Research Institute, Atlanta, USA|Appling, Scott/Georgia Tech Research Institute, Atlanta, USA|Briscoe, Erica/Georgia Tech Research Institute, Atlanta, USA|McColl, Rob/Georgia Tech Research Institute, Atlanta, USA|Poovey, Jason/Georgia Tech Research Institute, Atlanta, USA	2014	2014/txt/2014_7040990.txt	https://ieeexplore.ieee.org/document/7040990
668	Quantifying the effect of matrix structure on multithreaded performance of the SpMV kernel	Kimball, Daniel/MIT Lincoln Laboratory, Lexington, MA 02420, USA|Michel, Elizabeth/MIT Lincoln Laboratory, Lexington, MA 02420, USA|Keltcher, Paul/MIT Lincoln Laboratory, Lexington, MA 02420, USA|Wolf, Michael M./MIT Lincoln Laboratory, Lexington, MA 02420, USA	2014	2014/txt/2014_7040991.txt	https://ieeexplore.ieee.org/document/7040991
669	A GPU accelerated virtual scanning confocal microscope	Kingsley, James/Department of Physics, Worcester Polytechnic Institute, USA|Chen, Zhilu/Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, USA|Bibeau, Jeffrey/Department of Biology and Biotechnology, Worcester Polytechnic Institute, USA|Vidali, Luis/Department of Biology and Biotechnology, Worcester Polytechnic Institute, USA|Huang, Xinming/Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, USA|Tuzel, Erkan/Department of Physics, Worcester Polytechnic Institute, USA	2014	2014/txt/2014_7040992.txt	https://ieeexplore.ieee.org/document/7040992
670	Socrates	Savkli, C./Johns Hopkins University, Applied Physics Laboratory, Mail Stop MP6-N312, Laurel, MD 20723-6099 USA|Carr, R./Johns Hopkins University, Applied Physics Laboratory, Mail Stop MP6-N312, Laurel, MD 20723-6099 USA|Chapman, M./Johns Hopkins University, Applied Physics Laboratory, Mail Stop MP6-N312, Laurel, MD 20723-6099 USA|Chee, B./Johns Hopkins University, Applied Physics Laboratory, Mail Stop MP6-N312, Laurel, MD 20723-6099 USA|Minch, D./Johns Hopkins University, Applied Physics Laboratory, Mail Stop MP6-N312, Laurel, MD 20723-6099 USA	2014	2014/txt/2014_7040993.txt	https://ieeexplore.ieee.org/document/7040993
671	Characterization of semi-synthetic dataset for big-data semantic analysis	Techentin, Robert/Mayo Clinic College of Medicine, Rochester, MN, USA|Foti, Daniel/University of Minnesota, Minneapolis, USA|Al-Saffar, Sinan/Semantic Scale, Tampa FL, USA|Li, Peter/Mayo Clinic College of Medicine, Rochester, MN, USA|Daniel, Erik/Mayo Clinic College of Medicine, Rochester, MN, USA|Gilbert, Barry/Mayo Clinic College of Medicine, Rochester, MN, USA|Holmes, David/Mayo Clinic College of Medicine, Rochester, MN, USA	2014	2014/txt/2014_7040994.txt	https://ieeexplore.ieee.org/document/7040994
672	Accelerating SAR processing on COTS FPGA hardware using C-to-gates design tools	Hoare, Raymond R./Concurrent EDA, LLC, Pittsburgh, PA, USA|Smetana, Denis/Curtiss-Wright, Ashburn, VA, USA	2014	2014/txt/2014_7040995.txt	https://ieeexplore.ieee.org/document/7040995
673	Energy-efficient histogram equalization on FPGA	Sanny, Andrea/Ming Hsieh Dept. of Electrical Engineering, University of Southern California, USA|Yang, Yi-Hua E./Xilinx Inc., Santa Clara, CA, USA|Prasanna, Viktor K./Ming Hsieh Dept. of Electrical Engineering, University of Southern California, USA	2014	2014/txt/2014_7040996.txt	https://ieeexplore.ieee.org/document/7040996
674	Design of 3D FFTs with FPGA clusters	Sheng, Jiayi/Department of Electrical and Computer Engineering, Boston University; MA 02215, USA|Humphries, Ben/Department of Electrical and Computer Engineering, Boston University; MA 02215, USA|Zhang, Hansen/Department of Electrical and Computer Engineering, Boston University; MA 02215, USA|Herbordt, Martin C./Department of Electrical and Computer Engineering, Boston University; MA 02215, USA	2014	2014/txt/2014_7040997.txt	https://ieeexplore.ieee.org/document/7040997
675	Algorithm/hardware co-optimized SAR image reconstruction with 3D-stacked logic in memory	Sadi, Fazle/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA|Akin, Berkin/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA|Popovici, Doru T./Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA|Hoe, James C./Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA|Pileggi, Larry/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA|Franchetti, Franz/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA	2014	2014/txt/2014_7040998.txt	https://ieeexplore.ieee.org/document/7040998
676	An evaluation of lazy fault detection based on Adaptive Redundant Multithreading	Hukerikar, Saurabh/Information Sciences Institute, University of Southern California, Marina del Rey, USA|Teranishi, Keita/Sandia National Laboratories, Livermore, CA, USA|Diniz, Pedro C./Information Sciences Institute, University of Southern California, Marina del Rey, USA|Lucas, Robert F./Information Sciences Institute, University of Southern California, Marina del Rey, USA	2014	2014/txt/2014_7040999.txt	https://ieeexplore.ieee.org/document/7040999
677	GPGPU parallelization of self-calibrating agent-based influenza outbreak simulation	Holvenstot, Peter/College of Eng. and Applied Sciences, Western Michigan University, Kalamazoo, 49008-5466, USA|Prieto, Diana/College of Eng. and Applied Sciences, Western Michigan University, Kalamazoo, 49008-5466, USA|Doncker, Elise de/College of Eng. and Applied Sciences, Western Michigan University, Kalamazoo, 49008-5466, USA	2014	2014/txt/2014_7041000.txt	https://ieeexplore.ieee.org/document/7041000
678	Accelerating NTRU based homomorphic encryption using GPUs	Dai, Wei/Dept. of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA 01609, USA|Doroz, Yarkin/Dept. of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA 01609, USA|Sunar, Berk/Dept. of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA 01609, USA	2014	2014/txt/2014_7041001.txt	https://ieeexplore.ieee.org/document/7041001
679	A multi-tiered optimization framework for heterogeneous computing	Milluzzi, Andrew/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA|Richardson, Justin/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA|George, Alan D./NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA|Lam, Herman/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA	2014	2014/txt/2014_7041002.txt	https://ieeexplore.ieee.org/document/7041002
680	Real-time lane departure and front collision warning system on an FPGA	Zhao, Jin/Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA 01609, USA|Xie, Bingqian/Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA 01609, USA|Huang, Xinming/Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA 01609, USA	2014	2014/txt/2014_7041003.txt	https://ieeexplore.ieee.org/document/7041003
681	Energy performance of FPGAs on PERFECT suite kernels	Kuppannagari, Sanmukh R./Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90007|Chen, Ren/Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90007|Sanny, Andrea/Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90007|Singapura, Shreyas G./Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90007|Tran, Geoffrey Phi C./Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90007|Zhou, Shijie/Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90007|Hu, Yusong/Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90007|Crago, Stephen P./Information Sciences Institute, University of Southern California, Los Angeles, USA 90007|Prasanna, Viktor K./Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90007	2014	2014/txt/2014_7041004.txt	https://ieeexplore.ieee.org/document/7041004
682	High-performance packet classification on GPU	Zhou, Shijie/Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA|Singapura, Shreyas G./Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA|Prasanna, Viktor K./Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA	2014	2014/txt/2014_7041005.txt	https://ieeexplore.ieee.org/document/7041005
683	Low-overhead load-balanced scheduling for sparse tensor computations	Baskaran, Muthu/Reservoir Labs Inc., New York, 10012, USA|Meister, Benoit/Reservoir Labs Inc., New York, 10012, USA|Lethin, Richard/Reservoir Labs Inc., New York, 10012, USA	2014	2014/txt/2014_7041006.txt	https://ieeexplore.ieee.org/document/7041006
684	Hardware-efficient compressed sensing encoder designs for WBSNs	Sheng, Jiayi/Department of Electrical and Computer Engineering, Boston University, MA, United States|Yang, Chen/Department of Electrical and Computer Engineering, Boston University, MA, United States|Herbordt, Martin C./Department of Electrical and Computer Engineering, Boston University, MA, United States	2015	2015/txt/2015_7322437.txt	https://ieeexplore.ieee.org/document/7322437
685	Coarse-grain reconfigurable ASIC through multiplexer based switches	Gettings, Karen M. G. V./MIT Lincoln Laboratory, Lexington, USA|Burke, Marc/MIT Lincoln Laboratory, Lexington, USA|Muldavin, Jeremy/MIT Lincoln Laboratory, Lexington, USA|Vai, Michael/MIT Lincoln Laboratory, Lexington, USA	2015	2015/txt/2015_7322438.txt	https://ieeexplore.ieee.org/document/7322438
686	Performance and productivity evaluation of hybrid-threading HLS versus HDLs	Wang, Gongyu/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, United States|Lam, Herman/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, United States|George, Alan D./NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, United States|Edwards, Glen/Convey Computer Corporation, Richardson, TX 75081, United States	2015	2015/txt/2015_7322439.txt	https://ieeexplore.ieee.org/document/7322439
687	Aparapi-UCores: A high level programming framework for unconventional cores	Segal, Oren/Department of Electrical and Computer Engineering, University of Massachusetts Lowell, USA|Colangelo, Philip/Department of Electrical and Computer Engineering, University of Massachusetts Lowell, USA|Nasiri, Nasibeh/Department of Electrical and Computer Engineering, University of Massachusetts Lowell, USA|Qian, Zhuo/Department of Electrical and Computer Engineering, University of Massachusetts Lowell, USA|Margala, Martin/Department of Electrical and Computer Engineering, University of Massachusetts Lowell, USA	2015	2015/txt/2015_7322440.txt	https://ieeexplore.ieee.org/document/7322440
688	High performance user space sockets on low power System on a Chip platforms	Crawford, Catherine H./IBM Thomas J. Watson Research Center, Yorktown Heights, New York, USA|Padkowski, Piotr/IBM Research Krakow, Poland|Baranski, Tomasz/IBM Research Krakow, Poland|Czubak, Angela/IBM Research Krakow, Poland|Raszka, ukasz/IBM Research Krakow, Poland	2015	2015/txt/2015_7322441.txt	https://ieeexplore.ieee.org/document/7322441
689	A tag based vector reduction circuit	Wei, Ming/School of Information Science and Technology, Sun Yat-sen University, Guangzhou 510006, China|Huang, Yi-hua/School of Information Science and Technology, Sun Yat-sen University, Guangzhou 510006, China	2015	2015/txt/2015_7322442.txt	https://ieeexplore.ieee.org/document/7322442
690	Boosting irregular array Reductions through In-lined Block-ordering on fast processors	Ciesko, Jan/Barcelona Supercomputing Center, 08034, Spain|Mateo, Sergi/Barcelona Supercomputing Center, 08034, Spain|Teruel, Xavier/Barcelona Supercomputing Center, 08034, Spain|Beltran, Vicen/Barcelona Supercomputing Center, 08034, Spain|Martorell, Xavier/Barcelona Supercomputing Center, 08034, Spain|Labarta, Jesus/Barcelona Supercomputing Center, 08034, Spain	2015	2015/txt/2015_7322443.txt	https://ieeexplore.ieee.org/document/7322443
691	MAGMA embedded: Towards a dense linear algebra library for energy efficient extreme computing	Haidar, Azzam/University of Tennessee, Knoxville, 37916, United States|Tomov, Stanimire/University of Tennessee, Knoxville, 37916, United States|Luszczek, Piotr/University of Tennessee, Knoxville, 37916, United States|Dongarra, Jack/University of Tennessee, Knoxville, Oak Ridge National Laboratory, USA	2015	2015/txt/2015_7322444.txt	https://ieeexplore.ieee.org/document/7322444
692	Optimizing Space Time Adaptive Processing through accelerating memory-bounded operations	Low, Tze Meng/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213, United States|Guo, Qi/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213, United States|Franchetti, Franz/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213, United States	2015	2015/txt/2015_7322445.txt	https://ieeexplore.ieee.org/document/7322445
693	A near real-time, parallel and distributed adaptive object detection and retraining framework based on AdaBoost algorithm	Abualkibash, Munther/Computer Science and Engineering, University of Bridgeport, CT, USA|Mahmood, Ausif/Computer Science and Engineering, University of Bridgeport, CT, USA|Moslehpour, Saeid/Electrical and Computer Engineering, University of Hartford, CT, USA	2015	2015/txt/2015_7322446.txt	https://ieeexplore.ieee.org/document/7322446
694	Agile Condor: A scalable high performance embedded computing architecture	Barnell, Mark/Air Force Research Lab (AFRL), Information Directorate, Rome, NY, 13441 USA|Raymond, Courtney/Air Force Research Lab (AFRL), Information Directorate, Rome, NY, 13441 USA|Capraro, Christopher/SRC, Inc., North Syracuse, NY 13212, United States|Isereau, Darrek/SRC, Inc., North Syracuse, NY 13212, United States	2015	2015/txt/2015_7322447.txt	https://ieeexplore.ieee.org/document/7322447
695	Graphulo implementation of server-side sparse matrix multiply in the Accumulo database	Hutchison, Dylan/MIT Lincoln Laboratory, United States|Kepner, Jeremy/MIT Lincoln Laboratory, United States|Gadepally, Vijay/MIT Lincoln Laboratory, United States|Fuchs, Adam/Sqrrl, Inc., Cambridge, MA 02140, United States	2015	2015/txt/2015_7322448.txt	https://ieeexplore.ieee.org/document/7322448
696	An accelerated procedure for hypergraph coarsening on the GPU	Cheng, Lin/Department of Engineering, Trinity College, Hartford, Connecticut, USA 06106-3100|Cho, Hyunsu/Department of Computer Science, Trinity College, Hartford, Connecticut, USA 06106-3100|Yoon, Peter/Department of Computer Science, Trinity College, Hartford, Connecticut, USA 06106-3100	2015	2015/txt/2015_7322449.txt	https://ieeexplore.ieee.org/document/7322449
697	A task-based linear algebra Building Blocks approach for scalable graph analytics	Wolf, Michael M./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185, United States|Berry, Jonathan W./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185, United States|Stark, Dylan T./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185, United States	2015	2015/txt/2015_7322450.txt	https://ieeexplore.ieee.org/document/7322450
698	Sampling large graphs for anticipatory analytics	Edwards, Lauren/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Johnson, Luke/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Milosavljevic, Maja/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Gadepally, Vijay/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Miller, Benjamin A./Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States	2015	2015/txt/2015_7322451.txt	https://ieeexplore.ieee.org/document/7322451
699	Heterogeneous work-stealing across CPU and DSP cores	Kumar, Vivek/Rice University, Houston, Texas 77005, United States|Sbrlea, Alina/Rice University, Houston, Texas 77005, United States|Jayaraj, Ajay/Texas Instruments, Dallas, United States|Budimli, Zoran/Rice University, Houston, Texas 77005, United States|Majeti, Deepak/Rice University, Houston, Texas 77005, United States|Sarkar, Vivek/Rice University, Houston, Texas 77005, United States	2015	2015/txt/2015_7322452.txt	https://ieeexplore.ieee.org/document/7322452
700	Achieving low latency, reduced memory footprint and low power consumption with data streaming	Bockenbach, Olivier/ContextVision, Linkping, Sweden|Wainwright, Ian/ContextVision, Linkping, Sweden|Ali, Murtaza/Texas Instruments, Dallas, USA|Nadeski, Mark/Texas Instruments, Dallas, USA	2015	2015/txt/2015_7322453.txt	https://ieeexplore.ieee.org/document/7322453
701	Embedded second-order cone programming with radar applications	Mountcastle, Paul/Reservoir Labs, Inc., New York, 10012, United States|Henretty, Tom/Reservoir Labs, Inc., New York, 10012, United States|Naqvi, Aale/Reservoir Labs, Inc., New York, 10012, United States|Lethin, Richard/Reservoir Labs, Inc., New York, 10012, United States	2015	2015/txt/2015_7322454.txt	https://ieeexplore.ieee.org/document/7322454
702	Efficient parallelization of path planning workload on single-chip shared-memory multicores	Ahmad, Masab/University of Connecticut, Storrs, USA|Lakshminarasimhan, Kartik/University of Connecticut, Storrs, USA|Khan, Omer/University of Connecticut, Storrs, USA	2015	2015/txt/2015_7322455.txt	https://ieeexplore.ieee.org/document/7322455
703	Monte Carlo simulations on Intel Xeon Phi: Offload and native mode	Shareef, Bryar/College of Engineering and Applied Sciences, Western Michigan University, Kalamazoo, 49008-5466, United States|Doncker, Elise de/College of Engineering and Applied Sciences, Western Michigan University, Kalamazoo, 49008-5466, United States|Kapenga, John/College of Engineering and Applied Sciences, Western Michigan University, Kalamazoo, 49008-5466, United States	2015	2015/txt/2015_7322456.txt	https://ieeexplore.ieee.org/document/7322456
704	Improving the performance of graph analysis through partitioning with sampling	Wolf, Michael M./Sandia National Laboratories, Albuquerque, NM 87185, United States|Millery, Benjamin A./Massachusetts Institute of Technology, Cambridge, 02139, United States	2015	2015/txt/2015_7322457.txt	https://ieeexplore.ieee.org/document/7322457
705	Optimization of symmetric tensor computations	Cai, Jonathon/Department of Computer Science, Yale University, New Haven, CT 06520, United States|Baskaran, Muthu/Reservoir Labs Inc., New York, 10012, United States|Meister, Benoit/Reservoir Labs Inc., New York, 10012, United States|Lethin, Richard/Reservoir Labs Inc., New York, 10012, United States	2015	2015/txt/2015_7322458.txt	https://ieeexplore.ieee.org/document/7322458
706	Using a Power Law distribution to describe big data	Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, 02420, United States|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, 02420, United States	2015	2015/txt/2015_7322459.txt	https://ieeexplore.ieee.org/document/7322459
707	Enabling application resilience through programming model based fault amelioration	Hukerikar, Saurabh/Information Sciences Institute, University of Southern California, Marina del Rey, USA|Diniz, Pedro C./Information Sciences Institute, University of Southern California, Marina del Rey, USA|Lucas, Robert F./Information Sciences Institute, University of Southern California, Marina del Rey, USA	2015	2015/txt/2015_7322460.txt	https://ieeexplore.ieee.org/document/7322460
708	Secure architecture for embedded systems	Vai, Michael/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Nahill, Ben/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Kramer, Joshua/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Geis, Michael/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Utin, Dan/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Whelihan, David/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States|Khazan, Roger/Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, 02420, United States	2015	2015/txt/2015_7322461.txt	https://ieeexplore.ieee.org/document/7322461
709	DDR memory errors caused by Row Hammer	Aichinger, Barbara/New Business Development, FuturePlus Systems Corporation, Bedford, NH, United States	2015	2015/txt/2015_7322462.txt	https://ieeexplore.ieee.org/document/7322462
710	Dawn: Rapid large-scale protein multiple sequence alignment and conservation analysis	Ricke, Darrell O./Bioengineering Systems and Technologies, MIT Lincoln Laboratory, Lexington, USA|Shcherbina, Anna/Bioengineering Systems and Technologies, MIT Lincoln Laboratory, Lexington, USA	2015	2015/txt/2015_7322463.txt	https://ieeexplore.ieee.org/document/7322463
711	Sorting sixteen numbers	Ouyang, Ming/Department of Computer Science, University of Massachusetts Boston, 02125, United States	2015	2015/txt/2015_7322464.txt	https://ieeexplore.ieee.org/document/7322464
712	GPU acceleration of iterative physical optics-based electromagnetic simulations	Venugopalan, Vivek/United Technologies Research Center, E. Hartford, CT 06018, USA|Tokgoz, Cagatay/United Technologies Research Center, E. Hartford, CT 06018, USA	2015	2015/txt/2015_7322465.txt	https://ieeexplore.ieee.org/document/7322465
713	A fast, energy-efficient abstraction for simultaneous breadth-first searches	McLaughlin, Adam/Georgia Institute of Technology, Atlanta, USA|Riedy, Jason/Georgia Institute of Technology, Atlanta, USA|Bader, David A./Georgia Institute of Technology, Atlanta, USA	2015	2015/txt/2015_7322466.txt	https://ieeexplore.ieee.org/document/7322466
714	Accelerating K-Means clustering with parallel implementations and GPU computing	Bhimani, Janki/Electrical and Computer Engineering Dept., Northeastern University, Boston, MA, United States|Leeser, Miriam E./Electrical and Computer Engineering Dept., Northeastern University, Boston, MA, United States|Mi, Ningfang/Electrical and Computer Engineering Dept., Northeastern University, Boston, MA, United States	2015	2015/txt/2015_7322467.txt	https://ieeexplore.ieee.org/document/7322467
715	Atomic-delayed execution: A concurrent programming model for incomplete graph-based computations	Diniz, Pedro C./USC Information Sciences Institute, 4676 Admiralty Way, Suite 1001, Marina del Rey, CA, USA	2015	2015/txt/2015_7322468.txt	https://ieeexplore.ieee.org/document/7322468
716	Leakage evaluation on power balance countermeasure against side-channel attack on FPGAs	Fang, Xin/Electrical & Computer Engineering Department, Northeastern University, Boston, MA 02115 USA|Luo, Pei/Electrical & Computer Engineering Department, Northeastern University, Boston, MA 02115 USA|Fei, Yunsi/Electrical & Computer Engineering Department, Northeastern University, Boston, MA 02115 USA|Leeser, Miriam E./Electrical & Computer Engineering Department, Northeastern University, Boston, MA 02115 USA	2015	2015/txt/2015_7322469.txt	https://ieeexplore.ieee.org/document/7322469
717	Parallel vectorized algebraic AES in Matlab for rapid prototyping of encrypted sensor processing algorithms and database analytics	Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, U.S.A.|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, U.S.A.|Hancock, Braden/MIT Lincoln Laboratory, Lexington, U.S.A.|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, U.S.A.|Michel, Elizabeth/MIT Lincoln Laboratory, Lexington, U.S.A.|Varia, Mayank/MIT Lincoln Laboratory, Lexington, U.S.A.	2015	2015/txt/2015_7322470.txt	https://ieeexplore.ieee.org/document/7322470
718	Big Data strategies for Data Center Infrastructure management using a 3D gaming platform	Hubbell, Matthew/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Moran, Andrew/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Arcand, William/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Bestor, David/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Bergeron, Bill/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Byun, Chansup/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Gadepally, Vijay/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Michaleas, Peter/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Mullen, Julie/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Prout, Andrew/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Reuther, Albert/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Rosa, Antonio/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Yee, Charles/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States|Kepner, Jeremy/MIT Lincoln Laboratory, 244 Wood St., Lexington, 02420, United States	2015	2015/txt/2015_7322471.txt	https://ieeexplore.ieee.org/document/7322471
719	D4M: Bringing associative arrays to database engines	Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, United States|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, United States|Arcand, William/MIT Lincoln Laboratory, Lexington, United States|Bestor, David/MIT Lincoln Laboratory, Lexington, United States|Bergeron, Bill/MIT Lincoln Laboratory, Lexington, United States|Byun, Chansup/MIT Lincoln Laboratory, Lexington, United States|Edwards, Lauren/MIT Lincoln Laboratory, Lexington, United States|Hubbell, Matthew/MIT Lincoln Laboratory, Lexington, United States|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, United States|Mullen, Julie/MIT Lincoln Laboratory, Lexington, United States|Prout, Andrew/MIT Lincoln Laboratory, Lexington, United States|Rosa, Antonio/MIT Lincoln Laboratory, Lexington, United States|Yee, Charles/MIT Lincoln Laboratory, Lexington, United States|Reuther, Albert/MIT Lincoln Laboratory, Lexington, United States	2015	2015/txt/2015_7322472.txt	https://ieeexplore.ieee.org/document/7322472
720	Improving Big Data visual analytics with interactive virtual reality	Moran, Andrew/Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, United States|Gadepally, Vijay/Massachusetts Insitute of Technology, Lincoln Laboratory, Lexington, United States|Hubbell, Matthew/Massachusetts Insitute of Technology, Lincoln Laboratory, Lexington, United States|Kepner, Jeremy/Massachusetts Insitute of Technology, Lincoln Laboratory, Lexington, United States	2015	2015/txt/2015_7322473.txt	https://ieeexplore.ieee.org/document/7322473
721	Biomedical relation extraction using stochastic difference equations	Fakhry, Carl Tony/Department of Computer Science, University of Massachusetts Boston, 02125, United States|Zarringhalam, Kourosh/Department of Mathematics, University of Massachusetts Boston, 02125, United States|Chen, Ping/Department of Engineering, University of Massachusetts Boston, 02125, United States	2015	2015/txt/2015_7322474.txt	https://ieeexplore.ieee.org/document/7322474
722	High performance computing of gene regulatory networks using a message-passing model	Glass, Kimberly/Brigham and Women's Hospital and Harvard Medical School, Boston, MA, USA|Quackenbush, John/Dana-Farber Cancer Institute and Harvard School of Public Health, Boston, MA, USA|Kepner, Jeremy/Lincoln Laboratory and Massachusetts Institute of Technology, Cambridge, USA	2015	2015/txt/2015_7322475.txt	https://ieeexplore.ieee.org/document/7322475
723	Lustre, hadoop, accumulo	Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, United States|Arcand, William/MIT Lincoln Laboratory, Lexington, United States|Bestor, David/MIT Lincoln Laboratory, Lexington, United States|Bergeron, Bill/MIT Lincoln Laboratory, Lexington, United States|Byun, Chansup/MIT Lincoln Laboratory, Lexington, United States|Edwards, Lauren/MIT Lincoln Laboratory, Lexington, United States|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, United States|Hubbell, Matthew/MIT Lincoln Laboratory, Lexington, United States|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, United States|Mullen, Julie/MIT Lincoln Laboratory, Lexington, United States|Prout, Andrew/MIT Lincoln Laboratory, Lexington, United States|Rosa, Antonio/MIT Lincoln Laboratory, Lexington, United States|Yee, Charles/MIT Lincoln Laboratory, Lexington, United States|Reuther, Albert/MIT Lincoln Laboratory, Lexington, United States	2015	2015/txt/2015_7322476.txt	https://ieeexplore.ieee.org/document/7322476
724	Algorithm Flattening: Complete branch elimination for GPU requires a paradigm shift from CPU thinking	Vespa, Lucas/University of Illinois Springfield, 62703, United States|Bauman, Alexander/University of Illinois Springfield, 62703, United States|Wells, Jenny/University of Illinois Springfield, 62703, United States	2015	2015/txt/2015_7322477.txt	https://ieeexplore.ieee.org/document/7322477
725	GPU implementation of reverse coordinate conversion for proteins	Bayati, Mahsa/Electrical and Computer Engineering Dept., Northeastern University, Boston, MA, United States|Bardhan, Jaydeep P./Mechanical and Industrial Engineering Dept., Northeastern University, Boston, MA, United States|Leeser, Miriam E./Electrical and Computer Engineering Dept., Northeastern University, Boston, MA, United States	2015	2015/txt/2015_7322478.txt	https://ieeexplore.ieee.org/document/7322478
726	Bisection and twisted SVD on GPU	He, Lu/University of Massachusetts Lowell, 01854, United States|Luo, Yan/University of Massachusetts Lowell, 01854, United States|Liu, Rui/Wake Forest University, Winston-Salem, NC 27106, United States|Yu, Hengyong/University of Massachusetts Lowell, 01854, United States|Cao, Yu/University of Massachusetts Lowell, 01854, United States|Chen, Xuzhou/Fitchburg State University, MA 01420, United States|Son, Seung Woo/University of Massachusetts Lowell, 01854, United States	2015	2015/txt/2015_7322479.txt	https://ieeexplore.ieee.org/document/7322479
727	GPU accelerated geometric multigrid method: Comparison with preconditioned conjugate gradient	Stroia, Iulian/Imaging and Computer Vision, Siemens Corporate Technology, Siemens SRL, Romania|Itu, Lucian Mihai/Imaging and Computer Vision, Siemens Corporate Technology, Siemens SRL, Romania|Nita, Cosmin/Imaging and Computer Vision, Siemens Corporate Technology, Siemens SRL, Romania|Lazar, Laszlo/Imaging and Computer Vision, Siemens Corporate Technology, Siemens SRL, Romania|Suciu, Constantin/Transilvania University of Braov, 500068, Romania	2015	2015/txt/2015_7322480.txt	https://ieeexplore.ieee.org/document/7322480
728	Automatic cluster parallelization and minimizing communication via selective data replication	Tavarageri, Sanket/Reservoir Labs, 632 Broadway, New York, 10012, United States|Meister, Benoit/Reservoir Labs, 632 Broadway, New York, 10012, United States|Baskaran, Muthu/Reservoir Labs, 632 Broadway, New York, 10012, United States|Pradelle, Benoit/Reservoir Labs, 632 Broadway, New York, 10012, United States|Henretty, Tom/Reservoir Labs, 632 Broadway, New York, 10012, United States|Konstantinidis, Athanasios/Reservoir Labs, 632 Broadway, New York, 10012, United States|Johnson, Ann/Reservoir Labs, 632 Broadway, New York, 10012, United States|Lethin, Richard/Reservoir Labs, 632 Broadway, New York, 10012, United States	2015	2015/txt/2015_7322481.txt	https://ieeexplore.ieee.org/document/7322481
729	Enabling on-demand database computing with MIT SuperCloud database management system	Prout, Andrew/MIT Lincoln Laboratory, Lexington, U.S.A.|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, U.S.A.|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, U.S.A.|Arcand, William/MIT Lincoln Laboratory, Lexington, U.S.A.|Bestor, David/MIT Lincoln Laboratory, Lexington, U.S.A.|Bergeron, Bill/MIT Lincoln Laboratory, Lexington, U.S.A.|Byun, Chansup/MIT Lincoln Laboratory, Lexington, U.S.A.|Edwards, Lauren/MIT Lincoln Laboratory, Lexington, U.S.A.|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, U.S.A.|Hubbell, Matthew/MIT Lincoln Laboratory, Lexington, U.S.A.|Mullen, Julie/MIT Lincoln Laboratory, Lexington, U.S.A.|Rosa, Antonio/MIT Lincoln Laboratory, Lexington, U.S.A.|Yee, Charles/MIT Lincoln Laboratory, Lexington, U.S.A.|Reuther, Albert/MIT Lincoln Laboratory, Lexington, U.S.A.	2015	2015/txt/2015_7322482.txt	https://ieeexplore.ieee.org/document/7322482
730	FIDES: Enhancing trust in reconfigurable based hardware systems	Shila, Devu Manikantan/United Technologies Research Center, 411 Silver Lane, E Hartford, CT USA|Venugopalan, Vivek/United Technologies Research Center, 411 Silver Lane, E Hartford, CT USA|Patterson, Cameron D/Bradley Department of ECE, Virginia Tech, Blacksburg, USA	2015	2015/txt/2015_7322483.txt	https://ieeexplore.ieee.org/document/7322483
731	Hierarchical clustering and k-means analysis of HPC application kernels performance characteristics	Grodowitz, M.L./Oak Ridge National Lab, Tennessee, United States|Sreepathi, Sarat/Oak Ridge National Lab, Tennessee, United States	2015	2015/txt/2015_7322484.txt	https://ieeexplore.ieee.org/document/7322484
732	Multi-modal sensor registration for vehicle perception via deep neural networks	Giering, Michael/United Technologies Research Center, E. Hartford, CT 06018, USA|Venugopalan, Vivek/United Technologies Research Center, E. Hartford, CT 06018, USA|Reddy, Kishore/United Technologies Research Center, E. Hartford, CT 06018, USA	2015	2015/txt/2015_7322485.txt	https://ieeexplore.ieee.org/document/7322485
733	A signals processing and big data framework for Monte Carlo aircraft encounters	Weinert, Andrew/MIT Lincoln Laboratory, 244 Wood Street, Lexington, 02420-9108, United States	2015	2015/txt/2015_7322486.txt	https://ieeexplore.ieee.org/document/7322486
734	A cloud-based approach to big graphs	Burkhardt, Paul/U.S. National Security Agency, Ft. Meade, MD 20755|Waring, Christopher A./U.S. National Security Agency, Ft. Meade, MD 20755	2015	2015/txt/2015_7396313.txt	https://ieeexplore.ieee.org/document/7396313
735	Program fracture and recombination for efficient automatic code reuse	Amidon, Peter/School for Independent Learners, Los Altos, CA 94022|Davis, Eli/MIT EECS and MIT CSAIL, Cambridge, MA 02139|Sidiroglou-Douskos, Stelios/MIT EECS and MIT CSAIL, Cambridge, MA 02139|Rinard, Martin/MIT EECS and MIT CSAIL, Cambridge, MA 02139	2015	2015/txt/2015_7396314.txt	https://ieeexplore.ieee.org/document/7396314
736	From NoSQL Accumulo to NewSQL Graphulo: Design and utility of graph algorithms inside a BigTable database	Hutchison, Dylan/University of Washington, USA|Kepner, Jeremy/MIT Lincoln Laboratory, USA|Gadepally, Vijay/MIT Lincoln Laboratory, USA|Howe, Bill/University of Washington, USA	2016	2016/txt/2016_7761577.txt	https://ieeexplore.ieee.org/document/7761577
737	Efficient implementation of scatter-gather operations for large scale graph analytics	Kumar, Manoj/IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598-0218, USA|Serrano, Mauricio/IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598-0218, USA|Moreira, Jose E./IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598-0218, USA|Pattnaik, Pratap/IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598-0218, USA|Horn, W P/IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598-0218, USA|Jann, Joefon/IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598-0218, USA|Tanase, Gabriel/IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598-0218, USA	2016	2016/txt/2016_7761578.txt	https://ieeexplore.ieee.org/document/7761578
738	A sparse multi-dimensional Fast Fourier Transform with stability to noise in the context of image processing and change detection	Letourneau, Pierre-David/Reservoir Labs, USA|Langston, M. Harper/Reservoir Labs, USA|Lethin, Richard/Reservoir Labs, USA	2016	2016/txt/2016_7761579.txt	https://ieeexplore.ieee.org/document/7761579
739	The Open Community Runtime: A runtime system for extreme scale computing	Mattson, Timothy G./Intel Corporation, Hillsboro OR, USA|Cledat, Romain/Intel Corporation, Hillsboro OR, USA|Cav, Vincent/Intel Corporation, Hillsboro OR, USA|Sarkar, Vivek/Rice University, Houston TX, USA|Budimli, Zoran/Rice University, Houston TX, USA|Chatterjee, Sanjay/Rice University, Houston TX, USA|Fryman, Joshua/Intel Corporation, Hillsboro OR, USA|Ganev, Ivan/Intel Corporation, Hillsboro OR, USA|Knauerhase, Robin/Intel Corporation, Hillsboro OR, USA|Lee, Min/Intel Corporation, Hillsboro OR, USA|Meister, Benoit/Reservoir Labs, New York NY, USA|Nickerson, Brian/Intel Corporation, Hillsboro OR, USA|Pepperling, Nick/Intel Corporation, Hillsboro OR, USA|Seshasayee, Bala/Intel Corporation, Hillsboro OR, USA|Tasirlar, Sagnak/Two Sigma Investments, LP, USA|Teller, Justin/Facebook, Menlo Park CA, USA|Vrvilo, Nick/Rice University, Houston TX, USA	2016	2016/txt/2016_7761580.txt	https://ieeexplore.ieee.org/document/7761580
740	Landmark routing for large graphs in fixed-memory environments	Campbell, Newton/Cyber Security, Raytheon BBN Technologies, Columbia, Maryland 21046, USA|Laszlo, Michael J./Department of Computer Science, Nova Southeastern University, Ft. Lauderdale, Florida 33314, USA|Mukherjee, Sumitra/Department of Computer Science, Nova Southeastern University, Ft. Lauderdale, Florida 33314, USA	2016	2016/txt/2016_7761581.txt	https://ieeexplore.ieee.org/document/7761581
741	GPU accelerated, robust method for voxelization of solid objects	Nita, Cosmin/Corporate Technology, Siemens SRL, Romania|Stroia, Iulian/Corporate Technology, Siemens SRL, Romania|Itu, Lucian Mihai/Corporate Technology, Siemens SRL, Romania|Suciu, Constantin/Corporate Technology, Siemens SRL, Romania|Mihalef, Viorel/Medical Imaging Technologies, Siemens Medical Solutions, USA|Datar, Manasi/Medical Imaging Technologies, Siemens Healthcare GmbH, Germany|Rapaka, Saikiran/Medical Imaging Technologies, Siemens Medical Solutions, USA|Sharma, Puneet/Medical Imaging Technologies, Siemens Medical Solutions, USA	2016	2016/txt/2016_7761582.txt	https://ieeexplore.ieee.org/document/7761582
742	Unified and lightweight tasks and conduits: A high level parallel programming framework	Liu, Chao/Northeastern University, USA|Leeser, Miriam E./Northeastern University, USA	2016	2016/txt/2016_7761583.txt	https://ieeexplore.ieee.org/document/7761583
743	BigDAWG polystore query optimization through semantic equivalences	She, Zuohao/Electrical Engineering and Computer Science, Northwestern University, Evanston, IL 60208, USA|Ravishankar, Surabhi/Electrical Engineering and Computer Science, Northwestern University, Evanston, IL 60208, USA|Duggan, Jennie/Electrical Engineering and Computer Science, Northwestern University, Evanston, IL 60208, USA	2016	2016/txt/2016_7761584.txt	https://ieeexplore.ieee.org/document/7761584
744	Integrating real-time and batch processing in a polystore	Meehan, John/Brown University, USA|Zdonik, Stan/Brown University, USA|Tian, Shaobo/Brown University, USA|Tian, Yulong/Brown University, USA|Tatbul, Nesime/Intel Labs & MIT, USA|Dziedzic, Adam/University of Chicago, USA|Elmore, Aaron J./University of Chicago, USA	2016	2016/txt/2016_7761585.txt	https://ieeexplore.ieee.org/document/7761585
745	Parallel motion estimation and GPU-based fast coding unit splitting mechanism for HEVC	Lin, Yih-Chuan/Department of Computer Science and Information Engineering, National Formosa University, Yunlin, Taiwan 63201|Wu, Shang-Che/Department of Computer Science and Information Engineering, National Formosa University, Yunlin, Taiwan 63201	2016	2016/txt/2016_7761586.txt	https://ieeexplore.ieee.org/document/7761586
746	KNN in the Jaccard space	Ouyang, Ming/Department of Computer Science, University of Massachusetts Boston, 02125, USA	2016	2016/txt/2016_7761587.txt	https://ieeexplore.ieee.org/document/7761587
747	In-storage embedded accelerator for sparse pattern processing	Jun, Sang-Woo/MIT Computer Science & Artificial Intelligence Laboratory, USA|Nguyen, Huy Tam/MIT Lincoln Laboratory, USA|Gadepally, Vijay/MIT Lincoln Laboratory, USA|Arvind, /MIT Computer Science & Artificial Intelligence Laboratory, USA	2016	2016/txt/2016_7761588.txt	https://ieeexplore.ieee.org/document/7761588
748	High-throughput ingest of data provenance records into Accumulo	Moyer, Thomas/MIT Lincoln Laboratory, Lexington, MA 02420, USA|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA 02420, USA	2016	2016/txt/2016_7761589.txt	https://ieeexplore.ieee.org/document/7761589
749	A hardware design for in-brain neural spike sorting	Liu, Yinan/Department of Electrical and Computer Engineering, Boston University, MA, USA|Sheng, Jiayi/Department of Electrical and Computer Engineering, Boston University, MA, USA|Herbordt, Martin C./Department of Electrical and Computer Engineering, Boston University, MA, USA	2016	2016/txt/2016_7761590.txt	https://ieeexplore.ieee.org/document/7761590
750	LU, QR, and Cholesky factorizations: Programming model, performance analysis and optimization techniques for the Intel Knights Landing Xeon Phi	Haidar, Azzam/University of Tennessee, Knoxville, 37916, USA|Tomov, Stanimire/University of Tennessee, Knoxville, 37916, USA|Arturov, Konstantin/Intel Corporation, Novosibirsk, Russia|Guney, Murat/Intel Corporation, Hillsboro, OR 97124, USA|Story, Shane/Intel Corporation, Hillsboro, OR 97124, USA|Dongarra, Jack/University of Tennessee, Knoxville, Oak Ridge National Laboratory, USA	2016	2016/txt/2016_7761591.txt	https://ieeexplore.ieee.org/document/7761591
751	Enhancing the performance and robustness of the FEAST eigensolver	Gavin, Brendan/Department of Electrical and Computer Engineering, University of Massachusetts - Amherst, 01003, USA|Polizzi, Eric/Department of Electrical and Computer Engineering, University of Massachusetts - Amherst, 01003, USA	2016	2016/txt/2016_7761592.txt	https://ieeexplore.ieee.org/document/7761592
752	Havens: Explicit reliable memory regions for HPC applications	Hukerikar, Saurabh/Computer Science and Mathematics Division, Oak Ridge National Laboratory, TN, USA|Engelmann, Christian/Computer Science and Mathematics Division, Oak Ridge National Laboratory, TN, USA	2016	2016/txt/2016_7761593.txt	https://ieeexplore.ieee.org/document/7761593
753	Data transformation and migration in polystores	Dziedzic, Adam/Department of Computer Science, The University of Chicago, Illinois, USA|Elmore, Aaron J./Department of Computer Science, The University of Chicago, Illinois, USA|Stonebraker, Michael/CSAIL, Massachusetts Institute of Technology, Cambridge, USA	2016	2016/txt/2016_7761594.txt	https://ieeexplore.ieee.org/document/7761594
754	Polyhedral compilation for energy efficiency	Pradelle, Benoit/Reservoir Labs, USA|Baskaran, Muthu/Reservoir Labs, USA|Henretty, Tom/Reservoir Labs, USA|Meister, Benoit/Reservoir Labs, USA|Konstantinidis, Athanasios/Reservoir Labs, USA|Lethin, Richard/Reservoir Labs, USA	2016	2016/txt/2016_7761595.txt	https://ieeexplore.ieee.org/document/7761595
755	Optimizing communication for a 2D-partitioned scalable BFS	Young, Jeffrey/School of Computer Science, Georgia Institute of Technology, Atlanta, USA|Romera, Julian/Institute of Computer Engineering, Ruprecht-Karls University of Heidelberg, Germany|Hauck, Matthias/Institute of Computer Engineering, Ruprecht-Karls University of Heidelberg, Germany|Frning, Holger/Institute of Computer Engineering, Ruprecht-Karls University of Heidelberg, Germany	2016	2016/txt/2016_7761596.txt	https://ieeexplore.ieee.org/document/7761596
756	Cross-institutional research cyberinfrastructure for data intensive science	Lenhardt, W. Christopher/Renaissance Computing Institute (RENCI), University of North Carolina, Chapel Hill, USA|Conway, Mike/Renaissance Computing Institute (RENCI), University of North Carolina, Chapel Hill, USA|Scott, Erik/Renaissance Computing Institute (RENCI), University of North Carolina, Chapel Hill, USA|Blanton, Brian/Renaissance Computing Institute (RENCI), University of North Carolina, Chapel Hill, USA|Krishnamurthy, Ashok/Renaissance Computing Institute (RENCI), University of North Carolina, Chapel Hill, USA|Hadzikadic, Mirsad/University of North Carolina, Charlotte, USA|Vouk, Mladen/North Carolina State University, USA|Wilson, Alyson/North Carolina State University, USA	2016	2016/txt/2016_7761597.txt	https://ieeexplore.ieee.org/document/7761597
757	Distributed and configurable architecture for neuromorphic applications on heterogeneous cluster	Ahmed, Khadeer/Department of Electrical Engineering and Computer Science, Syracuse University, NY 13244, USA|Qiu, Qinru/Department of Electrical Engineering and Computer Science, Syracuse University, NY 13244, USA|Tamhankar, Mangesh/Intel Corporation, Santa Clara, CA USA	2016	2016/txt/2016_7761598.txt	https://ieeexplore.ieee.org/document/7761598
758	GPU-accelerated charge mapping	Sanaullah, Ahmed/Department of Electrical and Computer Engineering, Boston University, MA, USA|Mojumder, Saiful A./Department of Electrical and Computer Engineering, Boston University, MA, USA|Lewis, Kathleen M./Department of Electrical and Computer Engineering, Boston University, MA, USA|Herbordt, Martin C./Department of Electrical and Computer Engineering, Boston University, MA, USA	2016	2016/txt/2016_7761599.txt	https://ieeexplore.ieee.org/document/7761599
759	High-performance algorithms and data structures to catch elephant flows	Ros-Giralt, Jordi/Reservoir Labs, 632 Broadway Suite 803, New York, 10012, USA|Commike, Alan/Reservoir Labs, 632 Broadway Suite 803, New York, 10012, USA|Lethin, Richard/Reservoir Labs, 632 Broadway Suite 803, New York, 10012, USA|Maji, Sourav/Dept. of Electrical and Computer Eng., University of Virginia Charlottesville, 22904-4743, USA|Veeraraghavan, Malathi/Dept. of Electrical and Computer Eng., University of Virginia Charlottesville, 22904-4743, USA	2016	2016/txt/2016_7761600.txt	https://ieeexplore.ieee.org/document/7761600
760	Adding scalability to Internet of Things gateways using parallel computation of edge device data	Caedo, Janice/Auburn Cyber Research Center, Samuel Ginn College of Engineering, Auburn University, USA|Skjellum, Anthony/Auburn Cyber Research Center, Samuel Ginn College of Engineering, Auburn University, USA	2016	2016/txt/2016_7761601.txt	https://ieeexplore.ieee.org/document/7761601
761	Computational and memory analysis of Tegra SoCs	Milluzzi, Andrew/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA|George, Alan D./NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA|Lam, Herman/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611, USA	2016	2016/txt/2016_7761602.txt	https://ieeexplore.ieee.org/document/7761602
762	A framework to integrate MFiX with Trilinos for high fidelity fluidized bed computations	Kotteda, V M Krushnarao/Department of Mechanical Engineering, The University of Texas at El Paso, 500 W University Ave, 79968, USA|Chattopadhyay, Ashesh/Computational Science, The University of Texas at El Paso, 500 W University Ave, 79968, USA|Kumar, Vinod/Department of Mechanical Engineering, The University of Texas at El Paso, 500 W University Ave, 79968, USA|Spotz, William/Sandia National Laboratories, P.O. Box 5800, MS 1320, Albuquerque, NM-87185, USA	2016	2016/txt/2016_7761603.txt	https://ieeexplore.ieee.org/document/7761603
763	Scheduler technologies in support of high performance data analysis	Reuther, Albert/Massachusetts Institute of Technology, USA|Byun, Chansup/Massachusetts Institute of Technology, USA|Arcand, William/Massachusetts Institute of Technology, USA|Bestor, David/Massachusetts Institute of Technology, USA|Bergeron, Bill/Massachusetts Institute of Technology, USA|Hubbell, Matthew/Massachusetts Institute of Technology, USA|Jones, Michael/Massachusetts Institute of Technology, USA|Michaleas, Peter/Massachusetts Institute of Technology, USA|Prout, Andrew/Massachusetts Institute of Technology, USA|Rosa, Antonio/Massachusetts Institute of Technology, USA|Kepner, Jeremy/Massachusetts Institute of Technology, USA	2016	2016/txt/2016_7761604.txt	https://ieeexplore.ieee.org/document/7761604
764	Performance analysis and acceleration of explicit integration for large kinetic networks using batched GPU computations	Haidar, Azzam/University of Tennessee, Knoxville, USA|Brock, Benjamin/University of Tennessee, Knoxville, USA|Tomov, Stanimire/University of Tennessee, Knoxville, USA|Guidry, Michael/University of Tennessee, Knoxville, USA|Billings, Jay Jay/University of Tennessee, Knoxville, USA|Shyles, Daniel/University of Tennessee, Knoxville, USA|Dongarra, Jack/University of Tennessee, Knoxville, USA	2016	2016/txt/2016_7761605.txt	https://ieeexplore.ieee.org/document/7761605
765	On-chip memory efficient data layout for 2D FFT on 3D memory integrated FPGA	Singapura, Shreyas G./Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA|Kannan, Rajgopal/Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA|Prasanna, Viktor K./Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA	2016	2016/txt/2016_7761606.txt	https://ieeexplore.ieee.org/document/7761606
766	Accelerated low-rank updates to tensor decompositions	Baskaran, Muthu/Reservoir Labs, USA|Langston, M. Harper/Reservoir Labs, USA|Ramananandro, Tahina/Reservoir Labs, USA|Bruns-Smith, David/Reservoir Labs, USA|Henretty, Tom/Reservoir Labs, USA|Ezick, James/Reservoir Labs, USA|Lethin, Richard/Reservoir Labs, USA	2016	2016/txt/2016_7761607.txt	https://ieeexplore.ieee.org/document/7761607
767	A scale-free structure for power-law graphs	Veras, Richard M./Department of Electrical and Computer Engineering, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA|Low, Tze Meng/Department of Electrical and Computer Engineering, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA|Franchetti, Franz/Department of Electrical and Computer Engineering, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213, USA	2016	2016/txt/2016_7761608.txt	https://ieeexplore.ieee.org/document/7761608
768	Silicon photonic memory interconnect for many-core architectures	Wen, Ke/Sbastien Rumley and Keren Bergman, Columbia University, New York, USA|Guan, Hang/Sbastien Rumley and Keren Bergman, Columbia University, New York, USA|Calhoun, David M./Sbastien Rumley and Keren Bergman, Columbia University, New York, USA|Donofrio, David/Lawrence Berkeley National Laboratory, 1 Cyclotron Road, California, USA|Shalf, John/Lawrence Berkeley National Laboratory, 1 Cyclotron Road, California, USA	2016	2016/txt/2016_7761609.txt	https://ieeexplore.ieee.org/document/7761609
769	Hypervisor performance analysis for real-time workloads	Tran, Geoffrey Phi C./Information Sciences Institute, University of Southern California, Arlington, VA 22203, USA|Chen, Yu-An/Information Sciences Institute, University of Southern California, Arlington, VA 22203, USA|Kang, Dong-In/Information Sciences Institute, University of Southern California, Arlington, VA 22203, USA|Walters, John Paul/Information Sciences Institute, University of Southern California, Arlington, VA 22203, USA|Crago, Stephen P./Information Sciences Institute, University of Southern California, Arlington, VA 22203, USA	2016	2016/txt/2016_7761610.txt	https://ieeexplore.ieee.org/document/7761610
770	Analyzing heterogeneous computing architectures for ADAS and Mobile Imaging applications	Malewski, Rafal/Graphics Technology Engineering Center, NXP Semiconductors, Mou, Denmark|Levy, Markus/EEMBC, El Dorado Hills, CA, USA|Torelli, Peter/EEMBC, Portland, OR, USA	2016	2016/txt/2016_7761611.txt	https://ieeexplore.ieee.org/document/7761611
771	PERFECT case studies demonstrating order of magnitude reduction in power consumption	Wittenberg, David K./BAE Systems, USA|Kadric, Edin/University of Pennsylvania, USA|DeHon, Andr/University of Pennsylvania, USA|Edwards, Jonathan/BAE Systems, USA|Smith, Jeffrey/BAE Systems, USA|Chiricescu, Silviu/BAE Systems, USA	2016	2016/txt/2016_7761612.txt	https://ieeexplore.ieee.org/document/7761612
772	CUDA implementation of an optimal online Gaussian-Signal-in-Gaussian-Noise detector	Nossenson, Nir/Complex Dynamic Systems and Control Laboratory at Northeastern University, Boston, MA, USA|Jaffe, Ariel J./Department of mathematics and computer science at the Weizmann Institute of Science, Rehovot, Israel	2016	2016/txt/2016_7761613.txt	https://ieeexplore.ieee.org/document/7761613
773	Design space exploration of GPU Accelerated cluster systems for optimal data transfer using PCIe bus	Bhimani, Janki/Northeastern University, USA|Leeser, Miriam E./Northeastern University, USA|Mi, Ningfang/Northeastern University, USA	2016	2016/txt/2016_7761614.txt	https://ieeexplore.ieee.org/document/7761614
774	Systems design of cybersecurity in embedded systems	Vai, Michael/MIT Lincoln Laboratory, 244 Wood Street, Lexington, MA 02420, USA|Whelihan, David/MIT Lincoln Laboratory, 244 Wood Street, Lexington, MA 02420, USA|Evancich, N./Intelligent Automation, Inc., 15400 Calhoun Drive, Rockville, MD 20855, USA|Kwak, K.J./Intelligent Automation, Inc., 15400 Calhoun Drive, Rockville, MD 20855, USA|Li, J./Intelligent Automation, Inc., 15400 Calhoun Drive, Rockville, MD 20855, USA|Britton, M./Alion Science and Technology, 220 Salina Meadows Parkway, Syracuse, NY 13212, USA|Foley, J./Alion Science and Technology, 220 Salina Meadows Parkway, Syracuse, NY 13212, USA|Lynch, M./Alion Science and Technology, 220 Salina Meadows Parkway, Syracuse, NY 13212, USA|Schafer, D./AFRL-RIGA, 525 Brooks Road, Rome, NY 13441, USA|DeMatteis, J./AFRL-RIGA, 525 Brooks Road, Rome, NY 13441, USA	2016	2016/txt/2016_7761615.txt	https://ieeexplore.ieee.org/document/7761615
775	ToQ.jl: A high-level programming language for D-Wave machines based on Julia	O'Malley, Daniel/Computational Earth Science, Los Alamos National Laboratory, NM 87545, USA|Vesselinov, Velimir V./Computational Earth Science, Los Alamos National Laboratory, NM 87545, USA	2016	2016/txt/2016_7761616.txt	https://ieeexplore.ieee.org/document/7761616
776	Benchmarking SciDB data import on HPC systems	Samsi, Siddharth/MIT Lincoln Laboratory, Lexington, MA, USA, USA|Brattain, Laura/MIT Lincoln Laboratory, Lexington, MA, USA|Arcand, William/MIT Lincoln Laboratory, Lexington, MA, USA|Bestor, David/MIT Lincoln Laboratory, Lexington, MA, USA|Bergeron, Bill/MIT Lincoln Laboratory, Lexington, MA, USA|Byun, Chansup/MIT Lincoln Laboratory, Lexington, MA, USA|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA, USA|Hubbell, Matthew/MIT Lincoln Laboratory, Lexington, MA, USA|Jones, Michael/MIT Lincoln Laboratory, Lexington, MA, USA|Klein, Anna/MIT Lincoln Laboratory, Lexington, MA, USA|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, MA, USA|Milechin, Lauren/MIT Lincoln Laboratory, Lexington, MA, USA|Mullen, Julie/MIT Lincoln Laboratory, Lexington, MA, USA|Prout, Andrew/MIT Lincoln Laboratory, Lexington, MA, USA|Rosa, Antonio/MIT Lincoln Laboratory, Lexington, MA, USA|Yee, Charles/MIT Lincoln Laboratory, Lexington, MA, USA|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA, USA|Reuther, Albert/MIT Lincoln Laboratory, Lexington, MA, USA	2016	2016/txt/2016_7761617.txt	https://ieeexplore.ieee.org/document/7761617
777	LLMapReduce: Multi-level map-reduce for high performance data analysis	Byun, Chansup/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Arcand, William/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Bestor, David/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Bergeron, Bill/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Hubbell, Matthew/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Mullen, Julie/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Prout, Andrew/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Rosa, Antonio/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Yee, Charles/MIT Lincoln Laboratory, Lexington, MA, U.S.A|Reuther, Albert/MIT Lincoln Laboratory, Lexington, MA, U.S.A	2016	2016/txt/2016_7761618.txt	https://ieeexplore.ieee.org/document/7761618
778	Parameter setting for quantum annealers	Pudenz, Kristen L./Lockheed Martin Aeronautics Fort Worth, Texas, USA	2016	2016/txt/2016_7761619.txt	https://ieeexplore.ieee.org/document/7761619
779	A CUDA implementation of the pagerank pipeline benchmark	Bisson, Mauro/NVIDIA Corporation, Santa Clara, CA 95050, USA|Phillips, Everett/NVIDIA Corporation, Santa Clara, CA 95050, USA|Fatica, Massimiliano/NVIDIA Corporation, Santa Clara, CA 95050, USA	2016	2016/txt/2016_7761620.txt	https://ieeexplore.ieee.org/document/7761620
780	On SDN-based extreme-scale networks	Ghalwash, Haitham/Department of Computer Science and Engineering, University of Connecticut, Storrs, CT06269, USA|Huang, Chun-Hsi/Department of Computer Science and Engineering, University of Connecticut, Storrs, CT06269, USA	2016	2016/txt/2016_7761621.txt	https://ieeexplore.ieee.org/document/7761621
781	cuSTINGER: Supporting dynamic graph algorithms for GPUs	Green, Oded/College of Computing, Georgia Institute of Technology, Atlanta, USA|Bader, David A./College of Computing, Georgia Institute of Technology, Atlanta, USA	2016	2016/txt/2016_7761622.txt	https://ieeexplore.ieee.org/document/7761622
782	Towards parallel implementation of associative inference for cogent confabulation	Li, Zhe/Dept. of Electrical Engineering & Computer Science, Syracuse University, NY 13224, USA|Qiu, Qinru/Dept. of Electrical Engineering & Computer Science, Syracuse University, NY 13224, USA|Tamhankar, Mangesh/Intel Corporation, Santa Clara, CA USA	2016	2016/txt/2016_7761623.txt	https://ieeexplore.ieee.org/document/7761623
783	Advantages to modeling relational data using hypergraphs versus graphs	Wolf, Michael M./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185, USA|Klinvex, Alicia M./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185, USA|Dunlavy, Daniel M./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185, USA	2016	2016/txt/2016_7761624.txt	https://ieeexplore.ieee.org/document/7761624
784	Abstractions considered helpful: A tools architecture for quantum annealers	Booth, Michael/D-Wave Systems, Inc., USA|Dahl, Edward/D-Wave Systems, Inc., USA|Furtney, Mark/D-Wave Systems, Inc., USA|Reinhardt, Steven P./D-Wave Systems, Inc., USA	2016	2016/txt/2016_7761625.txt	https://ieeexplore.ieee.org/document/7761625
785	Julia implementation of the Dynamic Distributed Dimensional Data Model	Chen, Alexander/Massachusetts Institute of Technology, Cambridge, MA, U.S.A.|Edelman, Alan/Massachusetts Institute of Technology, Cambridge, MA, U.S.A.|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Hutchison, Dylan/University of Washington, Seattle, WA, U.S.A.	2016	2016/txt/2016_7761626.txt	https://ieeexplore.ieee.org/document/7761626
786	Optimizing simulation speed of FPGA model-based synthesis	Caldwell, Jeffrey/Raytheon Company Space and Airborne Systems, 2000 E. El Segundo Blvd., CA 90245, USA|Marr, Bo/Raytheon Company Space and Airborne Systems, 2000 E. El Segundo Blvd., CA 90245, USA|Bloom, David/Raytheon Company Space and Airborne Systems, 2000 E. El Segundo Blvd., CA 90245, USA|Thompson, Dan/Raytheon Company Space and Airborne Systems, 2000 E. El Segundo Blvd., CA 90245, USA	2016	2016/txt/2016_7761627.txt	https://ieeexplore.ieee.org/document/7761627
787	Software systems for high-performance quantum computing	Humble, Travis S./Quantum Computing Institute, Oak Ridge National Laboratory, Tennessee 37831-6015, USA|Britt, Keith A./Quantum Computing Institute, Oak Ridge National Laboratory, Tennessee 37831-6015, USA	2016	2016/txt/2016_7761628.txt	https://ieeexplore.ieee.org/document/7761628
788	Scalability of VM provisioning systems	Jones, Michael/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Arcand, William/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Bergeron, Bill/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Bestor, David/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Byun, Chansup/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Milechin, Lauren/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Gadepally, Vijay/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Hubbell, Matthew/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Kepner, Jeremy/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Michaleas, Peter/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Mullen, Julie/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Prout, Andrew/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Rosa, Antonio/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Samsi, Siddharth/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Yee, Charles/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA|Reuther, Albert/Lincoln Laboratory Supercomputing Center, MIT Lincoln Laboratory, Lexington, MA, USA	2016	2016/txt/2016_7761629.txt	https://ieeexplore.ieee.org/document/7761629
789	I-vector speaker and language recognition system on Android	Vazquez-Machado, Christian/Department of Electrical and Computer Engineering, University of Puerto Rico at Mayaguez, USA|Colon-Hernandez, Pedro/Department of Electrical and Computer Engineering, University of Puerto Rico at Mayaguez, USA|Torres-Carrasquillo, Pedro A./Human Language Technology, Massachusetts Institute of Technology Lincoln Laboratory, 02420-9108, USA	2016	2016/txt/2016_7761630.txt	https://ieeexplore.ieee.org/document/7761630
790	Node level power measurements on a petaflop system	Brayford, David/Leibniz-Rechenzentrum Leibniz-Rechenzentrum der Bayerischen Akademie der Wissenschaften, Munich, Germany|Bernau, Christoph/Leibniz-Rechenzentrum Leibniz-Rechenzentrum der Bayerischen Akademie der Wissenschaften, Munich, Germany|Guillen, Carla/Leibniz-Rechenzentrum Leibniz-Rechenzentrum der Bayerischen Akademie der Wissenschaften, Munich, Germany|Navarrete, Carmen/Leibniz-Rechenzentrum Leibniz-Rechenzentrum der Bayerischen Akademie der Wissenschaften, Munich, Germany	2016	2016/txt/2016_7761631.txt	https://ieeexplore.ieee.org/document/7761631
791	Rapid prototyping with symbolic computation: Fast development of quantum annealing solutions	Hodson, Mark/QxBranch LLC, Washington DC, USA|Fletcher, Duncan/QxBranch LLC, Washington DC, USA|Padilha, Dan/QxBranch LLC, Washington DC, USA|Cook, Tristan/QxBranch LLC, Washington DC, USA	2016	2016/txt/2016_7761632.txt	https://ieeexplore.ieee.org/document/7761632
792	3D DRAM based application specific hardware accelerator for SpMV	Sadi, Fazle/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA|Pileggi, Larry/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA|Franchetti, Franz/Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA	2016	2016/txt/2016_7761633.txt	https://ieeexplore.ieee.org/document/7761633
793	How naive is naive SpMV on the GPU?	Steinberger, Markus/Max Planck Institute for Informatics, Saarbrcken, Germany|Derlery, Andreas/Graz University of Technology, Graz, Austria|Zayer, Rhaleb/Max Planck Institute for Informatics, Saarbrcken, Germany|Seidel, Hans-Peter/Max Planck Institute for Informatics, Saarbrcken, Germany	2016	2016/txt/2016_7761634.txt	https://ieeexplore.ieee.org/document/7761634
794	Novel graph processor architecture, prototype system, and results	Song, William S./MIT Lincoln Laboratory, Lexington, MA USA|Gleyzer, Vitaliy/MIT Lincoln Laboratory, Lexington, MA USA|Lomakin, Alexei/MIT Lincoln Laboratory, Lexington, MA USA|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA USA	2016	2016/txt/2016_7761635.txt	https://ieeexplore.ieee.org/document/7761635
795	The BigDAWG polystore system and architecture	Gadepally, Vijay/MIT Lincoln Laboratory, USA|Chen, Peinan/MIT CSAIL, USA|Duggan, Jennie/Northwestern University, USA|Elmore, Aaron J./University of Chicago, USA|Haynes, Brandon/University of Washington, USA|Kepner, Jeremy/MIT Lincoln Laboratory, USA|Madden, Samuel/MIT CSAIL, USA|Mattson, Timothy G./Intel Corporation, USA|Stonebraker, Michael/University of Washington, USA	2016	2016/txt/2016_7761636.txt	https://ieeexplore.ieee.org/document/7761636
796	A quantum macro assembler	Pakin, Scott/Computer, Computational, and Statistical Sciences Division, Los Alamos National Laboratory, NM 87545, USA	2016	2016/txt/2016_7761637.txt	https://ieeexplore.ieee.org/document/7761637
797	Implementing Hilbert transform for Digital Signal Processing on epiphany many-core coprocessor	Labowski, Kyle L./Technical and Project Engineering, LLC, U.S. Army Research Lab, Aberdeen Proving Ground, MD, USA|Jungwirth, Patrick W./U.S. Army Research Lab, Aberdeen Proving Ground, MD, USA|Ross, James A./U.S. Army Research Lab, Aberdeen Proving Ground, MD, USA|Richie, David A./Brown Deer Technology, Forest Hill, MD, USA	2016	2016/txt/2016_7761638.txt	https://ieeexplore.ieee.org/document/7761638
798	Novo-G#: Large-scale reconfigurable computing with direct and programmable interconnects	George, Alan D./NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, USA|Herbordt, Martin C./Computer Architecture and Automated Design Lab (CAAD), Department of Electrical and Computer Engineering, Boston University, USA|Lam, Herman/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, USA|Lawande, Abhijeet G./NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, USA|Sheng, Jiayi/Computer Architecture and Automated Design Lab (CAAD), Department of Electrical and Computer Engineering, Boston University, USA|Yang, Chen/Computer Architecture and Automated Design Lab (CAAD), Department of Electrical and Computer Engineering, Boston University, USA	2016	2016/txt/2016_7761639.txt	https://ieeexplore.ieee.org/document/7761639
799	Benchmarking the graphulo processing framework	Weale, Timothy/Department of Defense, USA|Gadepally, Vijay/MIT Lincoln Laboratory, USA|Hutchison, Dylan/University of Washington, USA|Kepner, Jeremy/MIT Lincoln Laboratory, USA	2016	2016/txt/2016_7761640.txt	https://ieeexplore.ieee.org/document/7761640
800	Enhancing HPC security with a user-based firewall	Prout, Andrew/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Arcand, William/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Bestor, David/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Bergeron, Bill/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Byun, Chansup/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Hubbell, Matthew/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Houle, Michael/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Jones, Michael/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Milechin, Lauren/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Mullen, Julie/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Rosa, Antonio/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Samsi, Siddharth/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Reuther, Albert/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA, U.S.A.	2016	2016/txt/2016_7761641.txt	https://ieeexplore.ieee.org/document/7761641
801	The BigDawg monitoring framework	Chen, Peinan/MIT CSAIL, USA|Gadepally, Vijay/MIT CSAIL, USA|Stonebraker, Michael/MIT Lincoln Laboratory, USA	2016	2016/txt/2016_7761642.txt	https://ieeexplore.ieee.org/document/7761642
802	An approach to big data inspired by statistical mechanics	Cortese, John A./Lincoln Laboratory, Massachusetts Institute of Technology, 244 Wood Street, Lexington, 02420, USA	2016	2016/txt/2016_7761643.txt	https://ieeexplore.ieee.org/document/7761643
803	Generating massive complex networks with hyperbolic geometry faster in practice	Looz, Moritz von/Karlsruhe Institute of Technology (KIT), Germany|Ozdayi, Mustafa Safa/Istanbul Technical University, Turkey|Laue, Soren/Friedrich Schiller University Jena, Germany|Meyerhenke, Henning/Karlsruhe Institute of Technology (KIT), Germany	2016	2016/txt/2016_7761644.txt	https://ieeexplore.ieee.org/document/7761644
804	Real-time, low-latency image processing with high throughput on a multi-core SoC	Ramesh, Barath/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611-6200, USA|George, Alan D./NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611-6200, USA|Lam, Herman/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, 32611-6200, USA	2016	2016/txt/2016_7761645.txt	https://ieeexplore.ieee.org/document/7761645
805	Mathematical foundations of the GraphBLAS	Kepner, Jeremy/MIT Lincoln Laboratory Supercomputing Center, USA|Aaltonen, Peter/Indiana University, USA|Bader, David A./Georgia Institute of Technology, USA|Buluc, Aydin/Lawrence Berkeley National Laboratory, USA|Franchetti, Franz/Carnegie Mellon University, USA|Gilbert, John/University of California, Santa Barbara, USA|Hutchison, Dylan/University of Washington, USA|Kumar, Manoj/IBM, USA|Lumsdaine, Andrew/Indiana University, USA|Meyerhenke, Henning/Karlsruhe Institute of Technology, USA|McMillan, Scott/CMU Software Engineering Institute, USA|Yang, Carl/IBM, USA|Owens, John D./University of California, Davis, USA|Zalewski, Marcin/University of California, Davis, USA|Mattson, Timothy G./Indiana University, USA|Moreira, Jose E./Intel, USA	2016	2016/txt/2016_7761646.txt	https://ieeexplore.ieee.org/document/7761646
806	Associative array model of SQL, NoSQL, and NewSQL databases	Kepner, Jeremy/MIT Lincoln Laboratory, USA|Gadepally, Vijay/MIT Lincoln Laboratory, USA|Hutchison, Dylan/University of Washington, USA|Jananthan, Hayden/MIT Mathematics Department, USA|Mattson, Timothy G./Intel Corporation, USA|Samsi, Siddharth/MIT Lincoln Laboratory, USA|Reuther, Albert/MIT Lincoln Laboratory, USA	2016	2016/txt/2016_7761647.txt	https://ieeexplore.ieee.org/document/7761647
807	Cross-engine query execution in federated database systems	Gupta, Ankush M./MIT CSAIL, USA|Gadepally, Vijay/MIT CSAIL, USA|Stonebraker, Michael/MIT CSAIL, USA	2016	2016/txt/2016_7761648.txt	https://ieeexplore.ieee.org/document/7761648
808	Kokkos/Qthreads task-parallel approach to linear algebra based graph analytics	Wolf, Michael M./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185, USA|Edwards, H. Carter/Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185, USA|Olivier, Stephen L./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185, USA	2016	2016/txt/2016_7761649.txt	https://ieeexplore.ieee.org/document/7761649
809	GPU accelerated gigabit level BCH and LDPC concatenated coding system	Keskin, Selcuk/Department of Computer Engineering, Bahcesehir University, Istanbul 34353, Turkey|Kocak, Taskin/Department of Computer Engineering, Bahcesehir University, Istanbul 34353, Turkey	2017	2017/txt/2017_8091021.txt	https://ieeexplore.ieee.org/document/8091021
810	xDCI, a data science cyberinfrastructure for interdisciplinary research	Krishnamurthy, Ashok/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Bradford, Kira/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Calloway, Chris/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Castillo, Claris/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Conway, Mike/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Coposky, Jason/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Guo, Yue/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Idaszak, Ray/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Lenhardt, W. Christopher/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Robasky, Kimberly/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Russell, Terrell/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Scott, Erik/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Sliwowski, Marcin/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Stealey, Michael/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Urgo, Kelsey/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Xu, Hao/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Yi, Hong/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517|Ahalt, Stanley/Renaissance Computing Institute (RENCI), University of North Carolina at Chapel Hill, Chapel Hill, North Carolina 27517	2017	2017/txt/2017_8091022.txt	https://ieeexplore.ieee.org/document/8091022
811	Performance challenges for heterogeneous distributed tensor decompositions	Rolinger, Thomas B./Laboratory for Physical Sciences, University of Maryland, College Park, MD|Simon, Tyler A./Laboratory for Physical Sciences, University of Maryland, College Park, MD|Krieger, Christopher D./Laboratory for Physical Sciences, University of Maryland, College Park, MD	2017	2017/txt/2017_8091023.txt	https://ieeexplore.ieee.org/document/8091023
812	Mixed data layout kernels for vectorized complex arithmetic	Popovici, Doru T./Department of Electrical and Computer Engineering, Carnegie Mellon University|Franchetti, Franz/Department of Electrical and Computer Engineering, Carnegie Mellon University|Low, Tze Meng/Department of Electrical and Computer Engineering, Carnegie Mellon University	2017	2017/txt/2017_8091024.txt	https://ieeexplore.ieee.org/document/8091024
813	Application of convolutional neural networks on Intel Xeon processor with integrated FPGA	Colangelo, Philip/Intel Corporation, San Jose, USA|Luebbers, Enno/Intel Corporation, San Jose, USA|Huang, Randy/Intel Corporation, San Jose, USA|Margala, Martin/University of Massachusetts Lowell, Lowell, USA|Nealis, Kevin/Intel Corporation, San Jose, USA	2017	2017/txt/2017_8091025.txt	https://ieeexplore.ieee.org/document/8091025
814	Memory-efficient parallel tensor decompositions	Baskaran, Muthu/Reservoir Labs Inc., New York, NY 10012|Henretty, Tom/Reservoir Labs Inc., New York, NY 10012|Pradelle, Benoit/Reservoir Labs Inc., New York, NY 10012|Langston, M. Harper/Reservoir Labs Inc., New York, NY 10012|Bruns-Smith, David/Reservoir Labs Inc., New York, NY 10012|Ezick, James/Reservoir Labs Inc., New York, NY 10012|Lethin, Richard/Reservoir Labs Inc., New York, NY 10012	2017	2017/txt/2017_8091026.txt	https://ieeexplore.ieee.org/document/8091026
815	A linear algebra approach to fast DNA mixture analysis using GPUs	Samsi, Siddharth/MIT Lincoln Laboratory, Lexington, MA|Helfer, Brian/MIT Lincoln Laboratory, Lexington, MA|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA|Reuther, Albert/MIT Lincoln Laboratory, Lexington, MA|Ricke, Darrell O./MIT Lincoln Laboratory, Lexington, MA	2017	2017/txt/2017_8091027.txt	https://ieeexplore.ieee.org/document/8091027
816	A quantitative and qualitative analysis of tensor decompositions on spatiotemporal data	Henretty, Tom/Reservoir Labs, Inc., New York, NY 10012|Baskaran, Muthu/Reservoir Labs, Inc., New York, NY 10012|Ezick, James/Reservoir Labs, Inc., New York, NY 10012|Bruns-Smith, David/Reservoir Labs, Inc., New York, NY 10012|Simon, Tyler A./Laboratory for Physical Sciences, University of Maryland, College Park, MD 20740	2017	2017/txt/2017_8091028.txt	https://ieeexplore.ieee.org/document/8091028
817	Out of memory SVD solver for big data	Haidar, Azzam/Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA|Kabir, Khairul/Nvidia, USA|Fayad, Diana/Universite of Versailles Saint-Quentin-En-Yvelines, France|Tomov, Stanimire/Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA|Dongarra, Jack/Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA	2017	2017/txt/2017_8091029.txt	https://ieeexplore.ieee.org/document/8091029
818	Lossy compression on IoT big data by exploiting spatiotemporal correlation	Moon, Aekyeung/Daegu-Gyeongbuk Research Center, Electronics and Telecommunications Research Institute, Daegu, South Korea|Kim, Jaeyoung/Daegu-Gyeongbuk Research Center, Electronics and Telecommunications Research Institute, Daegu, South Korea|Zhang, Jialing/Daegu-Gyeongbuk Research Center, Electronics and Telecommunications Research Institute, Daegu, South Korea|Son, Seung Woo/Daegu-Gyeongbuk Research Center, Electronics and Telecommunications Research Institute, Daegu, South Korea	2017	2017/txt/2017_8091030.txt	https://ieeexplore.ieee.org/document/8091030
819	Towards numerical benchmark for half-precision floating point arithmetic	Luszczek, Piotr/University of Tennessee|Kurzak, Jakub/University of Tennessee|Yamazaki, Ichitaro/University of Tennessee|Dongarra, Jack/University of Tennessee, Oak Ridge National Laboratory, Manchester University	2017	2017/txt/2017_8091031.txt	https://ieeexplore.ieee.org/document/8091031
820	Distributed-memory fast maximal independent set	Kanewala, Thejaka/Pacific Northwest National Laboratory & University of Washington, Seattle, WA, USA|Zalewski, Marcin/Pacific Northwest National Laboratory & University of Washington, Seattle, WA, USA|Lumsdaine, Andrew/Pacific Northwest National Laboratory & University of Washington, Seattle, WA, USA	2017	2017/txt/2017_8091032.txt	https://ieeexplore.ieee.org/document/8091032
821	Efficient parallel streaming algorithms for large-scale inverse problems	Sundar, Hari/School of Computing, University of Utah	2017	2017/txt/2017_8091033.txt	https://ieeexplore.ieee.org/document/8091033
822	Static graph challenge on GPU	Bisson, Mauro/NVIDIA Corporation, Santa Clara, CA 95050, USA|Fatica, Massimiliano/NVIDIA Corporation, Santa Clara, CA 95050, USA	2017	2017/txt/2017_8091034.txt	https://ieeexplore.ieee.org/document/8091034
823	An ensemble framework for detecting community changes in dynamic networks	Fond, Timothy La/Lawrence Livermore National Laboratory, Livermore, California 94550|Sanders, Geoffrey/Lawrence Livermore National Laboratory, Livermore, California 94550|Klymko, Christine/Lawrence Livermore National Laboratory, Livermore, California 94550|Henson, Van Emden/Lawrence Livermore National Laboratory, Livermore, California 94550	2017	2017/txt/2017_8091035.txt	https://ieeexplore.ieee.org/document/8091035
824	TriX: Triangle counting at extreme scale	Hu, Yang/The George Washington University|Kumar, Pradeep/The George Washington University|Swope, Guy/Raytheon Company|Huang, H. Howie/The George Washington University	2017	2017/txt/2017_8091036.txt	https://ieeexplore.ieee.org/document/8091036
825	Parallel triangle counting and k-truss identification using graph-centric methods	Voegele, Chad/The University of Texas at Austin|Lu, Yi-Shan/The University of Texas at Austin|Pai, Sreepathi/The University of Texas at Austin|Pingali, Keshav/The University of Texas at Austin	2017	2017/txt/2017_8091037.txt	https://ieeexplore.ieee.org/document/8091037
826	Quickly finding a truss in a haystack	Green, Oded/Computational Science and Engineering, Georgia Institute of Technology|Fox, James/Computational Science and Engineering, Georgia Institute of Technology|Kim, Euna/Computational Science and Engineering, Georgia Institute of Technology|Busato, Federico/Department of Computer Science, University of Verona|Bombieri, Nicola/Department of Computer Science, University of Verona|Lakhotia, Kartik/Department of Electrical Engineering, University of Southern California|Zhou, Shijie/Department of Electrical Engineering, University of Southern California|Singapura, Shreyas G./Department of Electrical Engineering, University of Southern California|Zeng, Hanqing/Department of Electrical Engineering, University of Southern California|Kannan, Rajgopal/Department of Electrical Engineering, University of Southern California|Prasanna, Viktor K./Department of Electrical Engineering, University of Southern California|Bader, David A./Computational Science and Engineering, Georgia Institute of Technology	2017	2017/txt/2017_8091038.txt	https://ieeexplore.ieee.org/document/8091038
827	Static graph challenge: Subgraph isomorphism	Samsi, Siddharth/MIT Lincoln Laboratory, Lexington, MA|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA|Hurley, Michael/MIT Lincoln Laboratory, Lexington, MA|Jones, Michael/MIT Lincoln Laboratory, Lexington, MA|Kao, Edward/MIT Lincoln Laboratory, Lexington, MA|Mohindra, Sanjeev/MIT Lincoln Laboratory, Lexington, MA|Monticciolo, Paul/MIT Lincoln Laboratory, Lexington, MA|Reuther, Albert/MIT Lincoln Laboratory, Lexington, MA|Smith, Steven/MIT Lincoln Laboratory, Lexington, MA|Song, William S./MIT Lincoln Laboratory, Lexington, MA|Staheli, Diane/MIT Lincoln Laboratory, Lexington, MA|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA	2017	2017/txt/2017_8091039.txt	https://ieeexplore.ieee.org/document/8091039
828	Streaming graph challenge: Stochastic block partition	Kao, Edward/MIT Lincoln Laboratory, Lexington, MA|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA|Hurley, Michael/MIT Lincoln Laboratory, Lexington, MA|Jones, Michael/MIT Lincoln Laboratory, Lexington, MA|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA|Mohindra, Sanjeev/MIT Lincoln Laboratory, Lexington, MA|Monticciolo, Paul/MIT Lincoln Laboratory, Lexington, MA|Reuther, Albert/MIT Lincoln Laboratory, Lexington, MA|Samsi, Siddharth/MIT Lincoln Laboratory, Lexington, MA|Song, William S./MIT Lincoln Laboratory, Lexington, MA|Staheli, Diane/MIT Lincoln Laboratory, Lexington, MA|Smith, Steven/MIT Lincoln Laboratory, Lexington, MA	2017	2017/txt/2017_8091040.txt	https://ieeexplore.ieee.org/document/8091040
829	Distributed triangle counting in the Graphulo matrix math library	Hutchison, Dylan/University of Washington	2017	2017/txt/2017_8091041.txt	https://ieeexplore.ieee.org/document/8091041
830	Collaborative (CPU + GPU) algorithms for triangle counting and truss decomposition on the Minsky architecture: Static graph challenge: Subgraph isomorphism	Date, Ketan/Department of Industrial and Enterprise Systems Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801|Feng, Keven/Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801|Nagi, Rakesh/Department of Industrial and Enterprise Systems Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801|Xiong, Jinjun/Cognitive Computing & University Partnership, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, 10598|Kim, Nam Sung/Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801|Hwu, Wen-Mei/Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801	2017	2017/txt/2017_8091042.txt	https://ieeexplore.ieee.org/document/8091042
831	Fast linear algebra-based triangle counting with KokkosKernels	Wolf, Michael M./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185|Deveci, Mehmet/Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185|Berry, Jonathan W./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185|Hammond, Simon D./Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185|Rajamanickam, Sivasankaran/Center for Computing Research, Sandia National Laboratories, Albuquerque, NM 87185	2017	2017/txt/2017_8091043.txt	https://ieeexplore.ieee.org/document/8091043
832	Superstrider associative array architecture: Approved for unlimited unclassified release: SAND2017-7089 C	DeBenedictis, Erik P./Center for Computing Research, Sandia National Labs, P. O. Box 5800 m-s 1319, Albuquerque, NM 87185-1319|Cook, Jeanine/Center for Computing Research, Sandia National Labs, P. O. Box 5800 m-s 1319, Albuquerque, NM 87185-1319|Srikanth, Sriseshan/School of Computer Science, Georgia Institute of Technology, Atlanta, GA 30332|Conte, Thomas M./School of Computer Science, Georgia Institute of Technology, Atlanta, GA 30332	2017	2017/txt/2017_8091044.txt	https://ieeexplore.ieee.org/document/8091044
833	Preconditioned spectral clustering for stochastic block partition streaming graph challenge (Preliminary version at arXiv.)	Zhuzhunashvili, David/University of Colorado, Boulder, Colorado|Knyazev, Andrew/Mitsubishi Electric Research Laboratories (MERL), 201 Broadway, 8th Floor, Cambridge, MA 02139-1955	2017	2017/txt/2017_8091045.txt	https://ieeexplore.ieee.org/document/8091045
834	First look: Linear algebra-based triangle counting without matrix multiplication	Low, Tze Meng/Department of Electrical and Computer Engineering, Carnegie Mellon University|Rao, Varun Nagaraj/Department of Electrical and Computer Engineering, Carnegie Mellon University|Lee, Matthew/Department of Electrical and Computer Engineering, Carnegie Mellon University|Popovici, Doru T./Department of Electrical and Computer Engineering, Carnegie Mellon University|Franchetti, Franz/Department of Electrical and Computer Engineering, Carnegie Mellon University|McMillan, Scott/Software Engineering Institute, Carnegie Mellon University	2017	2017/txt/2017_8091046.txt	https://ieeexplore.ieee.org/document/8091046
835	Scalable static and dynamic community detection using Grappolo	Halappanavar, Mahantesh/Pacific Northwest National Laboratory|Lu, Hao/Oak Ridge National Laboratory|Kalyanaraman, Ananth/Washington State University|Tumeo, Antonino/Pacific Northwest National Laboratory	2017	2017/txt/2017_8091047.txt	https://ieeexplore.ieee.org/document/8091047
836	Design and implementation of parallel PageRank on multicore platforms	Zhou, Shijie/Ming Hsieh Department of Electrical Engineering, University of Southern California|Lakhotia, Kartik/Ming Hsieh Department of Electrical Engineering, University of Southern California|Singapura, Shreyas G./Ming Hsieh Department of Electrical Engineering, University of Southern California|Zeng, Hanqing/Ming Hsieh Department of Electrical Engineering, University of Southern California|Kannan, Rajgopal/US Army Research Lab|Prasanna, Viktor K./Ming Hsieh Department of Electrical Engineering, University of Southern California|Fox, James/School of Computational Science and Engineering, Georgia Institute of Technology|Kim, Euna/School of Computational Science and Engineering, Georgia Institute of Technology|Green, Oded/School of Computational Science and Engineering, Georgia Institute of Technology|Bader, David A./School of Computational Science and Engineering, Georgia Institute of Technology	2017	2017/txt/2017_8091048.txt	https://ieeexplore.ieee.org/document/8091048
837	Truss decomposition on shared-memory parallel systems	Smith, Shaden/Department of Computer Science and Engineering, University of Minnesota|Liu, Xing/Parallel Computing Lab, Intel Corporation|Ahmed, Nesreen K./Parallel Computing Lab, Intel Corporation|Tom, Ancy Sarah/Department of Computer Science and Engineering, University of Minnesota|Petrini, Fabrizio/Parallel Computing Lab, Intel Corporation|Karypis, George/Department of Computer Science and Engineering, University of Minnesota	2017	2017/txt/2017_8091049.txt	https://ieeexplore.ieee.org/document/8091049
838	Scalable stochastic block partition	Uppal, Ahsen J./The George Washington University|Swope, Guy/The Raytheon Company|Huang, H. Howie/The George Washington University	2017	2017/txt/2017_8091050.txt	https://ieeexplore.ieee.org/document/8091050
839	Triangle counting for scale-free graphs at scale in distributed memory	Pearce, Roger/Center for Applied Scientific Computing, Lawrence Livermore National Laboratory	2017	2017/txt/2017_8091051.txt	https://ieeexplore.ieee.org/document/8091051
840	Parallel k-truss decomposition on multicore systems	Kabir, Humayun/Computer Science and Engineering, The Pennsylvania State University, University Park, PA 16802|Madduri, Kamesh/Computer Science and Engineering, The Pennsylvania State University, University Park, PA 16802	2017	2017/txt/2017_8091052.txt	https://ieeexplore.ieee.org/document/8091052
841	Triangle counting via vectorized set intersection	Mowlaei, Shahir/Department of Neurological Surgery, University of Pittsburgh, Pittsburgh, Pennsylvania	2017	2017/txt/2017_8091053.txt	https://ieeexplore.ieee.org/document/8091053
842	Exploring optimizations on shared-memory platforms for parallel triangle counting algorithms	Tom, Ancy Sarah/Dept. of Computer Science & Engineering, University of Minnesota|Sundaram, Narayanan/Parallel Computing Lab, Intel Corporation|Ahmed, Nesreen K./Parallel Computing Lab, Intel Corporation|Smith, Shaden/Dept. of Computer Science & Engineering, University of Minnesota|Eyerman, Stijn/Intel Corporation|Kodiyath, Midhunchandra/Intel Corporation|Hur, Ibrahim/Intel Corporation|Petrini, Fabrizio/Parallel Computing Lab, Intel Corporation|Karypis, George/Dept. of Computer Science & Engineering, University of Minnesota	2017	2017/txt/2017_8091054.txt	https://ieeexplore.ieee.org/document/8091054
843	Scientific computing using consumer video-gaming embedded devices	Volkema, Glenn/Physics Department and the Center for Scientific Computing and Visualization Research at the University of Massachusetts Dartmouth, North Dartmouth, MA 02747 USA|Khanna, Gaurav/Physics Department and the Associate Director of the Center for Scientific Computing and Visualization Research at the University of Massachusetts Dartmouth, North Dartmouth, MA 02747 USA	2017	2017/txt/2017_8091055.txt	https://ieeexplore.ieee.org/document/8091055
844	FastID: Extremely fast forensic DNA comparisons	Ricke, Darrell O./Bioengineering Systems & Technologies, Massachusetts Institute of Technology Lincoln Laboratory, Lexington, MA USA	2017	2017/txt/2017_8091056.txt	https://ieeexplore.ieee.org/document/8091056
845	Sparse matrix assembly on the GPU through multiplication patterns	Zayer, Rhaleb/Max Planck Institute for Informatics, Saarbrcken, Germany|Steinberger, Markus/Graz University of Technology, Graz, Austria|Seidel, Hans-Peter/Max Planck Institute for Informatics, Saarbrcken, Germany	2017	2017/txt/2017_8091057.txt	https://ieeexplore.ieee.org/document/8091057
846	Autonomous, independent management of dynamic graphs on GPUs	Winter, Martin/Graz University of Technology, Graz, Austria|Zayer, Rhaleb/Max Planck Institute for Informatics, Saarland Informatics Campus, Saarbrcken, Germany|Steinberger, Markus/Graz University of Technology, Graz, Austria	2017	2017/txt/2017_8091058.txt	https://ieeexplore.ieee.org/document/8091058
847	WCET analysis of the shared data cache in integrated CPU-GPU architectures	Huangfu, Yijie/Virginia Commonwealth University|Zhang, Wei/Virginia Commonwealth University	2017	2017/txt/2017_8091059.txt	https://ieeexplore.ieee.org/document/8091059
848	Leakage energy reduction for hard real-time caches	Huangfu, Yijie/Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA 23284|Zhang, Wei/Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA 23284	2017	2017/txt/2017_8091060.txt	https://ieeexplore.ieee.org/document/8091060
849	Dynamic trace-based sampling algorithm for memory usage tracking of enterprise applications	Daoud, Houssem/Ecole Polytechnique Montreal, Montreal, Quebec H3T 1J4|Ezzati-jivan, Naser/Ecole Polytechnique Montreal, Montreal, Quebec H3T 1J4|Dagenais, Michel R./Ecole Polytechnique Montreal, Montreal, Quebec H3T 1J4	2017	2017/txt/2017_8091061.txt	https://ieeexplore.ieee.org/document/8091061
850	High-performance low-energy implementation of cryptographic algorithms on a programmable SoC for IoT devices	Zhou, Boyou/|Egele, Manuel/|Joshi, Ajay/	2017	2017/txt/2017_8091062.txt	https://ieeexplore.ieee.org/document/8091062
851	Real-time regex matching with apache spark	Deaton, Sean/Department of Electrical Engineering & Computer Science, United States Military Academy, West Point, NY 10996|Brownfield, David/Department of Electrical Engineering & Computer Science, United States Military Academy, West Point, NY 10996|Kosta, Leonard/Department of Electrical Engineering & Computer Science, United States Military Academy, West Point, NY 10996|Zhu, Zhaozhong/Department of Electrical Engineering & Computer Science, United States Military Academy, West Point, NY 10996|Matthews, Suzanne J./Department of Electrical Engineering & Computer Science, United States Military Academy, West Point, NY 10996	2017	2017/txt/2017_8091063.txt	https://ieeexplore.ieee.org/document/8091063
852	Computing structural controllability of linearly-coupled complex networks	Rajaei, Rasoul/School of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran|Ramezani, Amin/School of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran|Shafai, Bahram/Department of Electrical and Computer Engineering, Northeastern University, Boston, MA	2017	2017/txt/2017_8091064.txt	https://ieeexplore.ieee.org/document/8091064
853	A top-down scheme of descriptive time series data analysis for healthy life: Introducing a fuzzy amended interaction network	Rajaei, Rasoul/School of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran|Shafai, Bahram/Department of Electrical and Computer Engineering, Northeastern University, Boston, MA|Ramezani, Amin/School of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran	2017	2017/txt/2017_8091065.txt	https://ieeexplore.ieee.org/document/8091065
854	Optimized task graph mapping on a many-core neuromorphic supercomputer	Sugiarto, Indar/School of Computer Science, University of Manchester, United Kingdom|Campos, Pedro/Department of Electronics, University of York, United Kingdom|Dahir, Nizar/IT Research and Development Center, University of Kufa, Iraq|Tempesti, Gianluca/Department of Electronics, University of York, United Kingdom|Furber, Steve/School of Computer Science, University of Manchester, United Kingdom	2017	2017/txt/2017_8091066.txt	https://ieeexplore.ieee.org/document/8091066
855	Benchmarking data analysis and machine learning applications on the Intel KNL many-core processor	Byun, Chansup/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Kepner, Jeremy/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Arcand, William/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Bestor, David/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Bergeron, Bill/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Gadepally, Vijay/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Houle, Michael/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Hubbell, Matthew/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Jones, Michael/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Klein, Anna/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Michaleas, Peter/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Milechin, Lauren/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Mullen, Julie/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Prout, Andrew/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Rosa, Antonio/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Samsi, Siddharth/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Yee, Charles/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A|Reuther, Albert/MIT Lincoln Laboratory Supercomputing Center, Lexington, MA, U.S.A	2017	2017/txt/2017_8091067.txt	https://ieeexplore.ieee.org/document/8091067
856	Integrating productivity-oriented programming languages with high-performance data structures	Thankachan, Rohit Varkey/School of Computer Science, Georgia Institute of Technology Atlanta, GA, USA|Hein, Eric R./School of Electrical and Computer Engineering, Georgia Institute of Technology Atlanta, GA, USA|Swenson, Brian P./Georgia Tech Research Institute, Atlanta, GA, USA|Fairbanks, James P./Georgia Tech Research Institute, Atlanta, GA, USA	2017	2017/txt/2017_8091068.txt	https://ieeexplore.ieee.org/document/8091068
857	An introduction to an array memory processor for application specific acceleration	Pechanek, Gerald G./Independent Consultant 107 Stoneleigh Drive Cary, NC 2751|Pitsianis, Nikos/Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki 54124, Greece	2017	2017/txt/2017_8091069.txt	https://ieeexplore.ieee.org/document/8091069
858	OSCAR: Optimizing SCrAtchpad reuse for graph processing	Singapura, Shreyas G./University of Southern California, Los Angeles, CA 90089|Srivastava, Ajitesh/University of Southern California, Los Angeles, CA 90089|Kannan, Rajgopal/Army Research Lab-West, Los Angeles, CA 90094|Prasanna, Viktor K./University of Southern California, Los Angeles, CA 90089	2017	2017/txt/2017_8091070.txt	https://ieeexplore.ieee.org/document/8091070
859	Distributed workflows for modeling experimental data	Lynch, Vickie E./Neutron Data Analysis & Visualization, Oak Ridge National Laboratory, Oak Ridge, TN|Calvo, Jose Borreguero/Neutron Data Analysis & Visualization, Oak Ridge National Laboratory, Oak Ridge, TN|Deelman, Ewa/Information Sciences Institute, University of Southern California, Marina del Rey, CA|da_Silva, Rafael Ferreira/Information Sciences Institute, University of Southern California, Marina del Rey, CA|Goswami, Monojoy/Center for Nanophase Materials, Oak Ridge National Laboratory, Oak Ridge, TN|Hui, Yawei/Computer Science & Mathematics, Oak Ridge National Laboratory, Oak Ridge, TN|Lingerfelt, Eric/Computer Science & Mathematics, Oak Ridge National Laboratory, Oak Ridge, TN|Vetter, Jeffrey S./Computer Science & Mathematics, Oak Ridge National Laboratory, Oak Ridge, TN	2017	2017/txt/2017_8091071.txt	https://ieeexplore.ieee.org/document/8091071
860	Exploiting half precision arithmetic in Nvidia GPUs	Ho, Nhut-Minh/Department of Computer Science, National University of Singapore, Singapore|Wong, Weng-Fai/Department of Computer Science, National University of Singapore, Singapore	2017	2017/txt/2017_8091072.txt	https://ieeexplore.ieee.org/document/8091072
861	Performance measurements of supercomputing and cloud storage solutions	Jones, Michael/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Arcand, William/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Bestor, David/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Bergeron, Bill/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Houle, Michael/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Hubbell, Matthew/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Michaleas, Peter/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Prout, Andrew/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Reuther, Albert/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Samsi, Siddharth/MIT Lincoln Laboratory, Lexington, MA, U.S.A.|Monticciolo, Paul/MIT Lincoln Laboratory, Lexington, MA, U.S.A.	2017	2017/txt/2017_8091073.txt	https://ieeexplore.ieee.org/document/8091073
862	A scale-free structure for real world networks	Veras, Richard M./Department of Electrical and Computer Engineering, Carnegie Mellon University, 5000 Forbes Avenue Pittsburgh, PA 15213|Franchetti, Franz/Department of Electrical and Computer Engineering, Carnegie Mellon University, 5000 Forbes Avenue Pittsburgh, PA 15213	2017	2017/txt/2017_8091074.txt	https://ieeexplore.ieee.org/document/8091074
863	Study on distributed and parallel non-linear optimization algorithm for ocean color remote sensing data	Um, Jung-Ho/Scientific Data Technology Lab, Korea Institute of Science and Technology Information, Daejeon, Rep. of Korea|Han, Sunggeun/Scientific Data Technology Lab, Korea Institute of Science and Technology Information, Daejeon, Rep. of Korea|Kim, Hyunwoo/Scientific Data Technology Lab, Korea Institute of Science and Technology Information, Daejeon, Rep. of Korea|Park, Kyongseok/Scientific Data Technology Lab, Korea Institute of Science and Technology Information, Daejeon, Rep. of Korea	2017	2017/txt/2017_8091075.txt	https://ieeexplore.ieee.org/document/8091075
864	Efficient and accurate Word2Vec implementations in GPU and shared-memory multicore architectures	Simonton, Trevor M./Computer Science and Engineering Department, University of Colorado Denver, Denver, CO 80204|Alaghband, Gita/Computer Science and Engineering Department, University of Colorado Denver, Denver, CO 80204	2017	2017/txt/2017_8091076.txt	https://ieeexplore.ieee.org/document/8091076
865	BigDAWG version 0.1	Gadepally, Vijay/MIT Lincoln Laboratory|O'Brien, Kyle/MIT Lincoln Laboratory|Dziedzic, Adam/University of Chicago|Elmore, Aaron J./University of Chicago|Kepner, Jeremy/MIT Lincoln Laboratory|Madden, Samuel/MIT CSAIL|Mattson, Timothy G./Intel Corporation|Rogers, Jennie/Northwestern University|She, Zuohao/Northwestern University|Stonebraker, Michael/MIT CSAIL	2017	2017/txt/2017_8091077.txt	https://ieeexplore.ieee.org/document/8091077
866	OpenCL for HPC with FPGAs: Case study in molecular electrostatics	Yang, Chen/Department of Electrical and Computer Engineering, Boston University|Sheng, Jiayi/Department of Electrical and Computer Engineering, Boston University|Patel, Rushi/Department of Electrical and Computer Engineering, Boston University|Sanaullah, Ahmed/Department of Electrical and Computer Engineering, Boston University|Sachdeva, Vipin/Silicon Therapeutics|Herbordt, Martin C./Department of Electrical and Computer Engineering, Boston University	2017	2017/txt/2017_8091078.txt	https://ieeexplore.ieee.org/document/8091078
867	An FPGA-based data acquisition system for directional dark matter detection	Yang, Chen/Department of Electrical & Computer Engineering, Boston University, Boston, MA 02215|Sheng, Jiayi/Department of Electrical & Computer Engineering, Boston University, Boston, MA 02215|Sridhar, Aravind/Department of Electrical & Computer Engineering, Boston University, Boston, MA 02215|Herbordt, Martin C./Department of Electrical & Computer Engineering, Boston University, Boston, MA 02215|Nicoloff, Catherine/Department of Physics, Wellesley College, Wellesley, MA 02481|Battat, James B. R./Department of Physics, Wellesley College, Wellesley, MA 02481	2017	2017/txt/2017_8091079.txt	https://ieeexplore.ieee.org/document/8091079
868	A cloud-based brain connectivity analysis tool	Brattain, Laura/MIT Lincoln Laboratory, Lexington, MA USA|Bulugioiu, Mihnea/MIT Lincoln Laboratory, Lexington, MA USA|Brewster, Adam/MIT Lincoln Laboratory, Lexington, MA USA|Hernandez, Mark/MIT Lincoln Laboratory, Lexington, MA USA|Choi, Heejin/Institute of Medical Engineering and Science, Massachusetts Institute of Technology, Cambridge, MA USA|Ku, Taeyun/Institute of Medical Engineering and Science, Massachusetts Institute of Technology, Cambridge, MA USA|Chung, Kwanghun/Institute of Medical Engineering and Science, Massachusetts Institute of Technology, Cambridge, MA USA|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA USA	2017	2017/txt/2017_8091080.txt	https://ieeexplore.ieee.org/document/8091080
869	Database engine integration and performance analysis of the BigDAWG polystore system	Yu, Katherine/MIT CSAIL|Gadepally, Vijay/MIT CSAIL|Stonebraker, Michael/MIT CSAIL	2017	2017/txt/2017_8091081.txt	https://ieeexplore.ieee.org/document/8091081
870	Ultra-high fidelity radio frequency propagation modeling using distributed high performance graphical processing units: A simulator for multi-element non-stationary antenna systems	Bamell, Mark/Air Force Research Lab (AFRL), Information Directorate, Rome, NY 13441 USA|Stokes, Nathan/SRC, Inc, North Syracuse, NY 13212 USA|Steeger, Jason/SRC, Inc, North Syracuse, NY 13212 USA|Grabowski, Jessie/SRC, Inc, North Syracuse, NY 13212 USA	2017	2017/txt/2017_8091082.txt	https://ieeexplore.ieee.org/document/8091082
871	D4M 3.0: Extended database and language capabilities	Milechin, Lauren/MIT EAPS, Cambridge, MA 02139|Gadepally, Vijay/MIT Lincoln Laboratory, Lexington, MA 02420|Samsi, Siddharth/MIT Lincoln Laboratory, Lexington, MA 02420|Kepner, Jeremy/MIT Lincoln Laboratory, Lexington, MA 02420|Chen, Alexander/MIT CSAIL, Cambridge, MA|Hutchison, Dylan/University of Washington, Seattle, WA	2017	2017/txt/2017_8091083.txt	https://ieeexplore.ieee.org/document/8091083
872	A distributed algorithm for the efficient computation of the unified model of social influence on massive datasets	Popa, Alex/West University of Timisoara, Faculty of Mathematics and Computer Science, Blvd. Vasile Parvan No. 4, 300223, Timisoara, Romania|Frincu, Marc/West University of Timisoara, Faculty of Mathematics and Computer Science, Blvd. Vasile Parvan No. 4, 300223, Timisoara, Romania|Chelmis, Charalampos/University at Albany, College of Engineering and Applied Sciences, Department of Computer Science, 1215 Western Ave, UAB 424B Albany NY 12222, USA	2017	2017/txt/2017_8091084.txt	https://ieeexplore.ieee.org/document/8091084
873	Power-aware computing: Measurement, control, and performance analysis for Intel Xeon Phi	Haidar, Azzam/Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA|Jagode, Heike/Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA|YarKhan, Asim/Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA|Vaccaro, Phil/Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA|Tomov, Stanimire/Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA|Dongarra, Jack/Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA	2017	2017/txt/2017_8091085.txt	https://ieeexplore.ieee.org/document/8091085
874	Accelerating big data applications using lightweight virtualization framework on enterprise cloud	Bhimani, Janki/Dept. of Electrical & Computer Engineering, Northeastern University, 360 Huntington Ave., Boston, MA 02115|Yang, Zhengyu/Dept. of Electrical & Computer Engineering, Northeastern University, 360 Huntington Ave., Boston, MA 02115|Leeser, Miriam E./Dept. of Electrical & Computer Engineering, Northeastern University, 360 Huntington Ave., Boston, MA 02115|Mi, Ningfang/Dept. of Electrical & Computer Engineering, Northeastern University, 360 Huntington Ave., Boston, MA 02115	2017	2017/txt/2017_8091086.txt	https://ieeexplore.ieee.org/document/8091086
875	Software-defined extreme scale networks for bigdata applications	Ghalwash, Haitham/Department of Computer Science and Engineering, University of Connecticut, Storrs, CT06269, USA|Huang, Chun-Hsi/Department of Computer Science and Engineering, University of Connecticut, Storrs, CT06269, USA	2017	2017/txt/2017_8091087.txt	https://ieeexplore.ieee.org/document/8091087
876	Optimal data layout for block-level random accesses to scratchpad	Singapura, Shreyas G./University of Southern California, Los Angeles, CA 90089|Kannan, Rajgopal/Army Research Lab-West, Los Angeles, CA 90094|Prasanna, Viktor K./University of Southern California, Los Angeles, CA 90089	2017	2017/txt/2017_8091088.txt	https://ieeexplore.ieee.org/document/8091088
877	Model-based compute orchestration for resource-constrained repeating flows	Irizarry, Nazario/The MITRE Corporation, Bedford, MA, United States of America	2017	2017/txt/2017_8091089.txt	https://ieeexplore.ieee.org/document/8091089
878	Evaluating critical bits in arithmetic operations due to timing violations	Whang, Sungseob/School of Engineering, ECE group, Brown University, Providence, RI 02912|Rachford, Tymani/School of Engineering, ECE group, Brown University, Providence, RI 02912|Papagiannopoulou, Dimitra/School of Engineering, ECE group, Brown University, Providence, RI 02912|Moreshet, Tali/Dept. of Electrical and Computer Engineering, Boston University, Boston, MA 02215|Bahar, R. Iris/School of Engineering, ECE group, Brown University, Providence, RI 02912	2017	2017/txt/2017_8091090.txt	https://ieeexplore.ieee.org/document/8091090
879	Broadening the exploration of the accelerator design space in embedded scalable platforms	Piccolboni, Luca/Department of Computer Science, Columbia University, New York, NY, USA|Mantovani, Paolo/Department of Computer Science, Columbia University, New York, NY, USA|Guglielmo, Giuseppe Di/Department of Computer Science, Columbia University, New York, NY, USA|Carloni, Luca P./Department of Computer Science, Columbia University, New York, NY, USA	2017	2017/txt/2017_8091091.txt	https://ieeexplore.ieee.org/document/8091091
880	Hybrid flash arrays for HPC storage systems: An alternative to burst buffers	Petersen, Torben Kling/HPC Storage Solutions, Seagate Technology, 60 Norden Road, Maidenhead, Berkshire, SL6 4AY, UK|Bent, John/Seagate Government Solutions, 2300 Dulles Station Boulevard, Suite 230, Herndon, VA, USA	2017	2017/txt/2017_8091092.txt	https://ieeexplore.ieee.org/document/8091092
881	Advanced load balancing for SPH simulations on multi-GPU architectures	Verma, Kevin/ESS Engineering Software Steyr GmbH, Austria|Szewc, Kamil/ESS Engineering Software Steyr GmbH, Austria|Wille, Robert/Institute for Integrated Circuits, Johannes Kepler University Linz, Austria	2017	2017/txt/2017_8091093.txt	https://ieeexplore.ieee.org/document/8091093
882	Investigating TI KeyStone II and quad-core ARM Cortex-A53 architectures for on-board space processing	Schwaller, Benjamin/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA 15260|Ramesh, Barath/NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA 15260|George, Alan D./NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA 15260	2017	2017/txt/2017_8091094.txt	https://ieeexplore.ieee.org/document/8091094
