{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703257329472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703257329472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 07:02:09 2023 " "Processing started: Fri Dec 22 07:02:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703257329472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257329472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART-2 -c UART-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART-2 -c UART-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257329472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703257329753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703257329753 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"function\";  expecting \"end\", or \"(\", or an identifier (\"function\" is a reserved keyword), or a concurrent statement UART-2.vhd(111) " "VHDL syntax error at UART-2.vhd(111) near text \"function\";  expecting \"end\", or \"(\", or an identifier (\"function\" is a reserved keyword), or a concurrent statement" {  } { { "UART-2.vhd" "" { Text "//vboxsvr/University/DSD_Fall402/UART-2-project06/UART-2.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257338863 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" UART-2.vhd(111) " "VHDL syntax error at UART-2.vhd(111) near text \":\";  expecting \")\", or \",\"" {  } { { "UART-2.vhd" "" { Text "//vboxsvr/University/DSD_Fall402/UART-2-project06/UART-2.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257338863 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \";\", or \"port\", or \"generic\" UART-2.vhd(112) " "VHDL syntax error at UART-2.vhd(112) near text \":=\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "UART-2.vhd" "" { Text "//vboxsvr/University/DSD_Fall402/UART-2-project06/UART-2.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257338863 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"loop\";  expecting \"(\", or \"'\", or \".\" UART-2.vhd(114) " "VHDL syntax error at UART-2.vhd(114) near text \"loop\";  expecting \"(\", or \"'\", or \".\"" {  } { { "UART-2.vhd" "" { Text "//vboxsvr/University/DSD_Fall402/UART-2-project06/UART-2.vhd" 114 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257338863 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"loop\";  expecting \";\", or an identifier (\"loop\" is a reserved keyword), or \"architecture\" UART-2.vhd(116) " "VHDL syntax error at UART-2.vhd(116) near text \"loop\";  expecting \";\", or an identifier (\"loop\" is a reserved keyword), or \"architecture\"" {  } { { "UART-2.vhd" "" { Text "//vboxsvr/University/DSD_Fall402/UART-2-project06/UART-2.vhd" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257338863 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"function\";  expecting \";\", or an identifier (\"function\" is a reserved keyword), or \"architecture\" UART-2.vhd(118) " "VHDL syntax error at UART-2.vhd(118) near text \"function\";  expecting \";\", or an identifier (\"function\" is a reserved keyword), or \"architecture\"" {  } { { "UART-2.vhd" "" { Text "//vboxsvr/University/DSD_Fall402/UART-2-project06/UART-2.vhd" 118 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257338863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart-2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257338863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-2-tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart-2-tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257338863 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703257338988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 22 07:02:18 2023 " "Processing ended: Fri Dec 22 07:02:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703257338988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703257338988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703257338988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703257338988 ""}
