
c1355-SL320
_______________________________________

DESCRIPTION:
Original Circuit: ISCAS85 benchmark c1355 [1]
Number of Gates: 593
Number of Input: 73 (41 original inputs, 32 key ports)
Number of Output: 32
Key size = 32
Key input naming: 'Key_In_[module number]_[input number in module]' for unsynthesized file and 'keyinput[input number]' for synthesized file
Synthesis Library: SAED90nm_typ Library (version 2013)


OBFUSCATION TECHNIQUE(S) IMPLEMENTED:
Obfuscation method: Secure logic locking [2]
SAT-Attack defense: None


TAXONOMY:
Obfuscation Method: Combinational -> Single Modification Technique -> SLL
Physical Characteristics -> Obfuscated Netlist Size -> #gates<1000
                            Key Size -> 32 bit


CONTACT:
          Sarah Amir
          Florida Institute for Cybersecurity (FICS) Research
          University of Florida
          sarah.amir@ufl.edu, prema_buet@gmail.com


REFERENCES:
[1] ISCAS85 benchmarks http://www.pld.ttu.ee/~maksim/benchmarks/iscas85/verilog/
[2]	Yasin, Muhammad, et al. "On improving the security of logic locking." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35.9 (2016): 1411-1424
