ARM GAS  /tmp/ccZ3zt6S.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FMC_NORSRAMDeInit,"ax",%progbits
  18              		.align	1
  19              		.global	FMC_NORSRAMDeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	FMC_NORSRAMDeInit:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c"
   1:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
   2:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ******************************************************************************
   3:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @file    stm32f4xx_fmc.c
   4:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @author  MCD Application Team
   5:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @version V1.8.1
   6:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @date    27-January-2022
   7:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          functionalities of the FMC peripheral:           
   9:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with SRAM, PSRAM, NOR and OneNAND memories
  10:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with NAND memories
  11:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with 16-bit PC Card compatible memories 
  12:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with SDRAM memories    
  13:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interrupts and flags management   
  14:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           
  15:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ******************************************************************************
  16:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @attention
  17:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  18:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * Copyright (c) 2016 STMicroelectronics.
  19:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * All rights reserved.
  20:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  21:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  22:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * in the root directory of this software component.
  23:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  24:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  25:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ******************************************************************************
  26:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
  27:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  28:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Includes ------------------------------------------------------------------*/
  29:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #include "stm32f4xx_fmc.h"
ARM GAS  /tmp/ccZ3zt6S.s 			page 2


  30:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #include "stm32f4xx_rcc.h"
  31:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  32:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  33:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
  34:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
  35:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  36:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC 
  37:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief FMC driver modules
  38:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
  39:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */ 
  40:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  41:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  42:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** const FMC_NORSRAMTimingInitTypeDef FMC_DefaultTimingStruct = {0x0F, /* FMC_AddressSetupTime */
  43:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0x0F, /* FMC_AddressHoldTime */
  44:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0xFF, /* FMC_DataSetupTime */
  45:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0x0F, /* FMC_BusTurnAroundDuration */
  46:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0x0F, /* FMC_CLKDivision */
  47:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0x0F, /* FMC_DataLatency */
  48:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               FMC_AccessMode_A /* FMC_AccessMode */
  49:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               };
  50:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* --------------------- FMC registers bit mask ---------------------------- */
  51:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC BCRx Mask */
  52:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define BCR_MBKEN_SET              ((uint32_t)0x00000001)
  53:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define BCR_MBKEN_RESET            ((uint32_t)0x000FFFFE)
  54:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define BCR_FACCEN_SET             ((uint32_t)0x00000040)
  55:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  56:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC PCRx Mask */
  57:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_PBKEN_SET              ((uint32_t)0x00000004)
  58:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_PBKEN_RESET            ((uint32_t)0x000FFFFB)
  59:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_ECCEN_SET              ((uint32_t)0x00000040)
  60:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_ECCEN_RESET            ((uint32_t)0x000FFFBF)
  61:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_MEMORYTYPE_NAND        ((uint32_t)0x00000008)
  62:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  63:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC SDCRx write protection Mask*/
  64:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCR_WriteProtection_RESET ((uint32_t)0x00007DFF) 
  65:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  66:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC SDCMR Mask*/
  67:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCMR_CTB1_RESET           ((uint32_t)0x003FFFEF)
  68:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCMR_CTB2_RESET           ((uint32_t)0x003FFFF7)
  69:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCMR_CTB1_2_RESET         ((uint32_t)0x003FFFE7)
  70:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  71:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private macro -------------------------------------------------------------*/
  72:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private variables ---------------------------------------------------------*/
  73:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private function prototypes -----------------------------------------------*/
  74:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private functions ---------------------------------------------------------*/
  75:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  76:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Private_Functions
  77:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
  78:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
  79:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  80:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group1 NOR/SRAM Controller functions
  81:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    NOR/SRAM Controller functions 
  82:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  83:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
  84:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
  85:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                     ##### NOR and SRAM Controller functions #####
  86:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
ARM GAS  /tmp/ccZ3zt6S.s 			page 3


  87:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  88:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..] The following sequence should be followed to configure the FMC to interface
  89:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       with SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
  90:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
  91:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Enable the clock for the FMC and associated GPIOs using the following functions:
  92:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
  93:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
  94:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  95:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) FMC pins configuration 
  96:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Connect the involved FMC pins to AF12 using the following function 
  97:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
  98:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Configure these FMC pins in alternate function mode by calling the function
  99:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_Init();    
 100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Declare a FMC_NORSRAMInitTypeDef structure, for example:
 102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_NORSRAMInitTypeDef  FMC_NORSRAMInitStructure;
 103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_NORSRAMInitStructure variable with the allowed values of
 104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.
 105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Initialize the NOR/SRAM Controller by calling the function
 107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_NORSRAMInit(&FMC_NORSRAMInitStructure); 
 108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Then enable the NOR/SRAM Bank, for example:
 110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_NORSRAMCmd(FMC_Bank1_NORSRAM2, ENABLE);  
 111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. 
 113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC NOR/SRAM Banks registers to their default 
 120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *   reset values.
 121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1  
 124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 
 125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 
 126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 
 127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMDeInit(uint32_t FMC_Bank)
 130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
  30              		.loc 1 130 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
 132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(FMC_Bank));
  35              		.loc 1 132 3 view .LVU1
 133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank1_NORSRAM1 */
 135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank1_NORSRAM1)
  36              		.loc 1 135 3 view .LVU2
  37              		.loc 1 135 5 is_stmt 0 view .LVU3
ARM GAS  /tmp/ccZ3zt6S.s 			page 4


  38 0000 0346     		mov	r3, r0
  39 0002 88B9     		cbnz	r0, .L2
 136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] = 0x000030DB;    
  40              		.loc 1 137 5 is_stmt 1 view .LVU4
  41              		.loc 1 137 31 is_stmt 0 view .LVU5
  42 0004 4FF02042 		mov	r2, #-1610612736
  43 0008 43F2DB01 		movw	r1, #12507
  44 000c 42F82010 		str	r1, [r2, r0, lsl #2]
  45              	.L3:
 138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank1_NORSRAM2,  FMC_Bank1_NORSRAM3 or FMC_Bank1_NORSRAM4 */
 140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {   
 142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] = 0x000030D2; 
 143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1->BTCR[FMC_Bank + 1] = 0x0FFFFFFF;
  46              		.loc 1 144 3 is_stmt 1 view .LVU6
  47              		.loc 1 144 28 is_stmt 0 view .LVU7
  48 0010 581C     		adds	r0, r3, #1
  49              	.LVL1:
  50              		.loc 1 144 33 view .LVU8
  51 0012 6FF07042 		mvn	r2, #-268435456
  52 0016 4FF02041 		mov	r1, #-1610612736
  53 001a 41F82020 		str	r2, [r1, r0, lsl #2]
 145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1E->BWTR[FMC_Bank] = 0x0FFFFFFF;  
  54              		.loc 1 145 3 is_stmt 1 view .LVU9
  55              		.loc 1 145 30 is_stmt 0 view .LVU10
  56 001e 9B00     		lsls	r3, r3, #2
  57              	.LVL2:
  58              		.loc 1 145 30 view .LVU11
  59 0020 0B44     		add	r3, r3, r1
  60 0022 C3F80421 		str	r2, [r3, #260]
 146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
  61              		.loc 1 146 1 view .LVU12
  62 0026 7047     		bx	lr
  63              	.LVL3:
  64              	.L2:
 142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
  65              		.loc 1 142 5 is_stmt 1 view .LVU13
 142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
  66              		.loc 1 142 31 is_stmt 0 view .LVU14
  67 0028 4FF02042 		mov	r2, #-1610612736
  68 002c 43F2D201 		movw	r1, #12498
  69 0030 42F82010 		str	r1, [r2, r0, lsl #2]
  70 0034 ECE7     		b	.L3
  71              		.cfi_endproc
  72              	.LFE123:
  74              		.section	.text.FMC_NORSRAMInit,"ax",%progbits
  75              		.align	1
  76              		.global	FMC_NORSRAMInit
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu fpv4-sp-d16
  82              	FMC_NORSRAMInit:
  83              	.LVL4:
ARM GAS  /tmp/ccZ3zt6S.s 			page 5


  84              	.LFB124:
 147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC NOR/SRAM Banks according to the specified
 150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         parameters in the FMC_NORSRAMInitStruct.
 151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NORSRAMInitStruct : pointer to a FMC_NORSRAMInitTypeDef structure
 152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         that contains the configuration information for the FMC NOR/SRAM 
 153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         specified Banks.                       
 154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMInit(FMC_NORSRAMInitTypeDef* FMC_NORSRAMInitStruct)
 157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
  85              		.loc 1 157 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  90              		.loc 1 157 1 is_stmt 0 view .LVU16
  91 0000 30B4     		push	{r4, r5}
  92              	.LCFI0:
  93              		.cfi_def_cfa_offset 8
  94              		.cfi_offset 4, -8
  95              		.cfi_offset 5, -4
 158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr = 0, tmpbcr = 0, tmpbwr = 0;
  96              		.loc 1 158 3 is_stmt 1 view .LVU17
  97              	.LVL5:
 159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(FMC_NORSRAMInitStruct->FMC_Bank));
  98              		.loc 1 161 3 view .LVU18
 162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_MUX(FMC_NORSRAMInitStruct->FMC_DataAddressMux));
  99              		.loc 1 162 3 view .LVU19
 163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_MEMORY(FMC_NORSRAMInitStruct->FMC_MemoryType));
 100              		.loc 1 163 3 view .LVU20
 164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(FMC_NORSRAMInitStruct->FMC_MemoryDataWidth));
 101              		.loc 1 164 3 view .LVU21
 165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_BURSTMODE(FMC_NORSRAMInitStruct->FMC_BurstAccessMode));
 102              		.loc 1 165 3 view .LVU22
 166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity));
 103              		.loc 1 166 3 view .LVU23
 167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRAP_MODE(FMC_NORSRAMInitStruct->FMC_WrapMode));
 104              		.loc 1 167 3 view .LVU24
 168:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(FMC_NORSRAMInitStruct->FMC_WaitSignalActive));
 105              		.loc 1 168 3 view .LVU25
 169:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(FMC_NORSRAMInitStruct->FMC_WriteOperation));
 106              		.loc 1 169 3 view .LVU26
 170:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(FMC_NORSRAMInitStruct->FMC_WaitSignal));
 107              		.loc 1 170 3 view .LVU27
 171:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(FMC_NORSRAMInitStruct->FMC_ExtendedMode));
 108              		.loc 1 171 3 view .LVU28
 172:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(FMC_NORSRAMInitStruct->FMC_AsynchronousWait));
 109              		.loc 1 172 3 view .LVU29
 173:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(FMC_NORSRAMInitStruct->FMC_WriteBurst));
 110              		.loc 1 173 3 view .LVU30
 174:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(FMC_NORSRAMInitStruct->FMC_ContinousClock));  
 111              		.loc 1 174 3 view .LVU31
 175:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_Addr
ARM GAS  /tmp/ccZ3zt6S.s 			page 6


 112              		.loc 1 175 3 view .LVU32
 176:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_Addre
 113              		.loc 1 176 3 view .LVU33
 177:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetu
 114              		.loc 1 177 3 view .LVU34
 178:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurn
 115              		.loc 1 178 3 view .LVU35
 179:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CLK_DIV(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision));
 116              		.loc 1 179 3 view .LVU36
 180:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatenc
 117              		.loc 1 180 3 view .LVU37
 181:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AccessMode)
 118              		.loc 1 181 3 view .LVU38
 182:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 183:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get the BTCR register value */
 184:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpbcr = FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank];
 119              		.loc 1 184 3 view .LVU39
 120              		.loc 1 184 49 is_stmt 0 view .LVU40
 121 0002 0168     		ldr	r1, [r0]
 122              		.loc 1 184 10 view .LVU41
 123 0004 4FF02042 		mov	r2, #-1610612736
 124 0008 52F82130 		ldr	r3, [r2, r1, lsl #2]
 125              	.LVL6:
 185:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 186:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
 187:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
 188:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpbcr &= ((uint32_t)~(FMC_BCR1_MBKEN   | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 126              		.loc 1 188 3 is_stmt 1 view .LVU42
 127              		.loc 1 188 10 is_stmt 0 view .LVU43
 128 000c 404C     		ldr	r4, .L13
 129 000e 1C40     		ands	r4, r4, r3
 130              	.LVL7:
 189:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_BCR1_MWID     | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \
 190:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_BCR1_WAITPOL  | FMC_BCR1_WRAPMOD  | FMC_BCR1_WAITCFG  | \
 191:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_BCR1_WREN     | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
 192:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_BCR1_ASYNCWAIT| FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN));
 193:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 194:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* NOR/SRAM Bank control register configuration */ 
 195:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpbcr |=  (uint32_t)FMC_NORSRAMInitStruct->FMC_DataAddressMux |
 131              		.loc 1 195 3 is_stmt 1 view .LVU44
 132              		.loc 1 195 45 is_stmt 0 view .LVU45
 133 0010 4368     		ldr	r3, [r0, #4]
 134              		.loc 1 195 66 view .LVU46
 135 0012 8568     		ldr	r5, [r0, #8]
 136 0014 2B43     		orrs	r3, r3, r5
 196:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_MemoryType |
 137              		.loc 1 196 62 view .LVU47
 138 0016 C568     		ldr	r5, [r0, #12]
 139 0018 2B43     		orrs	r3, r3, r5
 197:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_MemoryDataWidth |
 140              		.loc 1 197 67 view .LVU48
 141 001a 0569     		ldr	r5, [r0, #16]
 142 001c 2B43     		orrs	r3, r3, r5
 198:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_BurstAccessMode |
 143              		.loc 1 198 67 view .LVU49
 144 001e 4569     		ldr	r5, [r0, #20]
 145 0020 2B43     		orrs	r3, r3, r5
ARM GAS  /tmp/ccZ3zt6S.s 			page 7


 199:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity |
 146              		.loc 1 199 70 view .LVU50
 147 0022 8569     		ldr	r5, [r0, #24]
 148 0024 2B43     		orrs	r3, r3, r5
 200:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WrapMode |
 149              		.loc 1 200 60 view .LVU51
 150 0026 C569     		ldr	r5, [r0, #28]
 151 0028 2B43     		orrs	r3, r3, r5
 201:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WaitSignalActive |
 152              		.loc 1 201 68 view .LVU52
 153 002a 056A     		ldr	r5, [r0, #32]
 154 002c 2B43     		orrs	r3, r3, r5
 202:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WriteOperation |
 155              		.loc 1 202 66 view .LVU53
 156 002e 456A     		ldr	r5, [r0, #36]
 157 0030 2B43     		orrs	r3, r3, r5
 203:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WaitSignal |
 158              		.loc 1 203 62 view .LVU54
 159 0032 856A     		ldr	r5, [r0, #40]
 160 0034 2B43     		orrs	r3, r3, r5
 204:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_ExtendedMode |
 161              		.loc 1 204 64 view .LVU55
 162 0036 C56A     		ldr	r5, [r0, #44]
 163 0038 2B43     		orrs	r3, r3, r5
 205:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_AsynchronousWait |
 164              		.loc 1 205 68 view .LVU56
 165 003a 056B     		ldr	r5, [r0, #48]
 166 003c 2B43     		orrs	r3, r3, r5
 206:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WriteBurst |
 167              		.loc 1 206 62 view .LVU57
 168 003e 456B     		ldr	r5, [r0, #52]
 169 0040 2B43     		orrs	r3, r3, r5
 195:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_MemoryType |
 170              		.loc 1 195 10 view .LVU58
 171 0042 2343     		orrs	r3, r3, r4
 172              	.LVL8:
 207:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_ContinousClock;
 208:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 209:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank] = tmpbcr;
 173              		.loc 1 209 3 is_stmt 1 view .LVU59
 174              		.loc 1 209 52 is_stmt 0 view .LVU60
 175 0044 42F82130 		str	r3, [r2, r1, lsl #2]
 210:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 211:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NORSRAMInitStruct->FMC_MemoryType == FMC_MemoryType_NOR)
 176              		.loc 1 211 3 is_stmt 1 view .LVU61
 177              		.loc 1 211 27 is_stmt 0 view .LVU62
 178 0048 8368     		ldr	r3, [r0, #8]
 179              	.LVL9:
 180              		.loc 1 211 5 view .LVU63
 181 004a 082B     		cmp	r3, #8
 182 004c 2AD0     		beq	.L10
 183              	.LVL10:
 184              	.L5:
 212:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 214:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 215:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
ARM GAS  /tmp/ccZ3zt6S.s 			page 8


 216:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Configure Continuous clock feature when bank2..4 is used */
 217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if((FMC_NORSRAMInitStruct->FMC_ContinousClock == FMC_CClock_SyncAsync) && (FMC_NORSRAMInitStruct-
 185              		.loc 1 217 3 is_stmt 1 view .LVU64
 186              		.loc 1 217 28 is_stmt 0 view .LVU65
 187 004e 436B     		ldr	r3, [r0, #52]
 188              		.loc 1 217 5 view .LVU66
 189 0050 B3F5801F 		cmp	r3, #1048576
 190 0054 2ED0     		beq	.L11
 191              	.LVL11:
 192              	.L6:
 218:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr = (uint32_t)((FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1]) & ~(((uint32_t)0x0F) << 20));    
 220:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_NORSRAMInitStruct->FMC_ContinousClock;
 222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_BurstAccessMode_Enable;
 223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct->FMC_ReadWri
 224:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 225:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* NOR/SRAM Bank timing register configuration */
 227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank+1] =   
 193              		.loc 1 227 3 is_stmt 1 view .LVU67
 228:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 194              		.loc 1 228 44 is_stmt 0 view .LVU68
 195 0056 826B     		ldr	r2, [r0, #56]
 196              		.loc 1 228 71 view .LVU69
 197 0058 1368     		ldr	r3, [r2]
 229:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressHoldTime << 4) 
 198              		.loc 1 229 72 view .LVU70
 199 005a 5168     		ldr	r1, [r2, #4]
 228:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 200              		.loc 1 228 94 view .LVU71
 201 005c 43EA0113 		orr	r3, r3, r1, lsl #4
 230:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetupTime << 8) |
 202              		.loc 1 230 72 view .LVU72
 203 0060 9168     		ldr	r1, [r2, #8]
 229:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressHoldTime << 4) 
 204              		.loc 1 229 100 view .LVU73
 205 0062 43EA0123 		orr	r3, r3, r1, lsl #8
 231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurnAroundDuration 
 206              		.loc 1 231 72 view .LVU74
 207 0066 D168     		ldr	r1, [r2, #12]
 230:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetupTime << 8) |
 208              		.loc 1 230 98 view .LVU75
 209 0068 43EA0143 		orr	r3, r3, r1, lsl #16
 232:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision << 20) |
 210              		.loc 1 232 72 view .LVU76
 211 006c 1169     		ldr	r1, [r2, #16]
 231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurnAroundDuration 
 212              		.loc 1 231 107 view .LVU77
 213 006e 43EA0153 		orr	r3, r3, r1, lsl #20
 233:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatency << 24) |
 214              		.loc 1 233 72 view .LVU78
 215 0072 5169     		ldr	r1, [r2, #20]
 232:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision << 20) |
 216              		.loc 1 232 97 view .LVU79
 217 0074 43EA0163 		orr	r3, r3, r1, lsl #24
 234:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AccessMode;
ARM GAS  /tmp/ccZ3zt6S.s 			page 9


 218              		.loc 1 234 71 view .LVU80
 219 0078 9169     		ldr	r1, [r2, #24]
 227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 220              		.loc 1 227 40 view .LVU81
 221 007a 0268     		ldr	r2, [r0]
 227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 222              		.loc 1 227 50 view .LVU82
 223 007c 0132     		adds	r2, r2, #1
 233:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatency << 24) |
 224              		.loc 1 233 97 view .LVU83
 225 007e 0B43     		orrs	r3, r3, r1
 227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 226              		.loc 1 227 54 view .LVU84
 227 0080 4FF02041 		mov	r1, #-1610612736
 228 0084 41F82230 		str	r3, [r1, r2, lsl #2]
 235:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****      
 236:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* NOR/SRAM Bank timing register for write configuration, if extended mode is used */
 237:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NORSRAMInitStruct->FMC_ExtendedMode == FMC_ExtendedMode_Enable)
 229              		.loc 1 237 3 is_stmt 1 view .LVU85
 230              		.loc 1 237 27 is_stmt 0 view .LVU86
 231 0088 836A     		ldr	r3, [r0, #40]
 232              		.loc 1 237 5 view .LVU87
 233 008a B3F5804F 		cmp	r3, #16384
 234 008e 27D0     		beq	.L12
 238:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 239:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_Addres
 240:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_Address
 241:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupT
 242:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAr
 243:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode));
 244:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 245:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the BWTR register value */
 246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpbwr = FMC_Bank1E->BWTR[FMC_NORSRAMInitStruct->FMC_Bank];
 247:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 248:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
 249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpbwr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 250:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                            FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpbwr |= (uint32_t)(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressSetupTime |
 253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupTime << 8) |
 255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAroundDuration <<
 256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode);
 257:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1E->BWTR[FMC_NORSRAMInitStruct->FMC_Bank] = tmpbwr;
 259:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 260:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 261:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 262:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1E->BWTR[FMC_NORSRAMInitStruct->FMC_Bank] = 0x0FFFFFFF;
 235              		.loc 1 262 5 is_stmt 1 view .LVU88
 236              		.loc 1 262 43 is_stmt 0 view .LVU89
 237 0090 0368     		ldr	r3, [r0]
 238              		.loc 1 262 55 view .LVU90
 239 0092 9B00     		lsls	r3, r3, #2
 240 0094 03F12043 		add	r3, r3, #-1610612736
 241 0098 6FF07042 		mvn	r2, #-268435456
 242 009c C3F80421 		str	r2, [r3, #260]
ARM GAS  /tmp/ccZ3zt6S.s 			page 10


 243              	.LVL12:
 244              	.L4:
 263:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 264:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 265:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 245              		.loc 1 265 1 view .LVU91
 246 00a0 30BC     		pop	{r4, r5}
 247              	.LCFI1:
 248              		.cfi_remember_state
 249              		.cfi_restore 5
 250              		.cfi_restore 4
 251              		.cfi_def_cfa_offset 0
 252 00a2 7047     		bx	lr
 253              	.LVL13:
 254              	.L10:
 255              	.LCFI2:
 256              		.cfi_restore_state
 213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 257              		.loc 1 213 5 is_stmt 1 view .LVU92
 213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 258              		.loc 1 213 42 is_stmt 0 view .LVU93
 259 00a4 0168     		ldr	r1, [r0]
 260              	.LVL14:
 213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 261              		.loc 1 213 54 view .LVU94
 262 00a6 52F82130 		ldr	r3, [r2, r1, lsl #2]
 263 00aa 43F04003 		orr	r3, r3, #64
 264 00ae 42F82130 		str	r3, [r2, r1, lsl #2]
 213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 265              		.loc 1 213 54 view .LVU95
 266 00b2 CCE7     		b	.L5
 267              	.L11:
 217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 268              		.loc 1 217 99 discriminator 1 view .LVU96
 269 00b4 0268     		ldr	r2, [r0]
 217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 270              		.loc 1 217 74 discriminator 1 view .LVU97
 271 00b6 002A     		cmp	r2, #0
 272 00b8 CDD0     		beq	.L6
 219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 273              		.loc 1 219 5 is_stmt 1 view .LVU98
 219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 274              		.loc 1 219 39 is_stmt 0 view .LVU99
 275 00ba 4FF02042 		mov	r2, #-1610612736
 276 00be 5168     		ldr	r1, [r2, #4]
 219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 277              		.loc 1 219 10 view .LVU100
 278 00c0 21F47001 		bic	r1, r1, #15728640
 279              	.LVL15:
 221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_BurstAccessMode_Enable;
 280              		.loc 1 221 5 is_stmt 1 view .LVU101
 221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_BurstAccessMode_Enable;
 281              		.loc 1 221 42 is_stmt 0 view .LVU102
 282 00c4 1468     		ldr	r4, [r2]
 283 00c6 2343     		orrs	r3, r3, r4
 284 00c8 1360     		str	r3, [r2]
 222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct->FMC_ReadWri
ARM GAS  /tmp/ccZ3zt6S.s 			page 11


 285              		.loc 1 222 5 is_stmt 1 view .LVU103
 222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct->FMC_ReadWri
 286              		.loc 1 222 42 is_stmt 0 view .LVU104
 287 00ca 1368     		ldr	r3, [r2]
 288 00cc 43F48073 		orr	r3, r3, #256
 289 00d0 1360     		str	r3, [r2]
 223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 290              		.loc 1 223 5 is_stmt 1 view .LVU105
 223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 291              		.loc 1 223 87 is_stmt 0 view .LVU106
 292 00d2 836B     		ldr	r3, [r0, #56]
 223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 293              		.loc 1 223 114 view .LVU107
 294 00d4 1B69     		ldr	r3, [r3, #16]
 223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 295              		.loc 1 223 132 view .LVU108
 296 00d6 013B     		subs	r3, r3, #1
 223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 297              		.loc 1 223 45 view .LVU109
 298 00d8 41EA0353 		orr	r3, r1, r3, lsl #20
 223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 299              		.loc 1 223 43 view .LVU110
 300 00dc 5360     		str	r3, [r2, #4]
 301 00de BAE7     		b	.L6
 302              	.LVL16:
 303              	.L12:
 239:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_Address
 304              		.loc 1 239 5 is_stmt 1 view .LVU111
 240:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupT
 305              		.loc 1 240 5 view .LVU112
 241:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAr
 306              		.loc 1 241 5 view .LVU113
 242:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode));
 307              		.loc 1 242 5 view .LVU114
 243:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 308              		.loc 1 243 5 view .LVU115
 246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 309              		.loc 1 246 5 view .LVU116
 246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 310              		.loc 1 246 52 is_stmt 0 view .LVU117
 311 00e0 0268     		ldr	r2, [r0]
 246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 312              		.loc 1 246 12 view .LVU118
 313 00e2 9200     		lsls	r2, r2, #2
 314 00e4 0A44     		add	r2, r2, r1
 315 00e6 D2F80431 		ldr	r3, [r2, #260]
 316              	.LVL17:
 249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                            FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 317              		.loc 1 249 5 is_stmt 1 view .LVU119
 249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                            FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 318              		.loc 1 249 12 is_stmt 0 view .LVU120
 319 00ea 0A4C     		ldr	r4, .L13+4
 320 00ec 1C40     		ands	r4, r4, r3
 321              	.LVL18:
 252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 322              		.loc 1 252 5 is_stmt 1 view .LVU121
 252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
ARM GAS  /tmp/ccZ3zt6S.s 			page 12


 323              		.loc 1 252 47 is_stmt 0 view .LVU122
 324 00ee C16B     		ldr	r1, [r0, #60]
 252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 325              		.loc 1 252 70 view .LVU123
 326 00f0 0B68     		ldr	r3, [r1]
 253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupTime << 8) |
 327              		.loc 1 253 70 view .LVU124
 328 00f2 4868     		ldr	r0, [r1, #4]
 329              	.LVL19:
 252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 330              		.loc 1 252 93 view .LVU125
 331 00f4 43EA0013 		orr	r3, r3, r0, lsl #4
 254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAroundDuration <<
 332              		.loc 1 254 70 view .LVU126
 333 00f8 8868     		ldr	r0, [r1, #8]
 253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupTime << 8) |
 334              		.loc 1 253 97 view .LVU127
 335 00fa 43EA0023 		orr	r3, r3, r0, lsl #8
 255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode);
 336              		.loc 1 255 70 view .LVU128
 337 00fe C868     		ldr	r0, [r1, #12]
 254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAroundDuration <<
 338              		.loc 1 254 96 view .LVU129
 339 0100 43EA0043 		orr	r3, r3, r0, lsl #16
 256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 340              		.loc 1 256 70 view .LVU130
 341 0104 8969     		ldr	r1, [r1, #24]
 255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode);
 342              		.loc 1 255 105 view .LVU131
 343 0106 0B43     		orrs	r3, r3, r1
 252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 344              		.loc 1 252 12 view .LVU132
 345 0108 2343     		orrs	r3, r3, r4
 346              	.LVL20:
 258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 347              		.loc 1 258 5 is_stmt 1 view .LVU133
 258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 348              		.loc 1 258 55 is_stmt 0 view .LVU134
 349 010a C2F80431 		str	r3, [r2, #260]
 350 010e C7E7     		b	.L4
 351              	.L14:
 352              		.align	2
 353              	.L13:
 354 0110 8000E7FF 		.word	-1638272
 355 0114 0000F0CF 		.word	-806354944
 356              		.cfi_endproc
 357              	.LFE124:
 359              		.section	.text.FMC_NORSRAMStructInit,"ax",%progbits
 360              		.align	1
 361              		.global	FMC_NORSRAMStructInit
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 365              		.fpu fpv4-sp-d16
 367              	FMC_NORSRAMStructInit:
 368              	.LVL21:
 369              	.LFB125:
ARM GAS  /tmp/ccZ3zt6S.s 			page 13


 266:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 267:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 268:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_NORSRAMInitStruct member with its default value.
 269:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NORSRAMInitStruct: pointer to a FMC_NORSRAMInitTypeDef structure 
 270:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be initialized.
 271:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 272:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 273:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMStructInit(FMC_NORSRAMInitTypeDef* FMC_NORSRAMInitStruct)
 274:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {  
 370              		.loc 1 274 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 275:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 276:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_Bank = FMC_Bank1_NORSRAM1;
 375              		.loc 1 276 3 view .LVU136
 376              		.loc 1 276 35 is_stmt 0 view .LVU137
 377 0000 0023     		movs	r3, #0
 378 0002 0360     		str	r3, [r0]
 277:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_DataAddressMux = FMC_DataAddressMux_Enable;
 379              		.loc 1 277 3 is_stmt 1 view .LVU138
 380              		.loc 1 277 45 is_stmt 0 view .LVU139
 381 0004 0222     		movs	r2, #2
 382 0006 4260     		str	r2, [r0, #4]
 278:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_MemoryType = FMC_MemoryType_SRAM;
 383              		.loc 1 278 3 is_stmt 1 view .LVU140
 384              		.loc 1 278 41 is_stmt 0 view .LVU141
 385 0008 8360     		str	r3, [r0, #8]
 279:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_MemoryDataWidth = FMC_NORSRAM_MemoryDataWidth_16b;
 386              		.loc 1 279 3 is_stmt 1 view .LVU142
 387              		.loc 1 279 46 is_stmt 0 view .LVU143
 388 000a 1022     		movs	r2, #16
 389 000c C260     		str	r2, [r0, #12]
 280:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_BurstAccessMode = FMC_BurstAccessMode_Disable;
 390              		.loc 1 280 3 is_stmt 1 view .LVU144
 391              		.loc 1 280 46 is_stmt 0 view .LVU145
 392 000e 0361     		str	r3, [r0, #16]
 281:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_AsynchronousWait = FMC_AsynchronousWait_Disable;
 393              		.loc 1 281 3 is_stmt 1 view .LVU146
 394              		.loc 1 281 47 is_stmt 0 view .LVU147
 395 0010 C362     		str	r3, [r0, #44]
 282:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity = FMC_WaitSignalPolarity_Low;
 396              		.loc 1 282 3 is_stmt 1 view .LVU148
 397              		.loc 1 282 49 is_stmt 0 view .LVU149
 398 0012 4361     		str	r3, [r0, #20]
 283:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WrapMode = FMC_WrapMode_Disable;
 399              		.loc 1 283 3 is_stmt 1 view .LVU150
 400              		.loc 1 283 39 is_stmt 0 view .LVU151
 401 0014 8361     		str	r3, [r0, #24]
 284:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignalActive = FMC_WaitSignalActive_BeforeWaitState;
 402              		.loc 1 284 3 is_stmt 1 view .LVU152
 403              		.loc 1 284 47 is_stmt 0 view .LVU153
 404 0016 C361     		str	r3, [r0, #28]
 285:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteOperation = FMC_WriteOperation_Enable;
 405              		.loc 1 285 3 is_stmt 1 view .LVU154
 406              		.loc 1 285 45 is_stmt 0 view .LVU155
ARM GAS  /tmp/ccZ3zt6S.s 			page 14


 407 0018 4FF48052 		mov	r2, #4096
 408 001c 0262     		str	r2, [r0, #32]
 286:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignal = FMC_WaitSignal_Enable;
 409              		.loc 1 286 3 is_stmt 1 view .LVU156
 410              		.loc 1 286 41 is_stmt 0 view .LVU157
 411 001e 4FF40052 		mov	r2, #8192
 412 0022 4262     		str	r2, [r0, #36]
 287:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ExtendedMode = FMC_ExtendedMode_Disable;
 413              		.loc 1 287 3 is_stmt 1 view .LVU158
 414              		.loc 1 287 43 is_stmt 0 view .LVU159
 415 0024 8362     		str	r3, [r0, #40]
 288:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteBurst = FMC_WriteBurst_Disable;
 416              		.loc 1 288 3 is_stmt 1 view .LVU160
 417              		.loc 1 288 41 is_stmt 0 view .LVU161
 418 0026 0363     		str	r3, [r0, #48]
 289:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ContinousClock = FMC_CClock_SyncOnly;
 419              		.loc 1 289 3 is_stmt 1 view .LVU162
 420              		.loc 1 289 45 is_stmt 0 view .LVU163
 421 0028 4363     		str	r3, [r0, #52]
 290:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 291:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct = (FMC_NORSRAMTimingInitTypeDef*)((uint32_t)&FMC
 422              		.loc 1 291 3 is_stmt 1 view .LVU164
 423              		.loc 1 291 52 is_stmt 0 view .LVU165
 424 002a 024B     		ldr	r3, .L16
 425 002c 8363     		str	r3, [r0, #56]
 292:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct = (FMC_NORSRAMTimingInitTypeDef*)((uint32_t)&FMC_Def
 426              		.loc 1 292 3 is_stmt 1 view .LVU166
 427              		.loc 1 292 48 is_stmt 0 view .LVU167
 428 002e C363     		str	r3, [r0, #60]
 293:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 429              		.loc 1 293 1 view .LVU168
 430 0030 7047     		bx	lr
 431              	.L17:
 432 0032 00BF     		.align	2
 433              	.L16:
 434 0034 00000000 		.word	.LANCHOR0
 435              		.cfi_endproc
 436              	.LFE125:
 438              		.section	.text.FMC_NORSRAMCmd,"ax",%progbits
 439              		.align	1
 440              		.global	FMC_NORSRAMCmd
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 444              		.fpu fpv4-sp-d16
 446              	FMC_NORSRAMCmd:
 447              	.LVL22:
 448              	.LFB126:
 294:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 295:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 296:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 297:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 299:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1  
 300:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 
 301:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 
 302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 
ARM GAS  /tmp/ccZ3zt6S.s 			page 15


 303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the FMC_Bank. This parameter can be: ENABLE or DISABLE.
 304:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 305:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMCmd(uint32_t FMC_Bank, FunctionalState NewState)
 307:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 449              		.loc 1 307 1 is_stmt 1 view -0
 450              		.cfi_startproc
 451              		@ args = 0, pretend = 0, frame = 0
 452              		@ frame_needed = 0, uses_anonymous_args = 0
 453              		@ link register save eliminated.
 308:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(FMC_Bank));
 454              		.loc 1 308 3 view .LVU170
 309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 455              		.loc 1 309 3 view .LVU171
 310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 456              		.loc 1 311 3 view .LVU172
 457              		.loc 1 311 6 is_stmt 0 view .LVU173
 458 0000 41B1     		cbz	r1, .L19
 312:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 314:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] |= BCR_MBKEN_SET;
 459              		.loc 1 314 5 is_stmt 1 view .LVU174
 460              		.loc 1 314 31 is_stmt 0 view .LVU175
 461 0002 4FF02042 		mov	r2, #-1610612736
 462 0006 52F82030 		ldr	r3, [r2, r0, lsl #2]
 463 000a 43F00103 		orr	r3, r3, #1
 464 000e 42F82030 		str	r3, [r2, r0, lsl #2]
 465 0012 7047     		bx	lr
 466              	.L19:
 315:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 319:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] &= BCR_MBKEN_RESET;
 467              		.loc 1 319 5 is_stmt 1 view .LVU176
 468              		.loc 1 319 31 is_stmt 0 view .LVU177
 469 0014 4FF02042 		mov	r2, #-1610612736
 470 0018 52F82010 		ldr	r1, [r2, r0, lsl #2]
 471              	.LVL23:
 472              		.loc 1 319 31 view .LVU178
 473 001c 024B     		ldr	r3, .L21
 474 001e 0B40     		ands	r3, r3, r1
 475 0020 42F82030 		str	r3, [r2, r0, lsl #2]
 320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 321:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 476              		.loc 1 321 1 view .LVU179
 477 0024 7047     		bx	lr
 478              	.L22:
 479 0026 00BF     		.align	2
 480              	.L21:
 481 0028 FEFF0F00 		.word	1048574
 482              		.cfi_endproc
 483              	.LFE126:
 485              		.section	.text.FMC_NANDDeInit,"ax",%progbits
 486              		.align	1
 487              		.global	FMC_NANDDeInit
ARM GAS  /tmp/ccZ3zt6S.s 			page 16


 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
 491              		.fpu fpv4-sp-d16
 493              	FMC_NANDDeInit:
 494              	.LVL24:
 495              	.LFB127:
 322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
 324:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 325:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group2 NAND Controller functions
 327:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    NAND Controller functions 
 328:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
 329:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
 330:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
 331:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                     ##### NAND Controller functions #####
 332:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
 333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]  The following sequence should be followed to configure the FMC to interface 
 335:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        with 8-bit or 16-bit NAND memory connected to the NAND Bank:
 336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 337:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Enable the clock for the FMC and associated GPIOs using the following functions:
 338:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++)  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++)  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) FMC pins configuration 
 342:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Connect the involved FMC pins to AF12 using the following function 
 343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Configure these FMC pins in alternate function mode by calling the function
 345:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_Init();    
 346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_NANDInitTypeDef structure, for example:
 348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDInitTypeDef  FMC_NANDInitStructure;
 349:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_NANDInitStructure variable with the allowed values of
 350:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.
 351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 352:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Initialize the NAND Controller by calling the function
 353:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDInit(&FMC_NANDInitStructure); 
 354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Then enable the NAND Bank, for example:
 356:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDCmd(FMC_Bank3_NAND, ENABLE);  
 357:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 358:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) At this stage you can read/write from/to the memory connected to the NAND Bank. 
 359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 360:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]
 361:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (@) To enable the Error Correction Code (ECC), you have to use the function
 362:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDECCCmd(FMC_Bank3_NAND, ENABLE);  
 363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]
 364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (@) and to get the current ECC value you have to use the function
 365:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       ECCval = FMC_GetECC(FMC_Bank3_NAND); 
 366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 367:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 368:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 370:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 371:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
ARM GAS  /tmp/ccZ3zt6S.s 			page 17


 372:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC NAND Banks registers to their default reset values.
 373:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 375:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 376:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND 
 377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 379:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDDeInit(uint32_t FMC_Bank)
 380:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 496              		.loc 1 380 1 is_stmt 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 381:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
 382:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_Bank));
 501              		.loc 1 382 3 view .LVU181
 383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 384:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 502              		.loc 1 384 3 view .LVU182
 503              		.loc 1 384 5 is_stmt 0 view .LVU183
 504 0000 1028     		cmp	r0, #16
 505 0002 0ED0     		beq	.L26
 385:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 386:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Set the FMC_Bank2 registers to their reset values */
 387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PCR2 = 0x00000018;
 388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 = 0x00000040;
 389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = 0xFCFCFCFC;
 390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = 0xFCFCFCFC;  
 391:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 392:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank3_NAND */  
 393:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 394:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 395:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Set the FMC_Bank3 registers to their reset values */
 396:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PCR3 = 0x00000018;
 506              		.loc 1 396 5 is_stmt 1 view .LVU184
 507              		.loc 1 396 21 is_stmt 0 view .LVU185
 508 0004 4FF02043 		mov	r3, #-1610612736
 509 0008 1822     		movs	r2, #24
 510 000a C3F88020 		str	r2, [r3, #128]
 397:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 = 0x00000040;
 511              		.loc 1 397 5 is_stmt 1 view .LVU186
 512              		.loc 1 397 20 is_stmt 0 view .LVU187
 513 000e 4022     		movs	r2, #64
 514 0010 C3F88420 		str	r2, [r3, #132]
 398:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PMEM3 = 0xFCFCFCFC;
 515              		.loc 1 398 5 is_stmt 1 view .LVU188
 516              		.loc 1 398 22 is_stmt 0 view .LVU189
 517 0014 4FF0FC32 		mov	r2, #-50529028
 518 0018 C3F88820 		str	r2, [r3, #136]
 399:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PATT3 = 0xFCFCFCFC; 
 519              		.loc 1 399 5 is_stmt 1 view .LVU190
 520              		.loc 1 399 22 is_stmt 0 view .LVU191
 521 001c C3F88C20 		str	r2, [r3, #140]
 400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 401:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 522              		.loc 1 401 1 view .LVU192
ARM GAS  /tmp/ccZ3zt6S.s 			page 18


 523 0020 7047     		bx	lr
 524              	.L26:
 387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 = 0x00000040;
 525              		.loc 1 387 5 is_stmt 1 view .LVU193
 387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 = 0x00000040;
 526              		.loc 1 387 21 is_stmt 0 view .LVU194
 527 0022 4FF02043 		mov	r3, #-1610612736
 528 0026 1822     		movs	r2, #24
 529 0028 1A66     		str	r2, [r3, #96]
 388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = 0xFCFCFCFC;
 530              		.loc 1 388 5 is_stmt 1 view .LVU195
 388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = 0xFCFCFCFC;
 531              		.loc 1 388 20 is_stmt 0 view .LVU196
 532 002a 4022     		movs	r2, #64
 533 002c 5A66     		str	r2, [r3, #100]
 389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = 0xFCFCFCFC;  
 534              		.loc 1 389 5 is_stmt 1 view .LVU197
 389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = 0xFCFCFCFC;  
 535              		.loc 1 389 22 is_stmt 0 view .LVU198
 536 002e 4FF0FC32 		mov	r2, #-50529028
 537 0032 9A66     		str	r2, [r3, #104]
 390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 538              		.loc 1 390 5 is_stmt 1 view .LVU199
 390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 539              		.loc 1 390 22 is_stmt 0 view .LVU200
 540 0034 DA66     		str	r2, [r3, #108]
 541 0036 7047     		bx	lr
 542              		.cfi_endproc
 543              	.LFE127:
 545              		.section	.text.FMC_NANDInit,"ax",%progbits
 546              		.align	1
 547              		.global	FMC_NANDInit
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 551              		.fpu fpv4-sp-d16
 553              	FMC_NANDInit:
 554              	.LVL25:
 555              	.LFB128:
 402:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 403:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC NAND Banks according to the specified parameters
 405:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         in the FMC_NANDInitStruct.
 406:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NANDInitStruct : pointer to a FMC_NANDInitTypeDef structure that
 407:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         contains the configuration information for the FMC NAND specified Banks.               
 408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 409:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 410:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct)
 411:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 556              		.loc 1 411 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 561              		.loc 1 411 1 is_stmt 0 view .LVU202
 562 0000 30B4     		push	{r4, r5}
 563              	.LCFI3:
ARM GAS  /tmp/ccZ3zt6S.s 			page 19


 564              		.cfi_def_cfa_offset 8
 565              		.cfi_offset 4, -8
 566              		.cfi_offset 5, -4
 412:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 567              		.loc 1 412 3 is_stmt 1 view .LVU203
 568              	.LVL26:
 413:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 414:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 415:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_NANDInitStruct->FMC_Bank));
 569              		.loc 1 415 3 view .LVU204
 416:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(FMC_NANDInitStruct->FMC_Waitfeature));
 570              		.loc 1 416 3 view .LVU205
 417:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(FMC_NANDInitStruct->FMC_MemoryDataWidth));
 571              		.loc 1 417 3 view .LVU206
 418:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ECC_STATE(FMC_NANDInitStruct->FMC_ECC));
 572              		.loc 1 418 3 view .LVU207
 419:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(FMC_NANDInitStruct->FMC_ECCPageSize));
 573              		.loc 1 419 3 view .LVU208
 420:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(FMC_NANDInitStruct->FMC_TCLRSetupTime));
 574              		.loc 1 420 3 view .LVU209
 421:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TAR_TIME(FMC_NANDInitStruct->FMC_TARSetupTime));
 575              		.loc 1 421 3 view .LVU210
 422:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime));
 576              		.loc 1 422 3 view .LVU211
 423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime)
 577              		.loc 1 423 3 view .LVU212
 424:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime)
 578              		.loc 1 424 3 view .LVU213
 425:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime));
 579              		.loc 1 425 3 view .LVU214
 426:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime)
 580              		.loc 1 426 3 view .LVU215
 427:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTi
 581              		.loc 1 427 3 view .LVU216
 428:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTi
 582              		.loc 1 428 3 view .LVU217
 429:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime
 583              		.loc 1 429 3 view .LVU218
 430:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 431:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NANDInitStruct->FMC_Bank == FMC_Bank2_NAND)
 584              		.loc 1 431 3 view .LVU219
 585              		.loc 1 431 24 is_stmt 0 view .LVU220
 586 0002 0168     		ldr	r1, [r0]
 587              		.loc 1 431 5 view .LVU221
 588 0004 1029     		cmp	r1, #16
 589 0006 43D0     		beq	.L37
 432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 433:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 2 register value */
 434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppcr = FMC_Bank2->PCR2;
 435:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 436:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 437:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 438:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 3 register value */
 439:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppcr = FMC_Bank3->PCR3;
 590              		.loc 1 439 5 is_stmt 1 view .LVU222
 591              		.loc 1 439 12 is_stmt 0 view .LVU223
 592 0008 4FF02043 		mov	r3, #-1610612736
ARM GAS  /tmp/ccZ3zt6S.s 			page 20


 593 000c D3F88030 		ldr	r3, [r3, #128]
 594              	.LVL27:
 595              	.L29:
 440:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 441:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 442:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
 443:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
 596              		.loc 1 443 3 is_stmt 1 view .LVU224
 597              		.loc 1 443 10 is_stmt 0 view .LVU225
 598 0010 284A     		ldr	r2, .L41
 599 0012 1A40     		ands	r2, r2, r3
 600              	.LVL28:
 444:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \
 445:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_PCR2_TAR | FMC_PCR2_ECCPS)); 
 446:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 447:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set the tmppcr value according to FMC_NANDInitStruct parameters */
 448:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr |= (uint32_t)FMC_NANDInitStruct->FMC_Waitfeature |
 601              		.loc 1 448 3 is_stmt 1 view .LVU226
 602              		.loc 1 448 41 is_stmt 0 view .LVU227
 603 0014 4368     		ldr	r3, [r0, #4]
 449:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       PCR_MEMORYTYPE_NAND |
 450:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_MemoryDataWidth |
 604              		.loc 1 450 41 view .LVU228
 605 0016 8468     		ldr	r4, [r0, #8]
 449:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       PCR_MEMORYTYPE_NAND |
 606              		.loc 1 449 43 view .LVU229
 607 0018 2343     		orrs	r3, r3, r4
 451:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECC |
 608              		.loc 1 451 41 view .LVU230
 609 001a C468     		ldr	r4, [r0, #12]
 450:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECC |
 610              		.loc 1 450 63 view .LVU231
 611 001c 2343     		orrs	r3, r3, r4
 452:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECCPageSize |
 612              		.loc 1 452 41 view .LVU232
 613 001e 0469     		ldr	r4, [r0, #16]
 451:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECC |
 614              		.loc 1 451 51 view .LVU233
 615 0020 2343     		orrs	r3, r3, r4
 453:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_TCLRSetupTime << 9 )|
 616              		.loc 1 453 42 view .LVU234
 617 0022 4469     		ldr	r4, [r0, #20]
 452:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECCPageSize |
 618              		.loc 1 452 59 view .LVU235
 619 0024 43EA4423 		orr	r3, r3, r4, lsl #9
 454:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_TARSetupTime << 13);
 620              		.loc 1 454 42 view .LVU236
 621 0028 8469     		ldr	r4, [r0, #24]
 453:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_TCLRSetupTime << 9 )|
 622              		.loc 1 453 68 view .LVU237
 623 002a 43EA4433 		orr	r3, r3, r4, lsl #13
 448:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       PCR_MEMORYTYPE_NAND |
 624              		.loc 1 448 10 view .LVU238
 625 002e 1343     		orrs	r3, r3, r2
 626 0030 43F00803 		orr	r3, r3, #8
 627              	.LVL29:
 455:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
ARM GAS  /tmp/ccZ3zt6S.s 			page 21


 456:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NANDInitStruct->FMC_Bank == FMC_Bank2_NAND)
 628              		.loc 1 456 3 is_stmt 1 view .LVU239
 629              		.loc 1 456 5 is_stmt 0 view .LVU240
 630 0034 1029     		cmp	r1, #16
 631 0036 2FD0     		beq	.L38
 457:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 458:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 2 register value */
 459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppmem = FMC_Bank2->PMEM2;
 460:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 461:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 462:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 463:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 3 register value */
 464:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppmem = FMC_Bank3->PMEM3;
 632              		.loc 1 464 5 is_stmt 1 view .LVU241
 633              		.loc 1 464 13 is_stmt 0 view .LVU242
 634 0038 4FF02042 		mov	r2, #-1610612736
 635 003c D2F88820 		ldr	r2, [r2, #136]
 636              	.LVL30:
 637              	.L31:
 465:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
 466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 467:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
 468:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppmem &= ((uint32_t)~(FMC_PMEM2_MEMSET2  | FMC_PMEM2_MEMWAIT2 | FMC_PMEM2_MEMHOLD2 | \
 638              		.loc 1 468 3 is_stmt 1 view .LVU243
 469:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_PMEM2_MEMHIZ2)); 
 470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 471:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set tmppmem value according to FMC_CommonSpaceTimingStructure parameters */
 472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppmem |= (uint32_t)FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime |
 639              		.loc 1 472 3 view .LVU244
 640              		.loc 1 472 42 is_stmt 0 view .LVU245
 641 0040 C569     		ldr	r5, [r0, #28]
 642              		.loc 1 472 71 view .LVU246
 643 0042 2A68     		ldr	r2, [r5]
 473:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 644              		.loc 1 473 72 view .LVU247
 645 0044 6C68     		ldr	r4, [r5, #4]
 472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 646              		.loc 1 472 87 view .LVU248
 647 0046 42EA0424 		orr	r4, r2, r4, lsl #8
 474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 648              		.loc 1 474 72 view .LVU249
 649 004a AA68     		ldr	r2, [r5, #8]
 473:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 650              		.loc 1 473 98 view .LVU250
 651 004c 44EA0244 		orr	r4, r4, r2, lsl #16
 475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 652              		.loc 1 475 72 view .LVU251
 653 0050 EA68     		ldr	r2, [r5, #12]
 474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 654              		.loc 1 474 98 view .LVU252
 655 0052 44EA0264 		orr	r4, r4, r2, lsl #24
 656              	.LVL31:
 476:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 477:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NANDInitStruct->FMC_Bank == FMC_Bank2_NAND)
 657              		.loc 1 477 3 is_stmt 1 view .LVU253
 658              		.loc 1 477 5 is_stmt 0 view .LVU254
 659 0056 1029     		cmp	r1, #16
ARM GAS  /tmp/ccZ3zt6S.s 			page 22


 660 0058 22D0     		beq	.L39
 478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 2 register value */
 480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppatt = FMC_Bank2->PATT2;
 481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 482:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 483:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 484:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 3 register value */
 485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppatt = FMC_Bank3->PATT3;
 661              		.loc 1 485 5 is_stmt 1 view .LVU255
 662              		.loc 1 485 13 is_stmt 0 view .LVU256
 663 005a 4FF02042 		mov	r2, #-1610612736
 664 005e D2F88C20 		ldr	r2, [r2, #140]
 665              	.LVL32:
 666              	.L33:
 486:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
 487:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 488:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 489:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt &= ((uint32_t)~(FMC_PATT2_ATTSET2  | FMC_PATT2_ATTWAIT2 | FMC_PATT2_ATTHOLD2 | \
 667              		.loc 1 489 3 is_stmt 1 view .LVU257
 490:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_PATT2_ATTHIZ2)); 
 491:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 492:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set tmppatt value according to FMC_AttributeSpaceTimingStructure parameters */
 493:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt |= (uint32_t)FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime |
 668              		.loc 1 493 3 view .LVU258
 669              		.loc 1 493 42 is_stmt 0 view .LVU259
 670 0062 006A     		ldr	r0, [r0, #32]
 671              	.LVL33:
 672              		.loc 1 493 74 view .LVU260
 673 0064 0268     		ldr	r2, [r0]
 494:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8) 
 674              		.loc 1 494 74 view .LVU261
 675 0066 4568     		ldr	r5, [r0, #4]
 493:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8) 
 676              		.loc 1 493 90 view .LVU262
 677 0068 42EA0522 		orr	r2, r2, r5, lsl #8
 495:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 16)
 678              		.loc 1 495 74 view .LVU263
 679 006c 8568     		ldr	r5, [r0, #8]
 494:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8) 
 680              		.loc 1 494 100 view .LVU264
 681 006e 42EA0542 		orr	r2, r2, r5, lsl #16
 496:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 24);
 682              		.loc 1 496 74 view .LVU265
 683 0072 C068     		ldr	r0, [r0, #12]
 495:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 16)
 684              		.loc 1 495 100 view .LVU266
 685 0074 42EA0062 		orr	r2, r2, r0, lsl #24
 686              	.LVL34:
 497:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 498:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NANDInitStruct->FMC_Bank == FMC_Bank2_NAND)
 687              		.loc 1 498 3 is_stmt 1 view .LVU267
 688              		.loc 1 498 5 is_stmt 0 view .LVU268
 689 0078 1029     		cmp	r1, #16
 690 007a 15D0     		beq	.L40
 499:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 500:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* FMC_Bank2_NAND registers configuration */
ARM GAS  /tmp/ccZ3zt6S.s 			page 23


 501:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PCR2 = tmppcr;
 502:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = tmppmem;
 503:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = tmppatt;
 504:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 505:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 506:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 507:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* FMC_Bank3_NAND registers configuration */
 508:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PCR3 = tmppcr;
 691              		.loc 1 508 5 is_stmt 1 view .LVU269
 692              		.loc 1 508 21 is_stmt 0 view .LVU270
 693 007c 4FF02041 		mov	r1, #-1610612736
 694 0080 C1F88030 		str	r3, [r1, #128]
 509:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PMEM3 = tmppmem;
 695              		.loc 1 509 5 is_stmt 1 view .LVU271
 696              		.loc 1 509 22 is_stmt 0 view .LVU272
 697 0084 C1F88840 		str	r4, [r1, #136]
 510:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PATT3 = tmppatt;
 698              		.loc 1 510 5 is_stmt 1 view .LVU273
 699              		.loc 1 510 22 is_stmt 0 view .LVU274
 700 0088 C1F88C20 		str	r2, [r1, #140]
 701              	.L27:
 511:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 512:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 702              		.loc 1 512 1 view .LVU275
 703 008c 30BC     		pop	{r4, r5}
 704              	.LCFI4:
 705              		.cfi_remember_state
 706              		.cfi_restore 5
 707              		.cfi_restore 4
 708              		.cfi_def_cfa_offset 0
 709              	.LVL35:
 710              		.loc 1 512 1 view .LVU276
 711 008e 7047     		bx	lr
 712              	.LVL36:
 713              	.L37:
 714              	.LCFI5:
 715              		.cfi_restore_state
 434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 716              		.loc 1 434 5 is_stmt 1 view .LVU277
 434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 717              		.loc 1 434 12 is_stmt 0 view .LVU278
 718 0090 4FF02043 		mov	r3, #-1610612736
 719 0094 1B6E     		ldr	r3, [r3, #96]
 720              	.LVL37:
 434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 721              		.loc 1 434 12 view .LVU279
 722 0096 BBE7     		b	.L29
 723              	.L38:
 459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 724              		.loc 1 459 5 is_stmt 1 view .LVU280
 459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 725              		.loc 1 459 13 is_stmt 0 view .LVU281
 726 0098 4FF02042 		mov	r2, #-1610612736
 727 009c 926E     		ldr	r2, [r2, #104]
 728              	.LVL38:
 459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 729              		.loc 1 459 13 view .LVU282
ARM GAS  /tmp/ccZ3zt6S.s 			page 24


 730 009e CFE7     		b	.L31
 731              	.LVL39:
 732              	.L39:
 480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 733              		.loc 1 480 5 is_stmt 1 view .LVU283
 480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 734              		.loc 1 480 13 is_stmt 0 view .LVU284
 735 00a0 4FF02042 		mov	r2, #-1610612736
 736 00a4 D26E     		ldr	r2, [r2, #108]
 737              	.LVL40:
 480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 738              		.loc 1 480 13 view .LVU285
 739 00a6 DCE7     		b	.L33
 740              	.LVL41:
 741              	.L40:
 501:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = tmppmem;
 742              		.loc 1 501 5 is_stmt 1 view .LVU286
 501:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = tmppmem;
 743              		.loc 1 501 21 is_stmt 0 view .LVU287
 744 00a8 4FF02041 		mov	r1, #-1610612736
 745 00ac 0B66     		str	r3, [r1, #96]
 502:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = tmppatt;
 746              		.loc 1 502 5 is_stmt 1 view .LVU288
 502:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = tmppatt;
 747              		.loc 1 502 22 is_stmt 0 view .LVU289
 748 00ae 8C66     		str	r4, [r1, #104]
 503:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 749              		.loc 1 503 5 is_stmt 1 view .LVU290
 503:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 750              		.loc 1 503 22 is_stmt 0 view .LVU291
 751 00b0 CA66     		str	r2, [r1, #108]
 752 00b2 EBE7     		b	.L27
 753              	.L42:
 754              		.align	2
 755              	.L41:
 756 00b4 8101F0FF 		.word	-1048191
 757              		.cfi_endproc
 758              	.LFE128:
 760              		.section	.text.FMC_NANDStructInit,"ax",%progbits
 761              		.align	1
 762              		.global	FMC_NANDStructInit
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 766              		.fpu fpv4-sp-d16
 768              	FMC_NANDStructInit:
 769              	.LVL42:
 770              	.LFB129:
 513:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 514:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 515:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 516:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_NANDInitStruct member with its default value.
 517:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NANDInitStruct: pointer to a FMC_NANDInitTypeDef structure which
 518:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         will be initialized.
 519:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 520:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 521:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDStructInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct)
ARM GAS  /tmp/ccZ3zt6S.s 			page 25


 522:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** { 
 771              		.loc 1 522 1 is_stmt 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 0
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775              		@ link register save eliminated.
 523:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset NAND Init structure parameters values */
 524:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_Bank = FMC_Bank2_NAND;
 776              		.loc 1 524 3 view .LVU293
 777              		.loc 1 524 32 is_stmt 0 view .LVU294
 778 0000 1022     		movs	r2, #16
 779 0002 0260     		str	r2, [r0]
 525:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_Waitfeature = FMC_Waitfeature_Disable;
 780              		.loc 1 525 3 is_stmt 1 view .LVU295
 781              		.loc 1 525 39 is_stmt 0 view .LVU296
 782 0004 0023     		movs	r3, #0
 783 0006 4360     		str	r3, [r0, #4]
 526:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_MemoryDataWidth = FMC_NAND_MemoryDataWidth_16b;
 784              		.loc 1 526 3 is_stmt 1 view .LVU297
 785              		.loc 1 526 43 is_stmt 0 view .LVU298
 786 0008 8260     		str	r2, [r0, #8]
 527:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_ECC = FMC_ECC_Disable;
 787              		.loc 1 527 3 is_stmt 1 view .LVU299
 788              		.loc 1 527 31 is_stmt 0 view .LVU300
 789 000a C360     		str	r3, [r0, #12]
 528:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_ECCPageSize = FMC_ECCPageSize_256Bytes;
 790              		.loc 1 528 3 is_stmt 1 view .LVU301
 791              		.loc 1 528 39 is_stmt 0 view .LVU302
 792 000c 0361     		str	r3, [r0, #16]
 529:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_TCLRSetupTime = 0x0;
 793              		.loc 1 529 3 is_stmt 1 view .LVU303
 794              		.loc 1 529 41 is_stmt 0 view .LVU304
 795 000e 4361     		str	r3, [r0, #20]
 530:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_TARSetupTime = 0x0;
 796              		.loc 1 530 3 is_stmt 1 view .LVU305
 797              		.loc 1 530 40 is_stmt 0 view .LVU306
 798 0010 8361     		str	r3, [r0, #24]
 531:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime = 252;
 799              		.loc 1 531 3 is_stmt 1 view .LVU307
 800              		.loc 1 531 21 is_stmt 0 view .LVU308
 801 0012 C269     		ldr	r2, [r0, #28]
 802              		.loc 1 531 66 view .LVU309
 803 0014 FC23     		movs	r3, #252
 804 0016 1360     		str	r3, [r2]
 532:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 805              		.loc 1 532 3 is_stmt 1 view .LVU310
 806              		.loc 1 532 21 is_stmt 0 view .LVU311
 807 0018 C269     		ldr	r2, [r0, #28]
 808              		.loc 1 532 70 view .LVU312
 809 001a 5360     		str	r3, [r2, #4]
 533:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime = 252;
 810              		.loc 1 533 3 is_stmt 1 view .LVU313
 811              		.loc 1 533 21 is_stmt 0 view .LVU314
 812 001c C269     		ldr	r2, [r0, #28]
 813              		.loc 1 533 70 view .LVU315
 814 001e 9360     		str	r3, [r2, #8]
 534:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime = 252;
ARM GAS  /tmp/ccZ3zt6S.s 			page 26


 815              		.loc 1 534 3 is_stmt 1 view .LVU316
 816              		.loc 1 534 21 is_stmt 0 view .LVU317
 817 0020 C269     		ldr	r2, [r0, #28]
 818              		.loc 1 534 69 view .LVU318
 819 0022 D360     		str	r3, [r2, #12]
 535:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime = 252;
 820              		.loc 1 535 3 is_stmt 1 view .LVU319
 821              		.loc 1 535 21 is_stmt 0 view .LVU320
 822 0024 026A     		ldr	r2, [r0, #32]
 823              		.loc 1 535 69 view .LVU321
 824 0026 1360     		str	r3, [r2]
 536:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime = 252;
 825              		.loc 1 536 3 is_stmt 1 view .LVU322
 826              		.loc 1 536 21 is_stmt 0 view .LVU323
 827 0028 026A     		ldr	r2, [r0, #32]
 828              		.loc 1 536 73 view .LVU324
 829 002a 5360     		str	r3, [r2, #4]
 537:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime = 252;
 830              		.loc 1 537 3 is_stmt 1 view .LVU325
 831              		.loc 1 537 21 is_stmt 0 view .LVU326
 832 002c 026A     		ldr	r2, [r0, #32]
 833              		.loc 1 537 73 view .LVU327
 834 002e 9360     		str	r3, [r2, #8]
 538:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime = 252;	  
 835              		.loc 1 538 3 is_stmt 1 view .LVU328
 836              		.loc 1 538 21 is_stmt 0 view .LVU329
 837 0030 026A     		ldr	r2, [r0, #32]
 838              		.loc 1 538 72 view .LVU330
 839 0032 D360     		str	r3, [r2, #12]
 539:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 840              		.loc 1 539 1 view .LVU331
 841 0034 7047     		bx	lr
 842              		.cfi_endproc
 843              	.LFE129:
 845              		.section	.text.FMC_NANDCmd,"ax",%progbits
 846              		.align	1
 847              		.global	FMC_NANDCmd
 848              		.syntax unified
 849              		.thumb
 850              		.thumb_func
 851              		.fpu fpv4-sp-d16
 853              	FMC_NANDCmd:
 854              	.LVL43:
 855              	.LFB130:
 540:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 541:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 542:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 543:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 544:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 545:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 546:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
 547:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the FMC_Bank. This parameter can be: ENABLE or DISABLE.
 548:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 549:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 550:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDCmd(uint32_t FMC_Bank, FunctionalState NewState)
 551:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 856              		.loc 1 551 1 is_stmt 1 view -0
ARM GAS  /tmp/ccZ3zt6S.s 			page 27


 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 0
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 860              		@ link register save eliminated.
 552:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_Bank));
 861              		.loc 1 552 3 view .LVU333
 553:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 862              		.loc 1 553 3 view .LVU334
 554:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 555:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 863              		.loc 1 555 3 view .LVU335
 864              		.loc 1 555 6 is_stmt 0 view .LVU336
 865 0000 89B1     		cbz	r1, .L45
 556:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 557:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 558:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 866              		.loc 1 558 5 is_stmt 1 view .LVU337
 867              		.loc 1 558 7 is_stmt 0 view .LVU338
 868 0002 1028     		cmp	r0, #16
 869 0004 08D0     		beq	.L49
 559:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 560:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 561:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 562:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 563:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 564:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 870              		.loc 1 564 7 is_stmt 1 view .LVU339
 871              		.loc 1 564 23 is_stmt 0 view .LVU340
 872 0006 4FF02042 		mov	r2, #-1610612736
 873 000a D2F88030 		ldr	r3, [r2, #128]
 874 000e 43F00403 		orr	r3, r3, #4
 875 0012 C2F88030 		str	r3, [r2, #128]
 876 0016 7047     		bx	lr
 877              	.L49:
 560:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 878              		.loc 1 560 7 is_stmt 1 view .LVU341
 560:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 879              		.loc 1 560 23 is_stmt 0 view .LVU342
 880 0018 4FF02042 		mov	r2, #-1610612736
 881 001c 136E     		ldr	r3, [r2, #96]
 882 001e 43F00403 		orr	r3, r3, #4
 883 0022 1366     		str	r3, [r2, #96]
 884 0024 7047     		bx	lr
 885              	.L45:
 565:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 566:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 567:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 568:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 569:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 570:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 886              		.loc 1 570 5 is_stmt 1 view .LVU343
 887              		.loc 1 570 7 is_stmt 0 view .LVU344
 888 0026 1028     		cmp	r0, #16
 889 0028 08D0     		beq	.L50
 571:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 573:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
ARM GAS  /tmp/ccZ3zt6S.s 			page 28


 574:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 575:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 576:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 890              		.loc 1 576 7 is_stmt 1 view .LVU345
 891              		.loc 1 576 23 is_stmt 0 view .LVU346
 892 002a 4FF02042 		mov	r2, #-1610612736
 893 002e D2F88010 		ldr	r1, [r2, #128]
 894              	.LVL44:
 895              		.loc 1 576 23 view .LVU347
 896 0032 064B     		ldr	r3, .L51
 897 0034 0B40     		ands	r3, r3, r1
 898 0036 C2F88030 		str	r3, [r2, #128]
 577:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 578:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 579:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 899              		.loc 1 579 1 view .LVU348
 900 003a 7047     		bx	lr
 901              	.LVL45:
 902              	.L50:
 572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 903              		.loc 1 572 7 is_stmt 1 view .LVU349
 572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 904              		.loc 1 572 23 is_stmt 0 view .LVU350
 905 003c 4FF02042 		mov	r2, #-1610612736
 906 0040 116E     		ldr	r1, [r2, #96]
 907              	.LVL46:
 572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 908              		.loc 1 572 23 view .LVU351
 909 0042 024B     		ldr	r3, .L51
 910 0044 0B40     		ands	r3, r3, r1
 911 0046 1366     		str	r3, [r2, #96]
 912 0048 7047     		bx	lr
 913              	.L52:
 914 004a 00BF     		.align	2
 915              	.L51:
 916 004c FBFF0F00 		.word	1048571
 917              		.cfi_endproc
 918              	.LFE130:
 920              		.section	.text.FMC_NANDECCCmd,"ax",%progbits
 921              		.align	1
 922              		.global	FMC_NANDECCCmd
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu fpv4-sp-d16
 928              	FMC_NANDECCCmd:
 929              	.LVL47:
 930              	.LFB131:
 580:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 581:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the FMC NAND ECC feature.
 582:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 583:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 584:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 585:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
 586:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the FMC NAND ECC feature.  
 587:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 588:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
ARM GAS  /tmp/ccZ3zt6S.s 			page 29


 589:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 590:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDECCCmd(uint32_t FMC_Bank, FunctionalState NewState)
 591:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 931              		.loc 1 591 1 is_stmt 1 view -0
 932              		.cfi_startproc
 933              		@ args = 0, pretend = 0, frame = 0
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 935              		@ link register save eliminated.
 592:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_Bank));
 936              		.loc 1 592 3 view .LVU353
 593:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 937              		.loc 1 593 3 view .LVU354
 594:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 595:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 938              		.loc 1 595 3 view .LVU355
 939              		.loc 1 595 6 is_stmt 0 view .LVU356
 940 0000 89B1     		cbz	r1, .L54
 596:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 597:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 598:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 941              		.loc 1 598 5 is_stmt 1 view .LVU357
 942              		.loc 1 598 7 is_stmt 0 view .LVU358
 943 0002 1028     		cmp	r0, #16
 944 0004 08D0     		beq	.L58
 599:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 600:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 601:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 602:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 603:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 604:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 945              		.loc 1 604 7 is_stmt 1 view .LVU359
 946              		.loc 1 604 23 is_stmt 0 view .LVU360
 947 0006 4FF02042 		mov	r2, #-1610612736
 948 000a D2F88030 		ldr	r3, [r2, #128]
 949 000e 43F04003 		orr	r3, r3, #64
 950 0012 C2F88030 		str	r3, [r2, #128]
 951 0016 7047     		bx	lr
 952              	.L58:
 600:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 953              		.loc 1 600 7 is_stmt 1 view .LVU361
 600:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 954              		.loc 1 600 23 is_stmt 0 view .LVU362
 955 0018 4FF02042 		mov	r2, #-1610612736
 956 001c 136E     		ldr	r3, [r2, #96]
 957 001e 43F04003 		orr	r3, r3, #64
 958 0022 1366     		str	r3, [r2, #96]
 959 0024 7047     		bx	lr
 960              	.L54:
 605:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 606:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 607:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 608:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 609:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 610:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 961              		.loc 1 610 5 is_stmt 1 view .LVU363
 962              		.loc 1 610 7 is_stmt 0 view .LVU364
 963 0026 1028     		cmp	r0, #16
ARM GAS  /tmp/ccZ3zt6S.s 			page 30


 964 0028 08D0     		beq	.L59
 611:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 613:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 614:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 615:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 616:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 965              		.loc 1 616 7 is_stmt 1 view .LVU365
 966              		.loc 1 616 23 is_stmt 0 view .LVU366
 967 002a 4FF02042 		mov	r2, #-1610612736
 968 002e D2F88010 		ldr	r1, [r2, #128]
 969              	.LVL48:
 970              		.loc 1 616 23 view .LVU367
 971 0032 064B     		ldr	r3, .L60
 972 0034 0B40     		ands	r3, r3, r1
 973 0036 C2F88030 		str	r3, [r2, #128]
 617:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 618:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 619:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 974              		.loc 1 619 1 view .LVU368
 975 003a 7047     		bx	lr
 976              	.LVL49:
 977              	.L59:
 612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 978              		.loc 1 612 7 is_stmt 1 view .LVU369
 612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 979              		.loc 1 612 23 is_stmt 0 view .LVU370
 980 003c 4FF02042 		mov	r2, #-1610612736
 981 0040 116E     		ldr	r1, [r2, #96]
 982              	.LVL50:
 612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 983              		.loc 1 612 23 view .LVU371
 984 0042 024B     		ldr	r3, .L60
 985 0044 0B40     		ands	r3, r3, r1
 986 0046 1366     		str	r3, [r2, #96]
 987 0048 7047     		bx	lr
 988              	.L61:
 989 004a 00BF     		.align	2
 990              	.L60:
 991 004c BFFF0F00 		.word	1048511
 992              		.cfi_endproc
 993              	.LFE131:
 995              		.section	.text.FMC_GetECC,"ax",%progbits
 996              		.align	1
 997              		.global	FMC_GetECC
 998              		.syntax unified
 999              		.thumb
 1000              		.thumb_func
 1001              		.fpu fpv4-sp-d16
 1003              	FMC_GetECC:
 1004              	.LVL51:
 1005              	.LFB132:
 620:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 621:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 622:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Returns the error correction code register value.
 623:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 624:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
ARM GAS  /tmp/ccZ3zt6S.s 			page 31


 625:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 626:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
 627:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The Error Correction Code (ECC) value.
 628:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 629:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** uint32_t FMC_GetECC(uint32_t FMC_Bank)
 630:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1006              		.loc 1 630 1 is_stmt 1 view -0
 1007              		.cfi_startproc
 1008              		@ args = 0, pretend = 0, frame = 0
 1009              		@ frame_needed = 0, uses_anonymous_args = 0
 1010              		@ link register save eliminated.
 631:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t eccval = 0x00000000;
 1011              		.loc 1 631 3 view .LVU373
 632:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 633:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 1012              		.loc 1 633 3 view .LVU374
 1013              		.loc 1 633 5 is_stmt 0 view .LVU375
 1014 0000 1028     		cmp	r0, #16
 1015 0002 04D0     		beq	.L65
 634:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 635:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the ECCR2 register value */
 636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     eccval = FMC_Bank2->ECCR2;
 637:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 638:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 639:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 640:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the ECCR3 register value */
 641:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     eccval = FMC_Bank3->ECCR3;
 1016              		.loc 1 641 5 is_stmt 1 view .LVU376
 1017              		.loc 1 641 12 is_stmt 0 view .LVU377
 1018 0004 4FF02043 		mov	r3, #-1610612736
 1019 0008 D3F89400 		ldr	r0, [r3, #148]
 1020              	.LVL52:
 642:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 643:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Return the error correction code value */
 644:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return(eccval);
 1021              		.loc 1 644 3 is_stmt 1 view .LVU378
 645:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1022              		.loc 1 645 1 is_stmt 0 view .LVU379
 1023 000c 7047     		bx	lr
 1024              	.LVL53:
 1025              	.L65:
 636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1026              		.loc 1 636 5 is_stmt 1 view .LVU380
 636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1027              		.loc 1 636 12 is_stmt 0 view .LVU381
 1028 000e 4FF02043 		mov	r3, #-1610612736
 1029 0012 586F     		ldr	r0, [r3, #116]
 1030              	.LVL54:
 636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1031              		.loc 1 636 12 view .LVU382
 1032 0014 7047     		bx	lr
 1033              		.cfi_endproc
 1034              	.LFE132:
 1036              		.section	.text.FMC_PCCARDDeInit,"ax",%progbits
 1037              		.align	1
 1038              		.global	FMC_PCCARDDeInit
 1039              		.syntax unified
ARM GAS  /tmp/ccZ3zt6S.s 			page 32


 1040              		.thumb
 1041              		.thumb_func
 1042              		.fpu fpv4-sp-d16
 1044              	FMC_PCCARDDeInit:
 1045              	.LFB133:
 646:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 647:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
 648:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 649:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 650:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group3 PCCARD Controller functions
 651:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    PCCARD Controller functions 
 652:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
 653:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
 654:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
 655:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                     ##### PCCARD Controller functions #####
 656:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
 657:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 658:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]  he following sequence should be followed to configure the FMC to interface 
 659:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        with 16-bit PC Card compatible memory connected to the PCCARD Bank:
 660:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 661:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#)  Enable the clock for the FMC and associated GPIOs using the following functions:
 662:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++)  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 663:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++)  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 664:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 665:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) FMC pins configuration 
 666:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Connect the involved FMC pins to AF12 using the following function 
 667:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 668:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Configure these FMC pins in alternate function mode by calling the function
 669:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_Init();    
 670:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 671:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_PCCARDInitTypeDef structure, for example:
 672:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_PCCARDInitTypeDef  FMC_PCCARDInitStructure;
 673:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_PCCARDInitStructure variable with the allowed values of
 674:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.
 675:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 676:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Initialize the PCCARD Controller by calling the function
 677:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_PCCARDInit(&FMC_PCCARDInitStructure); 
 678:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 679:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Then enable the PCCARD Bank:
 680:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_PCCARDCmd(ENABLE);  
 681:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 682:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) At this stage you can read/write from/to the memory connected to the PCCARD Bank. 
 683:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 684:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 685:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 686:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 687:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 688:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 689:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC PCCARD Bank registers to their default reset values.
 690:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  None                       
 691:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 692:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 693:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDDeInit(void)
 694:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1046              		.loc 1 694 1 is_stmt 1 view -0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccZ3zt6S.s 			page 33


 1049              		@ frame_needed = 0, uses_anonymous_args = 0
 1050              		@ link register save eliminated.
 695:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set the FMC_Bank4 registers to their reset values */
 696:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PCR4 = 0x00000018; 
 1051              		.loc 1 696 3 view .LVU384
 1052              		.loc 1 696 19 is_stmt 0 view .LVU385
 1053 0000 4FF02043 		mov	r3, #-1610612736
 1054 0004 1822     		movs	r2, #24
 1055 0006 C3F8A020 		str	r2, [r3, #160]
 697:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->SR4 = 0x00000000;	
 1056              		.loc 1 697 3 is_stmt 1 view .LVU386
 1057              		.loc 1 697 18 is_stmt 0 view .LVU387
 1058 000a 0022     		movs	r2, #0
 1059 000c C3F8A420 		str	r2, [r3, #164]
 698:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PMEM4 = 0xFCFCFCFC;
 1060              		.loc 1 698 3 is_stmt 1 view .LVU388
 1061              		.loc 1 698 20 is_stmt 0 view .LVU389
 1062 0010 4FF0FC32 		mov	r2, #-50529028
 1063 0014 C3F8A820 		str	r2, [r3, #168]
 699:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PATT4 = 0xFCFCFCFC;
 1064              		.loc 1 699 3 is_stmt 1 view .LVU390
 1065              		.loc 1 699 20 is_stmt 0 view .LVU391
 1066 0018 C3F8AC20 		str	r2, [r3, #172]
 700:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PIO4 = 0xFCFCFCFC;
 1067              		.loc 1 700 3 is_stmt 1 view .LVU392
 1068              		.loc 1 700 19 is_stmt 0 view .LVU393
 1069 001c C3F8B020 		str	r2, [r3, #176]
 701:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1070              		.loc 1 701 1 view .LVU394
 1071 0020 7047     		bx	lr
 1072              		.cfi_endproc
 1073              	.LFE133:
 1075              		.section	.text.FMC_PCCARDInit,"ax",%progbits
 1076              		.align	1
 1077              		.global	FMC_PCCARDInit
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1081              		.fpu fpv4-sp-d16
 1083              	FMC_PCCARDInit:
 1084              	.LVL55:
 1085              	.LFB134:
 702:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 703:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 704:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC PCCARD Bank according to the specified parameters
 705:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         in the FMC_PCCARDInitStruct.
 706:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_PCCARDInitStruct : pointer to a FMC_PCCARDInitTypeDef structure
 707:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         that contains the configuration information for the FMC PCCARD Bank.                   
 708:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 709:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 710:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDInit(FMC_PCCARDInitTypeDef* FMC_PCCARDInitStruct)
 711:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1086              		.loc 1 711 1 is_stmt 1 view -0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 1090              		@ link register save eliminated.
ARM GAS  /tmp/ccZ3zt6S.s 			page 34


 1091              		.loc 1 711 1 is_stmt 0 view .LVU396
 1092 0000 10B4     		push	{r4}
 1093              	.LCFI6:
 1094              		.cfi_def_cfa_offset 4
 1095              		.cfi_offset 4, -4
 712:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* temporary registers */
 713:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmppcr = 0, tmpmem = 0, tmppatt = 0, tmppio = 0;
 1096              		.loc 1 713 3 is_stmt 1 view .LVU397
 1097              	.LVL56:
 714:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 715:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 716:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(FMC_PCCARDInitStruct->FMC_Waitfeature));
 1098              		.loc 1 716 3 view .LVU398
 717:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(FMC_PCCARDInitStruct->FMC_TCLRSetupTime));
 1099              		.loc 1 717 3 view .LVU399
 718:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TAR_TIME(FMC_PCCARDInitStruct->FMC_TARSetupTime));
 1100              		.loc 1 718 3 view .LVU400
 719:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 720:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime))
 1101              		.loc 1 720 3 view .LVU401
 721:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTim
 1102              		.loc 1 721 3 view .LVU402
 722:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTim
 1103              		.loc 1 722 3 view .LVU403
 723:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime)
 1104              		.loc 1 723 3 view .LVU404
 724:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 725:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTim
 1105              		.loc 1 725 3 view .LVU405
 726:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetup
 1106              		.loc 1 726 3 view .LVU406
 727:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetup
 1107              		.loc 1 727 3 view .LVU407
 728:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTi
 1108              		.loc 1 728 3 view .LVU408
 729:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime));
 1109              		.loc 1 729 3 view .LVU409
 730:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime));
 1110              		.loc 1 730 3 view .LVU410
 731:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime));
 1111              		.loc 1 731 3 view .LVU411
 732:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime));
 1112              		.loc 1 732 3 view .LVU412
 733:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 734:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get PCCARD control register value */
 735:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr = FMC_Bank4->PCR4;
 1113              		.loc 1 735 3 view .LVU413
 1114              		.loc 1 735 10 is_stmt 0 view .LVU414
 1115 0002 4FF02042 		mov	r2, #-1610612736
 1116 0006 D2F8A010 		ldr	r1, [r2, #160]
 1117              	.LVL57:
 736:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 737:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear TAR, TCLR, PWAITEN and PWID bits */
 738:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr &= ((uint32_t)~(FMC_PCR4_TAR  | FMC_PCR4_TCLR | FMC_PCR4_PWAITEN | \
 1118              		.loc 1 738 3 is_stmt 1 view .LVU415
 1119              		.loc 1 738 10 is_stmt 0 view .LVU416
 1120 000a 21F4FF31 		bic	r1, r1, #130560
ARM GAS  /tmp/ccZ3zt6S.s 			page 35


 1121              	.LVL58:
 1122              		.loc 1 738 10 view .LVU417
 1123 000e 21F03201 		bic	r1, r1, #50
 1124              	.LVL59:
 739:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_PCR4_PWID));
 740:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 741:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set the PCR4 register value according to FMC_PCCARDInitStruct parameters */
 742:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr |= (uint32_t)FMC_PCCARDInitStruct->FMC_Waitfeature |
 1125              		.loc 1 742 3 is_stmt 1 view .LVU418
 1126              		.loc 1 742 43 is_stmt 0 view .LVU419
 1127 0012 0368     		ldr	r3, [r0]
 743:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NAND_MemoryDataWidth_16b |  
 1128              		.loc 1 743 52 view .LVU420
 1129 0014 4468     		ldr	r4, [r0, #4]
 1130 0016 43EA4423 		orr	r3, r3, r4, lsl #9
 744:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_TCLRSetupTime << 9) |
 1131              		.loc 1 744 70 view .LVU421
 1132 001a 8468     		ldr	r4, [r0, #8]
 1133 001c 43EA4433 		orr	r3, r3, r4, lsl #13
 742:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NAND_MemoryDataWidth_16b |  
 1134              		.loc 1 742 10 view .LVU422
 1135 0020 0B43     		orrs	r3, r3, r1
 1136 0022 43F01003 		orr	r3, r3, #16
 1137              	.LVL60:
 745:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_TARSetupTime << 13);
 746:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 747:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PCR4 = tmppcr;
 1138              		.loc 1 747 3 is_stmt 1 view .LVU423
 1139              		.loc 1 747 19 is_stmt 0 view .LVU424
 1140 0026 C2F8A030 		str	r3, [r2, #160]
 748:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 749:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get PCCARD common space timing register value */
 750:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpmem = FMC_Bank4->PMEM4;
 1141              		.loc 1 750 3 is_stmt 1 view .LVU425
 1142              		.loc 1 750 10 is_stmt 0 view .LVU426
 1143 002a D2F8A830 		ldr	r3, [r2, #168]
 1144              	.LVL61:
 751:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 752:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
 753:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpmem &= ((uint32_t)~(FMC_PMEM4_MEMSET4  | FMC_PMEM4_MEMWAIT4 | FMC_PMEM4_MEMHOLD4 | \
 1145              		.loc 1 753 3 is_stmt 1 view .LVU427
 754:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_PMEM4_MEMHIZ4));
 755:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 756:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set PMEM4 register value according to FMC_CommonSpaceTimingStructure parameters */
 757:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpmem |= (uint32_t)FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime |
 1146              		.loc 1 757 3 view .LVU428
 1147              		.loc 1 757 43 is_stmt 0 view .LVU429
 1148 002e C168     		ldr	r1, [r0, #12]
 1149              		.loc 1 757 72 view .LVU430
 1150 0030 0B68     		ldr	r3, [r1]
 1151              		.loc 1 757 88 view .LVU431
 1152 0032 4C68     		ldr	r4, [r1, #4]
 1153 0034 43EA0423 		orr	r3, r3, r4, lsl #8
 758:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 1154              		.loc 1 758 99 view .LVU432
 1155 0038 8C68     		ldr	r4, [r1, #8]
 1156 003a 43EA0443 		orr	r3, r3, r4, lsl #16
ARM GAS  /tmp/ccZ3zt6S.s 			page 36


 759:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 760:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 1157              		.loc 1 760 73 view .LVU433
 1158 003e C968     		ldr	r1, [r1, #12]
 759:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 1159              		.loc 1 759 99 view .LVU434
 1160 0040 43EA0163 		orr	r3, r3, r1, lsl #24
 1161              	.LVL62:
 761:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 762:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PMEM4 = tmpmem; 
 1162              		.loc 1 762 3 is_stmt 1 view .LVU435
 1163              		.loc 1 762 20 is_stmt 0 view .LVU436
 1164 0044 C2F8A830 		str	r3, [r2, #168]
 1165              	.LVL63:
 763:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 764:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get PCCARD timing parameters */
 765:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt = FMC_Bank4->PATT4;
 1166              		.loc 1 765 3 is_stmt 1 view .LVU437
 1167              		.loc 1 765 11 is_stmt 0 view .LVU438
 1168 0048 D2F8AC30 		ldr	r3, [r2, #172]
 1169              	.LVL64:
 766:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 767:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 768:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt &= ((uint32_t)~(FMC_PATT4_ATTSET4  | FMC_PATT4_ATTWAIT4 | FMC_PATT4_ATTHOLD4 | \
 1170              		.loc 1 768 3 is_stmt 1 view .LVU439
 769:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_PATT4_ATTHIZ4));
 770:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 771:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set PATT4 register value according to FMC_AttributeSpaceTimingStructure parameters */
 772:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt |= (uint32_t)FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime |
 1171              		.loc 1 772 3 view .LVU440
 1172              		.loc 1 772 44 is_stmt 0 view .LVU441
 1173 004c 0169     		ldr	r1, [r0, #16]
 1174              		.loc 1 772 76 view .LVU442
 1175 004e 0B68     		ldr	r3, [r1]
 1176              		.loc 1 772 92 view .LVU443
 1177 0050 4C68     		ldr	r4, [r1, #4]
 1178 0052 43EA0423 		orr	r3, r3, r4, lsl #8
 773:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 
 1179              		.loc 1 773 103 view .LVU444
 1180 0056 8C68     		ldr	r4, [r1, #8]
 1181 0058 43EA0443 		orr	r3, r3, r4, lsl #16
 774:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 
 775:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 2
 1182              		.loc 1 775 77 view .LVU445
 1183 005c C968     		ldr	r1, [r1, #12]
 774:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 
 1184              		.loc 1 774 103 view .LVU446
 1185 005e 43EA0163 		orr	r3, r3, r1, lsl #24
 1186              	.LVL65:
 776:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 777:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PATT4 = tmppatt;
 1187              		.loc 1 777 3 is_stmt 1 view .LVU447
 1188              		.loc 1 777 20 is_stmt 0 view .LVU448
 1189 0062 C2F8AC30 		str	r3, [r2, #172]
 1190              	.LVL66:
 778:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 779:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get FMC_PCCARD device timing parameters */
ARM GAS  /tmp/ccZ3zt6S.s 			page 37


 780:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppio = FMC_Bank4->PIO4;
 1191              		.loc 1 780 3 is_stmt 1 view .LVU449
 1192              		.loc 1 780 10 is_stmt 0 view .LVU450
 1193 0066 D2F8B030 		ldr	r3, [r2, #176]
 1194              	.LVL67:
 781:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 782:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
 783:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppio &= ((uint32_t)~(FMC_PIO4_IOSET4  | FMC_PIO4_IOWAIT4 | FMC_PIO4_IOHOLD4 | \
 1195              		.loc 1 783 3 is_stmt 1 view .LVU451
 784:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_PIO4_IOHIZ4));
 785:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 786:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set PIO4 register value according to FMC_IOSpaceTimingStructure parameters */
 787:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppio |= (uint32_t)FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime |
 1196              		.loc 1 787 3 view .LVU452
 1197              		.loc 1 787 43 is_stmt 0 view .LVU453
 1198 006a 4169     		ldr	r1, [r0, #20]
 1199              		.loc 1 787 68 view .LVU454
 1200 006c 0B68     		ldr	r3, [r1]
 788:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 1201              		.loc 1 788 69 view .LVU455
 1202 006e 4868     		ldr	r0, [r1, #4]
 1203              	.LVL68:
 787:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 1204              		.loc 1 787 84 view .LVU456
 1205 0070 43EA0023 		orr	r3, r3, r0, lsl #8
 789:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 1206              		.loc 1 789 69 view .LVU457
 1207 0074 8868     		ldr	r0, [r1, #8]
 788:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 1208              		.loc 1 788 95 view .LVU458
 1209 0076 43EA0043 		orr	r3, r3, r0, lsl #16
 790:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime << 24);     
 1210              		.loc 1 790 69 view .LVU459
 1211 007a C968     		ldr	r1, [r1, #12]
 789:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 1212              		.loc 1 789 95 view .LVU460
 1213 007c 43EA0163 		orr	r3, r3, r1, lsl #24
 1214              	.LVL69:
 791:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 792:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PIO4 = tmppio;
 1215              		.loc 1 792 3 is_stmt 1 view .LVU461
 1216              		.loc 1 792 19 is_stmt 0 view .LVU462
 1217 0080 C2F8B030 		str	r3, [r2, #176]
 1218              	.LVL70:
 793:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1219              		.loc 1 793 1 view .LVU463
 1220 0084 5DF8044B 		ldr	r4, [sp], #4
 1221              	.LCFI7:
 1222              		.cfi_restore 4
 1223              		.cfi_def_cfa_offset 0
 1224 0088 7047     		bx	lr
 1225              		.cfi_endproc
 1226              	.LFE134:
 1228              		.section	.text.FMC_PCCARDStructInit,"ax",%progbits
 1229              		.align	1
 1230              		.global	FMC_PCCARDStructInit
 1231              		.syntax unified
ARM GAS  /tmp/ccZ3zt6S.s 			page 38


 1232              		.thumb
 1233              		.thumb_func
 1234              		.fpu fpv4-sp-d16
 1236              	FMC_PCCARDStructInit:
 1237              	.LVL71:
 1238              	.LFB135:
 794:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 795:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 796:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_PCCARDInitStruct member with its default value.
 797:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_PCCARDInitStruct: pointer to a FMC_PCCARDInitTypeDef structure
 798:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be initialized.
 799:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 800:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 801:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDStructInit(FMC_PCCARDInitTypeDef* FMC_PCCARDInitStruct)
 802:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1239              		.loc 1 802 1 is_stmt 1 view -0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243              		@ link register save eliminated.
 803:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset PCCARD Init structure parameters values */
 804:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_Waitfeature = FMC_Waitfeature_Disable;
 1244              		.loc 1 804 3 view .LVU465
 1245              		.loc 1 804 41 is_stmt 0 view .LVU466
 1246 0000 0023     		movs	r3, #0
 1247 0002 0360     		str	r3, [r0]
 805:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_TCLRSetupTime = 0;
 1248              		.loc 1 805 3 is_stmt 1 view .LVU467
 1249              		.loc 1 805 43 is_stmt 0 view .LVU468
 1250 0004 4360     		str	r3, [r0, #4]
 806:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_TARSetupTime = 0;
 1251              		.loc 1 806 3 is_stmt 1 view .LVU469
 1252              		.loc 1 806 42 is_stmt 0 view .LVU470
 1253 0006 8360     		str	r3, [r0, #8]
 807:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime = 252;
 1254              		.loc 1 807 3 is_stmt 1 view .LVU471
 1255              		.loc 1 807 23 is_stmt 0 view .LVU472
 1256 0008 C268     		ldr	r2, [r0, #12]
 1257              		.loc 1 807 68 view .LVU473
 1258 000a FC23     		movs	r3, #252
 1259 000c 1360     		str	r3, [r2]
 808:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 1260              		.loc 1 808 3 is_stmt 1 view .LVU474
 1261              		.loc 1 808 23 is_stmt 0 view .LVU475
 1262 000e C268     		ldr	r2, [r0, #12]
 1263              		.loc 1 808 72 view .LVU476
 1264 0010 5360     		str	r3, [r2, #4]
 809:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime = 252;
 1265              		.loc 1 809 3 is_stmt 1 view .LVU477
 1266              		.loc 1 809 23 is_stmt 0 view .LVU478
 1267 0012 C268     		ldr	r2, [r0, #12]
 1268              		.loc 1 809 72 view .LVU479
 1269 0014 9360     		str	r3, [r2, #8]
 810:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime = 252;
 1270              		.loc 1 810 3 is_stmt 1 view .LVU480
 1271              		.loc 1 810 23 is_stmt 0 view .LVU481
 1272 0016 C268     		ldr	r2, [r0, #12]
ARM GAS  /tmp/ccZ3zt6S.s 			page 39


 1273              		.loc 1 810 71 view .LVU482
 1274 0018 D360     		str	r3, [r2, #12]
 811:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime = 252;
 1275              		.loc 1 811 3 is_stmt 1 view .LVU483
 1276              		.loc 1 811 23 is_stmt 0 view .LVU484
 1277 001a 0269     		ldr	r2, [r0, #16]
 1278              		.loc 1 811 71 view .LVU485
 1279 001c 1360     		str	r3, [r2]
 812:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime = 252;
 1280              		.loc 1 812 3 is_stmt 1 view .LVU486
 1281              		.loc 1 812 23 is_stmt 0 view .LVU487
 1282 001e 0269     		ldr	r2, [r0, #16]
 1283              		.loc 1 812 75 view .LVU488
 1284 0020 5360     		str	r3, [r2, #4]
 813:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime = 252;
 1285              		.loc 1 813 3 is_stmt 1 view .LVU489
 1286              		.loc 1 813 23 is_stmt 0 view .LVU490
 1287 0022 0269     		ldr	r2, [r0, #16]
 1288              		.loc 1 813 75 view .LVU491
 1289 0024 9360     		str	r3, [r2, #8]
 814:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime = 252;	
 1290              		.loc 1 814 3 is_stmt 1 view .LVU492
 1291              		.loc 1 814 23 is_stmt 0 view .LVU493
 1292 0026 0269     		ldr	r2, [r0, #16]
 1293              		.loc 1 814 74 view .LVU494
 1294 0028 D360     		str	r3, [r2, #12]
 815:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime = 252;
 1295              		.loc 1 815 3 is_stmt 1 view .LVU495
 1296              		.loc 1 815 23 is_stmt 0 view .LVU496
 1297 002a 4269     		ldr	r2, [r0, #20]
 1298              		.loc 1 815 64 view .LVU497
 1299 002c 1360     		str	r3, [r2]
 816:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime = 252;
 1300              		.loc 1 816 3 is_stmt 1 view .LVU498
 1301              		.loc 1 816 23 is_stmt 0 view .LVU499
 1302 002e 4269     		ldr	r2, [r0, #20]
 1303              		.loc 1 816 68 view .LVU500
 1304 0030 5360     		str	r3, [r2, #4]
 817:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime = 252;
 1305              		.loc 1 817 3 is_stmt 1 view .LVU501
 1306              		.loc 1 817 23 is_stmt 0 view .LVU502
 1307 0032 4269     		ldr	r2, [r0, #20]
 1308              		.loc 1 817 68 view .LVU503
 1309 0034 9360     		str	r3, [r2, #8]
 818:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime = 252;
 1310              		.loc 1 818 3 is_stmt 1 view .LVU504
 1311              		.loc 1 818 23 is_stmt 0 view .LVU505
 1312 0036 4269     		ldr	r2, [r0, #20]
 1313              		.loc 1 818 67 view .LVU506
 1314 0038 D360     		str	r3, [r2, #12]
 819:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1315              		.loc 1 819 1 view .LVU507
 1316 003a 7047     		bx	lr
 1317              		.cfi_endproc
 1318              	.LFE135:
 1320              		.section	.text.FMC_PCCARDCmd,"ax",%progbits
 1321              		.align	1
ARM GAS  /tmp/ccZ3zt6S.s 			page 40


 1322              		.global	FMC_PCCARDCmd
 1323              		.syntax unified
 1324              		.thumb
 1325              		.thumb_func
 1326              		.fpu fpv4-sp-d16
 1328              	FMC_PCCARDCmd:
 1329              	.LVL72:
 1330              	.LFB136:
 820:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 821:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 822:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 823:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 824:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 825:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 826:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 827:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDCmd(FunctionalState NewState)
 828:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1331              		.loc 1 828 1 is_stmt 1 view -0
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 0
 1334              		@ frame_needed = 0, uses_anonymous_args = 0
 1335              		@ link register save eliminated.
 829:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1336              		.loc 1 829 3 view .LVU509
 830:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 831:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 1337              		.loc 1 831 3 view .LVU510
 1338              		.loc 1 831 6 is_stmt 0 view .LVU511
 1339 0000 40B1     		cbz	r0, .L71
 832:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 833:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 834:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 1340              		.loc 1 834 5 is_stmt 1 view .LVU512
 1341              		.loc 1 834 21 is_stmt 0 view .LVU513
 1342 0002 4FF02042 		mov	r2, #-1610612736
 1343 0006 D2F8A030 		ldr	r3, [r2, #160]
 1344 000a 43F00403 		orr	r3, r3, #4
 1345 000e C2F8A030 		str	r3, [r2, #160]
 1346 0012 7047     		bx	lr
 1347              	.L71:
 835:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 836:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 837:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 838:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 839:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 1348              		.loc 1 839 5 is_stmt 1 view .LVU514
 1349              		.loc 1 839 21 is_stmt 0 view .LVU515
 1350 0014 4FF02042 		mov	r2, #-1610612736
 1351 0018 D2F8A010 		ldr	r1, [r2, #160]
 1352 001c 024B     		ldr	r3, .L73
 1353 001e 0B40     		ands	r3, r3, r1
 1354 0020 C2F8A030 		str	r3, [r2, #160]
 840:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 841:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1355              		.loc 1 841 1 view .LVU516
 1356 0024 7047     		bx	lr
 1357              	.L74:
ARM GAS  /tmp/ccZ3zt6S.s 			page 41


 1358 0026 00BF     		.align	2
 1359              	.L73:
 1360 0028 FBFF0F00 		.word	1048571
 1361              		.cfi_endproc
 1362              	.LFE136:
 1364              		.section	.text.FMC_SDRAMDeInit,"ax",%progbits
 1365              		.align	1
 1366              		.global	FMC_SDRAMDeInit
 1367              		.syntax unified
 1368              		.thumb
 1369              		.thumb_func
 1370              		.fpu fpv4-sp-d16
 1372              	FMC_SDRAMDeInit:
 1373              	.LVL73:
 1374              	.LFB137:
 842:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 843:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 844:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
 845:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 846:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 847:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group4  SDRAM Controller functions
 848:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    SDRAM Controller functions
 849:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
 850:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
 851:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
 852:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      ##### SDRAM Controller functions ##### 
 853:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
 854:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 855:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]  The following sequence should be followed to configure the FMC to interface
 856:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        with SDRAM memory connected to the SDRAM Bank 1 or SDRAM bank 2:
 857:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 858:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Enable the clock for the FMC and associated GPIOs using the following functions:
 859:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 860:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 861:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 862:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) FMC pins configuration 
 863:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Connect the involved FMC pins to AF12 using the following function 
 864:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 865:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Configure these FMC pins in alternate function mode by calling the function
 866:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_Init();    
 867:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 868:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_SDRAMInitTypeDef structure, for example:
 869:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        FMC_SDRAMInitTypeDef  FMC_SDRAMInitStructure;
 870:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_SDRAMInitStructure variable with the allowed values of
 871:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.  
 872:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 873:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Initialize the SDRAM Controller by calling the function
 874:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_SDRAMInit(&FMC_SDRAMInitStructure);
 875:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           
 876:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_SDRAMCommandTypeDef structure, for example:
 877:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****         FMC_SDRAMCommandTypeDef  FMC_SDRAMCommandStructure;
 878:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_SDRAMCommandStructure variable with the allowed values of
 879:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.        
 880:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 881:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Configure the SDCMR register with the desired command parameters by calling 
 882:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the function FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);  
 883:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
ARM GAS  /tmp/ccZ3zt6S.s 			page 42


 884:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) At this stage, the SDRAM memory is ready for any valid command.
 885:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 886:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 887:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 888:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 889:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 890:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 891:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC SDRAM Banks registers to their default 
 892:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         reset values.
 893:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 894:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 895:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
 896:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM 
 897:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 898:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 899:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMDeInit(uint32_t FMC_Bank)
 900:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1375              		.loc 1 900 1 is_stmt 1 view -0
 1376              		.cfi_startproc
 1377              		@ args = 0, pretend = 0, frame = 0
 1378              		@ frame_needed = 0, uses_anonymous_args = 0
 1379              		@ link register save eliminated.
 901:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
 902:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(FMC_Bank));
 1380              		.loc 1 902 3 view .LVU518
 903:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 904:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCR[FMC_Bank] = 0x000002D0;
 1381              		.loc 1 904 3 view .LVU519
 1382              		.loc 1 904 31 is_stmt 0 view .LVU520
 1383 0000 084B     		ldr	r3, .L76
 1384 0002 03EB8002 		add	r2, r3, r0, lsl #2
 1385 0006 4FF43471 		mov	r1, #720
 1386 000a 1164     		str	r1, [r2, #64]
 905:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDTR[FMC_Bank] = 0x0FFFFFFF;    
 1387              		.loc 1 905 3 is_stmt 1 view .LVU521
 1388              		.loc 1 905 31 is_stmt 0 view .LVU522
 1389 000c 0230     		adds	r0, r0, #2
 1390              	.LVL74:
 1391              		.loc 1 905 31 view .LVU523
 1392 000e 03EB8000 		add	r0, r3, r0, lsl #2
 1393              	.LVL75:
 1394              		.loc 1 905 31 view .LVU524
 1395 0012 6FF07042 		mvn	r2, #-268435456
 1396 0016 0264     		str	r2, [r0, #64]
 906:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR = 0x00000000;
 1397              		.loc 1 906 3 is_stmt 1 view .LVU525
 1398              		.loc 1 906 22 is_stmt 0 view .LVU526
 1399 0018 0022     		movs	r2, #0
 1400 001a 1A65     		str	r2, [r3, #80]
 907:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDRTR = 0x00000000;
 1401              		.loc 1 907 3 is_stmt 1 view .LVU527
 1402              		.loc 1 907 22 is_stmt 0 view .LVU528
 1403 001c 5A65     		str	r2, [r3, #84]
 908:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDSR = 0x00000000; 
 1404              		.loc 1 908 3 is_stmt 1 view .LVU529
 1405              		.loc 1 908 21 is_stmt 0 view .LVU530
 1406 001e 9A65     		str	r2, [r3, #88]
ARM GAS  /tmp/ccZ3zt6S.s 			page 43


 909:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }  
 1407              		.loc 1 909 1 view .LVU531
 1408 0020 7047     		bx	lr
 1409              	.L77:
 1410 0022 00BF     		.align	2
 1411              	.L76:
 1412 0024 000100A0 		.word	-1610612480
 1413              		.cfi_endproc
 1414              	.LFE137:
 1416              		.section	.text.FMC_SDRAMInit,"ax",%progbits
 1417              		.align	1
 1418              		.global	FMC_SDRAMInit
 1419              		.syntax unified
 1420              		.thumb
 1421              		.thumb_func
 1422              		.fpu fpv4-sp-d16
 1424              	FMC_SDRAMInit:
 1425              	.LVL76:
 1426              	.LFB138:
 910:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 911:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 912:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC SDRAM Banks according to the specified
 913:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         parameters in the FMC_SDRAMInitStruct.
 914:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_SDRAMInitStruct : pointer to a FMC_SDRAMInitTypeDef structure
 915:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         that contains the configuration information for the FMC SDRAM 
 916:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         specified Banks.                       
 917:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 918:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 919:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)
 920:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** { 
 1427              		.loc 1 920 1 is_stmt 1 view -0
 1428              		.cfi_startproc
 1429              		@ args = 0, pretend = 0, frame = 0
 1430              		@ frame_needed = 0, uses_anonymous_args = 0
 1431              		@ link register save eliminated.
 1432              		.loc 1 920 1 is_stmt 0 view .LVU533
 1433 0000 70B4     		push	{r4, r5, r6}
 1434              	.LCFI8:
 1435              		.cfi_def_cfa_offset 12
 1436              		.cfi_offset 4, -12
 1437              		.cfi_offset 5, -8
 1438              		.cfi_offset 6, -4
 921:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* temporary registers */
 922:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr1 = 0, tmpr2 = 0, tmpr3 = 0, tmpr4 = 0;
 1439              		.loc 1 922 3 is_stmt 1 view .LVU534
 1440              	.LVL77:
 923:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 924:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 925:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 926:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Control parameters */
 927:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(FMC_SDRAMInitStruct->FMC_Bank));
 1441              		.loc 1 927 3 view .LVU535
 928:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(FMC_SDRAMInitStruct->FMC_ColumnBitsNumber)); 
 1442              		.loc 1 928 3 view .LVU536
 929:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(FMC_SDRAMInitStruct->FMC_RowBitsNumber));
 1443              		.loc 1 929 3 view .LVU537
 930:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth));
ARM GAS  /tmp/ccZ3zt6S.s 			page 44


 1444              		.loc 1 930 3 view .LVU538
 931:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(FMC_SDRAMInitStruct->FMC_InternalBankNumber)); 
 1445              		.loc 1 931 3 view .LVU539
 932:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(FMC_SDRAMInitStruct->FMC_CASLatency));
 1446              		.loc 1 932 3 view .LVU540
 933:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(FMC_SDRAMInitStruct->FMC_WriteProtection));
 1447              		.loc 1 933 3 view .LVU541
 934:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(FMC_SDRAMInitStruct->FMC_SDClockPeriod));
 1448              		.loc 1 934 3 view .LVU542
 935:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_READ_BURST(FMC_SDRAMInitStruct->FMC_ReadBurst));
 1449              		.loc 1 935 3 view .LVU543
 936:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(FMC_SDRAMInitStruct->FMC_ReadPipeDelay));   
 1450              		.loc 1 936 3 view .LVU544
 937:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 938:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Timing parameters */
 939:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActi
 1451              		.loc 1 939 3 view .LVU545
 940:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSel
 1452              		.loc 1 940 3 view .LVU546
 941:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshT
 1453              		.loc 1 941 3 view .LVU547
 942:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)
 1454              		.loc 1 942 3 view .LVU548
 943:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteReco
 1455              		.loc 1 943 3 view .LVU549
 944:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_RP_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)); 
 1456              		.loc 1 944 3 view .LVU550
 945:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay));    
 1457              		.loc 1 945 3 view .LVU551
 946:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 947:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get SDRAM register value */
 948:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr1 = FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank];
 1458              		.loc 1 948 3 view .LVU552
 1459              		.loc 1 948 48 is_stmt 0 view .LVU553
 1460 0002 0268     		ldr	r2, [r0]
 1461              		.loc 1 948 9 view .LVU554
 1462 0004 9300     		lsls	r3, r2, #2
 1463 0006 03F12043 		add	r3, r3, #-1610612736
 1464 000a D3F84011 		ldr	r1, [r3, #320]
 1465              	.LVL78:
 949:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 950:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 951:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 1466              		.loc 1 951 3 is_stmt 1 view .LVU555
 1467              		.loc 1 951 9 is_stmt 0 view .LVU556
 1468 000e 21F4FF41 		bic	r1, r1, #32640
 1469              	.LVL79:
 1470              		.loc 1 951 9 view .LVU557
 1471 0012 21F07F01 		bic	r1, r1, #127
 1472              	.LVL80:
 952:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         FMC_SDCR1_NB | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 953:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 954:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 955:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* SDRAM bank control register configuration */ 
 956:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr1 |=   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 1473              		.loc 1 956 3 is_stmt 1 view .LVU558
 1474              		.loc 1 956 43 is_stmt 0 view .LVU559
ARM GAS  /tmp/ccZ3zt6S.s 			page 45


 1475 0016 4368     		ldr	r3, [r0, #4]
 957:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1476              		.loc 1 957 43 view .LVU560
 1477 0018 8468     		ldr	r4, [r0, #8]
 956:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1478              		.loc 1 956 66 view .LVU561
 1479 001a 2343     		orrs	r3, r3, r4
 958:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 1480              		.loc 1 958 43 view .LVU562
 1481 001c C468     		ldr	r4, [r0, #12]
 957:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1482              		.loc 1 957 63 view .LVU563
 1483 001e 2343     		orrs	r3, r3, r4
 959:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 1484              		.loc 1 959 43 view .LVU564
 1485 0020 0469     		ldr	r4, [r0, #16]
 958:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 1486              		.loc 1 958 67 view .LVU565
 1487 0022 2343     		orrs	r3, r3, r4
 960:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_CASLatency |
 1488              		.loc 1 960 43 view .LVU566
 1489 0024 4469     		ldr	r4, [r0, #20]
 959:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 1490              		.loc 1 959 68 view .LVU567
 1491 0026 2343     		orrs	r3, r3, r4
 961:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_WriteProtection |
 1492              		.loc 1 961 43 view .LVU568
 1493 0028 8469     		ldr	r4, [r0, #24]
 960:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_CASLatency |
 1494              		.loc 1 960 60 view .LVU569
 1495 002a 2343     		orrs	r3, r3, r4
 962:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 1496              		.loc 1 962 43 view .LVU570
 1497 002c C569     		ldr	r5, [r0, #28]
 961:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_WriteProtection |
 1498              		.loc 1 961 65 view .LVU571
 1499 002e 2B43     		orrs	r3, r3, r5
 963:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1500              		.loc 1 963 43 view .LVU572
 1501 0030 066A     		ldr	r6, [r0, #32]
 962:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 1502              		.loc 1 962 63 view .LVU573
 1503 0032 3343     		orrs	r3, r3, r6
 964:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 1504              		.loc 1 964 43 view .LVU574
 1505 0034 446A     		ldr	r4, [r0, #36]
 963:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1506              		.loc 1 963 59 view .LVU575
 1507 0036 2343     		orrs	r3, r3, r4
 956:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1508              		.loc 1 956 9 view .LVU576
 1509 0038 0B43     		orrs	r3, r3, r1
 1510              	.LVL81:
 965:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 966:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 1511              		.loc 1 966 3 is_stmt 1 view .LVU577
 1512              		.loc 1 966 5 is_stmt 0 view .LVU578
ARM GAS  /tmp/ccZ3zt6S.s 			page 46


 1513 003a 7ABB     		cbnz	r2, .L79
 967:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 968:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 1514              		.loc 1 968 5 is_stmt 1 view .LVU579
 1515              		.loc 1 968 54 is_stmt 0 view .LVU580
 1516 003c 9200     		lsls	r2, r2, #2
 1517 003e 02F12042 		add	r2, r2, #-1610612736
 1518 0042 C2F84031 		str	r3, [r2, #320]
 1519              	.LVL82:
 1520              	.L80:
 969:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 970:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else   /* SDCR2 "don't care" bits configuration */
 971:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 972:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get SDCR register value */
 973:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr3 = FMC_Bank5_6->SDCR[FMC_Bank1_SDRAM];
 974:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 975:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr3 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 977:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 978:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 979:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr3 |= (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 981:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 982:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 983:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 984:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_Bank1_SDRAM] = tmpr3;
 985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 986:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 987:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* SDRAM bank timing register configuration */
 988:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 1521              		.loc 1 988 3 is_stmt 1 view .LVU581
 1522              		.loc 1 988 25 is_stmt 0 view .LVU582
 1523 0046 0368     		ldr	r3, [r0]
 1524              	.LVL83:
 1525              		.loc 1 988 5 view .LVU583
 1526 0048 002B     		cmp	r3, #0
 1527 004a 36D1     		bne	.L81
 989:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 990:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get SDTR register value */
 991:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 = FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank];
 1528              		.loc 1 991 5 is_stmt 1 view .LVU584
 1529              		.loc 1 991 11 is_stmt 0 view .LVU585
 1530 004c 9A1C     		adds	r2, r3, #2
 1531 004e 9200     		lsls	r2, r2, #2
 1532 0050 02F12042 		add	r2, r2, #-1610612736
 1533 0054 D2F84041 		ldr	r4, [r2, #320]
 1534              	.LVL84:
 992:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 993:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
 994:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 1535              		.loc 1 994 5 is_stmt 1 view .LVU586
 1536              		.loc 1 994 11 is_stmt 0 view .LVU587
 1537 0058 04F07044 		and	r4, r4, #-268435456
 1538              	.LVL85:
 995:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 996:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRCD));
 997:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
ARM GAS  /tmp/ccZ3zt6S.s 			page 47


 998:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 |=   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 1539              		.loc 1 998 5 is_stmt 1 view .LVU588
 1540              		.loc 1 998 47 is_stmt 0 view .LVU589
 1541 005c 816A     		ldr	r1, [r0, #40]
 1542              		.loc 1 998 70 view .LVU590
 1543 005e 0B68     		ldr	r3, [r1]
 1544              		.loc 1 998 16 view .LVU591
 1545 0060 013B     		subs	r3, r3, #1
 999:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1546              		.loc 1 999 72 view .LVU592
 1547 0062 4868     		ldr	r0, [r1, #4]
 1548              	.LVL86:
 1549              		.loc 1 999 99 view .LVU593
 1550 0064 0138     		subs	r0, r0, #1
 998:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1551              		.loc 1 998 98 view .LVU594
 1552 0066 43EA0013 		orr	r3, r3, r0, lsl #4
1000:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1553              		.loc 1 1000 72 view .LVU595
 1554 006a 8868     		ldr	r0, [r1, #8]
 1555              		.loc 1 1000 94 view .LVU596
 1556 006c 0138     		subs	r0, r0, #1
 999:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1557              		.loc 1 999 109 view .LVU597
 1558 006e 43EA0023 		orr	r3, r3, r0, lsl #8
1001:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 1
 1559              		.loc 1 1001 72 view .LVU598
 1560 0072 C868     		ldr	r0, [r1, #12]
 1561              		.loc 1 1001 92 view .LVU599
 1562 0074 0138     		subs	r0, r0, #1
1000:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1563              		.loc 1 1000 104 view .LVU600
 1564 0076 43EA0033 		orr	r3, r3, r0, lsl #12
1002:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1565              		.loc 1 1002 72 view .LVU601
 1566 007a 0869     		ldr	r0, [r1, #16]
 1567              		.loc 1 1002 96 view .LVU602
 1568 007c 0138     		subs	r0, r0, #1
1001:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 1
 1569              		.loc 1 1001 103 view .LVU603
 1570 007e 43EA0043 		orr	r3, r3, r0, lsl #16
1003:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 1571              		.loc 1 1003 72 view .LVU604
 1572 0082 4869     		ldr	r0, [r1, #20]
 1573              		.loc 1 1003 86 view .LVU605
 1574 0084 0138     		subs	r0, r0, #1
1002:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1575              		.loc 1 1002 107 view .LVU606
 1576 0086 43EA0053 		orr	r3, r3, r0, lsl #20
1004:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay)-1) << 24);
 1577              		.loc 1 1004 72 view .LVU607
 1578 008a 8969     		ldr	r1, [r1, #24]
 1579              		.loc 1 1004 87 view .LVU608
 1580 008c 0139     		subs	r1, r1, #1
1003:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 1581              		.loc 1 1003 97 view .LVU609
 1582 008e 43EA0163 		orr	r3, r3, r1, lsl #24
ARM GAS  /tmp/ccZ3zt6S.s 			page 48


 998:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1583              		.loc 1 998 11 view .LVU610
 1584 0092 2343     		orrs	r3, r3, r4
 1585              	.LVL87:
1005:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
1006:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 1586              		.loc 1 1006 13 is_stmt 1 view .LVU611
 1587              		.loc 1 1006 62 is_stmt 0 view .LVU612
 1588 0094 C2F84031 		str	r3, [r2, #320]
 1589              	.LVL88:
 1590              	.L78:
1007:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1008:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else   /* SDTR "don't care bits configuration */
1009:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1010:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get SDTR register value */
1011:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 = FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank];
1012:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1013:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
1014:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
1015:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
1016:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRCD));
1017:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 |=   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
1019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
1020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
1021:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
1022:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1023:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get SDTR register value */
1024:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr4 = FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM];
1025:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1026:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
1027:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr4 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
1028:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
1029:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRCD));
1030:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr4 |=   (uint32_t)(((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12
1032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
1033:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
1034:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM] = tmpr4;
1035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
1036:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1037:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1038:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1591              		.loc 1 1038 1 view .LVU613
 1592 0098 70BC     		pop	{r4, r5, r6}
 1593              	.LCFI9:
 1594              		.cfi_remember_state
 1595              		.cfi_restore 6
 1596              		.cfi_restore 5
 1597              		.cfi_restore 4
 1598              		.cfi_def_cfa_offset 0
 1599 009a 7047     		bx	lr
 1600              	.LVL89:
 1601              	.L79:
 1602              	.LCFI10:
 1603              		.cfi_restore_state
 973:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
ARM GAS  /tmp/ccZ3zt6S.s 			page 49


 1604              		.loc 1 973 5 is_stmt 1 view .LVU614
 973:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1605              		.loc 1 973 11 is_stmt 0 view .LVU615
 1606 009c 1B4A     		ldr	r2, .L84
 1607 009e 116C     		ldr	r1, [r2, #64]
 1608              	.LVL90:
 976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 1609              		.loc 1 976 5 is_stmt 1 view .LVU616
 976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 1610              		.loc 1 976 11 is_stmt 0 view .LVU617
 1611 00a0 21F4FF41 		bic	r1, r1, #32640
 1612              	.LVL91:
 976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 1613              		.loc 1 976 11 view .LVU618
 1614 00a4 21F07F01 		bic	r1, r1, #127
 1615              	.LVL92:
 980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1616              		.loc 1 980 5 is_stmt 1 view .LVU619
 980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1617              		.loc 1 980 63 is_stmt 0 view .LVU620
 1618 00a8 3543     		orrs	r5, r5, r6
 981:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 1619              		.loc 1 981 59 view .LVU621
 1620 00aa 2C43     		orrs	r4, r4, r5
 980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1621              		.loc 1 980 11 view .LVU622
 1622 00ac 0C43     		orrs	r4, r4, r1
 1623              	.LVL93:
 984:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 1624              		.loc 1 984 5 is_stmt 1 view .LVU623
 984:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 1625              		.loc 1 984 40 is_stmt 0 view .LVU624
 1626 00ae 1464     		str	r4, [r2, #64]
 985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1627              		.loc 1 985 5 is_stmt 1 view .LVU625
 985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1628              		.loc 1 985 42 is_stmt 0 view .LVU626
 1629 00b0 0168     		ldr	r1, [r0]
 985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1630              		.loc 1 985 54 view .LVU627
 1631 00b2 02EB8102 		add	r2, r2, r1, lsl #2
 1632 00b6 1364     		str	r3, [r2, #64]
 1633 00b8 C5E7     		b	.L80
 1634              	.LVL94:
 1635              	.L81:
1011:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1636              		.loc 1 1011 5 is_stmt 1 view .LVU628
1011:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1637              		.loc 1 1011 11 is_stmt 0 view .LVU629
 1638 00ba 1449     		ldr	r1, .L84
 1639 00bc 0233     		adds	r3, r3, #2
 1640 00be 01EB8303 		add	r3, r1, r3, lsl #2
 1641 00c2 1D6C     		ldr	r5, [r3, #64]
 1642              	.LVL95:
1014:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1643              		.loc 1 1014 5 is_stmt 1 view .LVU630
1014:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
ARM GAS  /tmp/ccZ3zt6S.s 			page 50


 1644              		.loc 1 1014 11 is_stmt 0 view .LVU631
 1645 00c4 05F07045 		and	r5, r5, #-268435456
 1646              	.LVL96:
1018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1647              		.loc 1 1018 5 is_stmt 1 view .LVU632
1018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1648              		.loc 1 1018 47 is_stmt 0 view .LVU633
 1649 00c8 846A     		ldr	r4, [r0, #40]
1018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1650              		.loc 1 1018 70 view .LVU634
 1651 00ca 2368     		ldr	r3, [r4]
1018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1652              		.loc 1 1018 16 view .LVU635
 1653 00cc 5A1E     		subs	r2, r3, #1
1019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1654              		.loc 1 1019 72 view .LVU636
 1655 00ce 6368     		ldr	r3, [r4, #4]
1019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1656              		.loc 1 1019 99 view .LVU637
 1657 00d0 013B     		subs	r3, r3, #1
1018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1658              		.loc 1 1018 98 view .LVU638
 1659 00d2 42EA0312 		orr	r2, r2, r3, lsl #4
1020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1660              		.loc 1 1020 72 view .LVU639
 1661 00d6 A368     		ldr	r3, [r4, #8]
1020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1662              		.loc 1 1020 94 view .LVU640
 1663 00d8 013B     		subs	r3, r3, #1
1019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1664              		.loc 1 1019 109 view .LVU641
 1665 00da 42EA0322 		orr	r2, r2, r3, lsl #8
1021:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 1666              		.loc 1 1021 72 view .LVU642
 1667 00de 2369     		ldr	r3, [r4, #16]
1021:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 1668              		.loc 1 1021 96 view .LVU643
 1669 00e0 013B     		subs	r3, r3, #1
1020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1670              		.loc 1 1020 104 view .LVU644
 1671 00e2 42EA0342 		orr	r2, r2, r3, lsl #16
1018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1672              		.loc 1 1018 11 view .LVU645
 1673 00e6 2A43     		orrs	r2, r2, r5
 1674              	.LVL97:
1024:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1675              		.loc 1 1024 5 is_stmt 1 view .LVU646
1024:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1676              		.loc 1 1024 11 is_stmt 0 view .LVU647
 1677 00e8 8D6C     		ldr	r5, [r1, #72]
 1678              	.LVL98:
1027:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1679              		.loc 1 1027 5 is_stmt 1 view .LVU648
1027:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1680              		.loc 1 1027 11 is_stmt 0 view .LVU649
 1681 00ea 05F07045 		and	r5, r5, #-268435456
 1682              	.LVL99:
ARM GAS  /tmp/ccZ3zt6S.s 			page 51


1031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1683              		.loc 1 1031 5 is_stmt 1 view .LVU650
1031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1684              		.loc 1 1031 71 is_stmt 0 view .LVU651
 1685 00ee E368     		ldr	r3, [r4, #12]
1031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1686              		.loc 1 1031 91 view .LVU652
 1687 00f0 5E1E     		subs	r6, r3, #1
1032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1688              		.loc 1 1032 72 view .LVU653
 1689 00f2 6369     		ldr	r3, [r4, #20]
1032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1690              		.loc 1 1032 86 view .LVU654
 1691 00f4 013B     		subs	r3, r3, #1
1032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1692              		.loc 1 1032 90 view .LVU655
 1693 00f6 1B05     		lsls	r3, r3, #20
1031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1694              		.loc 1 1031 102 view .LVU656
 1695 00f8 43EA0633 		orr	r3, r3, r6, lsl #12
1031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1696              		.loc 1 1031 11 view .LVU657
 1697 00fc 2B43     		orrs	r3, r3, r5
 1698              	.LVL100:
1034:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 1699              		.loc 1 1034 13 is_stmt 1 view .LVU658
1034:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 1700              		.loc 1 1034 48 is_stmt 0 view .LVU659
 1701 00fe 8B64     		str	r3, [r1, #72]
1035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1702              		.loc 1 1035 13 is_stmt 1 view .LVU660
1035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1703              		.loc 1 1035 50 is_stmt 0 view .LVU661
 1704 0100 0368     		ldr	r3, [r0]
 1705              	.LVL101:
1035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1706              		.loc 1 1035 62 view .LVU662
 1707 0102 0233     		adds	r3, r3, #2
 1708 0104 01EB8301 		add	r1, r1, r3, lsl #2
 1709              	.LVL102:
1035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1710              		.loc 1 1035 62 view .LVU663
 1711 0108 0A64     		str	r2, [r1, #64]
 1712              	.LVL103:
 1713              		.loc 1 1038 1 view .LVU664
 1714 010a C5E7     		b	.L78
 1715              	.L85:
 1716              		.align	2
 1717              	.L84:
 1718 010c 000100A0 		.word	-1610612480
 1719              		.cfi_endproc
 1720              	.LFE138:
 1722              		.section	.text.FMC_SDRAMStructInit,"ax",%progbits
 1723              		.align	1
 1724              		.global	FMC_SDRAMStructInit
 1725              		.syntax unified
 1726              		.thumb
ARM GAS  /tmp/ccZ3zt6S.s 			page 52


 1727              		.thumb_func
 1728              		.fpu fpv4-sp-d16
 1730              	FMC_SDRAMStructInit:
 1731              	.LVL104:
 1732              	.LFB139:
1039:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1040:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1041:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_SDRAMInitStruct member with its default value.
1042:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_SDRAMInitStruct: pointer to a FMC_SDRAMInitTypeDef structure 
1043:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be initialized.
1044:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1045:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1046:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMStructInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)  
1047:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {  
 1733              		.loc 1 1047 1 is_stmt 1 view -0
 1734              		.cfi_startproc
 1735              		@ args = 0, pretend = 0, frame = 0
 1736              		@ frame_needed = 0, uses_anonymous_args = 0
 1737              		@ link register save eliminated.
1048:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset SDRAM Init structure parameters values */
1049:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_Bank = FMC_Bank1_SDRAM;
 1738              		.loc 1 1049 3 view .LVU666
 1739              		.loc 1 1049 33 is_stmt 0 view .LVU667
 1740 0000 0022     		movs	r2, #0
 1741 0002 0260     		str	r2, [r0]
1050:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
 1742              		.loc 1 1050 3 is_stmt 1 view .LVU668
 1743              		.loc 1 1050 45 is_stmt 0 view .LVU669
 1744 0004 4260     		str	r2, [r0, #4]
1051:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_RowBitsNumber = FMC_RowBits_Number_11b; 
 1745              		.loc 1 1051 3 is_stmt 1 view .LVU670
 1746              		.loc 1 1051 42 is_stmt 0 view .LVU671
 1747 0006 8260     		str	r2, [r0, #8]
1052:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth = FMC_SDMemory_Width_16b;
 1748              		.loc 1 1052 3 is_stmt 1 view .LVU672
 1749              		.loc 1 1052 46 is_stmt 0 view .LVU673
 1750 0008 1023     		movs	r3, #16
 1751 000a C360     		str	r3, [r0, #12]
1053:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_InternalBankNumber = FMC_InternalBank_Number_4; 
 1752              		.loc 1 1053 3 is_stmt 1 view .LVU674
 1753              		.loc 1 1053 47 is_stmt 0 view .LVU675
 1754 000c 4021     		movs	r1, #64
 1755 000e 0161     		str	r1, [r0, #16]
1054:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_CASLatency = FMC_CAS_Latency_1;  
 1756              		.loc 1 1054 3 is_stmt 1 view .LVU676
 1757              		.loc 1 1054 39 is_stmt 0 view .LVU677
 1758 0010 8021     		movs	r1, #128
 1759 0012 4161     		str	r1, [r0, #20]
1055:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_WriteProtection = FMC_Write_Protection_Enable;
 1760              		.loc 1 1055 3 is_stmt 1 view .LVU678
 1761              		.loc 1 1055 44 is_stmt 0 view .LVU679
 1762 0014 4FF40071 		mov	r1, #512
 1763 0018 8161     		str	r1, [r0, #24]
1056:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDClockPeriod = FMC_SDClock_Disable;
 1764              		.loc 1 1056 3 is_stmt 1 view .LVU680
 1765              		.loc 1 1056 42 is_stmt 0 view .LVU681
 1766 001a C261     		str	r2, [r0, #28]
ARM GAS  /tmp/ccZ3zt6S.s 			page 53


1057:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ReadBurst = FMC_Read_Burst_Disable;
 1767              		.loc 1 1057 3 is_stmt 1 view .LVU682
 1768              		.loc 1 1057 38 is_stmt 0 view .LVU683
 1769 001c 0262     		str	r2, [r0, #32]
1058:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ReadPipeDelay = FMC_ReadPipe_Delay_0; 
 1770              		.loc 1 1058 3 is_stmt 1 view .LVU684
 1771              		.loc 1 1058 42 is_stmt 0 view .LVU685
 1772 001e 4262     		str	r2, [r0, #36]
1059:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
1060:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay = 16;
 1773              		.loc 1 1060 3 is_stmt 1 view .LVU686
 1774              		.loc 1 1060 22 is_stmt 0 view .LVU687
 1775 0020 826A     		ldr	r2, [r0, #40]
 1776              		.loc 1 1060 69 view .LVU688
 1777 0022 1360     		str	r3, [r2]
1061:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay = 16;
 1778              		.loc 1 1061 3 is_stmt 1 view .LVU689
 1779              		.loc 1 1061 22 is_stmt 0 view .LVU690
 1780 0024 826A     		ldr	r2, [r0, #40]
 1781              		.loc 1 1061 72 view .LVU691
 1782 0026 5360     		str	r3, [r2, #4]
1062:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime = 16;
 1783              		.loc 1 1062 3 is_stmt 1 view .LVU692
 1784              		.loc 1 1062 22 is_stmt 0 view .LVU693
 1785 0028 826A     		ldr	r2, [r0, #40]
 1786              		.loc 1 1062 67 view .LVU694
 1787 002a 9360     		str	r3, [r2, #8]
1063:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay = 16;
 1788              		.loc 1 1063 3 is_stmt 1 view .LVU695
 1789              		.loc 1 1063 22 is_stmt 0 view .LVU696
 1790 002c 826A     		ldr	r2, [r0, #40]
 1791              		.loc 1 1063 65 view .LVU697
 1792 002e D360     		str	r3, [r2, #12]
1064:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime = 16;
 1793              		.loc 1 1064 3 is_stmt 1 view .LVU698
 1794              		.loc 1 1064 22 is_stmt 0 view .LVU699
 1795 0030 826A     		ldr	r2, [r0, #40]
 1796              		.loc 1 1064 69 view .LVU700
 1797 0032 1361     		str	r3, [r2, #16]
1065:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay = 16;
 1798              		.loc 1 1065 3 is_stmt 1 view .LVU701
 1799              		.loc 1 1065 22 is_stmt 0 view .LVU702
 1800 0034 826A     		ldr	r2, [r0, #40]
 1801              		.loc 1 1065 59 view .LVU703
 1802 0036 5361     		str	r3, [r2, #20]
1066:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay = 16;
 1803              		.loc 1 1066 3 is_stmt 1 view .LVU704
 1804              		.loc 1 1066 22 is_stmt 0 view .LVU705
 1805 0038 826A     		ldr	r2, [r0, #40]
 1806              		.loc 1 1066 60 view .LVU706
 1807 003a 9361     		str	r3, [r2, #24]
1067:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1068:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1808              		.loc 1 1068 1 view .LVU707
 1809 003c 7047     		bx	lr
 1810              		.cfi_endproc
 1811              	.LFE139:
ARM GAS  /tmp/ccZ3zt6S.s 			page 54


 1813              		.section	.text.FMC_SDRAMCmdConfig,"ax",%progbits
 1814              		.align	1
 1815              		.global	FMC_SDRAMCmdConfig
 1816              		.syntax unified
 1817              		.thumb
 1818              		.thumb_func
 1819              		.fpu fpv4-sp-d16
 1821              	FMC_SDRAMCmdConfig:
 1822              	.LVL105:
 1823              	.LFB140:
1069:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1070:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1071:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Configures the SDRAM memory command issued when the device is accessed.   
1072:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_SDRAMCommandStruct: pointer to a FMC_SDRAMCommandTypeDef structure 
1073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be configured.
1074:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1075:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1076:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMCmdConfig(FMC_SDRAMCommandTypeDef* FMC_SDRAMCommandStruct)
1077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1824              		.loc 1 1077 1 is_stmt 1 view -0
 1825              		.cfi_startproc
 1826              		@ args = 0, pretend = 0, frame = 0
 1827              		@ frame_needed = 0, uses_anonymous_args = 0
 1828              		@ link register save eliminated.
1078:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr = 0x0;
 1829              		.loc 1 1078 3 view .LVU709
1079:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* check parameters */
1081:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(FMC_SDRAMCommandStruct->FMC_CommandMode));
 1830              		.loc 1 1081 3 view .LVU710
1082:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(FMC_SDRAMCommandStruct->FMC_CommandTarget));
 1831              		.loc 1 1082 3 view .LVU711
1083:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber));
 1832              		.loc 1 1083 3 view .LVU712
1084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition));
 1833              		.loc 1 1084 3 view .LVU713
1085:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1086:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 1834              		.loc 1 1086 3 view .LVU714
 1835              		.loc 1 1086 45 is_stmt 0 view .LVU715
 1836 0000 0368     		ldr	r3, [r0]
1087:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 1837              		.loc 1 1087 45 view .LVU716
 1838 0002 4268     		ldr	r2, [r0, #4]
1086:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 1839              		.loc 1 1086 63 view .LVU717
 1840 0004 1343     		orrs	r3, r3, r2
1088:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (((FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber)-1)<<5) |
 1841              		.loc 1 1088 47 view .LVU718
 1842 0006 8268     		ldr	r2, [r0, #8]
 1843              		.loc 1 1088 71 view .LVU719
 1844 0008 013A     		subs	r2, r2, #1
1087:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 1845              		.loc 1 1087 65 view .LVU720
 1846 000a 43EA4213 		orr	r3, r3, r2, lsl #5
1089:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      ((FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition)<<9));
 1847              		.loc 1 1089 46 view .LVU721
ARM GAS  /tmp/ccZ3zt6S.s 			page 55


 1848 000e C268     		ldr	r2, [r0, #12]
1086:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 1849              		.loc 1 1086 8 view .LVU722
 1850 0010 43EA4223 		orr	r3, r3, r2, lsl #9
 1851              	.LVL106:
1090:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1091:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR = tmpr;
 1852              		.loc 1 1091 3 is_stmt 1 view .LVU723
 1853              		.loc 1 1091 22 is_stmt 0 view .LVU724
 1854 0014 014A     		ldr	r2, .L88
 1855 0016 1365     		str	r3, [r2, #80]
1092:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1093:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1856              		.loc 1 1093 1 view .LVU725
 1857 0018 7047     		bx	lr
 1858              	.L89:
 1859 001a 00BF     		.align	2
 1860              	.L88:
 1861 001c 000100A0 		.word	-1610612480
 1862              		.cfi_endproc
 1863              	.LFE140:
 1865              		.section	.text.FMC_GetModeStatus,"ax",%progbits
 1866              		.align	1
 1867              		.global	FMC_GetModeStatus
 1868              		.syntax unified
 1869              		.thumb
 1870              		.thumb_func
 1871              		.fpu fpv4-sp-d16
 1873              	FMC_GetModeStatus:
 1874              	.LVL107:
 1875              	.LFB141:
1094:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1095:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1096:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1097:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1098:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  SDRAM_Bank: Defines the FMC SDRAM bank. This parameter can be 
1099:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. 
1100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The FMC SDRAM bank mode status         
1101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** uint32_t FMC_GetModeStatus(uint32_t SDRAM_Bank)
1103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1876              		.loc 1 1103 1 is_stmt 1 view -0
 1877              		.cfi_startproc
 1878              		@ args = 0, pretend = 0, frame = 0
 1879              		@ frame_needed = 0, uses_anonymous_args = 0
 1880              		@ link register save eliminated.
1104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpreg = 0;
 1881              		.loc 1 1104 3 view .LVU727
1105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
1107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(SDRAM_Bank));
 1882              		.loc 1 1107 3 view .LVU728
1108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get the busy flag status */
1110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(SDRAM_Bank == FMC_Bank1_SDRAM)
 1883              		.loc 1 1110 3 view .LVU729
 1884              		.loc 1 1110 5 is_stmt 0 view .LVU730
ARM GAS  /tmp/ccZ3zt6S.s 			page 56


 1885 0000 20B9     		cbnz	r0, .L91
1111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpreg = (uint32_t)(FMC_Bank5_6->SDSR & FMC_SDSR_MODES1); 
 1886              		.loc 1 1112 5 is_stmt 1 view .LVU731
 1887              		.loc 1 1112 36 is_stmt 0 view .LVU732
 1888 0002 054B     		ldr	r3, .L93
 1889 0004 986D     		ldr	r0, [r3, #88]
 1890              	.LVL108:
 1891              		.loc 1 1112 12 view .LVU733
 1892 0006 00F00600 		and	r0, r0, #6
 1893              	.LVL109:
 1894              		.loc 1 1112 12 view .LVU734
 1895 000a 7047     		bx	lr
 1896              	.LVL110:
 1897              	.L91:
1113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpreg = ((uint32_t)(FMC_Bank5_6->SDSR & FMC_SDSR_MODES2) >> 2);
 1898              		.loc 1 1116 5 is_stmt 1 view .LVU735
 1899              		.loc 1 1116 37 is_stmt 0 view .LVU736
 1900 000c 024B     		ldr	r3, .L93
 1901 000e 986D     		ldr	r0, [r3, #88]
 1902              	.LVL111:
 1903              		.loc 1 1116 63 view .LVU737
 1904 0010 8008     		lsrs	r0, r0, #2
 1905              		.loc 1 1116 12 view .LVU738
 1906 0012 00F00600 		and	r0, r0, #6
 1907              	.LVL112:
1117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Return the mode status */
1120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return tmpreg;
 1908              		.loc 1 1120 3 is_stmt 1 view .LVU739
1121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1909              		.loc 1 1121 1 is_stmt 0 view .LVU740
 1910 0016 7047     		bx	lr
 1911              	.L94:
 1912              		.align	2
 1913              	.L93:
 1914 0018 000100A0 		.word	-1610612480
 1915              		.cfi_endproc
 1916              	.LFE141:
 1918              		.section	.text.FMC_SetRefreshCount,"ax",%progbits
 1919              		.align	1
 1920              		.global	FMC_SetRefreshCount
 1921              		.syntax unified
 1922              		.thumb
 1923              		.thumb_func
 1924              		.fpu fpv4-sp-d16
 1926              	FMC_SetRefreshCount:
 1927              	.LVL113:
 1928              	.LFB142:
1122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  defines the SDRAM Memory Refresh rate.
1125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Count: specifies the Refresh timer count.       
ARM GAS  /tmp/ccZ3zt6S.s 			page 57


1126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SetRefreshCount(uint32_t FMC_Count)
1129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1929              		.loc 1 1129 1 is_stmt 1 view -0
 1930              		.cfi_startproc
 1931              		@ args = 0, pretend = 0, frame = 0
 1932              		@ frame_needed = 0, uses_anonymous_args = 0
 1933              		@ link register save eliminated.
1130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* check the parameters */
1131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_REFRESH_COUNT(FMC_Count));
 1934              		.loc 1 1131 3 view .LVU742
1132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDRTR |= (FMC_Count<<1);
 1935              		.loc 1 1133 3 view .LVU743
 1936              		.loc 1 1133 22 is_stmt 0 view .LVU744
 1937 0000 024A     		ldr	r2, .L96
 1938 0002 536D     		ldr	r3, [r2, #84]
 1939 0004 43EA4003 		orr	r3, r3, r0, lsl #1
 1940 0008 5365     		str	r3, [r2, #84]
1134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
1135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1941              		.loc 1 1135 1 view .LVU745
 1942 000a 7047     		bx	lr
 1943              	.L97:
 1944              		.align	2
 1945              	.L96:
 1946 000c 000100A0 		.word	-1610612480
 1947              		.cfi_endproc
 1948              	.LFE142:
 1950              		.section	.text.FMC_SetAutoRefresh_Number,"ax",%progbits
 1951              		.align	1
 1952              		.global	FMC_SetAutoRefresh_Number
 1953              		.syntax unified
 1954              		.thumb
 1955              		.thumb_func
 1956              		.fpu fpv4-sp-d16
 1958              	FMC_SetAutoRefresh_Number:
 1959              	.LVL114:
 1960              	.LFB143:
1136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Sets the Number of consecutive SDRAM Memory auto Refresh commands.
1139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Number: specifies the auto Refresh number.       
1140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SetAutoRefresh_Number(uint32_t FMC_Number)
1143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1961              		.loc 1 1143 1 is_stmt 1 view -0
 1962              		.cfi_startproc
 1963              		@ args = 0, pretend = 0, frame = 0
 1964              		@ frame_needed = 0, uses_anonymous_args = 0
 1965              		@ link register save eliminated.
1144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* check the parameters */
1145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(FMC_Number));
 1966              		.loc 1 1145 3 view .LVU747
1146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
ARM GAS  /tmp/ccZ3zt6S.s 			page 58


1147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR |= (FMC_Number << 5);   
 1967              		.loc 1 1147 3 view .LVU748
 1968              		.loc 1 1147 22 is_stmt 0 view .LVU749
 1969 0000 024A     		ldr	r2, .L99
 1970 0002 136D     		ldr	r3, [r2, #80]
 1971 0004 43EA4013 		orr	r3, r3, r0, lsl #5
 1972 0008 1365     		str	r3, [r2, #80]
1148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1973              		.loc 1 1148 1 view .LVU750
 1974 000a 7047     		bx	lr
 1975              	.L100:
 1976              		.align	2
 1977              	.L99:
 1978 000c 000100A0 		.word	-1610612480
 1979              		.cfi_endproc
 1980              	.LFE143:
 1982              		.section	.text.FMC_SDRAMWriteProtectionConfig,"ax",%progbits
 1983              		.align	1
 1984              		.global	FMC_SDRAMWriteProtectionConfig
 1985              		.syntax unified
 1986              		.thumb
 1987              		.thumb_func
 1988              		.fpu fpv4-sp-d16
 1990              	FMC_SDRAMWriteProtectionConfig:
 1991              	.LVL115:
 1992              	.LFB144:
1149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables write protection to the specified FMC SDRAM Bank.
1152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  SDRAM_Bank: Defines the FMC SDRAM bank. This parameter can be 
1153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM.   
1154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the write protection flag.
1155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
1156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMWriteProtectionConfig(uint32_t SDRAM_Bank, FunctionalState NewState)
1159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1993              		.loc 1 1159 1 is_stmt 1 view -0
 1994              		.cfi_startproc
 1995              		@ args = 0, pretend = 0, frame = 0
 1996              		@ frame_needed = 0, uses_anonymous_args = 0
 1997              		@ link register save eliminated.
1160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
1161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1998              		.loc 1 1161 3 view .LVU752
1162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(SDRAM_Bank));
 1999              		.loc 1 1162 3 view .LVU753
1163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 2000              		.loc 1 1164 3 view .LVU754
 2001              		.loc 1 1164 6 is_stmt 0 view .LVU755
 2002 0000 49B1     		cbz	r1, .L102
1165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[SDRAM_Bank] |= FMC_Write_Protection_Enable;    
 2003              		.loc 1 1166 5 is_stmt 1 view .LVU756
 2004              		.loc 1 1166 35 is_stmt 0 view .LVU757
 2005 0002 8000     		lsls	r0, r0, #2
ARM GAS  /tmp/ccZ3zt6S.s 			page 59


 2006              	.LVL116:
 2007              		.loc 1 1166 35 view .LVU758
 2008 0004 00F12040 		add	r0, r0, #-1610612736
 2009 0008 D0F84031 		ldr	r3, [r0, #320]
 2010 000c 43F40073 		orr	r3, r3, #512
 2011 0010 C0F84031 		str	r3, [r0, #320]
 2012 0014 7047     		bx	lr
 2013              	.LVL117:
 2014              	.L102:
1167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1168:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1169:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1170:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[SDRAM_Bank] &= SDCR_WriteProtection_RESET;
 2015              		.loc 1 1170 5 is_stmt 1 view .LVU759
 2016              		.loc 1 1170 35 is_stmt 0 view .LVU760
 2017 0016 8000     		lsls	r0, r0, #2
 2018              	.LVL118:
 2019              		.loc 1 1170 35 view .LVU761
 2020 0018 00F12040 		add	r0, r0, #-1610612736
 2021 001c D0F84031 		ldr	r3, [r0, #320]
 2022 0020 23F40073 		bic	r3, r3, #512
 2023 0024 5B04     		lsls	r3, r3, #17
 2024 0026 5B0C     		lsrs	r3, r3, #17
 2025 0028 C0F84031 		str	r3, [r0, #320]
1171:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
1172:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1173:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2026              		.loc 1 1173 1 view .LVU762
 2027 002c 7047     		bx	lr
 2028              		.cfi_endproc
 2029              	.LFE144:
 2031              		.section	.text.FMC_ITConfig,"ax",%progbits
 2032              		.align	1
 2033              		.global	FMC_ITConfig
 2034              		.syntax unified
 2035              		.thumb
 2036              		.thumb_func
 2037              		.fpu fpv4-sp-d16
 2039              	FMC_ITConfig:
 2040              	.LVL119:
 2041              	.LFB145:
1174:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1175:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1176:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
1177:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1178:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1179:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group5  Interrupts and flags management functions
1180:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    Interrupts and flags management functions
1181:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
1182:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
1183:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
1184:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              ##### Interrupts and flags management functions #####
1185:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
1186:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1187:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
1188:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
1189:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
ARM GAS  /tmp/ccZ3zt6S.s 			page 60


1190:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1191:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1192:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the specified FMC interrupts.
1193:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1194:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1195:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1196:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1197:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1198:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1199:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM   
1200:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_IT: specifies the FMC interrupt sources to be enabled or disabled.
1201:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be any combination of the following values:
1202:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_RisingEdge: Rising edge detection interrupt. 
1203:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Level: Level edge detection interrupt.
1204:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_FallingEdge: Falling edge detection interrupt.
1205:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Refresh: Refresh error detection interrupt.  
1206:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the specified FMC interrupts.
1207:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
1208:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1209:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1210:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_ITConfig(uint32_t FMC_Bank, uint32_t FMC_IT, FunctionalState NewState)
1211:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2042              		.loc 1 1211 1 is_stmt 1 view -0
 2043              		.cfi_startproc
 2044              		@ args = 0, pretend = 0, frame = 0
 2045              		@ frame_needed = 0, uses_anonymous_args = 0
 2046              		@ link register save eliminated.
1212:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT_BANK(FMC_Bank));
 2047              		.loc 1 1212 3 view .LVU764
1213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT(FMC_IT));	
 2048              		.loc 1 1213 3 view .LVU765
1214:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2049              		.loc 1 1214 3 view .LVU766
1215:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1216:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 2050              		.loc 1 1216 3 view .LVU767
 2051              		.loc 1 1216 6 is_stmt 0 view .LVU768
 2052 0000 12B3     		cbz	r2, .L105
1217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1218:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank2 interrupts */
1219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 2053              		.loc 1 1219 5 is_stmt 1 view .LVU769
 2054              		.loc 1 1219 7 is_stmt 0 view .LVU770
 2055 0002 1028     		cmp	r0, #16
 2056 0004 0AD0     		beq	.L113
1220:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->SR2 |= FMC_IT;
1222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank3 interrupts */
1224:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if (FMC_Bank == FMC_Bank3_NAND)
 2057              		.loc 1 1224 10 is_stmt 1 view .LVU771
 2058              		.loc 1 1224 13 is_stmt 0 view .LVU772
 2059 0006 B0F5807F 		cmp	r0, #256
 2060 000a 0DD0     		beq	.L114
1225:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->SR3 |= FMC_IT;
1227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
ARM GAS  /tmp/ccZ3zt6S.s 			page 61


1228:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank4 interrupts */
1229:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if (FMC_Bank == FMC_Bank4_PCCARD)
 2061              		.loc 1 1229 10 is_stmt 1 view .LVU773
 2062              		.loc 1 1229 13 is_stmt 0 view .LVU774
 2063 000c B0F5805F 		cmp	r0, #4096
 2064 0010 12D0     		beq	.L115
1230:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank4->SR4 |= FMC_IT;    
1232:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1233:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank5_6 interrupt */
1234:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
1235:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1236:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       /* Enables the interrupt if the refresh error flag is set */
1237:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank5_6->SDRTR |= FMC_IT; 
 2065              		.loc 1 1237 7 is_stmt 1 view .LVU775
 2066              		.loc 1 1237 26 is_stmt 0 view .LVU776
 2067 0012 214A     		ldr	r2, .L119
 2068              	.LVL120:
 2069              		.loc 1 1237 26 view .LVU777
 2070 0014 536D     		ldr	r3, [r2, #84]
 2071 0016 1943     		orrs	r1, r1, r3
 2072              	.LVL121:
 2073              		.loc 1 1237 26 view .LVU778
 2074 0018 5165     		str	r1, [r2, #84]
 2075 001a 7047     		bx	lr
 2076              	.LVL122:
 2077              	.L113:
1221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2078              		.loc 1 1221 7 is_stmt 1 view .LVU779
1221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2079              		.loc 1 1221 22 is_stmt 0 view .LVU780
 2080 001c 4FF02042 		mov	r2, #-1610612736
 2081              	.LVL123:
1221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2082              		.loc 1 1221 22 view .LVU781
 2083 0020 536E     		ldr	r3, [r2, #100]
 2084 0022 1943     		orrs	r1, r1, r3
 2085              	.LVL124:
1221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2086              		.loc 1 1221 22 view .LVU782
 2087 0024 5166     		str	r1, [r2, #100]
 2088 0026 7047     		bx	lr
 2089              	.LVL125:
 2090              	.L114:
1226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2091              		.loc 1 1226 7 is_stmt 1 view .LVU783
1226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2092              		.loc 1 1226 22 is_stmt 0 view .LVU784
 2093 0028 4FF02042 		mov	r2, #-1610612736
 2094              	.LVL126:
1226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2095              		.loc 1 1226 22 view .LVU785
 2096 002c D2F88430 		ldr	r3, [r2, #132]
 2097 0030 1943     		orrs	r1, r1, r3
 2098              	.LVL127:
1226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2099              		.loc 1 1226 22 view .LVU786
ARM GAS  /tmp/ccZ3zt6S.s 			page 62


 2100 0032 C2F88410 		str	r1, [r2, #132]
 2101 0036 7047     		bx	lr
 2102              	.LVL128:
 2103              	.L115:
1231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2104              		.loc 1 1231 7 is_stmt 1 view .LVU787
1231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2105              		.loc 1 1231 22 is_stmt 0 view .LVU788
 2106 0038 4FF02042 		mov	r2, #-1610612736
 2107              	.LVL129:
1231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2108              		.loc 1 1231 22 view .LVU789
 2109 003c D2F8A430 		ldr	r3, [r2, #164]
 2110 0040 1943     		orrs	r1, r1, r3
 2111              	.LVL130:
1231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2112              		.loc 1 1231 22 view .LVU790
 2113 0042 C2F8A410 		str	r1, [r2, #164]
 2114 0046 7047     		bx	lr
 2115              	.LVL131:
 2116              	.L105:
1238:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1239:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1240:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1241:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1242:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank2 interrupts */
1243:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 2117              		.loc 1 1243 5 is_stmt 1 view .LVU791
 2118              		.loc 1 1243 7 is_stmt 0 view .LVU792
 2119 0048 1028     		cmp	r0, #16
 2120 004a 0BD0     		beq	.L116
1244:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1245:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
1246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->SR2 &= (uint32_t)~FMC_IT;
1247:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1248:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank3 interrupts */
1249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if (FMC_Bank == FMC_Bank3_NAND)
 2121              		.loc 1 1249 10 is_stmt 1 view .LVU793
 2122              		.loc 1 1249 13 is_stmt 0 view .LVU794
 2123 004c B0F5807F 		cmp	r0, #256
 2124 0050 0FD0     		beq	.L117
1250:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->SR3 &= (uint32_t)~FMC_IT;
1252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank4 interrupts */
1254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if(FMC_Bank == FMC_Bank4_PCCARD)
 2125              		.loc 1 1254 10 is_stmt 1 view .LVU795
 2126              		.loc 1 1254 12 is_stmt 0 view .LVU796
 2127 0052 B0F5805F 		cmp	r0, #4096
 2128 0056 15D0     		beq	.L118
1255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank4->SR4 &= (uint32_t)~FMC_IT;    
1257:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank5_6 interrupt */
1259:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
1260:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1261:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       /* Disables the interrupt if the refresh error flag is not set */
ARM GAS  /tmp/ccZ3zt6S.s 			page 63


1262:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank5_6->SDRTR &= (uint32_t)~FMC_IT; 
 2129              		.loc 1 1262 7 is_stmt 1 view .LVU797
 2130              		.loc 1 1262 26 is_stmt 0 view .LVU798
 2131 0058 0F4A     		ldr	r2, .L119
 2132              	.LVL132:
 2133              		.loc 1 1262 26 view .LVU799
 2134 005a 536D     		ldr	r3, [r2, #84]
 2135 005c 23EA0101 		bic	r1, r3, r1
 2136              	.LVL133:
 2137              		.loc 1 1262 26 view .LVU800
 2138 0060 5165     		str	r1, [r2, #84]
1263:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1264:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1265:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2139              		.loc 1 1265 1 view .LVU801
 2140 0062 7047     		bx	lr
 2141              	.LVL134:
 2142              	.L116:
1246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2143              		.loc 1 1246 7 is_stmt 1 view .LVU802
1246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2144              		.loc 1 1246 22 is_stmt 0 view .LVU803
 2145 0064 4FF02042 		mov	r2, #-1610612736
 2146              	.LVL135:
1246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2147              		.loc 1 1246 22 view .LVU804
 2148 0068 536E     		ldr	r3, [r2, #100]
 2149 006a 23EA0101 		bic	r1, r3, r1
 2150              	.LVL136:
1246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2151              		.loc 1 1246 22 view .LVU805
 2152 006e 5166     		str	r1, [r2, #100]
 2153 0070 7047     		bx	lr
 2154              	.LVL137:
 2155              	.L117:
1251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2156              		.loc 1 1251 7 is_stmt 1 view .LVU806
1251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2157              		.loc 1 1251 22 is_stmt 0 view .LVU807
 2158 0072 4FF02042 		mov	r2, #-1610612736
 2159              	.LVL138:
1251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2160              		.loc 1 1251 22 view .LVU808
 2161 0076 D2F88430 		ldr	r3, [r2, #132]
 2162 007a 23EA0101 		bic	r1, r3, r1
 2163              	.LVL139:
1251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2164              		.loc 1 1251 22 view .LVU809
 2165 007e C2F88410 		str	r1, [r2, #132]
 2166 0082 7047     		bx	lr
 2167              	.LVL140:
 2168              	.L118:
1256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2169              		.loc 1 1256 7 is_stmt 1 view .LVU810
1256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2170              		.loc 1 1256 22 is_stmt 0 view .LVU811
 2171 0084 4FF02042 		mov	r2, #-1610612736
ARM GAS  /tmp/ccZ3zt6S.s 			page 64


 2172              	.LVL141:
1256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2173              		.loc 1 1256 22 view .LVU812
 2174 0088 D2F8A430 		ldr	r3, [r2, #164]
 2175 008c 23EA0101 		bic	r1, r3, r1
 2176              	.LVL142:
1256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2177              		.loc 1 1256 22 view .LVU813
 2178 0090 C2F8A410 		str	r1, [r2, #164]
 2179 0094 7047     		bx	lr
 2180              	.L120:
 2181 0096 00BF     		.align	2
 2182              	.L119:
 2183 0098 000100A0 		.word	-1610612480
 2184              		.cfi_endproc
 2185              	.LFE145:
 2187              		.section	.text.FMC_GetFlagStatus,"ax",%progbits
 2188              		.align	1
 2189              		.global	FMC_GetFlagStatus
 2190              		.syntax unified
 2191              		.thumb
 2192              		.thumb_func
 2193              		.fpu fpv4-sp-d16
 2195              	FMC_GetFlagStatus:
 2196              	.LVL143:
 2197              	.LFB146:
1266:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1267:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1268:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Checks whether the specified FMC flag is set or not.
1269:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1270:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1271:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1272:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1273:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1274:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1275:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM 
1276:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM | FMC_Bank2_SDRAM: FMC Bank1 or Bank2 SDRAM    
1277:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_FLAG: specifies the flag to check.
1278:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1279:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_RisingEdge: Rising edge detection Flag.
1280:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Level: Level detection Flag.
1281:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_FallingEdge: Falling edge detection Flag.
1282:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_FEMPT: Fifo empty Flag.
1283:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Refresh: Refresh error Flag.
1284:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Busy: Busy status Flag.     
1285:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The new state of FMC_FLAG (SET or RESET).
1286:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1287:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank, uint32_t FMC_FLAG)
1288:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2198              		.loc 1 1288 1 is_stmt 1 view -0
 2199              		.cfi_startproc
 2200              		@ args = 0, pretend = 0, frame = 0
 2201              		@ frame_needed = 0, uses_anonymous_args = 0
 2202              		@ link register save eliminated.
1289:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FlagStatus bitstatus = RESET;
 2203              		.loc 1 1289 3 view .LVU815
1290:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpsr = 0x00000000;
ARM GAS  /tmp/ccZ3zt6S.s 			page 65


 2204              		.loc 1 1290 3 view .LVU816
1291:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1292:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
1293:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GETFLAG_BANK(FMC_Bank));
 2205              		.loc 1 1293 3 view .LVU817
1294:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GET_FLAG(FMC_FLAG));
 2206              		.loc 1 1294 3 view .LVU818
1295:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1296:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 2207              		.loc 1 1296 3 view .LVU819
 2208              		.loc 1 1296 5 is_stmt 0 view .LVU820
 2209 0000 1028     		cmp	r0, #16
 2210 0002 08D0     		beq	.L128
1297:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank2->SR2;
1299:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1300:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 2211              		.loc 1 1300 8 is_stmt 1 view .LVU821
 2212              		.loc 1 1300 10 is_stmt 0 view .LVU822
 2213 0004 B0F5807F 		cmp	r0, #256
 2214 0008 0DD0     		beq	.L129
1301:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank3->SR3;
1303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1304:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 2215              		.loc 1 1304 8 is_stmt 1 view .LVU823
 2216              		.loc 1 1304 10 is_stmt 0 view .LVU824
 2217 000a B0F5805F 		cmp	r0, #4096
 2218 000e 0FD0     		beq	.L130
1305:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank4->SR4;
1307:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1308:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else 
1309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank5_6->SDSR;
 2219              		.loc 1 1310 5 is_stmt 1 view .LVU825
 2220              		.loc 1 1310 11 is_stmt 0 view .LVU826
 2221 0010 0B4B     		ldr	r3, .L131
 2222 0012 9B6D     		ldr	r3, [r3, #88]
 2223              	.LVL144:
 2224              		.loc 1 1310 11 view .LVU827
 2225 0014 02E0     		b	.L123
 2226              	.LVL145:
 2227              	.L128:
1298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2228              		.loc 1 1298 5 is_stmt 1 view .LVU828
1298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2229              		.loc 1 1298 11 is_stmt 0 view .LVU829
 2230 0016 4FF02043 		mov	r3, #-1610612736
 2231 001a 5B6E     		ldr	r3, [r3, #100]
 2232              	.LVL146:
 2233              	.L123:
1311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1312:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get the flag status */
1314:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if ((tmpsr & FMC_FLAG) != FMC_FLAG )
 2234              		.loc 1 1314 3 is_stmt 1 view .LVU830
ARM GAS  /tmp/ccZ3zt6S.s 			page 66


 2235              		.loc 1 1314 6 is_stmt 0 view .LVU831
 2236 001c 31EA0303 		bics	r3, r1, r3
 2237              	.LVL147:
 2238              		.loc 1 1314 6 view .LVU832
 2239 0020 0BD0     		beq	.L127
1315:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = RESET;
 2240              		.loc 1 1316 15 view .LVU833
 2241 0022 0020     		movs	r0, #0
 2242              	.LVL148:
 2243              		.loc 1 1316 15 view .LVU834
 2244 0024 7047     		bx	lr
 2245              	.LVL149:
 2246              	.L129:
1302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2247              		.loc 1 1302 5 is_stmt 1 view .LVU835
1302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2248              		.loc 1 1302 11 is_stmt 0 view .LVU836
 2249 0026 4FF02043 		mov	r3, #-1610612736
 2250 002a D3F88430 		ldr	r3, [r3, #132]
 2251              	.LVL150:
1302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2252              		.loc 1 1302 11 view .LVU837
 2253 002e F5E7     		b	.L123
 2254              	.LVL151:
 2255              	.L130:
1306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2256              		.loc 1 1306 5 is_stmt 1 view .LVU838
1306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2257              		.loc 1 1306 11 is_stmt 0 view .LVU839
 2258 0030 4FF02043 		mov	r3, #-1610612736
 2259 0034 D3F8A430 		ldr	r3, [r3, #164]
 2260              	.LVL152:
1306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2261              		.loc 1 1306 11 view .LVU840
 2262 0038 F0E7     		b	.L123
 2263              	.LVL153:
 2264              	.L127:
1317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1319:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = SET;
 2265              		.loc 1 1320 15 view .LVU841
 2266 003a 0120     		movs	r0, #1
 2267              	.LVL154:
1321:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Return the flag status */
1323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return bitstatus;
 2268              		.loc 1 1323 3 is_stmt 1 view .LVU842
1324:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2269              		.loc 1 1324 1 is_stmt 0 view .LVU843
 2270 003c 7047     		bx	lr
 2271              	.L132:
 2272 003e 00BF     		.align	2
 2273              	.L131:
 2274 0040 000100A0 		.word	-1610612480
 2275              		.cfi_endproc
ARM GAS  /tmp/ccZ3zt6S.s 			page 67


 2276              	.LFE146:
 2278              		.section	.text.FMC_ClearFlag,"ax",%progbits
 2279              		.align	1
 2280              		.global	FMC_ClearFlag
 2281              		.syntax unified
 2282              		.thumb
 2283              		.thumb_func
 2284              		.fpu fpv4-sp-d16
 2286              	FMC_ClearFlag:
 2287              	.LVL155:
 2288              	.LFB147:
1325:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1327:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Clears the FMC's pending flags.
1328:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1329:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1330:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1331:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1332:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM  
1335:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_FLAG: specifies the flag to clear.
1336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be any combination of the following values:
1337:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_RisingEdge: Rising edge detection Flag.
1338:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Level: Level detection Flag.
1339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_FallingEdge: Falling edge detection Flag.
1340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Refresh: Refresh error Flag.  
1341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1342:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_ClearFlag(uint32_t FMC_Bank, uint32_t FMC_FLAG)
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2289              		.loc 1 1344 1 is_stmt 1 view -0
 2290              		.cfi_startproc
 2291              		@ args = 0, pretend = 0, frame = 0
 2292              		@ frame_needed = 0, uses_anonymous_args = 0
 2293              		@ link register save eliminated.
1345:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  /* Check the parameters */
1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GETFLAG_BANK(FMC_Bank));
 2294              		.loc 1 1346 3 view .LVU845
1347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CLEAR_FLAG(FMC_FLAG)) ;
 2295              		.loc 1 1347 3 view .LVU846
1348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1349:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 2296              		.loc 1 1349 3 view .LVU847
 2297              		.loc 1 1349 5 is_stmt 0 view .LVU848
 2298 0000 1028     		cmp	r0, #16
 2299 0002 0BD0     		beq	.L138
1350:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 &= (~FMC_FLAG); 
1352:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1353:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 2300              		.loc 1 1353 8 is_stmt 1 view .LVU849
 2301              		.loc 1 1353 10 is_stmt 0 view .LVU850
 2302 0004 B0F5807F 		cmp	r0, #256
 2303 0008 0FD0     		beq	.L139
1354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 &= (~FMC_FLAG);
ARM GAS  /tmp/ccZ3zt6S.s 			page 68


1356:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1357:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 2304              		.loc 1 1357 8 is_stmt 1 view .LVU851
 2305              		.loc 1 1357 10 is_stmt 0 view .LVU852
 2306 000a B0F5805F 		cmp	r0, #4096
 2307 000e 15D0     		beq	.L140
1358:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->SR4 &= (~FMC_FLAG);
1360:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1361:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank5_6 SDRAM*/
1362:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDRTR &= (~FMC_FLAG);
 2308              		.loc 1 1364 5 is_stmt 1 view .LVU853
 2309              		.loc 1 1364 24 is_stmt 0 view .LVU854
 2310 0010 0F4A     		ldr	r2, .L141
 2311 0012 536D     		ldr	r3, [r2, #84]
 2312 0014 23EA0101 		bic	r1, r3, r1
 2313              	.LVL156:
 2314              		.loc 1 1364 24 view .LVU855
 2315 0018 5165     		str	r1, [r2, #84]
1365:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1367:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2316              		.loc 1 1367 1 view .LVU856
 2317 001a 7047     		bx	lr
 2318              	.LVL157:
 2319              	.L138:
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2320              		.loc 1 1351 5 is_stmt 1 view .LVU857
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2321              		.loc 1 1351 20 is_stmt 0 view .LVU858
 2322 001c 4FF02042 		mov	r2, #-1610612736
 2323 0020 536E     		ldr	r3, [r2, #100]
 2324 0022 23EA0101 		bic	r1, r3, r1
 2325              	.LVL158:
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2326              		.loc 1 1351 20 view .LVU859
 2327 0026 5166     		str	r1, [r2, #100]
 2328 0028 7047     		bx	lr
 2329              	.LVL159:
 2330              	.L139:
1355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2331              		.loc 1 1355 5 is_stmt 1 view .LVU860
1355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2332              		.loc 1 1355 20 is_stmt 0 view .LVU861
 2333 002a 4FF02042 		mov	r2, #-1610612736
 2334 002e D2F88430 		ldr	r3, [r2, #132]
 2335 0032 23EA0101 		bic	r1, r3, r1
 2336              	.LVL160:
1355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2337              		.loc 1 1355 20 view .LVU862
 2338 0036 C2F88410 		str	r1, [r2, #132]
 2339 003a 7047     		bx	lr
 2340              	.LVL161:
 2341              	.L140:
1359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
ARM GAS  /tmp/ccZ3zt6S.s 			page 69


 2342              		.loc 1 1359 5 is_stmt 1 view .LVU863
1359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2343              		.loc 1 1359 20 is_stmt 0 view .LVU864
 2344 003c 4FF02042 		mov	r2, #-1610612736
 2345 0040 D2F8A430 		ldr	r3, [r2, #164]
 2346 0044 23EA0101 		bic	r1, r3, r1
 2347              	.LVL162:
1359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2348              		.loc 1 1359 20 view .LVU865
 2349 0048 C2F8A410 		str	r1, [r2, #164]
 2350 004c 7047     		bx	lr
 2351              	.L142:
 2352 004e 00BF     		.align	2
 2353              	.L141:
 2354 0050 000100A0 		.word	-1610612480
 2355              		.cfi_endproc
 2356              	.LFE147:
 2358              		.section	.text.FMC_GetITStatus,"ax",%progbits
 2359              		.align	1
 2360              		.global	FMC_GetITStatus
 2361              		.syntax unified
 2362              		.thumb
 2363              		.thumb_func
 2364              		.fpu fpv4-sp-d16
 2366              	FMC_GetITStatus:
 2367              	.LVL163:
 2368              	.LFB148:
1368:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1370:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Checks whether the specified FMC interrupt has occurred or not.
1371:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1372:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1373:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1375:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1376:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM   
1378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_IT: specifies the FMC interrupt source to check.
1379:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1380:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_RisingEdge: Rising edge detection interrupt. 
1381:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Level: Level edge detection interrupt.
1382:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_FallingEdge: Falling edge detection interrupt.
1383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Refresh: Refresh error detection interrupt.    
1384:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The new state of FMC_IT (SET or RESET).
1385:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1386:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** ITStatus FMC_GetITStatus(uint32_t FMC_Bank, uint32_t FMC_IT)
1387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2369              		.loc 1 1387 1 is_stmt 1 view -0
 2370              		.cfi_startproc
 2371              		@ args = 0, pretend = 0, frame = 0
 2372              		@ frame_needed = 0, uses_anonymous_args = 0
 2373              		@ link register save eliminated.
 2374              		.loc 1 1387 1 is_stmt 0 view .LVU867
 2375 0000 10B4     		push	{r4}
 2376              	.LCFI11:
 2377              		.cfi_def_cfa_offset 4
 2378              		.cfi_offset 4, -4
ARM GAS  /tmp/ccZ3zt6S.s 			page 70


1388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ITStatus bitstatus = RESET;
 2379              		.loc 1 1388 3 is_stmt 1 view .LVU868
 2380              	.LVL164:
1389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpsr = 0x0;
 2381              		.loc 1 1389 3 view .LVU869
1390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpsr2 = 0x0;
 2382              		.loc 1 1390 3 view .LVU870
1391:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itstatus = 0x0;
 2383              		.loc 1 1391 3 view .LVU871
1392:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itenable = 0x0; 
 2384              		.loc 1 1392 3 view .LVU872
1393:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1394:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
1395:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT_BANK(FMC_Bank));
 2385              		.loc 1 1395 3 view .LVU873
1396:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GET_IT(FMC_IT));
 2386              		.loc 1 1396 3 view .LVU874
1397:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1398:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 2387              		.loc 1 1398 3 view .LVU875
 2388              		.loc 1 1398 5 is_stmt 0 view .LVU876
 2389 0002 1028     		cmp	r0, #16
 2390 0004 09D0     		beq	.L154
1399:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank2->SR2;
1401:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1402:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 2391              		.loc 1 1402 8 is_stmt 1 view .LVU877
 2392              		.loc 1 1402 10 is_stmt 0 view .LVU878
 2393 0006 B0F5807F 		cmp	r0, #256
 2394 000a 14D0     		beq	.L155
1403:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank3->SR3;
1405:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1406:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 2395              		.loc 1 1406 8 is_stmt 1 view .LVU879
 2396              		.loc 1 1406 10 is_stmt 0 view .LVU880
 2397 000c B0F5805F 		cmp	r0, #4096
 2398 0010 17D0     		beq	.L156
1407:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank4->SR4;
1409:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1410:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank5_6 SDRAM*/
1411:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1412:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1413:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank5_6->SDRTR;
 2399              		.loc 1 1413 5 is_stmt 1 view .LVU881
 2400              		.loc 1 1413 11 is_stmt 0 view .LVU882
 2401 0012 134A     		ldr	r2, .L158
 2402 0014 536D     		ldr	r3, [r2, #84]
 2403              	.LVL165:
1414:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr2 = FMC_Bank5_6->SDSR;
 2404              		.loc 1 1414 5 is_stmt 1 view .LVU883
 2405              		.loc 1 1414 12 is_stmt 0 view .LVU884
 2406 0016 946D     		ldr	r4, [r2, #88]
 2407              	.LVL166:
 2408              		.loc 1 1414 12 view .LVU885
ARM GAS  /tmp/ccZ3zt6S.s 			page 71


 2409 0018 03E0     		b	.L145
 2410              	.LVL167:
 2411              	.L154:
1400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2412              		.loc 1 1400 5 is_stmt 1 view .LVU886
1400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2413              		.loc 1 1400 11 is_stmt 0 view .LVU887
 2414 001a 4FF02043 		mov	r3, #-1610612736
 2415 001e 5B6E     		ldr	r3, [r3, #100]
 2416              	.LVL168:
1390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itstatus = 0x0;
 2417              		.loc 1 1390 12 view .LVU888
 2418 0020 0024     		movs	r4, #0
 2419              	.LVL169:
 2420              	.L145:
1415:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
1416:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1417:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* get the IT enable bit status*/
1418:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   itenable = tmpsr & FMC_IT;
 2421              		.loc 1 1418 3 is_stmt 1 view .LVU889
 2422              		.loc 1 1418 12 is_stmt 0 view .LVU890
 2423 0022 03EA0102 		and	r2, r3, r1
 2424              	.LVL170:
1419:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1420:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* get the corresponding IT Flag status*/
1421:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if((FMC_Bank == FMC_Bank1_SDRAM) || (FMC_Bank == FMC_Bank2_SDRAM))
 2425              		.loc 1 1421 3 is_stmt 1 view .LVU891
 2426              		.loc 1 1421 5 is_stmt 0 view .LVU892
 2427 0026 0128     		cmp	r0, #1
 2428 0028 11D9     		bls	.L157
1422:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     itstatus = tmpsr2 & FMC_SDSR_RE;  
1424:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }           
1425:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1426:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1427:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     itstatus = tmpsr & (FMC_IT >> 3);  
 2429              		.loc 1 1427 5 is_stmt 1 view .LVU893
 2430              		.loc 1 1427 14 is_stmt 0 view .LVU894
 2431 002a 03EAD101 		and	r1, r3, r1, lsr #3
 2432              	.LVL171:
 2433              	.L149:
1428:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1429:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1430:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 2434              		.loc 1 1430 3 is_stmt 1 view .LVU895
 2435              		.loc 1 1430 6 is_stmt 0 view .LVU896
 2436 002e 89B1     		cbz	r1, .L151
 2437              		.loc 1 1430 38 discriminator 1 view .LVU897
 2438 0030 A2B9     		cbnz	r2, .L152
1431:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = SET;
1433:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1435:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1436:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = RESET;
 2439              		.loc 1 1436 15 view .LVU898
 2440 0032 0020     		movs	r0, #0
ARM GAS  /tmp/ccZ3zt6S.s 			page 72


 2441              	.LVL172:
 2442              		.loc 1 1436 15 view .LVU899
 2443 0034 0FE0     		b	.L150
 2444              	.LVL173:
 2445              	.L155:
1404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2446              		.loc 1 1404 5 is_stmt 1 view .LVU900
1404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2447              		.loc 1 1404 11 is_stmt 0 view .LVU901
 2448 0036 4FF02043 		mov	r3, #-1610612736
 2449 003a D3F88430 		ldr	r3, [r3, #132]
 2450              	.LVL174:
1390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itstatus = 0x0;
 2451              		.loc 1 1390 12 view .LVU902
 2452 003e 0024     		movs	r4, #0
 2453 0040 EFE7     		b	.L145
 2454              	.LVL175:
 2455              	.L156:
1408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2456              		.loc 1 1408 5 is_stmt 1 view .LVU903
1408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2457              		.loc 1 1408 11 is_stmt 0 view .LVU904
 2458 0042 4FF02043 		mov	r3, #-1610612736
 2459 0046 D3F8A430 		ldr	r3, [r3, #164]
 2460              	.LVL176:
1390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itstatus = 0x0;
 2461              		.loc 1 1390 12 view .LVU905
 2462 004a 0024     		movs	r4, #0
 2463 004c E9E7     		b	.L145
 2464              	.LVL177:
 2465              	.L157:
1423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }           
 2466              		.loc 1 1423 5 is_stmt 1 view .LVU906
1423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }           
 2467              		.loc 1 1423 14 is_stmt 0 view .LVU907
 2468 004e 04F00101 		and	r1, r4, #1
 2469              	.LVL178:
1423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }           
 2470              		.loc 1 1423 14 view .LVU908
 2471 0052 ECE7     		b	.L149
 2472              	.L151:
 2473              		.loc 1 1436 15 view .LVU909
 2474 0054 0020     		movs	r0, #0
 2475              	.LVL179:
 2476              	.L150:
1437:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1438:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return bitstatus; 
 2477              		.loc 1 1438 3 is_stmt 1 view .LVU910
1439:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2478              		.loc 1 1439 1 is_stmt 0 view .LVU911
 2479 0056 5DF8044B 		ldr	r4, [sp], #4
 2480              	.LCFI12:
 2481              		.cfi_remember_state
 2482              		.cfi_restore 4
 2483              		.cfi_def_cfa_offset 0
 2484              	.LVL180:
 2485              		.loc 1 1439 1 view .LVU912
ARM GAS  /tmp/ccZ3zt6S.s 			page 73


 2486 005a 7047     		bx	lr
 2487              	.LVL181:
 2488              	.L152:
 2489              	.LCFI13:
 2490              		.cfi_restore_state
1432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2491              		.loc 1 1432 15 view .LVU913
 2492 005c 0120     		movs	r0, #1
 2493              	.LVL182:
1432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2494              		.loc 1 1432 15 view .LVU914
 2495 005e FAE7     		b	.L150
 2496              	.L159:
 2497              		.align	2
 2498              	.L158:
 2499 0060 000100A0 		.word	-1610612480
 2500              		.cfi_endproc
 2501              	.LFE148:
 2503              		.section	.text.FMC_ClearITPendingBit,"ax",%progbits
 2504              		.align	1
 2505              		.global	FMC_ClearITPendingBit
 2506              		.syntax unified
 2507              		.thumb
 2508              		.thumb_func
 2509              		.fpu fpv4-sp-d16
 2511              	FMC_ClearITPendingBit:
 2512              	.LVL183:
 2513              	.LFB149:
1440:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1441:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1442:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Clears the FMC's interrupt pending bits.
1443:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1444:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1445:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1446:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1447:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1448:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1449:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM   
1450:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_IT: specifies the interrupt pending bit to clear.
1451:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be any combination of the following values:
1452:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_RisingEdge: Rising edge detection interrupt. 
1453:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Level: Level edge detection interrupt.
1454:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_FallingEdge: Falling edge detection interrupt.
1455:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Refresh: Refresh error detection interrupt.  
1456:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1457:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1458:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_ClearITPendingBit(uint32_t FMC_Bank, uint32_t FMC_IT)
1459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2514              		.loc 1 1459 1 is_stmt 1 view -0
 2515              		.cfi_startproc
 2516              		@ args = 0, pretend = 0, frame = 0
 2517              		@ frame_needed = 0, uses_anonymous_args = 0
 2518              		@ link register save eliminated.
1460:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
1461:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT_BANK(FMC_Bank));
 2519              		.loc 1 1461 3 view .LVU916
1462:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT(FMC_IT));
ARM GAS  /tmp/ccZ3zt6S.s 			page 74


 2520              		.loc 1 1462 3 view .LVU917
1463:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1464:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 2521              		.loc 1 1464 3 view .LVU918
 2522              		.loc 1 1464 5 is_stmt 0 view .LVU919
 2523 0000 1028     		cmp	r0, #16
 2524 0002 0BD0     		beq	.L165
1465:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 &= ~(FMC_IT >> 3); 
1467:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1468:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 2525              		.loc 1 1468 8 is_stmt 1 view .LVU920
 2526              		.loc 1 1468 10 is_stmt 0 view .LVU921
 2527 0004 B0F5807F 		cmp	r0, #256
 2528 0008 0FD0     		beq	.L166
1469:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 &= ~(FMC_IT >> 3);
1471:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 2529              		.loc 1 1472 8 is_stmt 1 view .LVU922
 2530              		.loc 1 1472 10 is_stmt 0 view .LVU923
 2531 000a B0F5805F 		cmp	r0, #4096
 2532 000e 15D0     		beq	.L167
1473:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->SR4 &= ~(FMC_IT >> 3);
1475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1476:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank5_6 SDRAM*/
1477:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDRTR |= FMC_SDRTR_CRE;
 2533              		.loc 1 1479 5 is_stmt 1 view .LVU924
 2534              		.loc 1 1479 24 is_stmt 0 view .LVU925
 2535 0010 0F4A     		ldr	r2, .L168
 2536 0012 536D     		ldr	r3, [r2, #84]
 2537 0014 43F00103 		orr	r3, r3, #1
 2538 0018 5365     		str	r3, [r2, #84]
1480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2539              		.loc 1 1481 1 view .LVU926
 2540 001a 7047     		bx	lr
 2541              	.L165:
1466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2542              		.loc 1 1466 5 is_stmt 1 view .LVU927
1466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2543              		.loc 1 1466 20 is_stmt 0 view .LVU928
 2544 001c 4FF02042 		mov	r2, #-1610612736
 2545 0020 536E     		ldr	r3, [r2, #100]
 2546 0022 23EAD101 		bic	r1, r3, r1, lsr #3
 2547              	.LVL184:
1466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2548              		.loc 1 1466 20 view .LVU929
 2549 0026 5166     		str	r1, [r2, #100]
 2550 0028 7047     		bx	lr
 2551              	.LVL185:
 2552              	.L166:
1470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2553              		.loc 1 1470 5 is_stmt 1 view .LVU930
ARM GAS  /tmp/ccZ3zt6S.s 			page 75


1470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2554              		.loc 1 1470 20 is_stmt 0 view .LVU931
 2555 002a 4FF02042 		mov	r2, #-1610612736
 2556 002e D2F88430 		ldr	r3, [r2, #132]
 2557 0032 23EAD101 		bic	r1, r3, r1, lsr #3
 2558              	.LVL186:
1470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2559              		.loc 1 1470 20 view .LVU932
 2560 0036 C2F88410 		str	r1, [r2, #132]
 2561 003a 7047     		bx	lr
 2562              	.LVL187:
 2563              	.L167:
1474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2564              		.loc 1 1474 5 is_stmt 1 view .LVU933
1474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2565              		.loc 1 1474 20 is_stmt 0 view .LVU934
 2566 003c 4FF02042 		mov	r2, #-1610612736
 2567 0040 D2F8A430 		ldr	r3, [r2, #164]
 2568 0044 23EAD101 		bic	r1, r3, r1, lsr #3
 2569              	.LVL188:
1474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2570              		.loc 1 1474 20 view .LVU935
 2571 0048 C2F8A410 		str	r1, [r2, #164]
 2572 004c 7047     		bx	lr
 2573              	.L169:
 2574 004e 00BF     		.align	2
 2575              	.L168:
 2576 0050 000100A0 		.word	-1610612480
 2577              		.cfi_endproc
 2578              	.LFE149:
 2580              		.global	FMC_DefaultTimingStruct
 2581              		.section	.rodata.FMC_DefaultTimingStruct,"a"
 2582              		.align	2
 2583              		.set	.LANCHOR0,. + 0
 2586              	FMC_DefaultTimingStruct:
 2587 0000 0F000000 		.word	15
 2588 0004 0F000000 		.word	15
 2589 0008 FF000000 		.word	255
 2590 000c 0F000000 		.word	15
 2591 0010 0F000000 		.word	15
 2592 0014 0F000000 		.word	15
 2593 0018 00000000 		.word	0
 2594              		.text
 2595              	.Letext0:
 2596              		.file 2 "/home/ktkuri/arm-gcc-tools/arm-none-eabi/include/machine/_default_types.h"
 2597              		.file 3 "/home/ktkuri/arm-gcc-tools/arm-none-eabi/include/sys/_stdint.h"
 2598              		.file 4 "Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2599              		.file 5 "Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h"
ARM GAS  /tmp/ccZ3zt6S.s 			page 76


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_fmc.c
     /tmp/ccZ3zt6S.s:18     .text.FMC_NORSRAMDeInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:26     .text.FMC_NORSRAMDeInit:0000000000000000 FMC_NORSRAMDeInit
     /tmp/ccZ3zt6S.s:75     .text.FMC_NORSRAMInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:82     .text.FMC_NORSRAMInit:0000000000000000 FMC_NORSRAMInit
     /tmp/ccZ3zt6S.s:354    .text.FMC_NORSRAMInit:0000000000000110 $d
     /tmp/ccZ3zt6S.s:360    .text.FMC_NORSRAMStructInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:367    .text.FMC_NORSRAMStructInit:0000000000000000 FMC_NORSRAMStructInit
     /tmp/ccZ3zt6S.s:434    .text.FMC_NORSRAMStructInit:0000000000000034 $d
     /tmp/ccZ3zt6S.s:439    .text.FMC_NORSRAMCmd:0000000000000000 $t
     /tmp/ccZ3zt6S.s:446    .text.FMC_NORSRAMCmd:0000000000000000 FMC_NORSRAMCmd
     /tmp/ccZ3zt6S.s:481    .text.FMC_NORSRAMCmd:0000000000000028 $d
     /tmp/ccZ3zt6S.s:486    .text.FMC_NANDDeInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:493    .text.FMC_NANDDeInit:0000000000000000 FMC_NANDDeInit
     /tmp/ccZ3zt6S.s:546    .text.FMC_NANDInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:553    .text.FMC_NANDInit:0000000000000000 FMC_NANDInit
     /tmp/ccZ3zt6S.s:756    .text.FMC_NANDInit:00000000000000b4 $d
     /tmp/ccZ3zt6S.s:761    .text.FMC_NANDStructInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:768    .text.FMC_NANDStructInit:0000000000000000 FMC_NANDStructInit
     /tmp/ccZ3zt6S.s:846    .text.FMC_NANDCmd:0000000000000000 $t
     /tmp/ccZ3zt6S.s:853    .text.FMC_NANDCmd:0000000000000000 FMC_NANDCmd
     /tmp/ccZ3zt6S.s:916    .text.FMC_NANDCmd:000000000000004c $d
     /tmp/ccZ3zt6S.s:921    .text.FMC_NANDECCCmd:0000000000000000 $t
     /tmp/ccZ3zt6S.s:928    .text.FMC_NANDECCCmd:0000000000000000 FMC_NANDECCCmd
     /tmp/ccZ3zt6S.s:991    .text.FMC_NANDECCCmd:000000000000004c $d
     /tmp/ccZ3zt6S.s:996    .text.FMC_GetECC:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1003   .text.FMC_GetECC:0000000000000000 FMC_GetECC
     /tmp/ccZ3zt6S.s:1037   .text.FMC_PCCARDDeInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1044   .text.FMC_PCCARDDeInit:0000000000000000 FMC_PCCARDDeInit
     /tmp/ccZ3zt6S.s:1076   .text.FMC_PCCARDInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1083   .text.FMC_PCCARDInit:0000000000000000 FMC_PCCARDInit
     /tmp/ccZ3zt6S.s:1229   .text.FMC_PCCARDStructInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1236   .text.FMC_PCCARDStructInit:0000000000000000 FMC_PCCARDStructInit
     /tmp/ccZ3zt6S.s:1321   .text.FMC_PCCARDCmd:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1328   .text.FMC_PCCARDCmd:0000000000000000 FMC_PCCARDCmd
     /tmp/ccZ3zt6S.s:1360   .text.FMC_PCCARDCmd:0000000000000028 $d
     /tmp/ccZ3zt6S.s:1365   .text.FMC_SDRAMDeInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1372   .text.FMC_SDRAMDeInit:0000000000000000 FMC_SDRAMDeInit
     /tmp/ccZ3zt6S.s:1412   .text.FMC_SDRAMDeInit:0000000000000024 $d
     /tmp/ccZ3zt6S.s:1417   .text.FMC_SDRAMInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1424   .text.FMC_SDRAMInit:0000000000000000 FMC_SDRAMInit
     /tmp/ccZ3zt6S.s:1718   .text.FMC_SDRAMInit:000000000000010c $d
     /tmp/ccZ3zt6S.s:1723   .text.FMC_SDRAMStructInit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1730   .text.FMC_SDRAMStructInit:0000000000000000 FMC_SDRAMStructInit
     /tmp/ccZ3zt6S.s:1814   .text.FMC_SDRAMCmdConfig:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1821   .text.FMC_SDRAMCmdConfig:0000000000000000 FMC_SDRAMCmdConfig
     /tmp/ccZ3zt6S.s:1861   .text.FMC_SDRAMCmdConfig:000000000000001c $d
     /tmp/ccZ3zt6S.s:1866   .text.FMC_GetModeStatus:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1873   .text.FMC_GetModeStatus:0000000000000000 FMC_GetModeStatus
     /tmp/ccZ3zt6S.s:1914   .text.FMC_GetModeStatus:0000000000000018 $d
     /tmp/ccZ3zt6S.s:1919   .text.FMC_SetRefreshCount:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1926   .text.FMC_SetRefreshCount:0000000000000000 FMC_SetRefreshCount
     /tmp/ccZ3zt6S.s:1946   .text.FMC_SetRefreshCount:000000000000000c $d
     /tmp/ccZ3zt6S.s:1951   .text.FMC_SetAutoRefresh_Number:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1958   .text.FMC_SetAutoRefresh_Number:0000000000000000 FMC_SetAutoRefresh_Number
     /tmp/ccZ3zt6S.s:1978   .text.FMC_SetAutoRefresh_Number:000000000000000c $d
ARM GAS  /tmp/ccZ3zt6S.s 			page 77


     /tmp/ccZ3zt6S.s:1983   .text.FMC_SDRAMWriteProtectionConfig:0000000000000000 $t
     /tmp/ccZ3zt6S.s:1990   .text.FMC_SDRAMWriteProtectionConfig:0000000000000000 FMC_SDRAMWriteProtectionConfig
     /tmp/ccZ3zt6S.s:2032   .text.FMC_ITConfig:0000000000000000 $t
     /tmp/ccZ3zt6S.s:2039   .text.FMC_ITConfig:0000000000000000 FMC_ITConfig
     /tmp/ccZ3zt6S.s:2183   .text.FMC_ITConfig:0000000000000098 $d
     /tmp/ccZ3zt6S.s:2188   .text.FMC_GetFlagStatus:0000000000000000 $t
     /tmp/ccZ3zt6S.s:2195   .text.FMC_GetFlagStatus:0000000000000000 FMC_GetFlagStatus
     /tmp/ccZ3zt6S.s:2274   .text.FMC_GetFlagStatus:0000000000000040 $d
     /tmp/ccZ3zt6S.s:2279   .text.FMC_ClearFlag:0000000000000000 $t
     /tmp/ccZ3zt6S.s:2286   .text.FMC_ClearFlag:0000000000000000 FMC_ClearFlag
     /tmp/ccZ3zt6S.s:2354   .text.FMC_ClearFlag:0000000000000050 $d
     /tmp/ccZ3zt6S.s:2359   .text.FMC_GetITStatus:0000000000000000 $t
     /tmp/ccZ3zt6S.s:2366   .text.FMC_GetITStatus:0000000000000000 FMC_GetITStatus
     /tmp/ccZ3zt6S.s:2499   .text.FMC_GetITStatus:0000000000000060 $d
     /tmp/ccZ3zt6S.s:2504   .text.FMC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccZ3zt6S.s:2511   .text.FMC_ClearITPendingBit:0000000000000000 FMC_ClearITPendingBit
     /tmp/ccZ3zt6S.s:2576   .text.FMC_ClearITPendingBit:0000000000000050 $d
     /tmp/ccZ3zt6S.s:2586   .rodata.FMC_DefaultTimingStruct:0000000000000000 FMC_DefaultTimingStruct
     /tmp/ccZ3zt6S.s:2582   .rodata.FMC_DefaultTimingStruct:0000000000000000 $d

NO UNDEFINED SYMBOLS
