
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 8192
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000002 cycles: 659895 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 9015198 heartbeat IPC: 1.10924 cumulative IPC: 1.07716 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18221734 heartbeat IPC: 1.08618 cumulative IPC: 1.08189 (Simulation time: 0 hr 1 min 30 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 27435720 heartbeat IPC: 1.08531 cumulative IPC: 1.08307 (Simulation time: 0 hr 2 min 18 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26775825 cumulative IPC: 1.08307 (Simulation time: 0 hr 2 min 18 sec) 

CPU 0 Branch Prediction Accuracy: 99.544% MPKI: 0.219103

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08307 instructions: 29000000 cycles: 26775825
L1D TOTAL     ACCESS:   17839514  HIT:   17678391  MISS:     161123
L1D LOAD      ACCESS:    9341171  HIT:    9332802  MISS:       8369
L1D RFO       ACCESS:    2625979  HIT:    2595763  MISS:      30216
L1D PREFETCH  ACCESS:    5872364  HIT:    5749826  MISS:     122538
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9746516  ISSUED:    9633497  USEFUL:     121050  USELESS:       5905
L1I TOTAL     ACCESS:    7370456  HIT:    7370385  MISS:         71
L1I LOAD      ACCESS:    7370456  HIT:    7370385  MISS:         71
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     247553  HIT:     154241  MISS:      93312
L2C LOAD      ACCESS:       8416  HIT:       6127  MISS:       2289
L2C RFO       ACCESS:      30213  HIT:       1084  MISS:      29129
L2C PREFETCH  ACCESS:     122519  HIT:      60645  MISS:      61874
L2C WRITEBACK ACCESS:      86405  HIT:      86385  MISS:         20
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1363  USELESS:      60540
LLC TOTAL     ACCESS:     176360  HIT:     150824  MISS:      25536
LLC LOAD      ACCESS:       2288  HIT:       2191  MISS:         97
LLC RFO       ACCESS:      29129  HIT:      20404  MISS:       8725
LLC PREFETCH  ACCESS:      61874  HIT:      45160  MISS:      16714
LLC WRITEBACK ACCESS:      83069  HIT:      83069  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1082  USELESS:          0
Major fault: 0 Minor fault: 558
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      23997  ROW_BUFFER_MISS:       1539
 DBUS_CONGESTED:       2731
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 13
