7f1bb1d356fbb1398c15601b82fa18">ADC_ISR_AWD1_Msk</a></td></tr>
<tr class="separator:ga83a11e5b28a1002826ef26b0b272b239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a97bdc9663ce09aec4255a0b195293d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_AWD2_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5a97bdc9663ce09aec4255a0b195293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771937d2ff2945e987accaa8fb76fa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f">ADC_ISR_AWD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_ISR_AWD2_Pos)</td></tr>
<tr class="separator:ga771937d2ff2945e987accaa8fb76fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914b7e03179cd60a8f24b3779b6bb696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696">ADC_ISR_AWD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f">ADC_ISR_AWD2_Msk</a></td></tr>
<tr class="separator:ga914b7e03179cd60a8f24b3779b6bb696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6800606914bab819905dd54bb7132928"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_AWD3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6800606914bab819905dd54bb7132928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7223986ad3dd3f45e6b05a12cd8e17d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5">ADC_ISR_AWD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_ISR_AWD3_Pos)</td></tr>
<tr class="separator:ga7223986ad3dd3f45e6b05a12cd8e17d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f54365f9b93d2d07f7e7bc32cf7468f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f">ADC_ISR_AWD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5">ADC_ISR_AWD3_Msk</a></td></tr>
<tr class="separator:ga4f54365f9b93d2d07f7e7bc32cf7468f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f17107de302b254c57a424811229387"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_JQOVF_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0f17107de302b254c57a424811229387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2666319ac1137734a439fa19679cf13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13">ADC_ISR_JQOVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_ISR_JQOVF_Pos)</td></tr>
<tr class="separator:gae2666319ac1137734a439fa19679cf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6a4052be04c997a1cab7082f27f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc">ADC_ISR_JQOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13">ADC_ISR_JQOVF_Msk</a></td></tr>
<tr class="separator:ga7d6a4052be04c997a1cab7082f27f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccda127223b6b216f423d43b9467c3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_ADRDYIE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeccda127223b6b216f423d43b9467c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81c5b62b488d346911cb6865b767cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_ADRDYIE_Pos)</td></tr>
<tr class="separator:gae81c5b62b488d346911cb6865b767cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a></td></tr>
<tr class="separator:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSMPIE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31989175e19559ccda01b8632318e2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_EOSMPIE_Pos)</td></tr>
<tr class="separator:ga31989175e19559ccda01b8632318e2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe38c621f1e8239fefbb8585911d2138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a></td></tr>
<tr class="separator:gafe38c621f1e8239fefbb8585911d2138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOCIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a189c99834bf55784fd4b7b69e9687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_EOCIE_Pos)</td></tr>
<tr class="separator:gaf5a189c99834bf55784fd4b7b69e9687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367429f3a07068668ffefd84c7c60985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a></td></tr>
<tr class="separator:ga367429f3a07068668ffefd84c7c60985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2bd2c0f26782ff0dd2177f329ced50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSIE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3b2bd2c0f26782ff0dd2177f329ced50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54252f722bf811578202880a17727763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">ADC_IER_EOSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_EOSIE_Pos)</td></tr>
<tr class="separator:ga54252f722bf811578202880a17727763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">ADC_IER_EOSIE_Msk</a></td></tr>
<tr class="separator:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_OVRIE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_OVRIE_Pos)</td></tr>
<tr class="separator:gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e154d48f6069e324aa642ec30f107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a></td></tr>
<tr class="separator:ga150e154d48f6069e324aa642ec30f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2ce3fcd140a0b59d9e25ac30b419ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOCIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga1b2ce3fcd140a0b59d9e25ac30b419ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be51af2eb612af9358c1cf983edb6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7">ADC_IER_JEOCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_JEOCIE_Pos)</td></tr>
<tr class="separator:ga1be51af2eb612af9358c1cf983edb6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6662fc8e92986aa733c01837bac8c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50">ADC_IER_JEOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7">ADC_IER_JEOCIE_Msk</a></td></tr>
<tr class="separator:gac6662fc8e92986aa733c01837bac8c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1dc143f5693cb6598d3ecb154dfa27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOSIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8e1dc143f5693cb6598d3ecb154dfa27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff17a1bf5bec1877330ec818977ff65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65">ADC_IER_JEOSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_JEOSIE_Pos)</td></tr>
<tr class="separator:ga4ff17a1bf5bec1877330ec818977ff65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca0001e6467e508394cf7f72aba2ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8">ADC_IER_JEOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65">ADC_IER_JEOSIE_Msk</a></td></tr>
<tr class="separator:ga3ca0001e6467e508394cf7f72aba2ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f24b791120130865b6bd81bb051350c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD1IE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2f24b791120130865b6bd81bb051350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_AWD1IE_Pos)</td></tr>
<tr class="separator:ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e70aa6f498afb91d459327c314c8f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a></td></tr>
<tr class="separator:ga2e70aa6f498afb91d459327c314c8f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fad178efb22e7bde70bed64dbc640f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD2IE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga45fad178efb22e7bde70bed64dbc640f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45dadf4a4296fb104abee0021d2714a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">ADC_IER_AWD2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_AWD2IE_Pos)</td></tr>
<tr class="separator:gac45dadf4a4296fb104abee0021d2714a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40598e8fe688a7da26a4f2f111a549f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">ADC_IER_AWD2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">ADC_IER_AWD2IE_Msk</a></td></tr>
<tr class="separator:ga40598e8fe688a7da26a4f2f111a549f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1007214aed4912e62c43ca0efc2d55d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD3IE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab1007214aed4912e62c43ca0efc2d55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b0519f34f03103db638cd3ca92fd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">ADC_IER_AWD3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_AWD3IE_Pos)</td></tr>
<tr class="separator:ga08b0519f34f03103db638cd3ca92fd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2737968030d4fe33a440231316f5407c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">ADC_IER_AWD3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">ADC_IER_AWD3IE_Msk</a></td></tr>
<tr class="separator:ga2737968030d4fe33a440231316f5407c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b8f0d6a31cabcc9717ed7d0a8f6e39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JQOVFIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa6b8f0d6a31cabcc9717ed7d0a8f6e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8f724fa75bda8ddb8cdd8938e2196a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a">ADC_IER_JQOVFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_IER_JQOVFIE_Pos)</td></tr>
<tr class="separator:ga3e8f724fa75bda8ddb8cdd8938e2196a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac699152ae847b4c8aaf33cfd2c03b884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884">ADC_IER_JQOVFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a">ADC_IER_JQOVFIE_Msk</a></td></tr>
<tr class="separator:gac699152ae847b4c8aaf33cfd2c03b884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033ba09edd4f75e3ac96fc4c21cd1ea3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_ADRDY</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>)</td></tr>
<tr class="separator:ga033ba09edd4f75e3ac96fc4c21cd1ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc95e7d4a0abe7dd166d4e8a7926980"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSMP</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>)</td></tr>
<tr class="separator:ga9dc95e7d4a0abe7dd166d4e8a7926980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767c96b00a96b71faa41fb6bb6438de8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>)</td></tr>
<tr class="separator:ga767c96b00a96b71faa41fb6bb6438de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02919d76e481143cba97393d34a20da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOS</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>)</td></tr>
<tr class="separator:gaf02919d76e481143cba97393d34a20da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5833608a54fb66537c8cfbbcee44a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_OVR</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>)</td></tr>
<tr class="separator:ga5d5833608a54fb66537c8cfbbcee44a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96ad3772c5d15526c625ad2ccd47983"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50">ADC_IER_JEOCIE</a>)</td></tr>
<tr class="separator:gaf96ad3772c5d15526c625ad2ccd47983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd65d64637ffec538205cccf257700b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOS</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8">ADC_IER_JEOSIE</a>)</td></tr>
<tr class="separator:gaecd65d64637ffec538205cccf257700b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ae4f086fac0dbe6e67900537edb013"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>)</td></tr>
<tr class="separator:ga45ae4f086fac0dbe6e67900537edb013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7308dc63967af2eb490c057cf92bb862"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">ADC_IER_AWD2IE</a>)</td></tr>
<tr class="separator:ga7308dc63967af2eb490c057cf92bb862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860b4564dfaa399f58db514f9b9e45e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">ADC_IER_AWD3IE</a>)</td></tr>
<tr class="separator:ga860b4564dfaa399f58db514f9b9e45e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1aaa21a8a07634ab28061fa27cc1bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JQOVF</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884">ADC_IER_JQOVFIE</a>)</td></tr>
<tr class="separator:ga9f1aaa21a8a07634ab28061fa27cc1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababb1708515c068f7551691c855032e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gababb1708515c068f7551691c855032e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_ADEN_Pos)</td></tr>
<tr class="separator:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a></td></tr>
<tr class="separator:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADDIS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502e95251db602e283746c432535f335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR_ADDIS_Pos)</td></tr>
<tr class="separator:ga502e95251db602e283746c432535f335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99494f414a25f32a5f00ea39ea2150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">AD