# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../icap.srcs/sources_1/new/debouncer.sv" \
"../../../../icap.srcs/sources_1/new/icap.sv" \
"../../../../icap.srcs/sources_1/new/icap_template.sv" \
"../../../../icap.srcs/sim_1/new/Icap_read_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
