// Seed: 2519221675
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    output wire id_4,
    output uwire id_5,
    output uwire id_6,
    input tri id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wor id_10,
    input tri0 id_11,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input wire id_17,
    input supply0 id_18,
    input tri id_19,
    input tri0 id_20,
    output tri1 id_21,
    output tri0 id_22,
    input tri0 id_23,
    input supply1 id_24,
    output supply0 id_25,
    input supply1 id_26,
    output tri0 id_27,
    output wire id_28
);
  wire id_30, id_31, id_32, id_33, id_34, id_35, id_36, id_37, id_38, id_39, id_40, id_41, id_42;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output uwire id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_5,
      id_2,
      id_5,
      id_1,
      id_0,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_5,
      id_2,
      id_4,
      id_1,
      id_2,
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.id_5 = 0;
  logic id_8;
endmodule
