-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 19.1 (Build Build 670 09/22/2019)
-- Created on Mon May 18 15:28:20 2020

COMPONENT ControlUnit
	PORT
	(
		clk		:	 IN STD_LOGIC;
		rst		:	 IN STD_LOGIC;
		opcode		:	 IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		func		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		EnPC		:	 OUT STD_LOGIC;
		RI		:	 OUT STD_LOGIC;
		RegWr		:	 OUT STD_LOGIC;
		RegDst		:	 OUT STD_LOGIC;
		ALUSrc		:	 OUT STD_LOGIC;
		ALUOp		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		MemWr		:	 OUT STD_LOGIC;
		MemtoReg		:	 OUT STD_LOGIC
	);
END COMPONENT;