<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.0.43.3" title="Lab07" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top"/>
        <Source name="source/impl_1/aes_core_tb.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="testbench_aes_core"/>
        </Source>
        <Source name="source/impl_1/aes_sbox_tb.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="testbench_aes_sbox"/>
        </Source>
        <Source name="source/impl_1/aes_spi_tb.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="testbench_aes_spi"/>
        </Source>
        <Source name="source/impl_1/aes_starter.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="AES_FSM_tb"/>
        </Source>
        <Source name="source/impl_1/top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="top"/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Lab071.sty"/>
</RadiantProject>
