name: IWDG
description: IWDG register block
groupName: IWDG
registers:
  - name: IWDG_KR
    displayName: IWDG_KR
    description: IWDG key register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: KEY
        description: "Key value (write only, read 0x0000)\nThese bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0.\nWriting the key value 0x5555 to enable access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see )\nWriting the key value 0xCCCC starts the watchdog (except if the hardware watchdog option is selected)"
        bitOffset: 0
        bitWidth: 16
        access: write-only
  - name: IWDG_PR
    displayName: IWDG_PR
    description: IWDG prescaler register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PR
        description: "Prescaler divider\nThese bits are write access protected see . They are written by software to select the prescaler divider feeding the counter clock. PVU bit of the  must be reset in order to be able to change the prescaler divider.\nNote: Reading this register returns the prescaler value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the status register (IWDG_SR) is reset."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: divider /4
            value: 0
          - name: B_0x1
            description: divider /8
            value: 1
          - name: B_0x2
            description: divider /16
            value: 2
          - name: B_0x3
            description: divider /32
            value: 3
          - name: B_0x4
            description: divider /64
            value: 4
          - name: B_0x5
            description: divider /128
            value: 5
          - name: B_0x6
            description: divider /256
            value: 6
          - name: B_0x7
            description: divider /256
            value: 7
  - name: IWDG_RLR
    displayName: IWDG_RLR
    description: IWDG reload register
    addressOffset: 8
    size: 32
    resetValue: 4095
    resetMask: 4294967295
    fields:
      - name: RL
        description: "Watchdog counter reload value\nThese bits are write access protected see . They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the . The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. Refer to the datasheet for the timeout information.\nThe RVU bit in the  must be reset to be able to change the reload value.\nNote: Reading this register returns the reload value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing on it. For this reason the value read from this register is valid only when the RVU bit in the status register (IWDG_SR) is reset."
        bitOffset: 0
        bitWidth: 12
        access: read-write
  - name: IWDG_SR
    displayName: IWDG_SR
    description: IWDG status register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PVU
        description: "Watchdog prescaler value update\nThis bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the VDD voltage domain (takes up to five LSI cycles).\nPrescaler value can be updated only when PVU bit is reset."
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: RVU
        description: "Watchdog counter reload value update\nThis bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to five LSI cycles).\nReload value can be updated only when RVU bit is reset."
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: WVU
        description: "Watchdog counter window value update\nThis bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to five LSI cycles).\nWindow value can be updated only when WVU bit is reset."
        bitOffset: 2
        bitWidth: 1
        access: read-only
  - name: IWDG_WINR
    displayName: IWDG_WINR
    description: IWDG window register
    addressOffset: 16
    size: 32
    resetValue: 4095
    resetMask: 4294967295
    fields:
      - name: WIN
        description: "Watchdog counter window value\nThese bits are write access protected, see , they contain the high limit of the window value to be compared with the downcounter.\nTo prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0\nThe WVU bit in the  must be reset in order to be able to change the reload value.\nNote: Reading this register returns the reload value from the VDD voltage domain. This value may not be valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the WVU bit in the (IWDG_SR) is reset."
        bitOffset: 0
        bitWidth: 12
        access: read-write
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
