Release 14.7 ngdbuild P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: F:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -dd _ngo -sd ipcore_dir -nt timestamp -uc
E:/FPGA/my.verilog.learn/ram/prj/ram.ucf -p xc6slx16-csg324-2 ram_top.ngc
ram_top.ngd

Reading NGO file "E:/FPGA/my.verilog.learn/ram/prj/ram256x8/ram_top.ngc" ...
Loading design module "ipcore_dir/ram256x8.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"E:/FPGA/my.verilog.learn/ram/prj/ram.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 135168 kilobytes

Writing NGD file "ram_top.ngd" ...
Total REAL time to NGDBUILD completion:  2 sec
Total CPU time to NGDBUILD completion:   1 sec

Writing NGDBUILD log file "ram_top.bld"...
