vendor_name = ModelSim
source_file = 1, C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula1/Parte2/AND2Gate.vhd
source_file = 1, C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula1/Parte2/AND2Gate.vwf
source_file = 1, C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula1/Parte2/GateDemo.vhd
source_file = 1, C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula1/Parte2/NOTGate.vhd
source_file = 1, C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula1/Parte2/NAND2Gate.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula1/Parte2/db/AND2Gate.cbx.xml
design_name = NAND2Gate
instance = comp, \OutPort~output\, OutPort~output, NAND2Gate, 1
instance = comp, \InPort0~input\, InPort0~input, NAND2Gate, 1
instance = comp, \InPort1~input\, InPort1~input, NAND2Gate, 1
instance = comp, \and_gate|OutPort\, and_gate|OutPort, NAND2Gate, 1
