[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2573853 heartbeat IPC: 3.885 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2573853 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2573853 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 15977291 heartbeat IPC: 0.7461 cumulative IPC: 0.7461 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 25547511 heartbeat IPC: 1.045 cumulative IPC: 0.8706 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 34667240 heartbeat IPC: 1.097 cumulative IPC: 0.9348 (Simulation time: 00 hr 02 min 07 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 43714524 heartbeat IPC: 1.105 cumulative IPC: 0.9723 (Simulation time: 00 hr 02 min 38 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 50282233 cumulative IPC: 0.9944 (Simulation time: 00 hr 03 min 09 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 50282233 cumulative IPC: 0.9944 (Simulation time: 00 hr 03 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9944 instructions: 50000000 cycles: 50282233
CPU 0 Branch Prediction Accuracy: 88.24% MPKI: 19.91 Average ROB Occupancy at Mispredict: 20.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1049
BRANCH_INDIRECT: 0.0134
BRANCH_CONDITIONAL: 19.75
BRANCH_DIRECT_CALL: 0.00596
BRANCH_INDIRECT_CALL: 0.0036
BRANCH_RETURN: 0.0321

cpu0->cpu0_STLB TOTAL        ACCESS:      20374 HIT:      19824 MISS:        550 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      20374 HIT:      19824 MISS:        550 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 264.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     307873 HIT:     218071 MISS:      89802 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137234 HIT:      82709 MISS:      54525 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      66522 HIT:      31505 MISS:      35017 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     103751 HIT:     103726 MISS:         25 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        366 HIT:        131 MISS:        235 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 66.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5770169 HIT:    5749614 MISS:      20555 MSHR_MERGE:       8063
cpu0->cpu0_L1I LOAD         ACCESS:    5770169 HIT:    5749614 MISS:      20555 MSHR_MERGE:       8063
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 20.87 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15798682 HIT:   15349110 MISS:     449572 MSHR_MERGE:     257941
cpu0->cpu0_L1D LOAD         ACCESS:    9190573 HIT:    9007510 MISS:     183063 MSHR_MERGE:      58320
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6607558 HIT:    6341415 MISS:     266143 MSHR_MERGE:     199621
cpu0->cpu0_L1D TRANSLATION  ACCESS:        551 HIT:        185 MISS:        366 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5165052 HIT:    5164444 MISS:        608 MSHR_MERGE:        322
cpu0->cpu0_ITLB LOAD         ACCESS:    5165052 HIT:    5164444 MISS:        608 MSHR_MERGE:        322
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 49.86 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14976258 HIT:   14950628 MISS:      25630 MSHR_MERGE:       5542
cpu0->cpu0_DTLB LOAD         ACCESS:   14976258 HIT:   14950628 MISS:      25630 MSHR_MERGE:       5542
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.63 cycles
cpu0->LLC TOTAL        ACCESS:     146885 HIT:     120006 MISS:      26879 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      54525 HIT:      35834 MISS:      18691 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      35017 HIT:      26974 MISS:       8043 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      57108 HIT:      57104 MISS:          4 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        235 HIT:         94 MISS:        141 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 170.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2908
  ROW_BUFFER_MISS:      23967
  AVG DBUS CONGESTED CYCLE: 15
Channel 0 WQ ROW_BUFFER_HIT:        367
  ROW_BUFFER_MISS:       1170
  FULL:          0
Channel 0 REFRESHES ISSUED:       4190
