<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"><html xmlns="http://www.w3.org/1999/xhtml"><head>	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">	<meta name="generator" content="ScreenSteps http://www.screensteps.com/" />	<title>Base System Builder - FPGA Board v1.2</title>	<link href="../neutral.css" media="screen" rel="stylesheet" type="text/css" /></head><body class="lucida">	<div id="wrapper">				<div id="header">			<a id="logo" href="http://warp.rice.edu/trac/"><img src="http://warp.rice.edu/images/warpLogo.jpg" alt="Rice University WARP - Wireless Open-Access Research Platform" height="45" width="285" /></a>		</div>	<div id="mainnav" class="nav">		<ul>			<li class="first active"><a href="/trac/wiki">Home</a></li><li><a href="/forums">Forums</a></li><li><a href="/trac/browser">Browse Source</a></li>		</ul>	</div>		<div id="LessonContent">			<div class="LessonHeader">				<h1 class="LessonTitle">Base System Builder - FPGA Board v1.2</h1>			</div>				<div class="summary">		<p>This section describes the process of launching XPS and creating a simple hardware/software platform using Base System Builder. This section of the tutorial is specifically created for FPGA Board v1.2. Once you complete this section, skip to <strong>XPS Intro - Implementing the hardware design</strong>. Skip this section if you have FPGA Board v2.2.</p>	</div>							<div id="step_1" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215322293367.png" width="558" height="211"></div> <p>Launch the Xilinx Platform Studio application.</p>	</div>	<div class="clear"></div>	<div id="step_2" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215322383765.png" width="369" height="303"></div> <p>Select Base System Builder to create a new project.</p>	</div>	<div class="clear"></div>	<div id="step_3" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/BSBPath.png" width="407" height="245"></div> <p>Enter a path for your project. Two key requirements:<br />-The project file must be named 'system.xmp'<br />-The project file must be saved to a folder with no spaces in its path - &quot;C:\Documents and Settings\user\&quot; will not work!</p>	</div>	<div class="clear"></div>	<div id="step_4" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215323301511.png" width="508" height="725"></div> <p>Choose the option for a new design.</p>	</div>	<div class="clear"></div>	<div id="step_5" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215324564466.png" width="508" height="725"></div> <p>Base System Builder supports many development boards, including the WARP hardware platform. For this exercise, choose the board named 'WARP FPGA Board' and select revision 'FPGA 1.2'.</p>	</div>	<div class="clear"></div>	<div id="step_6" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215323375118.png" width="509" height="725"></div> <p>The Xilinx EDK supports two embedded processors. The PowerPC processor is a &quot;hard&quot; processor core, embedded in the fabric of the Virtex-II Pro FPGA on the WARP FPGA board. MicroBlaze is a &quot;soft&quot; processor core, implemented in the FPGA fabric itself. For this exercise (and all WARP designs generally), select the PowerPC core.</p>	</div>	<div class="clear"></div>	<div id="step_7" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/DOCM.png" width="507" height="705"></div> <p>The clocking and memory architectures for EDK designs are very flexible. Base System Builder supports some simple clock/memory configurations. In more sophisticated designs, the clocking and memory options can be further customized by hand. For this exercise, select the clock frequencies and memory sizes shown above. </p>	</div>	<div class="clear"></div>	<div id="step_8" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215530729043.png" width="509" height="725"></div> <p>The next few screens present a list of available I/O devices. Each device corresponds to an off-chip interface on the WARP FPGA board. Each device can be enaled/disabled using its checkbox. For this exercise, choose the peripherals as follows:</p><p><strong>Enabled:</strong><br />  - User I/O (with 'Use interrupt enabled)<br />  - rs232 (configured for 57600 bps)</p><p><strong>Disabled:</strong><br /> - sysace_compactflash<br /> - eeprom_controller<br /> - Ethernet_MAC<br /> - user_io_board_controller_slot1<br /> - SRAM0 / SRAM1</p>	</div>	<div class="clear"></div>	<div id="step_9" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215324622800.png" width="509" height="725"></div> 	</div>	<div class="clear"></div>	<div id="step_10" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215324643209.png" width="507" height="723"></div> <p>After configuring off-chip devices, you now configure on-chip peripheral cores. By default, an internal RAM block is enabled. For this exercise, click 'Remove' to omit this core from the design.</p>	</div>	<div class="clear"></div>	<div id="step_11" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215631264826.png" width="509" height="725"></div> <p>For user applications running in the PowerPC processor, the EDK tools can map the WARP FPGA board's serial port (the core named 'rs232' here) to the STDIN/STDOUT conventions. This allows funcitons like printf() to work normally, using an external terminal emulator as the PowerPC's display and keyboard.</p><p>XPS can also create sample software projects which exercise the memory and peripheral devices in your hardware design. For this exercise, disable both example proejcts (you'll create a new software project later).</p>	</div>	<div class="clear"></div>	<div id="step_12" class="lessonStep top">	    		<div class="image"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215324692690.png" width="507" height="725"></div> <p>Base System Builder assigns default memory addresses to each memory and memory-mapped peripheral device. The addresses in your project may vary from those shown here. In general, the defaults selected by BSB work fine.</p>	</div>	<div class="clear"></div>	<div id="step_13" class="lessonStep top">	    		<div class="image"><a href="images/Base_System_Builder_-_FPGA_Board_v1/media_1215631451171_lg.png" class="image" target="_blank"><img src="images/Base_System_Builder_-_FPGA_Board_v1/media_1215631451171.png" width="580" height="310"></a><div class="caption"><a href="images/Base_System_Builder_-_FPGA_Board_v1/media_1215631451171_lg.png" target="_blank">Zoom</a></div></div> <p>When Base System Builder finishes, XPS will open the resulting project. The remaining sections of this exercise describe how to use this interface to customize and test your hardware &amp; software platform.</p>	</div>	<div class="clear"></div>		</div>		<div id="lessonNavigation">			<table>				<tr>					<td class="lessonNav_Left"><a href="Requirements___Setup.html">&lt;&lt; Requirements & Setup</a></td>					<td class="lessonNav_TOC"><a href="../XPS_Intro.html">Top</a></td>					<td class="lessonNav_Right"><a href="Base_System_Builder_-_FPGA_Board_v2.html">Base System Builder - FPGA Board v2.2 &gt;&gt;</a> </td>				</tr>			</table>		</div>	</div>	</body></html>