#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018323aaa230 .scope module, "test_fa" "test_fa" 2 1;
 .timescale 0 0;
v0000018323aab960_0 .var "a", 0 0;
v00000183239add70_0 .var "b", 0 0;
v00000183239ada50_0 .net "c", 0 0, L_0000018323963f90;  1 drivers
v00000183239adeb0_0 .var "cin", 0 0;
v00000183239ae310_0 .net "s", 0 0, L_0000018323963e40;  1 drivers
S_00000183239669c0 .scope module, "ifa" "fa" 2 6, 3 1 0, S_0000018323aaa230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
L_0000018323963e40 .functor XOR 1, v0000018323966dd0_0, v00000183239adeb0_0, C4<0>, C4<0>;
L_0000018323963ba0 .functor AND 1, v0000018323966dd0_0, v00000183239adeb0_0, C4<1>, C4<1>;
L_0000018323963f90 .functor OR 1, v0000018323966bf0_0, L_0000018323963ba0, C4<0>, C4<0>;
v0000018323aa7220_0 .net *"_ivl_2", 0 0, L_0000018323963ba0;  1 drivers
v0000018323aa6b50_0 .net "a", 0 0, v0000018323aab960_0;  1 drivers
v0000018323aa88c0_0 .net "b", 0 0, v00000183239add70_0;  1 drivers
v0000018323966b50_0 .net "c", 0 0, L_0000018323963f90;  alias, 1 drivers
v0000018323966bf0_0 .var "carry", 0 0;
v0000018323966c90_0 .net "cin", 0 0, v00000183239adeb0_0;  1 drivers
v0000018323966d30_0 .net "s", 0 0, L_0000018323963e40;  alias, 1 drivers
v0000018323966dd0_0 .var "sum", 0 0;
E_00000183239697e0 .event anyedge, v0000018323966c90_0, v0000018323aa88c0_0, v0000018323aa6b50_0;
    .scope S_00000183239669c0;
T_0 ;
    %wait E_00000183239697e0;
    %load/vec4 v0000018323aa6b50_0;
    %load/vec4 v0000018323aa88c0_0;
    %xor;
    %assign/vec4 v0000018323966dd0_0, 0;
    %load/vec4 v0000018323aa6b50_0;
    %load/vec4 v0000018323aa88c0_0;
    %and;
    %assign/vec4 v0000018323966bf0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018323aaa230;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018323aab960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000183239add70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000183239adeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018323aab960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018323aab960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000183239add70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018323aab960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000183239adeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000183239add70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018323aab960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018323aab960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000183239add70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018323aab960_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %vpi_call 2 19 "$dumpflush" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000018323aaa230;
T_2 ;
    %vpi_call 2 22 "$monitor", $time, "a=%b b=%b cin=%b sum=%b carry=%b", v0000018323aab960_0, v00000183239add70_0, v00000183239adeb0_0, v00000183239ae310_0, v00000183239ada50_0 {0 0 0};
    %vpi_call 2 23 "$dumpfile", "test_fa.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018323aaa230 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_fa.v";
    "fa.v";
