// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9_ram) {
        ram[0] = "0b00111111100010000010001011110111";
        ram[1] = "0b00111111101000100100011001000101";
        ram[2] = "0b10111110100011111111010101111011";
        ram[3] = "0b10111101110001010000000000111101";
        ram[4] = "0b00111101111000000100011111110100";
        ram[5] = "0b10111111000111111111100001110101";
        ram[6] = "0b10111111101001111110111000010100";
        ram[7] = "0b10111111110001110110111100100101";
        ram[8] = "0b10111111011010110101111110100111";
        ram[9] = "0b11000000010100011110100001011001";
        ram[10] = "0b00111111101110011111100001000100";
        ram[11] = "0b10111111100100000000010001000001";
        ram[12] = "0b10111111001110110010101010110011";
        ram[13] = "0b10111101111101011110111110101110";
        ram[14] = "0b00111111000001000111001101001000";
        ram[15] = "0b00111111001111011110100010101011";
        ram[16] = "0b00111101110100011011111011011001";
        ram[17] = "0b10111110001010110111000101110111";
        ram[18] = "0b10111111001100001011000100011001";
        ram[19] = "0b10111111100111110101011001110110";
        ram[20] = "0b10111111001111011010101111010011";
        ram[21] = "0b10111110100010101010001001011111";
        ram[22] = "0b10111110001100111110011110001010";
        ram[23] = "0b10111110110000100100100011011111";
        ram[24] = "0b10111101101101101000110111011110";
        ram[25] = "0b00111110010100010101111100000111";
        ram[26] = "0b00111110100101101001001011101110";
        ram[27] = "0b10111110001111000010000001110000";
        ram[28] = "0b10111111000000011110000000101110";
        ram[29] = "0b11000000000110010001010100101101";
        ram[30] = "0b00111111000111001000010010111010";
        ram[31] = "0b10111110000011011000110110010011";
        ram[32] = "0b10111111001110001011011001111010";
        ram[33] = "0b10111110011111010101001101111011";
        ram[34] = "0b10111110001001100011010011111001";
        ram[35] = "0b00111101110110000010100001110111";
        ram[36] = "0b00111110111011011100001011011001";
        ram[37] = "0b10111101111000011110011110000110";
        ram[38] = "0b10111111010001111100101010000111";
        ram[39] = "0b10111111011110001101000011110110";
        ram[40] = "0b00111111011111110100000111011010";
        ram[41] = "0b00111101010111100010000001011010";
        ram[42] = "0b00111100011010100011100110101010";
        ram[43] = "0b10111100110110011101010101010011";
        ram[44] = "0b00111110010100100001000101001010";
        ram[45] = "0b10111111010110011010011110000110";
        ram[46] = "0b00111110100011111100111111000011";
        ram[47] = "0b10111110101010111001010111110100";
        ram[48] = "0b00111101010011101011010100000101";
        ram[49] = "0b10111111100011010001110111010000";
        ram[50] = "0b00111111000110000011100001000011";
        ram[51] = "0b00111110111100000001000111110010";
        ram[52] = "0b10111110101111000101101010011101";
        ram[53] = "0b00111101000100100110110001011000";
        ram[54] = "0b10111110001110000101101001100001";
        ram[55] = "0b10111111010010101000111010110111";
        ram[56] = "0b10111110010111101101010110100100";
        ram[57] = "0b10111111000110000110111010100000";
        ram[58] = "0b00111100001110001110011001000100";
        ram[59] = "0b00111110101010000110100110000000";
        ram[60] = "0b00111101100110010111010101111111";
        ram[61] = "0b00111111000101100101100000101010";
        ram[62] = "0b00111101100010100110111000101001";
        ram[63] = "0b00111111000110000110011010100110";
        ram[64] = "0b10111110001000101011001110011111";
        ram[65] = "0b00111100100101111100101010001110";
        ram[66] = "0b00111110100100001010010110110010";
        ram[67] = "0b00111110010011011001000010011101";
        ram[68] = "0b10111110001101100101011111000100";
        ram[69] = "0b00111111000101110011010001110100";
        ram[70] = "0b00111111110001110011100000100101";
        ram[71] = "0b00111111010110010111110000101111";
        ram[72] = "0b00111110110101101001110011011000";
        ram[73] = "0b00111110001011101010110101111100";
        ram[74] = "0b00111110101110011001000111011010";
        ram[75] = "0b00111111000000100111111000000000";
        ram[76] = "0b00111111000000000010001011010110";
        ram[77] = "0b00111111010010110001110011100011";
        ram[78] = "0b00111111000010010100000110101011";
        ram[79] = "0b00111111010011011010000011010110";
        ram[80] = "0b10111110001111110110001000100110";
        ram[81] = "0b00111101110101001011001011110110";
        ram[82] = "0b10111101000001110101000010110100";
        ram[83] = "0b00111110101111101101010010111000";
        ram[84] = "0b10111101010000100000001100011101";
        ram[85] = "0b00111110101011110000001001000001";
        ram[86] = "0b00111111000001011111010110110111";
        ram[87] = "0b00111110110011110010010101101110";
        ram[88] = "0b00111111000100010000110011001000";
        ram[89] = "0b00111110110110000100000110110011";
        ram[90] = "0b10111111111101000110100111011100";
        ram[91] = "0b00111111100001010000111010111000";
        ram[92] = "0b10111111101000101011100111110010";
        ram[93] = "0b10111111010011011010000011101000";
        ram[94] = "0b10111110001110011011100000101000";
        ram[95] = "0b10111111000111111100001101101111";
        ram[96] = "0b10111111100100011110101011110011";
        ram[97] = "0b10111111100100010110111000000011";
        ram[98] = "0b10111111101110110110011111101011";
        ram[99] = "0b00111111100001111011110000010011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9_ram("nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9() {
    delete meminst;
}


};//endmodule
#endif
