Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 33995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
