// Seed: 1394853905
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5
    , id_9,
    input id_6,
    input logic id_7,
    output id_8
);
  type_0 id_10 (
      .id_0(1 & 1'd0),
      .id_1(1),
      .id_2(id_6)
  );
endmodule
