#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 17 00:09:57 2023
# Process ID: 9952
# Current directory: C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.runs/synth_1
# Command line: vivado.exe -log top_FNN.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_FNN.tcl
# Log file: C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.runs/synth_1/top_FNN.vds
# Journal file: C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_FNN.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 456.930 ; gain = 159.328
Command: synth_design -top top_FNN -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2232 
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_0 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_0.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_1 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_1.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_10 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_10.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_11 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_11.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_12 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_12.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_13 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_13.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_14 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_14.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_15 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_15.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_16 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_16.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_17 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_17.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_18 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_18.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_19 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_19.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_2 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_2.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_20 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_20.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_21 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_21.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_22 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_22.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_23 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_23.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_24 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_24.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_25 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_25.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_26 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_26.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_27 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_27.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_28 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_28.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_29 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_29.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_3 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_3.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_4 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_4.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_5 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_5.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_6 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_6.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_7 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_7.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_8 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_8.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_1_9 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_9.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_0 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_0.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_1 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_1.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_10 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_10.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_11 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_11.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_12 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_12.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_13 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_13.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_14 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_14.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_15 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_15.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_16 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_16.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_17 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_17.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_18 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_18.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_19 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_19.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_2 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_2.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_20 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_20.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_21 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_21.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_22 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_22.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_23 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_23.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_24 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_24.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_25 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_25.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_26 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_26.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_27 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_27.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_28 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_28.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_29 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_29.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_3 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_3.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_4 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_4.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_5 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_5.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_6 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_6.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_7 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_7.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_8 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_8.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_2_9 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_9.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_0 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_0.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_1 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_1.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_2 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_2.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_3 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_3.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_4 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_4.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_5 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_5.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_6 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_6.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_7 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_7.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_8 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_8.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_3_9 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_9.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_0 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_0.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_1 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_1.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_2 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_2.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_3 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_3.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_4 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_4.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_5 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_5.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_6 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_6.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_7 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_7.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_8 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_8.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Neuron_4_9 with formal parameter declaration list [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_9.sv:48]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 723.234 ; gain = 241.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_FNN' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/top_FNN.sv:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Layer1' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Layer1.sv:3]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 1 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_0' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_0.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Sig_ROM' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Sig_ROM.sv:23]
	Parameter inWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sig_ROM' (1#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Sig_ROM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_0' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_0.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_0' (2#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_0.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_0' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_0.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_0' (3#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_0.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_1' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_1.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_1' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_1.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_1' (4#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_1.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_1' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_1.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_1' (5#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_1.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_2' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_2.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_2' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_2.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_2' (6#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_2.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_2' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_2.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_2' (7#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_2.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_3' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_3.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_3' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_3.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_3' (8#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_3.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_3' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_3.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_3' (9#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_3.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_4' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_4.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_4' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_4.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_4' (10#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_4.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_4' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_4.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_4' (11#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_4.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_5' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_5.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_5' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_5.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_5' (12#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_5.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_5' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_5.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_5' (13#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_5.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_6' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_6.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_6' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_6.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_6' (14#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_6.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_6' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_6.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_6' (15#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_6.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_7' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_7.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_7' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_7.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_7' (16#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_7.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_7' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_7.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_7' (17#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_7.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_8' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_8.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_8' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_8.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_8' (18#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_8.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_8' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_8.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_8' (19#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_8.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_9' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_9.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_9' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_9.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_9' (20#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_9.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_9' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_9.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_9' (21#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_9.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_10' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_10.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_10' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_10.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_10' (22#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_10.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_10' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_10.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_10' (23#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_10.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_11' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_11.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_11' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_11.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_11' (24#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_11.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_11' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_11.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_11' (25#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_11.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_12' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_12.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_12' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_12.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_12' (26#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_12.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_12' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_12.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_12' (27#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_12.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_13' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_13.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_13' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_13.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_13' (28#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_13.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_13' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_13.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_13' (29#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_13.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_14' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_14.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_14' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_14.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_14' (30#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_14.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_14' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_14.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_14' (31#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_14.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_15' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_15.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_15' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_15.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_15' (32#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_15.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_15' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_15.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_15' (33#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_15.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_16' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_16.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_16' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_16.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_16' (34#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_16.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_16' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_16.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_16' (35#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_16.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_17' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_17.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_17' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_17.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_17' (36#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_17.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_17' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_17.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_17' (37#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_17.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_18' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_18.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_18' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_18.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_18' (38#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_18.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_18' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_18.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_18' (39#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_18.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_19' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_19.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_19' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_19.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_19' (40#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_19.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_19' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_19.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_19' (41#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_19.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_20' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_20.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_20' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_20.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_20' (42#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_20.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_20' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_20.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_20' (43#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_20.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_21' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_21.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_21' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_21.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_21' (44#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_21.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_21' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_21.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_21' (45#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_21.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_22' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_22.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_22' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_22.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_22' (46#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_22.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_22' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_22.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_22' (47#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_22.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_23' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_23.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_23' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_23.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_23' (48#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_23.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_23' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_23.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_23' (49#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_23.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_24' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_24.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_24' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_24.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_24' (50#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_24.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_24' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_24.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_24' (51#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_24.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_25' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_25.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_25' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_25.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_25' (52#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_25.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_25' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_25.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_25' (53#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_25.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_26' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_26.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_26' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_26.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_26' (54#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_26.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_26' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_26.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_26' (55#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_26.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_27' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_27.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_27' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_27.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_27' (56#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_27.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_27' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_27.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_27' (57#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_27.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_28' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_28.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_28' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_28.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_28' (58#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_28.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_28' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_28.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_28' (59#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_28.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_1_29' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_29.sv:25]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_1_29' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_29.sv:25]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_1_29' (60#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_1_29.sv:25]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'W_Mem_1_29' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_29.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_1_29' (61#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_1_29.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'Layer1' (62#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Layer1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Layer2' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Layer2.sv:3]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 2 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_0' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_0.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_0' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_0.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_0' (63#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_0.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_0' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_0.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_0' (64#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_0.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_1' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_1.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_1' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_1.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_1' (65#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_1.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_1' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_1.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_1' (66#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_1.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_2' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_2.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_2' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_2.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_2' (67#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_2.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_2' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_2.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_2' (68#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_2.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_3' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_3.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_3' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_3.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_3' (69#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_3.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_3' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_3.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_3' (70#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_3.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_4' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_4.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_4' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_4.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_4' (71#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_4.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_4' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_4.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_4' (72#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_4.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_5' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_5.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_5' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_5.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_5' (73#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_5.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_5' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_5.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_5' (74#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_5.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_6' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_6.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_6' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_6.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_6' (75#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_6.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_6' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_6.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_6' (76#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_6.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_7' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_7.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_7' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_7.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_7' (77#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_7.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_7' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_7.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_7' (78#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_7.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_8' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_8.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_8' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_8.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_8' (79#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_8.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_8' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_8.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_8' (80#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_8.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_9' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_9.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_9' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_9.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_9' (81#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_9.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_9' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_9.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_9' (82#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_9.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_10' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_10.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_10' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_10.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_10' (83#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_10.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_10' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_10.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_10' (84#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_10.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_11' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_11.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_11' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_11.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_11' (85#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_11.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_11' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_11.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_11' (86#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_11.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_12' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_12.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_12' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_12.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_12' (87#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_12.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_12' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_12.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_12' (88#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_12.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_13' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_13.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_13' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_13.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_13' (89#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_13.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_13' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_13.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_13' (90#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_13.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_14' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_14.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_14' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_14.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_14' (91#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_14.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_14' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_14.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_14' (92#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_14.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_15' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_15.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_15' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_15.sv:25]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_15' (93#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_15.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_15' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_15.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_15' (94#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_15.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_16' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_16.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_16' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_16.sv:26]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_16' (95#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_16.sv:26]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_16' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_16.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_16' (96#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_16.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Neuron_2_17' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_17.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'W_Mem_2_17' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_17.sv:25]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_17' (97#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_17.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_17' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_17.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_17' (98#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_17.sv:25]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'W_Mem_2_18' (99#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/W_Mem_2_18.sv:25]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_18' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_18.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'Neuron_2_18' (100#1) [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_18.sv:25]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_19' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_19.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_20' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_20.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_21' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_21.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_22' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_22.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_23' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_23.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_24' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_24.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_25' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_25.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_26' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_26.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_27' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_27.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_28' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_28.sv:169]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_2_29' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_29.sv:169]
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 3 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_0' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_0.sv:169]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_1' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_1.sv:169]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_2' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_2.sv:169]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_3' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_3.sv:169]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_4' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_4.sv:169]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_5' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_5.sv:169]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_6' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_6.sv:169]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_7' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_7.sv:169]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_8' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_8.sv:169]
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'W_Mem_3_9' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_9.sv:169]
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 4 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_0' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_0.sv:169]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_1' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_1.sv:169]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_2' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_2.sv:169]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_3' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_3.sv:169]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_4' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_4.sv:169]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_5' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_5.sv:169]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_6' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_6.sv:169]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_7' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_7.sv:169]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_8' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_8.sv:169]
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 1 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'W_Mem_4_9' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_9.sv:169]
	Parameter numInput bound to: 10 - type: integer 
	Parameter inputWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'i_valid' does not match port width (1) of module 'maxFinder' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/top_FNN.sv:251]
WARNING: [Synth 8-3848] Net weightValid in module/entity top_FNN does not have driver. [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/top_FNN.sv:43]
WARNING: [Synth 8-3848] Net biasValid in module/entity top_FNN does not have driver. [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/top_FNN.sv:44]
WARNING: [Synth 8-3848] Net weightValue in module/entity top_FNN does not have driver. [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/top_FNN.sv:41]
WARNING: [Synth 8-3848] Net biasValue in module/entity top_FNN does not have driver. [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/top_FNN.sv:42]
WARNING: [Synth 8-3848] Net config_layer_num in module/entity top_FNN does not have driver. [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/top_FNN.sv:39]
WARNING: [Synth 8-3848] Net config_neuron_num in module/entity top_FNN does not have driver. [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/top_FNN.sv:40]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port wen
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port wadd[3]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port wadd[2]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port wadd[1]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port wadd[0]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[15]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[14]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[13]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[12]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[11]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[10]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[9]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[8]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[7]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[6]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[5]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[4]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[3]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[2]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[1]
WARNING: [Synth 8-3331] design W_Mem_4_9 has unconnected port win[0]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValid
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[31]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[30]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[29]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[28]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[27]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[26]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[25]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[24]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[23]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[22]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[21]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[20]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[19]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[18]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[17]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port weightValue[16]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[31]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[30]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[29]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[28]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[27]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[26]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[25]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[24]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[23]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[22]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[21]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[20]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[19]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[18]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[17]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[16]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[15]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[14]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[13]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[12]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[11]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[10]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[9]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[8]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[7]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[6]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[5]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[4]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[3]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[2]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[1]
WARNING: [Synth 8-3331] design Neuron_4_9 has unconnected port biasValue[0]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port wen
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port wadd[3]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port wadd[2]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port wadd[1]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port wadd[0]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[15]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[14]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[13]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[12]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[11]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[10]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[9]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[8]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[7]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[6]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[5]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[4]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[3]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[2]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[1]
WARNING: [Synth 8-3331] design W_Mem_4_8 has unconnected port win[0]
WARNING: [Synth 8-3331] design Neuron_4_8 has unconnected port biasValid
WARNING: [Synth 8-3331] design Neuron_4_8 has unconnected port weightValue[31]
WARNING: [Synth 8-3331] design Neuron_4_8 has unconnected port weightValue[30]
WARNING: [Synth 8-3331] design Neuron_4_8 has unconnected port weightValue[29]
WARNING: [Synth 8-3331] design Neuron_4_8 has unconnected port weightValue[28]
WARNING: [Synth 8-3331] design Neuron_4_8 has unconnected port weightValue[27]
WARNING: [Synth 8-3331] design Neuron_4_8 has unconnected port weightValue[26]
WARNING: [Synth 8-3331] design Neuron_4_8 has unconnected port weightValue[25]
WARNING: [Synth 8-3331] design Neuron_4_8 has unconnected port weightValue[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 926.109 ; gain = 444.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 926.109 ; gain = 444.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 926.109 ; gain = 444.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 1127.082 ; gain = 645.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top_FNN__GB0  |           1|     18226|
|2     |top_FNN__GB1  |           1|     17670|
|3     |top_FNN__GB2  |           1|     18448|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 81    
	   2 Input     11 Bit       Adders := 30    
	   2 Input     10 Bit       Adders := 190   
	   2 Input      6 Bit       Adders := 40    
	   2 Input      5 Bit       Adders := 50    
	   2 Input      4 Bit       Adders := 10    
+---Registers : 
	              480 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	               32 Bit    Registers := 162   
	               16 Bit    Registers := 254   
	               15 Bit    Registers := 23    
	               14 Bit    Registers := 26    
	               13 Bit    Registers := 21    
	               11 Bit    Registers := 30    
	               10 Bit    Registers := 110   
	                6 Bit    Registers := 40    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 567   
+---ROMs : 
	                              ROMs := 110   
+---Muxes : 
	   2 Input    480 Bit        Muxes := 2     
	   2 Input    160 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 80    
	   2 Input     32 Bit        Muxes := 401   
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 98    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_FNN 
Detailed RTL Component Info : 
+---Registers : 
	              480 Bit    Registers := 2     
	              160 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    480 Bit        Muxes := 2     
	   2 Input    160 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module Sig_ROM__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_2 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_5 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_8 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_9 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_10 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_11 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_12 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_13 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_14 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_15 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_16 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_17 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_18 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_19 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module Neuron_2_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_21 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module Neuron_2_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_23 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_24 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_25 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_26 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_27 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_2_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module Neuron_2_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_2_29 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Neuron_2_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_4_9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Neuron_4_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module maxFinder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Sig_ROM__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_2 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_3 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_5 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_6 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_7 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_8 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_3_9 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module Neuron_3_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_21 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_23 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_25 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Sig_ROM__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module W_Mem_1_29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Neuron_1_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_0.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_0.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_1.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_1.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_2.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_2.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_3.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_3.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_4.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_4.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_5.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_5.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_6.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_6.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_7.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_7.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_8.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_8.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_9.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_9.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_10.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_10.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_11.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_11.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_12.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_12.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_13.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_13.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_14.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_14.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_15.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_15.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_16.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_16.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_17.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_17.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_18.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_18.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_19.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_19.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_20.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_20.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_21.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_21.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_22.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_22.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_23.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_23.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_24.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_24.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_25.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_25.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_26.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_26.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_27.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_27.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_28.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_28.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_29.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_2_29.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_0.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_0.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_1.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_1.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_2.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_2.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_3.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_3.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_4.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_4.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_5.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_5.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_6.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_6.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_7.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_7.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_8.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_8.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_9.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_4_9.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_0.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_0.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_1.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_1.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_2.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_2.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_3.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_3.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_4.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_4.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_5.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_5.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_6.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_6.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_7.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_7.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_8.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_8.sv:90]
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-4471] merging register 'myinputd_reg[15:0]' into 'myinputd_reg[15:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_9.sv:153]
INFO: [Synth 8-4471] merging register 'mul_reg[31:0]' into 'mul_reg[31:0]' [C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.srcs/sources_1/new/Neuron_3_9.sv:90]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
DSP Report: Generating DSP comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP comboAdd.
DSP Report: register myinputd_reg is absorbed into DSP comboAdd.
DSP Report: register mul_reg is absorbed into DSP comboAdd.
DSP Report: operator comboAdd is absorbed into DSP comboAdd.
DSP Report: operator mul0 is absorbed into DSP comboAdd.
DSP Report: Generating DSP mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register WM/wout_reg is absorbed into DSP mul_reg.
DSP Report: register myinputd_reg is absorbed into DSP mul_reg.
DSP Report: register mul_reg is absorbed into DSP mul_reg.
DSP Report: operator mul0 is absorbed into DSP mul_reg.
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[0]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[1]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[2]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[3]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[4]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[5]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[6]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[7]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[8]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[9]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[10]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[11]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[12]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[13]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[14]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[15]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[16]' (FD) to 'i_30_0/l2/n_29/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[17]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[18]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[19]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[20]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[21]' (FD) to 'i_30_0/l2/n_29/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[22]' (FD) to 'i_30_0/l2/n_29/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[23]' (FD) to 'i_30_0/l2/n_29/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[24]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[25]' (FD) to 'i_30_0/l2/n_29/bias_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_29/\bias_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[27]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[28]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[29]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_29/bias_reg[30]' (FD) to 'i_30_0/l2/n_29/bias_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_29/\bias_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[0]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[1]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[2]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[3]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[4]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[5]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[6]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[7]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[8]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[9]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[10]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[11]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[12]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[13]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[14]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[15]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[16]' (FD) to 'i_30_0/l2/n_28/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[17]' (FD) to 'i_30_0/l2/n_28/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[18]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[19]' (FD) to 'i_30_0/l2/n_28/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[20]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[21]' (FD) to 'i_30_0/l2/n_28/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[22]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[23]' (FD) to 'i_30_0/l2/n_28/bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[24]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[25]' (FD) to 'i_30_0/l2/n_28/bias_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_28/\bias_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[27]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[28]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[29]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_28/bias_reg[30]' (FD) to 'i_30_0/l2/n_28/bias_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_28/\bias_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[0]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[1]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[2]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[3]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[4]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[5]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[6]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[7]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[8]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[9]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[10]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[11]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[12]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[13]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[14]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[15]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[16]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[17]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[18]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[19]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[20]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[21]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[22]' (FD) to 'i_30_0/l2/n_27/bias_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_27/\bias_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[24]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[25]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[26]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[27]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[28]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[29]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_27/bias_reg[30]' (FD) to 'i_30_0/l2/n_27/bias_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_27/\bias_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[0]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[1]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[2]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[3]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[4]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[5]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[6]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[7]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[8]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_30_0/l2/n_26/bias_reg[9]' (FD) to 'i_30_0/l2/n_26/bias_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_26/\bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_26/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_25/\bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_25/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_24/\bias_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_24/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_23/\bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_23/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_22/\bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_22/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_21/\bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_21/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_20/\bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_20/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_19/\bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_19/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_18/\bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_18/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_17/\bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_17/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_16/\bias_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_16/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_15/\bias_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_15/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_14/\bias_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_14/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_13/\bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_13/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_12/\bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_12/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_11/\bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_11/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_10/\bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_10/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_9/\bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_9/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_8/\bias_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_8/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_7/\bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_7/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_6/\bias_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_6/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_5/\bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_5/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_4/\bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_4/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_3/\bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_3/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_2/\bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_2/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_1/\bias_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_1/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2/n_0/\bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l2/n_0/\bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_3_reg[159] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l3/\n_0/bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l3/\n_0/bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l4/\n_1/bias_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l4/\n_1/bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mFind/\inDataBuffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_3_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mFind/\maxValue_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_3_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\holdData_3_reg[111] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:18 ; elapsed = 00:07:45 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|W_Mem_2_0   | mem              | 32x14         | LUT            | 
|W_Mem_2_1   | mem              | 32x14         | LUT            | 
|W_Mem_2_2   | mem              | 32x15         | LUT            | 
|W_Mem_2_3   | mem              | 32x14         | LUT            | 
|W_Mem_2_4   | mem              | 32x15         | LUT            | 
|W_Mem_2_5   | mem              | 32x15         | LUT            | 
|W_Mem_2_6   | mem              | 32x14         | LUT            | 
|W_Mem_2_7   | mem              | 32x14         | LUT            | 
|W_Mem_2_8   | mem              | 32x15         | LUT            | 
|W_Mem_2_9   | mem              | 32x15         | LUT            | 
|W_Mem_2_10  | mem              | 32x15         | LUT            | 
|W_Mem_2_11  | mem              | 32x14         | LUT            | 
|W_Mem_2_12  | mem              | 32x14         | LUT            | 
|W_Mem_2_13  | mem              | 32x15         | LUT            | 
|W_Mem_2_14  | mem              | 32x15         | LUT            | 
|W_Mem_2_15  | mem              | 32x14         | LUT            | 
|W_Mem_2_16  | mem              | 32x15         | LUT            | 
|W_Mem_2_17  | mem              | 32x15         | LUT            | 
|W_Mem_2_18  | mem              | 32x14         | LUT            | 
|W_Mem_2_19  | mem              | 32x14         | LUT            | 
|W_Mem_2_20  | mem              | 32x13         | LUT            | 
|W_Mem_2_21  | mem              | 32x14         | LUT            | 
|W_Mem_2_22  | mem              | 32x13         | LUT            | 
|W_Mem_2_23  | mem              | 32x14         | LUT            | 
|W_Mem_2_24  | mem              | 32x14         | LUT            | 
|W_Mem_2_25  | mem              | 32x14         | LUT            | 
|W_Mem_2_26  | mem              | 32x15         | LUT            | 
|W_Mem_2_27  | mem              | 32x15         | LUT            | 
|W_Mem_2_28  | mem              | 32x13         | LUT            | 
|W_Mem_2_29  | mem              | 32x14         | LUT            | 
|W_Mem_3_0   | mem              | 32x15         | LUT            | 
|W_Mem_3_1   | mem              | 32x15         | LUT            | 
|W_Mem_3_2   | mem              | 32x15         | LUT            | 
|W_Mem_3_3   | mem              | 32x15         | LUT            | 
|W_Mem_3_4   | mem              | 32x15         | LUT            | 
|W_Mem_3_5   | mem              | 32x15         | LUT            | 
|W_Mem_3_6   | mem              | 32x15         | LUT            | 
|W_Mem_3_7   | mem              | 32x15         | LUT            | 
|W_Mem_3_8   | mem              | 32x15         | LUT            | 
|W_Mem_3_9   | mem              | 32x15         | LUT            | 
|Neuron_2_0  | WM/mem           | 32x14         | LUT            | 
|Neuron_2_0  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_1  | WM/mem           | 32x14         | LUT            | 
|Neuron_2_1  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_2  | WM/mem           | 32x15         | LUT            | 
|Neuron_2_2  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_3  | WM/mem           | 32x14         | LUT            | 
|Neuron_2_3  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_4  | WM/mem           | 32x15         | LUT            | 
|Neuron_2_4  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_5  | WM/mem           | 32x15         | LUT            | 
|Neuron_2_5  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_6  | WM/mem           | 32x14         | LUT            | 
|Neuron_2_6  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_7  | WM/mem           | 32x14         | LUT            | 
|Neuron_2_7  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_8  | WM/mem           | 32x15         | LUT            | 
|Neuron_2_8  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_9  | WM/mem           | 32x15         | LUT            | 
|Neuron_2_9  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_10 | WM/mem           | 32x15         | LUT            | 
|Neuron_2_10 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_11 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_11 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_12 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_12 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_13 | WM/mem           | 32x15         | LUT            | 
|Neuron_2_13 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_14 | WM/mem           | 32x15         | LUT            | 
|Neuron_2_14 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_15 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_15 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_16 | WM/mem           | 32x15         | LUT            | 
|Neuron_2_16 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_17 | WM/mem           | 32x15         | LUT            | 
|Neuron_2_17 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_18 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_18 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_19 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_19 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_20 | WM/mem           | 32x13         | LUT            | 
|Neuron_2_20 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_21 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_21 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_22 | WM/mem           | 32x13         | LUT            | 
|Neuron_2_22 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_23 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_23 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_24 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_24 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_25 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_25 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_26 | WM/mem           | 32x15         | LUT            | 
|Neuron_2_26 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_27 | WM/mem           | 32x15         | LUT            | 
|Neuron_2_27 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_28 | WM/mem           | 32x13         | LUT            | 
|Neuron_2_28 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_2_29 | WM/mem           | 32x14         | LUT            | 
|Neuron_2_29 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_0  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_1  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_2  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_3  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_4  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_5  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_6  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_7  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_8  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_4_9  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_0  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_0  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_1  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_1  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_2  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_2  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_3  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_3  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_4  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_4  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_5  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_5  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_6  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_6  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_7  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_7  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_8  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_8  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_3_9  | WM/mem           | 32x15         | LUT            | 
|Neuron_3_9  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_0  | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_0  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_1  | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_1  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_2  | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_2  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_3  | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_3  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_4  | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_4  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_5  | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_5  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_6  | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_6  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_7  | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_7  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_8  | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_8  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_9  | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_9  | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_10 | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_10 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_11 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_11 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_12 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_12 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_13 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_13 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_14 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_14 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_15 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_15 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_16 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_16 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_17 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_17 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_18 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_18 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_19 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_19 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_20 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_20 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_21 | r_addr_reg_rep   | 1024x15       | Block RAM      | 
|Neuron_1_21 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_22 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_22 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_23 | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_23 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_24 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_24 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_25 | r_addr_reg_rep   | 1024x14       | Block RAM      | 
|Neuron_1_25 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_26 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_26 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_27 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_27 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_28 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_28 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
|Neuron_1_29 | r_addr_reg_rep   | 1024x13       | Block RAM      | 
|Neuron_1_29 | siginst.s1/y_reg | 1024x15       | Block RAM      | 
+------------+------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Neuron_2_0  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_0  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_1  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_1  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_2  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_2  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_3  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_3  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_4  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_4  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_5  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_5  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_6  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_6  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_7  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_7  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_8  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_8  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_9  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_9  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_10 | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_10 | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_11 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_11 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_12 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_12 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_13 | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_13 | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_14 | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_14 | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_15 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_15 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_16 | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_16 | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_17 | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_17 | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_18 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_18 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_19 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_19 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_20 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_20 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_21 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_21 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_22 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_22 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_23 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_23 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_24 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_24 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_25 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_25 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_26 | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_26 | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_27 | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_27 | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_28 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_28 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_2_29 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_2_29 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_0  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_0  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_1  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_1  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_2  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_2  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_3  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_3  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_4  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_4  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_5  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_5  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_6  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_6  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_7  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_7  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_8  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_8  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_4_9  | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_4_9  | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_0  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_0  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_1  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_1  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_2  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_2  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_3  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_3  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_4  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_4  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_5  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_5  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_6  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_6  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_7  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_7  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_8  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_8  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_3_9  | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_3_9  | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_0  | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_0  | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_1  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_1  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_2  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_2  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_3  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_3  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_4  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_4  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_5  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_5  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_6  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_6  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_7  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_7  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_8  | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_8  | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_9  | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_9  | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_10 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_10 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_11 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_11 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_12 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_12 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_13 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_13 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_14 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_14 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_15 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_15 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_16 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_16 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_17 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_17 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_18 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_18 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_19 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_19 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_20 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_20 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_21 | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_21 | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_22 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_22 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_23 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_23 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_24 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_24 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_25 | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_25 | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_26 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_26 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_27 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_27 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_28 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_28 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Neuron_1_29 | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Neuron_1_29 | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top_FNN__GB0  |           1|      8324|
|2     |top_FNN__GB1  |           1|      6222|
|3     |top_FNN__GB2  |           1|      9195|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:19 ; elapsed = 00:07:47 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top_FNN__GB0  |           1|      8324|
|2     |top_FNN__GB1  |           1|      6222|
|3     |top_FNN__GB2  |           1|      9195|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance l2/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_28/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l4/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l3/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l3/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l3/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l3/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l3/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l3/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l3/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l3/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l3/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_0/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_1/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_2/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_3/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_4/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_5/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_6/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_7/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_8/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_9/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_10/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_11/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_12/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_13/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_14/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_15/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_16/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_17/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_18/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_19/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_20/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_21/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_22/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_23/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_24/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_25/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_26/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_27/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_28/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_28/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_29/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:41 ; elapsed = 00:08:09 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:11 ; elapsed = 00:08:40 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:11 ; elapsed = 00:08:40 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:13 ; elapsed = 00:08:42 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:13 ; elapsed = 00:08:42 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:14 ; elapsed = 00:08:43 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:14 ; elapsed = 00:08:43 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   341|
|3     |DSP48E1  |   160|
|4     |LUT1     |   804|
|5     |LUT2     |   355|
|6     |LUT3     |  1396|
|7     |LUT4     |   514|
|8     |LUT5     |  2600|
|9     |LUT6     |  1149|
|10    |MUXF7    |    15|
|11    |RAMB18E1 |    70|
|12    |FDRE     |  4579|
|13    |FDSE     |     1|
|14    |IBUF     |    19|
|15    |OBUF     |    33|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+------------+------+
|      |Instance           |Module      |Cells |
+------+-------------------+------------+------+
|1     |top                |            | 12037|
|2     |  l1               |Layer1      |  4181|
|3     |    n_0            |Neuron_1_0  |   179|
|4     |      \siginst.s1  |Sig_ROM_38  |    48|
|5     |    n_1            |Neuron_1_1  |   130|
|6     |    n_10           |Neuron_1_10 |   158|
|7     |      \siginst.s1  |Sig_ROM_37  |    32|
|8     |    n_11           |Neuron_1_11 |   126|
|9     |    n_12           |Neuron_1_12 |   157|
|10    |      \siginst.s1  |Sig_ROM_36  |    32|
|11    |    n_13           |Neuron_1_13 |   122|
|12    |    n_14           |Neuron_1_14 |   155|
|13    |      \siginst.s1  |Sig_ROM_35  |    32|
|14    |    n_15           |Neuron_1_15 |   125|
|15    |    n_16           |Neuron_1_16 |   150|
|16    |      \siginst.s1  |Sig_ROM_34  |    32|
|17    |    n_17           |Neuron_1_17 |   121|
|18    |    n_18           |Neuron_1_18 |   158|
|19    |      \siginst.s1  |Sig_ROM_33  |    32|
|20    |    n_19           |Neuron_1_19 |   126|
|21    |    n_2            |Neuron_1_2  |   150|
|22    |      \siginst.s1  |Sig_ROM_32  |    32|
|23    |    n_20           |Neuron_1_20 |   153|
|24    |      \siginst.s1  |Sig_ROM_31  |    32|
|25    |    n_21           |Neuron_1_21 |   116|
|26    |    n_22           |Neuron_1_22 |   153|
|27    |      \siginst.s1  |Sig_ROM_30  |    32|
|28    |    n_23           |Neuron_1_23 |   125|
|29    |    n_24           |Neuron_1_24 |   153|
|30    |      \siginst.s1  |Sig_ROM_29  |    32|
|31    |    n_25           |Neuron_1_25 |   122|
|32    |    n_26           |Neuron_1_26 |   155|
|33    |      \siginst.s1  |Sig_ROM_28  |    32|
|34    |    n_27           |Neuron_1_27 |   122|
|35    |    n_28           |Neuron_1_28 |   140|
|36    |      \siginst.s1  |Sig_ROM_27  |    18|
|37    |    n_29           |Neuron_1_29 |   125|
|38    |    n_3            |Neuron_1_3  |   120|
|39    |    n_4            |Neuron_1_4  |   154|
|40    |      \siginst.s1  |Sig_ROM_26  |    32|
|41    |    n_5            |Neuron_1_5  |   128|
|42    |    n_6            |Neuron_1_6  |   156|
|43    |      \siginst.s1  |Sig_ROM_25  |    32|
|44    |    n_7            |Neuron_1_7  |   123|
|45    |    n_8            |Neuron_1_8  |   153|
|46    |      \siginst.s1  |Sig_ROM_24  |    32|
|47    |    n_9            |Neuron_1_9  |   126|
|48    |  l2               |Layer2      |  3931|
|49    |    n_0            |Neuron_2_0  |   186|
|50    |      \siginst.s1  |Sig_ROM_23  |    33|
|51    |    n_1            |Neuron_2_1  |   118|
|52    |    n_10           |Neuron_2_10 |   149|
|53    |      \siginst.s1  |Sig_ROM_22  |    32|
|54    |    n_11           |Neuron_2_11 |   111|
|55    |    n_12           |Neuron_2_12 |   145|
|56    |      \siginst.s1  |Sig_ROM_21  |    32|
|57    |    n_13           |Neuron_2_13 |   117|
|58    |    n_14           |Neuron_2_14 |   144|
|59    |      \siginst.s1  |Sig_ROM_20  |    32|
|60    |    n_15           |Neuron_2_15 |   111|
|61    |    n_16           |Neuron_2_16 |   146|
|62    |      \siginst.s1  |Sig_ROM_19  |    32|
|63    |    n_17           |Neuron_2_17 |   117|
|64    |    n_18           |Neuron_2_18 |   147|
|65    |      \siginst.s1  |Sig_ROM_18  |    32|
|66    |    n_19           |Neuron_2_19 |   115|
|67    |    n_2            |Neuron_2_2  |   145|
|68    |      \siginst.s1  |Sig_ROM_17  |    32|
|69    |    n_20           |Neuron_2_20 |   145|
|70    |      \siginst.s1  |Sig_ROM_16  |    32|
|71    |    n_21           |Neuron_2_21 |   113|
|72    |    n_22           |Neuron_2_22 |   142|
|73    |      \siginst.s1  |Sig_ROM_15  |    32|
|74    |    n_23           |Neuron_2_23 |   115|
|75    |    n_24           |Neuron_2_24 |   143|
|76    |      \siginst.s1  |Sig_ROM_14  |    32|
|77    |    n_25           |Neuron_2_25 |   116|
|78    |    n_26           |Neuron_2_26 |   147|
|79    |      \siginst.s1  |Sig_ROM_13  |    32|
|80    |    n_27           |Neuron_2_27 |   119|
|81    |    n_28           |Neuron_2_28 |   128|
|82    |      \siginst.s1  |Sig_ROM_12  |    18|
|83    |    n_29           |Neuron_2_29 |   112|
|84    |    n_3            |Neuron_2_3  |   111|
|85    |    n_4            |Neuron_2_4  |   150|
|86    |      \siginst.s1  |Sig_ROM_11  |    32|
|87    |    n_5            |Neuron_2_5  |   118|
|88    |    n_6            |Neuron_2_6  |   147|
|89    |      \siginst.s1  |Sig_ROM_10  |    32|
|90    |    n_7            |Neuron_2_7  |   114|
|91    |    n_8            |Neuron_2_8  |   150|
|92    |      \siginst.s1  |Sig_ROM_9   |    32|
|93    |    n_9            |Neuron_2_9  |   110|
|94    |  l3               |Layer3      |  1274|
|95    |    n_0            |Neuron_3_0  |   157|
|96    |      \siginst.s1  |Sig_ROM_8   |    33|
|97    |    n_1            |Neuron_3_1  |   111|
|98    |    n_2            |Neuron_3_2  |   149|
|99    |      \siginst.s1  |Sig_ROM_7   |    32|
|100   |    n_3            |Neuron_3_3  |   109|
|101   |    n_4            |Neuron_3_4  |   142|
|102   |      \siginst.s1  |Sig_ROM_6   |    32|
|103   |    n_5            |Neuron_3_5  |   109|
|104   |    n_6            |Neuron_3_6  |   142|
|105   |      \siginst.s1  |Sig_ROM_5   |    32|
|106   |    n_7            |Neuron_3_7  |   107|
|107   |    n_8            |Neuron_3_8  |   133|
|108   |      \siginst.s1  |Sig_ROM_4   |    18|
|109   |    n_9            |Neuron_3_9  |   115|
|110   |  l4               |Layer4      |  1199|
|111   |    n_0            |Neuron_4_0  |   134|
|112   |      \siginst.s1  |Sig_ROM_3   |    17|
|113   |    n_1            |Neuron_4_1  |   115|
|114   |    n_2            |Neuron_4_2  |   118|
|115   |      \siginst.s1  |Sig_ROM_2   |     2|
|116   |    n_3            |Neuron_4_3  |   112|
|117   |    n_4            |Neuron_4_4  |   131|
|118   |      \siginst.s1  |Sig_ROM_1   |    17|
|119   |    n_5            |Neuron_4_5  |   113|
|120   |    n_6            |Neuron_4_6  |   134|
|121   |      \siginst.s1  |Sig_ROM_0   |    17|
|122   |    n_7            |Neuron_4_7  |   112|
|123   |    n_8            |Neuron_4_8  |   116|
|124   |      \siginst.s1  |Sig_ROM     |     2|
|125   |    n_9            |Neuron_4_9  |   114|
|126   |  mFind            |maxFinder   |   210|
+------+-------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:14 ; elapsed = 00:08:43 . Memory (MB): peak = 1294.426 ; gain = 812.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5987 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:14 ; elapsed = 00:08:43 . Memory (MB): peak = 1294.426 ; gain = 812.355
Synthesis Optimization Complete : Time (s): cpu = 00:08:14 ; elapsed = 00:08:43 . Memory (MB): peak = 1294.426 ; gain = 812.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.909 . Memory (MB): peak = 1294.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1294.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
613 Infos, 267 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:43 ; elapsed = 00:09:29 . Memory (MB): peak = 1294.426 ; gain = 837.234
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1294.426 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/RAJESH KUMAR/Desktop/Digital_IC_Assign/Final_Project_HW_Acc/Final_Project_HW_Acc.runs/synth_1/top_FNN.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.426 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_FNN_utilization_synth.rpt -pb top_FNN_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 00:20:08 2023...
