#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ba7d6e4e80 .scope module, "and_gate" "and_gate" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o000001ba7d6e6fd8 .functor BUFZ 1, C4<z>; HiZ drive
o000001ba7d6e7008 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ba7d6e6c30 .functor AND 1, o000001ba7d6e6fd8, o000001ba7d6e7008, C4<1>, C4<1>;
v000001ba7d6e43a0_0 .net "a", 0 0, o000001ba7d6e6fd8;  0 drivers
v000001ba7d696d10_0 .net "b", 0 0, o000001ba7d6e7008;  0 drivers
v000001ba7d6e6b90_0 .net "out", 0 0, L_000001ba7d6e6c30;  1 drivers
S_000001ba7d6e5010 .scope module, "or_gate" "or_gate" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o000001ba7d6e70f8 .functor BUFZ 1, C4<z>; HiZ drive
o000001ba7d6e7128 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ba7d697110 .functor OR 1, o000001ba7d6e70f8, o000001ba7d6e7128, C4<0>, C4<0>;
v000001ba7d6e51a0_0 .net "a", 0 0, o000001ba7d6e70f8;  0 drivers
v000001ba7d6e5240_0 .net "b", 0 0, o000001ba7d6e7128;  0 drivers
v000001ba7d69d210_0 .net "out", 0 0, L_000001ba7d697110;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Gates.v";
