INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:05:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 buffer24/fifo/Memory_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer11/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 1.773ns (19.488%)  route 7.325ns (80.512%))
  Logic Levels:           24  (CARRY4=7 LUT3=2 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1032, unset)         0.508     0.508    buffer24/fifo/clk
                         FDRE                                         r  buffer24/fifo/Memory_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/fifo/Memory_reg[0][2]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer24/fifo/Memory_reg[0]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 r  buffer24/fifo/minusOp_carry_i_99/O
                         net (fo=2, unplaced)         0.388     1.657    cmpi1/buffer24_outs[2]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.700 r  cmpi1/minusOp_carry_i_71/O
                         net (fo=1, unplaced)         0.459     2.159    cmpi1/minusOp_carry_i_71_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.404 r  cmpi1/minusOp_carry_i_43/CO[3]
                         net (fo=1, unplaced)         0.007     2.411    cmpi1/minusOp_carry_i_43_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.461 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     2.461    cmpi1/minusOp_carry_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.511 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.511    cmpi1/minusOp_carry_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.561 f  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=42, unplaced)        0.666     3.227    control_merge0/tehb/control/Memory_reg[0][0][0]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.270 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, unplaced)         0.415     3.685    buffer3/fifo/control_merge0_index
                         LUT5 (Prop_lut5_I1_O)        0.043     3.728 r  buffer3/fifo/fullReg_i_2__0/O
                         net (fo=49, unplaced)        0.326     4.054    buffer13/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.097 r  buffer13/control/dataReg[10]_i_1/O
                         net (fo=2, unplaced)         0.255     4.352    buffer4/control/D[3]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.395 r  buffer4/control/outs[10]_i_1/O
                         net (fo=3, unplaced)         0.395     4.790    cmpi0/i__i_29_0[10]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.833 r  cmpi0/i__i_56/O
                         net (fo=1, unplaced)         0.459     5.292    cmpi0/i__i_56_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.537 r  cmpi0/i__i_36/CO[3]
                         net (fo=1, unplaced)         0.000     5.537    cmpi0/i__i_36_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.587 r  cmpi0/i__i_24/CO[3]
                         net (fo=1, unplaced)         0.000     5.587    cmpi0/i__i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.637 r  cmpi0/i__i_13/CO[3]
                         net (fo=17, unplaced)        0.644     6.281    init0/control/result[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     6.324 r  init0/control/i__i_20/O
                         net (fo=2, unplaced)         0.255     6.579    init0/control/i__i_20_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.622 f  init0/control/i__i_10/O
                         net (fo=7, unplaced)         0.279     6.901    init1/control/fullReg_reg_6
                         LUT6 (Prop_lut6_I3_O)        0.043     6.944 f  init1/control/i___4_i_2/O
                         net (fo=6, unplaced)         0.276     7.220    fork20/control/generateBlocks[3].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     7.263 f  fork20/control/generateBlocks[3].regblock/join_inputs/i___2_i_4/O
                         net (fo=5, unplaced)         0.272     7.535    fork23/control/generateBlocks[0].regblock/buffer56_outs_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     7.578 r  fork23/control/generateBlocks[0].regblock/i___2_i_2/O
                         net (fo=9, unplaced)         0.285     7.863    fork19/control/generateBlocks[3].regblock/anyBlockStop_19
                         LUT6 (Prop_lut6_I4_O)        0.043     7.906 f  fork19/control/generateBlocks[3].regblock/join_inputs//i___2/O
                         net (fo=3, unplaced)         0.262     8.168    fork14/control/generateBlocks[2].regblock/addi7_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     8.211 f  fork14/control/generateBlocks[2].regblock/fullReg_i_2__2/O
                         net (fo=3, unplaced)         0.262     8.473    fork12/control/generateBlocks[5].regblock/transmitValue_reg_4
                         LUT4 (Prop_lut4_I3_O)        0.043     8.516 r  fork12/control/generateBlocks[5].regblock/transmitValue_i_2__5/O
                         net (fo=3, unplaced)         0.395     8.911    fork12/control/generateBlocks[5].regblock/blockStopArray[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     8.954 r  fork12/control/generateBlocks[5].regblock/fullReg_i_3__0/O
                         net (fo=12, unplaced)        0.292     9.246    fork9/control/generateBlocks[1].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     9.289 r  fork9/control/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     9.606    buffer11/dataReg_reg[0]_1[0]
                         FDRE                                         r  buffer11/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1032, unset)         0.483     9.683    buffer11/clk
                         FDRE                                         r  buffer11/dataReg_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.455    buffer11/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 -0.151    




