<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='362' type='bool llvm::SUnit::isInstr() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='582' u='c' c='_ZNK4llvm11ScheduleDAG12getInstrDescEPKNS_5SUnitE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='360'>/// Returns true if this SUnit refers to a machine instruction as
    /// opposed to an SDNode.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='797' u='c' c='_ZNK4llvm12GCNSubtarget21adjustSchedDependencyEPNS_5SUnitEiS2_iRNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='797' u='c' c='_ZNK4llvm12GCNSubtarget21adjustSchedDependencyEPNS_5SUnitEiS2_iRNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='1403' u='c' c='_ZN4llvm19GCNHazardRecognizer19ShouldPreferAnotherEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHazardRecognizer.cpp' l='103' u='c' c='_ZN4llvm23HexagonHazardRecognizer19ShouldPreferAnotherEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='691' u='c' c='_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='200' u='c' c='_ZN4llvm16HexagonSubtarget19UsrOverflowMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='392' u='c' c='_ZNK4llvm16HexagonSubtarget21adjustSchedDependencyEPNS_5SUnitEiS2_iRNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='392' u='c' c='_ZNK4llvm16HexagonSubtarget21adjustSchedDependencyEPNS_5SUnitEiS2_iRNS_4SDepE'/>
