# SNP_Noise_Clean

A hardware-based image processing system that removes 5% salt-and-pepper noise using a median filter, written entirely in VHDL. Designed for and synthesized on the Altera DE2-115 FPGA development board using Quartus Prime.

## ğŸ§  Project Overview

This project implements a real-time noise cleaning pipeline using a 3x3 median filter on grayscale images. The architecture uses ROM for image input and RAM for processed image output. The noise cleaning is demonstrated using the standard LENA image with artificially added salt-and-pepper noise.

## ğŸ› ï¸ Key Features

- âš™ï¸ Fully implemented in VHDL
- ğŸ–¼ï¸ 6-bit grayscale image support
- ğŸ§¼ Removes 5% salt-and-pepper noise
- ğŸ’¾ ROM-based input, RAM-based output
- ğŸ§® 3x3 median filter implementation
- ğŸ§ª Verified in ModelSim using testbench with LENA image
- ğŸ›ï¸ Target platform: Altera DE2-115 (Cyclone IV)

## ğŸ§© System Architecture

The system processes grayscale images using a hardware pipeline consisting of the following components:

ROM: Stores the original (noisy) image. Initialized using a .mif file generated from a grayscale image.

3-Row Buffer: Temporarily holds three consecutive image rows to feed the median filter in a sliding window fashion.

Median Filter: Applies a 3x3 median operation to reduce salt-and-pepper noise at each pixel location.

RAM: Stores the cleaned image after processing.

FSM (Finite State Machine): Coordinates read/write operations and controls data flow between ROM, buffer, filter, and RAM.

![image](https://github.com/user-attachments/assets/de88cafc-06a6-4b18-a2f1-5c2594fc7d99)

ğŸ’¡ Each color layer (Red/Green/Blue) is processed separately using this pipeline to support full-color images.

## ğŸ§° Tools Used

- **VHDL** â€“ for RTL design
- **ModelSim** â€“ for simulation
- **Quartus Prime 20.1** â€“ for synthesis
- **RAW2MIF** â€“ converts image to memory initialization format
- **MIF2RAW** â€“ converts processed output back to viewable image

## ğŸ–¼ï¸ Demonstration

From left to right:
1. Original clean image
2. Noisy image (5% noise)
3. Result from Python median filter (reference)
4. Result from VHDL simulation

![image](https://github.com/user-attachments/assets/8f165343-d2fe-4d54-b3f4-efbb32cbafd7)

## ğŸ“ Folder Structure
â”œâ”€â”€ src/ # VHDL source files

â”œâ”€â”€ sim/ # ModelSim simulation files and testbenches

â”œâ”€â”€ images/ # Original, noisy, and output images

â”œâ”€â”€ tools/ # RAW2MIF and MIF2RAW converters

â”œâ”€â”€ docs/ # System architecture diagrams and explanations

â””â”€â”€ README.md

## âœ… How to Run

1. Load your image using the provided `RAW2MIF` converter.
2. Simulate the design in ModelSim (`testbench.vhd`).
3. Synthesize the design in Quartus Prime targeting DE2-115.
4. Use `MIF2RAW` to convert the RAM output to an image file.
