// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Block_codeRepl1107_proc46 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_r_TLAST,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TDATA,
        in_local_V_data_V_0_din,
        in_local_V_data_V_0_full_n,
        in_local_V_data_V_0_write,
        in_local_V_data_V_1_din,
        in_local_V_data_V_1_full_n,
        in_local_V_data_V_1_write,
        in_local_V_data_V_2_din,
        in_local_V_data_V_2_full_n,
        in_local_V_data_V_2_write,
        in_local_V_data_V_3_din,
        in_local_V_data_V_3_full_n,
        in_local_V_data_V_3_write,
        in_local_V_data_V_4_din,
        in_local_V_data_V_4_full_n,
        in_local_V_data_V_4_write,
        in_local_V_data_V_5_din,
        in_local_V_data_V_5_full_n,
        in_local_V_data_V_5_write,
        in_local_V_data_V_6_din,
        in_local_V_data_V_6_full_n,
        in_local_V_data_V_6_write,
        in_local_V_data_V_7_din,
        in_local_V_data_V_7_full_n,
        in_local_V_data_V_7_write,
        in_local_V_data_V_8_din,
        in_local_V_data_V_8_full_n,
        in_local_V_data_V_8_write,
        in_local_V_data_V_9_din,
        in_local_V_data_V_9_full_n,
        in_local_V_data_V_9_write,
        in_local_V_data_V_10_din,
        in_local_V_data_V_10_full_n,
        in_local_V_data_V_10_write,
        in_local_V_data_V_11_din,
        in_local_V_data_V_11_full_n,
        in_local_V_data_V_11_write,
        in_local_V_data_V_12_din,
        in_local_V_data_V_12_full_n,
        in_local_V_data_V_12_write,
        in_local_V_data_V_13_din,
        in_local_V_data_V_13_full_n,
        in_local_V_data_V_13_write,
        in_local_V_data_V_14_din,
        in_local_V_data_V_14_full_n,
        in_local_V_data_V_14_write,
        in_local_V_data_V_15_din,
        in_local_V_data_V_15_full_n,
        in_local_V_data_V_15_write,
        in_local_V_data_V_16_din,
        in_local_V_data_V_16_full_n,
        in_local_V_data_V_16_write,
        in_local_V_data_V_17_din,
        in_local_V_data_V_17_full_n,
        in_local_V_data_V_17_write,
        in_local_V_data_V_18_din,
        in_local_V_data_V_18_full_n,
        in_local_V_data_V_18_write,
        in_local_V_data_V_19_din,
        in_local_V_data_V_19_full_n,
        in_local_V_data_V_19_write,
        in_local_V_data_V_20_din,
        in_local_V_data_V_20_full_n,
        in_local_V_data_V_20_write,
        in_local_V_data_V_21_din,
        in_local_V_data_V_21_full_n,
        in_local_V_data_V_21_write,
        in_local_V_data_V_22_din,
        in_local_V_data_V_22_full_n,
        in_local_V_data_V_22_write,
        in_local_V_data_V_23_din,
        in_local_V_data_V_23_full_n,
        in_local_V_data_V_23_write,
        in_local_V_data_V_24_din,
        in_local_V_data_V_24_full_n,
        in_local_V_data_V_24_write,
        in_local_V_data_V_25_din,
        in_local_V_data_V_25_full_n,
        in_local_V_data_V_25_write,
        in_local_V_data_V_26_din,
        in_local_V_data_V_26_full_n,
        in_local_V_data_V_26_write,
        in_local_V_data_V_27_din,
        in_local_V_data_V_27_full_n,
        in_local_V_data_V_27_write,
        in_local_V_data_V_28_din,
        in_local_V_data_V_28_full_n,
        in_local_V_data_V_28_write,
        in_local_V_data_V_29_din,
        in_local_V_data_V_29_full_n,
        in_local_V_data_V_29_write,
        in_local_V_data_V_30_din,
        in_local_V_data_V_30_full_n,
        in_local_V_data_V_30_write,
        in_local_V_data_V_31_din,
        in_local_V_data_V_31_full_n,
        in_local_V_data_V_31_write,
        is_last_1_i_0_out_out_din,
        is_last_1_i_0_out_out_full_n,
        is_last_1_i_0_out_out_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] in_r_TLAST;
input   in_r_TVALID;
output   in_r_TREADY;
input  [31:0] in_r_TDATA;
output  [31:0] in_local_V_data_V_0_din;
input   in_local_V_data_V_0_full_n;
output   in_local_V_data_V_0_write;
output  [31:0] in_local_V_data_V_1_din;
input   in_local_V_data_V_1_full_n;
output   in_local_V_data_V_1_write;
output  [31:0] in_local_V_data_V_2_din;
input   in_local_V_data_V_2_full_n;
output   in_local_V_data_V_2_write;
output  [31:0] in_local_V_data_V_3_din;
input   in_local_V_data_V_3_full_n;
output   in_local_V_data_V_3_write;
output  [31:0] in_local_V_data_V_4_din;
input   in_local_V_data_V_4_full_n;
output   in_local_V_data_V_4_write;
output  [31:0] in_local_V_data_V_5_din;
input   in_local_V_data_V_5_full_n;
output   in_local_V_data_V_5_write;
output  [31:0] in_local_V_data_V_6_din;
input   in_local_V_data_V_6_full_n;
output   in_local_V_data_V_6_write;
output  [31:0] in_local_V_data_V_7_din;
input   in_local_V_data_V_7_full_n;
output   in_local_V_data_V_7_write;
output  [31:0] in_local_V_data_V_8_din;
input   in_local_V_data_V_8_full_n;
output   in_local_V_data_V_8_write;
output  [31:0] in_local_V_data_V_9_din;
input   in_local_V_data_V_9_full_n;
output   in_local_V_data_V_9_write;
output  [31:0] in_local_V_data_V_10_din;
input   in_local_V_data_V_10_full_n;
output   in_local_V_data_V_10_write;
output  [31:0] in_local_V_data_V_11_din;
input   in_local_V_data_V_11_full_n;
output   in_local_V_data_V_11_write;
output  [31:0] in_local_V_data_V_12_din;
input   in_local_V_data_V_12_full_n;
output   in_local_V_data_V_12_write;
output  [31:0] in_local_V_data_V_13_din;
input   in_local_V_data_V_13_full_n;
output   in_local_V_data_V_13_write;
output  [31:0] in_local_V_data_V_14_din;
input   in_local_V_data_V_14_full_n;
output   in_local_V_data_V_14_write;
output  [31:0] in_local_V_data_V_15_din;
input   in_local_V_data_V_15_full_n;
output   in_local_V_data_V_15_write;
output  [31:0] in_local_V_data_V_16_din;
input   in_local_V_data_V_16_full_n;
output   in_local_V_data_V_16_write;
output  [31:0] in_local_V_data_V_17_din;
input   in_local_V_data_V_17_full_n;
output   in_local_V_data_V_17_write;
output  [31:0] in_local_V_data_V_18_din;
input   in_local_V_data_V_18_full_n;
output   in_local_V_data_V_18_write;
output  [31:0] in_local_V_data_V_19_din;
input   in_local_V_data_V_19_full_n;
output   in_local_V_data_V_19_write;
output  [31:0] in_local_V_data_V_20_din;
input   in_local_V_data_V_20_full_n;
output   in_local_V_data_V_20_write;
output  [31:0] in_local_V_data_V_21_din;
input   in_local_V_data_V_21_full_n;
output   in_local_V_data_V_21_write;
output  [31:0] in_local_V_data_V_22_din;
input   in_local_V_data_V_22_full_n;
output   in_local_V_data_V_22_write;
output  [31:0] in_local_V_data_V_23_din;
input   in_local_V_data_V_23_full_n;
output   in_local_V_data_V_23_write;
output  [31:0] in_local_V_data_V_24_din;
input   in_local_V_data_V_24_full_n;
output   in_local_V_data_V_24_write;
output  [31:0] in_local_V_data_V_25_din;
input   in_local_V_data_V_25_full_n;
output   in_local_V_data_V_25_write;
output  [31:0] in_local_V_data_V_26_din;
input   in_local_V_data_V_26_full_n;
output   in_local_V_data_V_26_write;
output  [31:0] in_local_V_data_V_27_din;
input   in_local_V_data_V_27_full_n;
output   in_local_V_data_V_27_write;
output  [31:0] in_local_V_data_V_28_din;
input   in_local_V_data_V_28_full_n;
output   in_local_V_data_V_28_write;
output  [31:0] in_local_V_data_V_29_din;
input   in_local_V_data_V_29_full_n;
output   in_local_V_data_V_29_write;
output  [31:0] in_local_V_data_V_30_din;
input   in_local_V_data_V_30_full_n;
output   in_local_V_data_V_30_write;
output  [31:0] in_local_V_data_V_31_din;
input   in_local_V_data_V_31_full_n;
output   in_local_V_data_V_31_write;
output  [0:0] is_last_1_i_0_out_out_din;
input   is_last_1_i_0_out_out_full_n;
output   is_last_1_i_0_out_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_r_TREADY;
reg in_local_V_data_V_0_write;
reg in_local_V_data_V_1_write;
reg in_local_V_data_V_2_write;
reg in_local_V_data_V_3_write;
reg in_local_V_data_V_4_write;
reg in_local_V_data_V_5_write;
reg in_local_V_data_V_6_write;
reg in_local_V_data_V_7_write;
reg in_local_V_data_V_8_write;
reg in_local_V_data_V_9_write;
reg in_local_V_data_V_10_write;
reg in_local_V_data_V_11_write;
reg in_local_V_data_V_12_write;
reg in_local_V_data_V_13_write;
reg in_local_V_data_V_14_write;
reg in_local_V_data_V_15_write;
reg in_local_V_data_V_16_write;
reg in_local_V_data_V_17_write;
reg in_local_V_data_V_18_write;
reg in_local_V_data_V_19_write;
reg in_local_V_data_V_20_write;
reg in_local_V_data_V_21_write;
reg in_local_V_data_V_22_write;
reg in_local_V_data_V_23_write;
reg in_local_V_data_V_24_write;
reg in_local_V_data_V_25_write;
reg in_local_V_data_V_26_write;
reg in_local_V_data_V_27_write;
reg in_local_V_data_V_28_write;
reg in_local_V_data_V_29_write;
reg in_local_V_data_V_30_write;
reg in_local_V_data_V_31_write;
reg is_last_1_i_0_out_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_r_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln20_fu_447_p2;
reg    in_local_V_data_V_0_blk_n;
reg    in_local_V_data_V_1_blk_n;
reg    in_local_V_data_V_2_blk_n;
reg    in_local_V_data_V_3_blk_n;
reg    in_local_V_data_V_4_blk_n;
reg    in_local_V_data_V_5_blk_n;
reg    in_local_V_data_V_6_blk_n;
reg    in_local_V_data_V_7_blk_n;
reg    in_local_V_data_V_8_blk_n;
reg    in_local_V_data_V_9_blk_n;
reg    in_local_V_data_V_10_blk_n;
reg    in_local_V_data_V_11_blk_n;
reg    in_local_V_data_V_12_blk_n;
reg    in_local_V_data_V_13_blk_n;
reg    in_local_V_data_V_14_blk_n;
reg    in_local_V_data_V_15_blk_n;
reg    in_local_V_data_V_16_blk_n;
reg    in_local_V_data_V_17_blk_n;
reg    in_local_V_data_V_18_blk_n;
reg    in_local_V_data_V_19_blk_n;
reg    in_local_V_data_V_20_blk_n;
reg    in_local_V_data_V_21_blk_n;
reg    in_local_V_data_V_22_blk_n;
reg    in_local_V_data_V_23_blk_n;
reg    in_local_V_data_V_24_blk_n;
reg    in_local_V_data_V_25_blk_n;
reg    in_local_V_data_V_26_blk_n;
reg    in_local_V_data_V_27_blk_n;
reg    in_local_V_data_V_28_blk_n;
reg    in_local_V_data_V_29_blk_n;
reg    in_local_V_data_V_30_blk_n;
reg    in_local_V_data_V_31_blk_n;
reg    is_last_1_i_0_out_out_blk_n;
wire   [5:0] add_ln20_fu_453_p2;
reg   [5:0] add_ln20_reg_1226;
wire    io_acc_block_signal_op91;
reg    ap_block_state2;
reg   [31:0] in_data_tmp_reg_1231;
wire   [4:0] trunc_ln203_fu_468_p1;
reg   [4:0] trunc_ln203_reg_1237;
wire   [0:0] or_ln22_fu_472_p2;
reg   [0:0] or_ln22_reg_1242;
wire   [62:0] trunc_ln557_fu_828_p1;
reg   [62:0] trunc_ln557_reg_1247;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_reg_1252;
reg   [10:0] p_Result_i_i_reg_1257;
wire   [51:0] trunc_ln565_fu_850_p1;
reg   [51:0] trunc_ln565_reg_1262;
wire   [53:0] select_ln570_fu_874_p3;
reg   [53:0] select_ln570_reg_1267;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln571_fu_881_p2;
reg   [0:0] icmp_ln571_reg_1272;
wire   [0:0] icmp_ln581_fu_892_p2;
reg   [0:0] icmp_ln581_reg_1278;
wire  signed [11:0] select_ln581_fu_910_p3;
reg  signed [11:0] select_ln581_reg_1284;
wire   [0:0] icmp_ln582_fu_918_p2;
reg   [0:0] icmp_ln582_reg_1290;
wire   [31:0] trunc_ln583_fu_924_p1;
reg   [31:0] trunc_ln583_reg_1296;
reg   [6:0] tmp_3_reg_1302;
wire  signed [31:0] sext_ln581_fu_938_p1;
wire    ap_CS_fsm_state6;
wire   [0:0] and_ln585_fu_1005_p2;
reg   [0:0] and_ln585_reg_1317;
wire   [0:0] and_ln603_fu_1028_p2;
reg   [0:0] and_ln603_reg_1322;
wire   [0:0] or_ln603_fu_1034_p2;
reg   [0:0] or_ln603_reg_1327;
wire   [31:0] select_ln603_1_fu_1040_p3;
reg   [31:0] select_ln603_1_reg_1333;
wire   [53:0] grp_fu_955_p2;
reg   [53:0] ashr_ln586_reg_1338;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_979_p2;
reg   [31:0] shl_ln604_reg_1343;
wire   [0:0] or_ln603_2_fu_1062_p2;
reg   [0:0] or_ln603_2_reg_1348;
wire   [9:0] empty_147_fu_1074_p2;
reg   [9:0] empty_147_reg_1353;
wire   [0:0] icmp_ln203_fu_1080_p2;
reg   [0:0] icmp_ln203_reg_1358;
wire   [10:0] zext_ln203_fu_1086_p1;
reg   [10:0] zext_ln203_reg_1365;
wire   [10:0] select_ln203_2_fu_1096_p3;
reg   [10:0] select_ln203_2_reg_1371;
wire    ap_CS_fsm_state8;
wire   [1023:0] grp_fu_1133_p2;
reg   [1023:0] shl_ln203_reg_1386;
wire    ap_CS_fsm_state9;
wire   [1023:0] and_ln203_fu_1180_p2;
reg   [1023:0] and_ln203_reg_1392;
wire   [1023:0] or_ln203_fu_1217_p2;
wire    ap_CS_fsm_state10;
reg   [1023:0] ctype_data_V_1_0_i_reg_409;
reg   [0:0] is_last_1_i_0_out_dc_0_reg_421;
reg    ap_block_state1;
reg   [5:0] j_0_i_0_i_reg_433;
wire   [63:0] grp_fu_444_p1;
wire   [63:0] bitcast_ln696_fu_824_p1;
wire   [52:0] tmp_33_i_fu_857_p3;
wire   [53:0] zext_ln569_fu_864_p1;
wire   [53:0] sub_ln461_fu_868_p2;
wire   [11:0] zext_ln461_fu_854_p1;
wire   [11:0] sub_ln575_fu_886_p2;
wire   [11:0] add_ln581_fu_898_p2;
wire   [11:0] sub_ln581_fu_904_p2;
wire   [53:0] grp_fu_955_p1;
wire   [31:0] bitcast_ln696_1_fu_960_p1;
wire   [0:0] tmp_4_fu_963_p3;
wire   [0:0] or_ln582_fu_984_p2;
wire   [0:0] xor_ln582_fu_988_p2;
wire   [0:0] icmp_ln585_fu_941_p2;
wire   [0:0] and_ln581_fu_994_p2;
wire   [0:0] xor_ln585_fu_999_p2;
wire   [0:0] or_ln581_fu_1017_p2;
wire   [0:0] icmp_ln603_fu_946_p2;
wire   [0:0] xor_ln581_fu_1022_p2;
wire   [0:0] and_ln585_1_fu_1011_p2;
wire   [31:0] select_ln588_fu_971_p3;
wire   [0:0] xor_ln571_fu_1047_p2;
wire   [0:0] and_ln582_fu_1052_p2;
wire   [0:0] or_ln603_1_fu_1057_p2;
wire   [9:0] shl_ln_fu_1067_p3;
wire   [10:0] xor_ln203_fu_1090_p2;
wire   [31:0] trunc_ln586_fu_1104_p1;
wire   [31:0] select_ln603_fu_1107_p3;
wire   [31:0] select_ln603_2_fu_1113_p3;
wire   [31:0] select_ln603_3_fu_1119_p3;
wire   [1023:0] grp_fu_1133_p0;
wire   [1023:0] grp_fu_1133_p1;
wire   [10:0] zext_ln203_1_fu_1139_p1;
wire   [10:0] select_ln203_fu_1142_p3;
wire   [10:0] select_ln203_1_fu_1148_p3;
wire   [10:0] xor_ln203_1_fu_1154_p2;
wire   [1023:0] zext_ln203_4_fu_1160_p1;
wire   [1023:0] zext_ln203_5_fu_1164_p1;
wire   [1023:0] shl_ln203_1_fu_1168_p2;
wire   [1023:0] lshr_ln203_fu_1174_p2;
reg   [1023:0] tmp_5_fu_1186_p4;
wire   [1023:0] xor_ln203_2_fu_1201_p2;
wire   [1023:0] select_ln203_3_fu_1195_p3;
wire   [1023:0] and_ln203_1_fu_1206_p2;
wire   [1023:0] and_ln203_2_fu_1212_p2;
reg    grp_fu_444_ce;
wire    ap_CS_fsm_state3;
reg   [9:0] ap_NS_fsm;
wire    regslice_both_in_last_V_U_apdone_blk;
wire   [0:0] in_r_TLAST_int;
wire    in_r_TVALID_int;
reg    in_r_TREADY_int;
wire    regslice_both_in_last_V_U_ack_in;
wire    regslice_both_in_data_U_apdone_blk;
wire   [31:0] in_r_TDATA_int;
wire    regslice_both_in_data_U_vld_out;
wire    regslice_both_in_data_U_ack_in;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
end

myproject_axi_fpext_32ns_64_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
myproject_axi_fpext_32ns_64_3_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(in_r_TDATA_int),
    .ce(grp_fu_444_ce),
    .dout(grp_fu_444_p1)
);

myproject_axi_ashr_54ns_32ns_54_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
myproject_axi_ashr_54ns_32ns_54_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln570_reg_1267),
    .din1(grp_fu_955_p1),
    .ce(1'b1),
    .dout(grp_fu_955_p2)
);

myproject_axi_shl_32ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_axi_shl_32ns_32s_32_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln583_reg_1296),
    .din1(sext_ln581_fu_938_p1),
    .ce(1'b1),
    .dout(grp_fu_979_p2)
);

myproject_axi_shl_1024ns_11ns_1024_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 1024 ))
myproject_axi_shl_1024ns_11ns_1024_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1133_p0),
    .din1(grp_fu_1133_p1),
    .ce(1'b1),
    .dout(grp_fu_1133_p2)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_r_TLAST),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_last_V_U_ack_in),
    .data_out(in_r_TLAST_int),
    .vld_out(in_r_TVALID_int),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_data_U_ack_in),
    .data_out(in_r_TDATA_int),
    .vld_out(regslice_both_in_data_U_vld_out),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_data_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        is_last_1_i_0_out_dc_0_reg_421 <= or_ln22_reg_1242;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        is_last_1_i_0_out_dc_0_reg_421 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        j_0_i_0_i_reg_433 <= add_ln20_reg_1226;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_i_0_i_reg_433 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln20_reg_1226 <= add_ln20_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        and_ln203_reg_1392 <= and_ln203_fu_1180_p2;
        shl_ln203_reg_1386 <= grp_fu_1133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        and_ln585_reg_1317 <= and_ln585_fu_1005_p2;
        and_ln603_reg_1322 <= and_ln603_fu_1028_p2;
        or_ln603_reg_1327 <= or_ln603_fu_1034_p2;
        select_ln603_1_reg_1333 <= select_ln603_1_fu_1040_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ashr_ln586_reg_1338 <= grp_fu_955_p2;
        empty_147_reg_1353[9 : 5] <= empty_147_fu_1074_p2[9 : 5];
        icmp_ln203_reg_1358 <= icmp_ln203_fu_1080_p2;
        or_ln603_2_reg_1348 <= or_ln603_2_fu_1062_p2;
        select_ln203_2_reg_1371 <= select_ln203_2_fu_1096_p3;
        shl_ln604_reg_1343 <= grp_fu_979_p2;
        zext_ln203_reg_1365[9 : 5] <= zext_ln203_fu_1086_p1[9 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ctype_data_V_1_0_i_reg_409 <= or_ln203_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        icmp_ln571_reg_1272 <= icmp_ln571_fu_881_p2;
        icmp_ln581_reg_1278 <= icmp_ln581_fu_892_p2;
        icmp_ln582_reg_1290 <= icmp_ln582_fu_918_p2;
        select_ln570_reg_1267 <= select_ln570_fu_874_p3;
        select_ln581_reg_1284 <= select_ln581_fu_910_p3;
        tmp_3_reg_1302 <= {{select_ln581_fu_910_p3[11:5]}};
        trunc_ln583_reg_1296 <= trunc_ln583_fu_924_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd0))) begin
        in_data_tmp_reg_1231 <= in_r_TDATA_int;
        or_ln22_reg_1242 <= or_ln22_fu_472_p2;
        trunc_ln203_reg_1237 <= trunc_ln203_fu_468_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_Result_i_i_reg_1257 <= {{bitcast_ln696_fu_824_p1[62:52]}};
        tmp_reg_1252 <= bitcast_ln696_fu_824_p1[32'd63];
        trunc_ln557_reg_1247 <= trunc_ln557_fu_828_p1;
        trunc_ln565_reg_1262 <= trunc_ln565_fu_850_p1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_444_ce = 1'b1;
    end else begin
        grp_fu_444_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_0_blk_n = in_local_V_data_V_0_full_n;
    end else begin
        in_local_V_data_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_0_write = 1'b1;
    end else begin
        in_local_V_data_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_10_blk_n = in_local_V_data_V_10_full_n;
    end else begin
        in_local_V_data_V_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_10_write = 1'b1;
    end else begin
        in_local_V_data_V_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_11_blk_n = in_local_V_data_V_11_full_n;
    end else begin
        in_local_V_data_V_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_11_write = 1'b1;
    end else begin
        in_local_V_data_V_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_12_blk_n = in_local_V_data_V_12_full_n;
    end else begin
        in_local_V_data_V_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_12_write = 1'b1;
    end else begin
        in_local_V_data_V_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_13_blk_n = in_local_V_data_V_13_full_n;
    end else begin
        in_local_V_data_V_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_13_write = 1'b1;
    end else begin
        in_local_V_data_V_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_14_blk_n = in_local_V_data_V_14_full_n;
    end else begin
        in_local_V_data_V_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_14_write = 1'b1;
    end else begin
        in_local_V_data_V_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_15_blk_n = in_local_V_data_V_15_full_n;
    end else begin
        in_local_V_data_V_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_15_write = 1'b1;
    end else begin
        in_local_V_data_V_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_16_blk_n = in_local_V_data_V_16_full_n;
    end else begin
        in_local_V_data_V_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_16_write = 1'b1;
    end else begin
        in_local_V_data_V_16_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_17_blk_n = in_local_V_data_V_17_full_n;
    end else begin
        in_local_V_data_V_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_17_write = 1'b1;
    end else begin
        in_local_V_data_V_17_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_18_blk_n = in_local_V_data_V_18_full_n;
    end else begin
        in_local_V_data_V_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_18_write = 1'b1;
    end else begin
        in_local_V_data_V_18_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_19_blk_n = in_local_V_data_V_19_full_n;
    end else begin
        in_local_V_data_V_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_19_write = 1'b1;
    end else begin
        in_local_V_data_V_19_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_1_blk_n = in_local_V_data_V_1_full_n;
    end else begin
        in_local_V_data_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_1_write = 1'b1;
    end else begin
        in_local_V_data_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_20_blk_n = in_local_V_data_V_20_full_n;
    end else begin
        in_local_V_data_V_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_20_write = 1'b1;
    end else begin
        in_local_V_data_V_20_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_21_blk_n = in_local_V_data_V_21_full_n;
    end else begin
        in_local_V_data_V_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_21_write = 1'b1;
    end else begin
        in_local_V_data_V_21_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_22_blk_n = in_local_V_data_V_22_full_n;
    end else begin
        in_local_V_data_V_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_22_write = 1'b1;
    end else begin
        in_local_V_data_V_22_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_23_blk_n = in_local_V_data_V_23_full_n;
    end else begin
        in_local_V_data_V_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_23_write = 1'b1;
    end else begin
        in_local_V_data_V_23_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_24_blk_n = in_local_V_data_V_24_full_n;
    end else begin
        in_local_V_data_V_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_24_write = 1'b1;
    end else begin
        in_local_V_data_V_24_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_25_blk_n = in_local_V_data_V_25_full_n;
    end else begin
        in_local_V_data_V_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_25_write = 1'b1;
    end else begin
        in_local_V_data_V_25_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_26_blk_n = in_local_V_data_V_26_full_n;
    end else begin
        in_local_V_data_V_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_26_write = 1'b1;
    end else begin
        in_local_V_data_V_26_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_27_blk_n = in_local_V_data_V_27_full_n;
    end else begin
        in_local_V_data_V_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_27_write = 1'b1;
    end else begin
        in_local_V_data_V_27_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_28_blk_n = in_local_V_data_V_28_full_n;
    end else begin
        in_local_V_data_V_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_28_write = 1'b1;
    end else begin
        in_local_V_data_V_28_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_29_blk_n = in_local_V_data_V_29_full_n;
    end else begin
        in_local_V_data_V_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_29_write = 1'b1;
    end else begin
        in_local_V_data_V_29_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_2_blk_n = in_local_V_data_V_2_full_n;
    end else begin
        in_local_V_data_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_2_write = 1'b1;
    end else begin
        in_local_V_data_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_30_blk_n = in_local_V_data_V_30_full_n;
    end else begin
        in_local_V_data_V_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_30_write = 1'b1;
    end else begin
        in_local_V_data_V_30_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_31_blk_n = in_local_V_data_V_31_full_n;
    end else begin
        in_local_V_data_V_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_31_write = 1'b1;
    end else begin
        in_local_V_data_V_31_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_3_blk_n = in_local_V_data_V_3_full_n;
    end else begin
        in_local_V_data_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_3_write = 1'b1;
    end else begin
        in_local_V_data_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_4_blk_n = in_local_V_data_V_4_full_n;
    end else begin
        in_local_V_data_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_4_write = 1'b1;
    end else begin
        in_local_V_data_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_5_blk_n = in_local_V_data_V_5_full_n;
    end else begin
        in_local_V_data_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_5_write = 1'b1;
    end else begin
        in_local_V_data_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_6_blk_n = in_local_V_data_V_6_full_n;
    end else begin
        in_local_V_data_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_6_write = 1'b1;
    end else begin
        in_local_V_data_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_7_blk_n = in_local_V_data_V_7_full_n;
    end else begin
        in_local_V_data_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_7_write = 1'b1;
    end else begin
        in_local_V_data_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_8_blk_n = in_local_V_data_V_8_full_n;
    end else begin
        in_local_V_data_V_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_8_write = 1'b1;
    end else begin
        in_local_V_data_V_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_9_blk_n = in_local_V_data_V_9_full_n;
    end else begin
        in_local_V_data_V_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        in_local_V_data_V_9_write = 1'b1;
    end else begin
        in_local_V_data_V_9_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd0))) begin
        in_r_TDATA_blk_n = in_r_TVALID_int;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((regslice_both_in_last_V_U_ack_in == 1'b1) & (in_r_TVALID == 1'b1))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd0))) begin
        in_r_TREADY_int = 1'b1;
    end else begin
        in_r_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        is_last_1_i_0_out_out_blk_n = is_last_1_i_0_out_out_full_n;
    end else begin
        is_last_1_i_0_out_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
        is_last_1_i_0_out_out_write = 1'b1;
    end else begin
        is_last_1_i_0_out_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_447_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln20_fu_453_p2 = (j_0_i_0_i_reg_433 + 6'd1);

assign add_ln581_fu_898_p2 = ($signed(12'd4080) + $signed(sub_ln575_fu_886_p2));

assign and_ln203_1_fu_1206_p2 = (xor_ln203_2_fu_1201_p2 & ctype_data_V_1_0_i_reg_409);

assign and_ln203_2_fu_1212_p2 = (select_ln203_3_fu_1195_p3 & and_ln203_reg_1392);

assign and_ln203_fu_1180_p2 = (shl_ln203_1_fu_1168_p2 & lshr_ln203_fu_1174_p2);

assign and_ln581_fu_994_p2 = (xor_ln582_fu_988_p2 & icmp_ln581_reg_1278);

assign and_ln582_fu_1052_p2 = (xor_ln571_fu_1047_p2 & icmp_ln582_reg_1290);

assign and_ln585_1_fu_1011_p2 = (icmp_ln585_fu_941_p2 & and_ln581_fu_994_p2);

assign and_ln585_fu_1005_p2 = (xor_ln585_fu_999_p2 & and_ln581_fu_994_p2);

assign and_ln603_fu_1028_p2 = (xor_ln581_fu_1022_p2 & icmp_ln603_fu_946_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = (((is_last_1_i_0_out_out_full_n == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((io_acc_block_signal_op91 == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd1)) | ((in_r_TVALID_int == 1'b0) & (icmp_ln20_fu_447_p2 == 1'd0)));
end

assign ap_ready = internal_ap_ready;

assign bitcast_ln696_1_fu_960_p1 = in_data_tmp_reg_1231;

assign bitcast_ln696_fu_824_p1 = grp_fu_444_p1;

assign empty_147_fu_1074_p2 = (shl_ln_fu_1067_p3 | 10'd31);

assign grp_fu_1133_p0 = select_ln603_3_fu_1119_p3;

assign grp_fu_1133_p1 = select_ln203_2_reg_1371;

assign grp_fu_955_p1 = $unsigned(sext_ln581_fu_938_p1);

assign icmp_ln203_fu_1080_p2 = ((shl_ln_fu_1067_p3 > empty_147_fu_1074_p2) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_447_p2 = ((j_0_i_0_i_reg_433 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_881_p2 = ((trunc_ln557_reg_1247 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_892_p2 = (($signed(sub_ln575_fu_886_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_918_p2 = ((sub_ln575_fu_886_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_941_p2 = ((select_ln581_reg_1284 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_946_p2 = ((tmp_3_reg_1302 == 7'd0) ? 1'b1 : 1'b0);

assign in_local_V_data_V_0_din = ctype_data_V_1_0_i_reg_409[31:0];

assign in_local_V_data_V_10_din = {{ctype_data_V_1_0_i_reg_409[351:320]}};

assign in_local_V_data_V_11_din = {{ctype_data_V_1_0_i_reg_409[383:352]}};

assign in_local_V_data_V_12_din = {{ctype_data_V_1_0_i_reg_409[415:384]}};

assign in_local_V_data_V_13_din = {{ctype_data_V_1_0_i_reg_409[447:416]}};

assign in_local_V_data_V_14_din = {{ctype_data_V_1_0_i_reg_409[479:448]}};

assign in_local_V_data_V_15_din = {{ctype_data_V_1_0_i_reg_409[511:480]}};

assign in_local_V_data_V_16_din = {{ctype_data_V_1_0_i_reg_409[543:512]}};

assign in_local_V_data_V_17_din = {{ctype_data_V_1_0_i_reg_409[575:544]}};

assign in_local_V_data_V_18_din = {{ctype_data_V_1_0_i_reg_409[607:576]}};

assign in_local_V_data_V_19_din = {{ctype_data_V_1_0_i_reg_409[639:608]}};

assign in_local_V_data_V_1_din = {{ctype_data_V_1_0_i_reg_409[63:32]}};

assign in_local_V_data_V_20_din = {{ctype_data_V_1_0_i_reg_409[671:640]}};

assign in_local_V_data_V_21_din = {{ctype_data_V_1_0_i_reg_409[703:672]}};

assign in_local_V_data_V_22_din = {{ctype_data_V_1_0_i_reg_409[735:704]}};

assign in_local_V_data_V_23_din = {{ctype_data_V_1_0_i_reg_409[767:736]}};

assign in_local_V_data_V_24_din = {{ctype_data_V_1_0_i_reg_409[799:768]}};

assign in_local_V_data_V_25_din = {{ctype_data_V_1_0_i_reg_409[831:800]}};

assign in_local_V_data_V_26_din = {{ctype_data_V_1_0_i_reg_409[863:832]}};

assign in_local_V_data_V_27_din = {{ctype_data_V_1_0_i_reg_409[895:864]}};

assign in_local_V_data_V_28_din = {{ctype_data_V_1_0_i_reg_409[927:896]}};

assign in_local_V_data_V_29_din = {{ctype_data_V_1_0_i_reg_409[959:928]}};

assign in_local_V_data_V_2_din = {{ctype_data_V_1_0_i_reg_409[95:64]}};

assign in_local_V_data_V_30_din = {{ctype_data_V_1_0_i_reg_409[991:960]}};

assign in_local_V_data_V_31_din = {{ctype_data_V_1_0_i_reg_409[1023:992]}};

assign in_local_V_data_V_3_din = {{ctype_data_V_1_0_i_reg_409[127:96]}};

assign in_local_V_data_V_4_din = {{ctype_data_V_1_0_i_reg_409[159:128]}};

assign in_local_V_data_V_5_din = {{ctype_data_V_1_0_i_reg_409[191:160]}};

assign in_local_V_data_V_6_din = {{ctype_data_V_1_0_i_reg_409[223:192]}};

assign in_local_V_data_V_7_din = {{ctype_data_V_1_0_i_reg_409[255:224]}};

assign in_local_V_data_V_8_din = {{ctype_data_V_1_0_i_reg_409[287:256]}};

assign in_local_V_data_V_9_din = {{ctype_data_V_1_0_i_reg_409[319:288]}};

assign io_acc_block_signal_op91 = (in_local_V_data_V_9_full_n & in_local_V_data_V_8_full_n & in_local_V_data_V_7_full_n & in_local_V_data_V_6_full_n & in_local_V_data_V_5_full_n & in_local_V_data_V_4_full_n & in_local_V_data_V_3_full_n & in_local_V_data_V_31_full_n & in_local_V_data_V_30_full_n & in_local_V_data_V_2_full_n & in_local_V_data_V_29_full_n & in_local_V_data_V_28_full_n & in_local_V_data_V_27_full_n & in_local_V_data_V_26_full_n & in_local_V_data_V_25_full_n & in_local_V_data_V_24_full_n & in_local_V_data_V_23_full_n & in_local_V_data_V_22_full_n & in_local_V_data_V_21_full_n & in_local_V_data_V_20_full_n & in_local_V_data_V_1_full_n & in_local_V_data_V_19_full_n & in_local_V_data_V_18_full_n & in_local_V_data_V_17_full_n & in_local_V_data_V_16_full_n & in_local_V_data_V_15_full_n & in_local_V_data_V_14_full_n & in_local_V_data_V_13_full_n & in_local_V_data_V_12_full_n & in_local_V_data_V_11_full_n & in_local_V_data_V_10_full_n & in_local_V_data_V_0_full_n);

assign is_last_1_i_0_out_out_din = is_last_1_i_0_out_dc_0_reg_421;

assign lshr_ln203_fu_1174_p2 = 1024'd179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215 >> zext_ln203_5_fu_1164_p1;

assign or_ln203_fu_1217_p2 = (and_ln203_2_fu_1212_p2 | and_ln203_1_fu_1206_p2);

assign or_ln22_fu_472_p2 = (is_last_1_i_0_out_dc_0_reg_421 | in_r_TLAST_int);

assign or_ln581_fu_1017_p2 = (or_ln582_fu_984_p2 | icmp_ln581_reg_1278);

assign or_ln582_fu_984_p2 = (icmp_ln582_reg_1290 | icmp_ln571_reg_1272);

assign or_ln603_1_fu_1057_p2 = (and_ln585_reg_1317 | and_ln582_fu_1052_p2);

assign or_ln603_2_fu_1062_p2 = (or_ln603_reg_1327 | or_ln603_1_fu_1057_p2);

assign or_ln603_fu_1034_p2 = (and_ln603_fu_1028_p2 | and_ln585_1_fu_1011_p2);

assign select_ln203_1_fu_1148_p3 = ((icmp_ln203_reg_1358[0:0] === 1'b1) ? zext_ln203_1_fu_1139_p1 : zext_ln203_reg_1365);

assign select_ln203_2_fu_1096_p3 = ((icmp_ln203_fu_1080_p2[0:0] === 1'b1) ? xor_ln203_fu_1090_p2 : zext_ln203_fu_1086_p1);

assign select_ln203_3_fu_1195_p3 = ((icmp_ln203_reg_1358[0:0] === 1'b1) ? tmp_5_fu_1186_p4 : shl_ln203_reg_1386);

assign select_ln203_fu_1142_p3 = ((icmp_ln203_reg_1358[0:0] === 1'b1) ? zext_ln203_reg_1365 : zext_ln203_1_fu_1139_p1);

assign select_ln570_fu_874_p3 = ((tmp_reg_1252[0:0] === 1'b1) ? sub_ln461_fu_868_p2 : zext_ln569_fu_864_p1);

assign select_ln581_fu_910_p3 = ((icmp_ln581_fu_892_p2[0:0] === 1'b1) ? add_ln581_fu_898_p2 : sub_ln581_fu_904_p2);

assign select_ln588_fu_971_p3 = ((tmp_4_fu_963_p3[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln603_1_fu_1040_p3 = ((and_ln585_fu_1005_p2[0:0] === 1'b1) ? select_ln588_fu_971_p3 : trunc_ln583_reg_1296);

assign select_ln603_2_fu_1113_p3 = ((or_ln603_reg_1327[0:0] === 1'b1) ? select_ln603_fu_1107_p3 : select_ln603_1_reg_1333);

assign select_ln603_3_fu_1119_p3 = ((or_ln603_2_reg_1348[0:0] === 1'b1) ? select_ln603_2_fu_1113_p3 : 32'd0);

assign select_ln603_fu_1107_p3 = ((and_ln603_reg_1322[0:0] === 1'b1) ? shl_ln604_reg_1343 : trunc_ln586_fu_1104_p1);

assign sext_ln581_fu_938_p1 = select_ln581_reg_1284;

assign shl_ln203_1_fu_1168_p2 = 1024'd179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215 << zext_ln203_4_fu_1160_p1;

assign shl_ln_fu_1067_p3 = {{trunc_ln203_reg_1237}, {5'd0}};

assign start_out = real_start;

assign sub_ln461_fu_868_p2 = (54'd0 - zext_ln569_fu_864_p1);

assign sub_ln575_fu_886_p2 = (12'd1075 - zext_ln461_fu_854_p1);

assign sub_ln581_fu_904_p2 = (12'd16 - sub_ln575_fu_886_p2);

assign tmp_33_i_fu_857_p3 = {{1'd1}, {trunc_ln565_reg_1262}};

assign tmp_4_fu_963_p3 = bitcast_ln696_1_fu_960_p1[32'd31];

integer ap_tvar_int_0;

always @ (shl_ln203_reg_1386) begin
    for (ap_tvar_int_0 = 1024 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 1023 - 0) begin
            tmp_5_fu_1186_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_5_fu_1186_p4[ap_tvar_int_0] = shl_ln203_reg_1386[1023 - ap_tvar_int_0];
        end
    end
end

assign trunc_ln203_fu_468_p1 = j_0_i_0_i_reg_433[4:0];

assign trunc_ln557_fu_828_p1 = bitcast_ln696_fu_824_p1[62:0];

assign trunc_ln565_fu_850_p1 = bitcast_ln696_fu_824_p1[51:0];

assign trunc_ln583_fu_924_p1 = select_ln570_fu_874_p3[31:0];

assign trunc_ln586_fu_1104_p1 = ashr_ln586_reg_1338[31:0];

assign xor_ln203_1_fu_1154_p2 = (select_ln203_fu_1142_p3 ^ 11'd1023);

assign xor_ln203_2_fu_1201_p2 = (1024'd179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215 ^ and_ln203_reg_1392);

assign xor_ln203_fu_1090_p2 = (zext_ln203_fu_1086_p1 ^ 11'd1023);

assign xor_ln571_fu_1047_p2 = (icmp_ln571_reg_1272 ^ 1'd1);

assign xor_ln581_fu_1022_p2 = (or_ln581_fu_1017_p2 ^ 1'd1);

assign xor_ln582_fu_988_p2 = (or_ln582_fu_984_p2 ^ 1'd1);

assign xor_ln585_fu_999_p2 = (icmp_ln585_fu_941_p2 ^ 1'd1);

assign zext_ln203_1_fu_1139_p1 = empty_147_reg_1353;

assign zext_ln203_4_fu_1160_p1 = select_ln203_1_fu_1148_p3;

assign zext_ln203_5_fu_1164_p1 = xor_ln203_1_fu_1154_p2;

assign zext_ln203_fu_1086_p1 = shl_ln_fu_1067_p3;

assign zext_ln461_fu_854_p1 = p_Result_i_i_reg_1257;

assign zext_ln569_fu_864_p1 = tmp_33_i_fu_857_p3;

always @ (posedge ap_clk) begin
    empty_147_reg_1353[4:0] <= 5'b11111;
    zext_ln203_reg_1365[4:0] <= 5'b00000;
    zext_ln203_reg_1365[10] <= 1'b0;
end

endmodule //Block_codeRepl1107_proc46
