{
  "title": "Open Verilog flow for Silego GreenPak4 programmable logic devices",
  "byline": "Posted by Andrew Zonenberg",
  "dir": "ltr",
  "excerpt": "I've written a couple of posts in the past few months but they were all for",
  "readerable": true
}
