

================================================================
== Vitis HLS Report for 'fir_filter'
================================================================
* Date:           Fri Sep 13 03:47:41 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_FIRfilter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_filter_Pipeline_sample_loop_fu_177  |fir_filter_Pipeline_sample_loop  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%coeffs_addr = getelementptr i32 %coeffs, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.15ns)   --->   "%coeffs_load = load i4 %coeffs_addr"   --->   Operation 16 'load' 'coeffs_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 17 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 18 [1/2] (2.15ns)   --->   "%coeffs_load = load i4 %coeffs_addr"   --->   Operation 18 'load' 'coeffs_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%coeffs_addr_1 = getelementptr i32 %coeffs, i64 0, i64 1"   --->   Operation 19 'getelementptr' 'coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.15ns)   --->   "%coeffs_load_1 = load i4 %coeffs_addr_1"   --->   Operation 20 'load' 'coeffs_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 21 [1/2] (2.15ns)   --->   "%coeffs_load_1 = load i4 %coeffs_addr_1"   --->   Operation 21 'load' 'coeffs_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%coeffs_addr_2 = getelementptr i32 %coeffs, i64 0, i64 2"   --->   Operation 22 'getelementptr' 'coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.15ns)   --->   "%coeffs_load_2 = load i4 %coeffs_addr_2"   --->   Operation 23 'load' 'coeffs_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 24 [1/2] (2.15ns)   --->   "%coeffs_load_2 = load i4 %coeffs_addr_2"   --->   Operation 24 'load' 'coeffs_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%coeffs_addr_3 = getelementptr i32 %coeffs, i64 0, i64 3"   --->   Operation 25 'getelementptr' 'coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (2.15ns)   --->   "%coeffs_load_3 = load i4 %coeffs_addr_3"   --->   Operation 26 'load' 'coeffs_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 27 [1/2] (2.15ns)   --->   "%coeffs_load_3 = load i4 %coeffs_addr_3"   --->   Operation 27 'load' 'coeffs_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%coeffs_addr_4 = getelementptr i32 %coeffs, i64 0, i64 4"   --->   Operation 28 'getelementptr' 'coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (2.15ns)   --->   "%coeffs_load_4 = load i4 %coeffs_addr_4"   --->   Operation 29 'load' 'coeffs_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 30 [1/2] (2.15ns)   --->   "%coeffs_load_4 = load i4 %coeffs_addr_4"   --->   Operation 30 'load' 'coeffs_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%coeffs_addr_5 = getelementptr i32 %coeffs, i64 0, i64 5"   --->   Operation 31 'getelementptr' 'coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [2/2] (2.15ns)   --->   "%coeffs_load_5 = load i4 %coeffs_addr_5"   --->   Operation 32 'load' 'coeffs_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 33 [1/2] (2.15ns)   --->   "%coeffs_load_5 = load i4 %coeffs_addr_5"   --->   Operation 33 'load' 'coeffs_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%coeffs_addr_6 = getelementptr i32 %coeffs, i64 0, i64 6"   --->   Operation 34 'getelementptr' 'coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [2/2] (2.15ns)   --->   "%coeffs_load_6 = load i4 %coeffs_addr_6"   --->   Operation 35 'load' 'coeffs_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 36 [1/2] (2.15ns)   --->   "%coeffs_load_6 = load i4 %coeffs_addr_6"   --->   Operation 36 'load' 'coeffs_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%coeffs_addr_7 = getelementptr i32 %coeffs, i64 0, i64 7"   --->   Operation 37 'getelementptr' 'coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [2/2] (2.15ns)   --->   "%coeffs_load_7 = load i4 %coeffs_addr_7"   --->   Operation 38 'load' 'coeffs_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 39 [1/2] (2.15ns)   --->   "%coeffs_load_7 = load i4 %coeffs_addr_7"   --->   Operation 39 'load' 'coeffs_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%coeffs_addr_8 = getelementptr i32 %coeffs, i64 0, i64 8"   --->   Operation 40 'getelementptr' 'coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [2/2] (2.15ns)   --->   "%coeffs_load_8 = load i4 %coeffs_addr_8"   --->   Operation 41 'load' 'coeffs_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 42 [1/2] (2.15ns)   --->   "%coeffs_load_8 = load i4 %coeffs_addr_8"   --->   Operation 42 'load' 'coeffs_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%coeffs_addr_9 = getelementptr i32 %coeffs, i64 0, i64 9"   --->   Operation 43 'getelementptr' 'coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [2/2] (2.15ns)   --->   "%coeffs_load_9 = load i4 %coeffs_addr_9"   --->   Operation 44 'load' 'coeffs_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 45 [1/2] (2.15ns)   --->   "%coeffs_load_9 = load i4 %coeffs_addr_9"   --->   Operation 45 'load' 'coeffs_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 46 [2/2] (6.86ns)   --->   "%call_ln0 = call void @fir_filter_Pipeline_sample_loop, i32 %input_r, i32 %coeffs_load_1, i32 %coeffs_load_2, i32 %coeffs_load_9, i32 %coeffs_load, i32 %coeffs_load_6, i32 %coeffs_load_4, i32 %coeffs_load_8, i32 %coeffs_load_7, i32 %coeffs_load_3, i32 %coeffs_load_5, i32 %output_r, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_8, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 6.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 47 [1/2] (4.50ns)   --->   "%call_ln0 = call void @fir_filter_Pipeline_sample_loop, i32 %input_r, i32 %coeffs_load_1, i32 %coeffs_load_2, i32 %coeffs_load_9, i32 %coeffs_load, i32 %coeffs_load_6, i32 %coeffs_load_4, i32 %coeffs_load_8, i32 %coeffs_load_7, i32 %coeffs_load_3, i32 %coeffs_load_5, i32 %output_r, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_8, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [fir_filter.cpp:11]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coeffs, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coeffs, void @empty_3, i32 0, i32 0, void @empty_7, i32 1, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %coeffs, i64 666, i64 207, i64 1"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coeffs"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [fir_filter.cpp:42]   --->   Operation 58 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ fir_filter_stream_int_0_stream_int_0_int_shift_reg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
coeffs_addr        (getelementptr) [ 001000000000000]
empty              (wait         ) [ 000000000000000]
coeffs_load        (load         ) [ 000111111111110]
coeffs_addr_1      (getelementptr) [ 000100000000000]
coeffs_load_1      (load         ) [ 000011111111110]
coeffs_addr_2      (getelementptr) [ 000010000000000]
coeffs_load_2      (load         ) [ 000001111111110]
coeffs_addr_3      (getelementptr) [ 000001000000000]
coeffs_load_3      (load         ) [ 000000111111110]
coeffs_addr_4      (getelementptr) [ 000000100000000]
coeffs_load_4      (load         ) [ 000000011111110]
coeffs_addr_5      (getelementptr) [ 000000010000000]
coeffs_load_5      (load         ) [ 000000001111110]
coeffs_addr_6      (getelementptr) [ 000000001000000]
coeffs_load_6      (load         ) [ 000000000111110]
coeffs_addr_7      (getelementptr) [ 000000000100000]
coeffs_load_7      (load         ) [ 000000000011110]
coeffs_addr_8      (getelementptr) [ 000000000010000]
coeffs_load_8      (load         ) [ 000000000001110]
coeffs_addr_9      (getelementptr) [ 000000000001000]
coeffs_load_9      (load         ) [ 000000000000110]
call_ln0           (call         ) [ 000000000000000]
spectopmodule_ln11 (spectopmodule) [ 000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000]
specmemcore_ln0    (specmemcore  ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000]
ret_ln42           (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fir_filter_stream_int_0_stream_int_0_int_shift_reg">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_stream_int_0_stream_int_0_int_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_Pipeline_sample_loop"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="coeffs_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeffs_load/1 coeffs_load_1/2 coeffs_load_2/3 coeffs_load_3/4 coeffs_load_4/5 coeffs_load_5/6 coeffs_load_6/7 coeffs_load_7/8 coeffs_load_8/9 coeffs_load_9/10 "/>
</bind>
</comp>

<comp id="96" class="1004" name="coeffs_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr_1/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="coeffs_addr_2_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr_2/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="coeffs_addr_3_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr_3/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="coeffs_addr_4_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr_4/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="coeffs_addr_5_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr_5/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="coeffs_addr_6_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr_6/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="coeffs_addr_7_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr_7/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="coeffs_addr_8_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr_8/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="coeffs_addr_9_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr_9/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fir_filter_Pipeline_sample_loop_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="9"/>
<pin id="181" dir="0" index="3" bw="32" slack="8"/>
<pin id="182" dir="0" index="4" bw="32" slack="1"/>
<pin id="183" dir="0" index="5" bw="32" slack="10"/>
<pin id="184" dir="0" index="6" bw="32" slack="4"/>
<pin id="185" dir="0" index="7" bw="32" slack="6"/>
<pin id="186" dir="0" index="8" bw="32" slack="2"/>
<pin id="187" dir="0" index="9" bw="32" slack="3"/>
<pin id="188" dir="0" index="10" bw="32" slack="7"/>
<pin id="189" dir="0" index="11" bw="32" slack="5"/>
<pin id="190" dir="0" index="12" bw="32" slack="0"/>
<pin id="191" dir="0" index="13" bw="32" slack="0"/>
<pin id="192" dir="0" index="14" bw="32" slack="0"/>
<pin id="193" dir="0" index="15" bw="32" slack="0"/>
<pin id="194" dir="0" index="16" bw="32" slack="0"/>
<pin id="195" dir="0" index="17" bw="32" slack="0"/>
<pin id="196" dir="0" index="18" bw="32" slack="0"/>
<pin id="197" dir="0" index="19" bw="32" slack="0"/>
<pin id="198" dir="0" index="20" bw="32" slack="0"/>
<pin id="199" dir="0" index="21" bw="32" slack="0"/>
<pin id="200" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="213" class="1005" name="coeffs_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="coeffs_load_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="10"/>
<pin id="220" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="coeffs_load "/>
</bind>
</comp>

<comp id="223" class="1005" name="coeffs_addr_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="coeffs_load_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="9"/>
<pin id="230" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="coeffs_load_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="coeffs_addr_2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr_2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="coeffs_load_2_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="8"/>
<pin id="240" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="coeffs_load_2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="coeffs_addr_3_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr_3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="coeffs_load_3_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="7"/>
<pin id="250" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="coeffs_load_3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="coeffs_addr_4_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr_4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="coeffs_load_4_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="6"/>
<pin id="260" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="coeffs_load_4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="coeffs_addr_5_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr_5 "/>
</bind>
</comp>

<comp id="268" class="1005" name="coeffs_load_5_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="5"/>
<pin id="270" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="coeffs_load_5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="coeffs_addr_6_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr_6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="coeffs_load_6_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="4"/>
<pin id="280" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="coeffs_load_6 "/>
</bind>
</comp>

<comp id="283" class="1005" name="coeffs_addr_7_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr_7 "/>
</bind>
</comp>

<comp id="288" class="1005" name="coeffs_load_7_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="3"/>
<pin id="290" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="coeffs_load_7 "/>
</bind>
</comp>

<comp id="293" class="1005" name="coeffs_addr_8_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr_8 "/>
</bind>
</comp>

<comp id="298" class="1005" name="coeffs_load_8_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2"/>
<pin id="300" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="coeffs_load_8 "/>
</bind>
</comp>

<comp id="303" class="1005" name="coeffs_addr_9_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr_9 "/>
</bind>
</comp>

<comp id="308" class="1005" name="coeffs_load_9_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="114" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="140"><net_src comp="132" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="141" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="167"><net_src comp="159" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="177" pin=12"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="177" pin=13"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="177" pin=14"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="177" pin=15"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="177" pin=16"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="177" pin=17"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="177" pin=18"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="177" pin=19"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="177" pin=20"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="177" pin=21"/></net>

<net id="216"><net_src comp="82" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="221"><net_src comp="90" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="177" pin=5"/></net>

<net id="226"><net_src comp="96" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="231"><net_src comp="90" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="236"><net_src comp="105" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="241"><net_src comp="90" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="246"><net_src comp="114" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="251"><net_src comp="90" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="177" pin=10"/></net>

<net id="256"><net_src comp="123" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="261"><net_src comp="90" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="177" pin=7"/></net>

<net id="266"><net_src comp="132" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="271"><net_src comp="90" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="177" pin=11"/></net>

<net id="276"><net_src comp="141" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="281"><net_src comp="90" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="177" pin=6"/></net>

<net id="286"><net_src comp="150" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="291"><net_src comp="90" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="177" pin=9"/></net>

<net id="296"><net_src comp="159" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="301"><net_src comp="90" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="177" pin=8"/></net>

<net id="306"><net_src comp="168" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="311"><net_src comp="90" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="177" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 13 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_8 | {12 13 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_7 | {12 13 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_6 | {12 13 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_5 | {12 13 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_4 | {12 13 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_3 | {12 13 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_2 | {12 13 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg_1 | {12 13 }
	Port: fir_filter_stream_int_0_stream_int_0_int_shift_reg | {12 13 }
 - Input state : 
	Port: fir_filter : input_r | {12 13 }
	Port: fir_filter : coeffs | {1 2 3 4 5 6 7 8 9 10 11 }
	Port: fir_filter : fir_filter_stream_int_0_stream_int_0_int_shift_reg_8 | {12 13 }
	Port: fir_filter : fir_filter_stream_int_0_stream_int_0_int_shift_reg_7 | {12 13 }
	Port: fir_filter : fir_filter_stream_int_0_stream_int_0_int_shift_reg_6 | {12 13 }
	Port: fir_filter : fir_filter_stream_int_0_stream_int_0_int_shift_reg_5 | {12 13 }
	Port: fir_filter : fir_filter_stream_int_0_stream_int_0_int_shift_reg_4 | {12 13 }
	Port: fir_filter : fir_filter_stream_int_0_stream_int_0_int_shift_reg_3 | {12 13 }
	Port: fir_filter : fir_filter_stream_int_0_stream_int_0_int_shift_reg_2 | {12 13 }
	Port: fir_filter : fir_filter_stream_int_0_stream_int_0_int_shift_reg_1 | {12 13 }
	Port: fir_filter : fir_filter_stream_int_0_stream_int_0_int_shift_reg | {12 13 }
  - Chain level:
	State 1
		coeffs_load : 1
	State 2
		coeffs_load_1 : 1
	State 3
		coeffs_load_2 : 1
	State 4
		coeffs_load_3 : 1
	State 5
		coeffs_load_4 : 1
	State 6
		coeffs_load_5 : 1
	State 7
		coeffs_load_6 : 1
	State 8
		coeffs_load_7 : 1
	State 9
		coeffs_load_8 : 1
	State 10
		coeffs_load_9 : 1
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_fir_filter_Pipeline_sample_loop_fu_177 |    30   |  20.93  |   2739  |   912   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    30   |  20.93  |   2739  |   912   |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|coeffs_addr_1_reg_223|    4   |
|coeffs_addr_2_reg_233|    4   |
|coeffs_addr_3_reg_243|    4   |
|coeffs_addr_4_reg_253|    4   |
|coeffs_addr_5_reg_263|    4   |
|coeffs_addr_6_reg_273|    4   |
|coeffs_addr_7_reg_283|    4   |
|coeffs_addr_8_reg_293|    4   |
|coeffs_addr_9_reg_303|    4   |
| coeffs_addr_reg_213 |    4   |
|coeffs_load_1_reg_228|   32   |
|coeffs_load_2_reg_238|   32   |
|coeffs_load_3_reg_248|   32   |
|coeffs_load_4_reg_258|   32   |
|coeffs_load_5_reg_268|   32   |
|coeffs_load_6_reg_278|   32   |
|coeffs_load_7_reg_288|   32   |
|coeffs_load_8_reg_298|   32   |
|coeffs_load_9_reg_308|   32   |
| coeffs_load_reg_218 |   32   |
+---------------------+--------+
|        Total        |   360  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |  20  |   4  |   80   ||   100   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   80   ||  2.9182 ||   100   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |   20   |  2739  |   912  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   100  |
|  Register |    -   |    -   |   360  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |   23   |  3099  |  1012  |
+-----------+--------+--------+--------+--------+
