
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000958                       # Number of seconds simulated
sim_ticks                                   958193442                       # Number of ticks simulated
final_tick                               391057507179                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 201716                       # Simulator instruction rate (inst/s)
host_op_rate                                   256745                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32834                       # Simulator tick rate (ticks/s)
host_mem_usage                               67335132                       # Number of bytes of host memory used
host_seconds                                 29183.28                       # Real time elapsed on the host
sim_insts                                  5886738055                       # Number of instructions simulated
sim_ops                                    7492662290                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        29184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        57216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        12160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        56960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        12288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        12544                       # Number of bytes read from this memory
system.physmem.bytes_read::total               224384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           15360                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       119680                       # Number of bytes written to this memory
system.physmem.bytes_written::total            119680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          228                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           95                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           96                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           98                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1753                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             935                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  935                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1870186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30457316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1736601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59712369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3206033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16564505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1870186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12690548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1736601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     59445199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1870186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     13358472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1870186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12824133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1870186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     13091302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               234174009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1870186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1736601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3206033                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1870186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1736601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1870186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1870186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1870186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           16030166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         124901711                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              124901711                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         124901711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1870186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30457316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1736601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59712369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3206033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16564505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1870186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12690548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1736601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     59445199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1870186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     13358472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1870186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12824133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1870186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     13091302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              359075720                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2297827                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180041                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162026                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11151                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        71465                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62578                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9845                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          504                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1891388                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1128817                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180041                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72423                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               222707                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35395                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         40620                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110228                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2178710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.608762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.941936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1956003     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7961      0.37%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16351      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6729      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36102      1.66%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32533      1.49%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6264      0.29%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13327      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103440      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2178710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078353                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491254                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1881090                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        51282                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           221777                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          737                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         23816                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        16030                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1323546                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         23816                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1883469                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          33616                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        11400                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220221                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6180                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1321864                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2385                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1561286                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6219991                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6219991                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          212309                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17513                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308305                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1372                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7512                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1317281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255612                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          958                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       122842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       298948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2178710                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.372551                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1731980     79.50%     79.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       133814      6.14%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       109896      5.04%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48012      2.20%     92.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60056      2.76%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57891      2.66%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32730      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2737      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1594      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2178710                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3185     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24474     86.19%     97.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          735      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       791950     63.07%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10980      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298520     23.77%     87.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154087     12.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255612                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.546435                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28394                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022614                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4719285                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1440329                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1242746                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1284006                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2225                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15606                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1643                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         23816                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          30392                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1660                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1317440                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308305                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154734                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7039                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12762                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245381                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10230                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451419                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163081                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154049                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.541982                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1242863                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1242746                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           672920                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1330902                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540835                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505612                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       142024                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11185                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2154894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.545529                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1727754     80.18%     80.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156386      7.26%     87.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73199      3.40%     90.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        71982      3.34%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19634      0.91%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83860      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6517      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4606      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10956      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2154894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10956                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3461520                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2658989                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 119117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.297827                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.297827                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.435194                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.435194                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6146643                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449596                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1566275                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2297827                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          179988                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       146761                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19165                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        73992                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           68763                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           17806                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          828                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1745785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1064048                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             179988                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        86569                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               218564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          59719                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         53063                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           109196                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2057282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.995400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1838718     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11517      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18385      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           27426      1.33%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11767      0.57%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13774      0.67%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           14067      0.68%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9999      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          111629      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2057282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078330                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463067                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1724884                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        74616                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           216892                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1324                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39563                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        29222                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          312                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1290013                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1072                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39563                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1729048                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          36737                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        25057                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           214189                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12685                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1287236                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          562                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2491                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          820                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1762072                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6000740                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6000740                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1450722                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          311339                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          274                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          142                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37696                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       130304                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        71766                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3574                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14704                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1282616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1196276                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1837                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       198802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       458380                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2057282                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266120                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1547734     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       206766     10.05%     85.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       114102      5.55%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        74645      3.63%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        68749      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        21490      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        15024      0.73%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5395      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3377      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2057282                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            319     10.71%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1268     42.58%     53.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1391     46.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       985492     82.38%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21978      1.84%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          132      0.01%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       118317      9.89%     94.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        70357      5.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1196276                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.520612                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2978                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002489                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4454646                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1481754                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1174328                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1199254                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5762                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27569                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4582                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          931                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39563                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          27129                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1405                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1282890                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           91                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       130304                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        71766                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          142                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10320                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11863                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22183                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1178848                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       112055                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17425                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              182275                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          159793                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             70220                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.513027                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1174423                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1174328                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           695095                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1764919                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.511060                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.393840                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       869052                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1059899                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       223897                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        19495                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2017719                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.525296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.376187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1588131     78.71%     78.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       204873     10.15%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        84702      4.20%     93.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        43290      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        32665      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        18352      0.91%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        11461      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9394      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24851      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2017719                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       869052                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1059899                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                169917                       # Number of memory references committed
system.switch_cpus1.commit.loads               102733                       # Number of loads committed
system.switch_cpus1.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            147177                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           958300                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        20682                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24851                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3276664                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2607169                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 240545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             869052                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1059899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       869052                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.644062                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.644062                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.378206                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.378206                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5350390                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1606106                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1221636                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2297827                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          186284                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       152773                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20231                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        76354                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           70977                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           18830                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          903                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1786745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1062331                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             186284                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        89807                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               232643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          57700                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         52993                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           111704                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        19945                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2109547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.970617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1876904     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           24669      1.17%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           29323      1.39%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           15758      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           17578      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           10512      0.50%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6886      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17934      0.85%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          109983      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2109547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081070                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462320                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1771554                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        68796                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           230493                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1934                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         36767                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        30003                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1295479                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2066                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         36767                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1774871                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14751                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        45537                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           229171                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8447                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1293592                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1916                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4095                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1801164                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6020237                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6020237                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1508427                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          292677                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          338                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          192                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24087                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       123828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        66437                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1687                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14071                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1290035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          340                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1210967                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1429                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       176670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       411496                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2109547                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.574041                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.265116                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1599446     75.82%     75.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       205233      9.73%     85.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       110116      5.22%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        76517      3.63%     94.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        66737      3.16%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        33568      1.59%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8404      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5469      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4057      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2109547                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            321     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1111     42.34%     54.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1192     45.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1014656     83.79%     83.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18712      1.55%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          146      0.01%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       111718      9.23%     94.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        65735      5.43%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1210967                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.527005                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2624                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002167                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4535534                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1467088                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1188917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1213591                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3205                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23756                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1726                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         36767                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10552                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1134                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1290381                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       123828                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        66437                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          192                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           760                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11106                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22808                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1191275                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       104859                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19692                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              170561                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          166284                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             65702                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.518435                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1189015                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1188917                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           707775                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1852478                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.517409                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382069                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       885697                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1086850                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       203468                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20151                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2072780                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524344                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342667                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1628640     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       206231      9.95%     88.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        86276      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51665      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        35702      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        23242      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12263      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9612      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        19149      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2072780                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       885697                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1086850                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                164749                       # Number of memory references committed
system.switch_cpus2.commit.loads               100058                       # Number of loads committed
system.switch_cpus2.commit.membars                148                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            155616                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           979789                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22119                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        19149                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3343936                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2617483                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 188280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             885697                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1086850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       885697                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.594371                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.594371                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.385450                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.385450                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5372962                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1653537                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1208144                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           296                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2297827                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          189816                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       155454                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20205                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        76524                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           72647                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19170                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          914                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1817986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1062746                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             189816                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        91817                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               220597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56279                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         39037                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           112799                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20064                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2113461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.965937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1892864     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10087      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16040      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           21429      1.01%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22680      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19386      0.92%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10052      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16034      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          104889      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2113461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082607                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462500                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1799268                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        58153                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           220039                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          325                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         35674                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        30983                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          168                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1302878                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         35674                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1804687                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          12413                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        34070                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           214944                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        11671                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1301322                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1474                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1817424                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6050477                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6050477                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1540588                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          276674                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          303                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            37068                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       122587                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        64804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          724                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14395                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1298314                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1221546                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          259                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       163315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       399679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2113461                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.577984                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.272015                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1598147     75.62%     75.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       210992      9.98%     85.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       107432      5.08%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        81155      3.84%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        63801      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        25595      1.21%     98.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16573      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8520      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1246      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2113461                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            279     12.79%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           798     36.59%     49.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1104     50.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1028181     84.17%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18147      1.49%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          151      0.01%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       110543      9.05%     94.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        64524      5.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1221546                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.531609                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2181                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001785                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4558993                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1461940                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1200768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1223727                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2347                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        22504                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1132                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         35674                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           9816                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1170                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1298618                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       122587                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        64804                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        22935                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1202679                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       103719                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18867                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              168230                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170452                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             64511                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.523398                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1200836                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1200768                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           690713                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1862824                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522567                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370788                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       898204                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1105282                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       193230                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20266                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2077787                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.531952                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.380304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1624677     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       224652     10.81%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        84744      4.08%     93.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        40295      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        33673      1.62%     96.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        19719      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        17786      0.86%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7674      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24567      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2077787                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       898204                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1105282                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                163735                       # Number of memory references committed
system.switch_cpus3.commit.loads               100074                       # Number of loads committed
system.switch_cpus3.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            159426                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           995804                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22760                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24567                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3351732                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2632818                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 184366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             898204                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1105282                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       898204                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.558246                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.558246                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.390893                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.390893                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5410626                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1675028                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1205979                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2297827                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          180270                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       146937                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        19098                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        73856                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           68540                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           17963                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          841                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1742477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1065056                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             180270                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        86503                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               218325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          59633                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         58739                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           108964                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        19127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2059394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.628594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.995288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1841069     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11363      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18208      0.88%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27363      1.33%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           11559      0.56%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           13765      0.67%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           14429      0.70%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           10085      0.49%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          111553      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2059394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078452                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463506                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1721421                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        80454                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           216707                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1263                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39546                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        29319                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1290628                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39546                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1725563                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          38002                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        29801                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           213931                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12548                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1287825                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          480                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2376                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6526                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          702                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1762826                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6002485                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6002485                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1451504                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          311317                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          281                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          148                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            37535                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       130214                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        71922                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3574                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        13853                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1283368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1197102                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1852                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       198837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       457461                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2059394                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581288                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.267034                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1550233     75.28%     75.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       206232     10.01%     85.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       113705      5.52%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        75103      3.65%     94.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        68720      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        21455      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        15060      0.73%     99.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5452      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3434      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2059394                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            343     11.47%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1245     41.62%     53.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1403     46.91%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       985848     82.35%     82.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        22000      1.84%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       118588      9.91%     94.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        70533      5.89%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1197102                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.520971                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2991                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002499                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4458441                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1482546                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1175069                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1200093                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         5657                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27419                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         4677                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          937                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39546                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          28383                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1490                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1283648                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           45                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       130214                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        71922                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          148                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        22122                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1179644                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       112265                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17458                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              182643                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          159898                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             70378                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.513374                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1175170                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1175069                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           695472                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1765053                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.511383                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.394023                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       869543                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1060520                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       223997                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        19427                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2019848                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.525049                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.375725                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1590263     78.73%     78.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       204437     10.12%     88.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        84825      4.20%     93.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        43647      2.16%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        32587      1.61%     96.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18471      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        11335      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9485      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24798      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2019848                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       869543                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1060520                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                170037                       # Number of memory references committed
system.switch_cpus4.commit.loads               102792                       # Number of loads committed
system.switch_cpus4.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            147270                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           958861                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        20696                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24798                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3279567                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2608592                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 238433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             869543                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1060520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       869543                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.642569                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.642569                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.378420                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.378420                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5354407                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1606783                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1222953                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2297827                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          189703                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       155336                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20165                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        76735                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           72810                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19187                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          900                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1817452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1062155                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             189703                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        91997                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               220600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          56265                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         38412                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           112753                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2112331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.965992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1891731     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           10118      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16111      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           21424      1.01%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           22660      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           19229      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           10240      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16039      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          104779      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2112331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082558                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462243                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1798706                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        57543                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           220054                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          326                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         35700                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        30993                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          168                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1302523                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         35700                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1804116                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          12288                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        33629                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           214966                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        11630                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1300979                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          1444                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1816367                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6049692                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6049692                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1539921                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          276446                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          303                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            36919                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       122652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        64821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          730                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14424                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1297994                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1221238                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          257                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       163837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       401413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2112331                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.578147                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.272575                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1597370     75.62%     75.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       210956      9.99%     85.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       106985      5.06%     90.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        81130      3.84%     94.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        63881      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        25681      1.22%     98.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16574      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         8483      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1271      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2112331                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            278     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           794     36.44%     49.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1107     50.80%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1027778     84.16%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18136      1.49%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          151      0.01%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       110634      9.06%     94.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        64539      5.28%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1221238                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.531475                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2179                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001784                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4557243                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1462142                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1200327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1223417                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2255                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        22622                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1186                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         35700                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           9690                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1192                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1298298                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       122652                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        64821                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        11903                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        22866                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1202262                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       103616                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18976                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              168142                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          170335                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             64526                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.523217                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1200395                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1200327                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           690384                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1862686                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.522375                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370639                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       897825                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1104813                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       193495                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20226                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2076631                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.532022                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380635                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1623786     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       224508     10.81%     89.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        84741      4.08%     93.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        40196      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        33684      1.62%     96.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        19682      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        17748      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         7687      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24599      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2076631                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       897825                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1104813                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                163665                       # Number of memory references committed
system.switch_cpus5.commit.loads               100030                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            159366                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           995376                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        22751                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24599                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3350340                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2632319                       # The number of ROB writes
system.switch_cpus5.timesIdled                  29397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 185496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             897825                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1104813                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       897825                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.559326                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.559326                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.390728                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.390728                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5408594                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1674032                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1205285                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2297827                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          190310                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       155793                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        20011                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        77100                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           73036                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           19186                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          913                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1819418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1065545                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             190310                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        92222                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               221323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          55834                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         38630                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           112711                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        19864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2114961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.619066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1893638     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           10222      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           16086      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           21580      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           22707      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           19324      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           10300      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           15913      0.75%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          105191      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2114961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082822                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463719                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1800823                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        57636                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           220725                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          352                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         35423                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        31121                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1306373                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         35423                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1806239                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          12496                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        33521                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           215647                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        11633                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1304614                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1507                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5125                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1821217                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6066912                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6066912                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1545685                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          275530                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            36773                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       122827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        65059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          743                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14479                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1301377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1224318                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          252                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       163397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       400779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.issued_per_cycle::samples      2114961                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578884                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.272247                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1598672     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       211112      9.98%     85.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       107330      5.07%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        81801      3.87%     94.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        64053      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        25874      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        16474      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         8443      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1202      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2114961                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            298     13.51%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     13.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           799     36.24%     49.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1108     50.25%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1030434     84.16%     84.16% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        18244      1.49%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       110697      9.04%     94.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        64791      5.29%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1224318                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532816                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2205                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001801                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4566054                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1465085                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1204179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1226523                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2527                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        22396                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1164                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         35423                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           9834                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1180                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1301681                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       122827                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        65059                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        11872                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        22674                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1206021                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       104065                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        18297                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              168842                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          170994                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             64777                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524853                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1204245                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1204179                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           692409                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1867899                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524051                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.370689                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       901195                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1109024                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       192662                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        20072                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2079538                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533303                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.381927                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1625020     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       225183     10.83%     88.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        85109      4.09%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        40431      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        33906      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        19757      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        17720      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         7695      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24717      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2079538                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       901195                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1109024                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                164326                       # Number of memory references committed
system.switch_cpus6.commit.loads               100431                       # Number of loads committed
system.switch_cpus6.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            159991                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           999175                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        22847                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24717                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3356507                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2638799                       # The number of ROB writes
system.switch_cpus6.timesIdled                  29255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 182866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             901195                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1109024                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       901195                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.549756                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.549756                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392194                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392194                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5426122                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1678764                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1209376                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2297827                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          189951                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       155510                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20043                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        77074                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           73018                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19185                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          929                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1819572                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1063455                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             189951                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        92203                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               220934                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          55799                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         38980                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           112706                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19905                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2115009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.965887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1894075     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10155      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16101      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           21644      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22635      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19179      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10242      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16052      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          104926      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2115009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082665                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462809                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1801126                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        57820                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           220340                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          365                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         35356                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31051                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1304096                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         35356                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1806466                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12467                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        33895                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           215361                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        11462                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1302386                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1495                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1818105                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6056877                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6056877                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1544233                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          273872                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            36298                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       122732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        65008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          709                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14447                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1299295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1223071                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          251                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       162291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       398085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2115009                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578282                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271609                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1599042     75.60%     75.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       211163      9.98%     85.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       107244      5.07%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        81720      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        63908      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        25818      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16470      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         8434      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1210      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2115009                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            302     13.60%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           805     36.26%     49.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1113     50.14%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1029315     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18190      1.49%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       110691      9.05%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        64723      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1223071                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532273                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2220                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001815                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4563622                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1461897                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1202696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1225291                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2320                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        22402                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1165                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         35356                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9886                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1167                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1299599                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       122732                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        65008                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           990                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        22773                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1204562                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       103900                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18509                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              168609                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          170829                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             64709                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524218                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1202766                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1202696                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           691464                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1865542                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.523406                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370650                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       900366                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1107994                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       191610                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20104                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2079653                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532778                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.381046                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1625426     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       225042     10.82%     88.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        85155      4.09%     93.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        40347      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        33839      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19797      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        17705      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         7706      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24636      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2079653                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       900366                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1107994                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                164173                       # Number of memory references committed
system.switch_cpus7.commit.loads               100330                       # Number of loads committed
system.switch_cpus7.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            159834                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           998260                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22829                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24636                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3354621                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2634568                       # The number of ROB writes
system.switch_cpus7.timesIdled                  29274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 182818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             900366                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1107994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       900366                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.552103                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.552103                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391834                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391834                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5419204                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1676876                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1207063                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           304                       # number of misc regfile writes
system.l2.replacements                           1763                       # number of replacements
system.l2.tagsinuse                      32748.690706                       # Cycle average of tags in use
system.l2.total_refs                          1663274                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34516                       # Sample count of references to valid blocks.
system.l2.avg_refs                          48.188492                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2033.029238                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.136122                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    121.779573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.684806                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    202.936755                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     18.395220                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     67.750070                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.569199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     50.102445                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     12.683604                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    202.300396                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.569810                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     52.540282                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.589836                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     50.534840                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.589217                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     51.209928                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4727.235730                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4768.977847                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3673.519582                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2988.464455                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4758.644643                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2944.860971                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2959.111613                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2980.474523                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.062043                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003716                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006193                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002068                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000414                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001529                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.006174                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000414                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001603                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001542                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001563                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.144264                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.145538                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.112107                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.091201                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.145222                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.089870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.090305                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.090957                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999411                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          474                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          523                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          392                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          275                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          526                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          274                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          272                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3006                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1753                       # number of Writeback hits
system.l2.Writeback_hits::total                  1753                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          523                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          275                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          272                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3009                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          474                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          523                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          395                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          275                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          526                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          269                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          272                       # number of overall hits
system.l2.overall_hits::total                    3009                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          228                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          403                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          124                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           95                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          399                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           96                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           98                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1663                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  90                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          228                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          447                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           95                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           96                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           98                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1753                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          228                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          447                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          124                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           95                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          445                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          100                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           96                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           98                       # number of overall misses
system.l2.overall_misses::total                  1753                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2190889                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     34376060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1904518                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     60734690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3602164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     18710727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2211812                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     14342573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1960849                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     60109646                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2130192                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     14897870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2142619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     14305517                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2176589                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     14598931                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       250395646                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      6614901                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      6946407                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13561308                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2190889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     34376060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1904518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67349591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3602164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     18710727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2211812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     14342573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1960849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     67056053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2130192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     14897870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2142619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     14305517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2176589                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     14598931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        263956954                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2190889                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     34376060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1904518                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67349591                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3602164                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     18710727                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2211812                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     14342573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1960849                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     67056053                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2130192                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     14897870                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2142619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     14305517                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2176589                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     14598931                       # number of overall miss cycles
system.l2.overall_miss_latency::total       263956954                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          702                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          926                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4669                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1753                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1753                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                93                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          702                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          970                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          519                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          971                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          369                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4762                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          702                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          970                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          519                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          971                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          369                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4762                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.324786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.435205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.240310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.256757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.431351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.271003                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.259459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.264865                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.356179                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967742                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.324786                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.460825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.238921                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.256757                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.458290                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.271003                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.259459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.264865                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.368123                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.324786                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.460825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.238921                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.256757                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.458290                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.271003                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.259459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.264865                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.368123                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 156492.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150772.192982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146501.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150706.426799                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150090.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150892.959677                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 157986.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150974.452632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150834.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150650.741855                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152156.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 148978.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153044.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 149015.802083                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 155470.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 148968.683673                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150568.638605                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 150338.659091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 151008.847826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150681.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 156492.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150772.192982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146501.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150670.225951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150090.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150892.959677                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 157986.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150974.452632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150834.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150687.759551                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152156.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 148978.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153044.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149015.802083                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 155470.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 148968.683673                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150574.417570                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 156492.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150772.192982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146501.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150670.225951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150090.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150892.959677                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 157986.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150974.452632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150834.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150687.759551                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152156.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 148978.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153044.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149015.802083                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 155470.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 148968.683673                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150574.417570                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  935                       # number of writebacks
system.l2.writebacks::total                       935                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          228                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          403                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          399                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           98                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1663                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             90                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1753                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1375499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     21093610                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1148060                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     37266442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2203218                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     11489881                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1398601                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      8816678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1204157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     36876753                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1319667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      9073118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1327997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      8716748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1363838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      8891107                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    153565374                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      4051073                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data      4268231                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8319304                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1375499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     21093610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1148060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     41317515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2203218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     11489881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1398601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      8816678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1204157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     41144984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1319667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      9073118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1327997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      8716748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1363838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      8891107                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    161884678                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1375499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     21093610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1148060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     41317515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2203218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     11489881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1398601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      8816678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1204157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     41144984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1319667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      9073118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1327997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      8716748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1363838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      8891107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    161884678                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.324786                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.435205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.240310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.256757                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.431351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.271003                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.259459                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.264865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.356179                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.324786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.460825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.238921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.256757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.458290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.271003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.259459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.264865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.368123                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.324786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.460825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.238921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.256757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.458290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.271003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.259459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.264865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.368123                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98249.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92515.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88312.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92472.560794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91800.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92660.330645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 99900.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92807.136842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92627.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92422.939850                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94261.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90731.180000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94856.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90799.458333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        97417                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90725.581633                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92342.377631                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 92069.840909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 92787.630435                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92436.711111                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 98249.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92515.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88312.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92432.919463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91800.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92660.330645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 99900.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92807.136842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92627.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92460.638202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94261.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 90731.180000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94856.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 90799.458333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        97417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 90725.581633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92347.220764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 98249.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92515.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88312.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92432.919463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91800.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92660.330645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 99900.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92807.136842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92627.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92460.638202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94261.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 90731.180000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94856.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 90799.458333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        97417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 90725.581633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92347.220764                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.135248                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118045                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.032316                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.135248                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021050                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891242                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110213                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110213                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110213                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110213                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110213                       # number of overall hits
system.cpu0.icache.overall_hits::total         110213                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2540611                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2540611                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2540611                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2540611                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2540611                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2540611                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110228                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110228                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110228                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110228                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110228                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110228                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 169374.066667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 169374.066667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 169374.066667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 169374.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 169374.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 169374.066667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2364622                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2364622                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2364622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2364622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2364622                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2364622                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168901.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168901.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168901.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168901.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168901.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168901.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   702                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231361                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   958                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              293560.919624                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.380079                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.619921                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.392110                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.607890                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280666                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280666                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           75                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433604                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433604                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433604                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433604                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2471                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2471                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2471                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2471                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2471                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    272941761                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    272941761                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    272941761                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    272941761                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    272941761                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    272941761                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283137                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283137                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       436075                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       436075                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       436075                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       436075                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008727                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008727                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005666                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005666                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005666                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005666                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110458.017402                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110458.017402                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110458.017402                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110458.017402                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110458.017402                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110458.017402                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          206                       # number of writebacks
system.cpu0.dcache.writebacks::total              206                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1769                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1769                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1769                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1769                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1769                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1769                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          702                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          702                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          702                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          702                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          702                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          702                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     69537535                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     69537535                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     69537535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     69537535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     69537535                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     69537535                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001610                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001610                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001610                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001610                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99056.317664                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99056.317664                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99056.317664                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99056.317664                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99056.317664                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99056.317664                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.684004                       # Cycle average of tags in use
system.cpu1.icache.total_refs               735400167                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1464940.571713                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.684004                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020327                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803981                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       109180                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         109180                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       109180                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          109180                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       109180                       # number of overall hits
system.cpu1.icache.overall_hits::total         109180                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2337686                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2337686                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2337686                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2337686                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2337686                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2337686                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       109196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       109196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       109196                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       109196                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       109196                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       109196                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 146105.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 146105.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 146105.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 146105.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 146105.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 146105.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2025220                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2025220                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2025220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2025220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2025220                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2025220                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155786.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155786.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155786.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155786.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155786.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155786.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   970                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               122588672                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1226                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              99990.760196                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   190.118024                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    65.881976                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.742649                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.257351                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        82109                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          82109                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        66509                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         66509                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          134                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          132                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       148618                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          148618                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       148618                       # number of overall hits
system.cpu1.dcache.overall_hits::total         148618                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          325                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          325                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2520                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2520                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2520                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2520                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    277560761                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    277560761                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     58283063                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     58283063                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    335843824                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    335843824                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    335843824                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    335843824                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        84304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        84304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        66834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        66834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       151138                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       151138                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       151138                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       151138                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026037                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004863                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004863                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016674                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016674                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016674                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016674                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 126451.371754                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 126451.371754                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 179332.501538                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 179332.501538                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 133271.358730                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133271.358730                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 133271.358730                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133271.358730                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          492                       # number of writebacks
system.cpu1.dcache.writebacks::total              492                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1269                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1269                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          281                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1550                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1550                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1550                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1550                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          926                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          926                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          970                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          970                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    100262046                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    100262046                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      7005020                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      7005020                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    107267066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    107267066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    107267066                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    107267066                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000658                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000658                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006418                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006418                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006418                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108274.347732                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108274.347732                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       159205                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       159205                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 110584.604124                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110584.604124                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 110584.604124                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110584.604124                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.873786                       # Cycle average of tags in use
system.cpu2.icache.total_refs               732326822                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1444431.601578                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.873786                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.030246                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.802682                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       111673                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         111673                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       111673                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          111673                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       111673                       # number of overall hits
system.cpu2.icache.overall_hits::total         111673                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           31                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           31                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           31                       # number of overall misses
system.cpu2.icache.overall_misses::total           31                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4741663                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4741663                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4741663                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4741663                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4741663                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4741663                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       111704                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       111704                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       111704                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       111704                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       111704                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       111704                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000278                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000278                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000278                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000278                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152956.870968                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152956.870968                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152956.870968                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152956.870968                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152956.870968                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152956.870968                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3899327                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3899327                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3899327                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3899327                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3899327                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3899327                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155973.080000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155973.080000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155973.080000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155973.080000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155973.080000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155973.080000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   518                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               115427167                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   774                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              149130.706718                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   157.856054                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    98.143946                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.616625                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.383375                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        76469                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          76469                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        64323                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         64323                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          158                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          148                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       140792                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          140792                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       140792                       # number of overall hits
system.cpu2.dcache.overall_hits::total         140792                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1721                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1721                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           47                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1768                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1768                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1768                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1768                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    193486235                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    193486235                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4307505                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4307505                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    197793740                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    197793740                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    197793740                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    197793740                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        78190                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        78190                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        64370                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        64370                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       142560                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       142560                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       142560                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       142560                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022010                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022010                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000730                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000730                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012402                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012402                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012402                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012402                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112426.632772                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112426.632772                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 91649.042553                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91649.042553                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111874.287330                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111874.287330                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111874.287330                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111874.287330                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          215                       # number of writebacks
system.cpu2.dcache.writebacks::total              215                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1205                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1205                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1249                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1249                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1249                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1249                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          516                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          519                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          519                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     46200149                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     46200149                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       197443                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       197443                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     46397592                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     46397592                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     46397592                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     46397592                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003641                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003641                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003641                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003641                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89535.172481                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89535.172481                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65814.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65814.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89398.057803                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89398.057803                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89398.057803                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89398.057803                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               488.568336                       # Cycle average of tags in use
system.cpu3.icache.total_refs               731806450                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1496536.707566                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.568336                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.782962                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       112784                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         112784                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       112784                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          112784                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       112784                       # number of overall hits
system.cpu3.icache.overall_hits::total         112784                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2626645                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2626645                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2626645                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2626645                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2626645                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2626645                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       112799                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       112799                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       112799                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       112799                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       112799                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       112799                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 175109.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 175109.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 175109.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 175109.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 175109.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 175109.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2348913                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2348913                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2348913                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2348913                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2348913                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2348913                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 167779.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 167779.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 167779.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 167779.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 167779.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 167779.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   370                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               110530915                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              176566.956869                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   139.684387                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   116.315613                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.545642                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.454358                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76094                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        63375                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         63375                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          152                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          152                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       139469                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          139469                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       139469                       # number of overall hits
system.cpu3.dcache.overall_hits::total         139469                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1220                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1220                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1220                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1220                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1220                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1220                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    136106876                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    136106876                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    136106876                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    136106876                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    136106876                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    136106876                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        77314                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        77314                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        63375                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        63375                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       140689                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       140689                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       140689                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       140689                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015780                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008672                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008672                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008672                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008672                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111563.013115                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111563.013115                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111563.013115                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111563.013115                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111563.013115                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111563.013115                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu3.dcache.writebacks::total               88                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          850                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          850                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          850                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          850                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          370                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          370                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     33579088                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     33579088                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     33579088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     33579088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     33579088                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     33579088                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002630                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002630                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90754.291892                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90754.291892                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90754.291892                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90754.291892                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90754.291892                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90754.291892                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.682803                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735399935                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1464940.109562                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.682803                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020325                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.803979                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       108948                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         108948                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       108948                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          108948                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       108948                       # number of overall hits
system.cpu4.icache.overall_hits::total         108948                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           16                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           16                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           16                       # number of overall misses
system.cpu4.icache.overall_misses::total           16                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2363726                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2363726                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2363726                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2363726                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2363726                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2363726                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       108964                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       108964                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       108964                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       108964                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       108964                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       108964                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000147                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000147                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 147732.875000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 147732.875000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 147732.875000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 147732.875000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 147732.875000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 147732.875000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2082629                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2082629                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2082629                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2082629                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2082629                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2082629                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160202.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160202.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160202.230769                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160202.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160202.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160202.230769                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   971                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               122588968                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1227                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              99909.509372                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   190.023828                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    65.976172                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.742281                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.257719                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        82360                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          82360                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        66555                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         66555                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          133                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          132                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       148915                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          148915                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       148915                       # number of overall hits
system.cpu4.dcache.overall_hits::total         148915                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2241                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2241                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          339                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          339                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2580                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2580                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2580                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2580                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    283071449                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    283071449                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     61068080                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     61068080                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    344139529                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    344139529                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    344139529                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    344139529                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        84601                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        84601                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        66894                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        66894                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       151495                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       151495                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       151495                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       151495                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026489                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026489                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005068                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005068                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.017030                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017030                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.017030                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017030                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 126314.792057                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 126314.792057                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 180141.828909                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 180141.828909                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 133387.414341                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 133387.414341                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 133387.414341                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 133387.414341                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          492                       # number of writebacks
system.cpu4.dcache.writebacks::total              492                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1316                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1316                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          293                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          293                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1609                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1609                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1609                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1609                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          925                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          971                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          971                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          971                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          971                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     99719381                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     99719381                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      7392032                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      7392032                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    107111413                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    107111413                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    107111413                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    107111413                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.010934                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010934                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000688                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000688                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006409                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006409                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006409                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006409                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107804.736216                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 107804.736216                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 160696.347826                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 160696.347826                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 110310.415036                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 110310.415036                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 110310.415036                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 110310.415036                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               488.568962                       # Cycle average of tags in use
system.cpu5.icache.total_refs               731806404                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1496536.613497                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.568962                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021745                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.782963                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       112738                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         112738                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       112738                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          112738                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       112738                       # number of overall hits
system.cpu5.icache.overall_hits::total         112738                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.cpu5.icache.overall_misses::total           15                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2500170                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2500170                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2500170                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2500170                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2500170                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2500170                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       112753                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       112753                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       112753                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       112753                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       112753                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       112753                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000133                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000133                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst       166678                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total       166678                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst       166678                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total       166678                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst       166678                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total       166678                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2258070                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2258070                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2258070                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2258070                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2258070                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2258070                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 161290.714286                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 161290.714286                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 161290.714286                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 161290.714286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 161290.714286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 161290.714286                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   369                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               110530895                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   625                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              176849.432000                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   139.688638                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   116.311362                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.545659                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.454341                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        76100                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          76100                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        63349                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         63349                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          152                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          152                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       139449                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          139449                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       139449                       # number of overall hits
system.cpu5.dcache.overall_hits::total         139449                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1212                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1212                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1212                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1212                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1212                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    137501403                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    137501403                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    137501403                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    137501403                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    137501403                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    137501403                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        77312                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        77312                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        63349                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        63349                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       140661                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       140661                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       140661                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       140661                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015677                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015677                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008616                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008616                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008616                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008616                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 113450.002475                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113450.002475                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113450.002475                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113450.002475                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113450.002475                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113450.002475                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu5.dcache.writebacks::total               88                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          843                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          843                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          843                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          843                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          843                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          843                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          369                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          369                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          369                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          369                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          369                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     33792441                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     33792441                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     33792441                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     33792441                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     33792441                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     33792441                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004773                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004773                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002623                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002623                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91578.430894                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 91578.430894                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91578.430894                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91578.430894                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91578.430894                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91578.430894                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               488.588979                       # Cycle average of tags in use
system.cpu6.icache.total_refs               731806362                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1496536.527607                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.588979                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.021777                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.782995                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       112696                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         112696                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       112696                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          112696                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       112696                       # number of overall hits
system.cpu6.icache.overall_hits::total         112696                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.cpu6.icache.overall_misses::total           15                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2527870                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2527870                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2527870                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2527870                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2527870                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2527870                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       112711                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       112711                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       112711                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       112711                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       112711                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       112711                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000133                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000133                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 168524.666667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 168524.666667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 168524.666667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 168524.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 168524.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 168524.666667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            1                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            1                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2270712                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2270712                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2270712                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2270712                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2270712                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2270712                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162193.714286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162193.714286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162193.714286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162193.714286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162193.714286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162193.714286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   370                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               110531228                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              176567.456869                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   139.700271                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   116.299729                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.545704                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.454296                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76174                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76174                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        63608                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         63608                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          152                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          152                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       139782                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          139782                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       139782                       # number of overall hits
system.cpu6.dcache.overall_hits::total         139782                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1222                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1222                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1222                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    136880717                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    136880717                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    136880717                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    136880717                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    136880717                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    136880717                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        77396                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        77396                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        63608                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        63608                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       141004                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       141004                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       141004                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       141004                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015789                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015789                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008666                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008666                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008666                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008666                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112013.680033                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112013.680033                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112013.680033                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112013.680033                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112013.680033                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112013.680033                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu6.dcache.writebacks::total               86                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          852                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          852                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          852                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          370                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          370                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          370                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     33446439                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     33446439                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     33446439                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     33446439                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     33446439                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     33446439                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002624                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002624                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90395.781081                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 90395.781081                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 90395.781081                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 90395.781081                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 90395.781081                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 90395.781081                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.588364                       # Cycle average of tags in use
system.cpu7.icache.total_refs               731806357                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1496536.517382                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.588364                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021776                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.782994                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       112691                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         112691                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       112691                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          112691                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       112691                       # number of overall hits
system.cpu7.icache.overall_hits::total         112691                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.cpu7.icache.overall_misses::total           15                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2553973                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2553973                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2553973                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2553973                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2553973                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2553973                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       112706                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       112706                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       112706                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       112706                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       112706                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       112706                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000133                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 170264.866667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 170264.866667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 170264.866667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 170264.866667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 170264.866667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 170264.866667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2306570                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2306570                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2306570                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2306570                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2306570                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2306570                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       164755                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       164755                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       164755                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       164755                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       164755                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       164755                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   370                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               110531258                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              176567.504792                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   139.703140                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   116.296860                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.545715                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.454285                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        76256                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          76256                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        63556                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         63556                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          152                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          152                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       139812                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          139812                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       139812                       # number of overall hits
system.cpu7.dcache.overall_hits::total         139812                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1212                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1212                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1212                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1212                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1212                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    135988396                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    135988396                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    135988396                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    135988396                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    135988396                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    135988396                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        77468                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        77468                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        63556                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        63556                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       141024                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       141024                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       141024                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       141024                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015645                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015645                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008594                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008594                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008594                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008594                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112201.646865                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112201.646865                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112201.646865                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112201.646865                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112201.646865                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112201.646865                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu7.dcache.writebacks::total               86                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          842                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          842                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          842                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          842                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          842                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          842                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          370                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          370                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          370                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     33754732                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     33754732                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     33754732                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     33754732                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     33754732                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     33754732                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004776                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004776                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002624                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002624                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91229.005405                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91229.005405                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91229.005405                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91229.005405                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91229.005405                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91229.005405                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
