module spi_core(
	input			clk,			//50MHz
	input			rst_n,
	
	input			DAC_DOUT,		//SDO
	output			[23:0]sdo_data,	//æ¥å—è‡ªä»æœºçš„æ•°æ®ï¼Œç”±SDOç¿»è¯‘è€Œæ¥
	
	input			[23:0]sdi_data,	//å‘é?ç»™ä»æœºçš„æ•°æ®ï¼Œè½¬æ¢æˆSDI
	output			DAC_DIN,		//SDI
	
	output			DAC_CS_N,		//ç‰‡é?‰ä¿¡å?,0å·¥ä½œ
	output			DAC_SCLK,		//DACæ—¶é’Ÿä¿¡å·
	
	input			DAC_req,		//å¯åŠ¨DAC
	output			DONE			//å®ŒæˆSDOå’ŒSDIæ•°æ®çš„è½¬æ?
);
parameter bit_length = 24;
reg [4:0]bit_cnt;
reg cs_reg;
reg done;
reg SDI;
reg [23:0]sdo_data_reg;
assign DAC_CS_N = cs_reg;
assign DONE = done;
assign DAC_DIN = SDI;
assign sdo_data = sdo_data_reg;

reg [9:0]sclk_cnt;
reg DAC_SCLK_reg = 0;
assign DAC_SCLK = DAC_SCLK_reg;
//ä¿¡å·å®šä¹‰ï¼šä¸Šå‡æ²¿ã€é«˜ç”µå¹³ä¸­é—´ä½ç½®ã€ä¸‹é™æ²¿ã€ä½ç”µå¹³ä¸­é—´ä½ç½®
//æ³¨æ„ï¼šHIGå’ŒLOWéƒ½æ˜¯ä¸­é—´ä½ç½®
//SDOåœ¨ä¸Šå‡æ²¿è¾“å‡ºï¼Œä¸‹é™æ²¿æœ‰æ•ˆï¼Œå› æ­¤åœ¨NEGè¯»æ•°
//è®¾å®šSCLK
always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)
		sclk_cnt = 10'd0;
	else if (!cs_reg)begin
		if(sclk_cnt < 10'd999)
			sclk_cnt = sclk_cnt + 1;
		else
			sclk_cnt = 0;
	end
end

always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)
		DAC_SCLK_reg = 0;
	else
		case(sclk_cnt)
			499:DAC_SCLK_reg = 1;
			999:DAC_SCLK_reg = 0;
			default:;
		endcase
end

`define SCL_LOW		(sclk_cnt == 10'd249)
`define SCL_POS		(sclk_cnt == 10'd499)
`define SCL_HIG		(sclk_cnt == 10'd749)
`define SCL_NEG		(sclk_cnt == 10'd999)

//ç‰‡é?‰ä¿¡å·CSä»¥åŠè¯»å†™å®Œæˆæ ‡è¯†
always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)begin
		cs_reg = 1;
		done = 0;
	end
	else 
		if(DAC_req)begin
			if(bit_cnt <= bit_length - 1)begin
				cs_reg = 0;
				done = 0;
			end
			else if(`SCL_LOW) begin
				cs_reg = 1;
				done = 1;
			end
		end
	else begin
		cs_reg = 1;
		done = 0;
	end
end

//å¯¹SDIå’ŒSDOèµ‹å??
always@(posedge clk or negedge rst_n)
begin
	if(!rst_n)begin
		SDI = 0;
		sdo_data_reg = 24'd0;
		bit_cnt = 5'd0;
	end
	else if(cs_reg)begin
		SDI = 0;
		sdo_data_reg = 24'd0;
		bit_cnt = 5'd0;
	end
	else if(!cs_reg)	begin 
		if(`SCL_POS)
			SDI = sdi_data[bit_length - 1 - bit_cnt];
		if(`SCL_NEG)begin
			sdo_data_reg[bit_length - 1 - bit_cnt] = DAC_DOUT;
			bit_cnt = bit_cnt + 1;
			//ä¸?å®šè¦ç¡®ä¿å…ˆç»™SDIå’Œsdo_dataèµ‹å?¼å†bit_cnt+1ï¼Œé‡‡ç”¨é˜»å¡èµ‹å€¼ï¼Œè€ŒNEGä¸?å®šåœ¨POSä¹‹å
		end
	end
end	

endmodule