#*******************************************************************************
#**                                                                           **
#** Copyright (C) Infineon Technologies (2020)                                **
#**                                                                           **
#** All rights reserved.                                                      **
#**                                                                           **
#** This document contains proprietary information belonging to Infineon      **
#** Technologies. Passing on and copying of this document, and communication  **
#** of its contents is not permitted without prior written authorization.     **
#**                                                                           **
#*******************************************************************************
#**                                                                           **
#**  FILENAME  : AURIX2G_TC337_ED_ADAS.properties                             **
#**                                                                           **
#**  VERSION   : 1.40.0_21.0.0                                                **
#**                                                                           **
#**  DATE      : 2020-05-15                                                   **
#**                                                                           **
#**  VARIANT   : Variant PC                                                   **
#**                                                                           **
#**  PLATFORM  : Infineon AURIX2G                                             **
#**                                                                           **
#**  AUTHOR    : DL-AUTOSAR-Engineering                                       **
#**                                                                           **
#**  VENDOR    : Infineon Technologies                                        **
#**                                                                           **
#**  TRACEABILITY :                                                           **
#**                                                                           **
#**  DESCRIPTION  : Resource manager for TC337_ED_ADAS                        **
#**                                                                           **
#**                                                                           **
#**  SPECIFICATION(S) : NA                                                    **
#**                                                                           **
#**  MAY BE CHANGED BY USER : no                                              **
#**                                                                           **
#*******************************************************************************
#******************************************************************************
#                            Common Published Info
#******************************************************************************
Rel.Derivate: _TRICORE_TC337_ED_ADAS
Rel.SubDerivate:TC337x_ED_ADAS

#******************************************************************************
#                                    DMA
#******************************************************************************
# Dma.MaxDmaChannel [cover parentID DMA={59FBFCAC-06D5-4645-BAEF-A702530E607F}]
Dma.MaxDmaChannel: 64

#******************************************************************************
#                                    ADC
#******************************************************************************
# Adc.MaxHwUnits [cover parentID ADC={3C1428AF-670D-4e3b-A0D2-B968EF3AA33B}]
Adc.MaxHwUnits:6
# Adc.MaxHwUnitId [cover parentID ADC={0F05AC7C-3388-47bf-8185-75A7CE27830A}]
Adc.MaxHwUnitId:6
# Adc.LastPrimaryHwUnit [cover parentID ADC={9A1E07C5-2120-49e2-9BA6-D2DEC1329236}]
Adc.LastPrimaryHwUnit:5
# Adc.MaxSecondaryHwUnits [cover parentID ADC={4FD45CA1-B51E-4b62-A457-470AB3FE687F}]
Adc.MaxSecondaryHwUnits:

# Adc.HwUnitId [cover parentID ADC={4905A3DA-DA84-480d-BC95-29D2CD15E219}]
Adc.HwUnitId:HWUNIT_ADC0,HWUNIT_ADC1,HWUNIT_ADC2,HWUNIT_ADC3,HWUNIT_ADC4,HWUNIT_ADC5
# Adc.PrimaryHwUnitId [cover parentID ADC={9D3E5387-05FB-4d0f-A42C-10BB74746085}]
Adc.PrimaryHwUnitId:HWUNIT_ADC0,HWUNIT_ADC1,HWUNIT_ADC2,HWUNIT_ADC3,HWUNIT_ADC4,HWUNIT_ADC5
# Adc.SecondaryHwUnitId [cover parentID ADC={F1356F94-1342-4ab7-87A7-EAD6E608A53F}]
Adc.SecondaryHwUnitId:

# Adc.MaxGroupId [cover parentID ADC={8BEF4F23-7456-4c87-9D5E-3628A9C2F1F7}]
Adc.MaxGroupId:383
# Adc.RSCount [cover parentID ADC={BE649C97-8403-49be-9A7F-53228C80BFC9}]
Adc.RSCount:3

# Adc.AdcChannels_Adc[x] [cover parentID ADC={EC8903CE-E064-4b2a-AABE-4D9DAD609E40}]
Adc.AdcChannels_Adc0:G0CH0,G0CH1,G0CH2,G0CH3,G0CH4,G0CH5,G0CH6,G0CH7
Adc.AdcChannels_Adc1:G1CH0,G1CH1,G1CH2,G1CH3,G1CH4,G1CH5,G1CH6,G1CH7
Adc.AdcChannels_Adc2:G2CH0,G2CH1,G2CH2,G2CH3
Adc.AdcChannels_Adc3:G3CH0,G3CH1,G3CH2,G3CH3
Adc.AdcChannels_Adc4:G4CH0,G4CH1,G4CH2,G4CH3,G4CH4,G4CH5,G4CH6,G4CH7
Adc.AdcChannels_Adc5:G5CH0,G5CH1,G5CH2,G5CH3,G5CH4,G5CH5,G5CH6,G5CH7

# Adc.AdcChannels_Adcx [cover parentID ADC={8643A2C8-4DB6-4ef4-A03E-2C9140016C0C}]
Adc.AdcChannels_Adcx:G0CH0,G0CH1,G0CH2,G0CH3,G0CH4,G0CH5,G0CH6,G0CH7,\
G1CH0,G1CH1,G1CH2,G1CH3,G1CH4,G1CH5,G1CH6,G1CH7,\
G2CH0,G2CH1,G2CH2,G2CH3,\
G3CH0,G3CH1,G3CH2,G3CH3,\
G4CH0,G4CH1,G4CH2,G4CH3,G4CH4,G4CH5,G4CH6,G4CH7,\
G5CH0,G5CH1,G5CH2,G5CH3,G5CH4,G5CH5,G5CH6,G5CH7

# Adc.TriggerSource  [cover parentID ADC={6DA723D5-3E1C-4ac5-941A-8640F85F4F84}]
Adc.TriggerSource:ADC_TRIG_NONE,ADC_TRIG_0_GxREQTRA_CCU60_SR3,ADC_TRIG_1_GxREQTRB_CCU61_SR3,ADC_TRIG_2_GxREQTRC_HSPDM,ADC_TRIG_3_GxREQTRD_UNUSED,ADC_TRIG_4_GxREQTRE_UNUSED,ADC_TRIG_5_GxREQTRF_UNUSED,ADC_TRIG_6_GxREQTRG_UNUSED,ADC_TRIG_7_GxREQTRH_ERUIOUTx,ADC_TRIG_8_GxREQTRI_UNUSED,ADC_TRIG_9_GxREQTRJ_UNUSED,ADC_TRIG_10_GxREQTRK_UNUSED,ADC_TRIG_11_GxREQTRL_UNUSED,ADC_TRIG_12_GxREQTRM_EVADC_UNUSED,ADC_TRIG_13_GxREQTRN_EVADC_UNUSED,ADC_TRIG_14_GxREQTRO_EVADC_UNUSED,ADC_TRIG_15_GxREQTRP_GxREQGTySEL
# Adc.GatingSource [cover parentID ADC={3AFD691F-87D0-441b-BD9C-E1B8BF619DDB}]
Adc.GatingSource:ADC_GATE_NONE,ADC_GATE_0_GxREQGTA_UNUSED,ADC_GATE_1_GxREQGTB_UNUSED,ADC_GATE_2_GxREQGTC_CCU6061_TRIG0,ADC_GATE_3_GxREQGTD_CCU6061_TRIG1,ADC_GATE_4_GxREQGTE_CCU6061_TRIG2,ADC_GATE_5_GxREQGTF_UNUSED,ADC_GATE_6_GxREQGTG_UNUSED,ADC_GATE_7_GxREQGTH_UNUSED,ADC_GATE_8_GxREQGTI_UNUSED,ADC_GATE_9_GxREQGTJ_UNUSED,ADC_GATE_10_GxREQGTK_UNUSED,ADC_GATE_11_GxREQGTL_UNUSED,ADC_GATE_12_GxREQGTM_ERUPDOUTx,ADC_GATE_13_GxREQGTN_UNUSED,ADC_GATE_14_GxREQGTO_UNUSED

# Adc.EruInputConnectionErs_[x] [cover parentID ADC={23D11CBA-78CE-4a39-B085-D7770BED4796}]
Adc.EruInputConnectionErs_0:ERS_REQ0A_PORTS_P15_4_SEL0,ERS_REQ0B_CCU60_COUT60_SEL1,ERS_REQ0C_PORTS_P10_7_SEL2,ERS_REQ0D_Reserved_SEL3,ERS_REQ0E_Reserved_SEL4,ERS_REQ0F_Reserved_SEL5
Adc.EruInputConnectionErs_1:ERS_REQ1A_PORTS_P14_3_SEL0,ERS_REQ1B_CCU61_COUT60_SEL1,ERS_REQ1C_PORTS_P10_8_SEL2,ERS_REQ1D_STM0_STMIR0_SEL3,ERS_REQ1E_Reserved_SEL4,ERS_REQ1F_Reserved_SEL5
Adc.EruInputConnectionErs_2:ERS_REQ2A_PORTS_P10_2_SEL0,ERS_REQ2B_PORTS_P02_1_SEL1,ERS_REQ2C_PORTS_P00_4_SEL2,ERS_REQ2D_Reserved_SEL3,ERS_REQ2E_Reserved_SEL4,ERS_REQ2F_Reserved_SEL5
Adc.EruInputConnectionErs_3:ERS_REQ3A_PORTS_P10_3_SEL0,ERS_REQ3B_PORTS_P14_1_SEL1,ERS_REQ3C_PORTS_P02_0_SEL2,ERS_REQ3D_STM1_STMIR0_SEL3,ERS_REQ3E_Reserved_SEL4,ERS_REQ3F_Reserved_SEL5
Adc.EruInputConnectionErs_4:ERS_REQ4A_PORTS_P33_7_SEL0,ERS_REQ4B_Reserved_SEL1,ERS_REQ4C_GPT120_T3OUT_SEL2,ERS_REQ4D_PORTS_P15_5_SEL3,ERS_REQ4E_Reserved_SEL4,ERS_REQ4F_Reserved_SEL5
Adc.EruInputConnectionErs_5:ERS_REQ5A_PORTS_P15_8_SEL0,ERS_REQ5B_Reserved_SEL1,ERS_REQ5C_GPT120_T6OUT_SEL2,ERS_REQ5D_Reserved_SEL3,ERS_REQ5E_Reserved_SEL4,ERS_REQ5F_Reserved_SEL5
Adc.EruInputConnectionErs_6:ERS_REQ6A_PORTS_P20_0_SEL0,ERS_REQ6B_PORTS_ESR0_SEL1,ERS_REQ6C_Reserved_SEL2,ERS_REQ6D_PORTS_P11_10_SEL3,ERS_REQ6E_Reserved_SEL4,ERS_REQ6F_Reserved_SEL5
Adc.EruInputConnectionErs_7:ERS_REQ7A_PORTS_P20_9_SEL0,ERS_REQ7B_PORTS_ESR1_SEL1,ERS_REQ7C_PORTS_P15_1_SEL2,ERS_REQ7D_Reserved_SEL3,ERS_REQ7E_Reserved_SEL4,ERS_REQ7F_Reserved_SEL5

# Adc.EruInputConnectionErs_All [cover parentID ADC={814F3B20-2722-4e51-AF56-F7A607027E3A}]
Adc.EruInputConnectionErs_All:ERS_REQ0A_PORTS_P15_4_SEL0,ERS_REQ0B_CCU60_COUT60_SEL1,ERS_REQ0C_PORTS_P10_7_SEL2,ERS_REQ0D_Reserved_SEL3,ERS_REQ0E_Reserved_SEL4,ERS_REQ0F_Reserved_SEL5,\
ERS_REQ1A_PORTS_P14_3_SEL0,ERS_REQ1B_CCU61_COUT60_SEL1,ERS_REQ1C_PORTS_P10_8_SEL2,ERS_REQ1D_STM0_STMIR0_SEL3,ERS_REQ1E_Reserved_SEL4,ERS_REQ1F_Reserved_SEL5,\
ERS_REQ2A_PORTS_P10_2_SEL0,ERS_REQ2B_PORTS_P02_1_SEL1,ERS_REQ2C_PORTS_P00_4_SEL2,ERS_REQ2D_Reserved_SEL3,ERS_REQ2E_Reserved_SEL4,ERS_REQ2F_Reserved_SEL5,\
ERS_REQ3A_PORTS_P10_3_SEL0,ERS_REQ3B_PORTS_P14_1_SEL1,ERS_REQ3C_PORTS_P02_0_SEL2,ERS_REQ3D_STM1_STMIR0_SEL3,ERS_REQ3E_Reserved_SEL4,ERS_REQ3F_Reserved_SEL5,\
ERS_REQ4A_PORTS_P33_7_SEL0,ERS_REQ4B_Reserved_SEL1,ERS_REQ4C_GPT120_T3OUT_SEL2,ERS_REQ4D_PORTS_P15_5_SEL3,ERS_REQ4E_Reserved_SEL4,ERS_REQ4F_Reserved_SEL5,\
ERS_REQ5A_PORTS_P15_8_SEL0,ERS_REQ5B_Reserved_SEL1,ERS_REQ5C_GPT120_T6OUT_SEL2,ERS_REQ5D_Reserved_SEL3,ERS_REQ5E_Reserved_SEL4,ERS_REQ5F_Reserved_SEL5,\
ERS_REQ6A_PORTS_P20_0_SEL0,ERS_REQ6B_PORTS_ESR0_SEL1,ERS_REQ6C_Reserved_SEL2,ERS_REQ6D_PORTS_P11_10_SEL3,ERS_REQ6E_Reserved_SEL4,ERS_REQ6F_Reserved_SEL5,\
ERS_REQ7A_PORTS_P20_9_SEL0,ERS_REQ7B_PORTS_ESR1_SEL1,ERS_REQ7C_PORTS_P15_1_SEL2,ERS_REQ7D_Reserved_SEL3,ERS_REQ7E_Reserved_SEL4,ERS_REQ7F_Reserved_SEL5

# Adc.EruOguAdc_[x] [cover parentID ADC={206535EB-9614-4aa0-AB1F-A9EC797B50CB}]
Adc.EruOguAdc_0:OGU_0
Adc.EruOguAdc_1:OGU_1
Adc.EruOguAdc_2:OGU_2
Adc.EruOguAdc_3:OGU_3
Adc.EruOguAdc_4:OGU_4
Adc.EruOguAdc_5:OGU_5

# Adc.FixedRefChannels [cover parentID ADC={59F3D822-30DA-41a0-A89C-12E81CB6429A}]
Adc.FixedRefChannels:G0CH4,G0CH5,G0CH6,G0CH7
# Adc.EnableErrataTC083 [cover parentID ADC={533C3DA7-3E5F-4fe6-A915-94727FD65672}]
Adc.EnableErrataTC083:0
#******************************************************************************
#                                   GTM
#******************************************************************************
# Gtm.Available [cover parentID MCU={918F45E2-0AB8-4c0d-9ABE-2116D7C612E8}]
Gtm.Available: false
# Gtm.NumberOfTimModules [cover parentID MCU={C7587DED-DECF-4daf-8E5E-560B4ACCDB72}]
Gtm.NumberOfTimModules:0
# Gtm.NumberOfTimChannels [cover parentID MCU={C5C74502-9F27-4d83-A8C3-21B1C034D23A}]
Gtm.NumberOfTimChannels: 0
# Gtm.NumberOfTomModules [cover parentID MCU={87A5A060-6845-4196-9B9E-6AD4B5AEF1F1}]
Gtm.NumberOfTomModules: 0
# Gtm.NumberOfTomChannels [cover parentID MCU={0F8A377E-B17A-4409-85DD-957A25805C3E}]
Gtm.NumberOfTomChannels: 0
# Gtm.NumberOfTGCPerTom [cover parentID MCU={2A06C12B-8151-46d5-B91D-8F412FBA8CF1}]
Gtm.NumberOfTGCPerTom: 0
# Gtm.NumberOfChannelsPerTgc [cover parentID MCU={5DB43E25-1082-4d4b-9B16-4D3644DCDD3F}]
Gtm.NumberOfChannelsPerTgc: 0
# Gtm.NumberOfAtomModules [cover parentID MCU={A58E0FB7-1B73-48b3-A4CE-4B4309D9B0F2}]
Gtm.NumberOfAtomModules: 0
# Gtm.NumberOfAtomChannels [cover parentID MCU={C22AB3AC-42EF-447b-AE58-A14642F8B78B}]
Gtm.NumberOfAtomChannels: 0
# Gtm.NumberOfAgcPerAtom [cover parentID MCU={CDBBE414-F173-45f7-A758-63E034D01246}]
Gtm.NumberOfAgcPerAtom: 0
# Gtm.NumberOfChannelsPerAgc [cover parentID MCU={52E110A1-92F8-4ae3-87A1-085B44D58D64}]
Gtm.NumberOfChannelsPerAgc: 0
# Gtm.NumberOfTbuChannels [cover parentID MCU={10219C30-EEEA-4236-84FF-5937369F6919}]
Gtm.NumberOfTbuChannels: 0
# Gtm.NumberOfClusters [cover parentID MCU={CBAFFA89-1ED4-425e-BD64-B934B353B6DF}]
Gtm.NumberOfClusters:0
# Gtm.NumberOfMscSets [cover parentID MCU={F860BC0D-C2EB-4cc0-A432-09E37CAB0606}]
Gtm.NumberOfMscSets:0
# Gtm.NumberofToutSel [cover parentID MCU={7BA580F6-F02D-4229-9816-7A9738616C3C}]
Gtm.NumberofToutSel:0
# Gtm.ClockSelect_BMD [cover parentID PWM={96DD3330-154E-4a97-B8B3-0EAC333D4A82}]
Gtm.ClockSelect_BMD: NONE
# Gtm.ClockSelect_BMD_OCU [cover parentID OCU={5F6D1B08-A55B-4f80-817E-ED054F95D9BF}]
Gtm.ClockSelect_BMD_OCU:NONE

# Gtm.Atom<x>Channel<y> [cover parentID MCU={8B9E2576-70DA-483b-B5E3-AC951FEF1DBF}]
Gtm.Atom0Channel0ToutSel: NONE
Gtm.Atom0Channel1ToutSel: NONE
Gtm.Atom0Channel2ToutSel: NONE
Gtm.Atom0Channel3ToutSel: NONE
Gtm.Atom0Channel4ToutSel: NONE
Gtm.Atom0Channel5ToutSel: NONE
Gtm.Atom0Channel6ToutSel: NONE
Gtm.Atom0Channel7ToutSel: NONE
Gtm.Atom1Channel0ToutSel: NONE
Gtm.Atom1Channel1ToutSel: NONE
Gtm.Atom1Channel2ToutSel: NONE
Gtm.Atom1Channel3ToutSel: NONE
Gtm.Atom1Channel4ToutSel: NONE
Gtm.Atom1Channel5ToutSel: NONE
Gtm.Atom1Channel6ToutSel: NONE
Gtm.Atom1Channel7ToutSel: NONE
Gtm.Atom2Channel0ToutSel: NONE
Gtm.Atom2Channel1ToutSel: NONE
Gtm.Atom2Channel2ToutSel: NONE
Gtm.Atom2Channel3ToutSel: NONE
Gtm.Atom2Channel4ToutSel: NONE
Gtm.Atom2Channel5ToutSel: NONE
Gtm.Atom2Channel6ToutSel: NONE
Gtm.Atom2Channel7ToutSel: NONE
Gtm.Atom3Channel0ToutSel: NONE
Gtm.Atom3Channel1ToutSel: NONE
Gtm.Atom3Channel2ToutSel: NONE
Gtm.Atom3Channel3ToutSel: NONE
Gtm.Atom3Channel4ToutSel: NONE
Gtm.Atom3Channel5ToutSel: NONE
Gtm.Atom3Channel6ToutSel: NONE
Gtm.Atom3Channel7ToutSel: NONE
Gtm.Atom4Channel0ToutSel: NONE
Gtm.Atom4Channel1ToutSel: NONE
Gtm.Atom4Channel2ToutSel: NONE
Gtm.Atom4Channel3ToutSel: NONE
Gtm.Atom4Channel4ToutSel: NONE
Gtm.Atom4Channel5ToutSel: NONE
Gtm.Atom4Channel6ToutSel: NONE
Gtm.Atom4Channel7ToutSel: NONE
Gtm.Atom5Channel0ToutSel: NONE
Gtm.Atom5Channel1ToutSel: NONE
Gtm.Atom5Channel2ToutSel: NONE
Gtm.Atom5Channel3ToutSel: NONE
Gtm.Atom5Channel4ToutSel: NONE
Gtm.Atom5Channel5ToutSel: NONE
Gtm.Atom5Channel6ToutSel: NONE
Gtm.Atom5Channel7ToutSel: NONE
Gtm.Atom6Channel0ToutSel: NONE
Gtm.Atom6Channel1ToutSel: NONE
Gtm.Atom6Channel2ToutSel: NONE
Gtm.Atom6Channel3ToutSel: NONE
Gtm.Atom6Channel4ToutSel: NONE
Gtm.Atom6Channel5ToutSel: NONE
Gtm.Atom6Channel6ToutSel: NONE
Gtm.Atom6Channel7ToutSel: NONE
Gtm.Atom7Channel0ToutSel: NONE
Gtm.Atom7Channel1ToutSel: NONE
Gtm.Atom7Channel2ToutSel: NONE
Gtm.Atom7Channel3ToutSel: NONE
Gtm.Atom7Channel4ToutSel: NONE
Gtm.Atom7Channel5ToutSel: NONE
Gtm.Atom7Channel6ToutSel: NONE
Gtm.Atom7Channel7ToutSel: NONE
Gtm.Atom8Channel0ToutSel: NONE
Gtm.Atom8Channel1ToutSel: NONE
Gtm.Atom8Channel2ToutSel: NONE
Gtm.Atom8Channel3ToutSel: NONE
Gtm.Atom8Channel4ToutSel: NONE
Gtm.Atom8Channel5ToutSel: NONE
Gtm.Atom8Channel6ToutSel: NONE
Gtm.Atom8Channel7ToutSel: NONE
Gtm.Atom9Channel0ToutSel: NONE
Gtm.Atom9Channel1ToutSel: NONE
Gtm.Atom9Channel2ToutSel: NONE
Gtm.Atom9Channel3ToutSel: NONE
Gtm.Atom9Channel4ToutSel: NONE
Gtm.Atom9Channel5ToutSel: NONE
Gtm.Atom9Channel6ToutSel: NONE
Gtm.Atom9Channel7ToutSel: NONE
Gtm.Atom10Channel0ToutSel: NONE
Gtm.Atom10Channel1ToutSel: NONE
Gtm.Atom10Channel2ToutSel: NONE
Gtm.Atom10Channel3ToutSel: NONE
Gtm.Atom10Channel4ToutSel: NONE
Gtm.Atom10Channel5ToutSel: NONE
Gtm.Atom10Channel6ToutSel: NONE
Gtm.Atom10Channel7ToutSel: NONE
Gtm.Atom11Channel0ToutSel: NONE
Gtm.Atom11Channel1ToutSel: NONE
Gtm.Atom11Channel2ToutSel: NONE
Gtm.Atom11Channel3ToutSel: NONE
Gtm.Atom11Channel4ToutSel: NONE
Gtm.Atom11Channel5ToutSel: NONE
Gtm.Atom11Channel6ToutSel: NONE
Gtm.Atom11Channel7ToutSel: NONE
# Gtm.Tom<x>Channel<y> [cover parentID MCU={F55CC4C3-D42B-453d-8338-85E4FB05C4B6}]
Gtm.Tom0Channel0ToutSel: NONE
Gtm.Tom0Channel1ToutSel: NONE
Gtm.Tom0Channel2ToutSel: NONE
Gtm.Tom0Channel3ToutSel: NONE
Gtm.Tom0Channel4ToutSel: NONE
Gtm.Tom0Channel5ToutSel: NONE
Gtm.Tom0Channel6ToutSel: NONE
Gtm.Tom0Channel7ToutSel: NONE
Gtm.Tom0Channel8ToutSel: NONE
Gtm.Tom0Channel9ToutSel: NONE
Gtm.Tom0Channel10ToutSel: NONE
Gtm.Tom0Channel11ToutSel: NONE
Gtm.Tom0Channel12ToutSel: NONE
Gtm.Tom0Channel13ToutSel: NONE
Gtm.Tom0Channel14ToutSel: NONE
Gtm.Tom0Channel15ToutSel: NONE
Gtm.Tom1Channel0ToutSel: NONE
Gtm.Tom1Channel1ToutSel: NONE
Gtm.Tom1Channel2ToutSel: NONE
Gtm.Tom1Channel3ToutSel: NONE
Gtm.Tom1Channel4ToutSel: NONE
Gtm.Tom1Channel5ToutSel: NONE
Gtm.Tom1Channel6ToutSel: NONE
Gtm.Tom1Channel7ToutSel: NONE
Gtm.Tom1Channel8ToutSel: NONE
Gtm.Tom1Channel9ToutSel: NONE
Gtm.Tom1Channel10ToutSel: NONE
Gtm.Tom1Channel11ToutSel: NONE
Gtm.Tom1Channel12ToutSel: NONE
Gtm.Tom1Channel13ToutSel: NONE
Gtm.Tom1Channel14ToutSel: NONE
Gtm.Tom1Channel15ToutSel: NONE
Gtm.Tom2Channel0ToutSel: NONE
Gtm.Tom2Channel1ToutSel: NONE
Gtm.Tom2Channel2ToutSel: NONE
Gtm.Tom2Channel3ToutSel: NONE
Gtm.Tom2Channel4ToutSel: NONE
Gtm.Tom2Channel5ToutSel: NONE
Gtm.Tom2Channel6ToutSel: NONE
Gtm.Tom2Channel7ToutSel: NONE
Gtm.Tom2Channel8ToutSel: NONE
Gtm.Tom2Channel9ToutSel: NONE
Gtm.Tom2Channel10ToutSel: NONE
Gtm.Tom2Channel11ToutSel: NONE
Gtm.Tom2Channel12ToutSel: NONE
Gtm.Tom2Channel13ToutSel: NONE
Gtm.Tom2Channel14ToutSel: NONE
Gtm.Tom2Channel15ToutSel: NONE
Gtm.Tom3Channel0ToutSel: NONE
Gtm.Tom3Channel1ToutSel: NONE
Gtm.Tom3Channel2ToutSel: NONE
Gtm.Tom3Channel3ToutSel: NONE
Gtm.Tom3Channel4ToutSel: NONE
Gtm.Tom3Channel5ToutSel: NONE
Gtm.Tom3Channel6ToutSel: NONE
Gtm.Tom3Channel7ToutSel: NONE
Gtm.Tom3Channel8ToutSel: NONE
Gtm.Tom3Channel9ToutSel: NONE
Gtm.Tom3Channel10ToutSel: NONE
Gtm.Tom3Channel11ToutSel: NONE
Gtm.Tom3Channel12ToutSel: NONE
Gtm.Tom3Channel13ToutSel: NONE
Gtm.Tom3Channel14ToutSel: NONE
Gtm.Tom3Channel15ToutSel: NONE
Gtm.Tom4Channel0ToutSel: NONE
Gtm.Tom4Channel1ToutSel: NONE
Gtm.Tom4Channel2ToutSel: NONE
Gtm.Tom4Channel3ToutSel: NONE
Gtm.Tom4Channel4ToutSel: NONE
Gtm.Tom4Channel5ToutSel: NONE
Gtm.Tom4Channel6ToutSel: NONE
Gtm.Tom4Channel7ToutSel: NONE
Gtm.Tom4Channel8ToutSel: NONE
Gtm.Tom4Channel9ToutSel: NONE
Gtm.Tom4Channel10ToutSel: NONE
Gtm.Tom4Channel11ToutSel: NONE
Gtm.Tom4Channel12ToutSel: NONE
Gtm.Tom4Channel13ToutSel: NONE
Gtm.Tom4Channel14ToutSel: NONE
Gtm.Tom4Channel15ToutSel: NONE
Gtm.Tom5Channel0ToutSel: NONE
Gtm.Tom5Channel1ToutSel: NONE
Gtm.Tom5Channel2ToutSel: NONE
Gtm.Tom5Channel3ToutSel: NONE
Gtm.Tom5Channel4ToutSel: NONE
Gtm.Tom5Channel5ToutSel: NONE
Gtm.Tom5Channel6ToutSel: NONE
Gtm.Tom5Channel7ToutSel: NONE
Gtm.Tom5Channel8ToutSel: NONE
Gtm.Tom5Channel9ToutSel: NONE
Gtm.Tom5Channel10ToutSel: NONE
Gtm.Tom5Channel11ToutSel: NONE
Gtm.Tom5Channel12ToutSel: NONE
Gtm.Tom5Channel13ToutSel: NONE
Gtm.Tom5Channel14ToutSel: NONE
Gtm.Tom5Channel15ToutSel: NONE
# Gtm.TomBMDChannelToutSel [cover parentID MCU={118EB402-B8D0-46a3-9713-8436057CA6A9}]
Gtm.TomBMDChannelToutSel:NONE
# Gtm.AtomBMDChannelToutSel [cover parentID MCU={0FB07451-EE84-493b-8282-31370DC5FB00}]
Gtm.AtomBMDChannelToutSel: NONE

# Gtm.AdcTrig [cover parentID MCU={A2659ABE-7179-4254-95FE-6C2B80A30A0F}]
Gtm.AdcTrig:NONE
# Gtm.DsadcGtmTrig0 [cover parentID MCU={19774483-863A-4346-96A4-BEFCEBC2AED3}]
Gtm.DsadcGtmTrig0:NONE
# Gtm.DsadcGtmTrig1 [cover parentID MCU={61D16864-F25F-43e2-B163-2F1B6FD899F2}]
Gtm.DsadcGtmTrig1:NONE
# Gtm.DsadcGtmTrig2 [cover parentID MCU={CFC2E75A-DB36-4344-936C-DE87B10AF5B2}]
Gtm.DsadcGtmTrig2:NONE
# Gtm.DsadcGtmTrig3 [cover parentID MCU={84B2A569-E7E6-44b1-84FD-8E9604CDB36F}]
Gtm.DsadcGtmTrig3:NONE

# Gtm.Tim<x>Channel<y> [cover parentID ICU={7D7EC131-5A0E-4185-B541-46522F1AB739}]
# Gtm.TimAllChannelAll [cover parentID ICU={96D575A2-B913-49f7-A104-75B1C734EF38}]
Gtm.TimAllChannelAll : SEL0_NONE

#******************************************************************************
#Traceability TAGS added for variables not available in TC337_ED_ADAS as there is no GTM
#******************************************************************************
# Gtm.ClockSelect_Tom [cover parentID PWM={C57ED174-1307-4b2f-9EBF-B43D3BD69A8C}]
# Gtm.ClockSelect_Atom [cover parentID PWM={DD9056A4-5382-4356-8AAC-07E0A2694B45}]

#******************************************************************************
#                                   DIO
#******************************************************************************
# Variable to specify maximum available Ports
# Dio.MaxAvailablePort [cover parentID DIO={A5602657-B534-417d-BCEF-46DD3AEECE01}]
Dio.MaxAvailablePort: 34

# Multiplicity for DioPort
# Dio.DioPortMax [cover parentID DIO={3F743A6A-A979-48e9-8CF3-2EBCB9191D5E}]
Dio.DioPortMax: 14

# Variables to specify the read-only ports that exist on the microcontroller
# Dio.AvailableReadOnlyPorts [cover parentID DIO={DB9CAEA6-3391-40af-A541-67EBACB79D03}]
Dio.AvailableReadOnlyPorts:

# Channels that exist for each of the port.
# Dio.DioChannels_Port<x> [cover parentID DIO={B6579BA4-0C37-4d0c-849C-8C04A7CD856A}]
Dio.DioChannels_Port0:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _12_
Dio.DioChannels_Port2:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port10:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port11:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_ _15_
Dio.DioChannels_Port12:  _0_ _1_
Dio.DioChannels_Port14:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_
Dio.DioChannels_Port15:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port20:  _0_ _1_ _2_ _3_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Dio.DioChannels_Port21:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_
Dio.DioChannels_Port22:  _0_ _1_ _2_ _3_ _4_ _5_
Dio.DioChannels_Port23:  _1_ _5_
Dio.DioChannels_Port32:  _0_ _1_ _4_
Dio.DioChannels_Port33:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_
Dio.DioChannels_Port34:  _1_ _2_ _3_

# Mask value for the channel group to mask all the channels for the port.
# Dio.DioPortMask_Port<x> [cover parentID DIO={A90FF274-6312-4779-98E1-7B447F9048FE}]
Dio.DioPortMask_Port0: 0x13FF
Dio.DioPortMask_Port2: 0x01FF
Dio.DioPortMask_Port10: 0x01FF
Dio.DioPortMask_Port11: 0xFFFF
Dio.DioPortMask_Port12: 0x0003
Dio.DioPortMask_Port14: 0x07FF
Dio.DioPortMask_Port15: 0x01FF
Dio.DioPortMask_Port20: 0x7FCF
Dio.DioPortMask_Port21: 0x00FF
Dio.DioPortMask_Port22: 0x003F
Dio.DioPortMask_Port23: 0x0022
Dio.DioPortMask_Port32: 0x0013
Dio.DioPortMask_Port33: 0x3FFF
Dio.DioPortMask_Port34: 0x000E

# Available port
# Dio.AvailablePorts [cover parentID DIO={F127E39B-1C87-4938-A0B8-295BB1E92630}]
Dio.AvailablePorts: _0_ _2_ _10_ _11_ _12_ _14_ _15_ _20_ _21_ _22_ _23_ _32_ _33_ _34_

# Maximum Valid Pin
# Dio.MaxValidPortPin [cover parentID DIO={DD4F53E4-6E11-49cc-A97A-1FA6B1EB4F5E}]
Dio.MaxValidPortPin : 547

# Most significant pin of the port that is available on the microcontroller
# Dio.Port<X>_MSPin [cover parentID DIO={2B652E83-C29B-4deb-BC96-39F1F2B9CD69}]
Dio.Port0_MSPin: 12
Dio.Port2_MSPin: 8
Dio.Port10_MSPin: 8
Dio.Port11_MSPin: 15
Dio.Port12_MSPin: 1
Dio.Port14_MSPin: 10
Dio.Port15_MSPin: 8
Dio.Port20_MSPin: 14
Dio.Port21_MSPin: 7
Dio.Port22_MSPin: 5
Dio.Port23_MSPin: 5
Dio.Port32_MSPin: 4
Dio.Port33_MSPin: 13
Dio.Port34_MSPin: 3

#******************************************************************************
#                                   PORT
#******************************************************************************
# Variable to specify maximum available Ports
# Port.MaxAvailablePort  [cover parentID PORT={02D74B3C-96F4-4a69-8F4C-DC32A8430A83}]
Port.MaxAvailablePort: 34

# Variables to specify all the I/O and the read only ports that exist on the microcontroller
# Port.PortsAvailable [cover parentID PORT={3E42C17F-5599-4ee8-8C52-1323DD8C81D2}]
Port.PortsAvailable: _0_ _2_ _10_ _11_ _12_ _14_ _15_ _20_ _21_ _22_ _23_ _32_ _33_ _34_

# Variables to specify the read only ports that exist on the microcontroller
# Port.AvailableReadOnlyPorts [cover parentID PORT={5DF47431-4D98-45cb-B7DB-35DDBCF88F22}]
Port.AvailableReadOnlyPorts:

# Variables to specify the pcsr supported ports that exist on the microcontroller
# Port.AvailablePCSRPorts [cover parentID PORT={32A885DA-6852-44a7-9FF0-3D288C4420DA}]
Port.AvailablePCSRPorts: 11 33 34

# Port.AvailableLVDSPorts
# Port.AvailableLVDSPorts [cover parentID PORT={6BE88E45-793B-454c-9051-AE9D76FC9AC4}]
Port.AvailableLVDSPorts:

# PortMultiAvailablePinPairLVDS
# PortMultiAvailablePinPairLVDS [cover parentID PORT={75291000-6781-4a43-A148-E68CBB8D77CD}]
Port.PortMultiAvailablePinPairLVDS:

# Variable to specify the LVDS pin pair available
# Port.Port<x>AvailablePinPairLVDS [cover parentID PORT={4330C5EC-BBCC-48a8-9EDA-64E4D22E2CB7}]
Port.Port0AvailablePinPairLVDS:
Port.Port2AvailablePinPairLVDS:
Port.Port10AvailablePinPairLVDS:
Port.Port11AvailablePinPairLVDS:
Port.Port12AvailablePinPairLVDS:
Port.Port14AvailablePinPairLVDS:
Port.Port15AvailablePinPairLVDS:
Port.Port20AvailablePinPairLVDS:
Port.Port21AvailablePinPairLVDS:
Port.Port22AvailablePinPairLVDS:
Port.Port23AvailablePinPairLVDS:
Port.Port32AvailablePinPairLVDS:
Port.Port33AvailablePinPairLVDS:
Port.Port34AvailablePinPairLVDS:
# Port.PortXAvailablePinPairLVDS
# Port.PortXAvailablePinPairLVDS [cover parentID PORT={DAA7246B-7282-440d-8D82-74B0248BAE71}]
Port.PortXAvailablePinPairLVDS: X_Y
# Port.Portx_AvailablePinPairLVDSRx
# Port.Portx_AvailablePinPairLVDSRx  [cover parentID PORT={41667863-8CD2-42a1-B6E4-C62C9B39081C}]
Port.Port_0_AvailablePinPairLVDSRx:
Port.Port_2_AvailablePinPairLVDSRx:
Port.Port_10_AvailablePinPairLVDSRx:
Port.Port_11_AvailablePinPairLVDSRx:
Port.Port_12_AvailablePinPairLVDSRx:
Port.Port_14_AvailablePinPairLVDSRx:
Port.Port_15_AvailablePinPairLVDSRx:
Port.Port_20_AvailablePinPairLVDSRx:
Port.Port_21_AvailablePinPairLVDSRx:
Port.Port_22_AvailablePinPairLVDSRx:
Port.Port_23_AvailablePinPairLVDSRx:
Port.Port_32_AvailablePinPairLVDSRx:
Port.Port_33_AvailablePinPairLVDSRx:
Port.Port_34_AvailablePinPairLVDSRx:
Port.Port_40_AvailablePinPairLVDSRx:
# Port.Portx_AvailablePinPairLVDSTx
# Port.Portx_AvailablePinPairLVDSTx [cover parentID PORT={195EE866-D207-467d-9537-A4828CB2E56E}]
Port.Port0_AvailablePinPairLVDSTx:
Port.Port2_AvailablePinPairLVDSTx:
Port.Port10_AvailablePinPairLVDSTx:
Port.Port11_AvailablePinPairLVDSTx:
Port.Port12_AvailablePinPairLVDSTx:
Port.Port14_AvailablePinPairLVDSTx:
Port.Port15_AvailablePinPairLVDSTx:
Port.Port20_AvailablePinPairLVDSTx:
Port.Port21_AvailablePinPairLVDSTx:
Port.Port23_AvailablePinPairLVDSTx:
Port.Port32_AvailablePinPairLVDSTx:
Port.Port33_AvailablePinPairLVDSTx:
Port.Port40_AvailablePinPairLVDSTx:

# Variable to specify the Maximum LPCR register used
# Port.MaxLPCRReg [cover parentID PORT={8D38EE83-95D8-4538-8F1F-925BBC8250AE}]
Port.MaxLPCRReg: 0

# Variable to specify the PCSR pin pair available
# Port.Port<x> _AvailablePinPCSR [cover parentID PORT={7BC34996-5DB0-47d3-9644-A1CE3B4A74B1}]
Port.Port0_AvailablePinPCSR:
Port.Port2_AvailablePinPCSR:
Port.Port10_AvailablePinPCSR:
Port.Port11_AvailablePinPCSR: 0 1 2 3 4 6
Port.Port12_AvailablePinPCSR:
Port.Port14_AvailablePinPCSR:
Port.Port15_AvailablePinPCSR:
Port.Port20_AvailablePinPCSR:
Port.Port21_AvailablePinPCSR:
Port.Port22_AvailablePinPCSR:
Port.Port23_AvailablePinPCSR:
Port.Port32_AvailablePinPCSR:
Port.Port33_AvailablePinPCSR: 0 1 2 3 4 5 6 7 8 9 10 11 12
Port.Port34_AvailablePinPCSR: 1


# Variables to specify the ports that support analog/digital inputs i.e., support Pn_DISC register
# Port.AvailableAnalogDigitalPorts [cover parentID PORT={0BF3DC5F-5C0A-4b95-92C8-840F9A322359}]
Port.AvailableAnalogDigitalPorts:

#added available pins in analog port
# Port.Port<x>_AvaiableAnalogDigitalPin [cover parentID PORT={4C697F82-EFB4-439d-851E-C4CC30535EB0}]
Port.Port0_AvaiableAnalogDigitalPin:
Port.Port2_AvaiableAnalogDigitalPin:
Port.Port10_AvaiableAnalogDigitalPin:
Port.Port11_AvaiableAnalogDigitalPin:
Port.Port12_AvaiableAnalogDigitalPin:
Port.Port14_AvaiableAnalogDigitalPin:
Port.Port15_AvaiableAnalogDigitalPin:
Port.Port20_AvaiableAnalogDigitalPin:
Port.Port21_AvaiableAnalogDigitalPin:
Port.Port22_AvaiableAnalogDigitalPin:
Port.Port23_AvaiableAnalogDigitalPin:
Port.Port32_AvaiableAnalogDigitalPin:
Port.Port33_AvaiableAnalogDigitalPin:
Port.Port34_AvaiableAnalogDigitalPin:


# Variables to specify the available pins for each of the port for the microcontroller
# Port.Port<x>_AvailablePins [cover parentID PORT={EE295112-38D3-49dd-BDF9-5564FA3E4E5F}]
Port.Port0_AvailablePins:0 1 2 3 4 5 6 7 8 9 12
Port.Port2_AvailablePins:0 1 2 3 4 5 6 7 8
Port.Port10_AvailablePins:0 1 2 3 4 5 6 7 8
Port.Port11_AvailablePins:0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Port.Port12_AvailablePins:0 1
Port.Port14_AvailablePins:0 1 2 3 4 5 6 7 8 9 10
Port.Port15_AvailablePins:0 1 2 3 4 5 6 7 8
Port.Port20_AvailablePins:0 1 2 3 6 7 8 9 10 11 12 13 14
Port.Port21_AvailablePins:0 1 2 3 4 5 6 7
Port.Port22_AvailablePins:0 1 2 3 4 5
Port.Port23_AvailablePins:1 5
Port.Port32_AvailablePins:0 1 4
Port.Port33_AvailablePins:0 1 2 3 4 5 6 7 8 9 10 11 12 13
Port.Port34_AvailablePins:1 2 3


# Total number of available ports
# Port.TotalNumOfPort [cover parentID PORT={8D774CD1-BAA0-4144-A35C-480732452DD5}]
Port.TotalNumOfPort:14

# Port.AvailableLastAnalogPort
# Port.AvailableLastAnalogPort [cover parentID PORT={4411DCE3-7F33-45f8-AF9F-5965927FFD74}]
Port.AvailableLastAnalogPort:

# Available Port Numbers
# Port.AvailablePorts [cover parentID PORT={C8DCACF1-23EA-4f0a-9959-B25EF5D4E845}]
Port.AvailablePorts: 0 2 10 11 12 14 15 20 21 22 23 32 33 34

# Available Port pin Numbers
# Port.PortNoOfpins [cover parentID PORT={1FF38CE6-12DF-4bce-A0DE-2D727B5E2A71}]
Port.PortNoOfpins: 11 9 9 16 2 11 9 13 8 6 2 3 14 3

#Max Pins available in Max Port number
# Port.PortMaxPortnumberPinCount [cover parentID PORT={A3693100-A26B-4434-BB2B-7E511A0A3BBB}]
Port.PortMaxPortnumberPinCount: 3

# Ids of Port Pins
# Port.PinId_Port<x> [cover parentID PORT={15AF962B-BB74-447a-8115-781ADE1B010E}]
Port.PinId_Port0: 0 1 2 3 4 5 6 7 8 9 12
Port.PinId_Port2: 32 33 34 35 36 37 38 39 40
Port.PinId_Port10: 160 161 162 163 164 165 166 167 168
Port.PinId_Port11: 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
Port.PinId_Port12: 192 193
Port.PinId_Port14: 224 225 226 227 228 229 230 231 232 233 234
Port.PinId_Port15: 240 241 242 243 244 245 246 247 248
Port.PinId_Port20: 320 321 322 323 326 327 328 329 330 331 332 333 334
Port.PinId_Port21: 336 337 338 339 340 341 342 343
Port.PinId_Port22: 352 353 354 355 356 357
Port.PinId_Port23: 369 373
Port.PinId_Port32: 512 513 516
Port.PinId_Port33: 528 529 530 531 532 533 534 535 536 537 538 539 540 541
Port.PinId_Port34: 545 546 547

# Available modes of a port pin (Initial Mode selection)
# Port.InitialModes<x>_<y> [cover parentID PORT={A24D4C90-C348-4c60-893D-963C5BCB8CEB}]
###############################   Port 0 ######################################

Port.InitialModes0_0:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_ASCLIN3_ATX,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT63

Port.InitialModes0_1:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_SENT_SPC0,ALT7_CCU61_CC60

Port.InitialModes0_2:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_CAN03_TXD,ALT6_QSPI3_SLSO4,ALT7_CCU61_COUT60

Port.InitialModes0_3:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_SENT_SPC2,ALT7_CCU61_CC61

Port.InitialModes0_4:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_SENT_SPC3,ALT7_CCU61_COUT61

Port.InitialModes0_5:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_SLSO3,ALT4_Reserved,ALT5_Reserved,ALT6_SENT_SPC4,ALT7_CCU61_CC62

Port.InitialModes0_6:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_EVADC_EMUX10,ALT6_SENT_SPC5,ALT7_CCU61_COUT62

Port.InitialModes0_7:GPIO,ALT1_Reserved,ALT2_ASCLIN5_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_EVADC_EMUX11,ALT6_Reserved,ALT7_CCU61_CC60

Port.InitialModes0_8:GPIO,ALT1_Reserved,ALT2_QSPI3_SLSO6,ALT3_Reserved,ALT4_Reserved,ALT5_EVADC_EMUX12,ALT6_Reserved,ALT7_CCU61_CC61

Port.InitialModes0_9:GPIO,ALT1_Reserved,ALT2_QSPI3_SLSO7,ALT3_ASCLIN3_ARTS,ALT4_Reserved,ALT5_ASCLIN4_ATX,ALT6_Reserved,ALT7_CCU61_CC62

Port.InitialModes0_12:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT63
###############################   Port 2 ######################################

Port.InitialModes2_0:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_QSPI3_SLSO1,ALT4_Reserved,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU60_CC60

Port.InitialModes2_1:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_SLSO2,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT60

Port.InitialModes2_2:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI3_SLSO3,ALT4_Reserved,ALT5_CAN02_TXD,ALT6_Reserved,ALT7_CCU60_CC61

Port.InitialModes2_3:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASLSO,ALT3_QSPI3_SLSO4,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT61

Port.InitialModes2_4:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASCLK,ALT3_QSPI3_SLSO0,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC62

Port.InitialModes2_5:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT62

Port.InitialModes2_6:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_MTSR,ALT4_Reserved,ALT5_EVADC_EMUX00,ALT6_Reserved,ALT7_CCU60_CC60

Port.InitialModes2_7:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_SCLK,ALT4_Reserved,ALT5_EVADC_EMUX01,ALT6_SENT_SPC1,ALT7_CCU60_CC61

Port.InitialModes2_8:GPIO,ALT1_Reserved,ALT2_QSPI3_SLSO5,ALT3_Reserved,ALT4_Reserved,ALT5_EVADC_EMUX02,ALT6_GETH_MDC,ALT7_CCU60_CC62
###############################   Port 10 ######################################

Port.InitialModes10_0:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_SLSO10,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_1:GPIO,ALT1_Reserved,ALT2_QSPI1_MTSR,ALT3_QSPI1_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_2:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_3:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_CAN02_TXD,ALT7_Reserved

Port.InitialModes10_4:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_SLSO8,ALT4_QSPI1_MTSR,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_5:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_QSPI3_SLSO8,ALT4_QSPI1_SLSO9,ALT5_GPT120_T6OUT,ALT6_ASCLIN2_ASLSO,ALT7_Reserved

Port.InitialModes10_6:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASCLK,ALT3_QSPI3_MTSR,ALT4_GPT120_T3OUT,ALT5_Reserved,ALT6_QSPI1_MRST,ALT7_Reserved

Port.InitialModes10_7:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_8:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ARTS,ALT3_QSPI3_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 11 ######################################

Port.InitialModes11_0:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TXD3,ALT7_Reserved

Port.InitialModes11_1:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_ASCLIN3_ATX,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TXD2,ALT7_Reserved

Port.InitialModes11_2:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO5,ALT4_QSPI1_SLSO5,ALT5_Reserved,ALT6_GETH_TXD1,ALT7_CCU60_COUT63

Port.InitialModes11_3:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TXD0,ALT7_CCU60_COUT62

Port.InitialModes11_4:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TXER,ALT7_GETH_TXCLK

Port.InitialModes11_5:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_6:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TCTL,ALT7_CCU60_COUT61

Port.InitialModes11_7:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_8:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_9:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT60

Port.InitialModes11_10:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO3,ALT4_QSPI1_SLSO3,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC62

Port.InitialModes11_11:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO4,ALT4_QSPI1_SLSO4,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC61

Port.InitialModes11_12:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_CAN03_TXD,ALT6_CCU_EXTCLK1,ALT7_CCU60_CC60

Port.InitialModes11_13:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_14:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_15:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 12 ######################################

Port.InitialModes12_0:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_MDC,ALT7_Reserved

Port.InitialModes12_1:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_Reserved
###############################   Port 14 ######################################

Port.InitialModes14_0:GPIO,ALT1_Reserved,ALT2_ASCLIN0_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_CAN01_TXD,ALT6_ASCLIN0_ASCLK,ALT7_CCU60_COUT62

Port.InitialModes14_1:GPIO,ALT1_Reserved,ALT2_ASCLIN0_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT63

Port.InitialModes14_2:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_QSPI2_SLSO1,ALT4_Reserved,ALT5_Reserved,ALT6_ASCLIN2_ASCLK,ALT7_Reserved

Port.InitialModes14_3:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_QSPI2_SLSO3,ALT4_ASCLIN1_ASLSO,ALT5_ASCLIN3_ASLSO,ALT6_Reserved,ALT7_Reserved

Port.InitialModes14_4:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_PPS,ALT7_Reserved

Port.InitialModes14_5:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes14_6:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI2_SLSO2,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes14_7:GPIO,ALT1_Reserved,ALT2_ASCLIN0_ARTS,ALT3_QSPI2_SLSO4,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes14_8:GPIO,ALT1_Reserved,ALT2_ASCLIN5_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes14_9:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_CAN01_TXD,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes14_10:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_ASCLIN1_ATX,ALT5_CAN02_TXD,ALT6_Reserved,ALT7_Reserved
###############################   Port 15 ######################################

Port.InitialModes15_0:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI0_SLSO13,ALT4_Reserved,ALT5_CAN02_TXD,ALT6_ASCLIN1_ASCLK,ALT7_Reserved

Port.InitialModes15_1:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI2_SLSO5,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_SDMMC0_CLK

Port.InitialModes15_2:GPIO,ALT1_Reserved,ALT2_ASCLIN0_ATX,ALT3_QSPI2_SLSO0,ALT4_Reserved,ALT5_CAN01_TXD,ALT6_ASCLIN0_ASCLK,ALT7_Reserved

Port.InitialModes15_3:GPIO,ALT1_Reserved,ALT2_ASCLIN0_ATX,ALT3_QSPI2_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes15_4:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI2_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC62

Port.InitialModes15_5:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI2_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC61

Port.InitialModes15_6:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_QSPI2_MTSR,ALT4_Reserved,ALT5_QSPI2_SCLK,ALT6_ASCLIN3_ASCLK,ALT7_CCU60_CC60

Port.InitialModes15_7:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_QSPI2_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT60

Port.InitialModes15_8:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI2_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_ASCLIN3_ASCLK,ALT7_CCU60_COUT61
###############################   Port 20 ######################################

Port.InitialModes20_0:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_ASCLIN3_ASCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_1:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_2:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_3:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_QSPI0_SLSO9,ALT4_QSPI2_SLSO9,ALT5_CAN03_TXD,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_6:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ARTS,ALT3_QSPI0_SLSO8,ALT4_QSPI2_SLSO8,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_7:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT63

Port.InitialModes20_8:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ASLSO,ALT3_QSPI0_SLSO0,ALT4_QSPI1_SLSO0,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU61_CC60

Port.InitialModes20_9:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO1,ALT4_QSPI1_SLSO1,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_CC61

Port.InitialModes20_10:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI0_SLSO6,ALT4_QSPI2_SLSO7,ALT5_CAN03_TXD,ALT6_ASCLIN1_ASCLK,ALT7_CCU61_CC62

Port.InitialModes20_11:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT60

Port.InitialModes20_12:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_MRST,ALT4_QSPI0_MTSR,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT61

Port.InitialModes20_13:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO2,ALT4_QSPI1_SLSO2,ALT5_QSPI0_SCLK,ALT6_Reserved,ALT7_CCU61_COUT62

Port.InitialModes20_14:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 21 ######################################

Port.InitialModes21_0:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_1:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_2:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_GETH_MDC,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_3:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_4:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_5:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_6:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_GPT120_T3OUT

Port.InitialModes21_7:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_ASCLIN3_ASCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_GPT120_T6OUT
###############################   Port 22 ######################################

Port.InitialModes22_0:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes22_1:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes22_2:GPIO,ALT1_Reserved,ALT2_ASCLIN5_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes22_3:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_HSPDM_MUTE

Port.InitialModes22_4:GPIO,ALT1_Reserved,ALT2_ASCLIN4_ASLSO,ALT3_Reserved,ALT4_QSPI0_SLSO12,ALT5_Reserved,ALT6_Reserved,ALT7_HSPDM_BS0_OUT

Port.InitialModes22_5:GPIO,ALT1_Reserved,ALT2_ASCLIN4_ATX,ALT3_Reserved,ALT4_QSPI0_MTSR,ALT5_Reserved,ALT6_Reserved,ALT7_HSPDM_BS1_OUT
###############################   Port 23 ######################################

Port.InitialModes23_1:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ARTS,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_CCU_EXTCLK0,ALT7_Reserved

Port.InitialModes23_5:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 32 ######################################

Port.InitialModes32_0:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes32_1:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes32_4:GPIO,ALT1_Reserved,ALT2_PMS_DCDCSYNCO,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_CCU_EXTCLK1,ALT7_CCU60_COUT63
###############################   Port 33 ######################################

Port.InitialModes33_0:GPIO,ALT1_Reserved,ALT2_ASCLIN5_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_1:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASLSO,ALT3_QSPI2_SCLK,ALT4_Reserved,ALT5_EVADC_EMUX02,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_2:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_QSPI2_SLSO10,ALT4_Reserved,ALT5_EVADC_EMUX01,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_3:GPIO,ALT1_Reserved,ALT2_ASCLIN5_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_EVADC_EMUX00,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_4:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ARTS,ALT3_QSPI2_SLSO12,ALT4_Reserved,ALT5_EVADC_EMUX12,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_5:GPIO,ALT1_Reserved,ALT2_QSPI0_SLSO7,ALT3_QSPI1_SLSO7,ALT4_Reserved,ALT5_EVADC_EMUX11,ALT6_Reserved,ALT7_ASCLIN5_ASLSO

Port.InitialModes33_6:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASLSO,ALT3_QSPI2_SLSO11,ALT4_Reserved,ALT5_EVADC_EMUX10,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_7:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_8:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU61_COUT62

Port.InitialModes33_9:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_Reserved,ALT4_ASCLIN2_ASCLK,ALT5_CAN01_TXD,ALT6_ASCLIN0_ATX,ALT7_CCU61_CC62

Port.InitialModes33_10:GPIO,ALT1_Reserved,ALT2_QSPI1_SLSO6,ALT3_Reserved,ALT4_ASCLIN1_ASLSO,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT61

Port.InitialModes33_11:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_CC61

Port.InitialModes33_12:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_Reserved,ALT4_ASCLIN1_ASCLK,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT60

Port.InitialModes33_13:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_Reserved,ALT4_QSPI2_SLSO6,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU61_CC60
###############################   Port 34 ######################################

Port.InitialModes34_1:GPIO,ALT1_Reserved,ALT2_ASCLIN4_ATX,ALT3_Reserved,ALT4_CAN00_TXD,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT63

Port.InitialModes34_2:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC60

Port.InitialModes34_3:GPIO,ALT1_Reserved,ALT2_ASCLIN4_ASCLK,ALT3_Reserved,ALT4_QSPI2_SLSO10,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT60


# Port_<x>_FAST   [cover parentID PORT={F1D85B51-C21B-46d6-9D3C-9CF71ECB67F3}]
Port_0_FAST:_0_
Port_2_FAST:_0_ _2_ _4_ _5_ _6_ _7_
Port_10_FAST:_0_ _1_ _2_ _3_ _4_
Port_11_FAST:_9_ _10_ _11_ _12_
Port_12_FAST:
Port_14_FAST:_0_ _1_ _5_ _6_ _10_
Port_15_FAST:_0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Port_20_FAST:_0_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Port_21_FAST:_0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_
Port_22_FAST:_0_ _1_ _2_ _3_ _4_ _5_
Port_23_FAST:_1_ _5_
Port_32_FAST:_4_
Port_33_FAST:_8_ _10_ _11_ _12_ _13_
Port_34_FAST:


# Port_<x>_SLOW
# Port_<x>_SLOW   [cover parentID PORT={49F3BA62-5E45-4502-BB2C-E0AA8E6C476F}]
Port_0_SLOW:_1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _12_
Port_2_SLOW:_1_ _3_ _8_
Port_10_SLOW:_5_ _6_ _7_ _8_
Port_11_SLOW:_5_ _7_ _8_ _13_ _14_ _15_
Port_12_SLOW:_0_ _1_
Port_14_SLOW:_2_ _3_ _4_ _7_ _8_ _9_
Port_15_SLOW:
Port_20_SLOW:_1_ _3_ _6_
Port_21_SLOW:
Port_22_SLOW:
Port_23_SLOW:
Port_32_SLOW:_0_ _1_
Port_33_SLOW:_0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _9_
Port_34_SLOW:_1_ _2_ _3_


# Port_<x>_RFAST
# Port_<x>_RFAST   [cover parentID PORT={868F9FA5-6C18-4ec1-B6CE-813BA68AC920}]
Port_0_RFAST:
Port_2_RFAST:
Port_10_RFAST:
Port_11_RFAST:_0_ _1_ _2_ _3_ _4_ _6_
Port_12_RFAST:
Port_14_RFAST:
Port_15_RFAST:
Port_20_RFAST:
Port_21_RFAST:
Port_22_RFAST:
Port_23_RFAST:
Port_32_RFAST:
Port_33_RFAST:
Port_34_RFAST:

# Port_x_RGMII_INPUT
# Port_x_RGMII_INPUT [cover parentID PORT={9F872738-6DDC-4b8d-86CC-6AB8F1E795E0}]
Port_0_RGMII_INPUT:
Port_2_RGMII_INPUT:
Port_10_RGMII_INPUT:
Port_11_RGMII_INPUT:_5_ _7_ _8_ _9_ _10_ _11_ _12_
Port_12_RGMII_INPUT:
Port_14_RGMII_INPUT:
Port_15_RGMII_INPUT:
Port_20_RGMII_INPUT:
Port_21_RGMII_INPUT:
Port_22_RGMII_INPUT:
Port_23_RGMII_INPUT:
Port_32_RGMII_INPUT:
Port_33_RGMII_INPUT:
Port_34_RGMII_INPUT:


#******************************************************************************
#                                   IRQ
#******************************************************************************
# IRQ:  TOS available
Irq.TosAvailable:CPU0,CPU1,DMA

# IRQ:  SRN available for ETH
# Note: Specify only those SRNs that are available in the uC
Irq.EthSrnAvailable:                                     \
IrqEth0 IrqEth1 IrqEth2 IrqEth3 IrqEth4                  \
IrqEth5 IrqEth6 IrqEth7 IrqEth8 IrqEth9

# IRQ:  SRN available for QSPI
# Note: Specify only those SRNs that are available in the uC
Irq.QspiSrnAvailable:                                    \
IrqQspi0 IrqQspi1                                        \
IrqQspi2 IrqQspi3

Irq.QspiHCSrnAvailable:

# IRQ:  SRN available for ASCLIN
# Note: Specify only those SRNs that are available in the uC
Irq.AsclinSrnAvailable:                                  \
IrqAsclin0 IrqAsclin1 IrqAsclin2 IrqAsclin3              \
IrqAsclin4 IrqAsclin5


# IRQ:  SRN available for HSSL
# Note: Specify only those SRNs that are available in the uC
Irq.HsslAvailable:

Irq.HsslSrnAvailable:


# IRQ:  SRN available for I2C
# Note: Specify only those SRNs that are available in the uC
Irq.I2CAvailable:


# IRQ:  Available GPT12 modules
# Note: Specify only those available GPT12 modules in the uC
Irq.GPT12Available:                                     \
IrqGPT120

# IRQ:  Available CCU6 modules
# Note: Specify only those available CCU6 modules in the uC
Irq.CCU6Available:                                      \
IrqCCU60 IrqCCU61

# IRQ:  Available DMU modules
# Note: Specify only those available DMU modules in the uC
Irq.DmuSrnAvailable:                                    \
IrqDmuSr0 IrqDmuSr1

# IRQ:  Available Scu modules
# Note: Specify only those available Scu modules in the uC
Irq.ScuSrnAvailable:                                    \
IrqScuEruSr1 IrqScuEruSr2                               \
IrqScuEruSr3 IrqScuEruSr0

# IRQ:  Available Sent modules
Irq.SentSrnAvailable:                                     \
IrqSentSrn0 IrqSentSrn1                                   \
IrqSentSrn2 IrqSentSrn3                                   \
IrqSentSrn4 IrqSentSrn5                                   \
IrqSentSrn6 IrqSentSrn7                                   \
IrqSentSrn8 IrqSentSrn9

# IRQ:  Available DSADC modules
# Note: Specify only those available DSADC modules in the uC
Irq.DSAdcSrnAvailable:

# IRQ:  Available DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.DMAChAvailable:                                    \
IrqDMAErr0 IrqDMAErr1 IrqDMAErr2 IrqDMAErr3            \
IrqDMACh0 IrqDMACh1 IrqDMACh2 IrqDMACh3                \
IrqDMACh4 IrqDMACh5 IrqDMACh6 IrqDMACh7 IrqDMACh8      \
IrqDMACh9 IrqDMACh10 IrqDMACh11 IrqDMACh12 IrqDMACh13  \
IrqDMACh14 IrqDMACh15 IrqDMACh16 IrqDMACh17 IrqDMACh18 \
IrqDMACh19 IrqDMACh20 IrqDMACh21 IrqDMACh22 IrqDMACh23 \
IrqDMACh24 IrqDMACh25 IrqDMACh26 IrqDMACh27 IrqDMACh28 \
IrqDMACh29 IrqDMACh30 IrqDMACh31 IrqDMACh32 IrqDMACh33 \
IrqDMACh34 IrqDMACh35 IrqDMACh36 IrqDMACh37 IrqDMACh38 \
IrqDMACh39 IrqDMACh40 IrqDMACh41 IrqDMACh42 IrqDMACh43 \
IrqDMACh44 IrqDMACh45 IrqDMACh46 IrqDMACh47 IrqDMACh48 \
IrqDMACh49 IrqDMACh50 IrqDMACh51 IrqDMACh52 IrqDMACh53 \
IrqDMACh54 IrqDMACh55 IrqDMACh56 IrqDMACh57 IrqDMACh58 \
IrqDMACh59 IrqDMACh60 IrqDMACh61 IrqDMACh62 IrqDMACh63


# IRQ:  Available Number of DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.NoOfDmaChannels:                                   \
IrqDMAErr0To3 IrqDmaCh0To15 IrqDmaCh16To63


# IRQ:  Available FlexRay modules
# Note: Specify only those available FlexRay modules in the uC
Irq.FlexRayAvailable:

Irq.FlexRaySrnAvailable:


# IRQ:  Available GTM modules
# Note: Specify only those available GTM modules in the uC
Irq.GTMAvailable:

Irq.GTMMcsAvailable:

Irq.GTMTimAvailable:

Irq.GTMTomAvailable:

Irq.GTMAtomAvailable:

Irq.GtmMaxTim: 0
Irq.GtmMaxMCS: 0
Irq.GtmMaxTom: 0
Irq.GtmMaxAtom: 0

# IRQ:  Available GTM SPE modules
# Note: Specify only those available GTM SPE modules in the uC
Irq.GtmSpeSrnAvailable:

# IRQ:  Available GPSR modules
# Note: Specify only those available GPSR modules in the uC
Irq.GpsrAvailable:                                    \
IrqGpsr0 IrqGpsr1

Irq.STMAvailable: IrqSTM0 IrqSTM1

Irq.VAdcAvailable:                                    \
IrqVADC0 IrqVADC1                                     \
IrqVADC2 IrqVADC3                                     \
IrqVADC4 IrqVADC5                                     \
IrqVADCCG0 IrqVADCCG1

Irq.CanModulesAvailable: IrqCan0

Irq.CanSrnAvailable:                                  \
IrqCanSrn0 IrqCanSrn1                                 \
IrqCanSrn2 IrqCanSrn3                                 \
IrqCanSrn4 IrqCanSrn5                                 \
IrqCanSrn6 IrqCanSrn7                                 \
IrqCanSrn8 IrqCanSrn9                                 \
IrqCanSrn10 IrqCanSrn11                               \
IrqCanSrn12 IrqCanSrn13                               \
IrqCanSrn14 IrqCanSrn15

Irq.Can0SrnAvailable:                                 \
IrqCanSrn0 IrqCanSrn1                                 \
IrqCanSrn2 IrqCanSrn3                                 \
IrqCanSrn4 IrqCanSrn5                                 \
IrqCanSrn6 IrqCanSrn7                                 \
IrqCanSrn8 IrqCanSrn9                                 \
IrqCanSrn10 IrqCanSrn11                               \
IrqCanSrn12 IrqCanSrn13                               \
IrqCanSrn14 IrqCanSrn15

Irq.Can1SrnAvailable:
Irq.Can2SrnAvailable:
# IRQ:  Maximum DMA priority
Irq.DmaMaxPrio: 63

# IRQ:  Available Modules
Irq.ModAvailable: IrqEth IrqQspi IrqAsclin IrqGpt IrqCcu6 IrqDmu IrqScu IrqSent IrqDma IrqGpsr IrqStm IrqVadc IrqCan
#******************************************************************************
#                                   CCU6
#******************************************************************************
# Ccu6.Available [cover parentID MCU={4AA6BC93-0284-4c21-BED2-0230FEC3CCE0}]
Ccu6.Available: true
# Ccu6.MaxKernals [cover parentID MCU={65B5230F-26CB-4a12-BFA7-105F787953B3}]
Ccu6.MaxKernals: 2
# Ccu6.MaxT12Channels [cover parentID MCU={890F3A0F-43C4-4a23-A18E-9D70CCA05FCF}]
Ccu6.MaxT12Channels: 3
# Ccu6.MaxComparatorsPerKernel [cover parentID MCU={01D62129-9BC8-4c87-88CE-4CA27508CDB5}]
Ccu6.MaxComparatorsPerKernel: 4
# Ccu6.Ccu6<x>Cc<y>InputConnections [cover parentID ICU={308D7C84-B3E0-4d3a-BBEF-9607D23D2577}]
Ccu6.Ccu60Cc0InputConnections : CCINA_PORT2_PIN0, CCINB_PORT0_PIN1, CCINC_PORT2_PIN6, CCIND_EVR_WUT_TRIGGER_O
Ccu6.Ccu60Cc1InputConnections : CCINA_PORT2_PIN2, CCINB_PORT0_PIN3, CCINC_PORT2_PIN7
Ccu6.Ccu60Cc2InputConnections : CCINA_PORT2_PIN4, CCINB_PORT0_PIN5, CCINC_PORT2_PIN8, CCIND_ERU_OGU4_PDOUT4
Ccu6.Ccu61Cc0InputConnections : CCINA_PORT0_PIN1, CCINB_PORT2_PIN0, CCINC_PORT0_PIN7, CCIND_EVR_WUT_TRIGGER_O
Ccu6.Ccu61Cc1InputConnections : CCINA_PORT0_PIN3, CCINB_PORT2_PIN2, CCINC_PORT0_PIN8, CCIND_CAN0_INTR12
Ccu6.Ccu61Cc2InputConnections : CCINA_PORT0_PIN5, CCINB_PORT2_PIN4, CCINC_PORT0_PIN9, CCIND_ERU_OGU5_PDOUT5
# Ccu6.Ccu6AllCcAllInputConnections [cover parentID ICU={1C4FC461-85D1-46d4-83DB-93E2CB1D4881}]
Ccu6.Ccu6AllCcAllInputConnections : CCINA_PORT2_PIN0,CCINB_PORT0_PIN1,CCINC_PORT2_PIN6,CCIND_EVR_WUT_TRIGGER_O,CCINA_PORT2_PIN2,CCINB_PORT0_PIN3,CCINC_PORT2_PIN7,CCINA_PORT2_PIN4,CCINB_PORT0_PIN5,CCINC_PORT2_PIN8,CCIND_ERU_OGU4_PDOUT4,CCINA_PORT0_PIN1, CCINB_PORT2_PIN0,CCINC_PORT0_PIN7,CCINA_PORT0_PIN3,CCINB_PORT2_PIN2,CCINC_PORT0_PIN8,CCIND_CAN0_INTR12,CCINA_PORT0_PIN5,CCINB_PORT2_PIN4,CCINC_PORT0_PIN9,CCIND_ERU_OGU5_PDOUT5
# Ccu6.ClockSelect [cover parentID PWM={ADB84117-2EFC-4062-879C-AF83BC0A1D96}]
Ccu6.ClockSelect:CCU6_CONFIGURABLE_CLOCK_0,CCU6_CONFIGURABLE_CLOCK_1,CCU6_CONFIGURABLE_CLOCK_2,CCU6_CONFIGURABLE_CLOCK_3,CCU6_CONFIGURABLE_CLOCK_4,CCU6_CONFIGURABLE_CLOCK_6,CCU6_CONFIGURABLE_CLOCK_5,CCU6_CONFIGURABLE_CLOCK_7


#******************************************************************************
#                            RESOURCE MANAGER
#******************************************************************************
RM.AvailableCores:CORE0,CORE1
RM.Modules:ADC,PWM,ICU,GPT,DMA,CAN,STM,SPI,SENT,ETH,LIN

#******************************************************************************
#                                   SMU
#******************************************************************************
# Smu.SmuMaxAlarmPos [cover parentID SMU={2F59D92A-101E-4943-90EC-D74370BCB670}]
Smu.SmuMaxAlarmPos: 31

# Smu.SmuCoreTotalAlarmGroups [cover parentID SMU={6C137F61-1F8A-4e62-901E-D72E2FCF2872}]
Smu.SmuCoreTotalAlarmGroups: 12
# Smu.SmuCoreTotalAlarmBehavior [cover parentID SMU={35B251E0-4830-43d0-AE85-AA8D70B1CD62}]
Smu.SmuCoreTotalAlarmBehavior: 32
# Smu.SmuCoreTotalCfgRegs [cover parentID SMU={64238A01-E65A-4c7f-B976-3E4745C5663C}]
Smu.SmuCoreTotalCfgRegs: 36

# Smu.SmuCoreTotalRT0Alarms [cover parentID SMU={8FC057BA-B669-4603-AB03-F8E832B8B555}]
Smu.SmuCoreTotalRT0Alarms: 4
# Smu.SmuCoreTotalRT1Alarms [cover parentID SMU={65B0DD57-82C3-4dab-8D72-863EB3E0CE98}]
Smu.SmuCoreTotalRT1Alarms: 4

# Smu.SmuStdbyTotalAlarmGroups [cover parentID SMU={EE630B75-6DD2-42a2-B754-58D1DD312551}]
Smu.SmuStdbyTotalAlarmGroups: 2
# Smu.SmuStdbyTotalAlarmBehavior [cover parentID SMU={65CD6F79-23D8-4db9-B5DF-51469369C36D}]
Smu.SmuStdbyTotalAlarmBehavior: 32

# Smu.SmuStdbyStartAlarmGroup [cover parentID SMU={FBA90873-56E3-4062-B0B7-165613C3D4DD}]
Smu.SmuStdbyStartAlarmGroup: 20
# Smu.SmuStdbyEndAlarmGroup [cover parentID SMU={8EF32757-940E-4f6b-B189-450233217B2B}]
Smu.SmuStdbyEndAlarmGroup: 21

# Smu.SmuAlarmGroup0 [cover parentID SMU={16E2E3F4-BED7-46a1-A02A-4F43BE0522AF}]
Smu.SmuAlarmGroup0: 29392887
# Smu.SmuAlarmGroup1 [cover parentID SMU={46D97A1A-88ED-4b8d-AFE2-743EC4527888}]
Smu.SmuAlarmGroup1: 29392887
# Smu.SmuAlarmGroup2 [cover parentID SMU={DCDD6E76-2E10-4945-9751-587541BA9D3D}]
Smu.SmuAlarmGroup2: 0
# Smu.SmuAlarmGroup3 [cover parentID SMU={44554CDC-4AE3-413e-A2C6-40EC9DC76A79}]
Smu.SmuAlarmGroup3: 0
# Smu.SmuAlarmGroup4 [cover parentID SMU={59B1E1F4-6B65-4e33-AF6D-2E9AB5349031}]
Smu.SmuAlarmGroup4: 0
# Smu.SmuAlarmGroup5 [cover parentID SMU={073E0B27-2DF5-4974-A2CD-D48D2CC9CE6C}]
Smu.SmuAlarmGroup5: 0
# Smu.SmuAlarmGroup6 [cover parentID SMU={7A669339-5749-4376-B3FA-9622F46AE0F7}]
Smu.SmuAlarmGroup6: 62856703
# Smu.SmuAlarmGroup7 [cover parentID SMU={05534970-6331-4036-9A89-5FC2983C0F5D}]
Smu.SmuAlarmGroup7: 4294701567
# Smu.SmuAlarmGroup8 [cover parentID SMU={C39191A0-F849-4a3d-A22E-3E21FF1F76FA}]
Smu.SmuAlarmGroup8: 4278128639
# Smu.SmuAlarmGroup9 [cover parentID SMU={7DFE49C9-E779-4f12-B4C8-A03CD3EE894F}]
Smu.SmuAlarmGroup9: 1349746731
# Smu.SmuAlarmGroup10 [cover parentID SMU={BC6E3F48-FF29-41b5-8131-85D06C35BBE2}]
Smu.SmuAlarmGroup10: 7864319
# Smu.SmuAlarmGroup11 [cover parentID SMU={DA07E449-528B-45a0-893D-7EF8F941B466}]
Smu.SmuAlarmGroup11: 13055
# Smu.SmuAlarmGroup20 [cover parentID SMU={7B648B75-905A-44c3-9C5B-DDB5E615F4A5}]
Smu.SmuAlarmGroup20: 65520
# Smu.SmuAlarmGroup21 [cover parentID SMU={39FA5198-8740-4125-80F0-372D4BBDA912}]
Smu.SmuAlarmGroup21: 131007

# Smu.SmuGroup0UnavailableIds [cover parentID SMU={F9399F6F-677B-4ab8-A6D6-0C85E2ED5CCC}]
Smu.SmuGroup0UnavailableIds: 3_15_16_17_18_19_20_21_25_26_27_28_29_30_31
# Smu.SmuGroup1UnavailableIds [cover parentID SMU={40FFC091-D881-448e-9B30-F4E91097A853}]
Smu.SmuGroup1UnavailableIds: 3_15_16_17_18_19_20_21_25_26_27_28_29_30_31
# Smu.SmuGroup2UnavailableIds [cover parentID SMU={D5810358-4486-4fcf-BF72-9635B3535C5E}]
Smu.SmuGroup2UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
# Smu.SmuGroup3UnavailableIds [cover parentID SMU={16721204-FE96-4bd0-AD97-7BA32D6FB9DA}]
Smu.SmuGroup3UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
# Smu.SmuGroup4UnavailableIds [cover parentID SMU={0B5961F2-E1BE-4cf3-9066-174E674DB267}]
Smu.SmuGroup4UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
# Smu.SmuGroup5UnavailableIds [cover parentID SMU={24D1E12E-FDAC-48a6-92E1-46C9200FD1F0}]
Smu.SmuGroup5UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
# Smu.SmuGroup6UnavailableIds [cover parentID SMU={B9779D0F-B61C-44e8-B56B-07826922319F}]
Smu.SmuGroup6UnavailableIds: 9_13_14_15_22_26_27_28_29_30_31
# Smu.SmuGroup7UnavailableIds [cover parentID SMU={65316334-B16E-4f4d-B0BF-2792AA48384A}]
Smu.SmuGroup7UnavailableIds: 9_10_11_18
# Smu.SmuGroup8UnavailableIds [cover parentID SMU={B6E47CEA-3DD2-4de7-93EE-A01541788498}]
Smu.SmuGroup8UnavailableIds: 12_13_14_15_24
# Smu.SmuGroup9UnavailableIds [cover parentID SMU={C5B04A6C-BE31-402f-9F32-71982B90610A}]
Smu.SmuGroup9UnavailableIds: 2_4_6_7_8_9_10_11_12_13_14_18_19_23_24_25_26_27_29_31
# Smu.SmuGroup10UnavailableIds [cover parentID SMU={27B1E10E-1019-4088-A785-D2D7C3252D0F}]
Smu.SmuGroup10UnavailableIds: 19_23_24_25_26_27_28_29_30_31
# Smu.SmuGroup11UnavailableIds [cover parentID SMU={943151C5-959A-4efd-8531-3FA28E55E59A}]
Smu.SmuGroup11UnavailableIds: 8_10_11_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
# Smu.SmuGroup20UnavailableIds [cover parentID SMU={654FE9FF-23C8-46ed-856B-9F76DEBC6EBC}]
Smu.SmuGroup20UnavailableIds: 0_1_2_3_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
# Smu.SmuGroup21UnavailableIds [cover parentID SMU={A5CED061-4DB3-46a0-80D8-34F1F91EFB97}]
Smu.SmuGroup21UnavailableIds: 6_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31

# Smu.SmuAlarmExecValidMask [cover parentID SMU={9E6B81B4-72A4-41e4-B3A7-296C61777120}]
Smu.SmuAlarmExecValidMask: 169806367
#******************************************************************************
#                                   MCU
#******************************************************************************
# Mcu.CPU0LMUAddStart [cover parentID MCU={9F2861DF-6E4B-410b-B9A6-CFE6759C5959}]
Mcu.CPU0LMUAddStart:2415919104
# Mcu.CPU0LMUAddEnd [cover parentID MCU={5D3CE5D1-3C1C-4a30-BBF8-4DE4CD6BC3C1}]
Mcu.CPU0LMUAddEnd:2415927295
# Mcu.CPU0LMUAddBlk1Start [cover parentID MCU={26A069AB-A53C-41a6-9C13-BBE44CB8914B}]
Mcu.CPU0LMUAddBlk1Start:2415921152

# Mcu.CPU1LMUAddStart [cover parentID MCU={E54F484D-D6D2-412d-8F8F-76E2EDDA2233}]
Mcu.CPU1LMUAddStart:2415984640
# Mcu.CPU1LMUAddEnd [cover parentID MCU={9CC604F8-4F0A-4da4-97CA-8198AD1A26DA}]
Mcu.CPU1LMUAddEnd:2416050175
# Mcu.CPU1LMUAddBlk1Start [cover parentID MCU={B0770303-DA3B-4135-8AC6-CF0E83EAFDBF}]
Mcu.CPU1LMUAddBlk1Start:2416017408

# Mcu.CPU2LMUAddStart [cover parentID MCU={9785380D-EECF-4afa-9A7F-97951D9C01BD}]
Mcu.CPU2LMUAddStart:
# Mcu.CPU2LMUAddEnd [cover parentID MCU={35BE76A7-0A05-40d5-B999-822649C151E2}]
Mcu.CPU2LMUAddEnd:

# Mcu.CPU3LMUAddStart [cover parentID MCU={3AC02711-B916-468a-88FB-ED2F24549BC8}]
Mcu.CPU3LMUAddStart:
# Mcu.CPU3LMUAddEnd [cover parentID MCU={3197A0EA-1CF0-4e66-874D-010136291DE2}]
Mcu.CPU3LMUAddEnd:

# Mcu.CPU4LMUAddStart [cover parentID MCU={64A42FB1-30B4-4f62-B541-B6480A9D7D34}]
Mcu.CPU4LMUAddStart:
# Mcu.CPU4LMUAddEnd [cover parentID MCU={D295080B-73B8-45cd-A6A1-36BE124E3C72}]
Mcu.CPU4LMUAddEnd:

# Mcu.CPU5LMUAddStart [cover parentID MCU={F6D18438-6042-4212-B772-B36F62DA5603}]
Mcu.CPU5LMUAddStart:
# Mcu.CPU5LMUAddEnd [cover parentID MCU={9B2C670D-FFF6-4724-BFF0-1CD9E9171F32}]
Mcu.CPU5LMUAddEnd:

# Mcu.LMU0AddStart [cover parentID MCU={ED45FDBE-75F2-46cd-833E-A73D0CEC93AF}]
Mcu.LMU0AddStart:
# Mcu.LMU0AddEnd [cover parentID MCU={1B3E5D1E-6203-435c-9D19-E3B3BBB40018}]
Mcu.LMU0AddEnd:

# Mcu.LMU1AddStart [cover parentID MCU={C760C193-3D2D-4dd2-BD9E-0EC868CBEBF3}]
Mcu.LMU1AddStart:
# Mcu.LMU1AddEnd [cover parentID MCU={7F3193F0-BCD7-4baf-B930-257684E24609}]
Mcu.LMU1AddEnd:

# Mcu.LMU2AddStart [cover parentID MCU={448CDAEF-80CA-48d5-8951-3F4F6E16BCC5}]
Mcu.LMU2AddStart:
# Mcu.LMU2AddEnd [cover parentID MCU={1612A435-6943-4d70-9F79-93B3ED9A35AE}]
Mcu.LMU2AddEnd:

# Mcu.LMU3AddStart [cover parentID MCU={B859943F-A4D5-4b05-91A7-56B6F533D308}]
Mcu.LMU3AddStart:
# Mcu.LMU3AddEnd [cover parentID MCU={4B66B55B-7A06-40d6-8A55-85DBBE8B71A7}]
Mcu.LMU3AddEnd:

# Mcu.CPU0DSPRAddStart [cover parentID MCU={ED7D2D8A-2354-4c4a-8963-1453D05B42B7}]
Mcu.CPU0DSPRAddStart:1879048192
# Mcu.CPU0DSPRAddEnd [cover parentID MCU={40E67716-B669-4e71-96A5-46DE7FF5B4D9}]
Mcu.CPU0DSPRAddEnd:1879244799

# Mcu.CPU1DSPRAddStart [cover parentID MCU={C17D7849-C502-4583-9065-0864189B8656}]
Mcu.CPU1DSPRAddStart:1610612736
# Mcu.CPU1DSPRAddEnd [cover parentID MCU={181953E6-12D7-4052-B4BB-483FFE8F9A51}]
Mcu.CPU1DSPRAddEnd:1610711039

# Mcu.CPU2DSPRAddStart [cover parentID MCU={33A56BCD-35BC-4ed1-944D-4F290CFB6E7E}]
Mcu.CPU2DSPRAddStart:
# Mcu.CPU2DSPRAddEnd [cover parentID MCU={EB6A18B4-9EC5-4fa5-A32C-E03F4B45AAE2}]
Mcu.CPU2DSPRAddEnd:

# Mcu.CPU3DSPRAddStart [cover parentID MCU={EFD28811-3403-4dea-B360-ED1ABB7D4936}]
Mcu.CPU3DSPRAddStart:
# Mcu.CPU3DSPRAddEnd [cover parentID MCU={69323954-1C6E-49d4-ABCB-5711EE496061}]
Mcu.CPU3DSPRAddEnd:

# Mcu.CPU4DSPRAddStart [cover parentID MCU={44DB1DB3-B52A-483b-B1AE-85137CD18E93}]
Mcu.CPU4DSPRAddStart:
# Mcu.CPU4DSPRAddEnd [cover parentID MCU={2A676C70-3586-44b2-B03A-5AABA883E96A}]
Mcu.CPU4DSPRAddEnd:

# Mcu.CPU5DSPRAddStart [cover parentID MCU={05AAF0BE-A215-4093-ADBF-AF9CF42A0962}]
Mcu.CPU5DSPRAddStart:
# Mcu.CPU5DSPRAddEnd [cover parentID MCU={92D70BF9-09F6-4b73-9963-1F070EAF953A}]
Mcu.CPU5DSPRAddEnd:

# Mcu.CPU0PSPRAddStart [cover parentID MCU={16DF30F6-DE68-41df-A425-C8EDD2D6FFA7}]
Mcu.CPU0PSPRAddStart:1880096768
# Mcu.CPU0PSPRAddEnd [cover parentID MCU={2332A733-54E1-4e6b-AA6C-6CF2E30DA231}]
Mcu.CPU0PSPRAddEnd:1880129535

# Mcu.CPU1PSPRAddStart [cover parentID MCU={74A0730A-50EE-45d8-A675-BED9ACACA789}]
Mcu.CPU1PSPRAddStart:1611661312
# Mcu.CPU1PSPRAddEnd [cover parentID MCU={08488C47-B8A9-454c-81A4-A25CA186571B}]
Mcu.CPU1PSPRAddEnd:1611726847

# Mcu.CPU2PSPRAddStart [cover parentID MCU={F6DA9083-D1FA-43d7-B707-2CECC79AE023}]
Mcu.CPU2PSPRAddStart:
# Mcu.CPU2PSPRAddEnd [cover parentID MCU={EFBAE59E-61BD-4f7a-BCBF-422C8A54DADB}]
Mcu.CPU2PSPRAddEnd:

# Mcu.CPU3PSPRAddStart [cover parentID MCU={F021A57E-FE02-4a12-91C0-8F7B46FB26FA}]
Mcu.CPU3PSPRAddStart:
# Mcu.CPU3PSPRAddEnd [cover parentID MCU={8A11A735-2AB8-40fe-A92D-FD7A0444FEF7}]
Mcu.CPU3PSPRAddEnd:

# Mcu.CPU4PSPRAddStart [cover parentID MCU={DA3D3E91-6455-4221-AAA8-B855C4F2D218}]
Mcu.CPU4PSPRAddStart:
# Mcu.CPU4PSPRAddEnd [cover parentID MCU={91901104-4EA2-4b34-92F0-959BFF0F0C6C}]
Mcu.CPU4PSPRAddEnd:

# Mcu.CPU5PSPRAddStart [cover parentID MCU={3E4A87FB-79DA-4fb5-8482-BCBC8F898216}]
Mcu.CPU5PSPRAddStart:
# Mcu.CPU5PSPRAddEnd [cover parentID MCU={2A32F89C-7959-4cbf-85C9-85708A00A4A1}]
Mcu.CPU5PSPRAddEnd:

#*********************************OSC FREQ*********************************
# Mcu.OscExtCrystalMinFrequency [cover parentID MCU={B8EBFD48-9FE4-4d4c-A45A-2E1A6C8A5C73}]
Mcu.OscExtCrystalMinFrequency: 16
# Mcu.OscDirectModeMinFrequency [cover parentID MCU={E3D4D47B-FB62-4fcf-B44B-3D715C92FE72}]
Mcu.OscDirectModeMinFrequency: 4
# Mcu.OscMaxFrequency [cover parentID MCU={272617C5-8804-43cd-8CB7-C04E7C4427F6}]
Mcu.OscMaxFrequency: 40

#*************************BACKUP and SYSCLK FREQ***************************
# Mcu.BackUpFrequency [cover parentID MCU={DFDFDF36-60E5-4918-ADD7-ECDD0383FF66}]
Mcu.BackUpFrequency: 100000000
# Mcu.SysClkFrequency [cover parentID MCU={9E5D900A-4AA7-4e58-8040-617D8450E99F}]
Mcu.SysClkFrequency: 20000000
#******************************MCU PERIPHERAL PLL**************************
# Mcu.FPerPll1MinFrequency [cover parentID MCU={5F1D1D1D-4D9B-45c3-80D6-A411C1B4C8C1}]
Mcu.FPerPll1MinFrequency: 20000000
# Mcu.FPerPll1MaxFrequency [cover parentID MCU={AD2031D9-380F-447e-8AB6-D056BD5C77B8}]
Mcu.FPerPll1MaxFrequency: 320000000
# Mcu.FPerPll2MinFrequency [cover parentID MCU={6A7E9929-E932-40a6-B00D-E16FF0EE28B5}]
Mcu.FPerPll2MinFrequency: 20000000
# Mcu.FPerPll2MaxFrequency [cover parentID MCU={A4F27E9E-1497-43e9-B8B4-E2976B1715BA}]
Mcu.FPerPll2MaxFrequency: 200000000
# Mcu.PerPllFoscByPMinFrequency [cover parentID MCU={31120F05-EBCE-4559-92A9-6A1E97F87DC7}]
Mcu.PerPllFoscByPMinFrequency: 10000000
# Mcu.PerPllFoscByPMaxFrequency [cover parentID MCU={E4CAB6A3-FF7A-4b3e-83B4-4E70A50773D7}]
Mcu.PerPllFoscByPMaxFrequency: 40000000
# Mcu.PerPllDcoBaseMinFrequency [cover parentID MCU={B0D7D31F-842B-4d3f-AEC1-DA9FC3652E92}]
Mcu.PerPllDcoBaseMinFrequency: 400000000
# Mcu.PerPllDcoBaseMaxFrequency [cover parentID MCU={93F52642-4DAE-4027-8182-D2A010FC5A55}]
Mcu.PerPllDcoBaseMaxFrequency: 800000000

#******************************MCU SYSTEM PLL******************************
# Mcu.FSysPllMinFrequency [cover parentID MCU={CCF0C2C9-31E5-4d1d-B1CF-67E8241E2974}]
Mcu.FSysPllMinFrequency: 20000000
# Mcu.FSysPllMaxFrequency [cover parentID MCU={C99420DF-EFC9-487d-837A-3AD6BBB9FF33}]
Mcu.FSysPllMaxFrequency: 300000000
# Mcu.SysFoscByPMinFrequency [cover parentID MCU={01C59E99-7D56-4b77-A640-8E60E8161E71}]
Mcu.SysFoscByPMinFrequency: 10000000
# Mcu.SysFoscByPMaxFrequency [cover parentID MCU={E226AB4F-FB2F-4c9f-824E-E543E8A12B1C}]
Mcu.SysFoscByPMaxFrequency: 40000000
# Mcu.SysPllDcoBaseMinFrequency [cover parentID MCU={B57FD894-3B72-40c9-B74A-F3DE6F730EC9}]
Mcu.SysPllDcoBaseMinFrequency: 400000000
# Mcu.SysPllDcoBaseMaxFrequency [cover parentID MCU={B486144D-BB4B-4045-822D-E304C3632841}]
Mcu.SysPllDcoBaseMaxFrequency: 800000000
# Mcu.SysPllModulationConfiguration [cover parentID MCU={40C7A532-C9C1-48c0-9B68-10C8C7C66FE8}]
Mcu.SysPllModulationConfiguration: 61

#*************************MCU CCU FREQ***************************************
# Mcu.IdleModeCoreEnumValues [cover parentID MCU={85FD26AB-2946-4f74-8E76-29A8923DC72D}]
Mcu.IdleModeCoreEnumValues: INDIVIDUAL_IDLE_CORES_SEL0,CPU_IDLE_CORE0_SEL1,CPU_IDLE_CORE1_SEL2
# Mcu.SystemModeCoreEnumValues [cover parentID MCU={8726A557-88A5-4560-AC3B-BEC21CE0C70A}]
Mcu.SystemModeCoreEnumValues: CPU_SYSTEM_CORE0_SEL0,CPU_SYSTEM_CORE1_SEL1,UNANIMOUS_SYSTEM_ALL_CORES_SEL6
# Mcu.fCPU1Exists [cover parentID MCU={DCC338A9-7923-4f36-9A6B-DDA6599962F2}]
Mcu.fCPU1Exists:true
# Mcu.fCPU2Exists [cover parentID MCU={ABEA4E64-E6FE-4396-A11E-B9F68BCAE1DC}]
Mcu.fCPU2Exists:false
# Mcu.fCPU3Exists [cover parentID MCU={DD8238E5-456A-40cd-9AEF-C6953BABB3E1}]
Mcu.fCPU3Exists:false
# Mcu.fCPU4Exists [cover parentID MCU={58E6B3FB-2ADB-48ad-8A0A-FAB1DA918559}]
Mcu.fCPU4Exists:false
# Mcu.fCPU5Exists [cover parentID MCU={48DA54B1-C981-4c24-B5E2-F59C2E384B4C}]
Mcu.fCPU5Exists:false

# Mcu.NoOfCoreAvailable [cover parentID MCU={ADF20ABE-8370-40ea-BF53-44CAF41946B9}]
Mcu.NoOfCoreAvailable: 2
# Mcu.ClockRefSelection [cover parentID MCU={93922F2B-C9AE-4fe1-9078-8DBE45CD33E0}]
Mcu.ClockRefSelection: MCU_USER_DEFINED_FREQUENCY,MCU_CPU0_FREQUENCY,MCU_CPU1_FREQUENCY,MCU_SOURCE0_FREQUENCY,MCU_SOURCE1_FREQUENCY,MCU_SOURCE2_FREQUENCY,MCU_FSI_FREQUENCY,MCU_SRI_FREQUENCY,MCU_FSI2_FREQUENCY,MCU_SPB_FREQUENCY,MCU_REF_FREQUENCY_1,MCU_REF_FREQUENCY_2,MCU_BBB_FREQUENCY,MCU_ASCLINFAST_FREQUENCY,MCU_GETH_FREQUENCY,MCU_STM_FREQUENCY,MCU_MCANH_FREQUENCY,MCU_MCAN_FREQUENCY,MCU_QSPI_FREQUENCY,MCU_ADC_FREQUENCY,MCU_ASCLINSLOW_FREQUENCY,MCU_HSCT_FREQUENCY

# Mcu.fLMU0Exists [cover parentID MCU={743B656D-D83A-435f-A186-7BA0A6F11366}]
Mcu.fLMU0Exists:false
# Mcu.fLMU1Exists [cover parentID MCU={5759F6E2-60A3-43c1-851E-178F23F33359}]
Mcu.fLMU1Exists:false
# Mcu.fLMU2Exists [cover parentID MCU={157F9D22-AEE6-4a1d-8905-C045EB2FB65B}]
Mcu.fLMU2Exists:false
# Mcu.fLMU3Exists [cover parentID MCU={C4BB4ACD-8C7B-4d34-8CBF-9797147CFCD5}]
Mcu.fLMU3Exists:false

# Mcu.fEBUExists [cover parentID MCU={15864ADB-2880-42bf-A08C-4A19BD2CAA38}]
Mcu.fEBUExists:false
# Mcu.fCPU0MaxFrequency [cover parentID MCU={1516E2C6-04F2-41f6-A3CC-9A6FED6FD896}]
Mcu.fCPU0MaxFrequency: 300000000
# Mcu.fCPU1MaxFrequency [cover parentID MCU={AF061838-D47A-4ef5-9619-CA97C417BA3A}]
Mcu.fCPU1MaxFrequency: 300000000
# Mcu.fCPU2MaxFrequency [cover parentID MCU={2CE3FAFD-ECA6-4ae2-91DD-C63667DB9370}]
Mcu.fCPU2MaxFrequency: 300000000
# Mcu.fCPU3MaxFrequency [cover parentID MCU={B4641547-EDBE-4aea-A8A5-25A627E57D50}]
Mcu.fCPU3MaxFrequency: 300000000
# Mcu.fCPU4MaxFrequency [cover parentID MCU={5D02BD7B-6BF8-4ec1-89DD-797C582397DF}]
Mcu.fCPU4MaxFrequency: 300000000
# Mcu.fCPU5MaxFrequency [cover parentID MCU={5708A2E5-0FA4-4bf8-BB67-AAE817B20C00}]
Mcu.fCPU5MaxFrequency: 300000000
# Mcu.fCPU1MinFrequency [cover parentID MCU={E8E792C3-1944-45e2-A2DB-8B3959AD3616}]
Mcu.fCPU1MinFrequency: 1
# Mcu.fCPU2MinFrequency [cover parentID MCU={13686637-CB9A-402d-8F5C-3B58AAED6F03}]
Mcu.fCPU2MinFrequency: 0
# Mcu.fCPU3MinFrequency [cover parentID MCU={35AA5D66-C409-4a0d-8938-D4D0FD2E5BB4}]
Mcu.fCPU3MinFrequency: 0
# Mcu.fCPU4MinFrequency [cover parentID MCU={0DFDA82E-BAA3-4bac-8113-21E3DC2B6CC2}]
Mcu.fCPU4MinFrequency: 0
# Mcu.fCPU5MinFrequency [cover parentID MCU={BAF05777-D267-4615-9C54-5F2D763196D9}]
Mcu.fCPU5MinFrequency: 0

# Mcu.fSTM1Exists [cover parentID MCU={E0D0294B-03B8-43f3-894F-8D950E36B294}]
Mcu.fSTM1Exists:true
# Mcu.fSTM2Exists [cover parentID MCU={56AB56D3-F914-4b03-9527-A1E1E288AC95}]
Mcu.fSTM2Exists:false
# Mcu.fSTM3Exists [cover parentID MCU={A03D9826-0653-4f3e-875F-0EE37823651C}]
Mcu.fSTM3Exists:false
# Mcu.fSTM4Exists [cover parentID MCU={41D97DCE-7CCA-4b63-9AB2-6629536BD488}]
Mcu.fSTM4Exists:false
# Mcu.fSTM5Exists [cover parentID MCU={F9177308-6123-4477-BCE4-AA9535554634}]
Mcu.fSTM5Exists:false
# Mcu.fHSPDMExists [cover parentID MCU={82D947BB-A9B2-4453-9BA3-538C325420C9}]
Mcu.fHSPDMExists:true
# Mcu.fAdasExists [cover parentID MCU={42722FC8-61C6-469d-A65E-AEC590341A57}]
Mcu.fAdasExists:true
# Mcu.fERAYExists [cover parentID MCU={6B46FC75-67DE-42bd-AF8C-DE885EAE8E46}]
Mcu.fERAYExists:false
# Mcu.fMscExists [cover parentID MCU={BACE2BC9-E047-42e3-90D3-1A1670141AEA}]
Mcu.fMscExists:false
# Mcu.fI2CExists [cover parentID MCU={663C43E8-BF16-49f6-A459-5993FB1F429D}]
Mcu.fI2CExists:false

# Mcu.fAdcMaxFrequency [cover parentID MCU={4A052646-6584-4f4e-B7F1-A606C2B686D3}]
Mcu.fAdcMaxFrequency: 160000000
# Mcu.fAdcMinFrequency [cover parentID MCU={52347EFD-D6A3-437c-9A08-3CED5910BA9B}]
Mcu.fAdcMinFrequency: 20000000

# Mcu.SRIDividerValues [cover parentID MCU={9536DD52-9644-4c61-AEC8-57C3F4F527C6}]
Mcu.SRIDividerValues: 1,2,3,4,5,6,8,10,12,15
# Mcu.fSRIMaxFrequency [cover parentID MCU={D441A309-5AEE-4944-BCB2-8DB1895AC38C}]
Mcu.fSRIMaxFrequency: 300000000

# Mcu.SPBDividerValues [cover parentID MCU={3834B555-CDEC-4f58-891B-37975E19C4B4}]
Mcu.SPBDividerValues: 2,3,4,5,6,8,10,12,15
# Mcu.fSPBMaxFrequency [cover parentID MCU={787607AE-C93A-4e3f-91E8-623861003AC3}]
Mcu.fSPBMaxFrequency: 100000000

# Mcu.BBBDividerValues [cover parentID MCU={F25CF4FE-7BC4-4dc7-A22C-8B5E08AB39F2}]
Mcu.BBBDividerValues: 0,1,2,3,4,5,6,8,10,12,15
# Mcu.fBBBMaxFrequency [cover parentID MCU={321EBB12-B2F9-4384-A31C-BED0D2381A66}]
Mcu.fBBBMaxFrequency: 150000000

# Mcu.fFSIMaxFrequency [cover parentID MCU={A1C867A8-DCDD-46cc-97A6-85829E9E9156}]
Mcu.fFSIMaxFrequency: 100000000
# Mcu.fFSIMinFrequency [cover parentID MCU={73525662-053C-4057-819C-5DDEE5E3EEB1}]
Mcu.fFSIMinFrequency: 20000000

# Mcu.fFSI2MaxFrequency [cover parentID MCU={CF2B40B6-3FE1-4fda-8150-3D0746D491DA}]
Mcu.fFSI2MaxFrequency: 300000000

# Mcu.fEBUMaxFrequency [cover parentID MCU={F5205094-E06A-4876-BADA-A70BE41E0E77}]
Mcu.fEBUMaxFrequency: 160000000
# Mcu.fEBUMinFrequency [cover parentID MCU={8D47E2BA-0BCD-425b-A467-450184D30417}]
Mcu.fEBUMinFrequency: 0
# Mcu.STMDividerValues [cover parentID MCU={9C0B7373-996C-442a-9632-1EF0957B6A13}]
Mcu.STMDividerValues: 1,2,3,4,5,6,8,10,12,15
# Mcu.fSTMMaxFrequency [cover parentID MCU={379BAE5A-D1C9-4389-9C39-9F2826C3B53A}]
Mcu.fSTMMaxFrequency: 100000000

# Mcu.GTMDividerValues [cover parentID MCU={DFECA7FD-39E2-402b-8A19-E86BA803D63E}]
Mcu.GTMDividerValues:
# Mcu.fGTMMaxFrequency [cover parentID MCU={86903E5B-E301-4824-BA64-B24925198F73}]
Mcu.fGTMMaxFrequency: 200000000
# Mcu.fGTMMinFrequency [cover parentID MCU={FBA060AF-05F8-4065-8D1E-D23F4FEB576B}]
Mcu.fGTMMinFrequency: 0

# Mcu.MCanDividerValues [cover parentID MCU={A1661D0F-948A-4f8e-9FCA-45DD374F9ACD}]
Mcu.MCanDividerValues: 0,1,2,3,4,5,6,8,10,12,15
# Mcu.fMcanMaxFrequency [cover parentID MCU={CF06D8A3-4B6C-49f5-B2C3-1C88C2BE0B6E}]
Mcu.fMcanMaxFrequency: 80000000

# Mcu.AscLinFastDividerValues [cover parentID MCU={4DC2A9F0-F38D-4e59-BAC9-E1663067A018}]
Mcu.AscLinFastDividerValues: 0,1,2,3,4,5,6,8,10,12,15
# Mcu.fAscLinFastMaxFrequency [cover parentID MCU={36F65C25-80C0-4f28-866B-8DF58672B066}]
Mcu.fAscLinFastMaxFrequency: 200000000

# Mcu.AscLinSlowDividerValues [cover parentID MCU={C82DA002-F194-47d0-9441-EC52C4EFA4D0}]
Mcu.AscLinSlowDividerValues: 0,1,2,3,4,5,6,8,10,12,15
# Mcu.fAscLinSlowMaxFrequency [cover parentID MCU={D349219A-4279-42e2-A5D3-14B26E7909F8}]
Mcu.fAscLinSlowMaxFrequency: 200000000

# Mcu.fErayFrequency [cover parentID MCU={E524873E-4AD6-41e9-80E4-FF64902CD468}]
Mcu.fErayFrequency: 80000000

# Mcu.fHSCTMaxFrequency [cover parentID MCU={6412A316-3909-4ba4-8AB8-070AF3ED891D}]
Mcu.fHSCTMaxFrequency: 400000000

# Mcu.fReferenceMaxFrequency1 [cover parentID MCU={CCBDF86B-46D9-4f62-B00D-78C172F8602E}]
Mcu.fReferenceMaxFrequency1: 100000000

# Mcu.fReferenceMaxFrequency2 [cover parentID MCU={4E55FCAF-E99D-4d65-AF02-C58B0FC0BDB7}]
Mcu.fReferenceMaxFrequency2: 100000000

# Mcu.I2CDividerValues [cover parentID MCU={963CF632-DDFB-45e2-AED3-76533835FF8D}]
Mcu.I2CDividerValues: 1,2,3,4,5,6,8,10,12,15
# Mcu.fI2CMaxFrequency [cover parentID MCU={3E1F365A-D436-4963-91AC-1419E3BB1F4D}]
Mcu.fI2CMaxFrequency: 100000000

# Mcu.QspiDividerValues [cover parentID MCU={E041A76A-1445-42ca-822B-27072E9934C5}]
Mcu.QspiDividerValues: 0,1,2,3,4,5,6,8,10,12,15
# Mcu.fQspiMaxFrequency [cover parentID MCU={4AC495FA-56E7-4295-95E9-8A75BB8F56B5}]
Mcu.fQspiMaxFrequency: 200000000

# Mcu.MscDividerValues [cover parentID MCU={3F8802FD-45C2-4a52-801D-0F2A2F4B7E19}]
Mcu.MscDividerValues: 1,2,3,4,5,6,8,10,12,15
# Mcu.fMscMaxFrequency [cover parentID MCU={7F788C0A-9E14-44f6-A606-90E83B3B83E7}]
Mcu.fMscMaxFrequency: 200000000

# Mcu.fHspdm160MinFrequency [cover parentID MCU={3740F5E1-FC30-4569-B4D3-0B8D3E51B22F}]
Mcu.fHspdm160MinFrequency: 0
# Mcu.fHspdm160MaxFrequency [cover parentID MCU={F9604AEF-7A10-4c99-97F7-EA210F7C1BE5}]
Mcu.fHspdm160MaxFrequency: 160000000
# Mcu.fHspdm320MinFrequency [cover parentID MCU={A3E447F8-392B-4fd4-8919-A85F9A274B0B}]
Mcu.fHspdm320MinFrequency: 0
# Mcu.fHspdm320MaxFrequency [cover parentID MCU={7C1AAC0F-A709-40b6-ACF2-6DE49FA61810}]
Mcu.fHspdm320MaxFrequency: 320000000

# Mcu.fAdasMaxFrequency [cover parentID MCU={20BF46D9-D2DD-4003-9FF4-3510B51B277E}]
Mcu.fAdasMaxFrequency: 300000000
# Mcu.fAdasMinFrequency [cover parentID MCU={B1CA2304-7B4C-4ff4-9A85-2A2295E7D749}]
Mcu.fAdasMinFrequency: 200000000
# Mcu.AdasDividerValues [cover parentID MCU={2342E6E0-0902-4154-A7B5-234B4F5182CD}]
Mcu.AdasDividerValues: 1,2,3,4,5,6,8,10,12,15

# Mcu.fGEthMaxFrequency [cover parentID MCU={0CFBEC67-241A-4054-BC73-BDBCD950DBE1}]
Mcu.fGEthMaxFrequency: 150000000
# Mcu.fGEthMinFrequency [cover parentID MCU={DDD4ABCA-E9BA-4427-AF8C-C39DF9A520F5}]
Mcu.fGEthMinFrequency: 100000000
# Mcu.GEthDividerValues [cover parentID MCU={EDF1AD46-44D7-457d-B00A-6A7499EDD88B}]
Mcu.GEthDividerValues: 1,2,3,4,15

# Mcu.fMcanHMaxFrequency [cover parentID MCU={A9AF5AB5-C9DE-4092-AC53-4F4733BA9EFF}]
Mcu.fMcanHMaxFrequency: 100000000
# Mcu.McanHDividerValues [cover parentID MCU={FEC99272-4733-4d5b-8A30-9E0AF024DE26}]
Mcu.McanHDividerValues: 1,2,3,4,5,6,8,10,12,15
# Mcu.McuExtClockOutSel0 [cover parentID MCU={56391D96-D8B6-45f2-83EF-C013E86CBA27}]
Mcu.McuExtClockOutSel0:FOUT_EXT_CLOCK0_SEL0,PLL0_EXT_CLOCK0_SEL1,PLL1_EXT_CLOCK0_SEL2,OSC0_EXT_CLOCK0_SEL3,BACKUP_EXT_CLOCK0_SEL4,PLL2_EXT_CLOCK0_SEL5,BBB_EXT_CLOCK0_SEL6,SRI_EXT_CLOCK0_SEL8,SPB_EXT_CLOCK0_SEL9,FSI_EXT_CLOCK0_SEL10,STM_EXT_CLOCK0_SEL11,GTM_EXT_CLOCK0_SEL12,TCK_EXT_CLOCK0_SEL13,FSI2_EXT_CLOCK0_SEL14,ERAY_MT0_EXT_CLOCK0_SEL15

# Mcu.McuExtClockOutSel1 [cover parentID MCU={F0FDD41F-0C77-4335-A0C3-FB63E76F9E77}]
Mcu.McuExtClockOutSel1:FOUT_EXT_CLOCK1_SEL0,PLL0_EXT_CLOCK1_SEL1,PLL1_EXT_CLOCK1_SEL2,EBU_EXT_CLOCK1_SEL3,BACKUP_EXT_CLOCK1_SEL4,MCAN_EXT_CLOCK1_SEL5,ADC_EXT_CLOCK1_SEL6,QSPI_EXT_CLOCK1_SEL7,SRI_EXT_CLOCK1_SEL8,SPB_EXT_CLOCK1_SEL9,I2C_EXT_CLOCK1_SEL10,MSC_EXT_CLOCK1_SEL11,ERAY_EXT_CLOCK1_SEL12,ASCLINF_EXT_CLOCK1_SEL13,ASCLINS_EXT_CLOCK1_SEL14,OSCFL_EXT_CLOCK1_SEL15

#***********************MCU CCU CLK RATIOS***********************************
# Mcu.SRISPBClockRatios [cover parentID MCU={4344E020-0963-4d89-98E3-E1F21F29A90E}]
Mcu.SRISPBClockRatios: 1,2,3,4,5,6
# Mcu.SRIFSIClockRatios [cover parentID MCU={6F4C7DC1-5EC1-411d-8818-044DD7599B12}]
Mcu.SRIFSIClockRatios: 1,2,3
# Mcu.SRIFSI2ClockRatios [cover parentID MCU={DE467509-10C6-4c33-91EE-9EDBD084D1A3}]
Mcu.SRIFSI2ClockRatios: 1
# Mcu.FSI2FSIClockRatios [cover parentID MCU={C457F380-A742-4ce4-9549-549FF4DAA023}]
Mcu.FSI2FSIClockRatios: 1,2,3
# Mcu.SRILOWPOWERClockRatios [cover parentID MCU={1FA975BC-145A-45ec-9678-C4D9A26600CF}]
Mcu.SRILOWPOWERClockRatios: 30,60,120,240
# Mcu.GTMSPBClockRatios [cover parentID MCU={596DC513-0D2C-4893-83D8-51E8566F603B}]
Mcu.GTMSPBClockRatios: 1,2
# Mcu.SPBGTMClockRatios [cover parentID MCU={84AD2DE8-27B9-4eed-BEFA-9C720BDAC482}]
Mcu.SPBGTMClockRatios: 1,2,3,4,5,6
# Mcu.SPBSTMClockRatios [cover parentID MCU={179E9E65-A1D1-4dca-A4AE-0DC807FD4399}]
Mcu.SPBSTMClockRatios: 1,2,3,4,5,6,8,10,12,15
# Mcu.SRIBBBClockRatios [cover parentID MCU={31D38404-03AF-4f5b-B062-1242B930E752}]
Mcu.SRIBBBClockRatios: 1,2
# Mcu.STMSPBClockRatios [cover parentID MCU={8E5F542E-F230-4bf4-9A5D-668B78E2ADD1}]
Mcu.STMSPBClockRatios: 1,2,3,4,5,6,8,10,12,15
# Mcu.AdasSriClockRatios [cover parentID MCU={55F9853D-B00D-476b-BFB2-1B5A09DA43EA}]
Mcu.AdasSriClockRatios: 1,2
# Mcu.AdasBBBClockRatios [cover parentID MCU={A609E38B-ADA0-44f2-97E8-8E06F287F93A}]
Mcu.AdasBBBClockRatios: 2
Mcu.SPBMCANHClockRatios: 1,2,3,4,5,6,8,10,12,15
# Mcu.SPBMcanHClockRatios [cover parentID MCU={496E915E-5E37-4bc7-94A1-55F11EA48119}]
Mcu.SPBMcanHClockRatios: 1,2,3,4,5,6,8,10,12,15
# Mcu.SRIGEthClockRatios [cover parentID MCU={E46D0B3F-D644-4c83-8E3C-BA630994CC07}]
Mcu.SRIGEthClockRatios: 1,2,3,4,15

#***********************MCU CCU CLK DEPENDENCIES*******************************
# Mcu.SRIClockDependencies [cover parentID MCU={68AC7D2D-C485-4187-9B1A-3AFE292DEDFC}]
Mcu.SRIClockDependencies: SPB,FSI,FSI2,BBB,GEth
# Mcu.SPBClockDependencies [cover parentID MCU={1F9942C7-FBE3-4839-B878-00215256A440}]
Mcu.SPBClockDependencies: GTM,STM,McanH
# Mcu.FSI2ClockDependencies [cover parentID MCU={281F6AA4-DC4B-4241-988B-33BAC9EAF34B}]
Mcu.FSI2ClockDependencies: FSI
# Mcu.GTMClockDependencies [cover parentID MCU={B9513088-F028-4de7-AD98-3300CC48118C}]
Mcu.GTMClockDependencies: SPB
# Mcu.STMClockDependencies [cover parentID MCU={B893BEBA-22C0-4774-B879-DD56E51663CB}]
Mcu.STMClockDependencies: SPB
# Mcu.ADASClockDependencies [cover parentID MCU={C993F43A-72F0-470e-B92A-A08DD1A769E1}]
Mcu.ADASClockDependencies: SRI,BBB
# Mcu.McanHClockDependencies [cover parentID MCU={FBBF50C2-55C8-4951-9D52-33DE91AD5F47}]
Mcu.McanHClockDependencies: SPB

#******************************************************************************
#                                   MCALLIB
#******************************************************************************
# McalLib.DsprCore0StartAddr [cover parentID MCALLIB={9ED57515-520E-4ead-B975-0D815B11C39E}]
McalLib.DsprCore0StartAddr:1879048192
# McalLib.DsprCore1StartAddr [cover parentID MCALLIB={01E395B3-ACBC-4eac-B1DF-41C91A20FE18}]
McalLib.DsprCore1StartAddr:1610612736
# McalLib.DsprCore2StartAddr [cover parentID MCALLIB={62B254D3-5507-43ab-90D5-5325503949D3}]
McalLib.DsprCore2StartAddr:0
# McalLib.DsprCore3StartAddr [cover parentID MCALLIB={7F04699B-5A9B-459f-B49D-1DAA1021CF99}]
McalLib.DsprCore3StartAddr:0
# McalLib.DsprCore4StartAddr [cover parentID MCALLIB={0A99DD32-0F1B-4a06-8239-AF5880D65391}]
McalLib.DsprCore4StartAddr:0
# McalLib.DsprCore5StartAddr [cover parentID MCALLIB={A0C871D1-F9DA-4562-B117-6C34572F3442}]
McalLib.DsprCore5StartAddr:0

# McalLib.DsprCore0EndAddr [cover parentID MCALLIB={0D25167E-0D0D-4411-9F6A-D46B4DB413ED}]
McalLib.DsprCore0EndAddr:1879244799
# McalLib.DsprCore1EndAddr [cover parentID MCALLIB={4A897944-1975-4fd3-AA67-BE33C16590E4}]
McalLib.DsprCore1EndAddr:1610711039
# McalLib.DsprCore2EndAddr [cover parentID MCALLIB={E352CC90-E73F-4de1-A68B-3C7F898DCA66}]
McalLib.DsprCore2EndAddr:0
# McalLib.DsprCore3EndAddr [cover parentID MCALLIB={7E915C4C-953F-4cb2-9FAD-EB9DA47B2377}]
McalLib.DsprCore3EndAddr:0
# McalLib.DsprCore4EndAddr [cover parentID MCALLIB={DFC81466-520C-44fb-877B-86134F42BD2B}]
McalLib.DsprCore4EndAddr:0
# McalLib.DsprCore5EndAddr [cover parentID MCALLIB={FBE47671-9808-4c88-BFB9-1430C92C65EF}]
McalLib.DsprCore5EndAddr:0

# McalLib.PsprCore0StartAddr [cover parentID MCALLIB={D3B26889-3FA6-46b0-8045-64EE5C7A2089}]
McalLib.PsprCore0StartAddr:1880096768
# McalLib.PsprCore1StartAddr [cover parentID MCALLIB={6A7B1B02-BE73-495e-991C-4BDCBC25A071}]
McalLib.PsprCore1StartAddr:1611661312
# McalLib.PsprCore2StartAddr [cover parentID MCALLIB={9BE5D4CD-F44D-4d1f-9D01-4E148F9A3F51}]
McalLib.PsprCore2StartAddr:0
# McalLib.PsprCore3StartAddr [cover parentID MCALLIB={15DCE303-5381-4bf8-A352-8DBDCF3DE78D}]
McalLib.PsprCore3StartAddr:0
# McalLib.PsprCore4StartAddr [cover parentID MCALLIB={8B9B5092-3D29-498e-A0A8-C025F68939A6}]
McalLib.PsprCore4StartAddr:0
# McalLib.PsprCore5StartAddr [cover parentID MCALLIB={A2E2F031-9E34-4d2b-B942-357320C7D43E}]
McalLib.PsprCore5StartAddr:0

# McalLib.PsprCore0EndAddr [cover parentID MCALLIB={E376890C-4191-468f-8B4C-08602A18B305}]
McalLib.PsprCore0EndAddr:1880129535
# McalLib.PsprCore1EndAddr [cover parentID MCALLIB={6D305412-9832-4c88-975B-9E904C88D717}]
McalLib.PsprCore1EndAddr:1611726847
# McalLib.PsprCore2EndAddr [cover parentID MCALLIB={3F9AB076-5CD3-487a-A619-CCFD03A8A511}]
McalLib.PsprCore2EndAddr:0
# McalLib.PsprCore3EndAddr [cover parentID MCALLIB={C51B846A-23F5-4dba-80C7-265167599372}]
McalLib.PsprCore3EndAddr:0
# McalLib.PsprCore4EndAddr [cover parentID MCALLIB={3ADFC5DA-5EB1-4e50-81AE-D344B78274A6}]
McalLib.PsprCore4EndAddr:0
# McalLib.PsprCore5EndAddr [cover parentID MCALLIB={AA8B417F-D8E4-4051-B948-5ED34CCF212C}]
McalLib.PsprCore5EndAddr:0
# McalLib.BackupClockFreq [cover parentID MCALLIB={E5FC4B56-2BF1-46d5-A47A-C4A282B132B9}]
McalLib.BackupClockFreq:100
#******************************************************************************
#                                   GPT12
#******************************************************************************
# Gpt12.Available [cover parentID MCU={07651305-978A-436a-BE3F-2843B805BE2D}]
Gpt12.Available:true
# Gpt12.MaxBlocks [cover parentID MCU={8F5AE71A-1BE7-4164-A304-E8946B96005C}]
Gpt12.MaxBlocks:2
# Gpt12.MaxTimers [cover parentID MCU={C73AFF53-10E7-4946-B7E7-726CB25F9C36}]
Gpt12.MaxTimers:5
# Gpt12.Gpt12InputConnection_T<x> [cover parentID ICU={072917F7-8005-4717-B9D9-685E331C3434}]
Gpt12.Gpt12InputConnection_T2: GPT12_T2INA_PORT00_PIN7,GPT12_T2INB_PORT33_PIN7
Gpt12.Gpt12InputConnection_T3: GPT12_T3INA_PORT02_PIN6,GPT12_T3INB_PORT10_PIN4,GPT12_T3INC_SCU_PDOUT4
Gpt12.Gpt12InputConnection_T4: GPT12_T4INA_PORT02_PIN8,GPT12_T4INB_PORT10_PIN8
Gpt12.Gpt12InputConnection_T5: GPT12_T5INA_PORT21_PIN7,GPT12_T5INB_PORT10_PIN3
Gpt12.Gpt12InputConnection_T6: GPT12_T6INA_PORT20_PIN3,GPT12_T6INB_PORT10_PIN2
# Gpt12.Gpt12InputConnection_TAll [cover parentID ICU={1478477F-ABA6-4274-AB68-F837F9854254}]
Gpt12.Gpt12InputConnection_TAll: GPT12_T2INA_PORT00_PIN7,GPT12_T2INB_PORT33_PIN7,GPT12_T3INA_PORT02_PIN6,GPT12_T3INB_PORT10_PIN4,GPT12_T3INC_SCU_PDOUT4,GPT12_T4INA_PORT02_PIN8,GPT12_T4INB_PORT10_PIN8,GPT12_T5INA_PORT21_PIN7,GPT12_T5INB_PORT10_PIN3,GPT12_T6INA_PORT20_PIN3,GPT12_T6INB_PORT10_PIN2
# Gpt12.Gpt12DirInputConnection_T<x> [cover parentID ICU={6ACB668D-3309-414c-B285-D2E987812218}]
Gpt12.Gpt12DirInputConnection_T2: NONE,GPT12_T2EUDA_PORT00_PIN8,GPT12_T2EUDB_PORT33_PIN6
Gpt12.Gpt12DirInputConnection_T3: NONE,GPT12_T3EUDA_PORT02_PIN7,GPT12_T3EUDB_PORT10_PIN7
Gpt12.Gpt12DirInputConnection_T4: NONE,GPT12_T4EUDA_PORT00_PIN9,GPT12_T4EUDB_PORT33_PIN5
Gpt12.Gpt12DirInputConnection_T5: NONE
Gpt12.Gpt12DirInputConnection_T6: NONE
# Gpt12.Gpt12DirInputConnection_TAll [cover parentID ICU={E2279571-765C-4c40-8FC8-400DBE4E838C}]
Gpt12.Gpt12DirInputConnection_TAll: NONE,GPT12_T2EUDA_PORT00_PIN8,GPT12_T2EUDB_PORT33_PIN6,GPT12_T3EUDA_PORT02_PIN7,GPT12_T3EUDB_PORT10_PIN7,GPT12_T4EUDA_PORT00_PIN9,GPT12_T4EUDB_PORT33_PIN5

#******************************************************************************
#                                  ASCLIN
#******************************************************************************
# AscLin.AvailableAscLinModules
# AscLin.AvailableAscLinModules [cover parentID LIN={EBC00D0F-111D-4eae-A335-6B7C1287FCC9}]
AscLin.AvailableAscLinModules: ASCLIN0,ASCLIN1,ASCLIN2,ASCLIN3,ASCLIN4,ASCLIN5
# AscLin.MaxNoOfAscLinModules
# AscLin.MaxNoOfAscLinModules [cover parentID LIN={0AB50A28-E149-47a1-A76D-67A43260A946}]
AscLin.MaxNoOfAscLinModules: 6
# AscLin.LastIndexOfAscLinModules [cover parentID LIN={B0FF243F-F66D-40ef-AF4D-1AA751E6371B}]
AscLin.LastIndexOfAscLinModules: 5
# AscLin.ASCLIN[x]_RxSelectLine
# AscLin.ASCLIN[x]_RxSelectLine [cover parentID LIN={5CF5E1F7-07A7-43e5-BBA1-EA02B58788F5}]
AscLin.ASCLIN0_RxSelectLine: SELECT_A_PORT14_PIN1, SELECT_B_PORT15_PIN3, SELECT_D_PORT33_PIN10
AscLin.ASCLIN1_RxSelectLine: SELECT_A_PORT15_PIN1, SELECT_B_PORT15_PIN5, SELECT_C_PORT20_PIN9, SELECT_D_PORT14_PIN8, SELECT_E_PORT11_PIN10, SELECT_F_PORT33_PIN13, SELECT_G_PORT02_PIN3
AscLin.ASCLIN2_RxSelectLine: SELECT_A_PORT14_PIN3, SELECT_B_PORT02_PIN1, SELECT_D_PORT10_PIN6, SELECT_E_PORT33_PIN8, SELECT_G_PORT02_PIN0
AscLin.ASCLIN3_RxSelectLine: SELECT_A_PORT15_PIN7, SELECT_B_PORT11_PIN0, SELECT_C_PORT20_PIN3, SELECT_E_PORT00_PIN1, SELECT_F_PORT21_PIN6
AscLin.ASCLIN4_RxSelectLine: SELECT_A_PORT00_PIN12, SELECT_B_PORT34_PIN2
AscLin.ASCLIN5_RxSelectLine: SELECT_A_PORT00_PIN6, SELECT_B_PORT33_PIN4, SELECT_C_PORT22_PIN3
# Parameter AscLin.ASCLIN[x]_CTSSelectLine is used only by UART module
# AscLin.ASCLIN[x]_CTSSelectLine [cover parentID UART={4CA4F17A-8AC0-422f-8FB9-6861211A4C9A}]
AscLin.ASCLIN0_CTSSelectLine: SELECT_CTS_A_PORT14_PIN9
AscLin.ASCLIN1_CTSSelectLine: SELECT_CTS_A_PORT20_PIN7, SELECT_CTS_B_PORT32_PIN4
AscLin.ASCLIN2_CTSSelectLine: SELECT_CTS_A_PORT10_PIN7, SELECT_CTS_B_PORT33_PIN5
AscLin.ASCLIN3_CTSSelectLine: SELECT_CTS_A_PORT00_PIN12
AscLin.ASCLIN4_CTSSelectLine: NONE
AscLin.ASCLIN5_CTSSelectLine: NONE

# AscLin.ALL_RxSelectLine
# AscLin.ALL_RxSelectLine [cover parentID LIN={648ACB85-7451-41f5-A720-39653ADD2BFA}]
AscLin.ALL_RxSelectLine: SELECT_A_PORT14_PIN1, SELECT_B_PORT15_PIN3, SELECT_D_PORT33_PIN10, SELECT_A_PORT15_PIN1, SELECT_B_PORT15_PIN5, SELECT_C_PORT20_PIN9, SELECT_D_PORT14_PIN8, SELECT_E_PORT11_PIN10, SELECT_F_PORT33_PIN13, SELECT_G_PORT02_PIN3, SELECT_A_PORT14_PIN3, SELECT_B_PORT02_PIN1, SELECT_D_PORT10_PIN6, SELECT_E_PORT33_PIN8, SELECT_G_PORT02_PIN0, SELECT_A_PORT15_PIN7, SELECT_B_PORT11_PIN0, SELECT_C_PORT20_PIN3, SELECT_E_PORT00_PIN1, SELECT_F_PORT21_PIN6, SELECT_A_PORT00_PIN12, SELECT_B_PORT34_PIN2, SELECT_A_PORT00_PIN6, SELECT_B_PORT33_PIN4, SELECT_C_PORT22_PIN3
# Parameter AscLin.ALL_CTSSelectLine is used only by UART module
# AscLin.ALL_CTSSelectLine [cover parentID UART={BFE64A6E-E08A-47fa-9B6E-600A69C16D45}]
AscLin.ALL_CTSSelectLine: SELECT_CTS_A_PORT14_PIN9, SELECT_CTS_A_PORT20_PIN7, SELECT_CTS_B_PORT32_PIN4, SELECT_CTS_A_PORT10_PIN7, SELECT_CTS_B_PORT33_PIN5, SELECT_CTS_A_PORT00_PIN12, NONE

#******************************************************************************
#                                   SPI
#******************************************************************************
# Spi.AvailableQSPIModule [cover parentID SPI={9995DF97-5B7E-48a2-874B-97D083CC2B5F}]
Spi.AvailableQSPIModule:QSPI0,QSPI1,QSPI2,QSPI3

# MRST(input pins) values wrt QSPIn
# Note: Though a particular QSPI is not available for the derivate,
#       an empty variable Spi.QSPIxMRSTPin should be defined
#       for all the QSPIs available in the umbrella device
#       (to avoid XPATH access errors)

# Spi.QSPIxExternalDemux [cover parentID SPI={499FEC5F-FF50-420c-87E1-7933CA561DFA}]
Spi.QSPI0ExternalDemux:ON
Spi.QSPI1ExternalDemux:ON
Spi.QSPI2ExternalDemux:ON
Spi.QSPI3ExternalDemux:ON
Spi.QSPI4ExternalDemux:OFF
Spi.QSPI5ExternalDemux:OFF

# Spi.QSPIzMRSTPin [cover parentID SPI={62A18EA2-65EC-436b-8BC5-0746A290AB38}]
Spi.QSPI0MRSTPin:MRST0A_PORT20_PIN12

Spi.QSPI1MRSTPin:MRST1A_PORT10_PIN1,MRST1B_PORT11_PIN3

Spi.QSPI2MRSTPin:MRST2E_PORT15_PIN2,MRST2A_PORT15_PIN4,MRST2B_PORT15_PIN7

Spi.QSPI3MRSTPin:MRST3A_PORT02_PIN5,MRST3B_PORT10_PIN7

Spi.QSPI4MRSTPin:

Spi.QSPI5MRSTPin:

# Spi.QSPIzMRSTPin [cover parentID SPI={0C95D150-1FE3-4d13-B1D3-AB599D55FC0D}]
Spi.QSPIXMRSTPin:MRST0A_PORT20_PIN12,MRST1A_PORT10_PIN1,MRST1B_PORT11_PIN3,MRST2E_PORT15_PIN2,MRST2A_PORT15_PIN4,MRST2B_PORT15_PIN7,MRST3A_PORT02_PIN5,MRST3B_PORT10_PIN7


#******************************************************************************
#                                   STM
#******************************************************************************
# Stm.AvailableTimers [cover parentID STM={CD5EB075-0927-4028-92C6-22F765FAE990}]
Stm.AvailableTimers: STM0 STM1
# Stm.Timers [cover parentID STM={7C772375-75AF-4cde-BBF4-03AC1332B03D}]
Stm.Timers: STM0,STM1
# Stm.TotalNumberofcores [cover parentID STM={E64C2D8F-2ED3-4384-845E-E2DAB0420D4B}]
Stm.TotalNumberofcores: 2
#******************************************************************************
#                                   ETH
#******************************************************************************
# Eth.PhyIntf<Controller Index> [cover parentID ETH={097142E5-646C-40dc-B1FE-E31D808440E9}]
Eth.EthPhyIntf : RMII,MII,RGMII
# Eth.EthSpeed [cover parentID ETH={17C4DD8D-253F-4bf7-BFAE-68228263AE0C}]
Eth.EthSpeed : ETH_10MBPS,ETH_100MBPS,ETH_1000MBPS
# Eth.EthMdioAltInputCntrl<Controller Index> [cover parentID ETH={3BA88A6B-D3D5-491e-9774-EE9D52FB16DF}]
Eth.EthMdioAltInputCntrl0: ALT0_SELECT_P00_0,ALT2_SELECT_P12_1,ALT3_SELECT_P21_3,ALT1_SELECT_NONE
# Eth.EthRxclkInputCntrl<Controller Index> [cover parentID ETH={19F1C78C-BA2F-4d9f-8531-A6CAC4D8DBC1}]
Eth.EthRxclkInputCntrl0: ALT0_SELECT_P11_12,ALT1_SELECT_P11_4,ALT2_SELECT_P12_0,ALT3_SELECT_NONE
# Eth.EthRxErrMIIInputCntrl<Controller Index> [cover parentID ETH={1095A94E-9F10-4f9e-92F3-B771D2C0289E}]
Eth.EthRxErrMIIInputCntrl0: ALT0_SELECT_P11_13,ALT1_SELECT_P21_7,ALT2_SELECT_P10_0,ALT3_SELECT_NONE
# Eth.EthCarrierSenseMIIInputCntrl<Controller Index> [cover parentID ETH={8833627B-73E6-48b8-8F68-4365E5420A27}]
Eth.EthCarrierSenseMIIInputCntrl0: ALT0_SELECT_P11_14,ALT1_SELECT_P11_11,ALT3_SELECT_NONE
# Eth.EthRecDataValidMIIInputCntrl<Controller Index> [cover parentID ETH={40ACDE03-0FCB-41ea-84B5-0F61FE824A9C}]
Eth.EthRecDataValidMIIInputCntrl0: ALT0_SELECT_P11_11,ALT1_SELECT_P11_14,ALT3_SELECT_NONE
# Eth.EthTxClockMIIInputCntrl<Controller Index> [cover parentID ETH={386FC853-43B1-4b7f-8671-C2269B0EF28A}]
Eth.EthTxClockMIIInputCntrl0: ALT0_SELECT_P11_5,ALT1_SELECT_P11_12,ALT3_SELECT_NONE
# Eth.EthCollisionMIICntrl<Controller Index> [cover parentID ETH={C6DF10EE-B792-44cb-A370-E3928AB5E396}]
Eth.EthCollisionMIICntrl0: ALT0_SELECT_P11_15,ALT3_SELECT_NONE
# Eth.EthRefClkRMIIInputCntrl<Controller Index> [cover parentID ETH={1F295A84-D5CA-4ab2-A91D-34F36FE1AFEE}]
Eth.EthRefClkRMIIInputCntrl0: ALT0_SELECT_P11_12,ALT3_SELECT_NONE
# Eth.EthCRSDVRMIIInputCntrl<Controller Index> [cover parentID ETH={F6B6C58E-25E6-4eb7-9525-D7DA83C0C42B}]
Eth.EthCRSDVRMIIInputCntrl0: ALT0_SELECT_P11_11,ALT1_SELECT_P11_14,ALT3_SELECT_NONE
# Eth.EthReceiveData0InputCntrl<Controller Index> [cover parentID ETH={D30ADB1B-7F06-4ead-813A-A028B7DEF394}]
Eth.EthReceiveData0InputCntrl0: ALT0_SELECT_P11_10,ALT3_SELECT_NONE
# Eth.EthReceiveData1InputCntrl<Controller Index> [cover parentID ETH={E8052604-C2DA-4a1e-A5C3-D036DD965301}]
Eth.EthReceiveData1InputCntrl0: ALT0_SELECT_P11_9,ALT3_SELECT_NONE
# Eth.EthReceiveData2InputCntrl<Controller Index> [cover parentID ETH={BCE4C8F1-51F7-4490-8B0E-5C5AFF3FB891}]
Eth.EthReceiveData2InputCntrl0: ALT0_SELECT_P11_8,ALT3_SELECT_NONE
# Eth.EthReceiveData3InputCntrl<Controller Index> [cover parentID ETH={42386684-59AF-4d64-A8A5-FAEC974ABEFA}]
Eth.EthReceiveData3InputCntrl0: ALT0_SELECT_P11_7,ALT3_SELECT_NONE
# Eth.EthAvaliableNodes [cover parentID ETH={361E780C-4BE9-46d0-B17C-9A2BE49A09CA}]
Eth.EthAvaliableNodes: 1

#******************************************************************************
#                                   FEE
#******************************************************************************
# Fee.BlockSize [cover parentID FEE={76C9A555-6AFF-43d5-BC7C-99B20A59A71E}]
Fee.BlockSize: 65535
# Fee.FlsWordLineSize [cover parentID FEE={CBA1B5C9-56E9-4c52-A1B9-63760F280606}]
Fee.FlsWordLineSize: 512
# Fee.ThresholdSize [cover parentID FEE={E347B403-D793-4b7b-BE34-8FAEA7E96E02}]
Fee.ThresholdSize: 64488
# Fee.NumberOfBlocks [cover parentID FEE={A7F61418-E5B4-41f3-8AC6-A68BC409BA60}]
Fee.NumberOfBlocks: 2678

#******************************************************************************
#                                   FLS
#******************************************************************************
# Fls.BaseAddress [cover parentID FLS={CCA43D8E-464B-4c6f-82BF-FB9E823F51F1}]
Fls.BaseAddress:2936012800
# Fls.TotalSize [cover parentID FLS={2B120B27-3973-4088-A840-8637F0D4AB2C}]
Fls.TotalSize:131072
# Fls.EraseSuspend [cover parentID FLS={AFEFE154-DD72-4269-B355-BBB690C24D4B}]
Fls.EraseSuspend:true
# Fls.EraseTime [cover parentID FLS={A18860AE-9DBA-480f-86B7-36557BFF9A9C}]
Fls.EraseTime:1725000
# Fls.WriteTime [cover parentID FLS={50E67336-1382-4f5e-AAED-8431F2E4F2C2}]
Fls.WriteTime:5140

#******************************************************************************
#                                   FR
#******************************************************************************
# Eray.MaxControllers [cover parentID FR={41C0DA33-0824-45b0-B277-67E01E441C1F}]
Eray.MaxControllers:0

#******************************************************************************
#                                   CAN
#******************************************************************************
# Can.MaxControllers [cover parentID CAN={A76860CA-435C-4783-A830-4A9AB6D92946}]
Can.MaxControllers: 4
Can.TotalControllers: 4
# Can.MaxKernels [cover parentID CAN={4FE4F91D-0E3B-435b-99A3-31D2597122D1}]
Can.MaxKernels: 1
# Can.MaxCtrlKer [cover parentID CAN={467CDC7D-F536-4b18-A203-66A7E89BFB53}]
Can.MaxCtrlKer: 4
# Can.MaxHwObjects [cover parentID CAN={720574CD-C6BB-42f5-8D23-B70C74C282BD}]
Can.MaxHwObjects: 392
# Can.MCMCANx [cover parentID CAN={B96A64E6-F53E-42d3-A03E-152E7BD84B0D}]
Can.MCMCAN0: 0xF0208000
# Can.MCMCANxBASERAM [cover parentID CAN={406D2881-F420-42c4-9775-7BB544D35E99}]
Can.MCMCAN0BASERAM: 0xF0200000
# Can.MCMCANxENDRAM [cover parentID CAN={56A08E7C-2449-416a-813E-FC5D021740E5}]
Can.MCMCAN0ENDRAM: 0xF0207FFF
# Can.RXDCpinSel_All [cover parentID CAN={9B1AA0EE-13A5-4c7c-B12D-2DD8A2660D29}]
Can.RxDCpinSel_All: CANxx_RXDA,CANxx_RXDB,CANxx_RXDC,CANxx_RXDD,CANxx_RXDE,CANxx_RXDG,CANxx_RXDF
# Can.RXDCpinSel_<N> [cover parentID CAN={240C2153-B8D6-4aac-916A-DB18AF46DDAB}]
Can.RxDCpinSel_4028662016: CANxx_RXDA,CANxx_RXDB,CANxx_RXDC,CANxx_RXDD,CANxx_RXDE,CANxx_RXDG
Can.RxDCpinSel_4028663040: CANxx_RXDA,CANxx_RXDB,CANxx_RXDD,CANxx_RXDE
Can.RxDCpinSel_4028664064: CANxx_RXDA,CANxx_RXDB,CANxx_RXDD,CANxx_RXDE,CANxx_RXDF
Can.RxDCpinSel_4028665088: CANxx_RXDA,CANxx_RXDC,CANxx_RXDD,CANxx_RXDE
# Can.Node<xy>BaseAddress [cover parentID CAN={CB49A2F2-E1D9-4de6-BEAD-FFA3AAB10667}]
Can.Node00BaseAddress:0xF0208100
Can.Node01BaseAddress:0xF0208500
Can.Node02BaseAddress:0xF0208900
Can.Node03BaseAddress:0xF0208D00
# Can.UnavailableBaseAddress [cover parentID CAN={A4DB979B-B82F-4865-9F3D-3FF00E09F31E}]
Can.UnavailableBaseAddress:
#******************************************************************************
#                                   I2C
#******************************************************************************


#******************************************************************************
#                                   FLSLOADER
#******************************************************************************
# FlsLoader.PfBank [cover parentID FLSLOADER={DFF13F77-9B73-4d02-A24E-3984C92EA7D6}]
FlsLoader.PfBank: 1
# FlsLoader.DfBank [cover parentID FLSLOADER={9A790D39-3005-45e7-91EB-F2D83E20E449}]
FlsLoader.DfBank: 2
# FlsLoader.Pf<x>StartAddress [cover parentID FLSLOADER={47672120-F9E0-4922-9842-E1BF3783B79B}]
FlsLoader.Pf0StartAddress: 2684354560
# FlsLoader.Pf<x>EndAddress [cover parentID FLSLOADER={CBA51EBE-56BA-4ed1-B419-2F2AF9A20CB5}]
FlsLoader.Pf0EndAddress: 2686451711
# FlsLoader.Pf<x>Size [cover parentID FLSLOADER={E79BC5CF-7F2D-4765-B4DE-84161948AB35}]
FlsLoader.Pf0Size: 2097152
FlsLoader.Pf1StartAddress: 0
FlsLoader.Pf1EndAddress: 0
FlsLoader.Pf1Size: 0
FlsLoader.Pf2StartAddress: 0
FlsLoader.Pf2EndAddress: 0
FlsLoader.Pf2Size: 0
FlsLoader.Pf3StartAddress: 0
FlsLoader.Pf3EndAddress: 0
FlsLoader.Pf3Size: 0
FlsLoader.Pf4StartAddress: 0
FlsLoader.Pf4EndAddress: 0
FlsLoader.Pf4Size: 0
FlsLoader.Pf5StartAddress: 0
FlsLoader.Pf5EndAddress: 0
FlsLoader.Pf5Size: 0
# FlsLoader.Df<x>StartAddress [cover parentID FLSLOADER={A3D4D2A0-F612-4962-AD06-3D6538342687}]
FlsLoader.Df0StartAddress: 2936012800
# FlsLoader.Df<x>EndAddress [cover parentID FLSLOADER={256A8F78-C6AC-4645-A1A0-57610F17A4A7}]
FlsLoader.Df0EndAddress: 2936143871
# FlsLoader.Df<x>BankSize [cover parentID FLSLOADER={330817CB-0991-4fe3-8909-76825405AA04}]
FlsLoader.Df0BankSize: 131072
FlsLoader.Df1StartAddress: 2948595712
FlsLoader.Df1EndAddress: 2948726783
FlsLoader.Df1BankSize: 131072
# FlsLoader.Pf<x>Sectors [cover parentID FLSLOADER={8C78AD46-1CFA-4fa3-9800-A510CBB3122E}]
FlsLoader.Pf0Sectors: 128
FlsLoader.Pf1Sectors: 0
FlsLoader.Pf2Sectors: 0
FlsLoader.Pf3Sectors: 0
FlsLoader.Pf4Sectors: 0
FlsLoader.Pf5Sectors: 0
# FlsLoader.Df<x>Sectors [cover parentID FLSLOADER={B1B4BA7D-3713-42aa-87E5-72D730BD2125}]
FlsLoader.Df0Sectors: 32
FlsLoader.Df1Sectors: 32
# FlsLoader.UcbPfOrgStart [cover parentID FLSLOADER={BEDE5697-79D3-40ab-89E8-65F90539E97E}]
FlsLoader.UcbPfOrgStart: 2940215296
# FlsLoader.UcbPfOrgEnd [cover parentID FLSLOADER={DE36A57F-A568-4e5d-95C0-259A6CD141A9}]
FlsLoader.UcbPfOrgEnd: 2940215807
# FlsLoader.UcbPfOrgSize [cover parentID FLSLOADER={DEDB4256-434C-444b-A819-4928A247B2CD}]
FlsLoader.UcbPfOrgSize: 512
# FlsLoader.UcbDfOrgStart [cover parentID FLSLOADER={6DE0CCDD-1EA1-48f7-8E1E-39D54A76A29A}]
FlsLoader.UcbDfOrgStart: 2940215808
# FlsLoader.UcbDfOrgEnd [cover parentID FLSLOADER={2866EA59-EA54-4a31-921C-9AA8D152857C}]
FlsLoader.UcbDfOrgEnd: 2940216319
# FlsLoader.UcbDfOrgSize [cover parentID FLSLOADER={71C2B011-9725-4977-80C8-9FECEBEEC71A}]
FlsLoader.UcbDfOrgSize: 512
# FlsLoader.UcbPfCopyStart [cover parentID FLSLOADER={2238CBF3-FFE1-4229-9013-F1249E94B932}]
FlsLoader.UcbPfCopyStart: 2940219392
# FlsLoader.UcbPfCopyEnd [cover parentID FLSLOADER={986E02B7-103C-42b8-A3C0-4F135907DF59}]
FlsLoader.UcbPfCopyEnd: 2940219903
# FlsLoader.UcbPfCopySize [cover parentID FLSLOADER={72750FF0-362A-4ce7-BFCD-8CFD4B78BFC0}]
FlsLoader.UcbPfCopySize: 512
# FlsLoader.UcbDfCopyStart [cover parentID FLSLOADER={FF901F89-2E55-4aa5-8A03-5D323F247869}]
FlsLoader.UcbDfCopyStart: 2940219904
# FlsLoader.UcbDfCopyEnd [cover parentID FLSLOADER={419B7A71-3587-4690-970B-0F07377DDE1F}]
FlsLoader.UcbDfCopyEnd: 2940220415
# FlsLoader.UcbDfCopySize [cover parentID FLSLOADER={55E5301A-B0A8-4191-BC56-B9FA858D18A7}]
FlsLoader.UcbDfCopySize: 512
# FlsLoader.UcbOtp0Start [cover parentID FLSLOADER={9E3154CC-49F6-4f45-A457-693BCD94B772}]
FlsLoader.UcbOtp0Start: 2940223488
# FlsLoader.UcbOtp0End [cover parentID FLSLOADER={CF77E085-5C74-4c0d-AA44-81C14FF55D74}]
FlsLoader.UcbOtp0End: 2940223999
# FlsLoader.UcbOtp0Size [cover parentID FLSLOADER={24EED555-7660-4ed6-A193-089E04710852}]
FlsLoader.UcbOtp0Size: 512
# FlsLoader.UcbStart [cover parentID FLSLOADER={4C8ACB8F-7690-4760-919E-28858587392C}]
FlsLoader.UcbStart: 2940207104
# FlsLoader.UcbEnd [cover parentID FLSLOADER={62960D76-2F5B-4833-A8D3-82C248834448}]
FlsLoader.UcbEnd: 2940231679
# FlsLoader.UcbSize [cover parentID FLSLOADER={DBAFCE9A-481B-4af3-A7BD-2E6547953FAE}]
FlsLoader.UcbSize: 24576

#******************************************************************************
#                                   ERU
#******************************************************************************
# Eru.NoOfEruInputChannels [cover parentID MCU={27C6B0B7-38D6-4e46-ABBC-AFF636BBC800}]
Eru.NoOfEruInputChannels:8
# Eru.NoOfEruOutputChannels [cover parentID MCU={68A93199-B3C3-4cb3-BFFC-22DA06E82122}]
Eru.NoOfEruOutputChannels:8
# Eru.EruInputConnectionErs_<x> [cover parentID ICU={319375CA-677D-4a04-B7BE-D3D9B1184F5E}]
Eru.EruInputConnectionErs_0: ERU_INPUT0A_PORT15_PIN4,ERU_INPUT0B_CCU60_COUT60,ERU_INPUT0C_PORT10_PIN7
Eru.EruInputConnectionErs_1: ERU_INPUT1A_PORT14_PIN3,ERU_INPUT1B_CCU61_COUT60,ERU_INPUT1C_PORT10_PIN8,ERU_INPUT1D_STM0_STMIR0
Eru.EruInputConnectionErs_2: ERU_INPUT2A_PORT10_PIN2,ERU_INPUT2B_PORT02_PIN1,ERU_INPUT2C_PORT00_PIN4
Eru.EruInputConnectionErs_3: ERU_INPUT3A_PORT10_PIN3,ERU_INPUT3B_PORT14_PIN1,ERU_INPUT3C_PORT02_PIN0,ERU_INPUT3D_STM1_STMIR0
Eru.EruInputConnectionErs_4: ERU_INPUT4A_PORT33_PIN7,ERU_INPUT4C_GPT120_T3OUT,ERU_INPUT4D_PORT15_PIN5
Eru.EruInputConnectionErs_5: ERU_INPUT5A_PORT15_PIN8,ERU_INPUT5C_GPT120_T6OUT
Eru.EruInputConnectionErs_6: ERU_INPUT6A_PORT20_PIN0,ERU_INPUT6B_ESR0,ERU_INPUT6D_PORT11_PIN10
Eru.EruInputConnectionErs_7: ERU_INPUT7A_PORT20_PIN9,ERU_INPUT7B_ESR1,ERU_INPUT7C_PORT15_PIN1
# Eru.EruInputConnectionErs_All [cover parentID ICU={937C36BD-76BE-4c31-B8ED-3E81DA3FB46B}]
Eru.EruInputConnectionErs_All: ERU_INPUT0A_PORT15_PIN4,ERU_INPUT0B_CCU60_COUT60,ERU_INPUT0C_PORT10_PIN7,ERU_INPUT1A_PORT14_PIN3,ERU_INPUT1B_CCU61_COUT60,ERU_INPUT1C_PORT10_PIN8,ERU_INPUT1D_STM0_STMIR0,ERU_INPUT2A_PORT10_PIN2,ERU_INPUT2B_PORT02_PIN1,ERU_INPUT2C_PORT00_PIN4,ERU_INPUT3A_PORT10_PIN3,ERU_INPUT3B_PORT14_PIN1,ERU_INPUT3C_PORT02_PIN0,ERU_INPUT3D_STM1_STMIR0,ERU_INPUT4A_PORT33_PIN7,ERU_INPUT4C_GPT120_T3OUT,ERU_INPUT4D_PORT15_PIN5,ERU_INPUT5A_PORT15_PIN8,ERU_INPUT5C_GPT120_T6OUT,ERU_INPUT6A_PORT20_PIN0,ERU_INPUT6B_ESR0,ERU_INPUT6D_PORT11_PIN10,ERU_INPUT7A_PORT20_PIN9,ERU_INPUT7B_ESR1,ERU_INPUT7C_PORT15_PIN1


#******************************************************************************
#                                    HSSL
#******************************************************************************

#******************************************************************************
#                                    PWM
#******************************************************************************
# Pwm.AvailableHW [cover parentID PWM={88523F42-FE4F-4c66-B293-D1A384E4C7A2}]
Pwm.AvailableHW: CCU6
# Pwm.DefaultHW [cover parentID PWM={C7ADE004-1207-4ee6-AA5B-07F576A5A008}]
Pwm.DefaultHW: CCU6
#******************************************************************************
#                                   DSADC
#******************************************************************************
# Dsadc.NoOfChannels [cover parentID DSADC={0F13E491-0422-4dfb-8FF6-7F118EF3D781}]
Dsadc.NoOfChannels:0
#******************************************************************************
#                                  SENT
#******************************************************************************
Sent.MaxChannelsSupported: 6

Sent.AvailableSentChannels: SENT0,SENT1,SENT2,SENT3,SENT4,SENT5
Sent.SENT0_RxDCpinSel: SENT_0_A,SENT_0_B,SENT_0_C
Sent.SENT1_RxDCpinSel: SENT_1_A,SENT_1_B,SENT_1_C
Sent.SENT2_RxDCpinSel: SENT_2_A,SENT_2_B,SENT_2_C
Sent.SENT3_RxDCpinSel: SENT_3_A,SENT_3_B,SENT_3_C
Sent.SENT4_RxDCpinSel: SENT_4_A,SENT_4_B,SENT_4_C
Sent.SENT5_RxDCpinSel: SENT_5_A,SENT_5_B,SENT_5_C
Sent.ALL_RxDCpinSel: SENT_0_A,SENT_0_B,SENT_0_C,SENT_1_A,SENT_1_B,SENT_1_C, SENT_2_A,SENT_2_B,SENT_2_C,SENT_3_A,SENT_3_B,SENT_3_C,SENT_4_A,SENT_4_B,SENT_4_C,SENT_5_A,SENT_5_B,SENT_5_C
