<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Memory Primitives Overview</title><link rel="Prev" href="intro_naming_conventions.htm" title="Previous" /><link rel="Next" href="ram_dp.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/intro.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="prUIl7D7yoCjlHdTMCmRtFg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/intro_memory_primitives.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1366302">FPGA Libraries Reference Guide</a> &gt; Memory Primitives Overview</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1366302" class="Heading1"><span></span>Memory Primitives Overview</h2><p id="ww1366303" class="BodyAfterHead"><span></span>The architectures of various Lattice FPGAs provide resources for on-chip memory intensive applications. The sysMEMâ„¢ embedded block RAM (EBR) complements the distributed PFU-based memory. Single-port RAM, dual-port RAM, FIFO, and ROM memories can be constructed using the EBR. LUTs and PFU can implement distributed single-port RAM, dual-port RAM, and ROM. The Lattice Diamond software enables you to integrate the EBR- and PFU-based memories in various device families.</p><p id="ww1366304" class="Body"><span></span>The EBR-based and PFU-based memory primitives are listed in this document. Designers can utilize the memory primitives in several ways via the IPexpress tool in the Diamond software. IPexpress allows you to specify the attributes of the memory application, such as required type and size. IPexpress takes the customized specification and constructs a netlist to implement the desired memory, using one or more of the memory primitives.</p><p id="ww1366310" class="Body"><span></span>The available memory primitives include:</p><div id="ww1379026" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ram_dp.htm#ww1405569" title="RAM_DP (Dual Port RAM)">RAM_DP (Dual Port RAM)</a></span></div><div id="ww1379314" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ram_dp_be.htm#ww1383785" title="RAM_DP_BE (Dual Port RAM with Byte Enable)">RAM_DP_BE (Dual Port RAM with Byte Enable)</a></span></div><div id="ww1379074" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ram_dp_true.htm#ww1379717" title="RAM_DP_TRUE (True Dual Port RAM)">RAM_DP_TRUE (True Dual Port RAM)</a></span></div><div id="ww1379325" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ram_dp_true_be.htm#ww1379435" title="RAM_DP_TRUE_BE (True Dual Port RAM with Byte Enable)">RAM_DP_TRUE_BE (True Dual Port RAM with Byte Enable)</a></span></div><div id="ww1366311" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ram_dq.htm#ww1379840" title="RAM_DQ (Single Port RAM)">RAM_DQ (Single Port RAM)</a></span></div><div id="ww1379334" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ram_dq_be.htm#ww1366496" title="RAM_DQ_BE (Single Port RAM with Byte Enable)">RAM_DQ_BE (Single Port RAM with Byte Enable)</a></span></div><div id="ww1379164" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/rom.htm#ww1380191" title="ROM (Read Only Memory)">ROM (Read Only Memory)</a></span></div><div id="ww1366316" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/distributed_dpram.htm#ww1380516" title="Distributed_DPRAM (Distributed Dual Port RAM)">Distributed_DPRAM (Distributed Dual Port RAM)</a></span></div><div id="ww1379250" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/distributed_rom.htm#ww1380690" title="Distributed_ROM (Distributed Read Only Memory)">Distributed_ROM (Distributed Read Only Memory)</a></span></div><div id="ww1379226" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/distributed_spram.htm#ww1380451" title="Distributed_SPRAM (Distributed Single Port RAM)">Distributed_SPRAM (Distributed Single Port RAM)</a></span></div><div id="ww1379295" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fifo.htm#ww1368257" title="FIFO (First In First Out Single Clock)">FIFO (First In First Out Single Clock)</a></span></div><div id="ww1367692" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fifo_dc.htm#ww1380841" title="FIFO_DC (First In First Out Dual Clock)">FIFO_DC (First In First Out Dual Clock)</a></span></div><div id="ww1380973" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/shift_registers.htm#ww1381046" title="Shift Registers (Distributed RAM Shift Register)">Shift Registers (Distributed RAM Shift Register)</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>