{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 11:57:00 2012 " "Info: Processing started: Mon Jul 30 11:57:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta daq_fpga_ads9223 -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_sta daq_fpga_ads9223 -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|valClk\[0\]\|combout " "Warning (335094): Node \"inst2\|valClk\[0\]\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|clkSig\|combout " "Warning (335094): Node \"inst2\|clkSig\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|valClk\[3\]\|combout " "Warning (335094): Node \"inst2\|valClk\[3\]\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|valClk\[1\]\|combout " "Warning (335094): Node \"inst2\|valClk\[1\]\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|valClk\[6\]\|combout " "Warning (335094): Node \"inst2\|valClk\[6\]\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|valClk\[2\]\|combout " "Warning (335094): Node \"inst2\|valClk\[2\]\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|valClk\[4\]\|combout " "Warning (335094): Node \"inst2\|valClk\[4\]\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|valClk\[7\]\|combout " "Warning (335094): Node \"inst2\|valClk\[7\]\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|valClk\[5\]\|combout " "Warning (335094): Node \"inst2\|valClk\[5\]\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|valClk\[8\]\|combout " "Warning (335094): Node \"inst2\|valClk\[8\]\|combout\" is a latch" {  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hnj1 " "Info (332165): Entity dcfifo_hnj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* clock or keeper or register or port or pin or cell or partition " "Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is not an object ID " "Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info (332050): read_sdc" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* clock or keeper or register or port or pin or cell or partition " "Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is not an object ID " "Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info (332050): read_sdc" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "QUSBEVB_REVA_EP2C20_Template.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.833 -waveform \{0.000 10.416\} -name ifclk ifclk " "Info (332110): create_clock -period 20.833 -waveform \{0.000 10.416\} -name ifclk ifclk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[0\]\} \{inst4\|altpll_component\|pll\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[0\]\} \{inst4\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[1\]\} \{inst4\|altpll_component\|pll\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[1\]\} \{inst4\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Retrasar_entrada:inst3\|q5_Entrada Retrasar_entrada:inst3\|q5_Entrada " "Info (332105): create_clock -period 1.000 -name Retrasar_entrada:inst3\|q5_Entrada Retrasar_entrada:inst3\|q5_Entrada" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj_ADS9223:inst2\|clkSig reloj_ADS9223:inst2\|clkSig " "Info (332105): create_clock -period 1.000 -name reloj_ADS9223:inst2\|clkSig reloj_ADS9223:inst2\|clkSig" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj_ADS9223:inst2\|EA\[0\] reloj_ADS9223:inst2\|EA\[0\] " "Info (332105): create_clock -period 1.000 -name reloj_ADS9223:inst2\|EA\[0\] reloj_ADS9223:inst2\|EA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "37 " "Warning (332125): Found combinational loop of 37 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~8\|combout " "Warning (332126): Node \"inst2\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|cuenta\[0\]~1\|dataa " "Warning (332126): Node \"inst2\|cuenta\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|cuenta\[0\]~1\|combout " "Warning (332126): Node \"inst2\|cuenta\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|cuenta\[0\]~1\|datab " "Warning (332126): Node \"inst2\|cuenta\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~0\|datab " "Warning (332126): Node \"inst2\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~0\|cout " "Warning (332126): Node \"inst2\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~2\|cin " "Warning (332126): Node \"inst2\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~2\|cout " "Warning (332126): Node \"inst2\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~4\|cin " "Warning (332126): Node \"inst2\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~4\|cout " "Warning (332126): Node \"inst2\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~6\|cin " "Warning (332126): Node \"inst2\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~6\|cout " "Warning (332126): Node \"inst2\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~8\|cin " "Warning (332126): Node \"inst2\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~6\|combout " "Warning (332126): Node \"inst2\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~6\|dataa " "Warning (332126): Node \"inst2\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|LessThan0~5\|datad " "Warning (332126): Node \"inst2\|LessThan0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|LessThan0~5\|combout " "Warning (332126): Node \"inst2\|LessThan0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|cuenta\[0\]~1\|datac " "Warning (332126): Node \"inst2\|cuenta\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|cuenta\[1\]~2\|dataa " "Warning (332126): Node \"inst2\|cuenta\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|cuenta\[1\]~2\|combout " "Warning (332126): Node \"inst2\|cuenta\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~0\|dataa " "Warning (332126): Node \"inst2\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~0\|combout " "Warning (332126): Node \"inst2\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|cuenta\[1\]~2\|datab " "Warning (332126): Node \"inst2\|cuenta\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|LessThan0~5\|dataa " "Warning (332126): Node \"inst2\|LessThan0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|clkSig~1\|datac " "Warning (332126): Node \"inst2\|clkSig~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|clkSig~1\|combout " "Warning (332126): Node \"inst2\|clkSig~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~6\|datab " "Warning (332126): Node \"inst2\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~2\|dataa " "Warning (332126): Node \"inst2\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~2\|combout " "Warning (332126): Node \"inst2\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~2\|datab " "Warning (332126): Node \"inst2\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|LessThan0~5\|datac " "Warning (332126): Node \"inst2\|LessThan0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~4\|datab " "Warning (332126): Node \"inst2\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~4\|combout " "Warning (332126): Node \"inst2\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|Add0~4\|dataa " "Warning (332126): Node \"inst2\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|LessThan0~5\|datab " "Warning (332126): Node \"inst2\|LessThan0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|cuenta\[1\]~2\|datad " "Warning (332126): Node \"inst2\|cuenta\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst2\|clkSig~1\|dataa " "Warning (332126): Node \"inst2\|clkSig~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 75 -1 0 } } { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 33 -1 0 } } { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 76 -1 0 } } { "reloj_ADS9223.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/reloj_ADS9223.vhdl" 55 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|clkSig~1\|datad  to: inst2\|LessThan0~5\|combout " "Info (332098): From: inst2\|clkSig~1\|datad  to: inst2\|LessThan0~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|cuenta\[0\]~1\|datad  to: inst2\|clkSig~1\|combout " "Info (332098): From: inst2\|cuenta\[0\]~1\|datad  to: inst2\|clkSig~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|cuenta\[1\]~2\|datac  to: inst2\|clkSig~1\|combout " "Info (332098): From: inst2\|cuenta\[1\]~2\|datac  to: inst2\|clkSig~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.240 " "Info (332146): Worst-case setup slack is -20.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.240       -20.240 inst4\|altpll_component\|pll\|clk\[0\]  " "Info (332119):   -20.240       -20.240 inst4\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.777       -19.777 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):   -19.777       -19.777 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.136      -132.410 reloj_ADS9223:inst2\|EA\[0\]  " "Info (332119):   -15.136      -132.410 reloj_ADS9223:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.784      -128.354 reloj_ADS9223:inst2\|clkSig  " "Info (332119):   -14.784      -128.354 reloj_ADS9223:inst2\|clkSig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.118     -2111.853 Retrasar_entrada:inst3\|q5_Entrada  " "Info (332119):    -5.118     -2111.853 Retrasar_entrada:inst3\|q5_Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640        -5.054 ifclk  " "Info (332119):    -2.640        -5.054 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -13.784 " "Info (332146): Worst-case hold slack is -13.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.784      -133.010 reloj_ADS9223:inst2\|EA\[0\]  " "Info (332119):   -13.784      -133.010 reloj_ADS9223:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.452       -20.343 reloj_ADS9223:inst2\|clkSig  " "Info (332119):    -2.452       -20.343 reloj_ADS9223:inst2\|clkSig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101         0.000 inst4\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.101         0.000 inst4\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 Retrasar_entrada:inst3\|q5_Entrada  " "Info (332119):     0.445         0.000 Retrasar_entrada:inst3\|q5_Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 ifclk  " "Info (332119):     0.445         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     0.615         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.830 " "Info (332146): Worst-case recovery slack is 7.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.830         0.000 ifclk  " "Info (332119):     7.830         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 11.586 " "Info (332146): Worst-case removal slack is 11.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.586         0.000 ifclk  " "Info (332119):    11.586         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -9.067 " "Info (332146): Worst-case minimum pulse width slack is -9.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.067      -490.638 reloj_ADS9223:inst2\|EA\[0\]  " "Info (332119):    -9.067      -490.638 reloj_ADS9223:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -2047.428 Retrasar_entrada:inst3\|q5_Entrada  " "Info (332119):    -2.064     -2047.428 Retrasar_entrada:inst3\|q5_Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reloj_ADS9223:inst2\|clkSig  " "Info (332119):     0.500         0.000 reloj_ADS9223:inst2\|clkSig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.888         0.000 inst4\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     3.888         0.000 inst4\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.852         0.000 ifclk  " "Info (332119):     7.852         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     8.888         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning (306006): Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_C15 0 " "Info (306007): Pin \"IO_C15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_G16 0 " "Info (306007): Pin \"IO_G16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_M2 0 " "Info (306007): Pin \"IO_M2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[15\] 0 " "Info (306007): Pin \"fd\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[14\] 0 " "Info (306007): Pin \"fd\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[13\] 0 " "Info (306007): Pin \"fd\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[12\] 0 " "Info (306007): Pin \"fd\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[11\] 0 " "Info (306007): Pin \"fd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[10\] 0 " "Info (306007): Pin \"fd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[9\] 0 " "Info (306007): Pin \"fd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[8\] 0 " "Info (306007): Pin \"fd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[7\] 0 " "Info (306007): Pin \"fd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[6\] 0 " "Info (306007): Pin \"fd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[5\] 0 " "Info (306007): Pin \"fd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[4\] 0 " "Info (306007): Pin \"fd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[3\] 0 " "Info (306007): Pin \"fd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[2\] 0 " "Info (306007): Pin \"fd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[1\] 0 " "Info (306007): Pin \"fd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[0\] 0 " "Info (306007): Pin \"fd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|clkSig~1\|datad  to: inst2\|LessThan0~5\|combout " "Info (332098): From: inst2\|clkSig~1\|datad  to: inst2\|LessThan0~5\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|cuenta\[0\]~1\|datad  to: inst2\|clkSig~1\|combout " "Info (332098): From: inst2\|cuenta\[0\]~1\|datad  to: inst2\|clkSig~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|cuenta\[1\]~2\|datac  to: inst2\|clkSig~1\|combout " "Info (332098): From: inst2\|cuenta\[1\]~2\|datac  to: inst2\|clkSig~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.121 " "Info (332146): Worst-case setup slack is -8.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.121        -8.121 inst4\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -8.121        -8.121 inst4\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.961        -7.961 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):    -7.961        -7.961 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.012       -43.383 reloj_ADS9223:inst2\|EA\[0\]  " "Info (332119):    -5.012       -43.383 reloj_ADS9223:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.611       -39.774 reloj_ADS9223:inst2\|clkSig  " "Info (332119):    -4.611       -39.774 reloj_ADS9223:inst2\|clkSig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.514      -583.002 Retrasar_entrada:inst3\|q5_Entrada  " "Info (332119):    -1.514      -583.002 Retrasar_entrada:inst3\|q5_Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.885        -1.687 ifclk  " "Info (332119):    -0.885        -1.687 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.441 " "Info (332146): Worst-case hold slack is -5.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.441       -52.007 reloj_ADS9223:inst2\|EA\[0\]  " "Info (332119):    -5.441       -52.007 reloj_ADS9223:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424       -12.060 reloj_ADS9223:inst2\|clkSig  " "Info (332119):    -1.424       -12.060 reloj_ADS9223:inst2\|clkSig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129         0.000 ifclk  " "Info (332119):     0.129         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Retrasar_entrada:inst3\|q5_Entrada  " "Info (332119):     0.215         0.000 Retrasar_entrada:inst3\|q5_Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     0.238         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375         0.000 inst4\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.375         0.000 inst4\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.269 " "Info (332146): Worst-case recovery slack is 9.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.269         0.000 ifclk  " "Info (332119):     9.269         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 10.996 " "Info (332146): Worst-case removal slack is 10.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.996         0.000 ifclk  " "Info (332119):    10.996         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.860 " "Info (332146): Worst-case minimum pulse width slack is -2.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.860      -153.764 reloj_ADS9223:inst2\|EA\[0\]  " "Info (332119):    -2.860      -153.764 reloj_ADS9223:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -1858.800 Retrasar_entrada:inst3\|q5_Entrada  " "Info (332119):    -1.880     -1858.800 Retrasar_entrada:inst3\|q5_Entrada " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reloj_ADS9223:inst2\|clkSig  " "Info (332119):     0.500         0.000 reloj_ADS9223:inst2\|clkSig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.999         0.000 inst4\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     3.999         0.000 inst4\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.036         0.000 ifclk  " "Info (332119):     8.036         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.999         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     8.999         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 58 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 11:57:30 2012 " "Info: Processing ended: Mon Jul 30 11:57:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
