{"title":"UD — Undefined Instruction","fields":[{"name":"Instruction Modes","value":"`UD01 r32, r/m32`\n`UD1 r32, r/m32`\n`UD2`"},{"name":"Description","value":"Generates an invalid opcode exception. This instruction is provided for software testing to explicitly generate an invalid opcode exception. The opcodes for this instruction are reserved for this purpose."},{"name":"\u200b","value":"Other than raising the invalid opcode exception, this instruction has no effect on processor state or memory."},{"name":"\u200b","value":"Even though it is the execution of the UD instruction that causes the invalid opcode exception, the instruction pointer saved by delivery of the exception references the UD instruction (and not the following instruction)."},{"name":"\u200b","value":"This instruction’s operation is the same in non-64-bit modes and 64-bit mode."}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}