/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  reg [8:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  reg [7:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  reg [11:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [36:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  reg [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_34z[1] ? celloutsig_0_20z : celloutsig_0_2z;
  assign celloutsig_0_8z = celloutsig_0_1z ? in_data[83] : celloutsig_0_6z;
  assign celloutsig_0_46z = ~((celloutsig_0_31z | celloutsig_0_40z) & celloutsig_0_35z[2]);
  assign celloutsig_0_73z = ~((celloutsig_0_12z | celloutsig_0_29z) & celloutsig_0_46z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_2z) & celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_2z | in_data[166]) & celloutsig_1_0z);
  assign celloutsig_0_12z = ~((celloutsig_0_1z | celloutsig_0_0z) & celloutsig_0_4z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_1z ^ celloutsig_1_2z);
  assign celloutsig_0_9z = ~(celloutsig_0_5z[11] ^ celloutsig_0_3z[2]);
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= { in_data[157:153], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_40z = { celloutsig_0_17z[5], celloutsig_0_37z } <= celloutsig_0_28z[4:1];
  assign celloutsig_0_65z = { celloutsig_0_18z[21:19], celloutsig_0_39z, celloutsig_0_46z } <= celloutsig_0_21z[4:0];
  assign celloutsig_0_6z = in_data[33:29] <= { celloutsig_0_5z[2:0], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_3z[2:1], celloutsig_1_0z } <= { in_data[176:175], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_15z[2], celloutsig_1_8z, celloutsig_1_10z } <= _00_[5:3];
  assign celloutsig_1_19z = { _00_[3:1], celloutsig_1_11z } <= { celloutsig_1_12z[3:1], celloutsig_1_10z };
  assign celloutsig_0_2z = { in_data[29:12], celloutsig_0_0z } <= in_data[77:59];
  assign celloutsig_1_0z = in_data[131:113] < in_data[140:122];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z } < { celloutsig_1_7z[17:6], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[57:35], celloutsig_0_0z } < { in_data[94:72], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_8z } % { 1'h1, celloutsig_0_4z[5:4], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_37z = celloutsig_0_32z[3:1] % { 1'h1, celloutsig_0_15z[9], celloutsig_0_7z };
  assign celloutsig_1_6z = { celloutsig_1_5z[22:20], celloutsig_1_0z } % { 1'h1, in_data[122:121], celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_3z[6:2], celloutsig_0_6z, celloutsig_0_0z } % { 1'h1, celloutsig_0_15z[10:6], celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_4z[6:0], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z } * { celloutsig_0_4z[5:0], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[150], celloutsig_1_0z, celloutsig_1_0z } !== in_data[118:116];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } !== in_data[120:118];
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z } !== { celloutsig_0_3z[7:6], celloutsig_0_6z };
  assign celloutsig_0_20z = { in_data[55:41], celloutsig_0_6z } !== { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[36] & in_data[69];
  assign celloutsig_0_31z = celloutsig_0_22z & celloutsig_0_5z[7];
  assign celloutsig_0_10z = celloutsig_0_2z & celloutsig_0_6z;
  assign celloutsig_0_29z = celloutsig_0_2z & celloutsig_0_14z[2];
  assign celloutsig_0_7z = ^ celloutsig_0_3z[8:2];
  assign celloutsig_0_23z = ^ { in_data[81:77], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[4:3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } - { in_data[6:5], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_32z = celloutsig_0_17z[4:0] ~^ celloutsig_0_19z[7:3];
  assign celloutsig_0_35z = celloutsig_0_3z[4:1] ~^ celloutsig_0_19z[7:4];
  assign celloutsig_0_15z = { in_data[34:24], celloutsig_0_1z, celloutsig_0_6z } ~^ { celloutsig_0_5z[11:9], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_14z, celloutsig_0_2z } ^ celloutsig_0_5z[11:4];
  assign celloutsig_1_3z = in_data[184:181] ^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[175:144], celloutsig_1_4z, celloutsig_1_3z } ^ { in_data[131:100], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_6z } ^ { in_data[185:182], celloutsig_1_9z };
  assign celloutsig_1_15z = celloutsig_1_5z[30:28] ^ { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_19z = { celloutsig_0_3z[7:1], celloutsig_0_10z } ^ { celloutsig_0_18z[12:6], celloutsig_0_7z };
  assign celloutsig_0_21z = in_data[20:14] ^ celloutsig_0_19z[7:1];
  assign celloutsig_0_28z = { celloutsig_0_4z[7:1], celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_8z } ^ { celloutsig_0_21z[5:0], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_10z) | celloutsig_0_6z);
  assign celloutsig_0_22z = ~((celloutsig_0_19z[6] & celloutsig_0_2z) | celloutsig_0_17z[5]);
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[94:89], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_4z = in_data[12:5];
  always_latch
    if (clkin_data[32]) celloutsig_0_74z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_74z = { celloutsig_0_3z[7:5], celloutsig_0_39z, celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_65z, celloutsig_0_20z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 19'h00000;
    else if (clkin_data[0]) celloutsig_1_7z = { celloutsig_1_5z[22:10], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
