start off un-pipelined

modules:
	ifetch
	idecode
	execute
	mem write
	writeback
	
	all gated
	common rst + enable signal
	
	add memory interface, hazard detection
	
	
