{"version":"1.1.0","info":[["/home/alb123/coding/school/cse127a/dv/blinky_runner.sv",[[[[[["blinky_runner",[[1,0],[1,21]],[[1,7],[1,20]],[],["module"]],[40,9]],[[["clk_i",[[3,0],[3,11]],[[3,6],[3,11]],["blinky_runner"],["variable","logic"]],["rst_ni",[[4,0],[4,12]],[[4,6],[4,12]],["blinky_runner"],["variable","logic"]],["led_o",[[5,0],[5,11]],[[5,6],[5,11]],["blinky_runner"],["variable","logic"]],["ClockFrequency",[[7,0],[7,41]],[[7,20],[7,34]],["blinky_runner"],["localparam","realtime"]],["ClockPeriod",[[8,0],[8,56]],[[8,20],[8,31]],["blinky_runner"],["localparam","realtime"]],["blinky",[[18,0],[20,13]],[[20,2],[20,8]],["blinky_runner"],["instance","blinky"]]],[],[[[["reset",[[25,0],[25,21]],[[25,15],[25,20]],["blinky_runner"],["task"]],[30,6]],[]],[[["wait_for_on",[[32,0],[32,27]],[[32,15],[32,26]],["blinky_runner"],["task"]],[34,6]],[]],[[["wait_for_off",[[36,0],[36,28]],[[36,15],[36,27]],["blinky_runner"],["task"]],[38,6]],[]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/dv/blinky_tb.sv",[[[[[["blinky_tb",[[1,0],[4,5]],[[1,7],[1,16]],[],["module"]],[28,null]],[[["blinky_runner",[[7,31],[10,27]],[[10,4],[10,24]],["blinky_tb"],["instance","blinky_runner"]]],[["config_pkg",["*"]],["dv_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/dv/dv_pkg.sv",[[[[[["dv_pkg",[[1,0],[1,15]],[[1,8],[1,14]],[],["package"]],[7,10]],[[],[["config_pkg",["*"]]]]]]],["config_pkg"],0]],["/home/alb123/coding/school/cse127a/rtl/blinky.sv",[[[[[["blinky",[[1,0],[8,2]],[[1,7],[1,13]],[],["module"]],[42,9]],[[["CyclesPerToggle",[[2,4],[2,45]],[[2,18],[2,33]],["blinky"],["parameter-port","int"]],["CountWidth",[[3,4],[3,55]],[[3,19],[3,29]],["blinky"],["parameter-port","int"]],["clk_i",[[5,4],[5,22]],[[5,17],[5,22]],["blinky"],["port","logic"]],["rst_ni",[[6,4],[6,23]],[[6,17],[6,23]],["blinky"],["port","logic"]],["led_o",[[7,4],[7,22]],[[7,17],[7,22]],["blinky"],["port","logic"]],["counter_reset",[[12,0],[12,19]],[[12,6],[12,19]],["blinky"],["variable","logic"]],["count",[[13,0],[13,28]],[[13,23],[13,28]],["blinky"],["variable","logic"]],["led_d",[[15,0],[15,11]],[[15,6],[15,11]],["blinky"],["variable","logic"]],["led_q",[[15,0],[15,18]],[[15,13],[15,18]],["blinky"],["variable","led_d"]],["bsg_counter_up_down",[[30,0],[40,1]],[[34,2],[34,21]],["blinky"],["instance","bsg_counter_up_down"]]],[["config_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/rtl/config_pkg.sv",[[[[[["config_pkg",[[1,0],[1,19]],[[1,8],[1,18]],[],["package"]],[8,10]],[[["ADDR_WIDTH",[[4,2],[4,32]],[[4,16],[4,26]],["config_pkg"],["parameter","int"]],["MEM_WIDTH",[[5,2],[5,31]],[[5,16],[5,25]],["config_pkg"],["parameter","int"]],["CountWidth",[[6,2],[6,31]],[[6,16],[6,26]],["config_pkg"],["parameter","int"]]]]]]],[],1]],["/home/alb123/coding/school/cse127a/rtl/mem_ctrl.sv",[[[[[["mem_ctrl",[[0,0],[5,2]],[[0,7],[0,15]],[],["module"]],[7,9]],[[["clk_i",[[2,4],[2,22]],[[2,17],[2,22]],["mem_ctrl"],["port","logic"]],["rst_ni",[[3,4],[3,23]],[[3,17],[3,23]],["mem_ctrl"],["port","logic"]],["led_o",[[4,4],[4,22]],[[4,17],[4,22]],["mem_ctrl"],["port","logic"]]],[["config_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/synth/icestorm_icebreaker/blinky_runner.sv",[[[[[["blinky_runner",[[1,0],[1,21]],[[1,7],[1,20]],[],["module"]],[51,9]],[[["CLK",[[3,0],[3,7]],[[3,4],[3,7]],["blinky_runner"],["variable","reg"]],["BTN_N",[[4,0],[4,9]],[[4,4],[4,9]],["blinky_runner"],["variable","reg"]],["LEDG_N",[[5,0],[5,11]],[[5,5],[5,11]],["blinky_runner"],["variable","wire"]],["led",[[7,0],[7,18]],[[7,5],[7,8]],["blinky_runner"],["variable","wire"]],["InputClockFrequency",[[9,0],[9,53]],[[9,20],[9,39]],["blinky_runner"],["localparam","realtime"]],["InputClockPeriod",[[10,0],[10,66]],[[10,20],[10,36]],["blinky_runner"],["localparam","realtime"]],["PllClockFrequency",[[19,0],[19,51]],[[19,20],[19,37]],["blinky_runner"],["localparam","realtime"]],["PllClockPeriod",[[20,0],[20,62]],[[20,20],[20,34]],["blinky_runner"],["localparam","realtime"]],["pll_out",[[21,0],[21,13]],[[21,6],[21,13]],["blinky_runner"],["variable","logic"]],["icebreaker",[[31,0],[31,26]],[[31,11],[31,21]],["blinky_runner"],["instance","icebreaker"]]],[],[[[["reset",[[36,0],[36,21]],[[36,15],[36,20]],["blinky_runner"],["task"]],[41,6]],[]],[[["wait_for_on",[[43,0],[43,27]],[[43,15],[43,26]],["blinky_runner"],["task"]],[45,6]],[]],[[["wait_for_off",[[47,0],[47,28]],[[47,15],[47,27]],["blinky_runner"],["task"]],[49,6]],[]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/synth/vivado_basys3/basys3.sv",[[[[[["basys3",[[1,0],[5,2]],[[1,7],[1,13]],[],["module"]],[23,9]],[[["sys_clk",[[2,4],[2,30]],[[2,23],[2,30]],["basys3"],["port","logic"]],["led",[[3,4],[3,26]],[[3,23],[3,26]],["basys3"],["port","logic"]],["btnC",[[4,4],[4,27]],[[4,23],[4,27]],["basys3"],["port","logic"]],["rst_n",[[7,0],[7,24]],[[7,11],[7,16]],["basys3"],["variable","logic"]],["clk_50",[[9,0],[9,12]],[[9,6],[9,12]],["basys3"],["variable","logic"]],["pll",[[10,0],[13,1]],[[10,15],[10,18]],["basys3"],["instance","mmcm_100_to_50"]],["blinky",[[15,0],[21,1]],[[17,2],[17,8]],["basys3"],["instance","blinky"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/synth/yosys_generic/blinky_runner.sv",[[[[[["blinky_runner",[[1,0],[1,21]],[[1,7],[1,20]],[],["module"]],[38,9]],[[["clk_i",[[3,0],[3,11]],[[3,6],[3,11]],["blinky_runner"],["variable","logic"]],["rst_ni",[[4,0],[4,12]],[[4,6],[4,12]],["blinky_runner"],["variable","logic"]],["led_o",[[5,0],[5,11]],[[5,6],[5,11]],["blinky_runner"],["variable","logic"]],["ClockFrequency",[[7,0],[7,41]],[[7,20],[7,34]],["blinky_runner"],["localparam","realtime"]],["ClockPeriod",[[8,0],[8,56]],[[8,20],[8,31]],["blinky_runner"],["localparam","realtime"]],["blinky_sim",[[18,0],[18,26]],[[18,11],[18,21]],["blinky_runner"],["instance","blinky_sim"]]],[],[[[["reset",[[23,0],[23,21]],[[23,15],[23,20]],["blinky_runner"],["task"]],[28,6]],[]],[[["wait_for_on",[[30,0],[30,27]],[[30,15],[30,26]],["blinky_runner"],["task"]],[32,6]],[]],[[["wait_for_off",[[34,0],[34,28]],[[34,15],[34,27]],["blinky_runner"],["task"]],[36,6]],[]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/synth/yosys_generic/blinky_sim.sv",[[[[[["blinky_sim",[[1,0],[5,2]],[[1,7],[1,17]],[],["module"]],[15,9]],[[["clk_i",[[2,4],[2,22]],[[2,17],[2,22]],["blinky_sim"],["port","logic"]],["rst_ni",[[3,4],[3,23]],[[3,17],[3,23]],["blinky_sim"],["port","logic"]],["led_o",[[4,4],[4,22]],[[4,17],[4,22]],["blinky_sim"],["port","logic"]],["blinky",[[7,0],[13,1]],[[9,2],[9,8]],["blinky_sim"],["instance","blinky"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_async/bsg_async_credit_counter.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_async/bsg_async_fifo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_async/bsg_async_ptr_gray.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_async/bsg_launch_sync_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_async/bsg_sync_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_axi/bsg_axi_pkg.sv",[[[[[["bsg_axi_pkg",[[1,0],[1,20]],[[1,8],[1,19]],[],["package"]],[96,0]],[[["e_axi_resp_okay",[[5,4],[5,30]],[[5,4],[5,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum0"]],["e_axi_resp_exokay",[[6,5],[6,30]],[[6,5],[6,22]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum0"]],["e_axi_resp_slverr",[[7,5],[7,30]],[[7,5],[7,22]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum0"]],["e_axi_resp_decerr",[[8,5],[8,30]],[[8,5],[8,22]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum0"]],["axi_resp_type_e",[[3,1],[9,20]],[[9,4],[9,19]],["bsg_axi_pkg"],["typedef","#AnonymousEnum0"]],["e_axi_prot_dsn",[[18,4],[18,28]],[[18,4],[18,18]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum1"]],["e_axi_prot_dsp",[[19,5],[19,28]],[[19,5],[19,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum1"]],["e_axi_prot_dnn",[[20,5],[20,28]],[[20,5],[20,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum1"]],["e_axi_prot_dnp",[[21,5],[21,28]],[[21,5],[21,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum1"]],["e_axi_prot_isn",[[22,5],[22,28]],[[22,5],[22,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum1"]],["e_axi_prot_isp",[[23,5],[23,28]],[[23,5],[23,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum1"]],["e_axi_prot_inn",[[24,5],[24,28]],[[24,5],[24,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum1"]],["e_axi_prot_inp",[[25,5],[25,28]],[[25,5],[25,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum1"]],["axi_prot_type_e",[[15,2],[26,20]],[[26,4],[26,19]],["bsg_axi_pkg"],["typedef","#AnonymousEnum1"]],["e_axi_cache_wnarnanmnb",[[35,4],[35,37]],[[35,4],[35,26]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["e_axi_cache_wnarnanmb",[[36,5],[36,37]],[[36,5],[36,26]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["e_axi_cache_wnarnamnb",[[37,5],[37,37]],[[37,5],[37,26]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["e_axi_cache_wnarnamb",[[38,5],[38,37]],[[38,5],[38,25]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["e_axi_cache_wnaramnb",[[39,5],[39,37]],[[39,5],[39,25]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["e_axi_cache_wnaramb",[[40,5],[40,37]],[[40,5],[40,24]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["e_axi_cache_waramnb",[[41,5],[41,37]],[[41,5],[41,24]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["e_axi_cache_warnamnb",[[42,5],[42,37]],[[42,5],[42,25]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["e_axi_cache_warnamb",[[43,5],[43,37]],[[43,5],[43,24]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["e_axi_cache_waramb",[[44,5],[44,37]],[[44,5],[44,23]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum2"]],["axi_cache_type_e",[[33,2],[45,21]],[[45,4],[45,20]],["bsg_axi_pkg"],["typedef","#AnonymousEnum2"]],["e_axi_burst_fixed",[[49,4],[49,33]],[[49,4],[49,21]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum3"]],["e_axi_burst_incr",[[50,5],[50,33]],[[50,5],[50,21]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum3"]],["e_axi_burst_wrap",[[51,5],[51,33]],[[51,5],[51,21]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum3"]],["e_axi_burst_reserved",[[52,5],[52,33]],[[52,5],[52,25]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum3"]],["axi_burst_type_e",[[47,2],[53,21]],[[53,4],[53,20]],["bsg_axi_pkg"],["typedef","#AnonymousEnum3"]],["e_axi_qos_none",[[57,4],[57,28]],[[57,4],[57,18]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum4"]],["axi_qos_type_e",[[55,2],[59,19]],[[59,4],[59,18]],["bsg_axi_pkg"],["typedef","#AnonymousEnum4"]],["e_axi_size_1B",[[63,4],[63,29]],[[63,4],[63,17]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum5"]],["e_axi_size_2B",[[64,5],[64,29]],[[64,5],[64,18]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum5"]],["e_axi_size_4B",[[65,5],[65,29]],[[65,5],[65,18]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum5"]],["e_axi_size_8B",[[66,5],[66,29]],[[66,5],[66,18]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum5"]],["e_axi_size_16B",[[67,5],[67,29]],[[67,5],[67,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum5"]],["e_axi_size_32B",[[68,5],[68,29]],[[68,5],[68,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum5"]],["e_axi_size_64B",[[69,5],[69,29]],[[69,5],[69,19]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum5"]],["e_axi_size_128B",[[70,5],[70,29]],[[70,5],[70,20]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum5"]],["axi_size_e",[[61,2],[71,15]],[[71,4],[71,14]],["bsg_axi_pkg"],["typedef","#AnonymousEnum5"]],["e_axi_len_1",[[77,4],[77,27]],[[77,4],[77,15]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_2",[[78,5],[78,27]],[[78,5],[78,16]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_3",[[79,5],[79,27]],[[79,5],[79,16]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_4",[[80,5],[80,27]],[[80,5],[80,16]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_5",[[81,5],[81,27]],[[81,5],[81,16]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_6",[[82,5],[82,27]],[[82,5],[82,16]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_7",[[83,5],[83,27]],[[83,5],[83,16]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_8",[[84,5],[84,27]],[[84,5],[84,16]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_9",[[85,5],[85,27]],[[85,5],[85,16]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_10",[[86,5],[86,27]],[[86,5],[86,17]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_11",[[87,5],[87,27]],[[87,5],[87,17]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_12",[[88,5],[88,27]],[[88,5],[88,17]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_13",[[89,5],[89,27]],[[89,5],[89,17]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_14",[[90,5],[90,27]],[[90,5],[90,17]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_15",[[91,5],[91,27]],[[91,5],[91,17]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["e_axi_len_16",[[92,5],[92,27]],[[92,5],[92,17]],["bsg_axi_pkg"],["enum_member","#AnonymousEnum6"]],["axi_len_e",[[75,2],[93,14]],[[93,4],[93,13]],["bsg_axi_pkg"],["typedef","#AnonymousEnum6"]]]]]]],[],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_buffer_queue.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_decode.sv",[[[[[["bsg_cache_decode",[[8,0],[13,4]],[[8,7],[8,23]],[],["module"]],[93,9]],[[["opcode_i",[[11,4],[11,37]],[[11,29],[11,37]],["bsg_cache_decode"],["port","bsg_cache_opcode_e"]],["decode_o",[[12,6],[12,40]],[[12,32],[12,40]],["bsg_cache_decode"],["port","bsg_cache_decode_s"]]],[["bsg_cache_pkg",["*"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_dma_to_wormhole.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_dma.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_miss.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_data_mem.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_decode.sv",[[[[[["bsg_cache_non_blocking_decode",[[10,0],[15,4]],[[10,7],[10,36]],[],["module"]],[62,9]],[[["opcode_i",[[13,4],[13,50]],[[13,42],[13,50]],["bsg_cache_non_blocking_decode"],["port","bsg_cache_non_blocking_opcode_e"]],["decode_o",[[14,6],[14,53]],[[14,45],[14,53]],["bsg_cache_non_blocking_decode"],["port","bsg_cache_non_blocking_decode_s"]]],[["bsg_cache_non_blocking_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_dma.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_mhu.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_miss_fifo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.sv",[[[[[["bsg_cache_non_blocking_pkg",[[8,0],[8,35]],[[8,8],[8,34]],[],["package"]],[128,10]],[[["LB",[[15,4],[15,18]],[[15,4],[15,6]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["LH",[[16,5],[16,18]],[[16,5],[16,7]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["LW",[[17,5],[17,18]],[[17,5],[17,7]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["LD",[[18,5],[18,18]],[[18,5],[18,7]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["LBU",[[20,5],[20,19]],[[20,5],[20,8]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["LHU",[[21,5],[21,19]],[[21,5],[21,8]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["LWU",[[22,5],[22,19]],[[22,5],[22,8]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["SB",[[24,5],[24,19]],[[24,5],[24,7]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["SH",[[25,5],[25,19]],[[25,5],[25,7]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["SW",[[26,5],[26,19]],[[26,5],[26,7]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["SD",[[27,5],[27,19]],[[27,5],[27,7]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["SM",[[28,5],[28,19]],[[28,5],[28,7]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["BLOCK_LD",[[30,5],[30,24]],[[30,5],[30,13]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["TAGST",[[32,5],[32,23]],[[32,5],[32,10]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["TAGFL",[[33,5],[33,23]],[[33,5],[33,10]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["TAGLV",[[34,5],[34,23]],[[34,5],[34,10]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["TAGLA",[[35,5],[35,23]],[[35,5],[35,10]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["AFL",[[37,5],[37,23]],[[37,5],[37,8]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["AFLINV",[[38,5],[38,23]],[[38,5],[38,11]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["AINV",[[39,5],[39,23]],[[39,5],[39,9]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["ALOCK",[[41,5],[41,23]],[[41,5],[41,10]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["AUNLOCK",[[42,5],[42,23]],[[42,5],[42,12]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum7"]],["bsg_cache_non_blocking_opcode_e",[[13,2],[44,36]],[[44,4],[44,35]],["bsg_cache_non_blocking_pkg"],["typedef","#AnonymousEnum7"]],["bsg_cache_non_blocking_decode_s",[[49,2],[74,36]],[[74,4],[74,35]],["bsg_cache_non_blocking_pkg"],["typedef","#AnonymousStructUnion0"]],["e_tag_read",[[80,4],[80,14]],[[80,4],[80,14]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum8"]],["e_tag_store",[[81,5],[81,16]],[[81,5],[81,16]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum8"]],["e_tag_set_tag",[[82,5],[82,18]],[[82,5],[82,18]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum8"]],["e_tag_set_tag_and_lock",[[83,5],[83,27]],[[83,5],[83,27]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum8"]],["e_tag_invalidate",[[84,5],[84,21]],[[84,5],[84,21]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum8"]],["e_tag_lock",[[85,5],[85,15]],[[85,5],[85,15]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum8"]],["e_tag_unlock",[[86,5],[86,17]],[[86,5],[86,17]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum8"]],["bsg_cache_non_blocking_tag_op_e",[[79,2],[87,36]],[[87,4],[87,35]],["bsg_cache_non_blocking_pkg"],["typedef","#AnonymousEnum8"]],["e_stat_read",[[93,4],[93,15]],[[93,4],[93,15]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum9"]],["e_stat_clear_dirty",[[94,5],[94,23]],[[94,5],[94,23]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum9"]],["e_stat_set_lru",[[95,5],[95,19]],[[95,5],[95,19]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum9"]],["e_stat_set_lru_and_dirty",[[96,5],[96,29]],[[96,5],[96,29]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum9"]],["e_stat_set_lru_and_clear_dirty",[[97,5],[97,35]],[[97,5],[97,35]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum9"]],["e_stat_reset",[[98,5],[98,17]],[[98,5],[98,17]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum9"]],["bsg_cache_non_blocking_stat_op_e",[[92,2],[99,37]],[[99,4],[99,36]],["bsg_cache_non_blocking_pkg"],["typedef","#AnonymousEnum9"]],["e_miss_fifo_dequeue",[[105,4],[105,23]],[[105,4],[105,23]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum10"]],["e_miss_fifo_skip",[[106,5],[106,21]],[[106,5],[106,21]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum10"]],["e_miss_fifo_invalidate",[[107,5],[107,27]],[[107,5],[107,27]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum10"]],["bsg_cache_non_blocking_miss_fifo_op_e",[[104,2],[108,42]],[[108,4],[108,41]],["bsg_cache_non_blocking_pkg"],["typedef","#AnonymousEnum10"]],["MHU_IDLE",[[113,4],[113,12]],[[113,4],[113,12]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["MGMT_OP",[[114,5],[114,12]],[[114,5],[114,12]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["SEND_MGMT_DMA",[[115,5],[115,18]],[[115,5],[115,18]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["WAIT_MGMT_DMA",[[116,5],[116,18]],[[116,5],[116,18]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["READ_TAG1",[[117,5],[117,14]],[[117,5],[117,14]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["SEND_DMA_REQ1",[[118,5],[118,18]],[[118,5],[118,18]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["WAIT_DMA_DONE",[[119,5],[119,18]],[[119,5],[119,18]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["DEQUEUE_MODE",[[120,5],[120,17]],[[120,5],[120,17]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["READ_TAG2",[[121,5],[121,14]],[[121,5],[121,14]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["SEND_DMA_REQ2",[[122,5],[122,18]],[[122,5],[122,18]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["SCAN_MODE",[[123,5],[123,14]],[[123,5],[123,14]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["RECOVER",[[124,5],[124,12]],[[124,5],[124,12]],["bsg_cache_non_blocking_pkg"],["enum_member","#AnonymousEnum11"]],["mhu_state_e",[[112,2],[125,16]],[[125,4],[125,15]],["bsg_cache_non_blocking_pkg"],["typedef","#AnonymousEnum11"]]],[],[[[["#AnonymousStructUnion0",[[49,10],[74,3]],[[49,10],[49,16]],["bsg_cache_non_blocking_pkg"],["struct"]],[74,2]],[[["size_op",[[54,4],[54,23]],[[54,16],[54,23]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["sigext_op",[[55,4],[55,19]],[[55,10],[55,19]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["ld_op",[[56,4],[56,15]],[[56,10],[56,15]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["st_op",[[57,4],[57,15]],[[57,10],[57,15]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["block_ld_op",[[58,4],[58,21]],[[58,10],[58,21]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["mask_op",[[59,4],[59,17]],[[59,10],[59,17]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["tagst_op",[[61,4],[61,18]],[[61,10],[61,18]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["taglv_op",[[62,4],[62,18]],[[62,10],[62,18]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["tagla_op",[[63,4],[63,18]],[[63,10],[63,18]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["tagfl_op",[[65,4],[65,18]],[[65,10],[65,18]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["afl_op",[[66,4],[66,16]],[[66,10],[66,16]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["aflinv_op",[[67,4],[67,19]],[[67,10],[67,19]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["ainv_op",[[68,4],[68,17]],[[68,10],[68,17]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["alock_op",[[70,4],[70,18]],[[70,10],[70,18]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["aunlock_op",[[71,4],[71,20]],[[71,10],[71,20]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["mgmt_op",[[73,4],[73,17]],[[73,10],[73,17]],["bsg_cache_non_blocking_pkg","#AnonymousStructUnion0"],["struct_union_member"]]]]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],[],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_stat_mem.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_tag_mem.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking_tl_stage.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_non_blocking.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_pkg.sv",[[[[[["bsg_cache_pkg",[[8,0],[8,22]],[[8,8],[8,21]],[],["package"]],[152,10]],[[["e_cache_amo_swap",[[13,4],[13,37]],[[13,4],[13,20]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum12"]],["e_cache_amo_add",[[14,5],[14,37]],[[14,5],[14,20]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum12"]],["e_cache_amo_xor",[[15,5],[15,37]],[[15,5],[15,20]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum12"]],["e_cache_amo_and",[[16,5],[16,37]],[[16,5],[16,20]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum12"]],["e_cache_amo_or",[[17,5],[17,37]],[[17,5],[17,19]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum12"]],["e_cache_amo_min",[[18,5],[18,37]],[[18,5],[18,20]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum12"]],["e_cache_amo_max",[[19,5],[19,37]],[[19,5],[19,20]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum12"]],["e_cache_amo_minu",[[20,5],[20,37]],[[20,5],[20,21]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum12"]],["e_cache_amo_maxu",[[21,5],[21,37]],[[21,5],[21,21]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum12"]],["bsg_cache_amo_subop_e",[[12,2],[22,26]],[[22,4],[22,25]],["bsg_cache_pkg"],["typedef","#AnonymousEnum12"]],["amo_support_level_none_lp",[[24,2],[24,50]],[[24,13],[24,38]],["bsg_cache_pkg"],["localparam"]],["amo_support_level_swap_lp",[[25,2],[26,30]],[[25,13],[25,38]],["bsg_cache_pkg"],["localparam"]],["amo_support_level_logical_lp",[[27,2],[30,28]],[[27,13],[27,41]],["bsg_cache_pkg"],["localparam"]],["amo_support_level_arithmetic_lp",[[31,2],[36,30]],[[31,13],[31,44]],["bsg_cache_pkg"],["localparam"]],["LB",[[41,4],[41,23]],[[41,4],[41,6]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["LH",[[42,5],[42,23]],[[42,5],[42,7]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["LW",[[43,5],[43,23]],[[43,5],[43,7]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["LD",[[44,5],[44,23]],[[44,5],[44,7]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["LBU",[[46,5],[46,23]],[[46,5],[46,8]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["LHU",[[47,5],[47,23]],[[47,5],[47,8]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["LWU",[[48,5],[48,23]],[[48,5],[48,8]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["LDU",[[49,5],[49,23]],[[49,5],[49,8]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["SB",[[51,5],[51,23]],[[51,5],[51,7]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["SH",[[52,5],[52,23]],[[52,5],[52,7]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["SW",[[53,5],[53,23]],[[53,5],[53,7]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["SD",[[54,5],[54,23]],[[54,5],[54,7]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["LM",[[56,5],[56,23]],[[56,5],[56,7]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["SM",[[57,5],[57,23]],[[57,5],[57,7]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["TAGST",[[59,5],[59,24]],[[59,5],[59,10]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["TAGFL",[[60,5],[60,24]],[[60,5],[60,10]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["TAGLV",[[61,5],[61,24]],[[61,5],[61,10]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["TAGLA",[[62,5],[62,24]],[[62,5],[62,10]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AFL",[[64,5],[64,24]],[[64,5],[64,8]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AFLINV",[[65,5],[65,24]],[[65,5],[65,11]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AINV",[[66,5],[66,24]],[[66,5],[66,9]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["ALOCK",[[68,5],[68,24]],[[68,5],[68,10]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AUNLOCK",[[69,5],[69,24]],[[69,5],[69,12]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOSWAP_W",[[72,5],[72,26]],[[72,5],[72,14]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOADD_W",[[73,5],[73,26]],[[73,5],[73,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOXOR_W",[[74,5],[74,26]],[[74,5],[74,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOAND_W",[[75,5],[75,26]],[[75,5],[75,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOOR_W",[[76,5],[76,26]],[[76,5],[76,12]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOMIN_W",[[77,5],[77,26]],[[77,5],[77,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOMAX_W",[[78,5],[78,26]],[[78,5],[78,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOMINU_W",[[79,5],[79,26]],[[79,5],[79,14]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOMAXU_W",[[80,5],[80,26]],[[80,5],[80,14]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOSWAP_D",[[83,5],[83,26]],[[83,5],[83,14]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOADD_D",[[84,5],[84,26]],[[84,5],[84,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOXOR_D",[[85,5],[85,26]],[[85,5],[85,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOAND_D",[[86,5],[86,26]],[[86,5],[86,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOOR_D",[[87,5],[87,26]],[[87,5],[87,12]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOMIN_D",[[88,5],[88,26]],[[88,5],[88,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOMAX_D",[[89,5],[89,26]],[[89,5],[89,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOMINU_D",[[90,5],[90,26]],[[90,5],[90,14]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["AMOMAXU_D",[[91,5],[91,26]],[[91,5],[91,14]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum13"]],["bsg_cache_opcode_e",[[40,2],[92,23]],[[92,4],[92,22]],["bsg_cache_pkg"],["typedef","#AnonymousEnum13"]],["bsg_cache_decode_s",[[98,2],[121,23]],[[121,4],[121,22]],["bsg_cache_pkg"],["typedef","#AnonymousStructUnion1"]],["e_dma_nop",[[128,4],[128,37]],[[128,4],[128,13]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum14"]],["e_dma_send_fill_addr",[[129,5],[129,37]],[[129,5],[129,25]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum14"]],["e_dma_send_evict_addr",[[130,5],[130,37]],[[130,5],[130,26]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum14"]],["e_dma_get_fill_data",[[131,5],[131,37]],[[131,5],[131,24]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum14"]],["e_dma_send_evict_data",[[132,5],[132,37]],[[132,5],[132,26]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum14"]],["bsg_cache_dma_cmd_e",[[127,2],[133,24]],[[133,4],[133,23]],["bsg_cache_pkg"],["typedef","#AnonymousEnum14"]],["e_cache_wh_read",[[141,4],[141,27]],[[141,4],[141,19]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum15"]],["e_cache_wh_write_non_masked",[[145,5],[145,40]],[[145,5],[145,32]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum15"]],["e_cache_wh_write_masked",[[149,5],[149,36]],[[149,5],[149,28]],["bsg_cache_pkg"],["enum_member","#AnonymousEnum15"]],["bsg_cache_wh_opcode_e",[[138,2],[150,26]],[[150,4],[150,25]],["bsg_cache_pkg"],["typedef","#AnonymousEnum15"]]],[],[[[["#AnonymousStructUnion1",[[98,10],[121,3]],[[98,10],[98,16]],["bsg_cache_pkg"],["struct"]],[121,2]],[[["data_size_op",[[103,4],[103,28]],[[103,16],[103,28]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["sigext_op",[[104,4],[104,19]],[[104,10],[104,19]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["mask_op",[[105,4],[105,17]],[[105,10],[105,17]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["ld_op",[[106,4],[106,15]],[[106,10],[106,15]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["st_op",[[107,4],[107,15]],[[107,10],[107,15]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["tagst_op",[[108,4],[108,18]],[[108,10],[108,18]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["tagfl_op",[[109,4],[109,18]],[[109,10],[109,18]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["taglv_op",[[110,4],[110,18]],[[110,10],[110,18]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["tagla_op",[[111,4],[111,18]],[[111,10],[111,18]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["afl_op",[[112,4],[112,16]],[[112,10],[112,16]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["aflinv_op",[[113,4],[113,19]],[[113,10],[113,19]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["ainv_op",[[114,4],[114,17]],[[114,10],[114,17]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["alock_op",[[115,4],[115,18]],[[115,10],[115,18]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["aunlock_op",[[116,4],[116,20]],[[116,10],[116,20]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["tag_read_op",[[117,4],[117,21]],[[117,10],[117,21]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["atomic_op",[[119,4],[119,19]],[[119,10],[119,19]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["amo_subop",[[120,4],[120,35]],[[120,26],[120,35]],["bsg_cache_pkg","#AnonymousStructUnion1"],["struct_union_member"]]]]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],[],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_sbuf.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_tbuf.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_axi_ordering.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_axi_rx.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_axi_tx.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_axi.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl_rx.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl_tx.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx_reorder.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_test_dram_tx.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache_to_test_dram.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_cache.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_nonsynth_cache_axe_tracer.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_wormhole_to_cache_dma_fanout.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_cache/bsg_wormhole_to_cache_dma_inorder.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_clk_gen/bsg_clk_gen_osc_v3.sv",[[[[[["bsg_clk_gen_osc_v3",[[15,0],[24,5]],[[15,7],[15,25]],[],["module"]],[67,9]],[[["num_taps_p",[[18,6],[18,28]],[[18,16],[18,26]],["bsg_clk_gen_osc_v3"],["parameter-port","parameter"]],["async_reset_i",[[20,3],[20,22]],[[20,9],[20,22]],["bsg_clk_gen_osc_v3"],["port","input"]],["bsg_tag_i",[[21,4],[21,29]],[[21,20],[21,29]],["bsg_clk_gen_osc_v3"],["port","bsg_tag_s"]],["bsg_tag_trigger_i",[[22,4],[22,37]],[[22,20],[22,37]],["bsg_clk_gen_osc_v3"],["port","bsg_tag_s"]],["clk_o",[[23,4],[23,22]],[[23,17],[23,22]],["bsg_clk_gen_osc_v3"],["port","logic"]],["ctl_width_lp",[[26,2],[26,56]],[[26,13],[26,25]],["bsg_clk_gen_osc_v3"],["localparam"]],["fb_tag_r",[[28,3],[28,36]],[[28,28],[28,36]],["bsg_clk_gen_osc_v3"],["variable","logic"]],["btc",[[29,3],[35,4]],[[32,5],[32,8]],["bsg_clk_gen_osc_v3"],["instance","bsg_tag_client_unsync"]],["trig_r",[[37,3],[37,15]],[[37,9],[37,15]],["bsg_clk_gen_osc_v3"],["variable","logic"]],["btc_trigger",[[38,3],[44,4]],[[41,5],[41,16]],["bsg_clk_gen_osc_v3"],["instance","bsg_tag_client_unsync"]],["ctrl_rrr",[[47,3],[47,36]],[[47,28],[47,36]],["bsg_clk_gen_osc_v3"],["variable","logic"]]],[["bsg_tag_pkg",["bsg_tag_s"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_clk_gen/bsg_clk_gen_osc.sv",[[[[[["bsg_clk_gen_osc",[[17,0],[26,5]],[[17,7],[17,22]],[],["module"]],[83,9]],[[["num_adgs_p",[[20,6],[20,28]],[[20,16],[20,26]],["bsg_clk_gen_osc"],["parameter-port","parameter"]],["async_reset_i",[[22,3],[22,22]],[[22,9],[22,22]],["bsg_clk_gen_osc"],["port","input"]],["bsg_tag_i",[[23,4],[23,29]],[[23,20],[23,29]],["bsg_clk_gen_osc"],["port","bsg_tag_s"]],["bsg_tag_trigger_i",[[24,4],[24,37]],[[24,20],[24,37]],["bsg_clk_gen_osc"],["port","bsg_tag_s"]],["clk_o",[[25,4],[25,22]],[[25,17],[25,22]],["bsg_clk_gen_osc"],["port","logic"]],["osc_base_delay_lp",[[31,3],[31,39]],[[31,14],[31,31]],["bsg_clk_gen_osc"],["localparam"]],["osc_granularity_lp",[[37,3],[37,39]],[[37,14],[37,32]],["bsg_clk_gen_osc"],["localparam"]],["fb_tag_r",[[42,3],[42,41]],[[42,33],[42,41]],["bsg_clk_gen_osc"],["variable","bsg_clk_gen_osc_tag_payload_s"]],["btc",[[43,3],[49,4]],[[46,5],[46,8]],["bsg_clk_gen_osc"],["instance","bsg_tag_client_unsync"]],["trig_r",[[51,3],[51,15]],[[51,9],[51,15]],["bsg_clk_gen_osc"],["variable","logic"]],["btc_trigger",[[52,3],[58,4]],[[55,5],[55,16]],["bsg_clk_gen_osc"],["instance","bsg_tag_client_unsync"]],["cdt",[[60,3],[60,32]],[[60,14],[60,17]],["bsg_clk_gen_osc"],["variable","wire"]],["fdt",[[61,3],[61,32]],[[61,14],[61,17]],["bsg_clk_gen_osc"],["variable","wire"]],["adg_ctrl",[[62,3],[62,48]],[[62,25],[62,33]],["bsg_clk_gen_osc"],["variable","wire"]],["ctrl_rrr",[[64,3],[64,36]],[[64,28],[64,36]],["bsg_clk_gen_osc"],["variable","logic"]]],[["bsg_tag_pkg",["bsg_tag_s"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_clk_gen/bsg_clk_gen_v3.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_clk_gen/bsg_clk_gen.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_clk_gen/bsg_dly_line.sv",[[[[[["bsg_dly_line",[[17,0],[27,5]],[[17,7],[17,19]],[],["module"]],[82,9]],[[["num_adgs_p",[[20,6],[20,28]],[[20,16],[20,26]],["bsg_dly_line"],["parameter-port","parameter"]],["async_reset_i",[[22,3],[22,22]],[[22,9],[22,22]],["bsg_dly_line"],["port","input"]],["bsg_tag_i",[[23,4],[23,29]],[[23,20],[23,29]],["bsg_dly_line"],["port","bsg_tag_s"]],["bsg_tag_trigger_i",[[24,4],[24,37]],[[24,20],[24,37]],["bsg_dly_line"],["port","bsg_tag_s"]],["clk_i",[[25,4],[25,15]],[[25,10],[25,15]],["bsg_dly_line"],["port","input"]],["clk_o",[[26,4],[26,22]],[[26,17],[26,22]],["bsg_dly_line"],["port","logic"]],["osc_base_delay_lp",[[32,3],[32,39]],[[32,14],[32,31]],["bsg_dly_line"],["localparam"]],["osc_granularity_lp",[[38,3],[38,39]],[[38,14],[38,32]],["bsg_dly_line"],["localparam"]],["fb_tag_r",[[43,3],[43,41]],[[43,33],[43,41]],["bsg_dly_line"],["variable","bsg_clk_gen_osc_tag_payload_s"]],["fb_we_r",[[44,3],[44,16]],[[44,9],[44,16]],["bsg_dly_line"],["variable","wire"]],["btc",[[49,3],[56,7]],[[51,22],[51,25]],["bsg_dly_line"],["instance","bsg_tag_client"]],["cdt",[[58,3],[58,32]],[[58,14],[58,17]],["bsg_dly_line"],["variable","wire"]],["fdt",[[59,3],[59,32]],[[59,14],[59,17]],["bsg_dly_line"],["variable","wire"]],["adg_ctrl",[[60,3],[60,48]],[[60,25],[60,33]],["bsg_dly_line"],["variable","wire"]],["ctrl_rrr",[[62,3],[62,36]],[[62,28],[62,36]],["bsg_dly_line"],["variable","logic"]]],[["bsg_tag_pkg",["bsg_tag_s"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_clk_gen/bsg_dram_clk_gen.sv",[[[[[["bsg_dram_clk_gen",[[76,0],[91,39]],[[76,7],[76,23]],[],["module"]],[175,0]],[[["num_lines_p",[[77,3],[77,35]],[[77,13],[77,24]],["bsg_dram_clk_gen"],["port","parameter"]],["downsample_width_p",[[78,3],[78,35]],[[78,13],[78,31]],["bsg_dram_clk_gen"],["port","parameter"]],["num_adgs_p",[[79,3],[79,35]],[[79,13],[79,23]],["bsg_dram_clk_gen"],["port","parameter"]],["version_p",[[80,3],[80,35]],[[80,13],[80,22]],["bsg_dram_clk_gen"],["port","parameter"]],["i",[[93,2],[93,10]],[[93,9],[93,10]],["bsg_dram_clk_gen"],["variable","genvar"]],["debug_level_lp",[[94,2],[94,32]],[[94,13],[94,27]],["bsg_dram_clk_gen"],["localparam"]],["clk_gen_osc_inst",[[115,2],[121,50]],[[117,2],[117,18]],["bsg_dram_clk_gen"],["instance","bsg_clk_gen_osc"]],["ds_tag_payload_r",[[126,2],[126,47]],[[126,31],[126,47]],["bsg_dram_clk_gen"],["variable","bsg_clk_gen_ds_tag_payload_s"]],["ds_tag_payload_new_r",[[128,2],[128,27]],[[128,7],[128,27]],["bsg_dram_clk_gen"],["variable","wire"]],["btc_ds",[[132,2],[139,45]],[[135,2],[135,8]],["bsg_dram_clk_gen"],["instance","bsg_tag_client"]],["clk_gen_ds_inst",[[152,2],[159,42]],[[155,2],[155,17]],["bsg_dram_clk_gen"],["instance","bsg_counter_clock_downsample"]],["dly_line_inst",[[163,6],[170,54]],[[165,6],[165,19]],["bsg_dram_clk_gen"],["instance","bsg_dly_line"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],[["bsg_tag_pkg",["bsg_tag_s"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_clk_gen/bsg_edge_balanced_mux4.sv",[[[[[["bsg_edge_balanced_mux4",[[11,0],[19,4]],[[11,7],[11,29]],[],["module"]],[33,0]],[[["A",[[12,3],[12,17]],[[12,16],[12,17]],["bsg_edge_balanced_mux4"],["port","input"]],["B",[[13,3],[13,17]],[[13,16],[13,17]],["bsg_edge_balanced_mux4"],["port","input"]],["C",[[14,3],[14,17]],[[14,16],[14,17]],["bsg_edge_balanced_mux4"],["port","input"]],["D",[[15,3],[15,17]],[[15,16],[15,17]],["bsg_edge_balanced_mux4"],["port","input"]],["S",[[16,3],[16,17]],[[16,16],[16,17]],["bsg_edge_balanced_mux4"],["port","input"]],["Y",[[18,3],[18,17]],[[18,16],[18,17]],["bsg_edge_balanced_mux4"],["port","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_clk_gen/bsg_nonsynth_clk_watcher.sv",[[[[[["bsg_nonsynth_clk_watcher",[[9,0],[10,16]],[[9,7],[9,31]],[],["module"]],[57,9]],[[["tolerance_p",[[9,34],[9,47]],[[9,34],[9,45]],["bsg_nonsynth_clk_watcher"],["parameter-port"]],["clk_i",[[10,3],[10,14]],[[10,9],[10,14]],["bsg_nonsynth_clk_watcher"],["port","input"]],["my_ticks_posedge",[[12,3],[12,50]],[[12,30],[12,46]],["bsg_nonsynth_clk_watcher"],["variable","longint"]],["my_ticks_negedge",[[13,3],[13,50]],[[13,30],[13,46]],["bsg_nonsynth_clk_watcher"],["variable","longint"]],["last_posedge",[[14,3],[14,47]],[[14,30],[14,42]],["bsg_nonsynth_clk_watcher"],["variable","longint"]],["last_negedge",[[15,3],[15,47]],[[15,30],[15,42]],["bsg_nonsynth_clk_watcher"],["variable","longint"]],["cycles_posedge",[[16,3],[16,49]],[[16,30],[16,44]],["bsg_nonsynth_clk_watcher"],["variable","longint"]],["cycles_negedge",[[17,3],[17,49]],[[17,30],[17,44]],["bsg_nonsynth_clk_watcher"],["variable","longint"]],["temp_time",[[18,3],[18,39]],[[18,30],[18,39]],["bsg_nonsynth_clk_watcher"],["variable","longint"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/bsg_assembler_in.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/bsg_assembler_out.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/bsg_comm_link.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_channel_control_master_master.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_channel_control_master.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_channel_control_slave.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_input.sv",[[[[[["bsg_source_sync_input",[[50,0],[89,5]],[[50,7],[50,28]],[],["module"]],[412,9]],[[["lg_fifo_depth_p",[[50,31],[50,58]],[[50,41],[50,56]],["bsg_source_sync_input"],["parameter-port","parameter"]],["lg_credit_to_token_decimation_p",[[51,33],[51,76]],[[51,43],[51,74]],["bsg_source_sync_input"],["parameter-port","parameter"]],["channel_width_p",[[52,33],[52,60]],[[52,43],[52,58]],["bsg_source_sync_input"],["parameter-port","parameter"]],["io_clk_i",[[56,4],[56,42]],[[56,34],[56,42]],["bsg_source_sync_input"],["port","input"]],["io_reset_i",[[57,6],[57,45]],[[57,35],[57,45]],["bsg_source_sync_input"],["port","input"]],["io_token_bypass_i",[[58,6],[58,52]],[[58,35],[58,52]],["bsg_source_sync_input"],["port","input"]],["io_data_i",[[59,6],[59,44]],[[59,35],[59,44]],["bsg_source_sync_input"],["port","input"]],["io_valid_i",[[60,6],[60,45]],[[60,35],[60,45]],["bsg_source_sync_input"],["port","input"]],["io_edge_i",[[61,6],[61,44]],[[61,35],[61,44]],["bsg_source_sync_input"],["port","input"]],["io_token_r_o",[[68,6],[68,47]],[[68,35],[68,47]],["bsg_source_sync_input"],["port","output"]],["io_snoop_pos_r_o",[[71,6],[71,51]],[[71,35],[71,51]],["bsg_source_sync_input"],["port","output"]],["io_snoop_neg_r_o",[[74,6],[74,51]],[[74,35],[74,51]],["bsg_source_sync_input"],["port","output"]],["io_trigger_mode_en_i",[[77,6],[77,55]],[[77,35],[77,55]],["bsg_source_sync_input"],["port","input"]],["io_trigger_mode_alt_en_i",[[78,6],[78,59]],[[78,35],[78,59]],["bsg_source_sync_input"],["port","input"]],["core_clk_i",[[81,6],[81,45]],[[81,35],[81,45]],["bsg_source_sync_input"],["port","input"]],["core_reset_i",[[82,6],[82,47]],[[82,35],[82,47]],["bsg_source_sync_input"],["port","input"]],["core_data_o",[[83,6],[83,46]],[[83,35],[83,46]],["bsg_source_sync_input"],["port","output"]],["core_valid_o",[[84,6],[84,47]],[[84,35],[84,47]],["bsg_source_sync_input"],["port","output"]],["core_yumi_i",[[85,6],[85,46]],[[85,35],[85,46]],["bsg_source_sync_input"],["port","input"]],["core_data_0",[[101,3],[101,44]],[[101,33],[101,44]],["bsg_source_sync_input"],["variable","logic"]],["core_data_1",[[101,3],[101,58]],[[101,47],[101,58]],["bsg_source_sync_input"],["variable","core_data_0"]],["io_data_0_r",[[101,3],[102,46]],[[102,35],[102,46]],["bsg_source_sync_input"],["variable","core_data_1"]],["io_data_1_r",[[101,3],[102,60]],[[102,49],[102,60]],["bsg_source_sync_input"],["variable","io_data_0_r"]],["core_valid_0",[[104,3],[104,45]],[[104,33],[104,45]],["bsg_source_sync_input"],["variable","logic"]],["core_valid_1",[[104,3],[104,59]],[[104,47],[104,59]],["bsg_source_sync_input"],["variable","core_valid_0"]],["io_valid_0_r",[[104,3],[105,47]],[[105,35],[105,47]],["bsg_source_sync_input"],["variable","core_valid_1"]],["io_valid_1_r",[[104,3],[105,61]],[[105,49],[105,61]],["bsg_source_sync_input"],["variable","io_valid_0_r"]],["io_valid_negedge_r",[[104,3],[106,53]],[[106,35],[106,53]],["bsg_source_sync_input"],["variable","io_valid_1_r"]],["io_data_negedge_r",[[108,3],[108,48]],[[108,31],[108,48]],["bsg_source_sync_input"],["variable","logic"]],["io_data_0_r_swizzle",[[142,3],[144,46]],[[142,33],[142,52]],["bsg_source_sync_input"],["variable","wire"]],["io_data_1_r_swizzle",[[146,3],[148,46]],[[146,33],[146,52]],["bsg_source_sync_input"],["variable","wire"]],["io_trigger_mode_0",[[150,3],[150,27]],[[150,10],[150,27]],["bsg_source_sync_input"],["variable","wire"]],["io_trigger_mode_1",[[150,3],[150,46]],[[150,29],[150,46]],["bsg_source_sync_input"],["variable","io_trigger_mode_0"]],["bssv",[[158,3],[162,5]],[[158,32],[158,36]],["bsg_source_sync_input"],["instance","bsg_sync_sync"]],["bssd",[[166,3],[170,5]],[[166,32],[166,36]],["bsg_source_sync_input"],["instance","bsg_sync_sync"]],["lg_io_trigger_words_lp",[[172,3],[172,41]],[[172,14],[172,36]],["bsg_source_sync_input"],["localparam"]],["io_trigger_line_r",[[173,3],[173,27]],[[173,10],[173,27]],["bsg_source_sync_input"],["variable","logic"]],["io_trigger_count_r",[[174,3],[174,58]],[[174,40],[174,58]],["bsg_source_sync_input"],["variable","logic"]],["io_trigger_line",[[176,3],[178,45]],[[176,8],[176,23]],["bsg_source_sync_input"],["variable","wire"]],["io_trigger_mode_active",[[180,3],[180,55]],[[180,8],[180,30]],["bsg_source_sync_input"],["variable","wire"]],["io_async_fifo_full",[[210,3],[210,28]],[[210,10],[210,28]],["bsg_source_sync_input"],["variable","wire"]],["io_async_fifo_enq",[[211,3],[213,46]],[[211,10],[211,27]],["bsg_source_sync_input"],["variable","wire"]],["core_actual_deque",[[224,3],[224,27]],[[224,10],[224,27]],["bsg_source_sync_input"],["variable","wire"]],["core_valid_o_tmp",[[225,3],[225,26]],[[225,10],[225,26]],["bsg_source_sync_input"],["variable","wire"]],["baf",[[228,3],[254,5]],[[232,22],[232,25]],["bsg_source_sync_input"],["instance","bsg_async_fifo"]],["core_sent_0_want_to_send_1_r",[[256,3],[256,38]],[[256,10],[256,38]],["bsg_source_sync_input"],["variable","logic"]],["core_data_o_pre_twofer",[[260,3],[263,43]],[[260,30],[260,52]],["bsg_source_sync_input"],["variable","wire"]],["core_valid_o_pre_twofer",[[265,3],[265,50]],[[265,8],[265,31]],["bsg_source_sync_input"],["variable","wire"]],["core_twofer_ready",[[267,3],[267,25]],[[267,8],[267,25]],["bsg_source_sync_input"],["variable","wire"]],["twofer",[[279,3],[291,7]],[[279,45],[279,51]],["bsg_source_sync_input"],["instance","bsg_two_fifo"]],["core_transfer_success",[[295,3],[295,68]],[[295,8],[295,29]],["bsg_source_sync_input"],["variable","wire"]],["core_credits_gray_r_iosync",[[330,3],[330,59]],[[330,33],[330,59]],["bsg_source_sync_input"],["variable","logic"]],["core_credits_binary_r_iosync",[[330,3],[331,63]],[[331,35],[331,63]],["bsg_source_sync_input"],["variable","core_credits_gray_r_iosync"]],["io_credits_sent_r",[[330,3],[332,52]],[[332,35],[332,52]],["bsg_source_sync_input"],["variable","core_credits_binary_r_iosync"]],["io_credits_sent_r_gray",[[330,3],[332,76]],[[332,54],[332,76]],["bsg_source_sync_input"],["variable","io_credits_sent_r"]],["io_credits_sent_r_p1",[[330,3],[333,55]],[[333,35],[333,55]],["bsg_source_sync_input"],["variable","io_credits_sent_r_gray"]],["io_credits_sent_r_p2",[[330,3],[333,77]],[[333,57],[333,77]],["bsg_source_sync_input"],["variable","io_credits_sent_r_p1"]],["bapg",[[335,3],[343,5]],[[335,55],[335,59]],["bsg_source_sync_input"],["instance","bsg_async_ptr_gray"]],["io_credits_sent_p1_r_gray",[[387,3],[387,58]],[[387,33],[387,58]],["bsg_source_sync_input"],["variable","logic"]],["bsg_bp1_2g",[[389,3],[392,7]],[[389,62],[389,72]],["bsg_source_sync_input"],["instance","bsg_binary_plus_one_to_gray"]],["empty_1",[[394,3],[394,75]],[[394,8],[394,15]],["bsg_source_sync_input"],["variable","wire"]],["empty_0",[[395,3],[395,72]],[[395,8],[395,15]],["bsg_source_sync_input"],["variable","wire"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/bsg_source_sync_output.sv",[[[[[["bsg_source_sync_output",[[22,0],[98,5]],[[22,7],[22,29]],[],["module"]],[365,9]],[[["lg_start_credits_p",[[24,7],[24,54]],[[24,19],[24,37]],["bsg_source_sync_output"],["parameter-port","parameter"]],["lg_credit_to_token_decimation_p",[[25,9],[25,54]],[[25,19],[25,50]],["bsg_source_sync_output"],["parameter-port","parameter"]],["channel_width_p",[[26,9],[26,54]],[[26,19],[26,34]],["bsg_source_sync_output"],["parameter-port","parameter"]],["inactive_pattern_p",[[52,9],[52,68]],[[52,19],[52,37]],["bsg_source_sync_output"],["parameter-port","parameter"]],["core_clk_i",[[56,4],[56,46]],[[56,36],[56,46]],["bsg_source_sync_output"],["port","input"]],["core_reset_i",[[57,6],[57,48]],[[57,36],[57,48]],["bsg_source_sync_output"],["port","input"]],["core_data_i",[[58,6],[58,47]],[[58,36],[58,47]],["bsg_source_sync_output"],["port","input"]],["core_valid_i",[[59,6],[59,48]],[[59,36],[59,48]],["bsg_source_sync_output"],["port","input"]],["core_ready_o",[[60,6],[60,48]],[[60,36],[60,48]],["bsg_source_sync_output"],["port","output"]],["io_master_clk_i",[[63,6],[63,51]],[[63,36],[63,51]],["bsg_source_sync_output"],["port","input"]],["io_reset_i",[[64,6],[64,46]],[[64,36],[64,46]],["bsg_source_sync_output"],["port","input"]],["io_clk_init_i",[[65,6],[65,49]],[[65,36],[65,49]],["bsg_source_sync_output"],["port","input"]],["io_override_en_i",[[67,6],[67,52]],[[67,36],[67,52]],["bsg_source_sync_output"],["port","input"]],["io_override_valid_data_i",[[70,6],[70,60]],[[70,36],[70,60]],["bsg_source_sync_output"],["port","input"]],["io_override_is_posedge_o",[[74,6],[74,60]],[[74,36],[74,60]],["bsg_source_sync_output"],["port","output"]],["io_clk_r_o",[[78,6],[78,52]],[[78,42],[78,52]],["bsg_source_sync_output"],["port","logic"]],["io_data_r_o",[[79,6],[79,53]],[[79,42],[79,53]],["bsg_source_sync_output"],["port","logic"]],["io_valid_r_o",[[80,6],[80,54]],[[80,42],[80,54]],["bsg_source_sync_output"],["port","logic"]],["io_infinite_credits_i",[[86,6],[86,63]],[[86,42],[86,63]],["bsg_source_sync_output"],["port","input"]],["token_clk_i",[[88,6],[88,47]],[[88,36],[88,47]],["bsg_source_sync_output"],["port","input"]],["token_reset_i",[[97,6],[97,49]],[[97,36],[97,49]],["bsg_source_sync_output"],["port","input"]],["core_twofer_valid",[[108,3],[108,25]],[[108,8],[108,25]],["bsg_source_sync_output"],["variable","wire"]],["core_twofer_yumi",[[108,3],[108,43]],[[108,27],[108,43]],["bsg_source_sync_output"],["variable","core_twofer_valid"]],["core_twofer_data",[[109,3],[109,46]],[[109,30],[109,46]],["bsg_source_sync_output"],["variable","wire"]],["twofer",[[111,3],[121,7]],[[111,45],[111,51]],["bsg_source_sync_output"],["instance","bsg_two_fifo"]],["io_data_avail",[[123,3],[123,49]],[[123,36],[123,49]],["bsg_source_sync_output"],["variable","logic"]],["io_data_n",[[131,3],[131,40]],[[131,31],[131,40]],["bsg_source_sync_output"],["variable","logic"]],["io_valid_n",[[132,3],[132,41]],[[132,31],[132,41]],["bsg_source_sync_output"],["variable","logic"]],["io_reset_r",[[135,3],[135,41]],[[135,31],[135,41]],["bsg_source_sync_output"],["variable","logic"]],["io_clk_n",[[154,3],[154,17]],[[154,9],[154,17]],["bsg_source_sync_output"],["variable","logic"]],["io_clk_r_pos",[[154,3],[154,31]],[[154,19],[154,31]],["bsg_source_sync_output"],["variable","io_clk_n"]],["core_fifo_full",[[206,3],[206,22]],[[206,8],[206,22]],["bsg_source_sync_output"],["variable","wire"]],["baf",[[241,3],[261,5]],[[243,22],[243,25]],["bsg_source_sync_output"],["instance","bsg_async_fifo"]],["token_alternator_r",[[273,3],[273,67]],[[273,49],[273,67]],["bsg_source_sync_output"],["variable","logic"]],["on_negedge_token",[[287,3],[287,78]],[[287,8],[287,24]],["bsg_source_sync_output"],["variable","wire"]],["io_negedge_credits_avail",[[289,3],[289,33]],[[289,9],[289,33]],["bsg_source_sync_output"],["variable","logic"]],["io_posedge_credits_avail",[[289,3],[289,59]],[[289,35],[289,59]],["bsg_source_sync_output"],["variable","io_negedge_credits_avail"]],["io_credit_avail",[[291,3],[293,34]],[[291,8],[291,23]],["bsg_source_sync_output"],["variable","wire"]],["io_negedge_credits_deque",[[298,3],[298,64]],[[298,8],[298,32]],["bsg_source_sync_output"],["variable","wire"]],["io_posedge_credits_deque",[[299,3],[299,65]],[[299,8],[299,32]],["bsg_source_sync_output"],["variable","wire"]],["pos_credit_ctr",[[320,3],[340,9]],[[328,9],[328,23]],["bsg_source_sync_output"],["instance","bsg_async_credit_counter"]],["neg_credit_ctr",[[342,3],[362,9]],[[350,9],[350,23]],["bsg_source_sync_output"],["instance","bsg_async_credit_counter"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_comm_link_master_calib_skip_rom.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_source_sync_channel_control_master_master.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/master_calib_skip/bsg_source_sync_channel_control_master.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/test_bsg_comm_link_checker.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_assembler/test_bsg_assembler.sv",[[[[[["test_assembler",[[17,0],[17,22]],[[17,7],[17,21]],[],["module"]],[529,0]],[[["core_0_half_period_lp",[[25,3],[25,61]],[[25,14],[25,35]],["test_assembler"],["localparam"]],["io_master_half_period_lp",[[26,3],[26,64]],[[26,14],[26,38]],["test_assembler"],["localparam"]],["core_1_half_period_lp",[[27,3],[27,61]],[[27,14],[27,35]],["test_assembler"],["localparam"]],["iterations_lp",[[29,3],[29,53]],[[29,14],[29,27]],["test_assembler"],["localparam"]],["channel_width_lp",[[32,3],[32,56]],[[32,14],[32,30]],["test_assembler"],["localparam"]],["num_channels_lp",[[33,3],[33,55]],[[33,14],[33,29]],["test_assembler"],["localparam"]],["ring_bytes_lp",[[36,3],[36,53]],[[36,14],[36,27]],["test_assembler"],["localparam"]],["lg_input_fifo_depth_lp",[[41,3],[41,41]],[[41,14],[41,36]],["test_assembler"],["localparam"]],["lg_credit_to_token_decimation_lp",[[46,3],[46,49]],[[46,14],[46,46]],["test_assembler"],["localparam"]],["core_0_clk",[[55,3],[55,19]],[[55,9],[55,19]],["test_assembler"],["variable","logic"]],["core_1_clk",[[55,3],[55,31]],[[55,21],[55,31]],["test_assembler"],["variable","core_0_clk"]],["io_master_clk",[[55,3],[55,46]],[[55,33],[55,46]],["test_assembler"],["variable","core_1_clk"]],["core_0_reset",[[72,3],[72,21]],[[72,9],[72,21]],["test_assembler"],["variable","logic"]],["core_1_reset",[[72,3],[72,35]],[[72,23],[72,35]],["test_assembler"],["variable","core_0_reset"]],["core_reset_cycles_hi_lp",[[74,3],[74,44]],[[74,14],[74,37]],["test_assembler"],["localparam"]],["core_reset_cycles_lo_lp",[[75,3],[75,43]],[[75,14],[75,37]],["test_assembler"],["localparam"]],["core_0_reset_sync",[[122,3],[122,25]],[[122,8],[122,25]],["test_assembler"],["variable","wire"]],["io_master_reset_sync",[[122,3],[122,47]],[[122,27],[122,47]],["test_assembler"],["variable","core_0_reset_sync"]],["token_reset_sync",[[122,3],[122,65]],[[122,49],[122,65]],["test_assembler"],["variable","io_master_reset_sync"]],["bss_core_reset",[[125,3],[129,7]],[[125,32],[125,46]],["test_assembler"],["instance","bsg_sync_sync"]],["bss_io_master_reset",[[132,3],[136,7]],[[132,32],[132,51]],["test_assembler"],["instance","bsg_sync_sync"]],["bss_token_reset",[[139,3],[143,7]],[[139,32],[139,47]],["test_assembler"],["instance","bsg_sync_sync"]],["core_0_data_r",[[145,3],[145,45]],[[145,32],[145,45]],["test_assembler"],["variable","logic"]],["core_0_valid_r",[[146,3],[146,23]],[[146,9],[146,23]],["test_assembler"],["variable","logic"]],["lg_wait_cycles_activate_lp",[[149,3],[149,45]],[[149,14],[149,40]],["test_assembler"],["localparam"]],["core_reset_ready",[[150,3],[150,25]],[[150,9],[150,25]],["test_assembler"],["variable","wire"]],["bwar",[[152,3],[156,7]],[[152,73],[152,77]],["test_assembler"],["instance","bsg_wait_after_reset"]],["core_0_assembler_ready",[[161,3],[161,31]],[[161,9],[161,31]],["test_assembler"],["variable","wire"]],["core_0_yumi",[[162,3],[162,62]],[[162,9],[162,20]],["test_assembler"],["variable","wire"]],["io_override_en",[[180,3],[180,23]],[[180,9],[180,23]],["test_assembler"],["variable","logic"]],["io_override_valid_data",[[181,3],[181,56]],[[181,34],[181,56]],["test_assembler"],["variable","logic"]],["io_master_reset_sync_r",[[182,3],[182,56]],[[182,34],[182,56]],["test_assembler"],["variable","logic"]],["io_reset_counter_r",[[183,3],[183,52]],[[183,34],[183,52]],["test_assembler"],["variable","logic"]],["top_active_channel",[[226,8],[227,59]],[[226,43],[226,61]],["test_assembler"],["variable","wire"]],["i",[[230,3],[230,11]],[[230,10],[230,11]],["test_assembler"],["variable","genvar"]],["core_0_send_data",[[232,3],[232,67]],[[232,31],[232,47]],["test_assembler"],["variable","wire"]],["lg_ring_bytes_lp",[[234,3],[234,55]],[[234,14],[234,30]],["test_assembler"],["localparam"]],["ring_bytes",[[236,3],[237,83]],[[236,39],[236,49]],["test_assembler"],["variable","wire"]],["my_id",[[442,10],[442,69]],[[442,38],[442,43]],["test_assembler"],["variable","wire"]],["channel_valids",[[255,3],[255,45]],[[255,31],[255,45]],["test_assembler"],["variable","wire"]],["channel_readys",[[256,3],[256,45]],[[256,31],[256,45]],["test_assembler"],["variable","wire"]],["channel_datas",[[257,3],[257,66]],[[257,31],[257,44]],["test_assembler"],["variable","wire"]],["bao",[[260,3],[277,5]],[[264,25],[264,28]],["test_assembler"],["instance","bsg_assembler_out"]],["io_clk_tline",[[284,3],[284,43]],[[284,31],[284,43]],["test_assembler"],["variable","wire"]],["io_valid_tline",[[284,3],[284,59]],[[284,45],[284,59]],["test_assembler"],["variable","io_clk_tline"]],["io_data_tline",[[285,3],[285,66]],[[285,31],[285,44]],["test_assembler"],["variable","wire"]],["token_clk_tline",[[286,3],[286,46]],[[286,31],[286,46]],["test_assembler"],["variable","wire"]],["bsso",[[292,8],[318,7]],[[296,16],[296,20]],["test_assembler"],["instance","bsg_source_sync_output"]],["lg_io_delay_reset_lp",[[333,3],[333,39]],[[333,14],[333,34]],["test_assembler"],["localparam"]],["io_1_reset_sync",[[335,3],[335,45]],[[335,30],[335,45]],["test_assembler"],["variable","wire"]],["core_1_reset_sync",[[336,3],[336,25]],[[336,8],[336,25]],["test_assembler"],["variable","wire"]],["bss_core_1_reset",[[338,3],[342,7]],[[338,32],[338,48]],["test_assembler"],["instance","bsg_sync_sync"]],["core_1_assembler_yumi",[[345,3],[345,52]],[[345,31],[345,52]],["test_assembler"],["variable","wire"]],["core_1_assembler_valid",[[346,3],[346,53]],[[346,31],[346,53]],["test_assembler"],["variable","wire"]],["core_1_assembler_data",[[347,3],[347,74]],[[347,31],[347,52]],["test_assembler"],["variable","wire"]],["core_1_valid",[[350,3],[350,43]],[[350,31],[350,43]],["test_assembler"],["variable","wire"]],["core_1_yumi",[[350,3],[350,56]],[[350,45],[350,56]],["test_assembler"],["variable","core_1_valid"]],["core_1_data",[[351,3],[351,56]],[[351,45],[351,56]],["test_assembler"],["variable","wire"]],["bss_io_1_reset",[[356,8],[360,14]],[[356,37],[356,51]],["test_assembler"],["instance","bsg_sync_sync"]],["bssi",[[362,8],[390,14]],[[366,14],[366,18]],["test_assembler"],["instance","bsg_source_sync_input"]],["bai",[[394,3],[411,5]],[[398,25],[398,28]],["test_assembler"],["instance","bsg_assembler_in"]],["cycle_counter_width_lp",[[416,3],[416,40]],[[416,14],[416,36]],["test_assembler"],["localparam"]],["core_0_ctr",[[418,3],[418,48]],[[418,38],[418,48]],["test_assembler"],["variable","logic"]],["bcc_core0",[[419,3],[420,56]],[[420,3],[420,12]],["test_assembler"],["instance","bsg_cycle_counter"]],["core_1_ctr",[[422,3],[422,48]],[[422,38],[422,48]],["test_assembler"],["variable","logic"]],["bcc_core1",[[423,3],[424,56]],[[424,3],[424,12]],["test_assembler"],["instance","bsg_cycle_counter"]],["io_ctr",[[426,3],[426,44]],[[426,38],[426,44]],["test_assembler"],["variable","logic"]],["bcc_io",[[427,3],[428,55]],[[428,3],[428,9]],["test_assembler"],["instance","bsg_cycle_counter"]],["core_1_last_n",[[432,3],[432,28]],[[432,15],[432,28]],["test_assembler"],["variable","logic"]],["core_1_last_r",[[432,3],[432,48]],[[432,30],[432,43]],["test_assembler"],["variable","core_1_last_n"]],["top_bits",[[433,3],[433,27]],[[433,15],[433,23]],["test_assembler"],["variable","logic"]],["core_1_check_data",[[437,3],[437,62]],[[437,45],[437,62]],["test_assembler"],["variable","wire"]],["core_1_words_received_r",[[463,3],[463,61]],[[463,38],[463,61]],["test_assembler"],["variable","logic"]],["verbose",[[471,3],[471,49]],[[471,38],[471,45]],["test_assembler"],["variable","integer"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv","/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_assembler_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_comm_link/test_bsg_comm_link.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_comm_link/tests/test_bsg_source_sync/test_bsg_source_sync.sv",[[[[[["test_bsg_source_sync_input",[[13,0],[13,34]],[[13,7],[13,33]],[],["module"]],[342,0]],[[["core_0_half_period_lp",[[20,3],[20,40]],[[20,14],[20,35]],["test_bsg_source_sync_input"],["localparam"]],["io_master_half_period_lp",[[21,3],[21,43]],[[21,14],[21,38]],["test_bsg_source_sync_input"],["localparam"]],["core_1_half_period_lp",[[22,3],[22,40]],[[22,14],[22,35]],["test_bsg_source_sync_input"],["localparam"]],["lg_input_fifo_depth_lp",[[27,3],[27,41]],[[27,14],[27,36]],["test_bsg_source_sync_input"],["localparam"]],["lg_credit_to_token_decimation_lp",[[32,3],[32,49]],[[32,14],[32,46]],["test_bsg_source_sync_input"],["localparam"]],["channel_width_lp",[[35,3],[35,33]],[[35,14],[35,30]],["test_bsg_source_sync_input"],["localparam"]],["core_0_clk",[[42,3],[42,19]],[[42,9],[42,19]],["test_bsg_source_sync_input"],["variable","logic"]],["core_1_clk",[[42,3],[42,31]],[[42,21],[42,31]],["test_bsg_source_sync_input"],["variable","core_0_clk"]],["io_master_clk",[[42,3],[42,46]],[[42,33],[42,46]],["test_bsg_source_sync_input"],["variable","core_1_clk"]],["core_0_reset",[[59,3],[59,21]],[[59,9],[59,21]],["test_bsg_source_sync_input"],["variable","logic"]],["core_1_reset",[[59,3],[59,35]],[[59,23],[59,35]],["test_bsg_source_sync_input"],["variable","core_0_reset"]],["core_reset_cycles_hi_lp",[[61,3],[61,44]],[[61,14],[61,37]],["test_bsg_source_sync_input"],["localparam"]],["core_reset_cycles_lo_lp",[[62,3],[62,43]],[[62,14],[62,37]],["test_bsg_source_sync_input"],["localparam"]],["core_0_reset_sync",[[104,3],[104,25]],[[104,8],[104,25]],["test_bsg_source_sync_input"],["variable","wire"]],["io_master_reset_sync",[[104,3],[104,47]],[[104,27],[104,47]],["test_bsg_source_sync_input"],["variable","core_0_reset_sync"]],["token_reset_sync",[[104,3],[104,65]],[[104,49],[104,65]],["test_bsg_source_sync_input"],["variable","io_master_reset_sync"]],["bss_core_reset",[[107,3],[111,7]],[[107,32],[107,46]],["test_bsg_source_sync_input"],["instance","bsg_sync_sync"]],["bss_io_master_reset",[[114,3],[118,7]],[[114,32],[114,51]],["test_bsg_source_sync_input"],["instance","bsg_sync_sync"]],["bss_token_reset",[[121,3],[125,7]],[[121,32],[121,47]],["test_bsg_source_sync_input"],["instance","bsg_sync_sync"]],["core_0_data_r",[[127,3],[127,45]],[[127,32],[127,45]],["test_bsg_source_sync_input"],["variable","logic"]],["core_0_valid_r",[[128,3],[128,23]],[[128,9],[128,23]],["test_bsg_source_sync_input"],["variable","logic"]],["lg_wait_cycles_activate_lp",[[131,3],[131,45]],[[131,14],[131,40]],["test_bsg_source_sync_input"],["localparam"]],["core_reset_ready",[[132,3],[132,25]],[[132,9],[132,25]],["test_bsg_source_sync_input"],["variable","wire"]],["bwar",[[134,3],[138,7]],[[134,73],[134,77]],["test_bsg_source_sync_input"],["instance","bsg_wait_after_reset"]],["core_0_yumi",[[142,3],[142,20]],[[142,9],[142,20]],["test_bsg_source_sync_input"],["variable","wire"]],["io_override_en",[[160,3],[160,23]],[[160,9],[160,23]],["test_bsg_source_sync_input"],["variable","logic"]],["io_override_valid_data",[[161,3],[161,56]],[[161,34],[161,56]],["test_bsg_source_sync_input"],["variable","logic"]],["io_master_reset_sync_r",[[162,3],[162,56]],[[162,34],[162,56]],["test_bsg_source_sync_input"],["variable","logic"]],["io_reset_counter_r",[[163,3],[163,52]],[[163,34],[163,52]],["test_bsg_source_sync_input"],["variable","logic"]],["io_clk_tline",[[201,3],[201,20]],[[201,8],[201,20]],["test_bsg_source_sync_input"],["variable","wire"]],["io_valid_tline",[[201,3],[201,36]],[[201,22],[201,36]],["test_bsg_source_sync_input"],["variable","io_clk_tline"]],["io_data_tline",[[202,3],[202,44]],[[202,31],[202,44]],["test_bsg_source_sync_input"],["variable","wire"]],["token_clk_tline",[[203,3],[203,23]],[[203,8],[203,23]],["test_bsg_source_sync_input"],["variable","wire"]],["bsso_o1",[[205,3],[229,7]],[[208,30],[208,37]],["test_bsg_source_sync_input"],["instance","bsg_source_sync_output"]],["lg_io_delay_reset_lp",[[237,3],[237,39]],[[237,14],[237,34]],["test_bsg_source_sync_input"],["localparam"]],["io_1_reset_sync",[[239,3],[239,23]],[[239,8],[239,23]],["test_bsg_source_sync_input"],["variable","wire"]],["core_1_reset_sync",[[239,3],[239,42]],[[239,25],[239,42]],["test_bsg_source_sync_input"],["variable","io_1_reset_sync"]],["bss_core_1_reset",[[241,3],[245,7]],[[241,32],[241,48]],["test_bsg_source_sync_input"],["instance","bsg_sync_sync"]],["bss_io_1_reset",[[248,3],[252,7]],[[248,32],[248,46]],["test_bsg_source_sync_input"],["instance","bsg_sync_sync"]],["core_1_yumi",[[254,3],[254,19]],[[254,8],[254,19]],["test_bsg_source_sync_input"],["variable","wire"]],["core_1_valid",[[255,3],[255,20]],[[255,8],[255,20]],["test_bsg_source_sync_input"],["variable","wire"]],["core_1_data",[[256,3],[256,42]],[[256,31],[256,42]],["test_bsg_source_sync_input"],["variable","wire"]],["bssi_i1",[[258,3],[285,7]],[[261,29],[261,36]],["test_bsg_source_sync_input"],["instance","bsg_source_sync_input"]],["cycle_counter_width_lp",[[290,3],[290,40]],[[290,14],[290,36]],["test_bsg_source_sync_input"],["localparam"]],["core_0_ctr",[[292,3],[292,48]],[[292,38],[292,48]],["test_bsg_source_sync_input"],["variable","logic"]],["bcc_core0",[[293,3],[293,110]],[[293,57],[293,66]],["test_bsg_source_sync_input"],["instance","bsg_cycle_counter"]],["core_1_ctr",[[295,3],[295,48]],[[295,38],[295,48]],["test_bsg_source_sync_input"],["variable","logic"]],["bcc_core1",[[296,3],[296,110]],[[296,57],[296,66]],["test_bsg_source_sync_input"],["instance","bsg_cycle_counter"]],["io_ctr",[[298,3],[298,44]],[[298,38],[298,44]],["test_bsg_source_sync_input"],["variable","logic"]],["bcc_io",[[299,3],[299,109]],[[299,57],[299,63]],["test_bsg_source_sync_input"],["instance","bsg_cycle_counter"]],["core_1_last_n",[[303,3],[303,28]],[[303,15],[303,28]],["test_bsg_source_sync_input"],["variable","logic"]],["core_1_last_r",[[303,3],[303,48]],[[303,30],[303,43]],["test_bsg_source_sync_input"],["variable","core_1_last_n"]],["top_bits",[[304,3],[304,27]],[[304,15],[304,23]],["test_bsg_source_sync_input"],["variable","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo_shared.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_1_to_n_tagged.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_8b10b_decode_comb.sv",[[[[[["bsg_8b10b_decode_comb",[[8,0],[18,2]],[[8,7],[8,28]],[],["module"]],[162,0]],[[["data_i",[[9,2],[9,27]],[[9,21],[9,27]],["bsg_8b10b_decode_comb"],["port","input"]],["rd_i",[[10,2],[10,25]],[[10,21],[10,25]],["bsg_8b10b_decode_comb"],["port","input"]],["data_o",[[12,2],[12,27]],[[12,21],[12,27]],["bsg_8b10b_decode_comb"],["port","logic"]],["k_o",[[13,2],[13,24]],[[13,21],[13,24]],["bsg_8b10b_decode_comb"],["port","logic"]],["rd_o",[[14,2],[14,25]],[[14,21],[14,25]],["bsg_8b10b_decode_comb"],["port","logic"]],["data_err_o",[[16,2],[16,31]],[[16,21],[16,31]],["bsg_8b10b_decode_comb"],["port","logic"]],["rd_err_o",[[17,2],[17,29]],[[17,21],[17,29]],["bsg_8b10b_decode_comb"],["port","logic"]],["A",[[20,2],[20,20]],[[20,7],[20,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["B",[[21,2],[21,20]],[[21,7],[21,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["C",[[22,2],[22,20]],[[22,7],[22,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["D",[[23,2],[23,20]],[[23,7],[23,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["E",[[24,2],[24,20]],[[24,7],[24,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["I",[[25,2],[25,20]],[[25,7],[25,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["F",[[26,2],[26,20]],[[26,7],[26,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["G",[[27,2],[27,20]],[[27,7],[27,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["H",[[28,2],[28,20]],[[28,7],[28,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["J",[[29,2],[29,20]],[[29,7],[29,8]],["bsg_8b10b_decode_comb"],["variable","wire"]],["AxorB",[[32,2],[32,22]],[[32,7],[32,12]],["bsg_8b10b_decode_comb"],["variable","wire"]],["AandB",[[33,2],[33,22]],[[33,7],[33,12]],["bsg_8b10b_decode_comb"],["variable","wire"]],["NAandNB",[[34,2],[34,24]],[[34,7],[34,14]],["bsg_8b10b_decode_comb"],["variable","wire"]],["CxorD",[[36,2],[36,22]],[[36,7],[36,12]],["bsg_8b10b_decode_comb"],["variable","wire"]],["CandD",[[37,2],[37,22]],[[37,7],[37,12]],["bsg_8b10b_decode_comb"],["variable","wire"]],["NCandND",[[38,2],[38,24]],[[38,7],[38,14]],["bsg_8b10b_decode_comb"],["variable","wire"]],["ExnorI",[[40,2],[40,25]],[[40,7],[40,13]],["bsg_8b10b_decode_comb"],["variable","wire"]],["EandI",[[41,2],[41,22]],[[41,7],[41,12]],["bsg_8b10b_decode_comb"],["variable","wire"]],["NEandNI",[[42,2],[42,24]],[[42,7],[42,14]],["bsg_8b10b_decode_comb"],["variable","wire"]],["FxorG",[[44,2],[44,22]],[[44,7],[44,12]],["bsg_8b10b_decode_comb"],["variable","wire"]],["FandG",[[45,2],[45,22]],[[45,7],[45,12]],["bsg_8b10b_decode_comb"],["variable","wire"]],["NFandNG",[[46,2],[46,24]],[[46,7],[46,14]],["bsg_8b10b_decode_comb"],["variable","wire"]],["HxorJ",[[48,2],[48,22]],[[48,7],[48,12]],["bsg_8b10b_decode_comb"],["variable","wire"]],["HandJ",[[49,2],[49,22]],[[49,7],[49,12]],["bsg_8b10b_decode_comb"],["variable","wire"]],["NHandNJ",[[50,2],[50,24]],[[50,7],[50,14]],["bsg_8b10b_decode_comb"],["variable","wire"]],["P22",[[53,2],[53,68]],[[53,7],[53,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["P13",[[54,2],[54,50]],[[54,7],[54,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["P31",[[55,2],[55,48]],[[55,7],[55,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N0",[[58,2],[58,34]],[[58,7],[58,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N1",[[59,2],[59,34]],[[59,7],[59,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N2",[[60,2],[60,34]],[[60,7],[60,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N3",[[61,2],[61,34]],[[61,7],[61,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N4",[[62,2],[62,29]],[[62,7],[62,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N5",[[63,2],[63,25]],[[63,7],[63,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N6",[[64,2],[64,27]],[[64,7],[64,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N7",[[65,2],[65,20]],[[65,7],[65,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N8",[[66,2],[66,20]],[[66,7],[66,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N9",[[67,2],[67,20]],[[67,7],[67,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N10",[[69,2],[69,26]],[[69,7],[69,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N11",[[70,2],[70,30]],[[70,7],[70,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N12",[[71,2],[71,31]],[[71,7],[71,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N13",[[72,2],[72,34]],[[72,7],[72,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M0",[[77,2],[77,19]],[[77,7],[77,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M1",[[78,2],[78,25]],[[78,7],[78,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M2",[[79,2],[79,25]],[[79,7],[79,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M3",[[80,2],[80,19]],[[80,7],[80,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M4",[[81,2],[81,25]],[[81,7],[81,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M5",[[82,2],[82,19]],[[82,7],[82,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M6",[[83,2],[83,19]],[[83,7],[83,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["T0",[[85,2],[85,24]],[[85,7],[85,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["T1",[[86,2],[86,24]],[[86,7],[86,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["T2",[[87,2],[87,24]],[[87,7],[87,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["T3",[[88,2],[88,24]],[[88,7],[88,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["T4",[[89,2],[89,24]],[[89,7],[89,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N14",[[98,2],[98,22]],[[98,7],[98,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N15",[[99,2],[99,22]],[[99,7],[99,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N16",[[100,2],[100,22]],[[100,7],[100,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N17",[[101,2],[101,25]],[[101,7],[101,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N18",[[102,2],[102,28]],[[102,7],[102,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N19",[[103,2],[103,25]],[[103,7],[103,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N20",[[104,2],[104,25]],[[104,7],[104,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["N21",[[105,2],[105,36]],[[105,7],[105,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M7",[[107,2],[107,28]],[[107,7],[107,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M8",[[108,2],[108,28]],[[108,7],[108,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M9",[[109,2],[109,28]],[[109,7],[109,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["M10",[[110,2],[110,28]],[[110,7],[110,10]],["bsg_8b10b_decode_comb"],["variable","wire"]],["T5",[[112,2],[112,19]],[[112,7],[112,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["T6",[[113,2],[113,19]],[[113,7],[113,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["T7",[[114,2],[114,20]],[[114,7],[114,9]],["bsg_8b10b_decode_comb"],["variable","wire"]],["rd6p",[[122,2],[122,47]],[[122,7],[122,11]],["bsg_8b10b_decode_comb"],["variable","wire"]],["rd6n",[[123,2],[123,49]],[[123,7],[123,11]],["bsg_8b10b_decode_comb"],["variable","wire"]],["rd4p",[[124,2],[124,49]],[[124,7],[124,11]],["bsg_8b10b_decode_comb"],["variable","wire"]],["rd4n",[[125,2],[125,51]],[[125,7],[125,11]],["bsg_8b10b_decode_comb"],["variable","wire"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_8b10b_encode_comb.sv",[[[[[["bsg_8b10b_encode_comb",[[8,0],[16,2]],[[8,7],[8,28]],[],["module"]],[103,0]],[[["data_i",[[9,2],[9,27]],[[9,21],[9,27]],["bsg_8b10b_encode_comb"],["port","input"]],["k_i",[[10,2],[10,24]],[[10,21],[10,24]],["bsg_8b10b_encode_comb"],["port","input"]],["rd_i",[[11,2],[11,25]],[[11,21],[11,25]],["bsg_8b10b_encode_comb"],["port","input"]],["data_o",[[13,2],[13,27]],[[13,21],[13,27]],["bsg_8b10b_encode_comb"],["port","logic"]],["rd_o",[[14,2],[14,25]],[[14,21],[14,25]],["bsg_8b10b_encode_comb"],["port","logic"]],["kerr_o",[[15,2],[15,27]],[[15,21],[15,27]],["bsg_8b10b_encode_comb"],["port","logic"]],["A",[[18,2],[18,20]],[[18,7],[18,8]],["bsg_8b10b_encode_comb"],["variable","wire"]],["B",[[19,2],[19,20]],[[19,7],[19,8]],["bsg_8b10b_encode_comb"],["variable","wire"]],["C",[[20,2],[20,20]],[[20,7],[20,8]],["bsg_8b10b_encode_comb"],["variable","wire"]],["D",[[21,2],[21,20]],[[21,7],[21,8]],["bsg_8b10b_encode_comb"],["variable","wire"]],["E",[[22,2],[22,20]],[[22,7],[22,8]],["bsg_8b10b_encode_comb"],["variable","wire"]],["F",[[23,2],[23,20]],[[23,7],[23,8]],["bsg_8b10b_encode_comb"],["variable","wire"]],["G",[[24,2],[24,20]],[[24,7],[24,8]],["bsg_8b10b_encode_comb"],["variable","wire"]],["H",[[25,2],[25,20]],[[25,7],[25,8]],["bsg_8b10b_encode_comb"],["variable","wire"]],["AxorB",[[28,2],[28,20]],[[28,7],[28,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["CxorD",[[29,2],[29,20]],[[29,7],[29,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["AandB",[[30,2],[30,20]],[[30,7],[30,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["CandD",[[31,2],[31,20]],[[31,7],[31,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["NAandNB",[[32,2],[32,24]],[[32,7],[32,14]],["bsg_8b10b_encode_comb"],["variable","wire"]],["NCandND",[[33,2],[33,24]],[[33,7],[33,14]],["bsg_8b10b_encode_comb"],["variable","wire"]],["L22",[[35,2],[35,68]],[[35,7],[35,10]],["bsg_8b10b_encode_comb"],["variable","wire"]],["L40",[[36,2],[36,26]],[[36,7],[36,10]],["bsg_8b10b_encode_comb"],["variable","wire"]],["L04",[[37,2],[37,30]],[[37,7],[37,10]],["bsg_8b10b_encode_comb"],["variable","wire"]],["L13",[[38,2],[38,50]],[[38,7],[38,10]],["bsg_8b10b_encode_comb"],["variable","wire"]],["L31",[[39,2],[39,46]],[[39,7],[39,10]],["bsg_8b10b_encode_comb"],["variable","wire"]],["FxorG",[[42,2],[42,20]],[[42,7],[42,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["FandG",[[43,2],[43,20]],[[43,7],[43,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["NFandNG",[[44,2],[44,24]],[[44,7],[44,14]],["bsg_8b10b_encode_comb"],["variable","wire"]],["NFandNGandNH",[[45,2],[45,34]],[[45,7],[45,19]],["bsg_8b10b_encode_comb"],["variable","wire"]],["FxorGandK",[[46,2],[46,30]],[[46,7],[46,16]],["bsg_8b10b_encode_comb"],["variable","wire"]],["FxorGandNH",[[47,2],[47,30]],[[47,7],[47,17]],["bsg_8b10b_encode_comb"],["variable","wire"]],["FandGandH",[[48,2],[48,28]],[[48,7],[48,16]],["bsg_8b10b_encode_comb"],["variable","wire"]],["S",[[50,2],[50,57]],[[50,7],[50,8]],["bsg_8b10b_encode_comb"],["variable","wire"]],["T0",[[53,2],[53,23]],[[53,7],[53,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["PDM1S6",[[55,2],[55,39]],[[55,7],[55,13]],["bsg_8b10b_encode_comb"],["variable","wire"]],["ND0S6",[[56,2],[56,21]],[[56,7],[56,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["PD0S6",[[57,2],[57,38]],[[57,7],[57,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["NDM1S6",[[58,2],[58,39]],[[58,7],[58,13]],["bsg_8b10b_encode_comb"],["variable","wire"]],["NDM1S4",[[59,2],[59,21]],[[59,7],[59,13]],["bsg_8b10b_encode_comb"],["variable","wire"]],["ND0S4",[[60,2],[60,22]],[[60,7],[60,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["PDM1S4",[[61,2],[61,35]],[[61,7],[61,13]],["bsg_8b10b_encode_comb"],["variable","wire"]],["PD0S4",[[62,2],[62,24]],[[62,7],[62,12]],["bsg_8b10b_encode_comb"],["variable","wire"]],["COMPLS6",[[65,2],[65,51]],[[65,7],[65,14]],["bsg_8b10b_encode_comb"],["variable","wire"]],["NDL6",[[66,2],[66,79]],[[66,7],[66,11]],["bsg_8b10b_encode_comb"],["variable","wire"]],["COMPLS4",[[67,2],[67,52]],[[67,7],[67,14]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N0",[[72,2],[72,13]],[[72,7],[72,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N1",[[73,2],[73,28]],[[73,7],[73,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N2",[[74,2],[74,26]],[[74,7],[74,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N3",[[75,2],[75,20]],[[75,7],[75,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N4",[[76,2],[76,34]],[[76,7],[76,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N5",[[77,2],[77,77]],[[77,7],[77,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["T1",[[87,2],[87,47]],[[87,7],[87,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N6",[[89,2],[89,22]],[[89,7],[89,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N7",[[90,2],[90,28]],[[90,7],[90,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N8",[[91,2],[91,13]],[[91,7],[91,9]],["bsg_8b10b_encode_comb"],["variable","wire"]],["N9",[[92,2],[92,27]],[[92,7],[92,9]],["bsg_8b10b_encode_comb"],["variable","wire"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_8b10b_shift_decoder.sv",[[[[[["bsg_8b10b_shift_decoder",[[2,0],[13,4]],[[2,7],[2,30]],[],["module"]],[113,0]],[[["clk_i",[[3,4],[3,17]],[[3,12],[3,17]],["bsg_8b10b_shift_decoder"],["port","input"]],["data_i",[[4,4],[4,18]],[[4,12],[4,18]],["bsg_8b10b_shift_decoder"],["port","input"]],["data_o",[[6,4],[6,29]],[[6,23],[6,29]],["bsg_8b10b_shift_decoder"],["port","logic"]],["k_o",[[7,4],[7,26]],[[7,23],[7,26]],["bsg_8b10b_shift_decoder"],["port","logic"]],["v_o",[[8,4],[8,26]],[[8,23],[8,26]],["bsg_8b10b_shift_decoder"],["port","logic"]],["v_err_o",[[11,4],[11,30]],[[11,23],[11,30]],["bsg_8b10b_shift_decoder"],["port","logic"]],["frame_align_o",[[12,4],[12,36]],[[12,23],[12,36]],["bsg_8b10b_shift_decoder"],["port","logic"]],["decode_rd_r",[[16,2],[16,25]],[[16,14],[16,25]],["bsg_8b10b_shift_decoder"],["variable","wire"]],["decode_rd_n",[[16,2],[16,38]],[[16,27],[16,38]],["bsg_8b10b_shift_decoder"],["variable","decode_rd_r"]],["decode_rd_lo",[[16,2],[16,52]],[[16,40],[16,52]],["bsg_8b10b_shift_decoder"],["variable","decode_rd_n"]],["decode_data_err_lo",[[17,2],[17,32]],[[17,14],[17,32]],["bsg_8b10b_shift_decoder"],["variable","wire"]],["decode_rd_err_lo",[[18,2],[18,30]],[[18,14],[18,30]],["bsg_8b10b_shift_decoder"],["variable","wire"]],["comma_code_rdn",[[21,2],[21,28]],[[21,14],[21,28]],["bsg_8b10b_shift_decoder"],["variable","wire"]],["comma_code_rdp",[[21,2],[21,44]],[[21,30],[21,44]],["bsg_8b10b_shift_decoder"],["variable","comma_code_rdn"]],["frame_recv",[[24,2],[24,24]],[[24,14],[24,24]],["bsg_8b10b_shift_decoder"],["variable","wire"]],["shift_reg_r",[[32,2],[32,25]],[[32,14],[32,25]],["bsg_8b10b_shift_decoder"],["variable","logic"]],["frame_counter",[[56,2],[63,7]],[[57,4],[57,17]],["bsg_8b10b_shift_decoder"],["instance","bsg_counter_overflow_en"]],["decode_rd_reg",[[76,2],[81,7]],[[77,4],[77,17]],["bsg_8b10b_shift_decoder"],["instance","bsg_dff"]],["decode_8b10b",[[83,2],[92,7]],[[84,4],[84,16]],["bsg_8b10b_shift_decoder"],["instance","bsg_8b10b_decode_comb"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_channel_narrow.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_channel_tunnel_in.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_channel_tunnel_out.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_channel_tunnel_wormhole.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_channel_tunnel.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_compare_and_swap.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_credit_to_token.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large_banked.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_narrowed.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_credit_on_input.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_bypass.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_reorder.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_shift_datapath.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_fifo_tracker.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_flatten_2D_array.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_flow_convert.sv",[[[[[["bsg_flow_convert",[[43,0],[64,6]],[[43,7],[43,23]],[],["module"]],[98,9]],[[["send_v_and_ready_p",[[44,4],[44,39]],[[44,14],[44,32]],["bsg_flow_convert"],["parameter-port","parameter"]],["send_v_then_yumi_p",[[45,6],[45,39]],[[45,16],[45,34]],["bsg_flow_convert"],["parameter-port","parameter"]],["send_ready_then_v_p",[[46,6],[46,39]],[[46,16],[46,35]],["bsg_flow_convert"],["parameter-port","parameter"]],["send_retry_then_v_p",[[47,6],[47,39]],[[47,16],[47,35]],["bsg_flow_convert"],["parameter-port","parameter"]],["send_v_and_retry_p",[[48,6],[48,39]],[[48,16],[48,34]],["bsg_flow_convert"],["parameter-port","parameter"]],["recv_v_and_ready_p",[[49,6],[49,39]],[[49,16],[49,34]],["bsg_flow_convert"],["parameter-port","parameter"]],["recv_v_then_yumi_p",[[50,6],[50,39]],[[50,16],[50,34]],["bsg_flow_convert"],["parameter-port","parameter"]],["recv_ready_then_v_p",[[51,6],[51,39]],[[51,16],[51,35]],["bsg_flow_convert"],["parameter-port","parameter"]],["recv_v_and_retry_p",[[53,6],[53,39]],[[53,16],[53,34]],["bsg_flow_convert"],["parameter-port","parameter"]],["recv_v_then_retry_p",[[55,6],[55,39]],[[55,16],[55,35]],["bsg_flow_convert"],["parameter-port","parameter"]],["width_p",[[56,6],[56,27]],[[56,16],[56,23]],["bsg_flow_convert"],["parameter-port","parameter"]],["v_i",[[59,4],[59,30]],[[59,27],[59,30]],["bsg_flow_convert"],["port","input"]],["fc_o",[[60,6],[60,31]],[[60,27],[60,31]],["bsg_flow_convert"],["port","output"]],["v_o",[[62,6],[62,30]],[[62,27],[62,30]],["bsg_flow_convert"],["port","output"]],["fc_i",[[63,6],[63,31]],[[63,27],[63,31]],["bsg_flow_convert"],["port","input"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_flow_counter.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_make_2D_array.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_one_fifo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out_dynamic.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out_passthrough.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_permute_box.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_ready_to_credit_flow_converter.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_relay_fifo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_round_robin_1_to_n.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_round_robin_fifo_to_fifo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_sbox.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_scatter_gather.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out_dynamic.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out_full.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out_passthrough.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_shift_reg.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_sort_4.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_sort_stable.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_two_buncher.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dataflow/bsg_two_fifo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dmc/bsg_dmc_clk_rst_gen.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dmc/bsg_dmc_controller.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dmc/bsg_dmc_dly_line_v3.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dmc/bsg_dmc_phy.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dmc/bsg_dmc_pkg.sv",[[[[[["bsg_dmc_pkg",[[1,0],[1,20]],[[1,8],[1,19]],[],["package"]],[106,10]],[[["bsg_dmc_s",[[4,2],[28,14]],[[28,4],[28,13]],["bsg_dmc_pkg"],["typedef","#AnonymousStructUnion2"]],["RP",[[31,5],[31,17]],[[31,5],[31,7]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum16"]],["WP",[[32,5],[32,17]],[[32,5],[32,7]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum16"]],["RD",[[33,5],[33,17]],[[33,5],[33,7]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum16"]],["WR",[[34,5],[34,17]],[[34,5],[34,7]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum16"]],["TEX",[[37,5],[37,18]],[[37,5],[37,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum16"]],["TWD",[[38,5],[38,18]],[[38,5],[38,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum16"]],["TWT",[[39,5],[39,18]],[[39,5],[39,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum16"]],["TNP",[[40,5],[40,18]],[[40,5],[40,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum16"]],["app_cmd_e",[[30,2],[41,14]],[[41,4],[41,13]],["bsg_dmc_pkg"],["typedef","#AnonymousEnum16"]],["LMR",[[44,5],[44,23]],[[44,5],[44,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum17"]],["REF",[[45,5],[45,23]],[[45,5],[45,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum17"]],["PRE",[[46,5],[46,23]],[[46,5],[46,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum17"]],["ACT",[[47,5],[47,23]],[[47,5],[47,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum17"]],["WRITE",[[48,5],[48,23]],[[48,5],[48,10]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum17"]],["READ",[[49,5],[49,23]],[[49,5],[49,9]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum17"]],["BST",[[50,5],[50,23]],[[50,5],[50,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum17"]],["NOP",[[51,5],[51,23]],[[51,5],[51,8]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum17"]],["DESELECT",[[52,5],[52,23]],[[52,5],[52,13]],["bsg_dmc_pkg"],["enum_member","#AnonymousEnum17"]],["dfi_cmd_e",[[43,2],[53,14]],[[53,4],[53,13]],["bsg_dmc_pkg"],["typedef","#AnonymousEnum17"]],["dfi_cmd_sfifo_entry_s",[[55,2],[60,26]],[[60,4],[60,25]],["bsg_dmc_pkg"],["typedef","#AnonymousStructUnion3"]],["bsg_dmc_tag_client_width_gp",[[62,2],[62,45]],[[62,13],[62,40]],["bsg_dmc_pkg"],["localparam"]],["bsg_dmc_dly_tag_lines_s",[[64,2],[69,28]],[[69,4],[69,27]],["bsg_dmc_pkg"],["typedef","#AnonymousStructUnion4"]],["tag_dmc_dly_local_els_gp",[[70,2],[70,88]],[[70,13],[70,37]],["bsg_dmc_pkg"],["localparam"]],["bsg_dmc_cfg_tag_lines_s",[[72,2],[86,28]],[[86,4],[86,27]],["bsg_dmc_pkg"],["typedef","#AnonymousStructUnion5"]],["tag_dmc_cfg_local_els_gp",[[87,2],[87,88]],[[87,13],[87,37]],["bsg_dmc_pkg"],["localparam"]],["bsg_dmc_sys_tag_lines_s",[[89,2],[93,28]],[[93,4],[93,27]],["bsg_dmc_pkg"],["typedef","#AnonymousStructUnion6"]],["tag_dmc_sys_local_els_gp",[[94,2],[94,88]],[[94,13],[94,37]],["bsg_dmc_pkg"],["localparam"]],["bsg_dmc_osc_tag_lines_s",[[97,2],[103,28]],[[103,4],[103,27]],["bsg_dmc_pkg"],["typedef","#AnonymousStructUnion7"]],["tag_dmc_osc_local_els_gp",[[104,2],[104,88]],[[104,13],[104,37]],["bsg_dmc_pkg"],["localparam"]]],[["bsg_tag_pkg",["*"]]],[[[["#AnonymousStructUnion2",[[4,10],[28,3]],[[4,10],[4,16]],["bsg_dmc_pkg"],["struct"]],[28,2]],[[["trefi",[[5,4],[5,22]],[[5,17],[5,22]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["tmrd",[[6,4],[6,21]],[[6,17],[6,21]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["trfc",[[7,4],[7,21]],[[7,17],[7,21]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["trc",[[8,4],[8,20]],[[8,17],[8,20]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["trp",[[9,4],[9,20]],[[9,17],[9,20]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["tras",[[10,4],[10,21]],[[10,17],[10,21]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["trrd",[[11,4],[11,21]],[[11,17],[11,21]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["trcd",[[12,4],[12,21]],[[12,17],[12,21]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["twr",[[13,4],[13,20]],[[13,17],[13,20]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["twtr",[[14,4],[14,21]],[[14,17],[14,21]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["trtp",[[15,4],[15,21]],[[15,17],[15,21]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["tcas",[[16,4],[16,21]],[[16,17],[16,21]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["col_width",[[17,4],[17,26]],[[17,17],[17,26]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["row_width",[[18,4],[18,26]],[[18,17],[18,26]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["bank_width",[[19,4],[19,27]],[[19,17],[19,27]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["bank_pos",[[20,4],[20,25]],[[20,17],[20,25]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["dqs_sel_cal",[[21,4],[21,28]],[[21,17],[21,28]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["init_cycles",[[22,4],[22,28]],[[22,17],[22,28]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["tcalr",[[23,4],[23,22]],[[23,17],[23,22]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["init_calib_reads",[[26,4],[26,33]],[[26,17],[26,33]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["calib_num_reads",[[27,4],[27,32]],[[27,17],[27,32]],["bsg_dmc_pkg","#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",[[55,10],[60,3]],[[55,10],[55,16]],["bsg_dmc_pkg"],["struct"]],[60,2]],[[["cmd",[[56,4],[56,17]],[[56,14],[56,17]],["bsg_dmc_pkg","#AnonymousStructUnion3"],["struct_union_member"]],["rsv_19",[[57,4],[57,16]],[[57,10],[57,16]],["bsg_dmc_pkg","#AnonymousStructUnion3"],["struct_union_member"]],["ba",[[58,4],[58,18]],[[58,16],[58,18]],["bsg_dmc_pkg","#AnonymousStructUnion3"],["struct_union_member"]],["addr",[[59,4],[59,21]],[[59,17],[59,21]],["bsg_dmc_pkg","#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",[[64,10],[69,3]],[[64,10],[64,16]],["bsg_dmc_pkg"],["struct"]],[69,2]],[[["ds",[[65,4],[65,24]],[[65,22],[65,24]],["bsg_dmc_pkg","#AnonymousStructUnion4"],["struct_union_member"]],["dly_trigger",[[66,4],[66,33]],[[66,22],[66,33]],["bsg_dmc_pkg","#AnonymousStructUnion4"],["struct_union_member"]],["dly",[[67,4],[67,25]],[[67,22],[67,25]],["bsg_dmc_pkg","#AnonymousStructUnion4"],["struct_union_member"]],["async_reset",[[68,4],[68,33]],[[68,22],[68,33]],["bsg_dmc_pkg","#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",[[72,10],[86,3]],[[72,10],[72,16]],["bsg_dmc_pkg"],["struct"]],[86,2]],[[["calib_num_reads",[[73,4],[73,29]],[[73,14],[73,29]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["init_calib_reads",[[74,4],[74,36]],[[74,20],[74,36]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["tcalr",[[75,4],[75,25]],[[75,20],[75,25]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["init_cycles",[[76,4],[76,31]],[[76,20],[76,31]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["bank_pos_bank_width",[[77,4],[77,33]],[[77,14],[77,33]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["row_width_col_width",[[78,4],[78,33]],[[78,14],[78,33]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["dqs_sel_cal_tcas",[[79,4],[79,30]],[[79,14],[79,30]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["trtp_twtr",[[80,4],[80,23]],[[80,14],[80,23]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["twr_trcd",[[81,4],[81,22]],[[81,14],[81,22]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["trrd_tras",[[82,4],[82,23]],[[82,14],[82,23]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["trp_trc",[[83,4],[83,21]],[[83,14],[83,21]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["trfc_tmrd",[[84,4],[84,23]],[[84,14],[84,23]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["trefi",[[85,4],[85,25]],[[85,20],[85,25]],["bsg_dmc_pkg","#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["#AnonymousStructUnion6",[[89,10],[93,3]],[[89,10],[89,16]],["bsg_dmc_pkg"],["struct"]],[93,2]],[[["test_mode",[[90,4],[90,23]],[[90,14],[90,23]],["bsg_dmc_pkg","#AnonymousStructUnion6"],["struct_union_member"]],["stall_transactions",[[91,4],[91,32]],[[91,14],[91,32]],["bsg_dmc_pkg","#AnonymousStructUnion6"],["struct_union_member"]],["async_reset",[[92,4],[92,25]],[[92,14],[92,25]],["bsg_dmc_pkg","#AnonymousStructUnion6"],["struct_union_member"]]]]],[[["#AnonymousStructUnion7",[[97,10],[103,3]],[[97,10],[97,16]],["bsg_dmc_pkg"],["struct"]],[103,2]],[[["sel",[[98,4],[98,17]],[[98,14],[98,17]],["bsg_dmc_pkg","#AnonymousStructUnion7"],["struct_union_member"]],["ds",[[99,4],[99,16]],[[99,14],[99,16]],["bsg_dmc_pkg","#AnonymousStructUnion7"],["struct_union_member"]],["osc_trigger",[[100,4],[100,25]],[[100,14],[100,25]],["bsg_dmc_pkg","#AnonymousStructUnion7"],["struct_union_member"]],["osc",[[101,4],[101,17]],[[101,14],[101,17]],["bsg_dmc_pkg","#AnonymousStructUnion7"],["struct_union_member"]],["async_reset",[[102,4],[102,25]],[[102,14],[102,25]],["bsg_dmc_pkg","#AnonymousStructUnion7"],["struct_union_member"]]]]]]]]]],["bsg_tag_pkg"],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dmc/bsg_dmc_sys_cfg_gen.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dmc/bsg_dmc_xilinx_ui_trace_replay.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_dmc/bsg_dmc.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_fpu/bsg_fpu_add_sub.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_fpu/bsg_fpu_classify.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_fpu/bsg_fpu_clz.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_fpu/bsg_fpu_cmp.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_fpu/bsg_fpu_f2i.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_fpu/bsg_fpu_i2f.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_fpu/bsg_fpu_mul.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_fpu/bsg_fpu_preprocess.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_fpu/bsg_fpu_sticky.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_ddr_downstream.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_ddr_upstream.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_iddr_phy.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_isdr_phy.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_oddr_phy.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_osdr_phy_phase_align.sv",[[[[[["bsg_link_osdr_phy_phase_align",[[39,0],[44,4]],[[39,7],[39,36]],[],["module"]],[64,9]],[[["clk_i",[[41,3],[41,15]],[[41,10],[41,15]],["bsg_link_osdr_phy_phase_align"],["port","input"]],["reset_i",[[42,3],[42,17]],[[42,10],[42,17]],["bsg_link_osdr_phy_phase_align"],["port","input"]],["clk_o",[[43,3],[43,15]],[[43,10],[43,15]],["bsg_link_osdr_phy_phase_align"],["port","output"]],["clk_r_p",[[46,2],[46,15]],[[46,8],[46,15]],["bsg_link_osdr_phy_phase_align"],["variable","logic"]],["clk_r_n",[[46,2],[46,24]],[[46,17],[46,24]],["bsg_link_osdr_phy_phase_align"],["variable","clk_r_p"]],["clk_xor",[[48,2],[49,42]],[[48,25],[48,32]],["bsg_link_osdr_phy_phase_align"],["instance","bsg_xor"]],["clk_ff_p",[[51,2],[52,70]],[[51,47],[51,55]],["bsg_link_osdr_phy_phase_align"],["instance","bsg_dff_reset"]],["clk_ff_n",[[54,2],[55,71]],[[54,47],[54,55]],["bsg_link_osdr_phy_phase_align"],["instance","bsg_dff_reset"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_osdr_phy.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_pkg.sv",[[[[[["bsg_link_pkg",[[12,0],[12,21]],[[12,8],[12,20]],[],["package"]],[38,0]],[[["bsg_link_sdr_w_disable_tag_lines_s",[[16,2],[23,40]],[[23,5],[23,39]],["bsg_link_pkg"],["typedef","#AnonymousStructUnion8"]],["bsg_link_sdr_w_disable_tag_local_els_gp",[[24,2],[25,62]],[[24,13],[24,52]],["bsg_link_pkg"],["localparam"]],["bsg_link_sdr_tag_lines_s",[[27,2],[33,30]],[[33,5],[33,29]],["bsg_link_pkg"],["typedef","#AnonymousStructUnion9"]],["bsg_link_sdr_tag_local_els_gp",[[34,2],[35,52]],[[34,13],[34,42]],["bsg_link_pkg"],["localparam"]]],[["bsg_tag_pkg",["*"]]],[[[["#AnonymousStructUnion8",[[16,10],[23,3]],[[16,10],[16,16]],["bsg_link_pkg"],["struct"]],[23,2]],[[["sdr_disable",[[18,4],[18,25]],[[18,14],[18,25]],["bsg_link_pkg","#AnonymousStructUnion8"],["struct_union_member"]],["uplink_reset",[[19,4],[19,26]],[[19,14],[19,26]],["bsg_link_pkg","#AnonymousStructUnion8"],["struct_union_member"]],["downlink_reset",[[20,4],[20,28]],[[20,14],[20,28]],["bsg_link_pkg","#AnonymousStructUnion8"],["struct_union_member"]],["downstream_reset",[[21,4],[21,30]],[[21,14],[21,30]],["bsg_link_pkg","#AnonymousStructUnion8"],["struct_union_member"]],["token_reset",[[22,4],[22,25]],[[22,14],[22,25]],["bsg_link_pkg","#AnonymousStructUnion8"],["struct_union_member"]]]]],[[["#AnonymousStructUnion9",[[27,10],[33,3]],[[27,10],[27,16]],["bsg_link_pkg"],["struct"]],[33,2]],[[["uplink_reset",[[29,4],[29,26]],[[29,14],[29,26]],["bsg_link_pkg","#AnonymousStructUnion9"],["struct_union_member"]],["downlink_reset",[[30,4],[30,28]],[[30,14],[30,28]],["bsg_link_pkg","#AnonymousStructUnion9"],["struct_union_member"]],["downstream_reset",[[31,4],[31,30]],[[31,14],[31,30]],["bsg_link_pkg","#AnonymousStructUnion9"],["struct_union_member"]],["token_reset",[[32,4],[32,25]],[[32,14],[32,25]],["bsg_link_pkg","#AnonymousStructUnion9"],["struct_union_member"]]]]]]]]]],["bsg_tag_pkg"],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_sdr_downstream.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_sdr_upstream.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_sdr.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_source_sync_downstream.sv",[[[[[["bsg_link_source_sync_downstream",[[43,0],[70,4]],[[43,7],[43,38]],[],["module"]],[216,9]],[[["channel_width_p",[[45,3],[45,49]],[[45,13],[45,28]],["bsg_link_source_sync_downstream"],["parameter-port","parameter"]],["lg_fifo_depth_p",[[46,3],[46,48]],[[46,13],[46,28]],["bsg_link_source_sync_downstream"],["parameter-port","parameter"]],["lg_credit_to_token_decimation_p",[[47,3],[47,48]],[[47,13],[47,44]],["bsg_link_source_sync_downstream"],["parameter-port","parameter"]],["bypass_twofer_fifo_p",[[50,3],[50,48]],[[50,13],[50,33]],["bsg_link_source_sync_downstream"],["parameter-port","parameter"]],["use_hardened_fifo_p",[[51,3],[51,48]],[[51,13],[51,32]],["bsg_link_source_sync_downstream"],["parameter-port","parameter"]],["core_clk_i",[[55,3],[55,42]],[[55,32],[55,42]],["bsg_link_source_sync_downstream"],["port","input"]],["core_link_reset_i",[[56,3],[56,49]],[[56,32],[56,49]],["bsg_link_source_sync_downstream"],["port","input"]],["io_link_reset_i",[[57,3],[57,47]],[[57,32],[57,47]],["bsg_link_source_sync_downstream"],["port","input"]],["io_clk_i",[[61,3],[61,40]],[[61,32],[61,40]],["bsg_link_source_sync_downstream"],["port","input"]],["io_data_i",[[62,3],[62,41]],[[62,32],[62,41]],["bsg_link_source_sync_downstream"],["port","input"]],["io_valid_i",[[63,3],[63,42]],[[63,32],[63,42]],["bsg_link_source_sync_downstream"],["port","input"]],["core_token_r_o",[[64,3],[64,46]],[[64,32],[64,46]],["bsg_link_source_sync_downstream"],["port","output"]],["core_data_o",[[67,3],[67,43]],[[67,32],[67,43]],["bsg_link_source_sync_downstream"],["port","output"]],["core_valid_o",[[68,3],[68,44]],[[68,32],[68,44]],["bsg_link_source_sync_downstream"],["port","output"]],["core_yumi_i",[[69,3],[69,43]],[[69,32],[69,43]],["bsg_link_source_sync_downstream"],["port","input"]],["io_async_fifo_full",[[82,3],[82,27]],[[82,9],[82,27]],["bsg_link_source_sync_downstream"],["variable","wire"]],["io_async_fifo_enq",[[82,3],[82,46]],[[82,29],[82,46]],["bsg_link_source_sync_downstream"],["variable","io_async_fifo_full"]],["io_fifo_valid_lo",[[83,3],[83,25]],[[83,9],[83,25]],["bsg_link_source_sync_downstream"],["variable","logic"]],["io_fifo_ready_lo",[[83,3],[83,43]],[[83,27],[83,43]],["bsg_link_source_sync_downstream"],["variable","io_fifo_valid_lo"]],["io_async_fifo_data",[[84,3],[84,49]],[[84,31],[84,49]],["bsg_link_source_sync_downstream"],["variable","logic"]],["fifo",[[103,4],[116,5]],[[107,6],[107,10]],["bsg_link_source_sync_downstream"],["instance","bsg_fifo_1r1w_small"]],["core_async_fifo_deque",[[119,3],[119,30]],[[119,9],[119,30]],["bsg_link_source_sync_downstream"],["variable","wire"]],["core_async_fifo_valid_lo",[[119,3],[119,56]],[[119,32],[119,56]],["bsg_link_source_sync_downstream"],["variable","core_async_fifo_deque"]],["core_async_fifo_data_lo",[[120,3],[120,54]],[[120,31],[120,54]],["bsg_link_source_sync_downstream"],["variable","logic"]],["baf",[[122,2],[138,40]],[[125,4],[125,7]],["bsg_link_source_sync_downstream"],["instance","bsg_async_fifo"]],["core_async_fifo_ready_li",[[144,3],[144,32]],[[144,8],[144,32]],["bsg_link_source_sync_downstream"],["variable","wire"]],["twofer",[[155,2],[169,3]],[[157,4],[157,10]],["bsg_link_source_sync_downstream"],["instance","bsg_two_fifo"]],["core_credits_sent_r",[[191,2],[191,67]],[[191,48],[191,67]],["bsg_link_source_sync_downstream"],["variable","logic"]],["token_counter",[[203,2],[214,3]],[[208,2],[208,15]],["bsg_link_source_sync_downstream"],["instance","bsg_counter_clear_up"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_source_sync_upstream_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_link/bsg_link_source_sync_upstream.sv",[[[[[["bsg_link_source_sync_upstream",[[36,0],[84,5]],[[36,7],[36,36]],[],["module"]],[309,8]],[[["channel_width_p",[[38,9],[38,55]],[[38,19],[38,34]],["bsg_link_source_sync_upstream"],["parameter-port","parameter"]],["lg_fifo_depth_p",[[39,9],[39,54]],[[39,19],[39,34]],["bsg_link_source_sync_upstream"],["parameter-port","parameter"]],["lg_credit_to_token_decimation_p",[[40,9],[40,54]],[[40,19],[40,50]],["bsg_link_source_sync_upstream"],["parameter-port","parameter"]],["bypass_twofer_fifo_p",[[41,9],[41,54]],[[41,19],[41,39]],["bsg_link_source_sync_upstream"],["parameter-port","parameter"]],["inactive_pattern_p",[[64,9],[64,68]],[[64,19],[64,37]],["bsg_link_source_sync_upstream"],["parameter-port","parameter"]],["core_clk_i",[[68,6],[68,46]],[[68,36],[68,46]],["bsg_link_source_sync_upstream"],["port","input"]],["core_link_reset_i",[[69,6],[69,53]],[[69,36],[69,53]],["bsg_link_source_sync_upstream"],["port","input"]],["io_clk_i",[[70,6],[70,44]],[[70,36],[70,44]],["bsg_link_source_sync_upstream"],["port","input"]],["io_link_reset_i",[[71,6],[71,51]],[[71,36],[71,51]],["bsg_link_source_sync_upstream"],["port","input"]],["async_token_reset_i",[[72,6],[72,55]],[[72,36],[72,55]],["bsg_link_source_sync_upstream"],["port","input"]],["core_data_i",[[75,6],[75,47]],[[75,36],[75,47]],["bsg_link_source_sync_upstream"],["port","input"]],["core_valid_i",[[76,6],[76,48]],[[76,36],[76,48]],["bsg_link_source_sync_upstream"],["port","input"]],["core_ready_o",[[77,6],[77,48]],[[77,36],[77,48]],["bsg_link_source_sync_upstream"],["port","output"]],["io_data_o",[[80,6],[80,51]],[[80,42],[80,51]],["bsg_link_source_sync_upstream"],["port","logic"]],["io_valid_o",[[81,6],[81,52]],[[81,42],[81,52]],["bsg_link_source_sync_upstream"],["port","logic"]],["io_ready_i",[[82,6],[82,52]],[[82,42],[82,52]],["bsg_link_source_sync_upstream"],["port","input"]],["token_clk_i",[[83,6],[83,53]],[[83,42],[83,53]],["bsg_link_source_sync_upstream"],["port","input"]],["core_fifo_valid",[[87,2],[87,23]],[[87,8],[87,23]],["bsg_link_source_sync_upstream"],["variable","logic"]],["core_fifo_yumi",[[87,2],[87,39]],[[87,25],[87,39]],["bsg_link_source_sync_upstream"],["variable","core_fifo_valid"]],["core_fifo_data",[[88,2],[88,44]],[[88,30],[88,44]],["bsg_link_source_sync_upstream"],["variable","logic"]],["core_async_fifo_full",[[90,2],[90,28]],[[90,8],[90,28]],["bsg_link_source_sync_upstream"],["variable","logic"]],["fifo",[[103,4],[114,5]],[[105,6],[105,10]],["bsg_link_source_sync_upstream"],["instance","bsg_two_fifo"]],["io_async_fifo_valid",[[124,2],[124,27]],[[124,8],[124,27]],["bsg_link_source_sync_upstream"],["variable","logic"]],["io_async_fifo_yumi",[[124,2],[124,47]],[[124,29],[124,47]],["bsg_link_source_sync_upstream"],["variable","io_async_fifo_valid"]],["io_async_fifo_data",[[125,2],[125,48]],[[125,30],[125,48]],["bsg_link_source_sync_upstream"],["variable","logic"]],["async_fifo",[[159,2],[176,3]],[[162,4],[162,14]],["bsg_link_source_sync_upstream"],["instance","bsg_async_fifo"]],["io_valid_n",[[184,3],[184,19]],[[184,9],[184,19]],["bsg_link_source_sync_upstream"],["variable","logic"]],["io_token_alternator_r",[[209,3],[209,70]],[[209,49],[209,70]],["bsg_link_source_sync_upstream"],["variable","logic"]],["token_alt",[[212,3],[223,4]],[[217,3],[217,12]],["bsg_link_source_sync_upstream"],["instance","bsg_counter_clear_up"]],["io_on_negedge_token",[[227,3],[227,84]],[[227,8],[227,27]],["bsg_link_source_sync_upstream"],["variable","wire"]],["io_negedge_credits_avail",[[229,3],[229,33]],[[229,9],[229,33]],["bsg_link_source_sync_upstream"],["variable","logic"]],["io_posedge_credits_avail",[[229,3],[229,59]],[[229,35],[229,59]],["bsg_link_source_sync_upstream"],["variable","io_negedge_credits_avail"]],["io_credit_avail",[[231,3],[233,34]],[[231,8],[231,23]],["bsg_link_source_sync_upstream"],["variable","wire"]],["io_negedge_credits_deque",[[240,3],[240,75]],[[240,8],[240,32]],["bsg_link_source_sync_upstream"],["variable","wire"]],["io_posedge_credits_deque",[[241,3],[241,76]],[[241,8],[241,32]],["bsg_link_source_sync_upstream"],["variable","wire"]],["pos_credit_ctr",[[262,3],[283,9]],[[271,9],[271,23]],["bsg_link_source_sync_upstream"],["instance","bsg_async_credit_counter"]],["neg_credit_ctr",[[285,3],[306,9]],[[294,9],[294,23]],["bsg_link_source_sync_upstream"],["instance","bsg_async_credit_counter"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_math/bsg_hypotenuse/bsg_hypotenuse.sv",[[[[[["cordic_stage",[[17,0],[25,6]],[[17,7],[17,19]],[],["module"]],[34,0]],[[["stage_p",[[17,22],[17,45]],[[17,34],[17,41]],["cordic_stage"],["parameter-port","parameter"]],["width_p",[[18,24],[18,46]],[[18,34],[18,41]],["cordic_stage"],["parameter-port","parameter"]],["clk",[[20,4],[20,13]],[[20,10],[20,13]],["cordic_stage"],["port","input"]],["x",[[21,5],[21,27]],[[21,26],[21,27]],["cordic_stage"],["port","input"]],["y",[[22,5],[22,27]],[[22,26],[22,27]],["cordic_stage"],["port","input"]],["x_n",[[23,5],[23,29]],[[23,26],[23,29]],["cordic_stage"],["port","output"]],["y_n",[[24,5],[24,29]],[[24,26],[24,29]],["cordic_stage"],["port","output"]],["x_shift",[[27,3],[27,54]],[[27,22],[27,29]],["cordic_stage"],["variable","wire"]],["y_shift",[[28,3],[28,54]],[[28,22],[28,29]],["cordic_stage"],["variable","wire"]]]]],[[["bsg_hypotenuse",[[35,0],[41,6]],[[35,7],[35,21]],[],["module"]],[104,0]],[[["width_p",[[35,24],[35,46]],[[35,34],[35,41]],["bsg_hypotenuse"],["parameter-port","parameter"]],["clk",[[37,4],[37,13]],[[37,10],[37,13]],["bsg_hypotenuse"],["port","input"]],["x_i",[[38,5],[38,28]],[[38,25],[38,28]],["bsg_hypotenuse"],["port","input"]],["y_i",[[39,5],[39,28]],[[39,25],[39,28]],["bsg_hypotenuse"],["port","input"]],["o",[[40,5],[40,25]],[[40,24],[40,25]],["bsg_hypotenuse"],["port","output"]],["x_set",[[43,3],[43,28]],[[43,23],[43,28]],["bsg_hypotenuse"],["variable","logic"]],["y_set",[[43,3],[43,35]],[[43,30],[43,35]],["bsg_hypotenuse"],["variable","x_set"]],["ans_next",[[44,3],[44,31]],[[44,23],[44,31]],["bsg_hypotenuse"],["variable","logic"]],["x",[[45,3],[45,38]],[[45,23],[45,24]],["bsg_hypotenuse"],["variable","logic"]],["y",[[46,3],[46,38]],[[46,23],[46,24]],["bsg_hypotenuse"],["variable","logic"]],["x_ans",[[47,3],[47,40]],[[47,23],[47,28]],["bsg_hypotenuse"],["variable","logic"]],["y_ans",[[48,3],[48,40]],[[48,23],[48,28]],["bsg_hypotenuse"],["variable","logic"]],["final_add_lp",[[54,3],[54,40]],[[54,14],[54,26]],["bsg_hypotenuse"],["localparam"]],["switch",[[56,3],[56,28]],[[56,8],[56,14]],["bsg_hypotenuse"],["variable","wire"]],["i",[[66,3],[66,11]],[[66,10],[66,11]],["bsg_hypotenuse"],["variable","genvar"]],["cs",[[70,11],[76,16]],[[70,39],[70,41]],["bsg_hypotenuse"],["instance","cordic_stage"]],["scaling_ans_r",[[87,3],[87,37]],[[87,24],[87,37]],["bsg_hypotenuse"],["variable","logic"]],["ans_n",[[87,3],[87,44]],[[87,39],[87,44]],["bsg_hypotenuse"],["variable","scaling_ans_r"]],["ans_r",[[96,3],[96,29]],[[96,24],[96,29]],["bsg_hypotenuse"],["variable","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_math/bsg_hypotenuse/test_bsg_hypotenuse.sv",[[[[[["test_bsg_hypotenuse",[[5,0],[5,27]],[[5,7],[5,26]],[],["module"]],[87,0]],[[["cycle_time_lp",[[9,3],[9,33]],[[9,14],[9,27]],["test_bsg_hypotenuse"],["localparam"]],["clk",[[11,3],[11,11]],[[11,8],[11,11]],["test_bsg_hypotenuse"],["variable","wire"]],["reset",[[12,3],[12,13]],[[12,8],[12,13]],["test_bsg_hypotenuse"],["variable","wire"]],["width_lp",[[13,3],[13,28]],[[13,14],[13,22]],["test_bsg_hypotenuse"],["localparam"]],["clock_gen",[[15,3],[16,12]],[[15,58],[15,67]],["test_bsg_hypotenuse"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[18,3],[23,7]],[[20,29],[20,38]],["test_bsg_hypotenuse"],["instance","bsg_nonsynth_reset_gen"]],["test_inputs",[[25,3],[25,37]],[[25,26],[25,37]],["test_bsg_hypotenuse"],["variable","logic"]],["test_inputs_delayed",[[25,3],[25,58]],[[25,39],[25,58]],["test_bsg_hypotenuse"],["variable","test_inputs"]],["test_inputs_delayed_r",[[25,3],[25,81]],[[25,60],[25,81]],["test_bsg_hypotenuse"],["variable","test_inputs_delayed"]],["test_output",[[26,3],[26,36]],[[26,25],[26,36]],["test_bsg_hypotenuse"],["variable","wire"]],["bcc",[[36,3],[40,7]],[[36,45],[36,48]],["test_bsg_hypotenuse"],["instance","bsg_cycle_counter"]],["bed",[[42,3],[47,5]],[[42,40],[42,43]],["test_bsg_hypotenuse"],["instance","bsg_hypotenuse"]],["bsg_v",[[49,3],[49,13]],[[49,8],[49,13]],["test_bsg_hypotenuse"],["variable","wire"]],["bsr",[[57,3],[66,7]],[[59,21],[59,24]],["test_bsg_hypotenuse"],["instance","bsg_shift_reg"]],["width_p1_lp",[[68,3],[68,41]],[[68,14],[68,25]],["test_bsg_hypotenuse"],["localparam"]],["ascii_writer",[[70,3],[84,5]],[[75,9],[75,21]],["test_bsg_hypotenuse"],["instance","bsg_nonsynth_ascii_writer"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_replacement.sv",[[[[[["bsg_cam_1r1w_replacement",[[14,0],[33,5]],[[14,7],[14,31]],[],["module"]],[164,0]],[[["els_p",[[15,3],[15,27]],[[15,13],[15,18]],["bsg_cam_1r1w_replacement"],["parameter-port","parameter"]],["scheme_p",[[17,5],[17,31]],[[17,15],[17,23]],["bsg_cam_1r1w_replacement"],["parameter-port","parameter"]],["safe_els_lp",[[19,5],[19,46]],[[19,15],[19,26]],["bsg_cam_1r1w_replacement"],["parameter-port","parameter"]],["clk_i",[[21,3],[21,36]],[[21,31],[21,36]],["bsg_cam_1r1w_replacement"],["port","input"]],["reset_i",[[22,5],[22,38]],[[22,31],[22,38]],["bsg_cam_1r1w_replacement"],["port","input"]],["read_v_i",[[25,5],[25,45]],[[25,37],[25,45]],["bsg_cam_1r1w_replacement"],["port","input"]],["alloc_v_i",[[30,5],[30,40]],[[30,31],[30,40]],["bsg_cam_1r1w_replacement"],["port","input"]],["alloc_empty_i",[[31,5],[31,50]],[[31,37],[31,50]],["bsg_cam_1r1w_replacement"],["port","input"]],["alloc_v_o",[[32,5],[32,46]],[[32,37],[32,46]],["bsg_cam_1r1w_replacement"],["port","output"]],["lg_els_lp",[[46,6],[46,52]],[[46,17],[46,26]],["bsg_cam_1r1w_replacement"],["localparam"]],["read_v_li",[[48,6],[48,35]],[[48,11],[48,20]],["bsg_cam_1r1w_replacement"],["variable","wire"]],["lru_touch_li",[[49,6],[49,47]],[[49,11],[49,23]],["bsg_cam_1r1w_replacement"],["variable","wire"]],["lru_n",[[52,6],[52,29]],[[52,24],[52,29]],["bsg_cam_1r1w_replacement"],["variable","logic"]],["lru_r",[[52,6],[52,36]],[[52,31],[52,36]],["bsg_cam_1r1w_replacement"],["variable","lru_n"]],["lru_reg",[[53,6],[62,10]],[[55,7],[55,14]],["bsg_cam_1r1w_replacement"],["instance","bsg_dff_reset_en"]],["lru_way_lo",[[68,6],[68,38]],[[68,28],[68,38]],["bsg_cam_1r1w_replacement"],["variable","logic"]],["lru_encoder",[[69,6],[74,10]],[[71,7],[71,18]],["bsg_cam_1r1w_replacement"],["instance","bsg_lru_pseudo_tree_encode"]],["empty_way_lo",[[77,6],[77,40]],[[77,28],[77,40]],["bsg_cam_1r1w_replacement"],["variable","logic"]],["empty_way_v_lo",[[78,6],[78,26]],[[78,12],[78,26]],["bsg_cam_1r1w_replacement"],["variable","logic"]],["empty_encoder",[[79,6],[85,10]],[[81,7],[81,20]],["bsg_cam_1r1w_replacement"],["instance","bsg_priority_encode"]],["way_lo",[[88,6],[88,78]],[[88,27],[88,33]],["bsg_cam_1r1w_replacement"],["variable","wire"]],["way_decoder",[[91,6],[96,10]],[[93,7],[93,18]],["bsg_cam_1r1w_replacement"],["instance","bsg_decode"]],["read_way_li",[[102,6],[102,39]],[[102,28],[102,39]],["bsg_cam_1r1w_replacement"],["variable","logic"]],["read_way_encoder",[[103,6],[109,10]],[[105,7],[105,23]],["bsg_cam_1r1w_replacement"],["instance","bsg_encode_one_hot"]],["read_update_data_lo",[[112,6],[112,43]],[[112,24],[112,43]],["bsg_cam_1r1w_replacement"],["variable","logic"]],["read_update_mask_lo",[[112,6],[112,64]],[[112,45],[112,64]],["bsg_cam_1r1w_replacement"],["variable","read_update_data_lo"]],["read_decoder",[[113,6],[119,10]],[[115,7],[115,19]],["bsg_cam_1r1w_replacement"],["instance","bsg_lru_pseudo_tree_decode"]],["read_update_lo",[[123,6],[123,38]],[[123,24],[123,38]],["bsg_cam_1r1w_replacement"],["variable","logic"]],["read_sel_lo",[[124,6],[124,81]],[[124,23],[124,34]],["bsg_cam_1r1w_replacement"],["variable","wire"]],["read_update_mux",[[125,6],[132,10]],[[127,7],[127,22]],["bsg_cam_1r1w_replacement"],["instance","bsg_mux_bitwise"]],["alloc_update_data_lo",[[135,6],[135,44]],[[135,24],[135,44]],["bsg_cam_1r1w_replacement"],["variable","logic"]],["alloc_update_mask_lo",[[135,6],[135,66]],[[135,46],[135,66]],["bsg_cam_1r1w_replacement"],["variable","alloc_update_data_lo"]],["alloc_decoder",[[136,6],[142,10]],[[138,7],[138,20]],["bsg_cam_1r1w_replacement"],["instance","bsg_lru_pseudo_tree_decode"]],["alloc_update_lo",[[144,6],[144,39]],[[144,24],[144,39]],["bsg_cam_1r1w_replacement"],["variable","logic"]],["alloc_sel_lo",[[145,6],[145,83]],[[145,23],[145,35]],["bsg_cam_1r1w_replacement"],["variable","wire"]],["alloc_update_mux",[[146,6],[153,10]],[[148,7],[148,23]],["bsg_cam_1r1w_replacement"],["instance","bsg_mux_bitwise"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_sync_unmanaged.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_tag_array.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w_unmanaged.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_cam_1r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_one_hot.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_banked.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_from_1rw_sync.sv",[[[[[["bsg_mem_1r1w_sync_from_1rw_sync",[[6,0],[22,4]],[[6,7],[6,38]],[],["module"]],[122,0]],[[["width_p",[[6,41],[6,61]],[[6,51],[6,58]],["bsg_mem_1r1w_sync_from_1rw_sync"],["parameter-port","parameter"]],["els_p",[[7,41],[7,59]],[[7,51],[7,56]],["bsg_mem_1r1w_sync_from_1rw_sync"],["parameter-port","parameter"]],["read_write_same_addr_p",[[8,41],[8,75]],[[8,51],[8,73]],["bsg_mem_1r1w_sync_from_1rw_sync"],["parameter-port","parameter"]],["addr_width_lp",[[9,41],[9,87]],[[9,51],[9,64]],["bsg_mem_1r1w_sync_from_1rw_sync"],["parameter-port","parameter"]],["harden_p",[[10,41],[10,61]],[[10,51],[10,59]],["bsg_mem_1r1w_sync_from_1rw_sync"],["parameter-port","parameter"]],["disable_collision_warning_p",[[11,41],[11,80]],[[11,51],[11,78]],["bsg_mem_1r1w_sync_from_1rw_sync"],["parameter-port","parameter"]],["enable_clock_gating_p",[[12,41],[12,74]],[[12,51],[12,72]],["bsg_mem_1r1w_sync_from_1rw_sync"],["parameter-port","parameter"]],["clk_i",[[14,3],[14,14]],[[14,9],[14,14]],["bsg_mem_1r1w_sync_from_1rw_sync"],["port","input"]],["reset_i",[[15,3],[15,16]],[[15,9],[15,16]],["bsg_mem_1r1w_sync_from_1rw_sync"],["port","input"]],["w_v_i",[[16,3],[16,53]],[[16,48],[16,53]],["bsg_mem_1r1w_sync_from_1rw_sync"],["port","input"]],["w_addr_i",[[17,3],[17,56]],[[17,48],[17,56]],["bsg_mem_1r1w_sync_from_1rw_sync"],["port","input"]],["w_data_i",[[18,3],[18,56]],[[18,48],[18,56]],["bsg_mem_1r1w_sync_from_1rw_sync"],["port","input"]],["r_v_i",[[19,3],[19,53]],[[19,48],[19,53]],["bsg_mem_1r1w_sync_from_1rw_sync"],["port","input"]],["r_addr_i",[[20,3],[20,56]],[[20,48],[20,56]],["bsg_mem_1r1w_sync_from_1rw_sync"],["port","input"]],["r_data_o",[[21,3],[21,56]],[[21,48],[21,56]],["bsg_mem_1r1w_sync_from_1rw_sync"],["port","logic"]],["v_r",[[24,2],[24,23]],[[24,20],[24,23]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","logic"]],["set",[[25,2],[25,23]],[[25,20],[25,23]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","logic"]],["clear",[[25,2],[25,30]],[[25,25],[25,30]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","set"]],["w_addr_one_hot_lo",[[26,2],[26,37]],[[26,20],[26,37]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","logic"]],["mem_select_r",[[27,2],[27,20]],[[27,8],[27,20]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","logic"]],["addr_decoder",[[29,2],[35,5]],[[31,4],[31,16]],["bsg_mem_1r1w_sync_from_1rw_sync"],["instance","bsg_decode_with_v"]],["wr_ptr",[[38,2],[38,39]],[[38,7],[38,13]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","wire"]],["valid_reg",[[42,2],[50,5]],[[44,4],[44,13]],["bsg_mem_1r1w_sync_from_1rw_sync"],["instance","bsg_dff_reset_set_clear"]],["mem_select_reg",[[52,2],[58,5]],[[54,4],[54,18]],["bsg_mem_1r1w_sync_from_1rw_sync"],["instance","bsg_dff"]],["w_li",[[60,2],[61,40]],[[60,13],[60,17]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","wire"]],["r_li",[[62,2],[63,49]],[[62,13],[62,17]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","wire"]],["v_li",[[64,2],[64,34]],[[64,13],[64,17]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","wire"]],["addr_li",[[65,2],[67,57]],[[65,32],[65,39]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","wire"]],["data_lo",[[68,2],[68,34]],[[68,27],[68,34]],["bsg_mem_1r1w_sync_from_1rw_sync"],["variable","logic"]],["mem0",[[71,3],[84,6]],[[76,4],[76,8]],["bsg_mem_1r1w_sync_from_1rw_sync"],["instance","bsg_mem_1rw_sync"]],["mem1",[[86,3],[99,6]],[[91,4],[91,8]],["bsg_mem_1r1w_sync_from_1rw_sync"],["instance","bsg_mem_1rw_sync"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_banked.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_banked.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_from_1r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_segmented.sv",[[[[[["bsg_mem_1rw_sync_mask_write_bit_segmented",[[27,0],[45,4]],[[27,7],[27,48]],[],["module"]],[112,9]],[[["width_p",[[28,4],[28,37]],[[28,14],[28,37]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["parameter-port","parameter"]],["els_p",[[29,6],[29,37]],[[29,16],[29,37]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["parameter-port","parameter"]],["latch_last_read_p",[[30,6],[30,49]],[[30,16],[30,49]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["parameter-port","parameter"]],["num_segments_p",[[31,6],[31,46]],[[31,16],[31,46]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["parameter-port","parameter"]],["segment_width_lp",[[34,6],[34,58]],[[34,17],[34,33]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["parameter-port","localparam"]],["lg_els_lp",[[35,6],[35,51]],[[35,17],[35,26]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["parameter-port","localparam"]],["clk_i",[[37,6],[37,17]],[[37,12],[37,17]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["port","input"]],["reset_i",[[38,5],[38,18]],[[38,11],[38,18]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["port","input"]],["v_i",[[39,6],[39,36]],[[39,33],[39,36]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["port","input"]],["w_i",[[40,5],[40,14]],[[40,11],[40,14]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["port","input"]],["w_mask_i",[[41,5],[41,62]],[[41,54],[41,62]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["port","input"]],["data_i",[[42,5],[42,60]],[[42,54],[42,60]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["port","input"]],["addr_i",[[43,5],[43,33]],[[43,27],[43,33]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["port","input"]],["data_o",[[44,5],[44,67]],[[44,61],[44,67]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["port","logic"]],["w_mask_lo",[[47,4],[47,61]],[[47,52],[47,61]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["variable","wire"]],["data_lo",[[54,4],[54,60]],[[54,53],[54,60]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["variable","logic"]],["bank",[[56,4],[70,5]],[[61,4],[61,8]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["instance","bsg_mem_1rw_sync_mask_write_bit"]],["read_en",[[74,6],[74,39]],[[74,32],[74,39]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["variable","wire"]],["read_en_r",[[75,6],[75,41]],[[75,32],[75,41]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["variable","wire"]],["read_en_dff",[[81,8],[87,9]],[[83,10],[83,21]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["instance","bsg_dff"]],["dff_bypass",[[89,8],[96,9]],[[91,10],[91,20]],["bsg_mem_1rw_sync_mask_write_bit_segmented"],["instance","bsg_dff_en_bypass"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_banked.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_segmented.sv",[[[[[["bsg_mem_1rw_sync_mask_write_byte_segmented",[[27,0],[46,4]],[[27,7],[27,49]],[],["module"]],[115,9]],[[["width_p",[[28,4],[28,37]],[[28,14],[28,37]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["parameter-port","parameter"]],["els_p",[[29,6],[29,37]],[[29,16],[29,37]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["parameter-port","parameter"]],["latch_last_read_p",[[30,6],[30,49]],[[30,16],[30,49]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["parameter-port","parameter"]],["num_segments_p",[[31,6],[31,46]],[[31,16],[31,46]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["parameter-port","parameter"]],["segment_width_lp",[[34,6],[34,58]],[[34,17],[34,33]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["parameter-port","localparam"]],["mask_width_lp",[[35,6],[35,53]],[[35,17],[35,30]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["parameter-port","localparam"]],["lg_els_lp",[[36,6],[36,51]],[[36,17],[36,26]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["parameter-port","localparam"]],["clk_i",[[38,6],[38,17]],[[38,12],[38,17]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["port","input"]],["reset_i",[[39,5],[39,18]],[[39,11],[39,18]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["port","input"]],["v_i",[[40,6],[40,36]],[[40,33],[40,36]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["port","input"]],["w_i",[[41,5],[41,14]],[[41,11],[41,14]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["port","input"]],["w_mask_i",[[42,5],[42,59]],[[42,51],[42,59]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["port","input"]],["data_i",[[43,5],[43,60]],[[43,54],[43,60]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["port","input"]],["addr_i",[[44,5],[44,33]],[[44,27],[44,33]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["port","input"]],["data_o",[[45,5],[45,67]],[[45,61],[45,67]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["port","logic"]],["data_lo",[[48,4],[48,60]],[[48,53],[48,60]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["variable","logic"]],["w_mask_lo",[[49,4],[49,59]],[[49,50],[49,59]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["variable","logic"]],["bank",[[56,4],[70,5]],[[61,4],[61,8]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["instance","bsg_mem_1rw_sync_mask_write_byte"]],["read_en",[[74,6],[74,39]],[[74,32],[74,39]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["variable","wire"]],["read_en_r",[[75,6],[75,41]],[[75,32],[75,41]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["variable","wire"]],["read_en_dff",[[81,8],[87,9]],[[83,10],[83,21]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["instance","bsg_dff"]],["dff_bypass",[[89,8],[96,9]],[[91,10],[91,20]],["bsg_mem_1rw_sync_mask_write_byte_segmented"],["instance","bsg_dff_en_bypass"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_var.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_segmented.sv",[[[[[["bsg_mem_1rw_sync_segmented",[[28,0],[47,4]],[[28,7],[28,33]],[],["module"]],[137,9]],[[["width_p",[[29,4],[29,37]],[[29,14],[29,37]],["bsg_mem_1rw_sync_segmented"],["parameter-port","parameter"]],["els_p",[[30,6],[30,37]],[[30,16],[30,37]],["bsg_mem_1rw_sync_segmented"],["parameter-port","parameter"]],["latch_last_read_p",[[31,6],[31,49]],[[31,16],[31,49]],["bsg_mem_1rw_sync_segmented"],["parameter-port","parameter"]],["num_segments_p",[[32,6],[32,46]],[[32,16],[32,46]],["bsg_mem_1rw_sync_segmented"],["parameter-port","parameter"]],["segment_width_lp",[[35,6],[35,58]],[[35,17],[35,33]],["bsg_mem_1rw_sync_segmented"],["parameter-port","localparam"]],["mask_width_lp",[[36,6],[36,56]],[[36,17],[36,30]],["bsg_mem_1rw_sync_segmented"],["parameter-port","localparam"]],["lg_els_lp",[[37,6],[37,51]],[[37,17],[37,26]],["bsg_mem_1rw_sync_segmented"],["parameter-port","localparam"]],["clk_i",[[39,6],[39,17]],[[39,12],[39,17]],["bsg_mem_1rw_sync_segmented"],["port","input"]],["reset_i",[[40,5],[40,18]],[[40,11],[40,18]],["bsg_mem_1rw_sync_segmented"],["port","input"]],["v_i",[[41,6],[41,36]],[[41,33],[41,36]],["bsg_mem_1rw_sync_segmented"],["port","input"]],["w_i",[[42,5],[42,14]],[[42,11],[42,14]],["bsg_mem_1rw_sync_segmented"],["port","input"]],["w_mask_i",[[43,6],[43,60]],[[43,52],[43,60]],["bsg_mem_1rw_sync_segmented"],["port","input"]],["data_i",[[44,5],[44,60]],[[44,54],[44,60]],["bsg_mem_1rw_sync_segmented"],["port","input"]],["addr_i",[[45,5],[45,33]],[[45,27],[45,33]],["bsg_mem_1rw_sync_segmented"],["port","input"]],["data_o",[[46,5],[46,67]],[[46,61],[46,67]],["bsg_mem_1rw_sync_segmented"],["port","logic"]],["data_lo",[[49,4],[49,60]],[[49,53],[49,60]],["bsg_mem_1rw_sync_segmented"],["variable","logic"]],["bank",[[53,6],[66,7]],[[58,6],[58,10]],["bsg_mem_1rw_sync_segmented"],["instance","bsg_mem_1rw_sync"]],["w_mask_lo",[[72,6],[72,61]],[[72,52],[72,61]],["bsg_mem_1rw_sync_segmented"],["variable","logic"]],["bank",[[79,6],[93,7]],[[84,6],[84,10]],["bsg_mem_1rw_sync_segmented"],["instance","bsg_mem_1rw_sync_mask_write_byte"]],["read_en",[[99,6],[99,39]],[[99,32],[99,39]],["bsg_mem_1rw_sync_segmented"],["variable","wire"]],["read_en_r",[[100,6],[100,41]],[[100,32],[100,41]],["bsg_mem_1rw_sync_segmented"],["variable","wire"]],["read_en_dff",[[106,8],[112,9]],[[108,10],[108,21]],["bsg_mem_1rw_sync_segmented"],["instance","bsg_dff"]],["dff_bypass",[[114,8],[121,9]],[[116,10],[116,20]],["bsg_mem_1rw_sync_segmented"],["instance","bsg_dff_en_bypass"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_1rw_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2r1w_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_mask_write_bit_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_mask_write_byte_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_2rw_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_3r1w_sync_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_3r1w_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_3r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_multiport_latch_write_banked_bypassing_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_multiport_latch_write_banked_bypassing.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_multiport_latch.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_mem_multiport.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1r1w_sync_dma.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1r1w_sync_mask_write_byte_dma.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_assoc.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_mask_write_byte_assoc.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mem/bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/bsg_ddr_sampler.sv",[[[[[["bsg_ddr_sampler",[[6,0],[15,6]],[[6,7],[6,22]],[],["module"]],[41,9]],[[["width_p",[[6,25],[6,40]],[[6,25],[6,32]],["bsg_ddr_sampler"],["parameter-port"]],["clk",[[7,6],[7,36]],[[7,33],[7,36]],["bsg_ddr_sampler"],["port","input"]],["reset",[[8,6],[8,38]],[[8,33],[8,38]],["bsg_ddr_sampler"],["port","input"]],["to_be_sampled_i",[[9,6],[9,48]],[[9,33],[9,48]],["bsg_ddr_sampler"],["port","input"]],["pos_edge_value_o",[[11,6],[11,49]],[[11,33],[11,49]],["bsg_ddr_sampler"],["port","logic"]],["neg_edge_value_o",[[12,6],[12,49]],[[12,33],[12,49]],["bsg_ddr_sampler"],["port","logic"]],["pos_edge_synchronized_o",[[13,6],[13,56]],[[13,33],[13,56]],["bsg_ddr_sampler"],["port","logic"]],["neg_edge_synchronized_o",[[14,6],[14,56]],[[14,33],[14,56]],["bsg_ddr_sampler"],["port","logic"]],["positive_edge",[[17,0],[27,5]],[[19,24],[19,37]],["bsg_ddr_sampler"],["instance","bsg_launch_sync_sync"]],["negative_edge",[[29,0],[39,5]],[[31,24],[31,37]],["bsg_ddr_sampler"],["instance","bsg_launch_sync_sync"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/bsg_logic_analyzer.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/bsg_mesosync_core.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/bsg_mesosync_input.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/bsg_mesosync_link.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/bsg_mesosync_output.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/config_defs.sv",[[[[[["#AnonymousStructUnion10",[[6,8],[9,1]],[[6,8],[6,14]],[],["struct"]],[9,0]],[[["cfg_clk",[[7,2],[7,15]],[[7,8],[7,15]],["#AnonymousStructUnion10"],["struct_union_member"]],["cfg_bit",[[8,2],[8,15]],[[8,8],[8,15]],["#AnonymousStructUnion10"],["struct_union_member"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["CONFIG_DEFS_V",[[4,0],[6,0]],[[4,8],[4,21]],["source.systemverilog"],["macro"]],["config_s",[[6,0],[9,11]],[[9,2],[9,10]],[],["typedef","#AnonymousStructUnion10"]],["valid_bit_size_lp",[[26,0],[26,35]],[[26,11],[26,28]],[],["localparam"]],["frame_bit_size_lp",[[27,0],[27,35]],[[27,11],[27,28]],[],["localparam"]],["data_frame_len_lp",[[28,0],[28,35]],[[28,11],[28,28]],[],["localparam"]],["id_width_lp",[[29,0],[29,35]],[[29,11],[29,22]],[],["localparam"]],["len_width_lp",[[30,0],[30,35]],[[30,11],[30,23]],[],["localparam"]],["reset_len_lp",[[31,0],[31,35]],[[31,11],[31,23]],[],["localparam"]],["data_max_bits_lp",[[33,0],[33,35]],[[33,11],[33,27]],[],["localparam"]],["id_tag_bits_lp",[[36,0],[36,35]],[[36,11],[36,25]],[],["localparam"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[[[[["icebreaker",[[1,0],[7,2]],[[1,7],[1,17]],[],["module"]],[42,9]],[[["CLK",[[2,4],[2,19]],[[2,16],[2,19]],["icebreaker"],["port","wire"]],["BTN_N",[[3,4],[3,21]],[[3,16],[3,21]],["icebreaker"],["port","wire"]],["P1A1",[[4,4],[4,20]],[[4,16],[4,20]],["icebreaker"],["port","wire"]],["LEDG_N",[[5,4],[5,22]],[[5,16],[5,22]],["icebreaker"],["port","wire"]],["P1A2",[[6,4],[6,20]],[[6,16],[6,20]],["icebreaker"],["port","wire"]],["clk_12",[[9,0],[9,17]],[[9,5],[9,11]],["icebreaker"],["variable","wire"]],["clk_16",[[10,0],[10,11]],[[10,5],[10,11]],["icebreaker"],["variable","wire"]],["led",[[12,0],[12,8]],[[12,5],[12,8]],["icebreaker"],["variable","wire"]],["pll",[[15,0],[27,1]],[[21,2],[21,5]],["icebreaker"],["instance","SB_PLL40_PAD"]],["blinky",[[29,0],[35,1]],[[31,2],[31,8]],["icebreaker"],["instance","blinky"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/tests/mesosynctb_gate_level.sv",[[[[[["#AnonymousStructUnion13",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[20,8],[24,1]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[20,8],[20,14]]],[],["struct"]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[24,0]]],[[["clk_edge_selector",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[22,4],[22,27]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[22,10],[22,27]]],["#AnonymousStructUnion13"],["struct_union_member"]],["phase",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[23,4],[23,40]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[23,35],[23,40]]],["#AnonymousStructUnion13"],["struct_union_member"]]]]],[[["#AnonymousStructUnion14",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[27,8],[32,1]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[27,8],[27,14]]],[],["struct"]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[32,0]]],[[["input_mode",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[29,4],[29,43]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[29,33],[29,43]]],["#AnonymousStructUnion14"],["struct_union_member"]],["LA_enque",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[30,4],[30,41]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[30,33],[30,41]]],["#AnonymousStructUnion14"],["struct_union_member"]],["output_mode",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[31,4],[31,44]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[31,33],[31,44]]],["#AnonymousStructUnion14"],["struct_union_member"]]]]],[[["mesosynctb",[[39,0],[39,20]],[[39,7],[39,17]],[],["module"]],[510,0]],[[["clk",[[42,0],[42,9]],[[42,6],[42,9]],["mesosynctb"],["variable","logic"]],["cfg_clk",[[42,0],[42,18]],[[42,11],[42,18]],["mesosynctb"],["variable","clk"]],["send_clk",[[42,0],[42,28]],[[42,20],[42,28]],["mesosynctb"],["variable","cfg_clk"]],["receive_clk",[[42,0],[42,41]],[[42,30],[42,41]],["mesosynctb"],["variable","send_clk"]],["reset",[[42,0],[42,48]],[[42,43],[42,48]],["mesosynctb"],["variable","receive_clk"]],["reset_r",[[42,0],[42,57]],[[42,50],[42,57]],["mesosynctb"],["variable","reset"]],["config_data",[[42,0],[42,70]],[[42,59],[42,70]],["mesosynctb"],["variable","reset_r"]],["from_meso",[[43,0],[43,31]],[[43,22],[43,31]],["mesosynctb"],["variable","logic"]],["to_meso",[[43,0],[43,40]],[[43,33],[43,40]],["mesosynctb"],["variable","from_meso"]],["to_meso_delayed",[[43,0],[44,39]],[[44,24],[44,39]],["mesosynctb"],["variable","to_meso"]],["from_meso_delayed",[[43,0],[44,58]],[[44,41],[44,58]],["mesosynctb"],["variable","to_meso_delayed"]],["from_meso_fixed",[[43,0],[45,39]],[[45,24],[45,39]],["mesosynctb"],["variable","from_meso_delayed"]],["conf",[[46,0],[46,13]],[[46,9],[46,13]],["mesosynctb"],["variable","config_s"]],["i",[[47,0],[47,5]],[[47,4],[47,5]],["mesosynctb"],["variable","int"]],["LA_count",[[48,0],[48,20]],[[48,12],[48,20]],["mesosynctb"],["variable","logic"]],["in_reg_1",[[51,0],[51,22]],[[51,14],[51,22]],["mesosynctb"],["variable","logic"]],["in_reg_2",[[51,0],[51,32]],[[51,24],[51,32]],["mesosynctb"],["variable","in_reg_1"]],["out_selector",[[54,0],[54,24]],[[54,12],[54,24]],["mesosynctb"],["variable","logic"]],["valid_to_meso",[[55,0],[55,19]],[[55,6],[55,19]],["mesosynctb"],["variable","logic"]],["credit_to_meso",[[55,0],[55,34]],[[55,20],[55,34]],["mesosynctb"],["variable","valid_to_meso"]],["count",[[56,0],[56,17]],[[56,12],[56,17]],["mesosynctb"],["variable","logic"]],["pat_out",[[57,0],[57,29]],[[57,22],[57,29]],["mesosynctb"],["variable","logic"]],["loopback_data",[[57,0],[57,44]],[[57,31],[57,44]],["mesosynctb"],["variable","pat_out"]],["pattern",[[58,0],[58,19]],[[58,12],[58,19]],["mesosynctb"],["variable","logic"]],["credit_count",[[59,0],[59,24]],[[59,12],[59,24]],["mesosynctb"],["variable","logic"]],["token_flag",[[60,0],[60,16]],[[60,6],[60,16]],["mesosynctb"],["variable","logic"]],["token_sent_flag",[[60,0],[60,33]],[[60,18],[60,33]],["mesosynctb"],["variable","token_flag"]],["input_clk_divider",[[63,0],[63,48]],[[63,31],[63,48]],["mesosynctb"],["variable","logic"]],["output_clk_divider",[[64,0],[64,49]],[[64,31],[64,49]],["mesosynctb"],["variable","logic"]],["mode_cfg",[[65,0],[65,19]],[[65,11],[65,19]],["mesosynctb"],["variable","mode_cfg_s"]],["la_input_bit_selector",[[66,0],[66,51]],[[66,30],[66,51]],["mesosynctb"],["variable","logic"]],["la_output_bit_selector",[[67,0],[67,52]],[[67,30],[67,52]],["mesosynctb"],["variable","logic"]],["v_output_bit_selector",[[68,0],[68,51]],[[68,30],[68,51]],["mesosynctb"],["variable","logic"]],["bit_cfg",[[69,0],[69,33]],[[69,26],[69,33]],["mesosynctb"],["variable","bit_cfg_s"]],["bit_cfg_ch1",[[70,0],[70,41]],[[70,30],[70,41]],["mesosynctb"],["variable","bit_cfg_s"]],["bit_cfg_ch2",[[71,0],[71,41]],[[71,30],[71,41]],["mesosynctb"],["variable","bit_cfg_s"]],["loopback_en",[[72,0],[72,17]],[[72,6],[72,17]],["mesosynctb"],["variable","logic"]],["fifo_en",[[72,0],[72,26]],[[72,19],[72,26]],["mesosynctb"],["variable","loopback_en"]],["valid_to_core",[[80,0],[80,19]],[[80,6],[80,19]],["mesosynctb"],["variable","logic"]],["ready_and_to_core",[[80,0],[80,38]],[[80,21],[80,38]],["mesosynctb"],["variable","valid_to_core"]],["valid_from_core",[[81,0],[81,21]],[[81,6],[81,21]],["mesosynctb"],["variable","logic"]],["ready_and_from_core",[[81,0],[81,42]],[[81,23],[81,42]],["mesosynctb"],["variable","valid_from_core"]],["data_to_core",[[82,0],[82,34]],[[82,22],[82,34]],["mesosynctb"],["variable","logic"]],["data_from_core",[[82,0],[82,50]],[[82,36],[82,50]],["mesosynctb"],["variable","data_to_core"]],["example_data",[[83,0],[83,34]],[[83,22],[83,34]],["mesosynctb"],["variable","logic"]],["DUT",[[89,0],[109,13]],[[89,18],[89,21]],["mesosynctb"],["instance","bsg_mesosync_link"]],["cnt",[[112,0],[126,5]],[[116,20],[116,23]],["mesosynctb"],["instance","bsg_flow_counter"]],["ii",[[407,0],[407,9]],[[407,7],[407,9]],["mesosynctb"],["variable","genvar"]]],[],[[[["create_cfg",[[500,0],[501,70]],[[500,20],[500,30]],["mesosynctb"],["function"]],[507,10]],[[["in_mode",[[500,31],[500,57]],[[500,50],[500,57]],["mesosynctb","create_cfg"],["port","input_mode_e"]],["LA_enque",[[501,31],[501,45]],[[501,37],[501,45]],["mesosynctb","create_cfg"],["port","input"]],["out_mode",[[501,47],[501,69]],[[501,61],[501,69]],["mesosynctb","create_cfg"],["port","output_mode_e"]]]]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv","/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv"],null,null,[["half_period",[[11,0],[12,0]],[[11,8],[11,19]],["source.systemverilog"],["macro"]],["reset_config_tag",[[21,0],[22,0]],[[21,8],[21,24]],["source.systemverilog"],["macro"]],["send_input",[[22,0],[26,0]],[[22,8],[22,18]],["source.systemverilog"],["macro"]],["send_output",[[26,0],[30,0]],[[26,8],[26,19]],["source.systemverilog"],["macro"]],["send_link_config",[[30,0],[33,0]],[[30,8],[30,24]],["source.systemverilog"],["macro"]],["send_ch1_bit_cnfg",[[33,0],[36,0]],[[33,8],[33,25]],["source.systemverilog"],["macro"]],["send_ch2_bit_cnfg",[[36,0],[39,0]],[[36,8],[36,25]],["source.systemverilog"],["macro"]],["maxDivisionWidth_p",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[0,0],[0,34]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[0,10],[0,28]]],[],["parameter"]],["LA_STOP",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[4,4],[4,18]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[4,4],[4,11]]],[],["enum_member","#AnonymousEnum20"]],["NORMAL",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[5,4],[5,18]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[5,4],[5,10]]],[],["enum_member","#AnonymousEnum20"]],["input_mode_e",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[3,0],[6,15]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[6,2],[6,14]]],[],["typedef","#AnonymousEnum20"]],["STOP",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[11,4],[11,18]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[11,4],[11,8]]],[],["enum_member","#AnonymousEnum21"]],["PAT",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[12,4],[12,18]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[12,4],[12,7]]],[],["enum_member","#AnonymousEnum21"]],["SYNC1",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[13,4],[13,18]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[13,4],[13,9]]],[],["enum_member","#AnonymousEnum21"]],["SYNC2",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[14,4],[14,18]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[14,4],[14,9]]],[],["enum_member","#AnonymousEnum21"]],["LA",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[15,4],[15,18]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[15,4],[15,6]]],[],["enum_member","#AnonymousEnum21"]],["NORM",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[16,4],[16,18]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[16,4],[16,8]]],[],["enum_member","#AnonymousEnum21"]],["output_mode_e",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[10,0],[17,16]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[17,2],[17,15]]],[],["typedef","#AnonymousEnum21"]],["bit_cfg_s",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[20,0],[24,12]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[24,2],[24,11]]],[],["typedef","#AnonymousStructUnion13"]],["mode_cfg_s",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[27,0],[32,13]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/src/definitions.sv",[[32,2],[32,12]]],[],["typedef","#AnonymousStructUnion14"]],["bit_num_p",[[12,0],[12,24]],[[12,10],[12,19]],[],["parameter"]],["send_division_lp",[[13,0],[13,34]],[[13,10],[13,26]],[],["parameter"]],["receive_division_lp",[[14,0],[14,35]],[[14,10],[14,29]],[],["parameter"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_mesosync_io/tests/mesosynctb.sv",[[[[[["mesosynctb",[[39,0],[39,20]],[[39,7],[39,17]],[],["module"]],[518,0]],[[["clk",[[42,0],[42,9]],[[42,6],[42,9]],["mesosynctb"],["variable","logic"]],["cfg_clk",[[42,0],[42,18]],[[42,11],[42,18]],["mesosynctb"],["variable","clk"]],["send_clk",[[42,0],[42,28]],[[42,20],[42,28]],["mesosynctb"],["variable","cfg_clk"]],["receive_clk",[[42,0],[42,41]],[[42,30],[42,41]],["mesosynctb"],["variable","send_clk"]],["reset",[[42,0],[42,48]],[[42,43],[42,48]],["mesosynctb"],["variable","receive_clk"]],["reset_r",[[42,0],[42,57]],[[42,50],[42,57]],["mesosynctb"],["variable","reset"]],["config_data",[[42,0],[42,70]],[[42,59],[42,70]],["mesosynctb"],["variable","reset_r"]],["from_meso",[[43,0],[43,31]],[[43,22],[43,31]],["mesosynctb"],["variable","logic"]],["to_meso",[[43,0],[43,40]],[[43,33],[43,40]],["mesosynctb"],["variable","from_meso"]],["to_meso_delayed",[[43,0],[44,39]],[[44,24],[44,39]],["mesosynctb"],["variable","to_meso"]],["from_meso_delayed",[[43,0],[44,58]],[[44,41],[44,58]],["mesosynctb"],["variable","to_meso_delayed"]],["from_meso_fixed",[[43,0],[45,39]],[[45,24],[45,39]],["mesosynctb"],["variable","from_meso_delayed"]],["conf",[[46,0],[46,13]],[[46,9],[46,13]],["mesosynctb"],["variable","config_s"]],["i",[[47,0],[47,5]],[[47,4],[47,5]],["mesosynctb"],["variable","int"]],["LA_count",[[48,0],[48,20]],[[48,12],[48,20]],["mesosynctb"],["variable","logic"]],["in_reg_1",[[51,0],[51,22]],[[51,14],[51,22]],["mesosynctb"],["variable","logic"]],["in_reg_2",[[51,0],[51,32]],[[51,24],[51,32]],["mesosynctb"],["variable","in_reg_1"]],["out_selector",[[54,0],[54,24]],[[54,12],[54,24]],["mesosynctb"],["variable","logic"]],["valid_to_meso",[[55,0],[55,19]],[[55,6],[55,19]],["mesosynctb"],["variable","logic"]],["credit_to_meso",[[55,0],[55,34]],[[55,20],[55,34]],["mesosynctb"],["variable","valid_to_meso"]],["count",[[56,0],[56,17]],[[56,12],[56,17]],["mesosynctb"],["variable","logic"]],["pat_out",[[57,0],[57,29]],[[57,22],[57,29]],["mesosynctb"],["variable","logic"]],["loopback_data",[[57,0],[57,44]],[[57,31],[57,44]],["mesosynctb"],["variable","pat_out"]],["pattern",[[58,0],[58,19]],[[58,12],[58,19]],["mesosynctb"],["variable","logic"]],["credit_count",[[59,0],[59,24]],[[59,12],[59,24]],["mesosynctb"],["variable","logic"]],["token_flag",[[60,0],[60,16]],[[60,6],[60,16]],["mesosynctb"],["variable","logic"]],["token_sent_flag",[[60,0],[60,33]],[[60,18],[60,33]],["mesosynctb"],["variable","token_flag"]],["input_clk_divider",[[63,0],[63,48]],[[63,31],[63,48]],["mesosynctb"],["variable","logic"]],["output_clk_divider",[[64,0],[64,49]],[[64,31],[64,49]],["mesosynctb"],["variable","logic"]],["mode_cfg",[[65,0],[65,19]],[[65,11],[65,19]],["mesosynctb"],["variable","mode_cfg_s"]],["la_input_bit_selector",[[66,0],[66,51]],[[66,30],[66,51]],["mesosynctb"],["variable","logic"]],["la_output_bit_selector",[[67,0],[67,52]],[[67,30],[67,52]],["mesosynctb"],["variable","logic"]],["v_output_bit_selector",[[68,0],[68,51]],[[68,30],[68,51]],["mesosynctb"],["variable","logic"]],["bit_cfg",[[69,0],[69,33]],[[69,26],[69,33]],["mesosynctb"],["variable","bit_cfg_s"]],["bit_cfg_ch1",[[70,0],[70,41]],[[70,30],[70,41]],["mesosynctb"],["variable","bit_cfg_s"]],["bit_cfg_ch2",[[71,0],[71,41]],[[71,30],[71,41]],["mesosynctb"],["variable","bit_cfg_s"]],["loopback_en",[[72,0],[72,17]],[[72,6],[72,17]],["mesosynctb"],["variable","logic"]],["fifo_en",[[72,0],[72,26]],[[72,19],[72,26]],["mesosynctb"],["variable","loopback_en"]],["valid_to_core",[[80,0],[80,19]],[[80,6],[80,19]],["mesosynctb"],["variable","logic"]],["ready_and_to_core",[[80,0],[80,38]],[[80,21],[80,38]],["mesosynctb"],["variable","valid_to_core"]],["valid_from_core",[[81,0],[81,21]],[[81,6],[81,21]],["mesosynctb"],["variable","logic"]],["ready_and_from_core",[[81,0],[81,42]],[[81,23],[81,42]],["mesosynctb"],["variable","valid_from_core"]],["data_to_core",[[82,0],[82,34]],[[82,22],[82,34]],["mesosynctb"],["variable","logic"]],["data_from_core",[[82,0],[82,50]],[[82,36],[82,50]],["mesosynctb"],["variable","data_to_core"]],["example_data",[[83,0],[83,34]],[[83,22],[83,34]],["mesosynctb"],["variable","logic"]],["DUT",[[89,0],[117,13]],[[98,14],[98,17]],["mesosynctb"],["instance","bsg_mesosync_link"]],["cnt",[[120,0],[134,5]],[[124,20],[124,23]],["mesosynctb"],["instance","bsg_flow_counter"]],["ii",[[415,0],[415,9]],[[415,7],[415,9]],["mesosynctb"],["variable","genvar"]]],[],[[[["create_cfg",[[508,0],[509,70]],[[508,20],[508,30]],["mesosynctb"],["function"]],[515,10]],[[["in_mode",[[508,31],[508,57]],[[508,50],[508,57]],["mesosynctb","create_cfg"],["port","input_mode_e"]],["LA_enque",[[509,31],[509,45]],[[509,37],[509,45]],["mesosynctb","create_cfg"],["port","input"]],["out_mode",[[509,47],[509,69]],[[509,61],[509,69]],["mesosynctb","create_cfg"],["port","output_mode_e"]]]]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["half_period",[[11,0],[12,0]],[[11,8],[11,19]],["source.systemverilog"],["macro"]],["reset_config_tag",[[21,0],[22,0]],[[21,8],[21,24]],["source.systemverilog"],["macro"]],["send_input",[[22,0],[26,0]],[[22,8],[22,18]],["source.systemverilog"],["macro"]],["send_output",[[26,0],[30,0]],[[26,8],[26,19]],["source.systemverilog"],["macro"]],["send_link_config",[[30,0],[33,0]],[[30,8],[30,24]],["source.systemverilog"],["macro"]],["send_ch1_bit_cnfg",[[33,0],[36,0]],[[33,8],[33,25]],["source.systemverilog"],["macro"]],["send_ch2_bit_cnfg",[[36,0],[39,0]],[[36,8],[36,25]],["source.systemverilog"],["macro"]],["bit_num_p",[[12,0],[12,24]],[[12,10],[12,19]],[],["parameter"]],["send_division_lp",[[13,0],[13,34]],[[13,10],[13,26]],[],["parameter"]],["receive_division_lp",[[14,0],[14,35]],[[14,10],[14,29]],[],["parameter"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_abs.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_adder_cin.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_adder_one_hot.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_adder_ripple_carry.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_and.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_arb_fixed.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_arb_round_robin.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_array_concentrate_static.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_array_reverse.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_binary_plus_one_to_gray.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_buf_ctrl.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_buf.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_circular_ptr.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_clkbuf.sv",[[[[[["bsg_clkbuf",[[2,0],[8,6]],[[2,7],[2,17]],[],["module"]],[12,9]],[[["width_p",[[2,20],[2,39]],[[2,30],[2,37]],["bsg_clkbuf"],["parameter-port","parameter"]],["strength_p",[[3,8],[3,30]],[[3,18],[3,28]],["bsg_clkbuf"],["parameter-port","parameter"]],["harden_p",[[4,22],[4,42]],[[4,32],[4,40]],["bsg_clkbuf"],["parameter-port","parameter"]],["i",[[6,4],[6,28]],[[6,27],[6,28]],["bsg_clkbuf"],["port","input"]],["o",[[7,6],[7,28]],[[7,27],[7,28]],["bsg_clkbuf"],["port","output"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_clkgate_optional.sv",[[[[[["bsg_clkgate_optional",[[11,0],[15,31]],[[11,7],[11,27]],[],["module"]],[33,6]],[[["clk_i",[[11,30],[11,42]],[[11,37],[11,42]],["bsg_clkgate_optional"],["port","input"]],["en_i",[[12,30],[12,41]],[[12,37],[12,41]],["bsg_clkgate_optional"],["port","input"]],["bypass_i",[[13,30],[13,45]],[[13,37],[13,45]],["bsg_clkgate_optional"],["port","input"]],["gated_clock_o",[[14,30],[14,50]],[[14,37],[14,50]],["bsg_clkgate_optional"],["port","output"]],["latched_en_lo",[[20,2],[20,20]],[[20,7],[20,20]],["bsg_clkgate_optional"],["variable","wire"]],["en_latch",[[22,2],[27,7]],[[23,4],[23,12]],["bsg_clkgate_optional"],["instance","bsg_dlatch"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_concentrate_static.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_clear_up.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_clock_downsample.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_dynamic_limit_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_dynamic_limit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_overflow_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_overflow_set_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_set_down.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_set_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_up_down_variable.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counter_up_down.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_counting_leading_zeros.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_crossbar_control_basic_o_by_i.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_crossbar_control_locking_o_by_i.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_cycle_counter.sv",[[[[[["bsg_cycle_counter",[[5,0],[9,42]],[[5,7],[5,24]],[],["module"]],[17,9]],[[["width_p",[[5,27],[5,47]],[[5,37],[5,44]],["bsg_cycle_counter"],["parameter-port","parameter"]],["init_val_p",[[6,29],[6,43]],[[6,29],[6,39]],["bsg_cycle_counter"],["parameter-port","width_p"]],["clk_i",[[7,4],[7,15]],[[7,10],[7,15]],["bsg_cycle_counter"],["port","input"]],["reset_i",[[8,6],[8,19]],[[8,12],[8,19]],["bsg_cycle_counter"],["port","input"]],["ctr_r_o",[[9,6],[9,40]],[[9,33],[9,40]],["bsg_cycle_counter"],["port","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_decode_thermometer.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_decode_with_v.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_decode.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv",[[[[[["icebreaker",[[1,0],[7,2]],[[1,7],[1,17]],[],["module"]],[42,9]],[[["CLK",[[2,4],[2,19]],[[2,16],[2,19]],["icebreaker"],["port","wire"]],["BTN_N",[[3,4],[3,21]],[[3,16],[3,21]],["icebreaker"],["port","wire"]],["P1A1",[[4,4],[4,20]],[[4,16],[4,20]],["icebreaker"],["port","wire"]],["LEDG_N",[[5,4],[5,22]],[[5,16],[5,22]],["icebreaker"],["port","wire"]],["P1A2",[[6,4],[6,20]],[[6,16],[6,20]],["icebreaker"],["port","wire"]],["clk_12",[[9,0],[9,17]],[[9,5],[9,11]],["icebreaker"],["variable","wire"]],["clk_16",[[10,0],[10,11]],[[10,5],[10,11]],["icebreaker"],["variable","wire"]],["led",[[12,0],[12,8]],[[12,5],[12,8]],["icebreaker"],["variable","wire"]],["pll",[[15,0],[27,1]],[[21,2],[21,5]],["icebreaker"],["instance","SB_PLL40_PAD"]],["blinky",[[29,0],[35,1]],[[31,2],[31,8]],["icebreaker"],["instance","blinky"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_async_reset.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_chain.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_en_bypass.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_gatestack.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_negedge_reset.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_reset_en_bypass.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_reset_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_reset_set_clear.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff_reset.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dff.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_dlatch.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_edge_detect.sv",[[[[[["bsg_edge_detect",[[3,0],[10,5]],[[3,7],[3,22]],[],["module"]],[33,0]],[[["falling_not_rising_p",[[4,3],[4,37]],[[4,13],[4,33]],["bsg_edge_detect"],["parameter-port","parameter"]],["clk_i",[[5,3],[5,18]],[[5,13],[5,18]],["bsg_edge_detect"],["port","input"]],["reset_i",[[6,5],[6,20]],[[6,13],[6,20]],["bsg_edge_detect"],["port","input"]],["sig_i",[[8,5],[8,18]],[[8,13],[8,18]],["bsg_edge_detect"],["port","input"]],["detect_o",[[9,5],[9,21]],[[9,13],[9,21]],["bsg_edge_detect"],["port","output"]],["sig_r",[[12,2],[12,13]],[[12,8],[12,13]],["bsg_edge_detect"],["variable","logic"]],["sig_reg",[[13,2],[21,6]],[[15,3],[15,10]],["bsg_edge_detect"],["instance","bsg_dff_reset"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_encode_one_hot.sv",[[[[[["bsg_encode_one_hot",[[14,0],[18,2]],[[14,7],[14,25]],[],["module"]],[92,9]],[[["width_p",[[14,28],[14,47]],[[14,38],[14,45]],["bsg_encode_one_hot"],["parameter-port","parameter"]],["lo_to_hi_p",[[14,49],[14,71]],[[14,59],[14,69]],["bsg_encode_one_hot"],["parameter-port","parameter"]],["debug_p",[[14,73],[14,92]],[[14,83],[14,90]],["bsg_encode_one_hot"],["parameter-port","parameter"]],["i",[[15,1],[15,22]],[[15,21],[15,22]],["bsg_encode_one_hot"],["port","input"]],["addr_o",[[16,2],[16,46]],[[16,40],[16,46]],["bsg_encode_one_hot"],["port","output"]],["v_o",[[17,2],[17,12]],[[17,9],[17,12]],["bsg_encode_one_hot"],["port","output"]],["levels_lp",[[20,2],[20,41]],[[20,13],[20,22]],["bsg_encode_one_hot"],["localparam"]],["aligned_width_lp",[[22,2],[22,53]],[[22,13],[22,29]],["bsg_encode_one_hot"],["localparam"]],["level",[[24,2],[24,14]],[[24,9],[24,14]],["bsg_encode_one_hot"],["variable","genvar"]],["segment",[[25,2],[25,16]],[[25,9],[25,16]],["bsg_encode_one_hot"],["variable","genvar"]],["addr",[[27,2],[27,47]],[[27,43],[27,47]],["bsg_encode_one_hot"],["variable","wire"]],["v",[[28,2],[28,44]],[[28,43],[28,44]],["bsg_encode_one_hot"],["variable","wire"]],["segments_lp",[[36,6],[36,52]],[[36,17],[36,28]],["bsg_encode_one_hot"],["localparam"]],["segment_slot_lp",[[37,6],[37,64]],[[37,17],[37,32]],["bsg_encode_one_hot"],["localparam"]],["segment_width_lp",[[38,6],[38,42]],[[38,17],[38,33]],["bsg_encode_one_hot"],["localparam"]],["vs",[[42,10],[45,27]],[[42,21],[42,23]],["bsg_encode_one_hot"],["variable","wire"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_expand_bitmask.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_gray_to_binary.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_hash_bank_reverse.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_hash_bank.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_hashing_ipoly.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_icg_neg.sv",[[[[[["bsg_icg_neg",[[13,0],[18,4]],[[13,7],[13,18]],[],["module"]],[29,9]],[[["clk_i",[[15,4],[15,15]],[[15,10],[15,15]],["bsg_icg_neg"],["port","input"]],["en_i",[[16,6],[16,16]],[[16,12],[16,16]],["bsg_icg_neg"],["port","input"]],["clk_o",[[17,6],[17,18]],[[17,13],[17,18]],["bsg_icg_neg"],["port","output"]],["clk_en_r",[[20,2],[20,16]],[[20,8],[20,16]],["bsg_icg_neg"],["variable","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_icg_pos.sv",[[[[[["bsg_icg_pos",[[13,0],[18,4]],[[13,7],[13,18]],[],["module"]],[29,9]],[[["clk_i",[[15,4],[15,15]],[[15,10],[15,15]],["bsg_icg_pos"],["port","input"]],["en_i",[[16,6],[16,16]],[[16,12],[16,16]],["bsg_icg_pos"],["port","input"]],["clk_o",[[17,6],[17,18]],[[17,13],[17,18]],["bsg_icg_pos"],["port","output"]],["clk_en_r",[[20,2],[20,16]],[[20,8],[20,16]],["bsg_icg_pos"],["variable","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_id_pool_dealloc_alloc_one_hot.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_id_pool_with_reserve.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_id_pool.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.sv",[[[[[["bsg_idiv_iterative_controller",[[10,0],[42,8]],[[10,7],[10,36]],[],["module"]],[266,9]],[[["width_p",[[10,39],[10,59]],[[10,49],[10,56]],["bsg_idiv_iterative_controller"],["parameter-port","parameter"]],["bits_per_iter_p",[[10,61],[10,90]],[[10,71],[10,86]],["bsg_idiv_iterative_controller"],["parameter-port","parameter"]],["clk_i",[[11,7],[11,32]],[[11,27],[11,32]],["bsg_idiv_iterative_controller"],["port","input"]],["reset_i",[[12,7],[12,34]],[[12,27],[12,34]],["bsg_idiv_iterative_controller"],["port","input"]],["v_i",[[14,7],[14,30]],[[14,27],[14,30]],["bsg_idiv_iterative_controller"],["port","input"]],["ready_and_o",[[15,7],[15,38]],[[15,27],[15,38]],["bsg_idiv_iterative_controller"],["port","output"]],["zero_divisor_i",[[17,7],[17,41]],[[17,27],[17,41]],["bsg_idiv_iterative_controller"],["port","input"]],["signed_div_r_i",[[18,7],[18,41]],[[18,27],[18,41]],["bsg_idiv_iterative_controller"],["port","input"]],["adder1_result_is_neg_i",[[19,7],[19,49]],[[19,27],[19,49]],["bsg_idiv_iterative_controller"],["port","input"]],["adder2_result_is_neg_i",[[20,7],[20,49]],[[20,27],[20,49]],["bsg_idiv_iterative_controller"],["port","input"]],["opA_is_neg_i",[[21,7],[21,39]],[[21,27],[21,39]],["bsg_idiv_iterative_controller"],["port","input"]],["opC_is_neg_i",[[22,7],[22,39]],[[22,27],[22,39]],["bsg_idiv_iterative_controller"],["port","input"]],["opA_sel_o",[[24,7],[24,36]],[[24,27],[24,36]],["bsg_idiv_iterative_controller"],["port","logic"]],["opA_ld_o",[[25,7],[25,35]],[[25,27],[25,35]],["bsg_idiv_iterative_controller"],["port","logic"]],["opA_inv_o",[[26,7],[26,36]],[[26,27],[26,36]],["bsg_idiv_iterative_controller"],["port","logic"]],["opA_clr_l_o",[[27,7],[27,38]],[[27,27],[27,38]],["bsg_idiv_iterative_controller"],["port","logic"]],["opB_sel_o",[[29,7],[29,54]],[[29,45],[29,54]],["bsg_idiv_iterative_controller"],["port","logic"]],["opB_ld_o",[[30,7],[30,35]],[[30,27],[30,35]],["bsg_idiv_iterative_controller"],["port","logic"]],["opB_inv_o",[[31,7],[31,36]],[[31,27],[31,36]],["bsg_idiv_iterative_controller"],["port","logic"]],["opB_clr_l_o",[[32,7],[32,38]],[[32,27],[32,38]],["bsg_idiv_iterative_controller"],["port","logic"]],["opC_sel_o",[[34,7],[34,54]],[[34,45],[34,54]],["bsg_idiv_iterative_controller"],["port","logic"]],["opC_ld_o",[[35,7],[35,35]],[[35,27],[35,35]],["bsg_idiv_iterative_controller"],["port","logic"]],["latch_signed_div_o",[[37,7],[37,45]],[[37,27],[37,45]],["bsg_idiv_iterative_controller"],["port","logic"]],["adder1_cin_o",[[38,7],[38,39]],[[38,27],[38,39]],["bsg_idiv_iterative_controller"],["port","logic"]],["v_o",[[40,7],[40,30]],[[40,27],[40,30]],["bsg_idiv_iterative_controller"],["port","logic"]],["yumi_i",[[41,7],[41,33]],[[41,27],[41,33]],["bsg_idiv_iterative_controller"],["port","input"]],["q_neg_r",[[44,3],[44,16]],[[44,9],[44,16]],["bsg_idiv_iterative_controller"],["variable","logic"]],["r_neg_r",[[45,3],[45,16]],[[45,9],[45,16]],["bsg_idiv_iterative_controller"],["variable","logic"]],["neg_ld",[[46,3],[46,15]],[[46,9],[46,15]],["bsg_idiv_iterative_controller"],["variable","logic"]],["add1_neg_last_r",[[47,3],[47,24]],[[47,9],[47,24]],["bsg_idiv_iterative_controller"],["variable","logic"]],["add2_neg_last_r",[[47,3],[47,41]],[[47,26],[47,41]],["bsg_idiv_iterative_controller"],["variable","add1_neg_last_r"]],["WAIT",[[50,12],[50,16]],[[50,12],[50,16]],["bsg_idiv_iterative_controller"],["enum_member","#AnonymousEnum22"]],["NEG0",[[50,18],[50,22]],[[50,18],[50,22]],["bsg_idiv_iterative_controller"],["enum_member","#AnonymousEnum22"]],["NEG1",[[50,24],[50,28]],[[50,24],[50,28]],["bsg_idiv_iterative_controller"],["enum_member","#AnonymousEnum22"]],["SHIFT",[[50,30],[50,35]],[[50,30],[50,35]],["bsg_idiv_iterative_controller"],["enum_member","#AnonymousEnum22"]],["CALC",[[51,12],[51,16]],[[51,12],[51,16]],["bsg_idiv_iterative_controller"],["enum_member","#AnonymousEnum22"]],["REPAIR",[[52,12],[52,18]],[[52,12],[52,18]],["bsg_idiv_iterative_controller"],["enum_member","#AnonymousEnum22"]],["REMAIN",[[52,20],[52,26]],[[52,20],[52,26]],["bsg_idiv_iterative_controller"],["enum_member","#AnonymousEnum22"]],["QUOT",[[53,12],[53,16]],[[53,12],[53,16]],["bsg_idiv_iterative_controller"],["enum_member","#AnonymousEnum22"]],["DONE",[[53,17],[53,21]],[[53,17],[53,21]],["bsg_idiv_iterative_controller"],["enum_member","#AnonymousEnum22"]],["idiv_ctrl_stat",[[49,3],[53,39]],[[53,24],[53,38]],["bsg_idiv_iterative_controller"],["typedef","#AnonymousEnum22"]],["state",[[54,3],[54,23]],[[54,18],[54,23]],["bsg_idiv_iterative_controller"],["variable","idiv_ctrl_stat"]],["next_state",[[54,3],[54,35]],[[54,25],[54,35]],["bsg_idiv_iterative_controller"],["variable","state"]],["calc_cnt",[[69,2],[69,58]],[[69,50],[69,58]],["bsg_idiv_iterative_controller"],["variable","logic"]],["calc_up_li",[[70,2],[70,75]],[[70,7],[70,17]],["bsg_idiv_iterative_controller"],["variable","wire"]],["calc_done",[[71,2],[71,57]],[[71,7],[71,16]],["bsg_idiv_iterative_controller"],["variable","wire"]],["calc_counter",[[72,2],[83,7]],[[74,56],[74,68]],["bsg_idiv_iterative_controller"],["instance","bsg_counter_clear_up"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_idiv_iterative.sv",[[[[[["bsg_idiv_iterative",[[30,0],[45,6]],[[30,7],[30,25]],[],["module"]],[261,9]],[[["width_p",[[30,28],[30,48]],[[30,38],[30,45]],["bsg_idiv_iterative"],["parameter-port","parameter"]],["bitstack_p",[[30,50],[30,72]],[[30,60],[30,70]],["bsg_idiv_iterative"],["parameter-port","parameter"]],["bits_per_iter_p",[[30,74],[30,103]],[[30,84],[30,99]],["bsg_idiv_iterative"],["parameter-port","parameter"]],["clk_i",[[31,5],[31,33]],[[31,28],[31,33]],["bsg_idiv_iterative"],["port","input"]],["reset_i",[[32,5],[32,35]],[[32,28],[32,35]],["bsg_idiv_iterative"],["port","input"]],["v_i",[[34,5],[34,31]],[[34,28],[34,31]],["bsg_idiv_iterative"],["port","input"]],["ready_and_o",[[35,5],[35,39]],[[35,28],[35,39]],["bsg_idiv_iterative"],["port","output"]],["dividend_i",[[37,5],[37,38]],[[37,28],[37,38]],["bsg_idiv_iterative"],["port","input"]],["divisor_i",[[38,5],[38,37]],[[38,28],[38,37]],["bsg_idiv_iterative"],["port","input"]],["signed_div_i",[[39,5],[39,40]],[[39,28],[39,40]],["bsg_idiv_iterative"],["port","input"]],["v_o",[[41,5],[41,31]],[[41,28],[41,31]],["bsg_idiv_iterative"],["port","output"]],["quotient_o",[[42,5],[42,38]],[[42,28],[42,38]],["bsg_idiv_iterative"],["port","output"]],["remainder_o",[[43,5],[43,39]],[[43,28],[43,39]],["bsg_idiv_iterative"],["port","output"]],["yumi_i",[[44,5],[44,34]],[[44,28],[44,34]],["bsg_idiv_iterative"],["port","input"]],["opA_r",[[57,3],[57,25]],[[57,20],[57,25]],["bsg_idiv_iterative"],["variable","wire"]],["opC_r",[[60,3],[60,25]],[[60,20],[60,25]],["bsg_idiv_iterative"],["variable","wire"]],["signed_div_r",[[63,3],[63,28]],[[63,16],[63,28]],["bsg_idiv_iterative"],["variable","wire"]],["divisor_msb",[[64,3],[64,58]],[[64,8],[64,19]],["bsg_idiv_iterative"],["variable","wire"]],["dividend_msb",[[65,3],[65,59]],[[65,8],[65,20]],["bsg_idiv_iterative"],["variable","wire"]],["latch_signed_div_lo",[[67,3],[67,27]],[[67,8],[67,27]],["bsg_idiv_iterative"],["variable","wire"]],["req_reg",[[68,3],[73,9]],[[68,28],[68,35]],["bsg_idiv_iterative"],["instance","bsg_dff_en"]],["zero_divisor_li",[[76,3],[76,47]],[[76,16],[76,31]],["bsg_idiv_iterative"],["variable","wire"]],["opA_sel_lo",[[78,3],[78,26]],[[78,16],[78,26]],["bsg_idiv_iterative"],["variable","wire"]],["opA_mux",[[79,3],[79,28]],[[79,21],[79,28]],["bsg_idiv_iterative"],["variable","wire"]],["add1_out",[[81,3],[81,29]],[[81,21],[81,29]],["bsg_idiv_iterative"],["variable","wire"]],["add2_out",[[81,3],[81,39]],[[81,31],[81,39]],["bsg_idiv_iterative"],["variable","add1_out"]],["muxA",[[82,3],[86,6]],[[82,53],[82,57]],["bsg_idiv_iterative"],["instance","bsg_mux_one_hot"]],["opB_mux",[[88,3],[88,28]],[[88,21],[88,28]],["bsg_idiv_iterative"],["variable","wire"]],["opC_mux",[[88,3],[88,37]],[[88,30],[88,37]],["bsg_idiv_iterative"],["variable","opB_mux"]],["opB_sel_lo",[[89,3],[89,42]],[[89,32],[89,42]],["bsg_idiv_iterative"],["variable","wire"]],["opC_sel_lo",[[89,3],[89,54]],[[89,44],[89,54]],["bsg_idiv_iterative"],["variable","opB_sel_lo"]],["muxB",[[107,6],[111,9]],[[107,56],[107,60]],["bsg_idiv_iterative"],["instance","bsg_mux_one_hot"]],["muxC",[[113,6],[117,8]],[[113,56],[113,60]],["bsg_idiv_iterative"],["instance","bsg_mux_one_hot"]],["opA_ld_lo",[[121,3],[121,17]],[[121,8],[121,17]],["bsg_idiv_iterative"],["variable","wire"]],["opA_reg",[[122,3],[127,8]],[[122,36],[122,43]],["bsg_idiv_iterative"],["instance","bsg_dff_en"]],["opB_ld_lo",[[129,3],[129,25]],[[129,16],[129,25]],["bsg_idiv_iterative"],["variable","wire"]],["opB_r",[[130,3],[130,26]],[[130,21],[130,26]],["bsg_idiv_iterative"],["variable","wire"]],["opB_reg",[[131,3],[136,8]],[[131,36],[131,43]],["bsg_idiv_iterative"],["instance","bsg_dff_en"]],["opC_ld_lo",[[138,3],[138,17]],[[138,8],[138,17]],["bsg_idiv_iterative"],["variable","wire"]],["opC_reg",[[139,3],[144,8]],[[139,36],[139,43]],["bsg_idiv_iterative"],["instance","bsg_dff_en"]],["opA_inv_lo",[[146,2],[146,24]],[[146,14],[146,24]],["bsg_idiv_iterative"],["variable","wire"]],["opB_inv_lo",[[147,2],[147,24]],[[147,14],[147,24]],["bsg_idiv_iterative"],["variable","wire"]],["opA_clr_lo",[[148,2],[148,24]],[[148,14],[148,24]],["bsg_idiv_iterative"],["variable","wire"]],["opB_clr_lo",[[149,2],[149,24]],[[149,14],[149,24]],["bsg_idiv_iterative"],["variable","wire"]],["add1_in0",[[151,2],[151,27]],[[151,19],[151,27]],["bsg_idiv_iterative"],["variable","wire"]],["add1_in1",[[152,2],[152,27]],[[152,19],[152,27]],["bsg_idiv_iterative"],["variable","wire"]],["add2_in0",[[153,2],[153,27]],[[153,19],[153,27]],["bsg_idiv_iterative"],["variable","wire"]],["add2_in1",[[154,2],[154,27]],[[154,19],[154,27]],["bsg_idiv_iterative"],["variable","wire"]],["opA_xnor",[[159,4],[159,29]],[[159,21],[159,29]],["bsg_idiv_iterative"],["variable","wire"]],["xnor_opA",[[160,4],[164,9]],[[160,35],[160,43]],["bsg_idiv_iterative"],["instance","bsg_xnor"]],["opB_xnor",[[166,4],[166,29]],[[166,21],[166,29]],["bsg_idiv_iterative"],["variable","wire"]],["xnor_opB",[[167,4],[171,9]],[[167,35],[167,43]],["bsg_idiv_iterative"],["instance","bsg_xnor"]],["nor_opA",[[173,4],[177,9]],[[173,36],[173,43]],["bsg_idiv_iterative"],["instance","bsg_nor2"]],["nor_opB",[[179,4],[183,9]],[[179,36],[179,43]],["bsg_idiv_iterative"],["instance","bsg_nor2"]],["xor_add1",[[186,6],[190,11]],[[186,36],[186,44]],["bsg_idiv_iterative"],["instance","bsg_xor"]],["adder1_cin_lo",[[207,2],[207,20]],[[207,7],[207,20]],["bsg_idiv_iterative"],["variable","wire"]],["adder1",[[208,2],[213,4]],[[208,39],[208,45]],["bsg_idiv_iterative"],["instance","bsg_adder_cin"]],["adder2_cin",[[216,4],[216,40]],[[216,9],[216,19]],["bsg_idiv_iterative"],["variable","wire"]],["adder2",[[217,4],[222,6]],[[217,41],[217,47]],["bsg_idiv_iterative"],["instance","bsg_adder_cin"]],["control",[[228,2],[260,6]],[[228,88],[228,95]],["bsg_idiv_iterative"],["instance","bsg_idiv_iterative_controller"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_idiv_unsigned_recip.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_imul_iterative.sv",[[[[[["bsg_imul_iterative",[[48,0],[65,6]],[[48,7],[48,25]],[],["module"]],[244,9]],[[["width_p",[[48,30],[48,42]],[[48,30],[48,37]],["bsg_imul_iterative"],["parameter-port"]],["clk_i",[[49,5],[49,33]],[[49,28],[49,33]],["bsg_imul_iterative"],["port","input"]],["reset_i",[[50,5],[50,35]],[[50,28],[50,35]],["bsg_imul_iterative"],["port","input"]],["v_i",[[52,5],[52,31]],[[52,28],[52,31]],["bsg_imul_iterative"],["port","input"]],["ready_and_o",[[53,5],[53,39]],[[53,28],[53,39]],["bsg_imul_iterative"],["port","output"]],["opA_i",[[55,5],[55,33]],[[55,28],[55,33]],["bsg_imul_iterative"],["port","input"]],["signed_opA_i",[[56,5],[56,40]],[[56,28],[56,40]],["bsg_imul_iterative"],["port","input"]],["opB_i",[[57,5],[57,33]],[[57,28],[57,33]],["bsg_imul_iterative"],["port","input"]],["signed_opB_i",[[58,5],[58,40]],[[58,28],[58,40]],["bsg_imul_iterative"],["port","input"]],["gets_high_part_i",[[60,5],[60,44]],[[60,28],[60,44]],["bsg_imul_iterative"],["port","input"]],["v_o",[[62,5],[62,31]],[[62,28],[62,31]],["bsg_imul_iterative"],["port","output"]],["result_o",[[63,5],[63,36]],[[63,28],[63,36]],["bsg_imul_iterative"],["port","output"]],["yumi_i",[[64,5],[64,34]],[[64,28],[64,34]],["bsg_imul_iterative"],["port","input"]],["lg_width_lp",[[67,4],[67,59]],[[67,15],[67,26]],["bsg_imul_iterative"],["localparam"]],["shift_counter_r",[[71,3],[71,42]],[[71,27],[71,42]],["bsg_imul_iterative"],["variable","logic"]],["gets_high_part_r",[[72,3],[72,43]],[[72,27],[72,43]],["bsg_imul_iterative"],["variable","logic"]],["shift_counter_full",[[74,3],[76,48]],[[74,8],[74,26]],["bsg_imul_iterative"],["variable","wire"]],["IDLE",[[79,28],[79,32]],[[79,28],[79,32]],["bsg_imul_iterative"],["enum_member","#AnonymousEnum23"]],["NEG_A",[[79,34],[79,39]],[[79,34],[79,39]],["bsg_imul_iterative"],["enum_member","#AnonymousEnum23"]],["NEG_B",[[79,41],[79,46]],[[79,41],[79,46]],["bsg_imul_iterative"],["enum_member","#AnonymousEnum23"]],["CALC",[[79,48],[79,52]],[[79,48],[79,52]],["bsg_imul_iterative"],["enum_member","#AnonymousEnum23"]],["NEG_R",[[79,54],[79,59]],[[79,54],[79,59]],["bsg_imul_iterative"],["enum_member","#AnonymousEnum23"]],["DONE",[[79,61],[79,65]],[[79,61],[79,65]],["bsg_imul_iterative"],["enum_member","#AnonymousEnum23"]],["imul_ctrl_stat",[[79,3],[79,83]],[[79,68],[79,82]],["bsg_imul_iterative"],["typedef","#AnonymousEnum23"]],["curr_state_r",[[80,3],[80,30]],[[80,18],[80,30]],["bsg_imul_iterative"],["variable","imul_ctrl_stat"]],["next_state",[[80,3],[80,42]],[[80,32],[80,42]],["bsg_imul_iterative"],["variable","curr_state_r"]],["opA_r",[[127,2],[127,28]],[[127,23],[127,28]],["bsg_imul_iterative"],["variable","logic"]],["opB_r",[[127,2],[127,35]],[[127,30],[127,35]],["bsg_imul_iterative"],["variable","opA_r"]],["result_r",[[127,2],[127,45]],[[127,37],[127,45]],["bsg_imul_iterative"],["variable","opB_r"]],["adder_a",[[128,2],[128,30]],[[128,23],[128,30]],["bsg_imul_iterative"],["variable","logic"]],["adder_b",[[128,2],[128,39]],[[128,32],[128,39]],["bsg_imul_iterative"],["variable","adder_a"]],["adder_result",[[129,2],[129,35]],[[129,23],[129,35]],["bsg_imul_iterative"],["variable","logic"]],["shifted_adder_result",[[129,2],[129,56]],[[129,36],[129,56]],["bsg_imul_iterative"],["variable","adder_result"]],["adder_neg_op",[[136,2],[138,45]],[[136,7],[136,19]],["bsg_imul_iterative"],["variable","wire"]],["latch_input",[[150,2],[150,38]],[[150,7],[150,18]],["bsg_imul_iterative"],["variable","wire"]],["signed_opA_r",[[151,2],[151,20]],[[151,8],[151,20]],["bsg_imul_iterative"],["variable","logic"]],["signed_opB_r",[[151,2],[151,34]],[[151,22],[151,34]],["bsg_imul_iterative"],["variable","signed_opA_r"]],["need_neg_result_r",[[151,2],[151,53]],[[151,36],[151,53]],["bsg_imul_iterative"],["variable","signed_opB_r"]],["signed_opA",[[153,2],[153,52]],[[153,8],[153,18]],["bsg_imul_iterative"],["variable","wire"]],["signed_opB",[[154,2],[154,52]],[[154,8],[154,18]],["bsg_imul_iterative"],["variable","wire"]],["shifted_lsb",[[202,2],[202,62]],[[202,7],[202,18]],["bsg_imul_iterative"],["variable","wire"]],["all_sh_lsb_zero_r",[[204,2],[204,25]],[[204,8],[204,25]],["bsg_imul_iterative"],["variable","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_inv.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_less_than.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_level_shift_up_down_sink.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_level_shift_up_down_source.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_lfsr.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_locking_arb_fixed.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_lru_pseudo_tree_backup.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_lru_pseudo_tree_decode.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_lru_pseudo_tree_encode.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul_add_unsigned.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul_array_row.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul_array.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul_pipelined.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul_synth.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul/bsg_mul_booth_4_block_rep.sv",[[[[[["bsg_mul_booth_4_block_rep",[[2,0],[14,7]],[[2,7],[2,32]],[],["module"]],[41,9]],[[["blocks_p",[[2,35],[2,62]],[[2,52],[2,60]],["bsg_mul_booth_4_block_rep"],["parameter-port","parameter"]],["S_above_vec_p",[[3,36],[3,61]],[[3,46],[3,59]],["bsg_mul_booth_4_block_rep"],["parameter-port","parameter"]],["dot_bar_vec_p",[[4,36],[4,61]],[[4,46],[4,59]],["bsg_mul_booth_4_block_rep"],["parameter-port","parameter"]],["B_vec_p",[[5,36],[5,55]],[[5,46],[5,53]],["bsg_mul_booth_4_block_rep"],["parameter-port","parameter"]],["one_vec_p",[[6,36],[6,57]],[[6,46],[6,55]],["bsg_mul_booth_4_block_rep"],["parameter-port","parameter"]],["SDN_i",[[8,5],[8,27]],[[8,22],[8,27]],["bsg_mul_booth_4_block_rep"],["port","input"]],["cr_i",[[9,7],[9,33]],[[9,29],[9,33]],["bsg_mul_booth_4_block_rep"],["port","input"]],["y_vec_i",[[10,7],[10,46]],[[10,39],[10,46]],["bsg_mul_booth_4_block_rep"],["port","input"]],["cl_o",[[11,7],[11,33]],[[11,29],[11,33]],["bsg_mul_booth_4_block_rep"],["port","output"]],["c_o",[[12,7],[12,32]],[[12,29],[12,32]],["bsg_mul_booth_4_block_rep"],["port","output"]],["s_o",[[13,7],[13,32]],[[13,29],[13,32]],["bsg_mul_booth_4_block_rep"],["port","output"]],["ci_local",[[16,3],[16,29]],[[16,21],[16,29]],["bsg_mul_booth_4_block_rep"],["variable","wire"]],["i",[[18,3],[18,11]],[[18,10],[18,11]],["bsg_mul_booth_4_block_rep"],["variable","genvar"]],["S_above_vec_tmp",[[22,13],[22,79]],[[22,24],[22,39]],["bsg_mul_booth_4_block_rep"],["localparam"]],["S_dot_bar_vec_tmp",[[23,13],[23,79]],[[23,24],[23,41]],["bsg_mul_booth_4_block_rep"],["localparam"]],["B_vec_tmp",[[24,13],[24,79]],[[24,24],[24,33]],["bsg_mul_booth_4_block_rep"],["localparam"]],["one_vec_tmp",[[25,13],[25,79]],[[25,24],[25,35]],["bsg_mul_booth_4_block_rep"],["localparam"]],["b4b",[[27,13],[34,91]],[[33,13],[33,16]],["bsg_mul_booth_4_block_rep"],["instance","bsg_mul_booth_4_block"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul/bsg_mul_booth_4_block.sv",[[[[[["bsg_mul_booth_4_block",[[4,0],[15,7]],[[4,7],[4,28]],[],["module"]],[41,9]],[[["S_above_vec_p",[[5,24],[5,48]],[[5,24],[5,37]],["bsg_mul_booth_4_block"],["parameter-port"]],["dot_bar_vec_p",[[6,25],[6,48]],[[6,25],[6,38]],["bsg_mul_booth_4_block"],["parameter-port","S_above_vec_p"]],["B_vec_p",[[7,25],[7,48]],[[7,25],[7,32]],["bsg_mul_booth_4_block"],["parameter-port","dot_bar_vec_p"]],["one_vec_p",[[8,25],[8,48]],[[8,25],[8,34]],["bsg_mul_booth_4_block"],["parameter-port","B_vec_p"]],["SDN_i",[[9,5],[9,27]],[[9,22],[9,27]],["bsg_mul_booth_4_block"],["port","input"]],["cr_i",[[10,7],[10,17]],[[10,13],[10,17]],["bsg_mul_booth_4_block"],["port","input"]],["y_i",[[11,7],[11,27]],[[11,24],[11,27]],["bsg_mul_booth_4_block"],["port","input"]],["cl_o",[[12,7],[12,18]],[[12,14],[12,18]],["bsg_mul_booth_4_block"],["port","output"]],["c_o",[[13,7],[13,17]],[[13,14],[13,17]],["bsg_mul_booth_4_block"],["port","output"]],["s_o",[[14,7],[14,17]],[[14,14],[14,17]],["bsg_mul_booth_4_block"],["port","output"]],["dot_vals",[[17,3],[17,22]],[[17,14],[17,22]],["bsg_mul_booth_4_block"],["variable","wire"]],["i",[[19,3],[19,15]],[[19,14],[19,15]],["bsg_mul_booth_4_block"],["variable","genvar"]],["c",[[39,3],[39,82]],[[39,18],[39,19]],["bsg_mul_booth_4_block"],["instance","bsg_mul_comp42"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul/bsg_mul_comp42_rep.sv",[[[[[["bsg_mul_comp42_rep",[[4,0],[11,6]],[[4,7],[4,25]],[],["module"]],[25,9]],[[["blocks_p",[[4,28],[4,48]],[[4,38],[4,46]],["bsg_mul_comp42_rep"],["parameter-port","parameter"]],["harden_p",[[4,50],[4,60]],[[4,50],[4,58]],["bsg_mul_comp42_rep"],["parameter-port","blocks_p"]],["i",[[6,4],[6,31]],[[6,30],[6,31]],["bsg_mul_comp42_rep"],["port","input"]],["cr_i",[[7,5],[7,15]],[[7,11],[7,15]],["bsg_mul_comp42_rep"],["port","input"]],["cl_o",[[8,5],[8,16]],[[8,12],[8,16]],["bsg_mul_comp42_rep"],["port","output"]],["c_o",[[9,5],[9,30]],[[9,27],[9,30]],["bsg_mul_comp42_rep"],["port","output"]],["s_o",[[10,5],[10,30]],[[10,27],[10,30]],["bsg_mul_comp42_rep"],["port","output"]],["j",[[13,3],[13,11]],[[13,10],[13,11]],["bsg_mul_comp42_rep"],["variable","genvar"]],["ci_local",[[14,3],[14,29]],[[14,21],[14,29]],["bsg_mul_comp42_rep"],["variable","wire"]],["tmp",[[21,8],[21,63]],[[21,19],[21,22]],["bsg_mul_comp42_rep"],["variable","wire"]],["c",[[23,8],[23,104]],[[23,23],[23,24]],["bsg_mul_comp42_rep"],["instance","bsg_mul_comp42"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mul/bsg_mul_comp42.sv",[[[[[["bsg_mul_comp42",[[4,0],[10,7]],[[4,7],[4,21]],[],["module"]],[17,9]],[[["i",[[5,5],[5,18]],[[5,17],[5,18]],["bsg_mul_comp42"],["port","input"]],["cr_i",[[6,7],[6,17]],[[6,13],[6,17]],["bsg_mul_comp42"],["port","input"]],["cl_o",[[7,7],[7,18]],[[7,14],[7,18]],["bsg_mul_comp42"],["port","output"]],["c_o",[[8,7],[8,17]],[[8,14],[8,17]],["bsg_mul_comp42"],["port","output"]],["s_o",[[9,7],[9,17]],[[9,14],[9,17]],["bsg_mul_comp42"],["port","output"]],["tmp",[[12,3],[12,21]],[[12,18],[12,21]],["bsg_mul_comp42"],["variable","wire"]],["csa_1",[[14,3],[14,80]],[[14,15],[14,20]],["bsg_mul_comp42"],["instance","bsg_mul_csa"]],["csa_2",[[15,3],[15,80]],[[15,15],[15,20]],["bsg_mul_comp42"],["instance","bsg_mul_csa"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mux_bitwise.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mux_butterfly.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mux_one_hot.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mux_segmented.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mux.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_mux2_gatestack.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_muxi2_gatestack.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_nand.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_nor2.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_nor3.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_pg_tree.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_popcount.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_priority_encode.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_reduce_segmented.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_reduce.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_rotate_left.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_rotate_right.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_round_robin_arb.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_scan.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_scheduler_dataflow.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_sparse_to_dense_boolean.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_strobe.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_swap.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_thermometer_count.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_tiehi.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_tielo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_transpose_reduce.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_transpose.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_unconcentrate_static.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_wait_after_reset.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_wait_cycles.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_xnor.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_xor.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_barrier.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_mesh_router_buffered.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_mesh_router_decoder_dor.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_mesh_router_pkg.sv",[[[[[["bsg_mesh_router_pkg",[[7,0],[7,28]],[[7,8],[7,27]],[],["package"]],[194,10]],[[["RW",[[13,4],[13,13]],[[13,4],[13,6]],["bsg_mesh_router_pkg"],["enum_member","#AnonymousEnum24"]],["RE",[[14,5],[14,14]],[[14,5],[14,7]],["bsg_mesh_router_pkg"],["enum_member","#AnonymousEnum24"]],["RN",[[15,5],[15,14]],[[15,5],[15,7]],["bsg_mesh_router_pkg"],["enum_member","#AnonymousEnum24"]],["RS",[[16,5],[16,14]],[[16,5],[16,7]],["bsg_mesh_router_pkg"],["enum_member","#AnonymousEnum24"]],["ruche_dirs_e",[[12,2],[17,17]],[[17,4],[17,16]],["bsg_mesh_router_pkg"],["typedef","#AnonymousEnum24"]],["StrictXY",[[32,2],[39,4]],[[32,28],[32,36]],["bsg_mesh_router_pkg"],["localparam","bit"]],["StrictYX",[[43,2],[50,4]],[[43,28],[43,36]],["bsg_mesh_router_pkg"],["localparam","bit"]],["HalfRucheX_StrictXY",[[62,2],[71,5]],[[62,28],[62,47]],["bsg_mesh_router_pkg"],["localparam","bit"]],["HalfRucheX_StrictYX",[[76,2],[85,4]],[[76,28],[76,47]],["bsg_mesh_router_pkg"],["localparam","bit"]],["FullRuche_StrictXY",[[92,2],[103,5]],[[92,28],[92,46]],["bsg_mesh_router_pkg"],["localparam","bit"]],["FullRuche_StrictYX",[[110,2],[121,5]],[[110,28],[110,46]],["bsg_mesh_router_pkg"],["localparam","bit"]],["HalfRucheX_FullyPopulated_StrictXY",[[131,2],[140,5]],[[131,28],[131,62]],["bsg_mesh_router_pkg"],["localparam","bit"]],["HalfRucheX_FullyPopulated_StrictYX",[[146,2],[155,4]],[[146,28],[146,62]],["bsg_mesh_router_pkg"],["localparam","bit"]],["FullRuche_FullyPopulated_StrictXY",[[164,2],[175,5]],[[164,28],[164,61]],["bsg_mesh_router_pkg"],["localparam","bit"]],["FullRuche_FullyPopulated_StrictYX",[[181,2],[192,5]],[[181,28],[181,61]],["bsg_mesh_router_pkg"],["localparam","bit"]]]]]]],[],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_mesh_router.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_mesh_stitch.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_mesh_to_ring_stitch.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_noc_pkg.sv",[[[[[["bsg_noc_pkg",[[2,0],[2,20]],[[2,8],[2,19]],[],["package"]],[7,0]],[[["P",[[5,27],[5,33]],[[5,27],[5,28]],["bsg_noc_pkg"],["enum_member","#AnonymousEnum25"]],["W",[[5,35],[5,36]],[[5,35],[5,36]],["bsg_noc_pkg"],["enum_member","#AnonymousEnum25"]],["E",[[5,38],[5,39]],[[5,38],[5,39]],["bsg_noc_pkg"],["enum_member","#AnonymousEnum25"]],["N",[[5,41],[5,42]],[[5,41],[5,42]],["bsg_noc_pkg"],["enum_member","#AnonymousEnum25"]],["S",[[5,44],[5,45]],[[5,44],[5,45]],["bsg_noc_pkg"],["enum_member","#AnonymousEnum25"]],["Dirs",[[5,2],[5,52]],[[5,47],[5,51]],["bsg_noc_pkg"],["typedef","#AnonymousEnum25"]]]]]]],[],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_noc_repeater_node.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_ready_and_link_async_to_wormhole.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_router_crossbar_o_by_i.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_concentrator_in.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_concentrator_out.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_concentrator.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_adapter_in.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_adapter_out.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_decoder_dor.sv",[[[[[["bsg_wormhole_router_decoder_dor",[[10,0],[24,6]],[[10,7],[10,38]],[],["module"]],[81,9]],[[["dims_p",[[11,2],[11,20]],[[11,12],[11,18]],["bsg_wormhole_router_decoder_dor"],["parameter-port","parameter"]],["cord_dims_p",[[14,3],[14,31]],[[14,13],[14,24]],["bsg_wormhole_router_decoder_dor"],["parameter-port","parameter"]],["reverse_order_p",[[15,3],[15,30]],[[15,13],[15,28]],["bsg_wormhole_router_decoder_dor"],["parameter-port","parameter"]],["cord_markers_pos_p",[[18,4],[18,66]],[[18,18],[18,36]],["bsg_wormhole_router_decoder_dor"],["parameter-port","int"]],["output_dirs_lp",[[19,4],[19,39]],[[19,14],[19,28]],["bsg_wormhole_router_decoder_dor"],["parameter-port","parameter"]],["target_cord_i",[[21,4],[21,61]],[[21,48],[21,61]],["bsg_wormhole_router_decoder_dor"],["port","input"]],["my_cord_i",[[22,6],[22,61]],[[22,52],[22,61]],["bsg_wormhole_router_decoder_dor"],["port","input"]],["req_o",[[23,6],[23,61]],[[23,56],[23,61]],["bsg_wormhole_router_decoder_dor"],["port","output"]],["i",[[26,3],[26,11]],[[26,10],[26,11]],["bsg_wormhole_router_decoder_dor"],["variable","genvar"]],["eq",[[28,3],[28,24]],[[28,22],[28,24]],["bsg_wormhole_router_decoder_dor"],["variable","logic"]],["lt",[[28,3],[28,28]],[[28,26],[28,28]],["bsg_wormhole_router_decoder_dor"],["variable","eq"]],["gt",[[28,3],[28,32]],[[28,30],[28,32]],["bsg_wormhole_router_decoder_dor"],["variable","lt"]],["upper_marker_lp",[[32,8],[32,61]],[[32,19],[32,34]],["bsg_wormhole_router_decoder_dor"],["localparam"]],["lower_marker_lp",[[33,8],[33,59]],[[33,19],[33,34]],["bsg_wormhole_router_decoder_dor"],["localparam"]],["local_cord_width_p",[[34,8],[34,74]],[[34,19],[34,37]],["bsg_wormhole_router_decoder_dor"],["localparam"]],["targ_cord",[[36,8],[36,98]],[[36,38],[36,47]],["bsg_wormhole_router_decoder_dor"],["variable","wire"]],["my_cord",[[37,8],[37,98]],[[37,38],[37,45]],["bsg_wormhole_router_decoder_dor"],["variable","wire"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_input_control.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_output_control.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_packet_parser.sv",[[[[[["bsg_wormhole_router_packet_parser",[[16,0],[27,6]],[[16,7],[16,40]],[],["module"]],[42,9]],[[["payload_len_bits_p",[[16,43],[16,87]],[[16,53],[16,87]],["bsg_wormhole_router_packet_parser"],["parameter-port","parameter"]],["clk_i",[[17,4],[17,15]],[[17,10],[17,15]],["bsg_wormhole_router_packet_parser"],["port","input"]],["reset_i",[[18,6],[18,19]],[[18,12],[18,19]],["bsg_wormhole_router_packet_parser"],["port","input"]],["fifo_v_i",[[19,6],[19,20]],[[19,12],[19,20]],["bsg_wormhole_router_packet_parser"],["port","input"]],["fifo_payload_len_i",[[20,6],[20,55]],[[20,37],[20,55]],["bsg_wormhole_router_packet_parser"],["port","input"]],["fifo_yumi_i",[[23,6],[23,23]],[[23,12],[23,23]],["bsg_wormhole_router_packet_parser"],["port","input"]],["expecting_header_r_o",[[26,6],[26,33]],[[26,13],[26,33]],["bsg_wormhole_router_packet_parser"],["port","output"]],["ic",[[29,2],[40,3]],[[31,39],[31,41]],["bsg_wormhole_router_packet_parser"],["instance","bsg_wormhole_router_input_control"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_router_pkg.sv",[[[[[["bsg_wormhole_router_pkg",[[2,0],[2,32]],[[2,8],[2,31]],[],["package"]],[144,10]],[[["StrictX",[[3,2],[14,32]],[[3,34],[3,41]],["bsg_wormhole_router_pkg"],["localparam","bit"]],["X_AllowLoopBack",[[16,2],[27,32]],[[16,34],[16,49]],["bsg_wormhole_router_pkg"],["localparam","bit"]],["StrictXY",[[29,2],[46,33]],[[29,33],[29,41]],["bsg_wormhole_router_pkg"],["localparam","bit"]],["StrictYX",[[48,2],[65,33]],[[48,33],[48,41]],["bsg_wormhole_router_pkg"],["localparam","bit"]],["XY_Allow_S",[[68,1],[85,33]],[[68,32],[68,42]],["bsg_wormhole_router_pkg"],["localparam","bit"]],["XY_Allow_N",[[87,1],[104,33]],[[87,33],[87,43]],["bsg_wormhole_router_pkg"],["localparam","bit"]],["YX_Allow_W",[[106,1],[123,33]],[[107,19],[107,29]],["bsg_wormhole_router_pkg"],["localparam","bit"]],["YX_Allow_E",[[125,1],[142,33]],[[126,19],[126,29]],["bsg_wormhole_router_pkg"],["localparam","bit"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],[],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_noc/bsg_wormhole_router.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_tag/bsg_tag_bitbang.sv",[[[[[["bsg_tag_bitbang",[[33,0],[44,2]],[[33,7],[33,22]],[],["module"]],[74,0]],[[["clk_i",[[34,4],[34,15]],[[34,10],[34,15]],["bsg_tag_bitbang"],["port","input"]],["reset_i",[[35,4],[35,17]],[[35,10],[35,17]],["bsg_tag_bitbang"],["port","input"]],["data_i",[[36,4],[36,16]],[[36,10],[36,16]],["bsg_tag_bitbang"],["port","input"]],["v_i",[[37,4],[37,13]],[[37,10],[37,13]],["bsg_tag_bitbang"],["port","input"]],["ready_and_o",[[38,4],[38,28]],[[38,17],[38,28]],["bsg_tag_bitbang"],["port","logic"]],["tag_clk_r_o",[[42,4],[42,28]],[[42,17],[42,28]],["bsg_tag_bitbang"],["port","logic"]],["tag_data_r_o",[[43,4],[43,29]],[[43,17],[43,29]],["bsg_tag_bitbang"],["port","logic"]],["tag_clk_r",[[46,2],[46,17]],[[46,8],[46,17]],["bsg_tag_bitbang"],["variable","logic"]],["tag_data_r",[[47,2],[47,18]],[[47,8],[47,18]],["bsg_tag_bitbang"],["variable","logic"]],["tag_clk_n",[[49,2],[49,39]],[[49,7],[49,16]],["bsg_tag_bitbang"],["variable","wire"]],["tag_clk_reg",[[51,2],[59,3]],[[54,4],[54,15]],["bsg_tag_bitbang"],["instance","bsg_dff_reset"]],["tag_data_reg",[[61,2],[67,3]],[[62,4],[62,16]],["bsg_tag_bitbang"],["instance","bsg_dff_en"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_tag/bsg_tag_client_unsync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_tag/bsg_tag_client.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_tag/bsg_tag_master_decentralized.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_tag/bsg_tag_master.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_tag/bsg_tag_pkg.sv",[[[[[["bsg_tag_pkg",[[0,0],[0,20]],[[0,8],[0,19]],[],["package"]],[12,10]],[[["bsg_tag_s",[[1,3],[9,12]],[[9,2],[9,11]],["bsg_tag_pkg"],["typedef","#AnonymousStructUnion15"]]],[],[[[["#AnonymousStructUnion15",[[1,11],[9,1]],[[1,11],[1,17]],["bsg_tag_pkg"],["struct"]],[9,0]],[[["clk",[[2,6],[2,15]],[[2,12],[2,15]],["bsg_tag_pkg","#AnonymousStructUnion15"],["struct_union_member"]],["op",[[4,6],[4,14]],[[4,12],[4,14]],["bsg_tag_pkg","#AnonymousStructUnion15"],["struct_union_member"]],["param",[[5,6],[5,17]],[[5,12],[5,17]],["bsg_tag_pkg","#AnonymousStructUnion15"],["struct_union_member"]],["en",[[8,6],[8,14]],[[8,12],[8,14]],["bsg_tag_pkg","#AnonymousStructUnion15"],["struct_union_member"]]]]]]]]]],[],1]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_tag/bsg_tag_trace_replay.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_dramsim3_pkg.sv",[[[[[["bsg_dramsim3_pkg",[[0,0],[0,25]],[[0,8],[0,24]],[],["package"]],[12,10]],[[["max_cfgs",[[3,2],[3,32]],[[3,17],[3,25]],["bsg_dramsim3_pkg"],["localparam","int"]],["lg_max_cfgs",[[4,2],[4,57]],[[4,17],[4,28]],["bsg_dramsim3_pkg"],["localparam","int"]],["e_ro_ra_bg_ba_ch_co",[[7,4],[7,23]],[[7,4],[7,23]],["bsg_dramsim3_pkg"],["enum_member","#AnonymousEnum26"]],["e_ro_ra_bg_ba_co_ch",[[8,4],[8,23]],[[8,4],[8,23]],["bsg_dramsim3_pkg"],["enum_member","#AnonymousEnum26"]],["e_ro_ch_ra_ba_bg_co",[[9,4],[9,23]],[[9,4],[9,23]],["bsg_dramsim3_pkg"],["enum_member","#AnonymousEnum26"]],["bsg_dramsim3_address_mapping_e",[[6,2],[10,35]],[[10,4],[10,34]],["bsg_dramsim3_pkg"],["typedef","#AnonymousEnum26"]]]]],[[["bsg_dramsim3_hbm2_8gb_x128_pkg",[[16,0],[16,39]],[[16,8],[16,38]],[],["package"]],[38,10]],[[["tck_ps",[[17,2],[17,30]],[[17,16],[17,22]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","int"]],["channel_addr_width_p",[[18,2],[18,42]],[[18,16],[18,36]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","int"]],["data_width_p",[[19,2],[19,33]],[[19,16],[19,28]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","int"]],["num_channels_p",[[20,2],[20,33]],[[20,16],[20,30]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","int"]],["num_columns_p",[[21,2],[21,33]],[[21,16],[21,29]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","int"]],["num_rows_p",[[22,2],[22,33]],[[22,16],[22,26]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","int"]],["num_ba_p",[[23,2],[23,27]],[[23,16],[23,24]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","int"]],["num_bg_p",[[24,2],[24,27]],[[24,16],[24,24]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","int"]],["num_ranks_p",[[25,2],[25,30]],[[25,16],[25,27]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","int"]],["size_in_bits_p",[[26,2],[26,41]],[[26,20],[26,34]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","longint"]],["config_p",[[27,2],[27,48]],[[27,19],[27,27]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","string"]],["address_mapping_p",[[28,2],[28,117]],[[28,61],[28,78]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["parameter","bsg_dramsim3_pkg::bsg_dramsim3_address_mapping_e"]],["dram_ch_addr_s",[[30,2],[36,19]],[[36,4],[36,18]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["typedef","#AnonymousStructUnion16"]]],[],[[[["#AnonymousStructUnion16",[[30,10],[36,3]],[[30,10],[30,16]],["bsg_dramsim3_hbm2_8gb_x128_pkg"],["struct"]],[36,2]],[[["ro",[[31,4],[31,37]],[[31,35],[31,37]],["bsg_dramsim3_hbm2_8gb_x128_pkg","#AnonymousStructUnion16"],["struct_union_member"]],["bg",[[32,4],[32,35]],[[32,33],[32,35]],["bsg_dramsim3_hbm2_8gb_x128_pkg","#AnonymousStructUnion16"],["struct_union_member"]],["ba",[[33,4],[33,35]],[[33,33],[33,35]],["bsg_dramsim3_hbm2_8gb_x128_pkg","#AnonymousStructUnion16"],["struct_union_member"]],["co",[[34,4],[34,40]],[[34,38],[34,40]],["bsg_dramsim3_hbm2_8gb_x128_pkg","#AnonymousStructUnion16"],["struct_union_member"]],["byte_offset",[[35,4],[35,51]],[[35,40],[35,51]],["bsg_dramsim3_hbm2_8gb_x128_pkg","#AnonymousStructUnion16"],["struct_union_member"]]]]]]]],[[["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg",[[44,0],[44,43]],[[44,8],[44,42]],[],["package"]],[67,0]],[[["tck_ps",[[45,2],[45,30]],[[45,16],[45,22]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","int"]],["channel_addr_width_p",[[46,2],[46,42]],[[46,16],[46,36]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","int"]],["data_width_p",[[47,2],[47,33]],[[47,16],[47,28]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","int"]],["num_channels_p",[[48,2],[48,34]],[[48,16],[48,30]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","int"]],["num_columns_p",[[49,2],[49,33]],[[49,16],[49,29]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","int"]],["num_rows_p",[[50,2],[50,33]],[[50,16],[50,26]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","int"]],["num_ba_p",[[51,2],[51,27]],[[51,16],[51,24]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","int"]],["num_bg_p",[[52,2],[52,27]],[[52,16],[52,24]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","int"]],["num_ranks_p",[[53,2],[53,30]],[[53,16],[53,27]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","int"]],["size_in_bits_p",[[54,2],[54,41]],[[54,20],[54,34]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","longint"]],["config_p",[[55,2],[55,52]],[[55,19],[55,27]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","string"]],["address_mapping_p",[[56,2],[56,117]],[[56,61],[56,78]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["parameter","bsg_dramsim3_pkg::bsg_dramsim3_address_mapping_e"]],["dram_ch_addr_s",[[58,2],[64,19]],[[64,4],[64,18]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["typedef","#AnonymousStructUnion17"]]],[],[[[["#AnonymousStructUnion17",[[58,10],[64,3]],[[58,10],[58,16]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg"],["struct"]],[64,2]],[[["ro",[[59,4],[59,37]],[[59,35],[59,37]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg","#AnonymousStructUnion17"],["struct_union_member"]],["bg",[[60,4],[60,35]],[[60,33],[60,35]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg","#AnonymousStructUnion17"],["struct_union_member"]],["ba",[[61,4],[61,35]],[[61,33],[61,35]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg","#AnonymousStructUnion17"],["struct_union_member"]],["co",[[62,4],[62,40]],[[62,38],[62,40]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg","#AnonymousStructUnion17"],["struct_union_member"]],["byte_offset",[[63,4],[63,51]],[[63,40],[63,51]],["bsg_dramsim3_hbm2_8gb_x64_32ba_pkg","#AnonymousStructUnion17"],["struct_union_member"]]]]]]]],[[["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg",[[73,0],[73,43]],[[73,8],[73,42]],[],["package"]],[96,0]],[[["tck_ps",[[74,2],[74,30]],[[74,16],[74,22]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","int"]],["channel_addr_width_p",[[75,2],[75,42]],[[75,16],[75,36]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","int"]],["data_width_p",[[76,2],[76,33]],[[76,16],[76,28]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","int"]],["num_channels_p",[[77,2],[77,33]],[[77,16],[77,30]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","int"]],["num_columns_p",[[78,2],[78,33]],[[78,16],[78,29]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","int"]],["num_rows_p",[[79,2],[79,33]],[[79,16],[79,26]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","int"]],["num_ba_p",[[80,2],[80,27]],[[80,16],[80,24]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","int"]],["num_bg_p",[[81,2],[81,27]],[[81,16],[81,24]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","int"]],["num_ranks_p",[[82,2],[82,30]],[[82,16],[82,27]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","int"]],["size_in_bits_p",[[83,2],[83,41]],[[83,20],[83,34]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","longint"]],["config_p",[[84,2],[84,52]],[[84,19],[84,27]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","string"]],["address_mapping_p",[[85,2],[85,117]],[[85,61],[85,78]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["parameter","bsg_dramsim3_pkg::bsg_dramsim3_address_mapping_e"]],["dram_ch_addr_s",[[87,2],[93,19]],[[93,4],[93,18]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["typedef","#AnonymousStructUnion18"]]],[],[[[["#AnonymousStructUnion18",[[87,10],[93,3]],[[87,10],[87,16]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg"],["struct"]],[93,2]],[[["ro",[[88,4],[88,37]],[[88,35],[88,37]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg","#AnonymousStructUnion18"],["struct_union_member"]],["bg",[[89,4],[89,35]],[[89,33],[89,35]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg","#AnonymousStructUnion18"],["struct_union_member"]],["ba",[[90,4],[90,35]],[[90,33],[90,35]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg","#AnonymousStructUnion18"],["struct_union_member"]],["co",[[91,4],[91,40]],[[91,38],[91,40]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg","#AnonymousStructUnion18"],["struct_union_member"]],["byte_offset",[[92,4],[92,51]],[[92,40],[92,51]],["bsg_dramsim3_hbm2_1gb_x64_32ba_pkg","#AnonymousStructUnion18"],["struct_union_member"]]]]]]]],[[["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg",[[102,0],[102,43]],[[102,8],[102,42]],[],["package"]],[125,0]],[[["tck_ps",[[103,2],[103,30]],[[103,16],[103,22]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","int"]],["channel_addr_width_p",[[104,2],[104,42]],[[104,16],[104,36]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","int"]],["data_width_p",[[105,2],[105,33]],[[105,16],[105,28]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","int"]],["num_channels_p",[[106,2],[106,33]],[[106,16],[106,30]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","int"]],["num_columns_p",[[107,2],[107,33]],[[107,16],[107,29]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","int"]],["num_rows_p",[[108,2],[108,33]],[[108,16],[108,26]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","int"]],["num_ba_p",[[109,2],[109,27]],[[109,16],[109,24]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","int"]],["num_bg_p",[[110,2],[110,27]],[[110,16],[110,24]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","int"]],["num_ranks_p",[[111,2],[111,30]],[[111,16],[111,27]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","int"]],["size_in_bits_p",[[112,2],[112,41]],[[112,20],[112,34]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","longint"]],["config_p",[[113,2],[113,52]],[[113,19],[113,27]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","string"]],["address_mapping_p",[[114,2],[114,117]],[[114,61],[114,78]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["parameter","bsg_dramsim3_pkg::bsg_dramsim3_address_mapping_e"]],["dram_ch_addr_s",[[116,2],[122,19]],[[122,4],[122,18]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["typedef","#AnonymousStructUnion19"]]],[],[[[["#AnonymousStructUnion19",[[116,10],[122,3]],[[116,10],[116,16]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg"],["struct"]],[122,2]],[[["ro",[[117,4],[117,37]],[[117,35],[117,37]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg","#AnonymousStructUnion19"],["struct_union_member"]],["bg",[[118,4],[118,35]],[[118,33],[118,35]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg","#AnonymousStructUnion19"],["struct_union_member"]],["ba",[[119,4],[119,35]],[[119,33],[119,35]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg","#AnonymousStructUnion19"],["struct_union_member"]],["co",[[120,4],[120,40]],[[120,38],[120,40]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg","#AnonymousStructUnion19"],["struct_union_member"]],["byte_offset",[[121,4],[121,51]],[[121,40],[121,51]],["bsg_dramsim3_hbm2_2gb_x64_32ba_pkg","#AnonymousStructUnion19"],["struct_union_member"]]]]]]]],[[["bsg_dramsim3_hbm2_16gb_x64_pkg",[[129,0],[129,39]],[[129,8],[129,38]],[],["package"]],[152,0]],[[["tck_ps",[[130,2],[130,30]],[[130,16],[130,22]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","int"]],["channel_addr_width_p",[[131,2],[131,42]],[[131,16],[131,36]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","int"]],["data_width_p",[[132,2],[132,33]],[[132,16],[132,28]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","int"]],["num_channels_p",[[133,2],[133,34]],[[133,16],[133,30]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","int"]],["num_columns_p",[[134,2],[134,33]],[[134,16],[134,29]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","int"]],["num_rows_p",[[135,2],[135,33]],[[135,16],[135,26]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","int"]],["num_ba_p",[[136,2],[136,27]],[[136,16],[136,24]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","int"]],["num_bg_p",[[137,2],[137,27]],[[137,16],[137,24]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","int"]],["num_ranks_p",[[138,2],[138,30]],[[138,16],[138,27]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","int"]],["size_in_bits_p",[[139,2],[139,41]],[[139,20],[139,34]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","longint"]],["config_p",[[140,2],[140,48]],[[140,19],[140,27]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","string"]],["address_mapping_p",[[141,2],[141,117]],[[141,61],[141,78]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["parameter","bsg_dramsim3_pkg::bsg_dramsim3_address_mapping_e"]],["dram_ch_addr_s",[[143,2],[149,19]],[[149,4],[149,18]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["typedef","#AnonymousStructUnion20"]]],[],[[[["#AnonymousStructUnion20",[[143,10],[149,3]],[[143,10],[143,16]],["bsg_dramsim3_hbm2_16gb_x64_pkg"],["struct"]],[149,2]],[[["ro",[[144,4],[144,37]],[[144,35],[144,37]],["bsg_dramsim3_hbm2_16gb_x64_pkg","#AnonymousStructUnion20"],["struct_union_member"]],["bg",[[145,4],[145,35]],[[145,33],[145,35]],["bsg_dramsim3_hbm2_16gb_x64_pkg","#AnonymousStructUnion20"],["struct_union_member"]],["ba",[[146,4],[146,35]],[[146,33],[146,35]],["bsg_dramsim3_hbm2_16gb_x64_pkg","#AnonymousStructUnion20"],["struct_union_member"]],["co",[[147,4],[147,40]],[[147,38],[147,40]],["bsg_dramsim3_hbm2_16gb_x64_pkg","#AnonymousStructUnion20"],["struct_union_member"]],["byte_offset",[[148,4],[148,51]],[[148,40],[148,51]],["bsg_dramsim3_hbm2_16gb_x64_pkg","#AnonymousStructUnion20"],["struct_union_member"]]]]]]]],[[["bsg_dramsim3_hbm2_4gb_x128_pkg",[[155,0],[155,39]],[[155,8],[155,38]],[],["package"]],[177,10]],[[["tck_ps",[[156,2],[156,30]],[[156,16],[156,22]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","int"]],["channel_addr_width_p",[[157,2],[157,42]],[[157,16],[157,36]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","int"]],["data_width_p",[[158,2],[158,33]],[[158,16],[158,28]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","int"]],["num_channels_p",[[159,2],[159,33]],[[159,16],[159,30]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","int"]],["num_columns_p",[[160,2],[160,33]],[[160,16],[160,29]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","int"]],["num_rows_p",[[161,2],[161,33]],[[161,16],[161,26]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","int"]],["num_ba_p",[[162,2],[162,27]],[[162,16],[162,24]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","int"]],["num_bg_p",[[163,2],[163,27]],[[163,16],[163,24]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","int"]],["num_ranks_p",[[164,2],[164,30]],[[164,16],[164,27]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","int"]],["size_in_bits_p",[[165,2],[165,41]],[[165,20],[165,34]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","longint"]],["config_p",[[166,2],[166,48]],[[166,19],[166,27]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","string"]],["address_mapping_p",[[167,2],[167,117]],[[167,61],[167,78]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["parameter","bsg_dramsim3_pkg::bsg_dramsim3_address_mapping_e"]],["dram_ch_addr_s",[[169,2],[175,19]],[[175,4],[175,18]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["typedef","#AnonymousStructUnion21"]]],[],[[[["#AnonymousStructUnion21",[[169,10],[175,3]],[[169,10],[169,16]],["bsg_dramsim3_hbm2_4gb_x128_pkg"],["struct"]],[175,2]],[[["ro",[[170,4],[170,37]],[[170,35],[170,37]],["bsg_dramsim3_hbm2_4gb_x128_pkg","#AnonymousStructUnion21"],["struct_union_member"]],["bg",[[171,4],[171,35]],[[171,33],[171,35]],["bsg_dramsim3_hbm2_4gb_x128_pkg","#AnonymousStructUnion21"],["struct_union_member"]],["ba",[[172,4],[172,35]],[[172,33],[172,35]],["bsg_dramsim3_hbm2_4gb_x128_pkg","#AnonymousStructUnion21"],["struct_union_member"]],["co",[[173,4],[173,40]],[[173,38],[173,40]],["bsg_dramsim3_hbm2_4gb_x128_pkg","#AnonymousStructUnion21"],["struct_union_member"]],["byte_offset",[[174,4],[174,51]],[[174,40],[174,51]],["bsg_dramsim3_hbm2_4gb_x128_pkg","#AnonymousStructUnion21"],["struct_union_member"]]]]]]]],[[["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg",[[179,0],[179,45]],[[179,8],[179,44]],[],["package"]],[200,10]],[[["tck_ps",[[180,2],[180,30]],[[180,16],[180,22]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","int"]],["channel_addr_width_p",[[181,2],[181,42]],[[181,16],[181,36]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","int"]],["data_width_p",[[182,2],[182,33]],[[182,16],[182,28]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","int"]],["num_channels_p",[[183,2],[183,33]],[[183,16],[183,30]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","int"]],["num_columns_p",[[184,2],[184,34]],[[184,16],[184,29]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","int"]],["num_rows_p",[[185,2],[185,33]],[[185,16],[185,26]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","int"]],["num_ba_p",[[186,2],[186,27]],[[186,16],[186,24]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","int"]],["num_bg_p",[[187,2],[187,27]],[[187,16],[187,24]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","int"]],["num_ranks_p",[[188,2],[188,30]],[[188,16],[188,27]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","int"]],["size_in_bits_p",[[189,2],[189,41]],[[189,20],[189,34]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","longint"]],["config_p",[[190,2],[190,54]],[[190,19],[190,27]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","string"]],["address_mapping_p",[[191,2],[191,117]],[[191,61],[191,78]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["parameter","bsg_dramsim3_pkg::bsg_dramsim3_address_mapping_e"]],["dram_ch_addr_s",[[193,2],[198,19]],[[198,4],[198,18]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["typedef","#AnonymousStructUnion22"]]],[],[[[["#AnonymousStructUnion22",[[193,10],[198,3]],[[193,10],[193,16]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg"],["struct"]],[198,2]],[[["ro",[[194,4],[194,37]],[[194,35],[194,37]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg","#AnonymousStructUnion22"],["struct_union_member"]],["ba",[[195,4],[195,35]],[[195,33],[195,35]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg","#AnonymousStructUnion22"],["struct_union_member"]],["co",[[196,4],[196,40]],[[196,38],[196,40]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg","#AnonymousStructUnion22"],["struct_union_member"]],["byte_offset",[[197,4],[197,51]],[[197,40],[197,51]],["bsg_dramsim3_lpddr3_8gb_x32_1600_pkg","#AnonymousStructUnion22"],["struct_union_member"]]]]]]]],[[["bsg_dramsim3_lpddr_2Gb_x16_pkg",[[202,0],[202,39]],[[202,8],[202,38]],[],["package"]],[223,10]],[[["tck_ps",[[203,2],[203,28]],[[203,16],[203,22]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","int"]],["channel_addr_width_p",[[204,2],[204,40]],[[204,16],[204,36]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","int"]],["data_width_p",[[205,2],[205,33]],[[205,16],[205,28]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","int"]],["num_channels_p",[[206,2],[206,33]],[[206,16],[206,30]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","int"]],["num_columns_p",[[207,2],[207,34]],[[207,16],[207,29]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","int"]],["num_rows_p",[[208,2],[208,33]],[[208,16],[208,26]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","int"]],["num_ba_p",[[209,2],[209,27]],[[209,16],[209,24]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","int"]],["num_bg_p",[[210,2],[210,27]],[[210,16],[210,24]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","int"]],["num_ranks_p",[[211,2],[211,30]],[[211,16],[211,27]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","int"]],["size_in_bits_p",[[212,2],[212,41]],[[212,20],[212,34]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","longint"]],["config_p",[[213,2],[213,48]],[[213,19],[213,27]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter","string"]],["address_mapping_p",[[214,2],[214,68]],[[214,12],[214,29]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["parameter"]],["dram_ch_addr_s",[[216,2],[221,19]],[[221,4],[221,18]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["typedef","#AnonymousStructUnion23"]]],[],[[[["#AnonymousStructUnion23",[[216,10],[221,3]],[[216,10],[216,16]],["bsg_dramsim3_lpddr_2Gb_x16_pkg"],["struct"]],[221,2]],[[["ro",[[217,4],[217,37]],[[217,35],[217,37]],["bsg_dramsim3_lpddr_2Gb_x16_pkg","#AnonymousStructUnion23"],["struct_union_member"]],["ba",[[218,4],[218,35]],[[218,33],[218,35]],["bsg_dramsim3_lpddr_2Gb_x16_pkg","#AnonymousStructUnion23"],["struct_union_member"]],["co",[[219,4],[219,40]],[[219,38],[219,40]],["bsg_dramsim3_lpddr_2Gb_x16_pkg","#AnonymousStructUnion23"],["struct_union_member"]],["byte_offset",[[220,4],[220,51]],[[220,40],[220,51]],["bsg_dramsim3_lpddr_2Gb_x16_pkg","#AnonymousStructUnion23"],["struct_union_member"]]]]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],["bsg_dramsim3_pkg"],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_ascii_writer.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_axi_mem.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_clock_gen_plusarg.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_clock_gen.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_delay_line.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_clock_gen.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_cycle_counter.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_from_fifo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_gpio.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_rom.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_dpi_to_fifo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_dramsim3_map.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_dramsim3_unmap.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_dramsim3.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_ramulator_hbm.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_random_gen.sv",[[[[[["bsg_nonsynth_random_gen",[[15,0],[23,6]],[[15,7],[15,30]],[],["module"]],[37,0]],[[["width_p",[[16,7],[16,28]],[[16,17],[16,24]],["bsg_nonsynth_random_gen"],["parameter-port","parameter"]],["seed_p",[[17,7],[17,30]],[[17,17],[17,23]],["bsg_nonsynth_random_gen"],["parameter-port","parameter"]],["clk_i",[[19,7],[19,19]],[[19,14],[19,19]],["bsg_nonsynth_random_gen"],["port","input"]],["reset_i",[[20,7],[20,21]],[[20,14],[20,21]],["bsg_nonsynth_random_gen"],["port","input"]],["yumi_i",[[21,7],[21,20]],[[21,14],[21,20]],["bsg_nonsynth_random_gen"],["port","input"]],["data_o",[[22,7],[22,39]],[[22,33],[22,39]],["bsg_nonsynth_random_gen"],["port","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_test_rom.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_triwire.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_nonsynth_val_watcher_1p.sv",[[[[[["bsg_nonsynth_val_watcher_1p",[[2,0],[7,6]],[[2,7],[2,34]],[],["module"]],[31,0]],[[["string_p",[[2,37],[2,57]],[[2,37],[2,45]],["bsg_nonsynth_val_watcher_1p"],["parameter-port"]],["trigger_val_p",[[2,59],[2,77]],[[2,59],[2,72]],["bsg_nonsynth_val_watcher_1p"],["parameter-port","string_p"]],["val_size_p",[[2,79],[2,94]],[[2,79],[2,89]],["bsg_nonsynth_val_watcher_1p"],["parameter-port","trigger_val_p"]],["one_time_trigger_p",[[2,96],[2,121]],[[2,96],[2,114]],["bsg_nonsynth_val_watcher_1p"],["parameter-port","val_size_p"]],["p1_width_p",[[2,123],[2,136]],[[2,123],[2,133]],["bsg_nonsynth_val_watcher_1p"],["parameter-port","one_time_trigger_p"]],["extra_p",[[2,138],[2,149]],[[2,138],[2,145]],["bsg_nonsynth_val_watcher_1p"],["parameter-port","p1_width_p"]],["clk_i",[[3,4],[3,15]],[[3,10],[3,15]],["bsg_nonsynth_val_watcher_1p"],["port","input"]],["reset_i",[[4,6],[4,19]],[[4,12],[4,19]],["bsg_nonsynth_val_watcher_1p"],["port","input"]],["val_i",[[5,6],[5,34]],[[5,29],[5,34]],["bsg_nonsynth_val_watcher_1p"],["port","input"]],["p1_i",[[6,6],[6,33]],[[6,29],[6,33]],["bsg_nonsynth_val_watcher_1p"],["port","input"]],["triggered_r",[[9,3],[9,20]],[[9,9],[9,20]],["bsg_nonsynth_val_watcher_1p"],["variable","logic"]],["triggered_n",[[9,3],[9,33]],[[9,22],[9,33]],["bsg_nonsynth_val_watcher_1p"],["variable","triggered_r"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/bsg_trace_replay.sv",[[[[[["bsg_trace_replay",[[12,0],[44,6]],[[12,7],[12,23]],[],["module"]],[220,0]],[[["payload_width_p",[[13,6],[13,35]],[[13,16],[13,31]],["bsg_trace_replay"],["parameter-port","parameter"]],["rom_addr_width_p",[[14,6],[14,34]],[[14,16],[14,32]],["bsg_trace_replay"],["parameter-port","parameter"]],["counter_width_p",[[15,6],[15,60]],[[15,16],[15,31]],["bsg_trace_replay"],["parameter-port","parameter"]],["debug_p",[[16,6],[16,27]],[[16,16],[16,23]],["bsg_trace_replay"],["parameter-port","parameter"]],["finish_on_error_p",[[17,6],[17,37]],[[17,16],[17,33]],["bsg_trace_replay"],["parameter-port","parameter"]],["opcode_width_lp",[[19,6],[19,35]],[[19,16],[19,31]],["bsg_trace_replay"],["parameter-port","parameter"]],["clk_i",[[21,6],[21,17]],[[21,12],[21,17]],["bsg_trace_replay"],["port","input"]],["reset_i",[[22,6],[22,19]],[[22,12],[22,19]],["bsg_trace_replay"],["port","input"]],["en_i",[[23,6],[23,16]],[[23,12],[23,16]],["bsg_trace_replay"],["port","input"]],["v_i",[[26,6],[26,15]],[[26,12],[26,15]],["bsg_trace_replay"],["port","input"]],["data_i",[[27,6],[27,40]],[[27,34],[27,40]],["bsg_trace_replay"],["port","input"]],["ready_o",[[28,6],[28,26]],[[28,19],[28,26]],["bsg_trace_replay"],["port","logic"]],["v_o",[[31,6],[31,22]],[[31,19],[31,22]],["bsg_trace_replay"],["port","logic"]],["data_o",[[32,6],[32,47]],[[32,41],[32,47]],["bsg_trace_replay"],["port","logic"]],["yumi_i",[[33,6],[33,18]],[[33,12],[33,18]],["bsg_trace_replay"],["port","input"]],["rom_addr_o",[[38,6],[38,46]],[[38,36],[38,46]],["bsg_trace_replay"],["port","output"]],["rom_data_i",[[39,6],[39,49]],[[39,39],[39,49]],["bsg_trace_replay"],["port","input"]],["done_o",[[42,6],[42,25]],[[42,19],[42,25]],["bsg_trace_replay"],["port","logic"]],["error_o",[[43,6],[43,26]],[[43,19],[43,26]],["bsg_trace_replay"],["port","logic"]],["eNop",[[57,6],[57,15]],[[57,6],[57,10]],["bsg_trace_replay"],["enum_member","#AnonymousEnum27"]],["eSend",[[58,6],[58,16]],[[58,6],[58,11]],["bsg_trace_replay"],["enum_member","#AnonymousEnum27"]],["eReceive",[[59,6],[59,19]],[[59,6],[59,14]],["bsg_trace_replay"],["enum_member","#AnonymousEnum27"]],["eDone",[[60,6],[60,16]],[[60,6],[60,11]],["bsg_trace_replay"],["enum_member","#AnonymousEnum27"]],["eFinish",[[61,6],[61,18]],[[61,6],[61,13]],["bsg_trace_replay"],["enum_member","#AnonymousEnum27"]],["eCycleDec",[[62,6],[62,20]],[[62,6],[62,15]],["bsg_trace_replay"],["enum_member","#AnonymousEnum27"]],["eCycleInit",[[63,6],[63,21]],[[63,6],[63,16]],["bsg_trace_replay"],["enum_member","#AnonymousEnum27"]],["eOp",[[56,3],[64,9]],[[64,5],[64,8]],["bsg_trace_replay"],["typedef","#AnonymousEnum27"]],["cycle_ctr_r",[[67,3],[67,42]],[[67,31],[67,42]],["bsg_trace_replay"],["variable","logic"]],["cycle_ctr_n",[[67,3],[67,55]],[[67,44],[67,55]],["bsg_trace_replay"],["variable","cycle_ctr_r"]],["addr_r",[[69,3],[69,38]],[[69,32],[69,38]],["bsg_trace_replay"],["variable","logic"]],["addr_n",[[69,3],[69,46]],[[69,40],[69,46]],["bsg_trace_replay"],["variable","addr_r"]],["done_r",[[70,3],[70,38]],[[70,32],[70,38]],["bsg_trace_replay"],["variable","logic"]],["done_n",[[70,3],[70,46]],[[70,40],[70,46]],["bsg_trace_replay"],["variable","done_r"]],["error_r",[[71,3],[71,39]],[[71,32],[71,39]],["bsg_trace_replay"],["variable","logic"]],["error_n",[[71,3],[71,48]],[[71,41],[71,48]],["bsg_trace_replay"],["variable","error_r"]],["op",[[92,3],[92,17]],[[92,15],[92,17]],["bsg_trace_replay"],["variable","logic"]],["instr_completed",[[95,3],[95,29]],[[95,14],[95,29]],["bsg_trace_replay"],["variable","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_assembler_defines.sv",[[[[[["icebreaker",[[1,0],[7,2]],[[1,7],[1,17]],[],["module"]],[42,9]],[[["CLK",[[2,4],[2,19]],[[2,16],[2,19]],["icebreaker"],["port","wire"]],["BTN_N",[[3,4],[3,21]],[[3,16],[3,21]],["icebreaker"],["port","wire"]],["P1A1",[[4,4],[4,20]],[[4,16],[4,20]],["icebreaker"],["port","wire"]],["LEDG_N",[[5,4],[5,22]],[[5,16],[5,22]],["icebreaker"],["port","wire"]],["P1A2",[[6,4],[6,20]],[[6,16],[6,20]],["icebreaker"],["port","wire"]],["clk_12",[[9,0],[9,17]],[[9,5],[9,11]],["icebreaker"],["variable","wire"]],["clk_16",[[10,0],[10,11]],[[10,5],[10,11]],["icebreaker"],["variable","wire"]],["led",[[12,0],[12,8]],[[12,5],[12,8]],["icebreaker"],["variable","wire"]],["pll",[[15,0],[27,1]],[[21,2],[21,5]],["icebreaker"],["instance","SB_PLL40_PAD"]],["blinky",[[29,0],[35,1]],[[31,2],[31,8]],["icebreaker"],["instance","blinky"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[[[[["icebreaker",[[1,0],[7,2]],[[1,7],[1,17]],[],["module"]],[42,9]],[[["CLK",[[2,4],[2,19]],[[2,16],[2,19]],["icebreaker"],["port","wire"]],["BTN_N",[[3,4],[3,21]],[[3,16],[3,21]],["icebreaker"],["port","wire"]],["P1A1",[[4,4],[4,20]],[[4,16],[4,20]],["icebreaker"],["port","wire"]],["LEDG_N",[[5,4],[5,22]],[[5,16],[5,22]],["icebreaker"],["port","wire"]],["P1A2",[[6,4],[6,20]],[[6,16],[6,20]],["icebreaker"],["port","wire"]],["clk_12",[[9,0],[9,17]],[[9,5],[9,11]],["icebreaker"],["variable","wire"]],["clk_16",[[10,0],[10,11]],[[10,5],[10,11]],["icebreaker"],["variable","wire"]],["led",[[12,0],[12,8]],[[12,5],[12,8]],["icebreaker"],["variable","wire"]],["pll",[[15,0],[27,1]],[[21,2],[21,5]],["icebreaker"],["instance","SB_PLL40_PAD"]],["blinky",[[29,0],[35,1]],[[31,2],[31,8]],["icebreaker"],["instance","blinky"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_data_gen.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_atan/bsg_cordic_atan_stage.sv",[[[[[["bsg_cordic_atan_stage",[[2,0],[15,6]],[[2,7],[2,28]],[],["module"]],[28,9]],[[["stage_p",[[2,31],[2,52]],[[2,41],[2,48]],["bsg_cordic_atan_stage"],["parameter-port","parameter"]],["ang_width_p",[[2,54],[2,65]],[[2,54],[2,65]],["bsg_cordic_atan_stage"],["parameter-port","stage_p"]],["ans_width_p",[[2,67],[2,78]],[[2,67],[2,78]],["bsg_cordic_atan_stage"],["parameter-port","ang_width_p"]],["x_i",[[4,4],[4,39]],[[4,36],[4,39]],["bsg_cordic_atan_stage"],["port","signed"]],["y_i",[[5,5],[5,40]],[[5,37],[5,40]],["bsg_cordic_atan_stage"],["port","signed"]],["ang_i",[[6,5],[6,42]],[[6,37],[6,42]],["bsg_cordic_atan_stage"],["port","signed"]],["ang_lookup_i",[[7,5],[7,49]],[[7,37],[7,49]],["bsg_cordic_atan_stage"],["port","signed"]],["val_i",[[8,5],[8,16]],[[8,11],[8,16]],["bsg_cordic_atan_stage"],["port","input"]],["sign_op_i",[[9,5],[9,20]],[[9,11],[9,20]],["bsg_cordic_atan_stage"],["port","input"]],["x_o",[[10,5],[10,40]],[[10,37],[10,40]],["bsg_cordic_atan_stage"],["port","signed"]],["y_o",[[11,5],[11,40]],[[11,37],[11,40]],["bsg_cordic_atan_stage"],["port","signed"]],["ang_o",[[12,5],[12,42]],[[12,37],[12,42]],["bsg_cordic_atan_stage"],["port","signed"]],["val_o",[[13,5],[13,17]],[[13,12],[13,17]],["bsg_cordic_atan_stage"],["port","output"]],["sign_op_o",[[14,5],[14,21]],[[14,12],[14,21]],["bsg_cordic_atan_stage"],["port","output"]],["y_shift",[[17,3],[17,52]],[[17,26],[17,33]],["bsg_cordic_atan_stage"],["variable","wire"]],["x_shift",[[18,3],[18,51]],[[18,26],[18,33]],["bsg_cordic_atan_stage"],["variable","wire"]],["rot_op",[[19,3],[19,14]],[[19,8],[19,14]],["bsg_cordic_atan_stage"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_exponential/bsg_cordic_exponential_stage_negative.sv",[[[[[["bsg_cordic_exponential_stage_negative",[[1,0],[12,6]],[[1,7],[1,44]],[],["module"]],[24,9]],[[["stage_p",[[1,47],[1,68]],[[1,57],[1,64]],["bsg_cordic_exponential_stage_negative"],["parameter-port","parameter"]],["neg_prec_p",[[1,70],[1,80]],[[1,70],[1,80]],["bsg_cordic_exponential_stage_negative"],["parameter-port","stage_p"]],["ans_width_p",[[1,82],[1,93]],[[1,82],[1,93]],["bsg_cordic_exponential_stage_negative"],["parameter-port","neg_prec_p"]],["ang_width_p",[[1,95],[1,106]],[[1,95],[1,106]],["bsg_cordic_exponential_stage_negative"],["parameter-port","ans_width_p"]],["x_i",[[3,5],[3,40]],[[3,37],[3,40]],["bsg_cordic_exponential_stage_negative"],["port","signed"]],["y_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_exponential_stage_negative"],["port","signed"]],["ang_i",[[5,5],[5,42]],[[5,37],[5,42]],["bsg_cordic_exponential_stage_negative"],["port","signed"]],["ang_lookup_i",[[6,5],[6,49]],[[6,37],[6,49]],["bsg_cordic_exponential_stage_negative"],["port","signed"]],["val_i",[[7,5],[7,16]],[[7,11],[7,16]],["bsg_cordic_exponential_stage_negative"],["port","input"]],["x_o",[[8,5],[8,40]],[[8,37],[8,40]],["bsg_cordic_exponential_stage_negative"],["port","signed"]],["y_o",[[9,5],[9,40]],[[9,37],[9,40]],["bsg_cordic_exponential_stage_negative"],["port","signed"]],["ang_o",[[10,5],[10,42]],[[10,37],[10,42]],["bsg_cordic_exponential_stage_negative"],["port","signed"]],["val_o",[[11,5],[11,17]],[[11,12],[11,17]],["bsg_cordic_exponential_stage_negative"],["port","output"]],["y_shift",[[14,4],[14,69]],[[14,27],[14,34]],["bsg_cordic_exponential_stage_negative"],["variable","wire"]],["x_shift",[[15,4],[15,69]],[[15,27],[15,34]],["bsg_cordic_exponential_stage_negative"],["variable","wire"]],["rot_op",[[16,4],[16,15]],[[16,9],[16,15]],["bsg_cordic_exponential_stage_negative"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_exponential/bsg_cordic_exponential_stage_positive.sv",[[[[[["bsg_cordic_exponential_stage_positive",[[1,0],[12,6]],[[1,7],[1,44]],[],["module"]],[24,9]],[[["stage_p",[[1,47],[1,68]],[[1,57],[1,64]],["bsg_cordic_exponential_stage_positive"],["parameter-port","parameter"]],["neg_prec_p",[[1,70],[1,80]],[[1,70],[1,80]],["bsg_cordic_exponential_stage_positive"],["parameter-port","stage_p"]],["ans_width_p",[[1,82],[1,93]],[[1,82],[1,93]],["bsg_cordic_exponential_stage_positive"],["parameter-port","neg_prec_p"]],["ang_width_p",[[1,95],[1,106]],[[1,95],[1,106]],["bsg_cordic_exponential_stage_positive"],["parameter-port","ans_width_p"]],["x_i",[[3,5],[3,40]],[[3,37],[3,40]],["bsg_cordic_exponential_stage_positive"],["port","signed"]],["y_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_exponential_stage_positive"],["port","signed"]],["ang_i",[[5,5],[5,42]],[[5,37],[5,42]],["bsg_cordic_exponential_stage_positive"],["port","signed"]],["ang_lookup_i",[[6,5],[6,49]],[[6,37],[6,49]],["bsg_cordic_exponential_stage_positive"],["port","signed"]],["val_i",[[7,5],[7,16]],[[7,11],[7,16]],["bsg_cordic_exponential_stage_positive"],["port","input"]],["x_o",[[8,5],[8,40]],[[8,37],[8,40]],["bsg_cordic_exponential_stage_positive"],["port","signed"]],["y_o",[[9,5],[9,40]],[[9,37],[9,40]],["bsg_cordic_exponential_stage_positive"],["port","signed"]],["ang_o",[[10,5],[10,42]],[[10,37],[10,42]],["bsg_cordic_exponential_stage_positive"],["port","signed"]],["val_o",[[11,5],[11,17]],[[11,12],[11,17]],["bsg_cordic_exponential_stage_positive"],["port","output"]],["y_shift",[[14,3],[14,64]],[[14,26],[14,33]],["bsg_cordic_exponential_stage_positive"],["variable","wire"]],["x_shift",[[15,3],[15,64]],[[15,26],[15,33]],["bsg_cordic_exponential_stage_positive"],["variable","wire"]],["rot_op",[[16,3],[16,14]],[[16,8],[16,14]],["bsg_cordic_exponential_stage_positive"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_sin_cos_hyperbolic/bsg_cordic_sin_cos_hyperbolic_stage_negative.sv",[[[[[["bsg_cordic_sin_cos_hyperbolic_stage_negative",[[1,0],[12,6]],[[1,7],[1,51]],[],["module"]],[24,12]],[[["stage_p",[[1,54],[1,75]],[[1,64],[1,71]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["parameter-port","parameter"]],["neg_prec_p",[[1,77],[1,87]],[[1,77],[1,87]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["parameter-port","stage_p"]],["ans_width_p",[[1,89],[1,100]],[[1,89],[1,100]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["parameter-port","neg_prec_p"]],["ang_width_p",[[1,102],[1,113]],[[1,102],[1,113]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["parameter-port","ans_width_p"]],["x_i",[[3,5],[3,40]],[[3,37],[3,40]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["port","signed"]],["y_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["port","signed"]],["ang_i",[[5,5],[5,42]],[[5,37],[5,42]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["port","signed"]],["ang_lookup_i",[[6,5],[6,49]],[[6,37],[6,49]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["port","signed"]],["val_i",[[7,5],[7,16]],[[7,11],[7,16]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["port","input"]],["x_o",[[8,5],[8,40]],[[8,37],[8,40]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["port","signed"]],["y_o",[[9,5],[9,40]],[[9,37],[9,40]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["port","signed"]],["ang_o",[[10,5],[10,42]],[[10,37],[10,42]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["port","signed"]],["val_o",[[11,5],[11,17]],[[11,12],[11,17]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["port","output"]],["y_shift",[[14,4],[14,69]],[[14,27],[14,34]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["variable","wire"]],["x_shift",[[15,4],[15,69]],[[15,27],[15,34]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["variable","wire"]],["rot_op",[[16,4],[16,15]],[[16,9],[16,15]],["bsg_cordic_sin_cos_hyperbolic_stage_negative"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_sin_cos_hyperbolic/bsg_cordic_sin_cos_hyperbolic_stage_positive.sv",[[[[[["bsg_cordic_sin_cos_hyperbolic_stage_positive",[[1,0],[12,6]],[[1,7],[1,51]],[],["module"]],[23,8]],[[["stage_p",[[1,54],[1,75]],[[1,64],[1,71]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["parameter-port","parameter"]],["neg_prec_p",[[1,77],[1,87]],[[1,77],[1,87]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["parameter-port","stage_p"]],["ans_width_p",[[1,89],[1,100]],[[1,89],[1,100]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["parameter-port","neg_prec_p"]],["ang_width_p",[[1,102],[1,113]],[[1,102],[1,113]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["parameter-port","ans_width_p"]],["x_i",[[3,5],[3,40]],[[3,37],[3,40]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["port","signed"]],["y_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["port","signed"]],["ang_i",[[5,5],[5,42]],[[5,37],[5,42]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["port","signed"]],["ang_lookup_i",[[6,5],[6,49]],[[6,37],[6,49]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["port","signed"]],["val_i",[[7,5],[7,16]],[[7,11],[7,16]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["port","input"]],["x_o",[[8,5],[8,40]],[[8,37],[8,40]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["port","signed"]],["y_o",[[9,5],[9,40]],[[9,37],[9,40]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["port","signed"]],["ang_o",[[10,5],[10,42]],[[10,37],[10,42]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["port","signed"]],["val_o",[[11,5],[11,17]],[[11,12],[11,17]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["port","output"]],["y_shift",[[14,3],[14,64]],[[14,26],[14,33]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["variable","wire"]],["x_shift",[[15,3],[15,64]],[[15,26],[15,33]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["variable","wire"]],["rot_op",[[16,3],[16,14]],[[16,8],[16,14]],["bsg_cordic_sin_cos_hyperbolic_stage_positive"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_sine_cosine/bsg_cordic_sine_cosine_stage.sv",[[[[[["bsg_cordic_sine_cosine_stage",[[2,0],[16,6]],[[2,7],[2,35]],[],["module"]],[31,8]],[[["stage_p",[[2,38],[2,61]],[[2,50],[2,57]],["bsg_cordic_sine_cosine_stage"],["parameter-port","parameter"]],["ang_width_p",[[2,63],[2,74]],[[2,63],[2,74]],["bsg_cordic_sine_cosine_stage"],["parameter-port","stage_p"]],["ans_width_p",[[2,76],[2,87]],[[2,76],[2,87]],["bsg_cordic_sine_cosine_stage"],["parameter-port","ang_width_p"]],["x_i",[[3,5],[3,40]],[[3,37],[3,40]],["bsg_cordic_sine_cosine_stage"],["port","signed"]],["y_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_sine_cosine_stage"],["port","signed"]],["ang_i",[[5,5],[5,42]],[[5,37],[5,42]],["bsg_cordic_sine_cosine_stage"],["port","signed"]],["ang_lookup_i",[[6,5],[6,49]],[[6,37],[6,49]],["bsg_cordic_sine_cosine_stage"],["port","signed"]],["val_i",[[7,5],[7,16]],[[7,11],[7,16]],["bsg_cordic_sine_cosine_stage"],["port","input"]],["sign_op_cos_i",[[8,5],[8,24]],[[8,11],[8,24]],["bsg_cordic_sine_cosine_stage"],["port","input"]],["sign_op_sin_i",[[9,5],[9,24]],[[9,11],[9,24]],["bsg_cordic_sine_cosine_stage"],["port","input"]],["x_o",[[10,5],[10,40]],[[10,37],[10,40]],["bsg_cordic_sine_cosine_stage"],["port","signed"]],["y_o",[[11,5],[11,40]],[[11,37],[11,40]],["bsg_cordic_sine_cosine_stage"],["port","signed"]],["ang_o",[[12,5],[12,42]],[[12,37],[12,42]],["bsg_cordic_sine_cosine_stage"],["port","signed"]],["val_o",[[13,5],[13,17]],[[13,12],[13,17]],["bsg_cordic_sine_cosine_stage"],["port","output"]],["sign_op_cos_o",[[14,5],[14,25]],[[14,12],[14,25]],["bsg_cordic_sine_cosine_stage"],["port","output"]],["sign_op_sin_o",[[15,5],[15,25]],[[15,12],[15,25]],["bsg_cordic_sine_cosine_stage"],["port","output"]],["y_shift",[[18,3],[18,52]],[[18,26],[18,33]],["bsg_cordic_sine_cosine_stage"],["variable","wire"]],["x_shift",[[19,3],[19,51]],[[19,26],[19,33]],["bsg_cordic_sine_cosine_stage"],["variable","wire"]],["rot_op",[[20,3],[20,14]],[[20,8],[20,14]],["bsg_cordic_sine_cosine_stage"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_squaroot_natlog/bsg_cordic_squaroot_natlog_stage_negative.sv",[[[[[["bsg_cordic_squaroot_natlog_stage_negative",[[2,0],[13,6]],[[2,7],[2,48]],[],["module"]],[25,9]],[[["stage_p",[[2,51],[2,72]],[[2,61],[2,68]],["bsg_cordic_squaroot_natlog_stage_negative"],["parameter-port","parameter"]],["neg_prec_p",[[2,74],[2,84]],[[2,74],[2,84]],["bsg_cordic_squaroot_natlog_stage_negative"],["parameter-port","stage_p"]],["ans_width_p",[[2,86],[2,97]],[[2,86],[2,97]],["bsg_cordic_squaroot_natlog_stage_negative"],["parameter-port","neg_prec_p"]],["ang_width_p",[[2,99],[2,110]],[[2,99],[2,110]],["bsg_cordic_squaroot_natlog_stage_negative"],["parameter-port","ans_width_p"]],["x_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_squaroot_natlog_stage_negative"],["port","signed"]],["y_i",[[5,5],[5,40]],[[5,37],[5,40]],["bsg_cordic_squaroot_natlog_stage_negative"],["port","signed"]],["ang_i",[[6,5],[6,42]],[[6,37],[6,42]],["bsg_cordic_squaroot_natlog_stage_negative"],["port","signed"]],["ang_lookup_i",[[7,5],[7,49]],[[7,37],[7,49]],["bsg_cordic_squaroot_natlog_stage_negative"],["port","signed"]],["val_i",[[8,5],[8,16]],[[8,11],[8,16]],["bsg_cordic_squaroot_natlog_stage_negative"],["port","input"]],["x_o",[[9,5],[9,40]],[[9,37],[9,40]],["bsg_cordic_squaroot_natlog_stage_negative"],["port","signed"]],["y_o",[[10,5],[10,40]],[[10,37],[10,40]],["bsg_cordic_squaroot_natlog_stage_negative"],["port","signed"]],["ang_o",[[11,5],[11,42]],[[11,37],[11,42]],["bsg_cordic_squaroot_natlog_stage_negative"],["port","signed"]],["val_o",[[12,5],[12,17]],[[12,12],[12,17]],["bsg_cordic_squaroot_natlog_stage_negative"],["port","output"]],["y_shift",[[15,4],[15,69]],[[15,27],[15,34]],["bsg_cordic_squaroot_natlog_stage_negative"],["variable","wire"]],["x_shift",[[16,4],[16,69]],[[16,27],[16,34]],["bsg_cordic_squaroot_natlog_stage_negative"],["variable","wire"]],["rot_op",[[17,4],[17,15]],[[17,9],[17,15]],["bsg_cordic_squaroot_natlog_stage_negative"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_squaroot_natlog/bsg_cordic_squaroot_natlog_stage_positive.sv",[[[[[["bsg_cordic_squaroot_natlog_stage_positive",[[1,0],[12,6]],[[1,7],[1,48]],[],["module"]],[24,8]],[[["stage_p",[[1,51],[1,72]],[[1,61],[1,68]],["bsg_cordic_squaroot_natlog_stage_positive"],["parameter-port","parameter"]],["neg_prec_p",[[1,74],[1,84]],[[1,74],[1,84]],["bsg_cordic_squaroot_natlog_stage_positive"],["parameter-port","stage_p"]],["ans_width_p",[[1,86],[1,97]],[[1,86],[1,97]],["bsg_cordic_squaroot_natlog_stage_positive"],["parameter-port","neg_prec_p"]],["ang_width_p",[[1,99],[1,110]],[[1,99],[1,110]],["bsg_cordic_squaroot_natlog_stage_positive"],["parameter-port","ans_width_p"]],["x_i",[[3,5],[3,40]],[[3,37],[3,40]],["bsg_cordic_squaroot_natlog_stage_positive"],["port","signed"]],["y_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_squaroot_natlog_stage_positive"],["port","signed"]],["ang_i",[[5,5],[5,42]],[[5,37],[5,42]],["bsg_cordic_squaroot_natlog_stage_positive"],["port","signed"]],["ang_lookup_i",[[6,5],[6,49]],[[6,37],[6,49]],["bsg_cordic_squaroot_natlog_stage_positive"],["port","signed"]],["val_i",[[7,5],[7,16]],[[7,11],[7,16]],["bsg_cordic_squaroot_natlog_stage_positive"],["port","input"]],["x_o",[[8,5],[8,40]],[[8,37],[8,40]],["bsg_cordic_squaroot_natlog_stage_positive"],["port","signed"]],["y_o",[[9,5],[9,40]],[[9,37],[9,40]],["bsg_cordic_squaroot_natlog_stage_positive"],["port","signed"]],["ang_o",[[10,5],[10,42]],[[10,37],[10,42]],["bsg_cordic_squaroot_natlog_stage_positive"],["port","signed"]],["val_o",[[11,5],[11,17]],[[11,12],[11,17]],["bsg_cordic_squaroot_natlog_stage_positive"],["port","output"]],["y_shift",[[14,3],[14,64]],[[14,26],[14,33]],["bsg_cordic_squaroot_natlog_stage_positive"],["variable","wire"]],["x_shift",[[15,3],[15,64]],[[15,26],[15,33]],["bsg_cordic_squaroot_natlog_stage_positive"],["variable","wire"]],["rot_op",[[16,3],[16,14]],[[16,8],[16,14]],["bsg_cordic_squaroot_natlog_stage_positive"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_tan_hyperbolic_inverse/bsg_cordic_tan_hyperbolic_inverse_stage_negative.sv",[[[[[["bsg_cordic_tan_hyperbolic_inverse_stage_negative",[[1,0],[12,6]],[[1,7],[1,55]],[],["module"]],[24,9]],[[["stage_p",[[1,58],[1,79]],[[1,68],[1,75]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["parameter-port","parameter"]],["neg_prec_p",[[1,81],[1,91]],[[1,81],[1,91]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["parameter-port","stage_p"]],["ans_width_p",[[1,93],[1,104]],[[1,93],[1,104]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["parameter-port","neg_prec_p"]],["ang_width_p",[[1,106],[1,117]],[[1,106],[1,117]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["parameter-port","ans_width_p"]],["x_i",[[3,5],[3,40]],[[3,37],[3,40]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["port","signed"]],["y_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["port","signed"]],["ang_i",[[5,5],[5,42]],[[5,37],[5,42]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["port","signed"]],["ang_lookup_i",[[6,5],[6,49]],[[6,37],[6,49]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["port","signed"]],["val_i",[[7,5],[7,16]],[[7,11],[7,16]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["port","input"]],["x_o",[[8,5],[8,40]],[[8,37],[8,40]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["port","signed"]],["y_o",[[9,5],[9,40]],[[9,37],[9,40]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["port","signed"]],["ang_o",[[10,5],[10,42]],[[10,37],[10,42]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["port","signed"]],["val_o",[[11,5],[11,17]],[[11,12],[11,17]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["port","output"]],["y_shift",[[14,4],[14,69]],[[14,27],[14,34]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["variable","wire"]],["x_shift",[[15,4],[15,69]],[[15,27],[15,34]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["variable","wire"]],["rot_op",[[16,4],[16,15]],[[16,9],[16,15]],["bsg_cordic_tan_hyperbolic_inverse_stage_negative"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_cordic_tan_hyperbolic_inverse/bsg_cordic_tan_hyperbolic_inverse_stage_positive.sv",[[[[[["bsg_cordic_tan_hyperbolic_inverse_stage_positive",[[1,0],[12,6]],[[1,7],[1,55]],[],["module"]],[24,8]],[[["stage_p",[[1,58],[1,79]],[[1,68],[1,75]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["parameter-port","parameter"]],["neg_prec_p",[[1,81],[1,91]],[[1,81],[1,91]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["parameter-port","stage_p"]],["ans_width_p",[[1,93],[1,104]],[[1,93],[1,104]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["parameter-port","neg_prec_p"]],["ang_width_p",[[1,106],[1,117]],[[1,106],[1,117]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["parameter-port","ans_width_p"]],["x_i",[[3,5],[3,40]],[[3,37],[3,40]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["port","signed"]],["y_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["port","signed"]],["ang_i",[[5,5],[5,42]],[[5,37],[5,42]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["port","signed"]],["ang_lookup_i",[[6,5],[6,49]],[[6,37],[6,49]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["port","signed"]],["val_i",[[7,5],[7,16]],[[7,11],[7,16]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["port","input"]],["x_o",[[8,5],[8,40]],[[8,37],[8,40]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["port","signed"]],["y_o",[[9,5],[9,40]],[[9,37],[9,40]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["port","signed"]],["ang_o",[[10,5],[10,42]],[[10,37],[10,42]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["port","signed"]],["val_o",[[11,5],[11,17]],[[11,12],[11,17]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["port","output"]],["y_shift",[[14,3],[14,64]],[[14,26],[14,33]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["variable","wire"]],["x_shift",[[15,3],[15,64]],[[15,26],[15,33]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["variable","wire"]],["rot_op",[[16,3],[16,14]],[[16,8],[16,14]],["bsg_cordic_tan_hyperbolic_inverse_stage_positive"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/experimental/bsg_cordic/bsg_rect_to_polar/bsg_cordic_rect_to_polar_stage.sv",[[[[[["bsg_cordic_rect_to_polar_stage",[[2,1],[19,6]],[[2,8],[2,38]],[],["module"]],[31,8]],[[["stage_p",[[2,41],[2,64]],[[2,53],[2,60]],["bsg_cordic_rect_to_polar_stage"],["parameter-port","parameter"]],["ang_width_p",[[2,66],[2,77]],[[2,66],[2,77]],["bsg_cordic_rect_to_polar_stage"],["parameter-port","stage_p"]],["ans_width_p",[[2,79],[2,90]],[[2,79],[2,90]],["bsg_cordic_rect_to_polar_stage"],["parameter-port","ang_width_p"]],["x_i",[[4,5],[4,40]],[[4,37],[4,40]],["bsg_cordic_rect_to_polar_stage"],["port","signed"]],["y_i",[[5,5],[5,40]],[[5,37],[5,40]],["bsg_cordic_rect_to_polar_stage"],["port","signed"]],["ang_i",[[6,5],[6,42]],[[6,37],[6,42]],["bsg_cordic_rect_to_polar_stage"],["port","signed"]],["ang_lookup_i",[[7,5],[7,49]],[[7,37],[7,49]],["bsg_cordic_rect_to_polar_stage"],["port","signed"]],["val_i",[[8,5],[8,16]],[[8,11],[8,16]],["bsg_cordic_rect_to_polar_stage"],["port","input"]],["switch_i",[[9,5],[9,19]],[[9,11],[9,19]],["bsg_cordic_rect_to_polar_stage"],["port","input"]],["quad_x_i",[[10,5],[10,19]],[[10,11],[10,19]],["bsg_cordic_rect_to_polar_stage"],["port","input"]],["quad_y_i",[[11,5],[11,19]],[[11,11],[11,19]],["bsg_cordic_rect_to_polar_stage"],["port","input"]],["x_o",[[12,5],[12,40]],[[12,37],[12,40]],["bsg_cordic_rect_to_polar_stage"],["port","signed"]],["y_o",[[13,5],[13,40]],[[13,37],[13,40]],["bsg_cordic_rect_to_polar_stage"],["port","signed"]],["ang_o",[[14,5],[14,42]],[[14,37],[14,42]],["bsg_cordic_rect_to_polar_stage"],["port","signed"]],["val_o",[[15,5],[15,17]],[[15,12],[15,17]],["bsg_cordic_rect_to_polar_stage"],["port","output"]],["switch_o",[[16,5],[16,20]],[[16,12],[16,20]],["bsg_cordic_rect_to_polar_stage"],["port","output"]],["quad_x_o",[[17,5],[17,20]],[[17,12],[17,20]],["bsg_cordic_rect_to_polar_stage"],["port","output"]],["quad_y_o",[[18,5],[18,20]],[[18,12],[18,20]],["bsg_cordic_rect_to_polar_stage"],["port","output"]],["y_shift",[[21,3],[21,52]],[[21,26],[21,33]],["bsg_cordic_rect_to_polar_stage"],["variable","wire"]],["x_shift",[[22,3],[22,51]],[[22,26],[22,33]],["bsg_cordic_rect_to_polar_stage"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_launch_sync_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_async/bsg_sync_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_clk_gen/bsg_clk_gen_osc.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_link/bsg_link_isdr_phy.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_link/bsg_link_osdr_phy.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_mux.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_tiehi.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/gf_14/bsg_misc/bsg_tielo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_1rw_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/pickle_40/bsg_mem/bsg_mem_2r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/saed_90/bsg_mem/bsg_mem_1rw_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_clkgate_optional.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_dff_gatestack.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_mux2_gatestack.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/saed_90/bsg_misc/bsg_muxi2_gatestack.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_launch_sync_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_async/bsg_sync_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_1rw_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_mem/bsg_mem_2r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_level_shift_up_down_sink.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_level_shift_up_down_source.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_16/bsg_misc/bsg_mux.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_clk_gen_osc.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_dataflow/bsg_fifo_shift_datapath.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_1rw_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_2r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_mem/bsg_mem_2r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_and.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_buf.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_clkbuf.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_reset_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff_reset.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_dff.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_inv.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mul/bsg_mul_and_csa_block_hard.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mul/bsg_mul_booth_4_block_rep.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mul/bsg_mul_comp42_rep.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mux_one_hot.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_mux.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_nand.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_nor3.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_reduce.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_tiehi.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_tielo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_xnor.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_180_250/bsg_misc/bsg_xor.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_launch_sync_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync_async_reset_unit.sv",[[[[[["bsg_sync_sync_async_reset_unit",[[21,0],[26,4]],[[21,7],[21,37]],[],["module"]],[47,0]],[[["oclk_i",[[22,2],[22,14]],[[22,8],[22,14]],["bsg_sync_sync_async_reset_unit"],["port","input"]],["iclk_reset_i",[[23,4],[23,22]],[[23,10],[23,22]],["bsg_sync_sync_async_reset_unit"],["port","input"]],["iclk_data_i",[[24,4],[24,21]],[[24,10],[24,21]],["bsg_sync_sync_async_reset_unit"],["port","input"]],["oclk_data_o",[[25,4],[25,22]],[[25,11],[25,22]],["bsg_sync_sync_async_reset_unit"],["port","output"]],["bsg_SYNC_1_r",[[28,2],[28,20]],[[28,8],[28,20]],["bsg_sync_sync_async_reset_unit"],["variable","logic"]],["bsg_SYNC_2_r",[[28,2],[28,34]],[[28,22],[28,34]],["bsg_sync_sync_async_reset_unit"],["variable","bsg_SYNC_1_r"]],["hard_sync_int1_BSG_SYNC",[[30,2],[35,4]],[[30,25],[30,48]],["bsg_sync_sync_async_reset_unit"],["instance","DFCNQD4BWP7T30P140ULVT"]],["hard_sync_int2_BSG_SYNC",[[37,2],[42,4]],[[37,25],[37,48]],["bsg_sync_sync_async_reset_unit"],["instance","DFCNQD4BWP7T30P140ULVT"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync_unit.sv",[[[[[["bsg_sync_sync_unit",[[21,0],[25,4]],[[21,7],[21,25]],[],["module"]],[44,0]],[[["oclk_i",[[22,2],[22,14]],[[22,8],[22,14]],["bsg_sync_sync_unit"],["port","input"]],["iclk_data_i",[[23,4],[23,21]],[[23,10],[23,21]],["bsg_sync_sync_unit"],["port","input"]],["oclk_data_o",[[24,4],[24,22]],[[24,11],[24,22]],["bsg_sync_sync_unit"],["port","output"]],["bsg_SYNC_1_r",[[27,2],[27,20]],[[27,8],[27,20]],["bsg_sync_sync_unit"],["variable","logic"]],["bsg_SYNC_2_r",[[27,2],[27,34]],[[27,22],[27,34]],["bsg_sync_sync_unit"],["variable","bsg_SYNC_1_r"]],["hard_sync_int1_BSG_SYNC",[[29,2],[33,4]],[[29,23],[29,46]],["bsg_sync_sync_unit"],["instance","DFQD4BWP7T30P140ULVT"]],["hard_sync_int2_BSG_SYNC",[[35,2],[39,4]],[[35,23],[35,46]],["bsg_sync_sync_unit"],["instance","DFQD4BWP7T30P140ULVT"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_async/bsg_sync_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_clk_gen/bsg_clk_gen_osc_v3.sv",[[[[[["bsg_clk_gen_osc_v3",[[16,0],[24,5]],[[16,7],[16,25]],[],["module"]],[57,0]],[[["num_taps_p",[[18,3],[18,39]],[[18,13],[18,39]],["bsg_clk_gen_osc_v3"],["parameter-port","parameter"]],["bsg_tag_trigger_i",[[20,3],[20,36]],[[20,19],[20,36]],["bsg_clk_gen_osc_v3"],["port","bsg_tag_s"]],["bsg_tag_i",[[21,5],[21,30]],[[21,21],[21,30]],["bsg_clk_gen_osc_v3"],["port","bsg_tag_s"]],["async_reset_i",[[22,5],[22,24]],[[22,11],[22,24]],["bsg_clk_gen_osc_v3"],["port","input"]],["clk_o",[[23,5],[23,23]],[[23,18],[23,23]],["bsg_clk_gen_osc_v3"],["port","logic"]],["ctl_width_lp",[[26,2],[26,56]],[[26,13],[26,25]],["bsg_clk_gen_osc_v3"],["localparam"]],["trigger_r",[[28,2],[28,17]],[[28,8],[28,17]],["bsg_clk_gen_osc_v3"],["variable","logic"]],["btc_clkgate",[[29,2],[33,6]],[[30,3],[30,14]],["bsg_clk_gen_osc_v3"],["instance","bsg_tag_client_unsync"]],["ctl_r",[[35,2],[35,32]],[[35,27],[35,32]],["bsg_clk_gen_osc_v3"],["variable","logic"]],["btc_ctl",[[36,2],[41,6]],[[38,3],[38,10]],["bsg_clk_gen_osc_v3"],["instance","bsg_tag_client_unsync"]],["ctl_one_hot_lo",[[43,2],[43,39]],[[43,25],[43,39]],["bsg_clk_gen_osc_v3"],["variable","logic"]],["decode",[[44,2],[47,5]],[[44,39],[44,45]],["bsg_clk_gen_osc_v3"],["instance","bsg_decode"]],["osc_BSG_DONT_TOUCH",[[49,2],[54,6]],[[49,24],[49,42]],["bsg_clk_gen_osc_v3"],["instance","bsg_rp_clk_gen_osc_v3"]]],[["bsg_tag_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_clk_gen/bsg_rp_clk_gen_osc_unit_v3.sv",[[[[[["bsg_rp_clk_gen_osc_v3_row",[[7,0],[15,4]],[[7,7],[7,32]],[],["module"]],[34,0]],[[["async_reset_neg_i",[[8,2],[8,28]],[[8,11],[8,28]],["bsg_rp_clk_gen_osc_v3_row"],["port","input"]],["async_set_neg_i",[[9,4],[9,26]],[[9,11],[9,26]],["bsg_rp_clk_gen_osc_v3_row"],["port","input"]],["clkgate_i",[[10,4],[10,20]],[[10,11],[10,20]],["bsg_rp_clk_gen_osc_v3_row"],["port","input"]],["clkdly_i",[[11,4],[11,19]],[[11,11],[11,19]],["bsg_rp_clk_gen_osc_v3_row"],["port","input"]],["clkfb_i",[[12,4],[12,18]],[[12,11],[12,18]],["bsg_rp_clk_gen_osc_v3_row"],["port","input"]],["ctl_i",[[13,4],[13,16]],[[13,11],[13,16]],["bsg_rp_clk_gen_osc_v3_row"],["port","input"]],["clk_o",[[14,4],[14,16]],[[14,11],[14,16]],["bsg_rp_clk_gen_osc_v3_row"],["port","output"]],["ctl_r",[[17,2],[17,12]],[[17,7],[17,12]],["bsg_rp_clk_gen_osc_v3_row"],["variable","wire"]],["D0",[[18,2],[18,115]],[[18,26],[18,28]],["bsg_rp_clk_gen_osc_v3_row"],["instance","DFCSNQD1BWP7T30P140ULVT"]],["ctl_en",[[20,2],[20,13]],[[20,7],[20,13]],["bsg_rp_clk_gen_osc_v3_row"],["variable","wire"]],["N0",[[21,2],[21,68]],[[21,25],[21,27]],["bsg_rp_clk_gen_osc_v3_row"],["instance","CKND2D1BWP7T30P140ULVT"]],["hibit",[[23,2],[23,12]],[[23,7],[23,12]],["bsg_rp_clk_gen_osc_v3_row"],["variable","wire"]],["T0",[[24,2],[24,36]],[[24,22],[24,24]],["bsg_rp_clk_gen_osc_v3_row"],["instance","TIEHBWP7T30P140ULVT"]],["lobit",[[25,2],[25,12]],[[25,7],[25,12]],["bsg_rp_clk_gen_osc_v3_row"],["variable","wire"]],["T1",[[26,2],[26,37]],[[26,22],[26,24]],["bsg_rp_clk_gen_osc_v3_row"],["instance","TIELBWP7T30P140ULVT"]],["fb",[[28,2],[28,9]],[[28,7],[28,9]],["bsg_rp_clk_gen_osc_v3_row"],["variable","wire"]],["N1",[[29,2],[29,63]],[[29,25],[29,27]],["bsg_rp_clk_gen_osc_v3_row"],["instance","CKND2D1BWP7T30P140ULVT"]],["N2",[[30,2],[30,62]],[[30,25],[30,27]],["bsg_rp_clk_gen_osc_v3_row"],["instance","CKND2D1BWP7T30P140ULVT"]]]]],[[["bsg_rp_clk_gen_osc_v3_col",[[35,0],[42,5]],[[35,7],[35,32]],[],["module"]],[188,0]],[[["async_reset_i",[[36,3],[36,22]],[[36,9],[36,22]],["bsg_rp_clk_gen_osc_v3_col"],["port","input"]],["clkgate_i",[[37,5],[37,20]],[[37,11],[37,20]],["bsg_rp_clk_gen_osc_v3_col"],["port","input"]],["clkdly_i",[[38,5],[38,19]],[[38,11],[38,19]],["bsg_rp_clk_gen_osc_v3_col"],["port","input"]],["clkfb_i",[[39,5],[39,18]],[[39,11],[39,18]],["bsg_rp_clk_gen_osc_v3_col"],["port","input"]],["ctl_one_hot_i",[[40,5],[40,32]],[[40,19],[40,32]],["bsg_rp_clk_gen_osc_v3_col"],["port","input"]],["clk_o",[[41,5],[41,17]],[[41,12],[41,17]],["bsg_rp_clk_gen_osc_v3_col"],["port","output"]],["hibit",[[44,2],[44,12]],[[44,7],[44,12]],["bsg_rp_clk_gen_osc_v3_col"],["variable","wire"]],["T0",[[45,2],[45,36]],[[45,22],[45,24]],["bsg_rp_clk_gen_osc_v3_col"],["instance","TIEHBWP7T30P140ULVT"]],["lobit",[[46,2],[46,12]],[[46,7],[46,12]],["bsg_rp_clk_gen_osc_v3_col"],["variable","wire"]],["T1",[[47,2],[47,37]],[[47,22],[47,24]],["bsg_rp_clk_gen_osc_v3_col"],["instance","TIELBWP7T30P140ULVT"]],["clkgate_inv",[[50,2],[50,18]],[[50,7],[50,18]],["bsg_rp_clk_gen_osc_v3_col"],["variable","wire"]],["I0",[[51,2],[51,59]],[[51,23],[51,25]],["bsg_rp_clk_gen_osc_v3_col"],["instance","CKND2BWP7T30P140ULVT"]],["clkdly_inv",[[53,2],[53,17]],[[53,7],[53,17]],["bsg_rp_clk_gen_osc_v3_col"],["variable","wire"]],["I1",[[54,2],[54,57]],[[54,23],[54,25]],["bsg_rp_clk_gen_osc_v3_col"],["instance","CKND2BWP7T30P140ULVT"]],["async_reset_neg",[[56,2],[56,22]],[[56,7],[56,22]],["bsg_rp_clk_gen_osc_v3_col"],["variable","wire"]],["I2",[[57,2],[57,67]],[[57,23],[57,25]],["bsg_rp_clk_gen_osc_v3_col"],["instance","INVD1BWP7T30P140ULVT"]],["clkfb",[[59,2],[59,18]],[[59,13],[59,18]],["bsg_rp_clk_gen_osc_v3_col"],["variable","wire"]],["async_reset_neg_li",[[62,2],[62,33]],[[62,15],[62,33]],["bsg_rp_clk_gen_osc_v3_col"],["variable","wire"]],["async_set_neg_li",[[62,2],[62,51]],[[62,35],[62,51]],["bsg_rp_clk_gen_osc_v3_col"],["variable","async_reset_neg_li"]],["row_0_BSG_DONT_TOUCH",[[69,6],[77,10]],[[69,32],[69,52]],["bsg_rp_clk_gen_osc_v3_col"],["instance","bsg_rp_clk_gen_osc_v3_row"]],["row_1_BSG_DONT_TOUCH",[[84,6],[92,10]],[[84,32],[84,52]],["bsg_rp_clk_gen_osc_v3_col"],["instance","bsg_rp_clk_gen_osc_v3_row"]],["row_2_BSG_DONT_TOUCH",[[99,6],[107,10]],[[99,32],[99,52]],["bsg_rp_clk_gen_osc_v3_col"],["instance","bsg_rp_clk_gen_osc_v3_row"]],["row_3_BSG_DONT_TOUCH",[[114,6],[122,10]],[[114,32],[114,52]],["bsg_rp_clk_gen_osc_v3_col"],["instance","bsg_rp_clk_gen_osc_v3_row"]],["row_4_BSG_DONT_TOUCH",[[129,6],[137,10]],[[129,32],[129,52]],["bsg_rp_clk_gen_osc_v3_col"],["instance","bsg_rp_clk_gen_osc_v3_row"]],["row_5_BSG_DONT_TOUCH",[[144,6],[152,10]],[[144,32],[144,52]],["bsg_rp_clk_gen_osc_v3_col"],["instance","bsg_rp_clk_gen_osc_v3_row"]],["row_6_BSG_DONT_TOUCH",[[159,6],[167,10]],[[159,32],[159,52]],["bsg_rp_clk_gen_osc_v3_col"],["instance","bsg_rp_clk_gen_osc_v3_row"]],["row_7_BSG_DONT_TOUCH",[[174,6],[182,10]],[[174,32],[174,52]],["bsg_rp_clk_gen_osc_v3_col"],["instance","bsg_rp_clk_gen_osc_v3_row"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_clk_gen/bsg_rp_clk_gen_osc_v3.sv",[[[[[["bsg_rp_clk_gen_osc_v3",[[7,0],[12,5]],[[7,7],[7,28]],[],["module"]],[147,0]],[[["async_reset_i",[[8,3],[8,22]],[[8,9],[8,22]],["bsg_rp_clk_gen_osc_v3"],["port","input"]],["trigger_i",[[9,5],[9,20]],[[9,11],[9,20]],["bsg_rp_clk_gen_osc_v3"],["port","input"]],["ctl_one_hot_i",[[10,5],[10,31]],[[10,18],[10,31]],["bsg_rp_clk_gen_osc_v3"],["port","input"]],["clk_o",[[11,5],[11,17]],[[11,12],[11,17]],["bsg_rp_clk_gen_osc_v3"],["port","output"]],["lobit",[[13,2],[13,12]],[[13,7],[13,12]],["bsg_rp_clk_gen_osc_v3"],["variable","wire"]],["T0",[[14,2],[14,37]],[[14,22],[14,24]],["bsg_rp_clk_gen_osc_v3"],["instance","TIELBWP7T30P140ULVT"]],["hibit",[[15,2],[15,12]],[[15,7],[15,12]],["bsg_rp_clk_gen_osc_v3"],["variable","wire"]],["T1",[[16,2],[16,36]],[[16,22],[16,24]],["bsg_rp_clk_gen_osc_v3"],["instance","TIEHBWP7T30P140ULVT"]],["async_reset_neg",[[17,2],[17,22]],[[17,7],[17,22]],["bsg_rp_clk_gen_osc_v3"],["variable","wire"]],["I0",[[18,2],[18,67]],[[18,23],[18,25]],["bsg_rp_clk_gen_osc_v3"],["instance","INVD1BWP7T30P140ULVT"]],["fb_inv",[[19,2],[19,13]],[[19,7],[19,13]],["bsg_rp_clk_gen_osc_v3"],["variable","wire"]],["fb",[[19,2],[19,17]],[[19,15],[19,17]],["bsg_rp_clk_gen_osc_v3"],["variable","fb_inv"]],["fb_dly",[[19,2],[19,25]],[[19,19],[19,25]],["bsg_rp_clk_gen_osc_v3"],["variable","fb"]],["fb_rst",[[19,2],[19,33]],[[19,27],[19,33]],["bsg_rp_clk_gen_osc_v3"],["variable","fb_dly"]],["I1",[[20,2],[20,47]],[[20,23],[20,25]],["bsg_rp_clk_gen_osc_v3"],["instance","CKND1BWP7T30P140ULVT"]],["N0",[[21,2],[21,76]],[[21,25],[21,27]],["bsg_rp_clk_gen_osc_v3"],["instance","CKND2D1BWP7T30P140ULVT"]],["n",[[22,2],[22,14]],[[22,13],[22,14]],["bsg_rp_clk_gen_osc_v3"],["variable","wire"]],["B0",[[26,4],[26,48]],[[26,25],[26,27]],["bsg_rp_clk_gen_osc_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B1",[[29,4],[29,48]],[[29,25],[29,27]],["bsg_rp_clk_gen_osc_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B2",[[32,4],[32,48]],[[32,25],[32,27]],["bsg_rp_clk_gen_osc_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B3",[[35,4],[35,48]],[[35,25],[35,27]],["bsg_rp_clk_gen_osc_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B4",[[38,4],[38,48]],[[38,25],[38,27]],["bsg_rp_clk_gen_osc_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B5",[[41,4],[41,48]],[[41,25],[41,27]],["bsg_rp_clk_gen_osc_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B6",[[44,4],[44,48]],[[44,25],[44,27]],["bsg_rp_clk_gen_osc_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B7",[[47,4],[47,48]],[[47,25],[47,27]],["bsg_rp_clk_gen_osc_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["I2",[[52,2],[52,50]],[[52,23],[52,25]],["bsg_rp_clk_gen_osc_v3"],["instance","CKND4BWP7T30P140ULVT"]],["fb_gate",[[53,2],[53,14]],[[53,7],[53,14]],["bsg_rp_clk_gen_osc_v3"],["variable","wire"]],["I3",[[54,2],[54,52]],[[54,23],[54,25]],["bsg_rp_clk_gen_osc_v3"],["instance","CKND1BWP7T30P140ULVT"]],["gate_en_sync_1_r",[[55,2],[55,23]],[[55,7],[55,23]],["bsg_rp_clk_gen_osc_v3"],["variable","wire"]],["gate_en_sync_2_r",[[55,2],[55,41]],[[55,25],[55,41]],["bsg_rp_clk_gen_osc_v3"],["variable","gate_en_sync_1_r"]],["S1",[[56,2],[56,77]],[[56,23],[56,25]],["bsg_rp_clk_gen_osc_v3"],["instance","DFQD1BWP7T30P140ULVT"]],["S2",[[57,2],[57,84]],[[57,23],[57,25]],["bsg_rp_clk_gen_osc_v3"],["instance","DFQD1BWP7T30P140ULVT"]],["fb_gated",[[58,2],[58,15]],[[58,7],[58,15]],["bsg_rp_clk_gen_osc_v3"],["variable","wire"]],["CG0",[[60,2],[60,92]],[[60,26],[60,29]],["bsg_rp_clk_gen_osc_v3"],["instance","CKLNQD16BWP7T30P140ULVT"]],["fb_col",[[61,2],[61,19]],[[61,13],[61,19]],["bsg_rp_clk_gen_osc_v3"],["variable","wire"]],["col_0_BSG_DONT_TOUCH",[[65,6],[72,9]],[[65,32],[65,52]],["bsg_rp_clk_gen_osc_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_1_BSG_DONT_TOUCH",[[75,6],[82,9]],[[75,32],[75,52]],["bsg_rp_clk_gen_osc_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_2_BSG_DONT_TOUCH",[[85,6],[92,9]],[[85,32],[85,52]],["bsg_rp_clk_gen_osc_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_3_BSG_DONT_TOUCH",[[95,6],[102,9]],[[95,32],[95,52]],["bsg_rp_clk_gen_osc_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_4_BSG_DONT_TOUCH",[[105,6],[112,9]],[[105,32],[105,52]],["bsg_rp_clk_gen_osc_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_5_BSG_DONT_TOUCH",[[115,6],[122,9]],[[115,32],[115,52]],["bsg_rp_clk_gen_osc_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_6_BSG_DONT_TOUCH",[[125,6],[132,9]],[[125,32],[125,52]],["bsg_rp_clk_gen_osc_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_7_BSG_DONT_TOUCH",[[135,6],[142,9]],[[135,32],[135,52]],["bsg_rp_clk_gen_osc_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_dmc/bsg_dmc_dly_line_v3.sv",[[[[[["bsg_dmc_dly_line_v3",[[1,0],[7,5]],[[1,7],[1,26]],[],["module"]],[16,0]],[[["num_taps_p",[[2,3],[2,39]],[[2,13],[2,39]],["bsg_dmc_dly_line_v3"],["parameter-port","parameter"]],["clk_i",[[4,3],[4,14]],[[4,9],[4,14]],["bsg_dmc_dly_line_v3"],["port","input"]],["async_reset_i",[[5,5],[5,24]],[[5,11],[5,24]],["bsg_dmc_dly_line_v3"],["port","input"]],["clk_o",[[6,5],[6,23]],[[6,18],[6,23]],["bsg_dmc_dly_line_v3"],["port","logic"]],["dly_BSG_DONT_TOUCH",[[9,2],[13,5]],[[9,21],[9,39]],["bsg_dmc_dly_line_v3"],["instance","bsg_rp_dly_line_v3"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_dmc/bsg_rp_dly_line_v3.sv",[[[[[["bsg_rp_dly_line_ctl_reg",[[7,2],[17,7]],[[7,9],[7,32]],[],["module"]],[34,1]],[[["clk_i",[[8,5],[8,16]],[[8,11],[8,16]],["bsg_rp_dly_line_ctl_reg"],["port","input"]],["async_reset_neg",[[9,7],[9,28]],[[9,13],[9,28]],["bsg_rp_dly_line_ctl_reg"],["port","input"]],["async_set_neg",[[10,7],[10,26]],[[10,13],[10,26]],["bsg_rp_dly_line_ctl_reg"],["port","input"]],["shift_right",[[11,7],[11,24]],[[11,13],[11,24]],["bsg_rp_dly_line_ctl_reg"],["port","input"]],["shift_left",[[12,7],[12,23]],[[12,13],[12,23]],["bsg_rp_dly_line_ctl_reg"],["port","input"]],["counter_en",[[13,7],[13,23]],[[13,13],[13,23]],["bsg_rp_dly_line_ctl_reg"],["port","input"]],["ctl_m1",[[14,7],[14,19]],[[14,13],[14,19]],["bsg_rp_dly_line_ctl_reg"],["port","input"]],["ctl_p1",[[15,7],[15,19]],[[15,13],[15,19]],["bsg_rp_dly_line_ctl_reg"],["port","input"]],["ctl_o",[[16,7],[16,19]],[[16,14],[16,19]],["bsg_rp_dly_line_ctl_reg"],["port","output"]],["set_left",[[19,4],[19,17]],[[19,9],[19,17]],["bsg_rp_dly_line_ctl_reg"],["variable","wire"]],["set_right",[[19,4],[19,28]],[[19,19],[19,28]],["bsg_rp_dly_line_ctl_reg"],["variable","set_left"]],["set",[[19,4],[19,33]],[[19,30],[19,33]],["bsg_rp_dly_line_ctl_reg"],["variable","set_right"]],["ctl_n",[[20,4],[20,14]],[[20,9],[20,14]],["bsg_rp_dly_line_ctl_reg"],["variable","wire"]],["ctl_r",[[20,4],[20,21]],[[20,16],[20,21]],["bsg_rp_dly_line_ctl_reg"],["variable","ctl_n"]],["A0",[[22,4],[22,74]],[[22,25],[22,27]],["bsg_rp_dly_line_ctl_reg"],["instance","AN2D1BWP7T30P140ULVT"]],["A1",[[23,4],[23,72]],[[23,25],[23,27]],["bsg_rp_dly_line_ctl_reg"],["instance","AN2D1BWP7T30P140ULVT"]],["O0",[[24,4],[24,68]],[[24,25],[24,27]],["bsg_rp_dly_line_ctl_reg"],["instance","OR2D1BWP7T30P140ULVT"]],["M0",[[25,4],[25,78]],[[25,26],[25,28]],["bsg_rp_dly_line_ctl_reg"],["instance","MUX2D1BWP7T30P140ULVT"]],["D0",[[26,4],[26,109]],[[26,28],[26,30]],["bsg_rp_dly_line_ctl_reg"],["instance","DFCSNQD1BWP7T30P140ULVT"]]]]],[[["bsg_rp_dly_line_unit_v3",[[34,2],[40,8]],[[34,9],[34,32]],[],["module"]],[142,1]],[[["async_reset_i",[[35,7],[35,26]],[[35,13],[35,26]],["bsg_rp_dly_line_unit_v3"],["port","input"]],["trigger_i",[[36,8],[36,23]],[[36,14],[36,23]],["bsg_rp_dly_line_unit_v3"],["port","input"]],["ctl_one_hot_i",[[37,8],[37,34]],[[37,21],[37,34]],["bsg_rp_dly_line_unit_v3"],["port","input"]],["clk_i",[[38,8],[38,20]],[[38,15],[38,20]],["bsg_rp_dly_line_unit_v3"],["port","input"]],["clk_o",[[39,8],[39,20]],[[39,15],[39,20]],["bsg_rp_dly_line_unit_v3"],["port","output"]],["lobit",[[41,6],[41,16]],[[41,11],[41,16]],["bsg_rp_dly_line_unit_v3"],["variable","wire"]],["T0",[[42,6],[42,41]],[[42,26],[42,28]],["bsg_rp_dly_line_unit_v3"],["instance","TIELBWP7T30P140ULVT"]],["hibit",[[43,6],[43,16]],[[43,11],[43,16]],["bsg_rp_dly_line_unit_v3"],["variable","wire"]],["T1",[[44,6],[44,40]],[[44,26],[44,28]],["bsg_rp_dly_line_unit_v3"],["instance","TIEHBWP7T30P140ULVT"]],["fb_inv",[[47,2],[47,13]],[[47,7],[47,13]],["bsg_rp_dly_line_unit_v3"],["variable","wire"]],["I0",[[48,2],[48,50]],[[48,23],[48,25]],["bsg_rp_dly_line_unit_v3"],["instance","CKND1BWP7T30P140ULVT"]],["gate_en_sync_1_r",[[49,2],[49,23]],[[49,7],[49,23]],["bsg_rp_dly_line_unit_v3"],["variable","wire"]],["gate_en_sync_2_r",[[49,2],[49,41]],[[49,25],[49,41]],["bsg_rp_dly_line_unit_v3"],["variable","gate_en_sync_1_r"]],["S1",[[50,2],[50,75]],[[50,23],[50,25]],["bsg_rp_dly_line_unit_v3"],["instance","DFQD1BWP7T30P140ULVT"]],["S2",[[51,2],[51,82]],[[51,23],[51,25]],["bsg_rp_dly_line_unit_v3"],["instance","DFQD1BWP7T30P140ULVT"]],["fb_gated",[[52,2],[52,15]],[[52,7],[52,15]],["bsg_rp_dly_line_unit_v3"],["variable","wire"]],["CG0",[[53,2],[53,90]],[[53,26],[53,29]],["bsg_rp_dly_line_unit_v3"],["instance","CKLNQD20BWP7T30P140ULVT"]],["fb_col",[[54,2],[54,19]],[[54,13],[54,19]],["bsg_rp_dly_line_unit_v3"],["variable","wire"]],["col_0_BSG_DONT_TOUCH",[[58,6],[65,9]],[[58,32],[58,52]],["bsg_rp_dly_line_unit_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_1_BSG_DONT_TOUCH",[[68,6],[75,9]],[[68,32],[68,52]],["bsg_rp_dly_line_unit_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_2_BSG_DONT_TOUCH",[[78,6],[85,9]],[[78,32],[78,52]],["bsg_rp_dly_line_unit_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_3_BSG_DONT_TOUCH",[[88,6],[95,9]],[[88,32],[88,52]],["bsg_rp_dly_line_unit_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_4_BSG_DONT_TOUCH",[[98,6],[105,9]],[[98,32],[98,52]],["bsg_rp_dly_line_unit_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_5_BSG_DONT_TOUCH",[[108,6],[115,9]],[[108,32],[108,52]],["bsg_rp_dly_line_unit_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_6_BSG_DONT_TOUCH",[[118,6],[125,9]],[[118,32],[118,52]],["bsg_rp_dly_line_unit_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["col_7_BSG_DONT_TOUCH",[[128,6],[135,9]],[[128,32],[128,52]],["bsg_rp_dly_line_unit_v3"],["instance","bsg_rp_clk_gen_osc_v3_col"]],["B0",[[138,2],[138,52]],[[138,23],[138,25]],["bsg_rp_dly_line_unit_v3"],["instance","CKBD4BWP7T30P140ULVT"]]]]],[[["bsg_rp_dly_line_v3",[[142,2],[146,6]],[[142,9],[142,27]],[],["module"]],[1146,0]],[[["async_reset_i",[[143,4],[143,23]],[[143,10],[143,23]],["bsg_rp_dly_line_v3"],["port","input"]],["clk_i",[[144,6],[144,17]],[[144,12],[144,17]],["bsg_rp_dly_line_v3"],["port","input"]],["clk_o",[[145,6],[145,18]],[[145,13],[145,18]],["bsg_rp_dly_line_v3"],["port","output"]],["lobit",[[148,2],[148,12]],[[148,7],[148,12]],["bsg_rp_dly_line_v3"],["variable","wire"]],["T0",[[149,2],[149,37]],[[149,22],[149,24]],["bsg_rp_dly_line_v3"],["instance","TIELBWP7T30P140ULVT"]],["hibit",[[150,2],[150,12]],[[150,7],[150,12]],["bsg_rp_dly_line_v3"],["variable","wire"]],["T1",[[151,2],[151,36]],[[151,22],[151,24]],["bsg_rp_dly_line_v3"],["instance","TIEHBWP7T30P140ULVT"]],["async_reset_neg",[[152,2],[152,22]],[[152,7],[152,22]],["bsg_rp_dly_line_v3"],["variable","wire"]],["I0",[[153,2],[153,67]],[[153,23],[153,25]],["bsg_rp_dly_line_v3"],["instance","INVD1BWP7T30P140ULVT"]],["trigger_off",[[156,2],[156,18]],[[156,7],[156,18]],["bsg_rp_dly_line_v3"],["variable","wire"]],["trigger_on",[[156,2],[156,30]],[[156,20],[156,30]],["bsg_rp_dly_line_v3"],["variable","trigger_off"]],["D0",[[157,2],[157,96]],[[157,25],[157,27]],["bsg_rp_dly_line_v3"],["instance","DFSNQD1BWP7T30P140ULVT"]],["counter_en",[[159,2],[159,17]],[[159,7],[159,17]],["bsg_rp_dly_line_v3"],["variable","wire"]],["D1",[[160,2],[160,96]],[[160,25],[160,27]],["bsg_rp_dly_line_v3"],["instance","DFCNQD1BWP7T30P140ULVT"]],["pause",[[162,2],[162,12]],[[162,7],[162,12]],["bsg_rp_dly_line_v3"],["variable","wire"]],["D2",[[163,2],[163,90]],[[163,25],[163,27]],["bsg_rp_dly_line_v3"],["instance","DFCNQD1BWP7T30P140ULVT"]],["D3",[[165,2],[165,90]],[[165,25],[165,27]],["bsg_rp_dly_line_v3"],["instance","DFCNQD1BWP7T30P140ULVT"]],["ctl_n",[[166,2],[166,21]],[[166,16],[166,21]],["bsg_rp_dly_line_v3"],["variable","wire"]],["ctl_r",[[166,2],[166,28]],[[166,23],[166,28]],["bsg_rp_dly_line_v3"],["variable","ctl_n"]],["clk_90",[[167,2],[167,13]],[[167,7],[167,13]],["bsg_rp_dly_line_v3"],["variable","wire"]],["d90_BSG_DONT_TOUCH",[[168,2],[174,5]],[[168,26],[168,44]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_unit_v3"]],["d180_BSG_DONT_TOUCH",[[175,2],[181,5]],[[175,26],[175,45]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_unit_v3"]],["n",[[182,2],[182,15]],[[182,14],[182,15]],["bsg_rp_dly_line_v3"],["variable","wire"]],["B0",[[186,4],[186,48]],[[186,25],[186,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B1",[[189,4],[189,48]],[[189,25],[189,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B2",[[192,4],[192,48]],[[192,25],[192,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B3",[[195,4],[195,48]],[[195,25],[195,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B4",[[198,4],[198,48]],[[198,25],[198,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B5",[[201,4],[201,48]],[[201,25],[201,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B6",[[204,4],[204,48]],[[204,25],[204,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B7",[[207,4],[207,48]],[[207,25],[207,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B8",[[210,4],[210,48]],[[210,25],[210,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B9",[[213,4],[213,49]],[[213,25],[213,27]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B10",[[216,4],[216,51]],[[216,25],[216,28]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B11",[[219,4],[219,51]],[[219,25],[219,28]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B12",[[222,4],[222,51]],[[222,25],[222,28]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B13",[[225,4],[225,51]],[[225,25],[225,28]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B14",[[228,4],[228,51]],[[228,25],[228,28]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["B15",[[231,4],[231,51]],[[231,25],[231,28]],["bsg_rp_dly_line_v3"],["instance","CKBD4BWP7T30P140ULVT"]],["clk_dly",[[235,2],[235,27]],[[235,12],[235,19]],["bsg_rp_dly_line_v3"],["variable","wire"]],["meta",[[237,2],[237,11]],[[237,7],[237,11]],["bsg_rp_dly_line_v3"],["variable","wire"]],["meta_r",[[238,2],[238,98]],[[238,25],[238,31]],["bsg_rp_dly_line_v3"],["instance","DFNCND1BWP7T30P140ULVT"]],["meta_sync",[[239,2],[239,16]],[[239,7],[239,16]],["bsg_rp_dly_line_v3"],["variable","wire"]],["meta_sync_sync",[[239,2],[239,32]],[[239,18],[239,32]],["bsg_rp_dly_line_v3"],["variable","meta_sync"]],["meta_sync_sync_inv",[[239,2],[239,52]],[[239,34],[239,52]],["bsg_rp_dly_line_v3"],["variable","meta_sync_sync"]],["bsg_SYNC_1_r",[[240,2],[240,104]],[[240,24],[240,36]],["bsg_rp_dly_line_v3"],["instance","DFCND1BWP7T30P140ULVT"]],["bsg_SYNC_2_r",[[241,2],[241,132]],[[241,24],[241,36]],["bsg_rp_dly_line_v3"],["instance","DFCND1BWP7T30P140ULVT"]],["shift_left",[[242,2],[242,34]],[[242,7],[242,17]],["bsg_rp_dly_line_v3"],["variable","wire"]],["shift_right",[[243,2],[243,39]],[[243,7],[243,18]],["bsg_rp_dly_line_v3"],["variable","wire"]],["set_right",[[244,2],[244,25]],[[244,16],[244,25]],["bsg_rp_dly_line_v3"],["variable","wire"]],["set_left",[[244,2],[244,35]],[[244,27],[244,35]],["bsg_rp_dly_line_v3"],["variable","set_right"]],["set",[[244,2],[244,40]],[[244,37],[244,40]],["bsg_rp_dly_line_v3"],["variable","set_left"]],["ctl_0",[[247,4],[258,7]],[[247,28],[247,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_1",[[261,4],[272,7]],[[261,28],[261,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_2",[[275,4],[286,7]],[[275,28],[275,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_3",[[289,4],[300,7]],[[289,28],[289,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_4",[[303,4],[314,7]],[[303,28],[303,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_5",[[317,4],[328,7]],[[317,28],[317,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_6",[[331,4],[342,7]],[[331,28],[331,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_7",[[345,4],[356,7]],[[345,28],[345,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_8",[[359,4],[370,7]],[[359,28],[359,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_9",[[373,4],[384,7]],[[373,28],[373,33]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_10",[[387,4],[398,7]],[[387,28],[387,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_11",[[401,4],[412,7]],[[401,28],[401,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_12",[[415,4],[426,7]],[[415,28],[415,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_13",[[429,4],[440,7]],[[429,28],[429,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_14",[[443,4],[454,7]],[[443,28],[443,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_15",[[457,4],[468,7]],[[457,28],[457,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_16",[[471,4],[482,7]],[[471,28],[471,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_17",[[485,4],[496,7]],[[485,28],[485,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_18",[[499,4],[510,7]],[[499,28],[499,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_19",[[513,4],[524,7]],[[513,28],[513,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_20",[[527,4],[538,7]],[[527,28],[527,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_21",[[541,4],[552,7]],[[541,28],[541,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_22",[[555,4],[566,7]],[[555,28],[555,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_23",[[569,4],[580,7]],[[569,28],[569,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_24",[[583,4],[594,7]],[[583,28],[583,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_25",[[597,4],[608,7]],[[597,28],[597,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_26",[[611,4],[622,7]],[[611,28],[611,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_27",[[625,4],[636,7]],[[625,28],[625,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_28",[[639,4],[650,7]],[[639,28],[639,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_29",[[653,4],[664,7]],[[653,28],[653,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_30",[[667,4],[678,7]],[[667,28],[667,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_31",[[681,4],[692,7]],[[681,28],[681,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_32",[[695,4],[706,7]],[[695,28],[695,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_33",[[709,4],[720,7]],[[709,28],[709,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_34",[[723,4],[734,7]],[[723,28],[723,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_35",[[737,4],[748,7]],[[737,28],[737,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_36",[[751,4],[762,7]],[[751,28],[751,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_37",[[765,4],[776,7]],[[765,28],[765,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_38",[[779,4],[790,7]],[[779,28],[779,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_39",[[793,4],[804,7]],[[793,28],[793,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_40",[[807,4],[818,7]],[[807,28],[807,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_41",[[821,4],[832,7]],[[821,28],[821,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_42",[[835,4],[846,7]],[[835,28],[835,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_43",[[849,4],[860,7]],[[849,28],[849,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_44",[[863,4],[874,7]],[[863,28],[863,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_45",[[877,4],[888,7]],[[877,28],[877,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_46",[[891,4],[902,7]],[[891,28],[891,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_47",[[905,4],[916,7]],[[905,28],[905,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_48",[[919,4],[930,7]],[[919,28],[919,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_49",[[933,4],[944,7]],[[933,28],[933,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_50",[[947,4],[958,7]],[[947,28],[947,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_51",[[961,4],[972,7]],[[961,28],[961,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_52",[[975,4],[986,7]],[[975,28],[975,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_53",[[989,4],[1000,7]],[[989,28],[989,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_54",[[1003,4],[1014,7]],[[1003,28],[1003,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_55",[[1017,4],[1028,7]],[[1017,28],[1017,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_56",[[1031,4],[1042,7]],[[1031,28],[1031,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_57",[[1045,4],[1056,7]],[[1045,28],[1045,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_58",[[1059,4],[1070,7]],[[1059,28],[1059,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_59",[[1073,4],[1084,7]],[[1073,28],[1073,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_60",[[1087,4],[1098,7]],[[1087,28],[1087,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_61",[[1101,4],[1112,7]],[[1101,28],[1101,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_62",[[1115,4],[1126,7]],[[1115,28],[1115,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]],["ctl_63",[[1129,4],[1140,7]],[[1129,28],[1129,34]],["bsg_rp_dly_line_v3"],["instance","bsg_rp_dly_line_ctl_reg"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_link/bsg_link_isdr_phy.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_link/bsg_link_osdr_phy.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_buf.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_dff.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_mux.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_nand.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_nor3.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_tiehi.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_tielo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_28/bsg_misc/bsg_xnor.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_clk_gen_osc.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_dly_line.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_atomic_delay_tuner.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_coarse_delay_tuner.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_clk_gen/bsg_rp_clk_gen_fine_delay_tuner.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_1rw_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_2r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_mem/bsg_mem_2r1w.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_and.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_buf.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_clkbuf.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_reset_en.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff_reset.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_dff.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_inv.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_and_csa_block_hard.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_booth_4_block_rep.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mul/bsg_mul_comp42_rep.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux_bitwise.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux_one_hot.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_mux.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_nand.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_nor3.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_reduce.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_tiehi.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_tielo.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_xnor.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/tsmc_40/bsg_misc/bsg_xor.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1r1w_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1rw_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/2019.1/bsg_mem_1rw_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_async/bsg_launch_sync_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_ddr_upstream.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_iddr_phy.sv",[[[[[["bsg_link_iddr_phy",[[16,0],[23,4]],[[16,7],[16,24]],[],["module"]],[74,9]],[[["width_p",[[18,3],[18,28]],[[18,13],[18,20]],["bsg_link_iddr_phy"],["parameter-port","parameter"]],["clk_i",[[20,3],[20,31]],[[20,26],[20,31]],["bsg_link_iddr_phy"],["port","input"]],["data_i",[[21,3],[21,32]],[[21,26],[21,32]],["bsg_link_iddr_phy"],["port","input"]],["data_r_o",[[22,3],[22,34]],[[22,26],[22,34]],["bsg_link_iddr_phy"],["port","output"]],["data_li",[[25,2],[25,29]],[[25,22],[25,29]],["bsg_link_iddr_phy"],["variable","logic"]],["IDELAYE3_inst",[[29,4],[58,5]],[[43,6],[43,19]],["bsg_link_iddr_phy"],["instance","IDELAYE3"]],["IDDRE1_inst",[[60,4],[71,5]],[[64,6],[64,17]],["bsg_link_iddr_phy"],["instance","IDDRE1"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_link/bsg_link_oddr_phy.sv",[[[[[["bsg_link_oddr_phy",[[13,0],[27,4]],[[13,7],[13,24]],[],["module"]],[69,9]],[[["width_p",[[15,3],[15,28]],[[15,13],[15,20]],["bsg_link_oddr_phy"],["parameter-port","parameter"]],["reset_i",[[19,3],[19,37]],[[19,30],[19,37]],["bsg_link_oddr_phy"],["port","input"]],["clk_i",[[20,3],[20,35]],[[20,30],[20,35]],["bsg_link_oddr_phy"],["port","input"]],["clk90_i",[[21,3],[21,37]],[[21,30],[21,37]],["bsg_link_oddr_phy"],["port","input"]],["data_i",[[22,3],[22,36]],[[22,30],[22,36]],["bsg_link_oddr_phy"],["port","input"]],["ready_o",[[23,3],[23,37]],[[23,30],[23,37]],["bsg_link_oddr_phy"],["port","output"]],["data_r_o",[[25,3],[25,38]],[[25,30],[25,38]],["bsg_link_oddr_phy"],["port","logic"]],["clk_r_o",[[26,3],[26,37]],[[26,30],[26,37]],["bsg_link_oddr_phy"],["port","logic"]],["data_r",[[32,2],[32,33]],[[32,27],[32,33]],["bsg_link_oddr_phy"],["variable","logic"]],["dff_oddr",[[33,2],[36,19]],[[33,33],[33,41]],["bsg_link_oddr_phy"],["instance","bsg_dff"]],["ODDRE1_inst",[[40,4],[52,5]],[[46,6],[46,17]],["bsg_link_oddr_phy"],["instance","ODDRE1"]],["ODDRE1_clk",[[55,4],[67,5]],[[61,6],[61,16]],["bsg_link_oddr_phy"],["instance","ODDRE1"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1r1w_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1r1w_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_mem/bsg_mem_1rw_sync.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_clkgate_optional.sv",[[[[[["bsg_clkgate_optional",[[2,0],[7,7]],[[2,7],[2,27]],[],["module"]],[26,9]],[[["clk_i",[[3,5],[3,17]],[[3,12],[3,17]],["bsg_clkgate_optional"],["port","input"]],["en_i",[[4,6],[4,17]],[[4,13],[4,17]],["bsg_clkgate_optional"],["port","input"]],["bypass_i",[[5,6],[5,21]],[[5,13],[5,21]],["bsg_clkgate_optional"],["port","input"]],["gated_clock_o",[[6,6],[6,26]],[[6,13],[6,26]],["bsg_clkgate_optional"],["port","output"]],["BUFGCE_inst",[[13,2],[23,3]],[[19,2],[19,13]],["bsg_clkgate_optional"],["instance","BUFGCE"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_mul_add_unsigned.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/hard/ultrascale_plus/bsg_misc/bsg_mux.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/axe_test/testbench.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/axi_test/testbench.sv",[[[[[["testbench",[[6,0],[6,19]],[[6,7],[6,16]],[],["module"]],[268,9]],[[["addr_width_p",[[13,2],[13,29]],[[13,12],[13,24]],["testbench"],["parameter"]],["data_width_p",[[14,2],[14,29]],[[14,12],[14,24]],["testbench"],["parameter"]],["block_width_p",[[15,2],[15,31]],[[15,12],[15,25]],["testbench"],["parameter"]],["ring_width_p",[[17,2],[17,40]],[[17,12],[17,24]],["testbench"],["parameter"]],["rom_addr_width_p",[[18,2],[18,34]],[[18,12],[18,28]],["testbench"],["parameter"]],["wrap_type_p",[[20,2],[20,43]],[[20,12],[20,23]],["testbench"],["parameter"]],["clk",[[24,2],[24,9]],[[24,6],[24,9]],["testbench"],["variable","bit"]],["reset",[[25,2],[25,11]],[[25,6],[25,11]],["testbench"],["variable","bit"]],["clock_gen",[[27,2],[31,3]],[[29,4],[29,13]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[33,2],[40,3]],[[37,4],[37,13]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["trace_rom_addr",[[44,2],[44,45]],[[44,31],[44,45]],["testbench"],["variable","logic"]],["trace_rom_data",[[45,2],[45,43]],[[45,29],[45,43]],["testbench"],["variable","logic"]],["tr_data_li",[[47,2],[47,37]],[[47,27],[47,37]],["testbench"],["variable","logic"]],["tr_data_lo",[[47,2],[47,49]],[[47,39],[47,49]],["testbench"],["variable","tr_data_li"]],["tr_v_li",[[48,2],[48,15]],[[48,8],[48,15]],["testbench"],["variable","logic"]],["tr_ready_lo",[[48,2],[48,28]],[[48,17],[48,28]],["testbench"],["variable","tr_v_li"]],["tr_v_lo",[[49,2],[49,15]],[[49,8],[49,15]],["testbench"],["variable","logic"]],["tr_yumi_li",[[49,2],[49,27]],[[49,17],[49,27]],["testbench"],["variable","tr_v_lo"]],["done",[[50,2],[50,12]],[[50,8],[50,12]],["testbench"],["variable","logic"]],["trace_replay",[[52,2],[73,3]],[[55,4],[55,16]],["testbench"],["instance","bsg_trace_replay"]],["trace_rom",[[75,2],[81,3]],[[78,4],[78,13]],["testbench"],["instance","bsg_trace_rom"]],["dma_pkt_lo",[[86,2],[86,32]],[[86,22],[86,32]],["testbench"],["variable","bsg_cache_dma_pkt_s"]],["dma_pkt_v_lo",[[87,2],[87,20]],[[87,8],[87,20]],["testbench"],["variable","logic"]],["dma_pkt_yumi_li",[[87,2],[87,37]],[[87,22],[87,37]],["testbench"],["variable","dma_pkt_v_lo"]],["dma_data_li",[[89,2],[89,38]],[[89,27],[89,38]],["testbench"],["variable","logic"]],["dma_data_v_li",[[90,2],[90,21]],[[90,8],[90,21]],["testbench"],["variable","logic"]],["dma_data_ready_and_lo",[[90,2],[90,44]],[[90,23],[90,44]],["testbench"],["variable","dma_data_v_li"]],["dma_data_lo",[[92,2],[92,38]],[[92,27],[92,38]],["testbench"],["variable","logic"]],["dma_data_v_lo",[[93,2],[93,21]],[[93,8],[93,21]],["testbench"],["variable","logic"]],["dma_data_yumi_li",[[93,2],[93,39]],[[93,23],[93,39]],["testbench"],["variable","dma_data_v_lo"]],["pkt_not_data",[[95,2],[95,59]],[[95,18],[95,30]],["testbench"],["variable","wire"]],["wr_not_rd",[[96,2],[96,57]],[[96,21],[96,30]],["testbench"],["variable","wire"]],["addr",[[97,2],[97,60]],[[97,26],[97,30]],["testbench"],["variable","wire"]],["axi_awid",[[109,2],[109,24]],[[109,16],[109,24]],["testbench"],["variable","logic"]],["axi_awaddr",[[110,2],[110,37]],[[110,27],[110,37]],["testbench"],["variable","logic"]],["axi_awlen",[[111,2],[111,23]],[[111,14],[111,23]],["testbench"],["variable","logic"]],["axi_awsize",[[112,2],[112,24]],[[112,14],[112,24]],["testbench"],["variable","logic"]],["axi_awburst",[[113,2],[113,25]],[[113,14],[113,25]],["testbench"],["variable","logic"]],["axi_awcache",[[114,2],[114,25]],[[114,14],[114,25]],["testbench"],["variable","logic"]],["axi_awprot",[[115,2],[115,24]],[[115,14],[115,24]],["testbench"],["variable","logic"]],["axi_awlock",[[116,2],[116,18]],[[116,8],[116,18]],["testbench"],["variable","logic"]],["axi_awvalid",[[116,2],[116,31]],[[116,20],[116,31]],["testbench"],["variable","axi_awlock"]],["axi_awready",[[116,2],[116,44]],[[116,33],[116,44]],["testbench"],["variable","axi_awvalid"]],["axi_wdata",[[118,2],[118,36]],[[118,27],[118,36]],["testbench"],["variable","logic"]],["axi_wstrb",[[119,2],[119,41]],[[119,32],[119,41]],["testbench"],["variable","logic"]],["axi_wlast",[[120,2],[120,17]],[[120,8],[120,17]],["testbench"],["variable","logic"]],["axi_wvalid",[[120,2],[120,29]],[[120,19],[120,29]],["testbench"],["variable","axi_wlast"]],["axi_wready",[[120,2],[120,41]],[[120,31],[120,41]],["testbench"],["variable","axi_wvalid"]],["axi_bid",[[122,2],[122,23]],[[122,16],[122,23]],["testbench"],["variable","logic"]],["axi_bresp",[[123,2],[123,23]],[[123,14],[123,23]],["testbench"],["variable","logic"]],["axi_bvalid",[[124,2],[124,18]],[[124,8],[124,18]],["testbench"],["variable","logic"]],["axi_bready",[[124,2],[124,30]],[[124,20],[124,30]],["testbench"],["variable","axi_bvalid"]],["axi_arid",[[126,2],[126,24]],[[126,16],[126,24]],["testbench"],["variable","logic"]],["axi_araddr",[[127,2],[127,37]],[[127,27],[127,37]],["testbench"],["variable","logic"]],["axi_arlen",[[128,2],[128,23]],[[128,14],[128,23]],["testbench"],["variable","logic"]],["axi_arsize",[[129,2],[129,24]],[[129,14],[129,24]],["testbench"],["variable","logic"]],["axi_arburst",[[130,2],[130,25]],[[130,14],[130,25]],["testbench"],["variable","logic"]],["axi_arcache",[[131,2],[131,25]],[[131,14],[131,25]],["testbench"],["variable","logic"]],["axi_arprot",[[132,2],[132,24]],[[132,14],[132,24]],["testbench"],["variable","logic"]],["axi_arlock",[[133,2],[133,18]],[[133,8],[133,18]],["testbench"],["variable","logic"]],["axi_arvalid",[[133,2],[133,31]],[[133,20],[133,31]],["testbench"],["variable","axi_arlock"]],["axi_arready",[[133,2],[133,44]],[[133,33],[133,44]],["testbench"],["variable","axi_arvalid"]],["axi_rid",[[135,2],[135,23]],[[135,16],[135,23]],["testbench"],["variable","logic"]],["axi_rdata",[[136,2],[136,36]],[[136,27],[136,36]],["testbench"],["variable","logic"]],["axi_rresp",[[137,2],[137,23]],[[137,14],[137,23]],["testbench"],["variable","logic"]],["axi_rlast",[[138,2],[138,17]],[[138,8],[138,17]],["testbench"],["variable","logic"]],["axi_rvalid",[[138,2],[138,29]],[[138,19],[138,29]],["testbench"],["variable","axi_rlast"]],["axi_rready",[[138,2],[138,41]],[[138,31],[138,41]],["testbench"],["variable","axi_rvalid"]],["cache2axi",[[140,2],[210,6]],[[152,2],[152,11]],["testbench"],["instance","bsg_cache_to_axi"]],["axi_mem",[[212,2],[257,6]],[[222,3],[222,10]],["testbench"],["instance","bsg_nonsynth_axi_mem"]]],[["bsg_cache_pkg",["*"]],["bsg_axi_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/common/basic_checker_32.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/common/bsg_nonsynth_dma_model.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/common/bsg_nonsynth_non_blocking_dma_model.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/common/bsg_nonsynth_random_yumi_gen.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/dmc/bsg_test_master.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/dmc/bsg_trace_rom.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/dmc/testbench.sv",[[[[[["testbench",[[3,0],[6,5]],[[3,7],[3,16]],[],["module"]],[317,9]],[[["num_cache_p",[[8,0],[8,26]],[[8,10],[8,21]],["testbench"],["parameter"]],["addr_width_p",[[9,0],[9,28]],[[9,10],[9,22]],["testbench"],["parameter"]],["data_width_p",[[10,0],[10,28]],[[10,10],[10,22]],["testbench"],["parameter"]],["block_size_in_words_p",[[11,0],[11,36]],[[11,10],[11,31]],["testbench"],["parameter"]],["sets_p",[[12,0],[12,23]],[[12,10],[12,16]],["testbench"],["parameter"]],["ways_p",[[13,0],[13,27]],[[13,10],[13,16]],["testbench"],["parameter"]],["ui_addr_width_p",[[15,0],[15,31]],[[15,10],[15,25]],["testbench"],["parameter"]],["ui_data_width_p",[[16,0],[16,31]],[[16,10],[16,25]],["testbench"],["parameter"]],["ui_burst_length_p",[[17,0],[17,32]],[[17,10],[17,27]],["testbench"],["parameter"]],["dq_data_width_p",[[18,0],[18,31]],[[18,10],[18,25]],["testbench"],["parameter"]],["burst_data_width_lp",[[20,0],[20,69]],[[20,11],[20,30]],["testbench"],["localparam"]],["ui_mask_width_lp",[[21,0],[21,51]],[[21,11],[21,27]],["testbench"],["localparam"]],["dq_group_lp",[[22,0],[22,46]],[[22,11],[22,22]],["testbench"],["localparam"]],["dq_burst_length_lp",[[23,0],[23,70]],[[23,11],[23,29]],["testbench"],["localparam"]],["clk",[[27,0],[27,9]],[[27,6],[27,9]],["testbench"],["variable","logic"]],["dfi_clk",[[27,0],[27,18]],[[27,11],[27,18]],["testbench"],["variable","clk"]],["dfi_clk_2x",[[27,0],[27,30]],[[27,20],[27,30]],["testbench"],["variable","dfi_clk"]],["ui_clock_gen",[[28,0],[32,1]],[[30,2],[30,14]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["dfi_clock_gen",[[34,0],[38,1]],[[36,2],[36,15]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["dfi_2x_clock_gen",[[40,0],[44,1]],[[42,2],[42,18]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[46,0],[46,11]],[[46,6],[46,11]],["testbench"],["variable","logic"]],["reset_gen",[[47,0],[53,1]],[[50,2],[50,11]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["dma_pkt",[[58,0],[58,45]],[[58,38],[58,45]],["testbench"],["variable","bsg_cache_dma_pkt_s"]],["dma_pkt_v_lo",[[59,0],[59,36]],[[59,24],[59,36]],["testbench"],["variable","logic"]],["dma_pkt_yumi_li",[[60,0],[60,39]],[[60,24],[60,39]],["testbench"],["variable","logic"]],["dma_data_li",[[62,0],[62,53]],[[62,42],[62,53]],["testbench"],["variable","logic"]],["dma_data_v_li",[[63,0],[63,37]],[[63,24],[63,37]],["testbench"],["variable","logic"]],["dma_data_ready_lo",[[64,0],[64,41]],[[64,24],[64,41]],["testbench"],["variable","logic"]],["dma_data_lo",[[66,0],[66,53]],[[66,42],[66,53]],["testbench"],["variable","logic"]],["dma_data_v_lo",[[67,0],[67,37]],[[67,24],[67,37]],["testbench"],["variable","logic"]],["dma_data_yumi_li",[[68,0],[68,40]],[[68,24],[68,40]],["testbench"],["variable","logic"]],["done_lo",[[70,0],[70,13]],[[70,6],[70,13]],["testbench"],["variable","logic"]],["test_master",[[72,0],[96,1]],[[79,2],[79,13]],["testbench"],["instance","bsg_test_master"]],["app_addr",[[101,0],[101,35]],[[101,27],[101,35]],["testbench"],["variable","logic"]],["app_cmd",[[102,0],[102,19]],[[102,12],[102,19]],["testbench"],["variable","logic"]],["app_en",[[103,0],[103,12]],[[103,6],[103,12]],["testbench"],["variable","logic"]],["app_rdy",[[104,0],[104,13]],[[104,6],[104,13]],["testbench"],["variable","logic"]],["app_wdf_wren",[[106,0],[106,18]],[[106,6],[106,18]],["testbench"],["variable","logic"]],["app_wdf_data",[[107,0],[107,40]],[[107,28],[107,40]],["testbench"],["variable","logic"]],["app_wdf_mask",[[108,0],[108,41]],[[108,29],[108,41]],["testbench"],["variable","logic"]],["app_wdf_end",[[109,0],[109,17]],[[109,6],[109,17]],["testbench"],["variable","logic"]],["app_wdf_rdy",[[110,0],[110,17]],[[110,6],[110,17]],["testbench"],["variable","logic"]],["app_rd_data_valid",[[112,0],[112,23]],[[112,6],[112,23]],["testbench"],["variable","logic"]],["app_rd_data",[[113,0],[113,39]],[[113,28],[113,39]],["testbench"],["variable","logic"]],["app_rd_data_end",[[114,0],[114,21]],[[114,6],[114,21]],["testbench"],["variable","logic"]],["DUT",[[116,0],[155,1]],[[123,2],[123,5]],["testbench"],["instance","bsg_cache_to_dram_ctrl"]],["dmc_p",[[159,0],[159,15]],[[159,10],[159,15]],["testbench"],["variable","bsg_dmc_s"]],["ddr_ck_p",[[178,0],[178,13]],[[178,5],[178,13]],["testbench"],["variable","wire"]],["ddr_ck_n",[[179,0],[179,13]],[[179,5],[179,13]],["testbench"],["variable","wire"]],["ddr_cke",[[180,0],[180,12]],[[180,5],[180,12]],["testbench"],["variable","wire"]],["ddr_cs_n",[[181,0],[181,13]],[[181,5],[181,13]],["testbench"],["variable","wire"]],["ddr_ras_n",[[182,0],[182,14]],[[182,5],[182,14]],["testbench"],["variable","wire"]],["ddr_cas_n",[[183,0],[183,14]],[[183,5],[183,14]],["testbench"],["variable","wire"]],["ddr_we_n",[[184,0],[184,13]],[[184,5],[184,13]],["testbench"],["variable","wire"]],["ddr_ba",[[185,0],[185,17]],[[185,11],[185,17]],["testbench"],["variable","wire"]],["ddr_addr",[[186,0],[186,20]],[[186,12],[186,20]],["testbench"],["variable","wire"]],["ddr_dm_oen_lo",[[188,0],[188,45]],[[188,32],[188,45]],["testbench"],["variable","wire"]],["ddr_dm_lo",[[189,0],[189,41]],[[189,32],[189,41]],["testbench"],["variable","wire"]],["ddr_dqs_p_oen_lo",[[190,0],[190,48]],[[190,32],[190,48]],["testbench"],["variable","wire"]],["ddr_dqs_p_ien_lo",[[191,0],[191,48]],[[191,32],[191,48]],["testbench"],["variable","wire"]],["ddr_dqs_p_lo",[[192,0],[192,44]],[[192,32],[192,44]],["testbench"],["variable","wire"]],["ddr_dqs_p_li",[[193,0],[193,44]],[[193,32],[193,44]],["testbench"],["variable","wire"]],["ddr_dqs_n_oen_lo",[[194,0],[194,48]],[[194,32],[194,48]],["testbench"],["variable","wire"]],["ddr_dqs_n_ien_lo",[[195,0],[195,48]],[[195,32],[195,48]],["testbench"],["variable","wire"]],["ddr_dqs_n_lo",[[196,0],[196,44]],[[196,32],[196,44]],["testbench"],["variable","wire"]],["ddr_dqs_n_li",[[197,0],[197,44]],[[197,32],[197,44]],["testbench"],["variable","wire"]],["ddr_dq_oen_lo",[[198,0],[198,40]],[[198,27],[198,40]],["testbench"],["variable","wire"]],["ddr_dq_lo",[[199,0],[199,36]],[[199,27],[199,36]],["testbench"],["variable","wire"]],["ddr_dq_li",[[200,0],[200,36]],[[200,27],[200,36]],["testbench"],["variable","wire"]],["ddr_dm",[[202,0],[202,38]],[[202,32],[202,38]],["testbench"],["variable","wire"]],["ddr_dqs_p",[[203,0],[203,41]],[[203,32],[203,41]],["testbench"],["variable","wire"]],["ddr_dqs_n",[[204,0],[204,41]],[[204,32],[204,41]],["testbench"],["variable","wire"]],["ddr_dq",[[205,0],[205,33]],[[205,27],[205,33]],["testbench"],["variable","wire"]],["dmc",[[207,0],[275,1]],[[212,2],[212,5]],["testbench"],["instance","bsg_dmc"]],["mobile_ddr_inst",[[292,2],[305,3]],[[292,13],[292,28]],["testbench"],["instance","mobile_ddr"]]],[["bsg_dmc_pkg",["*"]],["bsg_cache_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/lock_test/lru_stats.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/lock_test/testbench.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/manycore_dram/bsg_test_node_master.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/manycore_dram/testbench.sv",[[[[[["testbench",[[8,0],[8,19]],[[8,7],[8,16]],[],["module"]],[449,9]],[[["num_test_word_p",[[13,2],[13,36]],[[13,12],[13,27]],["testbench"],["parameter"]],["link_addr_width_p",[[14,2],[14,35]],[[14,12],[14,29]],["testbench"],["parameter"]],["cache_addr_width_lp",[[15,2],[15,56]],[[15,12],[15,31]],["testbench"],["parameter"]],["num_cache_p",[[17,2],[17,28]],[[17,12],[17,23]],["testbench"],["parameter"]],["data_width_p",[[18,2],[18,30]],[[18,12],[18,24]],["testbench"],["parameter"]],["sets_p",[[19,2],[19,25]],[[19,12],[19,18]],["testbench"],["parameter"]],["ways_p",[[20,2],[20,23]],[[20,12],[20,18]],["testbench"],["parameter"]],["block_size_in_words_p",[[21,2],[21,38]],[[21,12],[21,33]],["testbench"],["parameter"]],["dram_ctrl_burst_len_p",[[23,2],[23,38]],[[23,12],[23,33]],["testbench"],["parameter"]],["dram_ctrl_data_width_p",[[24,2],[24,41]],[[24,12],[24,34]],["testbench"],["parameter"]],["dfi_data_width_p",[[26,2],[26,34]],[[26,12],[26,28]],["testbench"],["parameter"]],["x_cord_width_p",[[28,2],[28,58]],[[28,12],[28,26]],["testbench"],["parameter"]],["y_cord_width_p",[[29,2],[29,31]],[[29,12],[29,26]],["testbench"],["parameter"]],["load_id_width_p",[[30,2],[30,33]],[[30,12],[30,27]],["testbench"],["parameter"]],["link_sif_width_lp",[[32,2],[33,111]],[[32,12],[32,29]],["testbench"],["parameter"]],["clk",[[37,2],[37,11]],[[37,8],[37,11]],["testbench"],["variable","logic"]],["reset",[[37,2],[37,18]],[[37,13],[37,18]],["testbench"],["variable","clk"]],["clock_gen",[[39,2],[43,3]],[[41,4],[41,13]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[45,2],[52,3]],[[49,4],[49,13]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["dfi_clk_2x",[[54,2],[54,18]],[[54,8],[54,18]],["testbench"],["variable","logic"]],["dfi_clk",[[54,2],[54,27]],[[54,20],[54,27]],["testbench"],["variable","dfi_clk_2x"]],["dfi_clock_gen",[[55,2],[59,3]],[[57,4],[57,17]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["dfi_clk_ds",[[61,2],[68,3]],[[63,4],[63,14]],["testbench"],["instance","bsg_counter_clock_downsample"]],["router_link_sif_li",[[72,2],[72,98]],[[72,80],[72,98]],["testbench"],["variable","logic"]],["router_link_sif_lo",[[72,2],[72,118]],[[72,100],[72,118]],["testbench"],["variable","router_link_sif_li"]],["proc_link_sif_li",[[73,2],[73,65]],[[73,49],[73,65]],["testbench"],["variable","logic"]],["proc_link_sif_lo",[[73,2],[73,83]],[[73,67],[73,83]],["testbench"],["variable","proc_link_sif_li"]],["mesh_node",[[76,4],[91,5]],[[82,6],[82,15]],["testbench"],["instance","bsg_manycore_mesh_node"]],["node_w_tieoff",[[103,6],[115,7]],[[109,8],[109,21]],["testbench"],["instance","bsg_manycore_link_sif_tieoff"]],["node_n_tieoff",[[118,4],[130,5]],[[124,6],[124,19]],["testbench"],["instance","bsg_manycore_link_sif_tieoff"]],["node_e_tieoff",[[133,6],[145,7]],[[139,8],[139,21]],["testbench"],["instance","bsg_manycore_link_sif_tieoff"]],["done_lo",[[151,2],[151,33]],[[151,26],[151,33]],["testbench"],["variable","logic"]],["master",[[154,4],[172,5]],[[164,6],[164,12]],["testbench"],["instance","bsg_test_node_master"]],["cache_pkt",[[178,2],[178,45]],[[178,36],[178,45]],["testbench"],["variable","bsg_cache_pkt_s"]],["link_to_cache_v_lo",[[179,2],[179,44]],[[179,26],[179,44]],["testbench"],["variable","logic"]],["link_to_cache_ready_li",[[180,2],[180,48]],[[180,26],[180,48]],["testbench"],["variable","logic"]],["link_to_cache_data_li",[[181,2],[181,65]],[[181,44],[181,65]],["testbench"],["variable","logic"]],["link_to_cache_v_li",[[182,2],[182,44]],[[182,26],[182,44]],["testbench"],["variable","logic"]],["link_to_cache_yumi_lo",[[183,2],[183,47]],[[183,26],[183,47]],["testbench"],["variable","logic"]],["manycore_link_to_cache",[[186,4],[211,5]],[[195,6],[195,28]],["testbench"],["instance","bsg_manycore_link_to_cache"]],["dma_pkt",[[218,2],[218,47]],[[218,40],[218,47]],["testbench"],["variable","bsg_cache_dma_pkt_s"]],["dma_pkt_v_lo",[[219,2],[219,38]],[[219,26],[219,38]],["testbench"],["variable","logic"]],["dma_pkt_yumi_li",[[220,2],[220,41]],[[220,26],[220,41]],["testbench"],["variable","logic"]],["dma_data_li",[[222,2],[222,55]],[[222,44],[222,55]],["testbench"],["variable","logic"]],["dma_data_v_li",[[223,2],[223,39]],[[223,26],[223,39]],["testbench"],["variable","logic"]],["dma_data_ready_and_lo",[[224,2],[224,47]],[[224,26],[224,47]],["testbench"],["variable","logic"]],["dma_data_lo",[[226,2],[226,55]],[[226,44],[226,55]],["testbench"],["variable","logic"]],["dma_data_v_lo",[[227,2],[227,39]],[[227,26],[227,39]],["testbench"],["variable","logic"]],["dma_data_yumi_li",[[228,2],[228,42]],[[228,26],[228,42]],["testbench"],["variable","logic"]],["cache",[[231,4],[261,5]],[[236,6],[236,11]],["testbench"],["instance","bsg_cache"]],["app_cmd",[[266,2],[266,17]],[[266,10],[266,17]],["testbench"],["variable","eAppCmd"]],["app_addr",[[267,2],[267,42]],[[267,34],[267,42]],["testbench"],["variable","logic"]],["app_en",[[268,2],[268,14]],[[268,8],[268,14]],["testbench"],["variable","logic"]],["app_rdy",[[269,2],[269,15]],[[269,8],[269,15]],["testbench"],["variable","logic"]],["app_wdf_wren",[[271,2],[271,20]],[[271,8],[271,20]],["testbench"],["variable","logic"]],["app_wdf_rdy",[[272,2],[272,19]],[[272,8],[272,19]],["testbench"],["variable","logic"]],["app_wdf_data",[[273,2],[273,49]],[[273,37],[273,49]],["testbench"],["variable","logic"]],["app_wdf_mask",[[274,2],[274,54]],[[274,42],[274,54]],["testbench"],["variable","logic"]],["app_wdf_end",[[275,2],[275,19]],[[275,8],[275,19]],["testbench"],["variable","logic"]],["app_rd_data_valid",[[277,2],[277,25]],[[277,8],[277,25]],["testbench"],["variable","logic"]],["app_rd_data",[[278,2],[278,48]],[[278,37],[278,48]],["testbench"],["variable","logic"]],["app_rd_data_end",[[279,2],[279,23]],[[279,8],[279,23]],["testbench"],["variable","logic"]],["cache_to_dram_ctrl",[[281,2],[319,3]],[[289,4],[289,22]],["testbench"],["instance","bsg_cache_to_dram_ctrl"]],["ddr_ck_p",[[323,2],[323,16]],[[323,8],[323,16]],["testbench"],["variable","logic"]],["ddr_ck_n",[[324,2],[324,16]],[[324,8],[324,16]],["testbench"],["variable","logic"]],["ddr_cke",[[325,2],[325,15]],[[325,8],[325,15]],["testbench"],["variable","logic"]],["ddr_we_n",[[326,2],[326,16]],[[326,8],[326,16]],["testbench"],["variable","logic"]],["ddr_cs_n",[[327,2],[327,16]],[[327,8],[327,16]],["testbench"],["variable","logic"]],["ddr_ras_n",[[328,2],[328,17]],[[328,8],[328,17]],["testbench"],["variable","logic"]],["ddr_cas_n",[[329,2],[329,17]],[[329,8],[329,17]],["testbench"],["variable","logic"]],["ddr_addr",[[330,2],[330,23]],[[330,15],[330,23]],["testbench"],["variable","logic"]],["ddr_ba",[[331,2],[331,20]],[[331,14],[331,20]],["testbench"],["variable","logic"]],["dm_o",[[333,2],[333,40]],[[333,36],[333,40]],["testbench"],["variable","logic"]],["dqs_p_oe_n",[[334,2],[334,46]],[[334,36],[334,46]],["testbench"],["variable","logic"]],["dqs_p_o",[[335,2],[335,43]],[[335,36],[335,43]],["testbench"],["variable","logic"]],["dqs_p_i",[[336,2],[336,43]],[[336,36],[336,43]],["testbench"],["variable","logic"]],["dq_oe_n",[[338,2],[338,43]],[[338,36],[338,43]],["testbench"],["variable","logic"]],["dq_o",[[339,2],[339,40]],[[339,36],[339,40]],["testbench"],["variable","logic"]],["dq_i",[[340,2],[340,40]],[[340,36],[340,40]],["testbench"],["variable","logic"]],["dram_ctrl",[[342,2],[405,3]],[[346,4],[346,13]],["testbench"],["instance","bsg_dmc"]],["dq_int",[[410,2],[410,20]],[[410,14],[410,20]],["testbench"],["variable","wire"]],["dqs_int",[[411,2],[411,20]],[[411,13],[411,20]],["testbench"],["variable","wire"]],["dram_model",[[425,2],[438,3]],[[425,13],[425,23]],["testbench"],["instance","mobile_ddr"]]],[["bsg_dram_ctrl_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_64/basic_checker.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_64/testbench.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/ainv_checker.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/basic_checker.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/block_ld_checker.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/cov_mhu.sv",[[[[[["cov_mhu",[[3,0],[16,4]],[[3,7],[3,14]],[],["module"]],[71,9]],[[["clk_i",[[6,4],[6,15]],[[6,10],[6,15]],["cov_mhu"],["port","input"]],["reset_i",[[7,6],[7,19]],[[7,12],[7,19]],["cov_mhu"],["port","input"]],["mhu_state_r",[[9,6],[9,35]],[[9,24],[9,35]],["cov_mhu"],["port","mhu_state_e"]],["data_mem_pkt_yumi_i",[[11,6],[11,31]],[[11,12],[11,31]],["cov_mhu"],["port","input"]],["is_secondary",[[12,6],[12,24]],[[12,12],[12,24]],["cov_mhu"],["port","input"]],["miss_fifo_v_i",[[13,6],[13,25]],[[13,12],[13,25]],["cov_mhu"],["port","input"]],["tl_block_loading_i",[[14,6],[14,30]],[[14,12],[14,30]],["cov_mhu"],["port","input"]]],[["bsg_cache_non_blocking_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/cov_miss_fifo.sv",[[[[[["cov_miss_fifo",[[3,0],[21,4]],[[3,7],[3,20]],[],["module"]],[80,9]],[[["clk_i",[[6,4],[6,15]],[[6,10],[6,15]],["cov_miss_fifo"],["port","input"]],["reset_i",[[7,6],[7,19]],[[7,12],[7,19]],["cov_miss_fifo"],["port","input"]],["v_i",[[9,6],[9,15]],[[9,12],[9,15]],["cov_miss_fifo"],["port","input"]],["ready_o",[[10,6],[10,19]],[[10,12],[10,19]],["cov_miss_fifo"],["port","input"]],["v_o",[[11,6],[11,15]],[[11,12],[11,15]],["cov_miss_fifo"],["port","input"]],["yumi_i",[[12,6],[12,18]],[[12,12],[12,18]],["cov_miss_fifo"],["port","input"]],["yumi_op_i",[[13,6],[13,59]],[[13,50],[13,59]],["cov_miss_fifo"],["port","bsg_cache_non_blocking_miss_fifo_op_e"]],["scan_not_dq_i",[[14,6],[14,25]],[[14,12],[14,25]],["cov_miss_fifo"],["port","input"]],["read_write_same_addr",[[15,6],[15,32]],[[15,12],[15,32]],["cov_miss_fifo"],["port","input"]],["v_r",[[16,6],[16,15]],[[16,12],[16,15]],["cov_miss_fifo"],["port","input"]],["empty",[[17,6],[17,17]],[[17,12],[17,17]],["cov_miss_fifo"],["port","input"]],["rptr_valid",[[18,6],[18,22]],[[18,12],[18,22]],["cov_miss_fifo"],["port","input"]],["enque",[[19,6],[19,17]],[[19,12],[19,17]],["cov_miss_fifo"],["port","input"]],["rollback_i",[[20,6],[20,22]],[[20,12],[20,22]],["cov_miss_fifo"],["port","input"]]],[["bsg_cache_non_blocking_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/cov_tl_stage.sv",[[[[[["cov_tl_stage",[[3,0],[24,4]],[[3,7],[3,19]],[],["module"]],[99,9]],[[["clk_i",[[7,4],[7,15]],[[7,10],[7,15]],["cov_tl_stage"],["port","input"]],["reset_i",[[8,6],[8,19]],[[8,12],[8,19]],["cov_tl_stage"],["port","input"]],["ld_st_miss",[[10,6],[10,22]],[[10,12],[10,22]],["cov_tl_stage"],["port","input"]],["mhu_miss_match",[[11,6],[11,26]],[[11,12],[11,26]],["cov_tl_stage"],["port","input"]],["dma_miss_match",[[12,6],[12,26]],[[12,12],[12,26]],["cov_tl_stage"],["port","input"]],["ld_st_hit",[[14,6],[14,21]],[[14,12],[14,21]],["cov_tl_stage"],["port","input"]],["data_mem_pkt_ready_i",[[15,6],[15,32]],[[15,12],[15,32]],["cov_tl_stage"],["port","input"]],["stat_mem_pkt_ready_i",[[16,6],[16,32]],[[16,12],[16,32]],["cov_tl_stage"],["port","input"]],["v_i",[[17,6],[17,15]],[[17,12],[17,15]],["cov_tl_stage"],["port","input"]],["decode_i",[[18,6],[18,52]],[[18,44],[18,52]],["cov_tl_stage"],["port","bsg_cache_non_blocking_decode_s"]],["miss_fifo_ready_i",[[19,6],[19,29]],[[19,12],[19,29]],["cov_tl_stage"],["port","input"]],["recover_i",[[20,6],[20,21]],[[20,12],[20,21]],["cov_tl_stage"],["port","input"]],["v_tl_r",[[21,6],[21,18]],[[21,12],[21,18]],["cov_tl_stage"],["port","input"]],["mhu_tag_mem_pkt_v_i",[[22,6],[22,31]],[[22,12],[22,31]],["cov_tl_stage"],["port","input"]],["mhu_idle_i",[[23,6],[23,22]],[[23,12],[23,22]],["cov_tl_stage"],["port","input"]],["decode_mgmt_op",[[26,2],[26,40]],[[26,7],[26,21]],["cov_tl_stage"],["variable","wire"]]],[["bsg_cache_non_blocking_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/cov_top.sv",[[[[[["cov_top",[[0,0],[12,4]],[[0,7],[0,14]],[],["module"]],[43,9]],[[["clk_i",[[2,4],[2,15]],[[2,10],[2,15]],["cov_top"],["port","input"]],["reset_i",[[3,6],[3,19]],[[3,12],[3,19]],["cov_top"],["port","input"]],["dma_data_mem_pkt_v_lo",[[5,6],[5,33]],[[5,12],[5,33]],["cov_top"],["port","input"]],["mhu_data_mem_pkt_v_lo",[[6,6],[6,33]],[[6,12],[6,33]],["cov_top"],["port","input"]],["v_i",[[7,6],[7,15]],[[7,12],[7,15]],["cov_top"],["port","input"]],["v_o",[[8,6],[8,15]],[[8,12],[8,15]],["cov_top"],["port","input"]],["ready_o",[[9,6],[9,19]],[[9,12],[9,19]],["cov_top"],["port","input"]],["yumi_i",[[10,6],[10,18]],[[10,12],[10,18]],["cov_top"],["port","input"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/tag_checker.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_non_blocking/testbench.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression_v2/testbench.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/regression/testbench.sv",[[[[[["testbench",[[5,0],[5,19]],[[5,7],[5,16]],[],["module"]],[215,9]],[[["addr_width_p",[[11,2],[11,30]],[[11,12],[11,24]],["testbench"],["parameter"]],["data_width_p",[[12,2],[12,30]],[[12,12],[12,24]],["testbench"],["parameter"]],["block_size_in_words_p",[[13,2],[13,38]],[[13,12],[13,33]],["testbench"],["parameter"]],["sets_p",[[14,2],[14,25]],[[14,12],[14,18]],["testbench"],["parameter"]],["ways_p",[[15,2],[15,29]],[[15,12],[15,18]],["testbench"],["parameter"]],["word_tracking_p",[[16,2],[16,32]],[[16,12],[16,27]],["testbench"],["parameter"]],["ring_width_p",[[18,2],[18,76]],[[18,12],[18,24]],["testbench"],["parameter"]],["rom_addr_width_p",[[19,2],[19,34]],[[19,12],[19,28]],["testbench"],["parameter"]],["clk",[[23,2],[23,9]],[[23,6],[23,9]],["testbench"],["variable","bit"]],["reset",[[24,2],[24,11]],[[24,6],[24,11]],["testbench"],["variable","bit"]],["clock_gen",[[26,2],[30,3]],[[28,4],[28,13]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[32,2],[39,3]],[[36,4],[36,13]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["cache_pkt",[[44,2],[44,27]],[[44,18],[44,27]],["testbench"],["variable","bsg_cache_pkt_s"]],["cache_v_li",[[46,2],[46,18]],[[46,8],[46,18]],["testbench"],["variable","logic"]],["cache_yumi_lo",[[47,2],[47,21]],[[47,8],[47,21]],["testbench"],["variable","logic"]],["cache_data_lo",[[49,2],[49,40]],[[49,27],[49,40]],["testbench"],["variable","logic"]],["cache_v_lo",[[50,2],[50,18]],[[50,8],[50,18]],["testbench"],["variable","logic"]],["cache_yumi_li",[[51,2],[51,21]],[[51,8],[51,21]],["testbench"],["variable","logic"]],["dma_pkt",[[54,2],[54,29]],[[54,22],[54,29]],["testbench"],["variable","bsg_cache_dma_pkt_s"]],["dma_pkt_v_lo",[[55,2],[55,20]],[[55,8],[55,20]],["testbench"],["variable","logic"]],["dma_pkt_yumi_li",[[56,2],[56,23]],[[56,8],[56,23]],["testbench"],["variable","logic"]],["dma_data_li",[[58,2],[58,38]],[[58,27],[58,38]],["testbench"],["variable","logic"]],["dma_data_v_li",[[59,2],[59,21]],[[59,8],[59,21]],["testbench"],["variable","logic"]],["dma_data_ready_and_lo",[[60,2],[60,29]],[[60,8],[60,29]],["testbench"],["variable","logic"]],["dma_data_lo",[[62,2],[62,38]],[[62,27],[62,38]],["testbench"],["variable","logic"]],["dma_data_v_lo",[[63,2],[63,21]],[[63,8],[63,21]],["testbench"],["variable","logic"]],["dma_data_yumi_li",[[64,2],[64,24]],[[64,8],[64,24]],["testbench"],["variable","logic"]],["DUT",[[66,2],[99,3]],[[74,4],[74,7]],["testbench"],["instance","bsg_cache"]],["fifo_ready_and_lo",[[103,2],[103,25]],[[103,8],[103,25]],["testbench"],["variable","logic"]],["fifo_v_lo",[[104,2],[104,17]],[[104,8],[104,17]],["testbench"],["variable","logic"]],["fifo_yumi_li",[[105,2],[105,20]],[[105,8],[105,20]],["testbench"],["variable","logic"]],["fifo_data_lo",[[106,2],[106,39]],[[106,27],[106,39]],["testbench"],["variable","logic"]],["output_fifo",[[108,2],[122,3]],[[111,4],[111,15]],["testbench"],["instance","bsg_fifo_1r1w_large"]],["trace_rom_addr",[[128,2],[128,45]],[[128,31],[128,45]],["testbench"],["variable","logic"]],["trace_rom_data",[[129,2],[129,43]],[[129,29],[129,43]],["testbench"],["variable","logic"]],["tr_data_lo",[[131,2],[131,37]],[[131,27],[131,37]],["testbench"],["variable","logic"]],["tr_data_li",[[132,2],[132,37]],[[132,27],[132,37]],["testbench"],["variable","logic"]],["tr_ready_lo",[[133,2],[133,19]],[[133,8],[133,19]],["testbench"],["variable","logic"]],["tr_yumi_li",[[134,2],[134,18]],[[134,8],[134,18]],["testbench"],["variable","logic"]],["done",[[135,2],[135,12]],[[135,8],[135,12]],["testbench"],["variable","logic"]],["trace_replay",[[137,2],[158,3]],[[140,4],[140,16]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["trace_rom",[[160,2],[166,3]],[[163,4],[163,13]],["testbench"],["instance","bsg_trace_master_rom"]],["dma",[[182,2],[203,3]],[[188,4],[188,7]],["testbench"],["instance","bsg_nonsynth_dma_model"]]],[["bsg_cache_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/wormhole_fanout/testbench.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_cache/wormhole_stream/testbench.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_clk_gen/bsg_nonsynth_clk_gen_tester.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_clk_gen/test_bsg.sv",[[[[[["test_bsg",[[5,0],[5,16]],[[5,7],[5,15]],[],["module"]],[81,0]],[[["bsg_num_adgs_lp",[[9,3],[9,45]],[[9,14],[9,29]],["test_bsg"],["localparam"]],["bsg_ds_width_lp",[[10,3],[10,42]],[[10,14],[10,29]],["test_bsg"],["localparam"]],["bsg_tag_els_lp",[[11,3],[11,34]],[[11,14],[11,28]],["test_bsg"],["localparam"]],["max_payload_length_lp",[[16,3],[16,124]],[[16,14],[16,35]],["test_bsg"],["localparam"]],["lg_max_payload_length_lp",[[17,3],[17,73]],[[17,14],[17,38]],["test_bsg"],["localparam"]],["clk_i",[[21,3],[21,13]],[[21,8],[21,13]],["test_bsg"],["variable","wire"]],["reset_i",[[21,3],[21,22]],[[21,15],[21,22]],["test_bsg"],["variable","clk_i"]],["bsg_tag_clk_o",[[21,3],[21,37]],[[21,24],[21,37]],["test_bsg"],["variable","reset_i"]],["bsg_tag_en_o",[[21,3],[21,51]],[[21,39],[21,51]],["test_bsg"],["variable","bsg_tag_clk_o"]],["bsg_tag_data_o",[[21,3],[21,67]],[[21,53],[21,67]],["test_bsg"],["variable","bsg_tag_en_o"]],["bsg_clk_gen_sel_o",[[23,3],[23,31]],[[23,14],[23,31]],["test_bsg"],["variable","wire"]],["bsg_clk_gen_external_clk_o",[[24,3],[24,40]],[[24,14],[24,40]],["test_bsg"],["variable","wire"]],["bsg_clk_gen_async_reset_o",[[25,3],[25,39]],[[25,14],[25,39]],["test_bsg"],["variable","wire"]],["bsg_clk_gen_i",[[26,3],[26,27]],[[26,14],[26,27]],["test_bsg"],["variable","wire"]],["ext_clk_i",[[27,3],[27,23]],[[27,14],[27,23]],["test_bsg"],["variable","wire"]],["cfg_clk_gen",[[29,3],[29,56]],[[29,33],[29,44]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["tester",[[31,3],[44,7]],[[34,35],[34,41]],["test_bsg"],["instance","bsg_nonsynth_clk_gen_tester"]],["tags",[[58,3],[58,23]],[[58,19],[58,23]],["test_bsg"],["variable","bsg_tag_s"]],["btm",[[60,3],[67,7]],[[62,22],[62,25]],["test_bsg"],["instance","bsg_tag_master"]],["DUT",[[69,2],[77,5]],[[69,84],[69,87]],["test_bsg"],["instance","bsg_clk_gen"]]],[["bsg_tag_pkg",["bsg_tag_s"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["NUM_ADGS_P",[[1,0],[3,0]],[[1,8],[1,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_channel_narrow/test_bsg.sv",[[[[[["test_bsg",[[22,0],[33,2]],[[22,7],[22,15]],[],["module"]],[186,9]],[[["width_in_p",[[24,2],[24,38]],[[24,12],[24,22]],["test_bsg"],["parameter-port","parameter"]],["width_out_p",[[25,2],[25,39]],[[25,12],[25,23]],["test_bsg"],["parameter-port","parameter"]],["lsb_to_msb_p",[[26,2],[26,40]],[[26,12],[26,24]],["test_bsg"],["parameter-port","parameter"]],["divisions_p",[[27,2],[29,61]],[[27,12],[27,23]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[30,2],[30,29]],[[30,12],[30,24]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[31,2],[31,31]],[[31,12],[31,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[32,2],[32,31]],[[32,12],[32,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[35,2],[35,10]],[[35,7],[35,10]],["test_bsg"],["variable","wire"]],["reset",[[36,2],[36,12]],[[36,7],[36,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[38,2],[41,15]],[[40,4],[40,13]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[43,2],[51,6]],[[48,4],[48,13]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_data",[[69,2],[69,41]],[[69,26],[69,41]],["test_bsg"],["variable","logic"]],["test_input_deque",[[70,2],[70,24]],[[70,8],[70,24]],["test_bsg"],["variable","logic"]],["test_output_data",[[73,2],[73,42]],[[73,26],[73,42]],["test_bsg"],["variable","logic"]],["test_output_deque",[[74,2],[74,25]],[[74,8],[74,25]],["test_bsg"],["variable","logic"]],["count_r",[[76,2],[76,41]],[[76,34],[76,41]],["test_bsg"],["variable","logic"]],["finish_r",[[77,2],[77,16]],[[77,8],[77,16]],["test_bsg"],["variable","logic"]],["temp",[[116,3],[116,18]],[[116,14],[116,18]],["test_bsg"],["variable","reg"]],["DUT",[[152,2],[162,23]],[[155,25],[155,28]],["test_bsg"],["instance","bsg_channel_narrow"]]]]]],null,null,null,[["WIDTH_IN_P",[[0,0],[1,0]],[[0,8],[0,18]],["source.systemverilog"],["macro"]],["WIDTH_OUT_P",[[1,0],[2,0]],[[1,8],[1,19]],["source.systemverilog"],["macro"]],["LSB_TO_MSB_P",[[2,0],[4,0]],[[2,8],[2,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_channel_tunnel/test_bsg.sv",[[[[[["test_bsg",[[16,0],[27,2]],[[16,7],[16,15]],[],["module"]],[219,9]],[[["width_p",[[18,3],[18,46]],[[18,13],[18,20]],["test_bsg"],["parameter-port","parameter"]],["num_in_p",[[19,3],[19,47]],[[19,13],[19,21]],["test_bsg"],["parameter-port","parameter"]],["remote_credits_p",[[20,3],[20,55]],[[20,13],[20,29]],["test_bsg"],["parameter-port","parameter"]],["lg_credit_decimation_p",[[21,3],[21,61]],[[21,13],[21,35]],["test_bsg"],["parameter-port","parameter"]],["asymmetric_p",[[22,3],[22,51]],[[22,13],[22,25]],["test_bsg"],["parameter-port","parameter"]],["use_pseudo_large_fifo_p",[[23,3],[23,63]],[[23,13],[23,36]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[24,3],[24,30]],[[24,13],[24,25]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[25,3],[25,32]],[[25,13],[25,30]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[26,3],[26,32]],[[26,13],[26,30]],["test_bsg"],["parameter-port","parameter"]],["clk",[[29,3],[29,11]],[[29,8],[29,11]],["test_bsg"],["variable","wire"]],["reset",[[30,3],[30,13]],[[30,8],[30,13]],["test_bsg"],["variable","wire"]],["clock_gen",[[32,2],[35,27]],[[33,29],[33,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[37,2],[43,27]],[[40,29],[40,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["tag_width_lp",[[64,3],[64,48]],[[64,14],[64,26]],["test_bsg"],["localparam"]],["tagged_width_lp",[[65,3],[65,53]],[[65,14],[65,29]],["test_bsg"],["localparam"]],["multi_data",[[67,3],[67,45]],[[67,35],[67,45]],["test_bsg"],["variable","wire"]],["multi_valid",[[68,3],[68,46]],[[68,35],[68,46]],["test_bsg"],["variable","wire"]],["multi_yumi",[[69,3],[69,45]],[[69,35],[69,45]],["test_bsg"],["variable","wire"]],["data",[[72,3],[72,50]],[[72,46],[72,50]],["test_bsg"],["variable","wire"]],["valid",[[73,3],[73,52]],[[73,47],[73,52]],["test_bsg"],["variable","wire"]],["yumi",[[74,3],[74,51]],[[74,47],[74,51]],["test_bsg"],["variable","wire"]],["i",[[79,3],[79,11]],[[79,10],[79,11]],["test_bsg"],["variable","genvar"]],["dut",[[84,8],[108,14]],[[89,31],[89,34]],["test_bsg"],["instance","bsg_channel_tunnel"]],["ctr_incr",[[115,3],[115,41]],[[115,33],[115,41]],["test_bsg"],["variable","wire"]],["ctr_lo",[[117,3],[117,53]],[[117,47],[117,53]],["test_bsg"],["variable","wire"]],["j",[[119,3],[119,32]],[[119,31],[119,32]],["test_bsg"],["variable","genvar"]],["k",[[119,3],[119,34]],[[119,33],[119,34]],["test_bsg"],["variable","j"]],["a",[[121,3],[121,32]],[[121,31],[121,32]],["test_bsg"],["variable","int"]],["b",[[121,3],[121,34]],[[121,33],[121,34]],["test_bsg"],["variable","a"]],["c",[[121,3],[121,36]],[[121,35],[121,36]],["test_bsg"],["variable","b"]],["cycle",[[123,3],[123,20]],[[123,15],[123,20]],["test_bsg"],["variable","wire"]],["words_received",[[123,3],[123,36]],[[123,22],[123,36]],["test_bsg"],["variable","cycle"]],["credits",[[123,3],[123,45]],[[123,38],[123,45]],["test_bsg"],["variable","words_received"]],["bccu",[[125,3],[133,7]],[[127,28],[127,32]],["test_bsg"],["instance","bsg_counter_clear_up"]],["cred_send",[[135,3],[135,111]],[[135,15],[135,24]],["test_bsg"],["variable","wire"]],["bccu2",[[137,3],[145,7]],[[139,28],[139,33]],["test_bsg"],["instance","bsg_counter_clear_up"]],["show_values_lp",[[147,3],[147,31]],[[147,14],[147,28]],["test_bsg"],["localparam"]],["print_skip_lp",[[148,3],[148,33]],[[148,14],[148,27]],["test_bsg"],["localparam"]],["bcc",[[166,3],[171,7]],[[167,25],[167,28]],["test_bsg"],["instance","bsg_cycle_counter"]],["ctr",[[182,18],[192,24]],[[186,25],[186,28]],["test_bsg"],["instance","bsg_counter_up_down"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_compare_and_swap/test_bsg.sv",[[[[[["test_bsg",[[19,0],[28,2]],[[19,7],[19,15]],[],["module"]],[132,9]],[[["width_p",[[21,2],[21,43]],[[21,12],[21,19]],["test_bsg"],["parameter-port","parameter"]],["t_p",[[22,2],[22,39]],[[22,12],[22,15]],["test_bsg"],["parameter-port","parameter"]],["b_p",[[23,2],[23,55]],[[23,12],[23,15]],["test_bsg"],["parameter-port","parameter"]],["cond_swap_on_equal_p",[[24,2],[24,56]],[[24,12],[24,32]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[25,2],[25,29]],[[25,12],[25,24]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[26,2],[26,31]],[[26,12],[26,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[27,2],[27,31]],[[27,12],[27,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[30,2],[30,10]],[[30,7],[30,10]],["test_bsg"],["variable","wire"]],["reset",[[31,2],[31,12]],[[31,7],[31,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[33,2],[35,23]],[[35,4],[35,13]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[37,2],[45,6]],[[42,4],[42,13]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input",[[68,2],[68,38]],[[68,28],[68,38]],["test_bsg"],["variable","logic"]],["test_output",[[68,2],[68,51]],[[68,40],[68,51]],["test_bsg"],["variable","test_input"]],["test_input_swap",[[69,2],[69,23]],[[69,8],[69,23]],["test_bsg"],["variable","logic"]],["test_output_swapped",[[69,2],[69,44]],[[69,25],[69,44]],["test_bsg"],["variable","test_input_swap"]],["finish_r",[[69,2],[69,54]],[[69,46],[69,54]],["test_bsg"],["variable","test_output_swapped"]],["DUT",[[120,4],[129,27]],[[124,29],[124,32]],["test_bsg"],["instance","bsg_compare_and_swap"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_large/test_bsg_fifo_1r1w_large.sv",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[173,0]],[[["core_0_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[20,3],[20,53]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[20,14],[20,30]]],["testbench"],["localparam"]],["core_1_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[21,3],[21,53]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[21,14],[21,30]]],["testbench"],["localparam"]],["io_master_0_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[23,3],[23,59]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[23,14],[23,35]]],["testbench"],["localparam"]],["io_master_1_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[24,3],[24,59]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[24,14],[24,35]]],["testbench"],["localparam"]],["slowest_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[27,3],[36,12]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[27,14],[27,31]]],["testbench"],["localparam"]],["master_to_slave_speedup_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[38,3],[40,31]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[38,14],[38,40]]],["testbench"],["localparam"]],["cycle_time_lp",[[6,3],[6,33]],[[6,14],[6,27]],["testbench"],["localparam"]],["clk",[[8,3],[8,11]],[[8,8],[8,11]],["testbench"],["variable","wire"]],["reset",[[9,3],[9,13]],[[9,8],[9,13]],["testbench"],["variable","wire"]],["width_lp",[[10,3],[10,28]],[[10,14],[10,22]],["testbench"],["localparam"]],["els_lp",[[12,3],[12,25]],[[12,14],[12,20]],["testbench"],["localparam"]],["clock_gen",[[14,3],[15,12]],[[14,58],[14,67]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[17,3],[22,7]],[[19,29],[19,38]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["test_data_in",[[24,3],[24,36]],[[24,24],[24,36]],["testbench"],["variable","logic"]],["test_data_out",[[24,3],[24,51]],[[24,38],[24,51]],["testbench"],["variable","test_data_in"]],["test_data_check",[[24,3],[24,68]],[[24,53],[24,68]],["testbench"],["variable","test_data_out"]],["test_valid_in",[[25,3],[25,21]],[[25,8],[25,21]],["testbench"],["variable","wire"]],["test_valid_out",[[25,3],[25,37]],[[25,23],[25,37]],["testbench"],["variable","test_valid_in"]],["test_ready_and_out",[[25,3],[25,57]],[[25,39],[25,57]],["testbench"],["variable","test_valid_out"]],["test_ready_in",[[25,3],[25,72]],[[25,59],[25,72]],["testbench"],["variable","test_ready_and_out"]],["ctr",[[27,3],[27,19]],[[27,16],[27,19]],["testbench"],["variable","logic"]],["counter",[[29,3],[32,31]],[[29,21],[29,28]],["testbench"],["instance","bsg_cycle_counter"]],["pattern_width_lp",[[37,3],[37,36]],[[37,14],[37,30]],["testbench"],["localparam"]],["pattern_bit",[[38,3],[38,50]],[[38,39],[38,50]],["testbench"],["variable","wire"]],["test_pattern",[[39,3],[39,59]],[[39,47],[39,59]],["testbench"],["variable","logic"]],["test_pattern_r",[[39,3],[39,75]],[[39,61],[39,75]],["testbench"],["variable","test_pattern"]],["seq",[[41,3],[49,7]],[[43,24],[43,27]],["testbench"],["instance","bsg_circular_ptr"]],["sequ",[[52,3],[60,7]],[[54,24],[54,28]],["testbench"],["instance","bsg_circular_ptr"]],["gen",[[73,3],[81,5]],[[75,24],[75,27]],["testbench"],["instance","bsg_circular_ptr"]],["verbose_lp",[[86,3],[86,27]],[[86,14],[86,24]],["testbench"],["localparam"]],["test_yumi_in",[[94,3],[94,53]],[[94,8],[94,20]],["testbench"],["variable","wire"]],["fifo",[[96,3],[109,7]],[[98,27],[98,31]],["testbench"],["instance","bsg_fifo_1r1w_large"]],["check",[[111,3],[119,5]],[[113,24],[113,29]],["testbench"],["instance","bsg_circular_ptr"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_pseudo_large/bsg_test.sv",[[[[[["testbench",[[0,0],[0,17]],[[0,7],[0,16]],[],["module"]],[175,9]],[[["test_early_yumi_lp",[[2,3],[2,37]],[[2,14],[2,32]],["testbench"],["localparam"]],["core_0_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[20,3],[20,53]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[20,14],[20,30]]],["testbench"],["localparam"]],["core_1_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[21,3],[21,53]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[21,14],[21,30]]],["testbench"],["localparam"]],["io_master_0_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[23,3],[23,59]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[23,14],[23,35]]],["testbench"],["localparam"]],["io_master_1_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[24,3],[24,59]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[24,14],[24,35]]],["testbench"],["localparam"]],["slowest_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[27,3],[36,12]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[27,14],[27,31]]],["testbench"],["localparam"]],["master_to_slave_speedup_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[38,3],[40,31]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[38,14],[38,40]]],["testbench"],["localparam"]],["cycle_time_lp",[[7,3],[7,33]],[[7,14],[7,27]],["testbench"],["localparam"]],["clk",[[9,3],[9,11]],[[9,8],[9,11]],["testbench"],["variable","wire"]],["reset",[[10,3],[10,13]],[[10,8],[10,13]],["testbench"],["variable","wire"]],["width_lp",[[11,3],[11,28]],[[11,14],[11,22]],["testbench"],["localparam"]],["els_lp",[[13,3],[13,25]],[[13,14],[13,20]],["testbench"],["localparam"]],["clock_gen",[[15,3],[16,12]],[[15,58],[15,67]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[18,3],[23,7]],[[20,29],[20,38]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["test_data_in",[[25,3],[25,36]],[[25,24],[25,36]],["testbench"],["variable","logic"]],["test_data_out",[[25,3],[25,51]],[[25,38],[25,51]],["testbench"],["variable","test_data_in"]],["test_data_check",[[25,3],[25,68]],[[25,53],[25,68]],["testbench"],["variable","test_data_out"]],["test_valid_in",[[26,3],[26,21]],[[26,8],[26,21]],["testbench"],["variable","wire"]],["test_valid_out",[[26,3],[26,37]],[[26,23],[26,37]],["testbench"],["variable","test_valid_in"]],["test_ready_and_out",[[26,3],[26,57]],[[26,39],[26,57]],["testbench"],["variable","test_valid_out"]],["test_ready_in",[[26,3],[26,72]],[[26,59],[26,72]],["testbench"],["variable","test_ready_and_out"]],["ctr",[[28,3],[28,19]],[[28,16],[28,19]],["testbench"],["variable","logic"]],["counter",[[30,3],[33,31]],[[30,21],[30,28]],["testbench"],["instance","bsg_cycle_counter"]],["pattern_width_lp",[[38,3],[38,36]],[[38,14],[38,30]],["testbench"],["localparam"]],["pattern_bit",[[39,3],[39,50]],[[39,39],[39,50]],["testbench"],["variable","wire"]],["test_pattern",[[40,3],[40,59]],[[40,47],[40,59]],["testbench"],["variable","logic"]],["test_pattern_r",[[40,3],[40,75]],[[40,61],[40,75]],["testbench"],["variable","test_pattern"]],["seq",[[42,3],[49,7]],[[44,24],[44,27]],["testbench"],["instance","bsg_circular_ptr"]],["sequ",[[52,3],[59,7]],[[54,24],[54,28]],["testbench"],["instance","bsg_circular_ptr"]],["gen",[[72,3],[79,5]],[[74,24],[74,27]],["testbench"],["instance","bsg_circular_ptr"]],["verbose_lp",[[84,3],[84,27]],[[84,14],[84,24]],["testbench"],["localparam"]],["fifo_verbose_lp",[[85,3],[85,32]],[[85,14],[85,29]],["testbench"],["localparam"]],["test_yumi_in",[[95,3],[95,53]],[[95,8],[95,20]],["testbench"],["variable","wire"]],["fifo",[[97,3],[112,7]],[[101,6],[101,10]],["testbench"],["instance","bsg_fifo_1r1w_pseudo_large"]],["check",[[114,3],[121,5]],[[116,24],[116,29]],["testbench"],["instance","bsg_circular_ptr"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_pseudo_large/test_bsg_fifo_1r1w_pseudo_large.sv",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[184,0]],[[["test_early_yumi_lp",[[4,3],[4,37]],[[4,14],[4,32]],["testbench"],["localparam"]],["core_0_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[20,3],[20,53]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[20,14],[20,30]]],["testbench"],["localparam"]],["core_1_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[21,3],[21,53]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[21,14],[21,30]]],["testbench"],["localparam"]],["io_master_0_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[23,3],[23,59]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[23,14],[23,35]]],["testbench"],["localparam"]],["io_master_1_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[24,3],[24,59]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[24,14],[24,35]]],["testbench"],["localparam"]],["slowest_period_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[27,3],[36,12]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[27,14],[27,31]]],["testbench"],["localparam"]],["master_to_slave_speedup_lp",["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[38,3],[40,31]]],["file:///home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv",[[38,14],[38,40]]],["testbench"],["localparam"]],["cycle_time_lp",[[9,3],[9,33]],[[9,14],[9,27]],["testbench"],["localparam"]],["clk",[[11,3],[11,11]],[[11,8],[11,11]],["testbench"],["variable","wire"]],["reset",[[12,3],[12,13]],[[12,8],[12,13]],["testbench"],["variable","wire"]],["width_lp",[[13,3],[13,28]],[[13,14],[13,22]],["testbench"],["localparam"]],["els_lp",[[15,3],[15,25]],[[15,14],[15,20]],["testbench"],["localparam"]],["clock_gen",[[17,3],[18,12]],[[17,58],[17,67]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[20,2],[25,7]],[[22,29],[22,38]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["test_data_in",[[27,3],[27,36]],[[27,24],[27,36]],["testbench"],["variable","logic"]],["test_data_out",[[27,3],[27,51]],[[27,38],[27,51]],["testbench"],["variable","test_data_in"]],["test_data_check",[[27,3],[27,68]],[[27,53],[27,68]],["testbench"],["variable","test_data_out"]],["test_valid_in",[[28,3],[28,21]],[[28,8],[28,21]],["testbench"],["variable","wire"]],["test_valid_out",[[28,3],[28,37]],[[28,23],[28,37]],["testbench"],["variable","test_valid_in"]],["test_ready_and_out",[[28,3],[28,57]],[[28,39],[28,57]],["testbench"],["variable","test_valid_out"]],["test_ready_in",[[28,3],[28,72]],[[28,59],[28,72]],["testbench"],["variable","test_ready_and_out"]],["ctr",[[30,3],[30,19]],[[30,16],[30,19]],["testbench"],["variable","logic"]],["counter",[[32,3],[35,31]],[[32,21],[32,28]],["testbench"],["instance","bsg_cycle_counter"]],["pattern_width_lp",[[40,3],[40,36]],[[40,14],[40,30]],["testbench"],["localparam"]],["pattern_bit",[[41,3],[41,50]],[[41,39],[41,50]],["testbench"],["variable","wire"]],["test_pattern",[[42,3],[42,59]],[[42,47],[42,59]],["testbench"],["variable","logic"]],["test_pattern_r",[[42,3],[42,75]],[[42,61],[42,75]],["testbench"],["variable","test_pattern"]],["seq",[[44,3],[52,7]],[[46,24],[46,27]],["testbench"],["instance","bsg_circular_ptr"]],["sequ",[[55,3],[63,7]],[[57,24],[57,28]],["testbench"],["instance","bsg_circular_ptr"]],["gen",[[76,3],[84,5]],[[78,24],[78,27]],["testbench"],["instance","bsg_circular_ptr"]],["verbose_lp",[[89,3],[89,27]],[[89,14],[89,24]],["testbench"],["localparam"]],["fifo_verbose_lp",[[90,3],[90,32]],[[90,14],[90,29]],["testbench"],["localparam"]],["test_yumi_in",[[100,3],[100,53]],[[100,8],[100,20]],["testbench"],["variable","wire"]],["fifo",[[102,3],[117,7]],[[106,6],[106,10]],["testbench"],["instance","bsg_fifo_1r1w_pseudo_large"]],["check",[[119,3],[127,5]],[[121,24],[121,29]],["testbench"],["instance","bsg_circular_ptr"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_test/test_bsg_clock_params.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened_random/bsg_fifo_1r1w_small_hardened_cov.sv",[[[[[["bsg_fifo_1r1w_small_hardened_cov",[[9,0],[28,4]],[[9,7],[9,39]],[],["module"]],[119,9]],[[["els_p",[[11,3],[11,26]],[[11,13],[11,18]],["bsg_fifo_1r1w_small_hardened_cov"],["parameter-port","parameter"]],["ptr_width_lp",[[12,3],[12,51]],[[12,14],[12,26]],["bsg_fifo_1r1w_small_hardened_cov"],["parameter-port","localparam"]],["clk_i",[[15,3],[15,14]],[[15,9],[15,14]],["bsg_fifo_1r1w_small_hardened_cov"],["port","input"]],["reset_i",[[16,3],[16,16]],[[16,9],[16,16]],["bsg_fifo_1r1w_small_hardened_cov"],["port","input"]],["v_i",[[19,3],[19,12]],[[19,9],[19,12]],["bsg_fifo_1r1w_small_hardened_cov"],["port","input"]],["yumi_i",[[20,3],[20,15]],[[20,9],[20,15]],["bsg_fifo_1r1w_small_hardened_cov"],["port","input"]],["rptr_r",[[23,3],[23,34]],[[23,28],[23,34]],["bsg_fifo_1r1w_small_hardened_cov"],["port","input"]],["wptr_r",[[24,3],[24,34]],[[24,28],[24,34]],["bsg_fifo_1r1w_small_hardened_cov"],["port","input"]],["full",[[25,3],[25,13]],[[25,9],[25,13]],["bsg_fifo_1r1w_small_hardened_cov"],["port","input"]],["empty",[[26,3],[26,14]],[[26,9],[26,14]],["bsg_fifo_1r1w_small_hardened_cov"],["port","input"]],["read_write_same_addr_r",[[27,3],[27,31]],[[27,9],[27,31]],["bsg_fifo_1r1w_small_hardened_cov"],["port","input"]],["cov_reset",[[100,2],[100,26]],[[100,11],[100,20]],["bsg_fifo_1r1w_small_hardened_cov"],["variable","cg_reset"]],["cov_empty",[[101,2],[101,26]],[[101,11],[101,20]],["bsg_fifo_1r1w_small_hardened_cov"],["variable","cg_empty"]],["cov_full",[[102,2],[102,24]],[[102,10],[102,18]],["bsg_fifo_1r1w_small_hardened_cov"],["variable","cg_full"]],["cov_normal",[[103,2],[103,28]],[[103,12],[103,22]],["bsg_fifo_1r1w_small_hardened_cov"],["variable","cg_normal"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened_random/input_side_tester.sv",[[[[[["input_side_tester",[[0,0],[9,4]],[[0,7],[0,24]],[],["module"]],[44,9]],[[["width_p",[[1,4],[1,14]],[[1,4],[1,11]],["input_side_tester"],["parameter-port"]],["test_els_p",[[1,16],[1,30]],[[1,16],[1,26]],["input_side_tester"],["parameter-port","width_p"]],["clk_i",[[3,4],[3,15]],[[3,10],[3,15]],["input_side_tester"],["port","input"]],["reset_i",[[4,6],[4,19]],[[4,12],[4,19]],["input_side_tester"],["port","input"]],["v_o",[[6,6],[6,22]],[[6,19],[6,22]],["input_side_tester"],["port","logic"]],["ready_i",[[7,6],[7,19]],[[7,12],[7,19]],["input_side_tester"],["port","input"]],["data_o",[[8,6],[8,39]],[[8,33],[8,39]],["input_side_tester"],["port","logic"]],["data_r",[[12,2],[12,28]],[[12,22],[12,28]],["input_side_tester"],["variable","logic"]],["v_r",[[29,2],[29,11]],[[29,8],[29,11]],["input_side_tester"],["variable","logic"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened_random/output_side_tester.sv",[[[[[["output_side_tester",[[0,0],[9,4]],[[0,7],[0,25]],[],["module"]],[57,9]],[[["width_p",[[1,4],[1,14]],[[1,4],[1,11]],["output_side_tester"],["parameter-port"]],["test_els_p",[[1,16],[1,30]],[[1,16],[1,26]],["output_side_tester"],["parameter-port","width_p"]],["clk_i",[[3,4],[3,15]],[[3,10],[3,15]],["output_side_tester"],["port","input"]],["reset_i",[[4,6],[4,19]],[[4,12],[4,19]],["output_side_tester"],["port","input"]],["v_i",[[6,6],[6,15]],[[6,12],[6,15]],["output_side_tester"],["port","input"]],["yumi_o",[[7,6],[7,25]],[[7,19],[7,25]],["output_side_tester"],["port","logic"]],["data_i",[[8,6],[8,32]],[[8,26],[8,32]],["output_side_tester"],["port","input"]],["ready_r",[[13,2],[13,15]],[[13,8],[13,15]],["output_side_tester"],["variable","logic"]],["curr_data_r",[[33,2],[33,33]],[[33,22],[33,33]],["output_side_tester"],["variable","logic"]],["error_r",[[34,2],[34,15]],[[34,8],[34,15]],["output_side_tester"],["variable","logic"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened_random/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[75,9]],[[["width_p",[[2,2],[2,25]],[[2,12],[2,19]],["testbench"],["parameter"]],["els_p",[[3,2],[3,22]],[[3,12],[3,17]],["testbench"],["parameter"]],["test_els_p",[[4,2],[4,29]],[[4,12],[4,22]],["testbench"],["parameter"]],["clk",[[7,2],[7,9]],[[7,6],[7,9]],["testbench"],["variable","bit"]],["reset",[[7,2],[7,16]],[[7,11],[7,16]],["testbench"],["variable","clk"]],["cg",[[8,2],[12,3]],[[10,4],[10,6]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["rg",[[13,2],[19,3]],[[16,4],[16,6]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["v_li",[[23,2],[23,12]],[[23,8],[23,12]],["testbench"],["variable","logic"]],["ready_lo",[[23,2],[23,22]],[[23,14],[23,22]],["testbench"],["variable","v_li"]],["data_li",[[24,2],[24,29]],[[24,22],[24,29]],["testbench"],["variable","logic"]],["data_lo",[[24,2],[24,38]],[[24,31],[24,38]],["testbench"],["variable","data_li"]],["v_lo",[[25,2],[25,12]],[[25,8],[25,12]],["testbench"],["variable","logic"]],["yumi_li",[[25,2],[25,21]],[[25,14],[25,21]],["testbench"],["variable","v_lo"]],["DUT",[[27,2],[41,3]],[[30,4],[30,7]],["testbench"],["instance","bsg_fifo_1r1w_small_hardened"]],["in0",[[52,2],[61,3]],[[55,4],[55,7]],["testbench"],["instance","input_side_tester"]],["out0",[[64,2],[73,3]],[[67,4],[67,8]],["testbench"],["instance","output_side_tester"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened/bsg_fifo_1r1w_small_hardened_cov.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened/bsg_fifo_1r1w_small_hardened_test_node.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_1r1w_small_hardened/bsg_fifo_1r1w_small_hardened_tester.sv",[[[[[["bsg_fifo_1r1w_small_hardened_tester",[[10,0],[18,5]],[[10,7],[10,42]],[],["module"]],[218,9]],[[["top_num_clocks_p",[[12,3],[12,33]],[[12,13],[12,29]],["bsg_fifo_1r1w_small_hardened_tester"],["parameter-port","parameter"]],["width_p",[[13,3],[13,26]],[[13,13],[13,20]],["bsg_fifo_1r1w_small_hardened_tester"],["parameter-port","parameter"]],["els_p",[[14,3],[14,25]],[[14,13],[14,18]],["bsg_fifo_1r1w_small_hardened_tester"],["parameter-port","parameter"]],["channel_width_p",[[15,3],[15,32]],[[15,13],[15,28]],["bsg_fifo_1r1w_small_hardened_tester"],["parameter-port","parameter"]],["master_clk",[[22,2],[22,18]],[[22,8],[22,18]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","logic"]],["master_reset",[[22,2],[22,32]],[[22,20],[22,32]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","master_clk"]],["client_clk",[[23,2],[23,18]],[[23,8],[23,18]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","logic"]],["client_reset",[[23,2],[23,32]],[[23,20],[23,32]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","client_clk"]],["fifo_clk",[[24,2],[24,16]],[[24,8],[24,16]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","logic"]],["fifo_reset",[[24,2],[24,28]],[[24,18],[24,28]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","fifo_clk"]],["master_en",[[26,2],[26,17]],[[26,8],[26,17]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","logic"]],["master_error",[[27,2],[27,20]],[[27,8],[27,20]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","logic"]],["master_sent",[[28,2],[28,26]],[[28,15],[28,26]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","logic"]],["master_received",[[28,2],[28,43]],[[28,28],[28,43]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","master_sent"]],["master_node_link_li",[[30,2],[30,46]],[[30,27],[30,46]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","bsg_ready_and_link_sif_s"]],["master_node_link_lo",[[31,2],[31,46]],[[31,27],[31,46]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","bsg_ready_and_link_sif_s"]],["client_node_link_li",[[33,2],[33,46]],[[33,27],[33,46]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","bsg_ready_and_link_sif_s"]],["client_node_link_lo",[[34,2],[34,46]],[[34,27],[34,46]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","bsg_ready_and_link_sif_s"]],["master_node",[[37,2],[55,3]],[[41,4],[41,15]],["bsg_fifo_1r1w_small_hardened_tester"],["instance","bsg_fifo_1r1w_small_hardened_test_node"]],["fifo_m2c",[[57,2],[70,3]],[[61,4],[61,12]],["bsg_fifo_1r1w_small_hardened_tester"],["instance","bsg_fifo_1r1w_small"]],["fifo_c2m",[[72,2],[85,3]],[[76,4],[76,12]],["bsg_fifo_1r1w_small_hardened_tester"],["instance","bsg_fifo_1r1w_small"]],["client_node",[[93,2],[111,3]],[[97,4],[97,15]],["bsg_fifo_1r1w_small_hardened_tester"],["instance","bsg_fifo_1r1w_small_hardened_test_node"]],["num_clocks_lp",[[115,2],[115,46]],[[115,13],[115,26]],["bsg_fifo_1r1w_small_hardened_tester"],["localparam"]],["clk_period_lo",[[116,2],[116,70]],[[116,33],[116,46]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","wire"]],["master_clks",[[118,2],[118,39]],[[118,28],[118,39]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","logic"]],["fifo_clks",[[118,2],[118,50]],[[118,41],[118,50]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","master_clks"]],["client_clks",[[118,2],[118,63]],[[118,52],[118,63]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","fifo_clks"]],["master_sel",[[126,2],[126,24]],[[126,14],[126,24]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","logic"]],["fifo_sel",[[126,2],[126,34]],[[126,26],[126,34]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","master_sel"]],["client_sel",[[126,2],[126,46]],[[126,36],[126,46]],["bsg_fifo_1r1w_small_hardened_tester"],["variable","fifo_sel"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_bypass/testbench.sv",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[166,0]],[[["width_lp",[[3,2],[3,26]],[[3,13],[3,21]],["testbench"],["localparam"]],["els_lp",[[4,2],[4,24]],[[4,13],[4,19]],["testbench"],["localparam"]],["clk",[[6,2],[6,11]],[[6,8],[6,11]],["testbench"],["variable","logic"]],["clock_gen",[[7,2],[11,3]],[[9,4],[9,13]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[13,2],[13,13]],[[13,8],[13,13]],["testbench"],["variable","logic"]],["reset_gen",[[14,2],[21,3]],[[18,4],[18,13]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["test_data_li",[[23,2],[23,35]],[[23,23],[23,35]],["testbench"],["variable","logic"]],["test_v_li",[[24,2],[24,17]],[[24,8],[24,17]],["testbench"],["variable","logic"]],["test_ready_lo",[[24,2],[24,32]],[[24,19],[24,32]],["testbench"],["variable","test_v_li"]],["test_data_lo",[[25,2],[25,35]],[[25,23],[25,35]],["testbench"],["variable","logic"]],["test_v_lo",[[26,2],[26,17]],[[26,8],[26,17]],["testbench"],["variable","logic"]],["test_yumi_li",[[26,2],[26,31]],[[26,19],[26,31]],["testbench"],["variable","test_v_lo"]],["fifo_data_li",[[28,2],[28,35]],[[28,23],[28,35]],["testbench"],["variable","logic"]],["fifo_v_li",[[29,2],[29,17]],[[29,8],[29,17]],["testbench"],["variable","logic"]],["fifo_ready_lo",[[29,2],[29,32]],[[29,19],[29,32]],["testbench"],["variable","fifo_v_li"]],["fifo_data_lo",[[30,2],[30,35]],[[30,23],[30,35]],["testbench"],["variable","logic"]],["fifo_v_lo",[[31,2],[31,17]],[[31,8],[31,17]],["testbench"],["variable","logic"]],["fifo_yumi_li",[[31,2],[31,31]],[[31,19],[31,31]],["testbench"],["variable","fifo_v_lo"]],["DUT",[[32,2],[50,6]],[[34,3],[34,6]],["testbench"],["instance","bsg_fifo_bypass"]],["fifo",[[52,2],[67,6]],[[56,3],[56,7]],["testbench"],["instance","bsg_fifo_1r1w_small"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_reorder/remote_node.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_fifo_reorder/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[206,9]],[[["els_p",[[2,2],[2,23]],[[2,12],[2,17]],["testbench"],["parameter"]],["width_p",[[3,2],[3,25]],[[3,12],[3,19]],["testbench"],["parameter"]],["lg_els_lp",[[4,2],[4,47]],[[4,12],[4,21]],["testbench"],["parameter"]],["num_test_p",[[5,2],[5,32]],[[5,12],[5,22]],["testbench"],["parameter"]],["clk",[[7,2],[7,9]],[[7,6],[7,9]],["testbench"],["variable","bit"]],["reset",[[8,2],[8,11]],[[8,6],[8,11]],["testbench"],["variable","bit"]],["cg0",[[10,2],[14,3]],[[12,4],[12,7]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["rg0",[[16,2],[22,3]],[[19,4],[19,7]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["fifo_alloc_v_lo",[[24,2],[24,23]],[[24,8],[24,23]],["testbench"],["variable","logic"]],["fifo_alloc_id_lo",[[25,2],[25,40]],[[25,24],[25,40]],["testbench"],["variable","logic"]],["fifo_alloc_yumi_li",[[26,2],[26,26]],[[26,8],[26,26]],["testbench"],["variable","logic"]],["write_v_li",[[28,2],[28,18]],[[28,8],[28,18]],["testbench"],["variable","logic"]],["write_id_li",[[29,2],[29,35]],[[29,24],[29,35]],["testbench"],["variable","logic"]],["write_data_li",[[30,2],[30,35]],[[30,22],[30,35]],["testbench"],["variable","logic"]],["fifo_deq_v_lo",[[32,2],[32,21]],[[32,8],[32,21]],["testbench"],["variable","logic"]],["fifo_deq_data_lo",[[33,2],[33,38]],[[33,22],[33,38]],["testbench"],["variable","logic"]],["fifo_deq_yumi_li",[[34,2],[34,24]],[[34,8],[34,24]],["testbench"],["variable","logic"]],["empty_lo",[[36,2],[36,16]],[[36,8],[36,16]],["testbench"],["variable","logic"]],["DUT",[[38,2],[58,3]],[[41,4],[41,7]],["testbench"],["instance","bsg_fifo_reorder"]],["node_v_li",[[61,2],[61,29]],[[61,20],[61,29]],["testbench"],["variable","logic"]],["node_data_li",[[62,2],[62,34]],[[62,22],[62,34]],["testbench"],["variable","logic"]],["node_yumi_lo",[[63,2],[63,32]],[[63,20],[63,32]],["testbench"],["variable","logic"]],["node_v_lo",[[65,2],[65,29]],[[65,20],[65,29]],["testbench"],["variable","logic"]],["node_data_lo",[[66,2],[66,45]],[[66,33],[66,45]],["testbench"],["variable","logic"]],["node_yumi_li",[[67,2],[67,32]],[[67,20],[67,32]],["testbench"],["variable","logic"]],["node0",[[70,4],[85,5]],[[74,6],[74,11]],["testbench"],["instance","remote_node"]],["sent_r",[[90,2],[90,16]],[[90,10],[90,16]],["testbench"],["variable","integer"]],["send_done",[[92,2],[92,41]],[[92,7],[92,16]],["testbench"],["variable","wire"]],["demux0",[[94,2],[100,3]],[[96,4],[96,10]],["testbench"],["instance","bsg_decode_with_v"]],["send",[[102,2],[102,75]],[[102,7],[102,11]],["testbench"],["variable","wire"]],["rr_v_lo",[[117,2],[117,15]],[[117,8],[117,15]],["testbench"],["variable","logic"]],["rr_yumi_li",[[118,2],[118,18]],[[118,8],[118,18]],["testbench"],["variable","logic"]],["rr0",[[120,2],[136,3]],[[124,4],[124,7]],["testbench"],["instance","bsg_round_robin_n_to_1"]],["recv_delay_r",[[141,2],[141,22]],[[141,10],[141,22]],["testbench"],["variable","integer"]],["check_delay_r",[[161,2],[161,23]],[[161,10],[161,23]],["testbench"],["variable","integer"]],["check_count_r",[[181,2],[181,23]],[[181,10],[181,23]],["testbench"],["variable","integer"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out_passthrough_arb/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[219,9]],[[["hdr_width_p",[[7,2],[7,30]],[[7,13],[7,24]],["testbench"],["localparam"]],["cord_width_p",[[8,2],[8,30]],[[8,13],[8,25]],["testbench"],["localparam"]],["len_width_p",[[9,2],[9,29]],[[9,13],[9,24]],["testbench"],["localparam"]],["flit_width_p",[[10,2],[10,30]],[[10,13],[10,25]],["testbench"],["localparam"]],["pr_data_width_p",[[11,2],[11,34]],[[11,13],[11,28]],["testbench"],["localparam"]],["wh_hdr_width_p",[[12,2],[12,57]],[[12,13],[12,27]],["testbench"],["localparam"]],["pr_hdr_width_p",[[13,2],[13,59]],[[13,13],[13,27]],["testbench"],["localparam"]],["hdr_flits_p",[[14,2],[14,54]],[[14,13],[14,24]],["testbench"],["localparam"]],["data_width_p",[[15,2],[15,72]],[[15,13],[15,25]],["testbench"],["localparam"]],["data_flits_p",[[16,2],[16,56]],[[16,13],[16,25]],["testbench"],["localparam"]],["ring_width_p",[[18,2],[18,93]],[[18,13],[18,25]],["testbench"],["localparam"]],["rom_data_width_p",[[19,2],[19,49]],[[19,13],[19,29]],["testbench"],["localparam"]],["rom_addr_width_p",[[20,2],[20,35]],[[20,13],[20,29]],["testbench"],["localparam"]],["clk",[[22,2],[22,11]],[[22,8],[22,11]],["testbench"],["variable","logic"]],["clock_gen",[[23,2],[27,3]],[[25,4],[25,13]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[29,2],[29,13]],[[29,8],[29,13]],["testbench"],["variable","logic"]],["reset_gen",[[30,2],[37,3]],[[34,4],[34,13]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["link_lo",[[40,2],[40,34]],[[40,27],[40,34]],["testbench"],["variable","bsg_ready_and_link_sif_s"]],["link_li",[[40,2],[40,43]],[[40,36],[40,43]],["testbench"],["variable","link_lo"]],["out_link_lo",[[42,2],[42,38]],[[42,27],[42,38]],["testbench"],["variable","bsg_ready_and_link_sif_s"]],["out_link_li",[[42,2],[42,51]],[[42,40],[42,51]],["testbench"],["variable","out_link_lo"]],["narrow_link_li",[[45,2],[45,38]],[[45,24],[45,38]],["testbench"],["variable","bsg_narrow_link_sif_s"]],["narrow_link_lo",[[45,2],[45,54]],[[45,40],[45,54]],["testbench"],["variable","narrow_link_li"]],["backpressure_cnt",[[47,2],[47,30]],[[47,14],[47,30]],["testbench"],["variable","logic"]],["backpressure",[[54,2],[54,41]],[[54,7],[54,19]],["testbench"],["variable","wire"]],["pisop",[[56,2],[69,6]],[[58,3],[58,8]],["testbench"],["instance","bsg_parallel_in_serial_out_passthrough"]],["sipop",[[71,2],[84,6]],[[73,3],[73,8]],["testbench"],["instance","bsg_serial_in_parallel_out_passthrough"]],["counter",[[88,2],[88,22]],[[88,15],[88,22]],["testbench"],["variable","logic"]],["select_top",[[94,2],[94,41]],[[94,7],[94,17]],["testbench"],["variable","wire"]],["select_bot",[[95,2],[95,41]],[[95,7],[95,17]],["testbench"],["variable","wire"]],["select_left",[[96,2],[96,41]],[[96,7],[96,18]],["testbench"],["variable","wire"]],["select_right",[[97,2],[97,41]],[[97,7],[97,19]],["testbench"],["variable","wire"]],["left_data_li",[[99,2],[99,39]],[[99,27],[99,39]],["testbench"],["variable","logic"]],["left_yumi_lo",[[100,2],[100,20]],[[100,8],[100,20]],["testbench"],["variable","logic"]],["left_v_li",[[101,2],[101,30]],[[101,7],[101,16]],["testbench"],["variable","wire"]],["right_data_li",[[116,2],[116,40]],[[116,27],[116,40]],["testbench"],["variable","logic"]],["right_yumi_lo",[[117,2],[117,21]],[[117,8],[117,21]],["testbench"],["variable","logic"]],["right_v_li",[[118,2],[118,32]],[[118,7],[118,17]],["testbench"],["variable","wire"]],["top_data_li",[[133,2],[133,38]],[[133,27],[133,38]],["testbench"],["variable","logic"]],["top_yumi_lo",[[134,2],[134,19]],[[134,8],[134,19]],["testbench"],["variable","logic"]],["top_v_li",[[135,2],[135,28]],[[135,7],[135,15]],["testbench"],["variable","wire"]],["bot_data_li",[[150,2],[150,38]],[[150,27],[150,38]],["testbench"],["variable","logic"]],["bot_yumi_lo",[[151,2],[151,19]],[[151,8],[151,19]],["testbench"],["variable","logic"]],["bot_v_li",[[152,2],[152,28]],[[152,7],[152,15]],["testbench"],["variable","wire"]],["router_link_li",[[167,2],[167,47]],[[167,33],[167,47]],["testbench"],["variable","bsg_ready_and_link_sif_s"]],["router_link_lo",[[167,2],[167,63]],[[167,49],[167,63]],["testbench"],["variable","router_link_li"]],["router",[[168,2],[183,6]],[[174,3],[174,9]],["testbench"],["instance","bsg_mesh_router_buffered"]]],[["bsg_noc_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out_passthrough/testbench.sv",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[115,0]],[[["wide_width_lp",[[3,2],[3,32]],[[3,13],[3,26]],["testbench"],["localparam"]],["narrow_width_lp",[[4,2],[4,33]],[[4,13],[4,28]],["testbench"],["localparam"]],["els_lp",[[5,2],[5,54]],[[5,13],[5,19]],["testbench"],["localparam"]],["clk",[[7,2],[7,11]],[[7,8],[7,11]],["testbench"],["variable","logic"]],["clock_gen",[[8,2],[11,13]],[[10,3],[10,12]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[13,2],[13,13]],[[13,8],[13,13]],["testbench"],["variable","logic"]],["reset_gen",[[14,2],[22,6]],[[19,3],[19,12]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["in_data_li",[[24,2],[24,38]],[[24,28],[24,38]],["testbench"],["variable","logic"]],["in_v_li",[[25,2],[25,15]],[[25,8],[25,15]],["testbench"],["variable","logic"]],["in_ready_lo",[[25,2],[25,28]],[[25,17],[25,28]],["testbench"],["variable","in_v_li"]],["in_data_lo",[[26,2],[26,40]],[[26,30],[26,40]],["testbench"],["variable","logic"]],["in_v_lo",[[27,2],[27,15]],[[27,8],[27,15]],["testbench"],["variable","logic"]],["in_yumi_li",[[27,2],[27,27]],[[27,17],[27,27]],["testbench"],["variable","in_v_lo"]],["out_data_li",[[29,2],[29,41]],[[29,30],[29,41]],["testbench"],["variable","logic"]],["out_v_li",[[30,2],[30,16]],[[30,8],[30,16]],["testbench"],["variable","logic"]],["out_ready_and_lo",[[30,2],[30,34]],[[30,18],[30,34]],["testbench"],["variable","out_v_li"]],["out_data_lo",[[31,2],[31,39]],[[31,28],[31,39]],["testbench"],["variable","logic"]],["out_v_lo",[[32,2],[32,16]],[[32,8],[32,16]],["testbench"],["variable","logic"]],["out_ready_li",[[32,2],[32,30]],[[32,18],[32,30]],["testbench"],["variable","out_v_lo"]],["DUT",[[34,2],[47,6]],[[36,3],[36,6]],["testbench"],["instance","bsg_parallel_in_serial_out_passthrough"]],["reverse",[[53,2],[66,6]],[[55,3],[55,10]],["testbench"],["instance","bsg_serial_in_parallel_out_full"]],["match_data_li",[[90,2],[90,41]],[[90,28],[90,41]],["testbench"],["variable","logic"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out/bsg_parallel_in_serial_out_test_node.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_parallel_in_serial_out/bsg_parallel_in_serial_out_tester.sv",[[[[[["bsg_parallel_in_serial_out_tester",[[9,0],[25,5]],[[9,7],[9,40]],[],["module"]],[183,9]],[[["top_master_clk_period_p",[[13,3],[13,44]],[[13,13],[13,36]],["bsg_parallel_in_serial_out_tester"],["parameter-port","parameter"]],["top_piso_clk_period_p",[[14,3],[14,44]],[[14,13],[14,34]],["bsg_parallel_in_serial_out_tester"],["parameter-port","parameter"]],["top_client_clk_period_p",[[15,3],[15,44]],[[15,13],[15,36]],["bsg_parallel_in_serial_out_tester"],["parameter-port","parameter"]],["top_els_p",[[16,3],[16,44]],[[16,13],[16,22]],["bsg_parallel_in_serial_out_tester"],["parameter-port","parameter"]],["top_hi_to_lo_p",[[17,3],[17,44]],[[17,13],[17,27]],["bsg_parallel_in_serial_out_tester"],["parameter-port","parameter"]],["top_use_minimal_buffering_p",[[18,3],[18,44]],[[18,13],[18,40]],["bsg_parallel_in_serial_out_tester"],["parameter-port","parameter"]],["width_p",[[20,3],[20,41]],[[20,13],[20,20]],["bsg_parallel_in_serial_out_tester"],["parameter-port","parameter"]],["channel_width_p",[[21,3],[21,40]],[[21,13],[21,28]],["bsg_parallel_in_serial_out_tester"],["parameter-port","parameter"]],["word_width_lp",[[22,3],[22,56]],[[22,14],[22,27]],["bsg_parallel_in_serial_out_tester"],["parameter-port","localparam"]],["master_clk",[[30,2],[30,18]],[[30,8],[30,18]],["bsg_parallel_in_serial_out_tester"],["variable","logic"]],["master_reset",[[30,2],[30,32]],[[30,20],[30,32]],["bsg_parallel_in_serial_out_tester"],["variable","master_clk"]],["piso_clk",[[31,2],[31,16]],[[31,8],[31,16]],["bsg_parallel_in_serial_out_tester"],["variable","logic"]],["piso_reset",[[31,2],[31,28]],[[31,18],[31,28]],["bsg_parallel_in_serial_out_tester"],["variable","piso_clk"]],["client_clk",[[32,2],[32,18]],[[32,8],[32,18]],["bsg_parallel_in_serial_out_tester"],["variable","logic"]],["client_reset",[[32,2],[32,32]],[[32,20],[32,32]],["bsg_parallel_in_serial_out_tester"],["variable","client_clk"]],["master_en",[[34,2],[34,17]],[[34,8],[34,17]],["bsg_parallel_in_serial_out_tester"],["variable","logic"]],["client_error",[[34,2],[34,31]],[[34,19],[34,31]],["bsg_parallel_in_serial_out_tester"],["variable","master_en"]],["master_sent",[[35,2],[35,26]],[[35,15],[35,26]],["bsg_parallel_in_serial_out_tester"],["variable","logic"]],["client_received",[[35,2],[35,43]],[[35,28],[35,43]],["bsg_parallel_in_serial_out_tester"],["variable","master_sent"]],["master_link_li",[[37,2],[37,30]],[[37,16],[37,30]],["bsg_parallel_in_serial_out_tester"],["variable","master_link_s"]],["master_link_lo",[[38,2],[38,30]],[[38,16],[38,30]],["bsg_parallel_in_serial_out_tester"],["variable","master_link_s"]],["client_link_li",[[40,2],[40,30]],[[40,16],[40,30]],["bsg_parallel_in_serial_out_tester"],["variable","client_link_s"]],["client_link_lo",[[41,2],[41,30]],[[41,16],[41,30]],["bsg_parallel_in_serial_out_tester"],["variable","client_link_s"]],["master_node",[[44,2],[64,3]],[[50,4],[50,15]],["bsg_parallel_in_serial_out_tester"],["instance","bsg_parallel_in_serial_out_test_node"]],["piso",[[66,2],[82,3]],[[71,4],[71,8]],["bsg_parallel_in_serial_out_tester"],["instance","bsg_parallel_in_serial_out"]],["client_node",[[84,2],[104,3]],[[90,4],[90,15]],["bsg_parallel_in_serial_out_tester"],["instance","bsg_parallel_in_serial_out_test_node"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dataflow/bsg_serial_in_parallel_out_passthrough/testbench.sv",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[115,0]],[[["wide_width_lp",[[3,2],[3,32]],[[3,13],[3,26]],["testbench"],["localparam"]],["narrow_width_lp",[[4,2],[4,33]],[[4,13],[4,28]],["testbench"],["localparam"]],["els_lp",[[5,2],[5,54]],[[5,13],[5,19]],["testbench"],["localparam"]],["clk",[[7,2],[7,11]],[[7,8],[7,11]],["testbench"],["variable","logic"]],["clock_gen",[[8,2],[11,13]],[[10,3],[10,12]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[13,2],[13,13]],[[13,8],[13,13]],["testbench"],["variable","logic"]],["reset_gen",[[14,2],[22,6]],[[19,3],[19,12]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["in_data_li",[[24,2],[24,40]],[[24,30],[24,40]],["testbench"],["variable","logic"]],["in_v_li",[[25,2],[25,15]],[[25,8],[25,15]],["testbench"],["variable","logic"]],["in_ready_lo",[[25,2],[25,28]],[[25,17],[25,28]],["testbench"],["variable","in_v_li"]],["in_data_lo",[[26,2],[26,38]],[[26,28],[26,38]],["testbench"],["variable","logic"]],["in_v_lo",[[27,2],[27,15]],[[27,8],[27,15]],["testbench"],["variable","logic"]],["in_yumi_li",[[27,2],[27,27]],[[27,17],[27,27]],["testbench"],["variable","in_v_lo"]],["out_data_li",[[29,2],[29,39]],[[29,28],[29,39]],["testbench"],["variable","logic"]],["out_v_li",[[30,2],[30,16]],[[30,8],[30,16]],["testbench"],["variable","logic"]],["out_ready_and_lo",[[30,2],[30,34]],[[30,18],[30,34]],["testbench"],["variable","out_v_li"]],["out_data_lo",[[31,2],[31,41]],[[31,30],[31,41]],["testbench"],["variable","logic"]],["out_v_lo",[[32,2],[32,16]],[[32,8],[32,16]],["testbench"],["variable","logic"]],["out_ready_li",[[32,2],[32,30]],[[32,18],[32,30]],["testbench"],["variable","out_v_lo"]],["DUT",[[34,2],[47,6]],[[36,3],[36,6]],["testbench"],["instance","bsg_serial_in_parallel_out_passthrough"]],["reverse",[[53,2],[66,6]],[[55,3],[55,10]],["testbench"],["instance","bsg_parallel_in_serial_out"]],["match_data_li",[[90,2],[90,43]],[[90,30],[90,43]],["testbench"],["variable","logic"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dmc/bsg_dmc_tester.sv",[[[[[["bsg_dmc_tester",[[13,0],[44,4]],[[13,7],[13,21]],[],["module"]],[145,10]],[[["data_width_p",[[15,5],[15,30]],[[15,15],[15,27]],["bsg_dmc_tester"],["parameter-port","parameter"]],["addr_width_p",[[16,5],[16,32]],[[16,15],[16,27]],["bsg_dmc_tester"],["parameter-port","parameter"]],["burst_width_p",[[17,3],[17,30]],[[17,13],[17,26]],["bsg_dmc_tester"],["parameter-port","parameter"]],["mask_width_lp",[[19,5],[19,51]],[[19,16],[19,29]],["bsg_dmc_tester"],["parameter-port","localparam"]],["rom_addr_width_lp",[[20,3],[20,34]],[[20,14],[20,31]],["bsg_dmc_tester"],["parameter-port","localparam"]],["data_mask_width_lp",[[21,3],[21,50]],[[21,14],[21,32]],["bsg_dmc_tester"],["parameter-port","localparam"]],["payload_width_lp",[[22,3],[22,87]],[[22,14],[22,30]],["bsg_dmc_tester"],["parameter-port","localparam"]],["fpga_link_clk_i",[[24,4],[24,32]],[[24,17],[24,32]],["bsg_dmc_tester"],["port","input"]],["fpga_link_io_clk_i",[[25,3],[25,34]],[[25,16],[25,34]],["bsg_dmc_tester"],["port","input"]],["fpga_link_reset_i",[[26,3],[26,33]],[[26,16],[26,33]],["bsg_dmc_tester"],["port","input"]],["fpga_link_upstream_io_reset_i",[[27,3],[27,45]],[[27,16],[27,45]],["bsg_dmc_tester"],["port","input"]],["fpga_link_downstream_io_reset_i",[[28,3],[28,46]],[[28,15],[28,46]],["bsg_dmc_tester"],["port","input"]],["fpga_link_token_reset_i",[[29,3],[29,39]],[[29,16],[29,39]],["bsg_dmc_tester"],["port","input"]],["en_trace_reading_i",[[31,3],[31,33]],[[31,15],[31,33]],["bsg_dmc_tester"],["port","input"]],["fpga_link_upstream_edge_clk_o",[[33,3],[33,45]],[[33,16],[33,45]],["bsg_dmc_tester"],["port","output"]],["asic_link_downstream_edge_token_i",[[34,3],[34,48]],[[34,15],[34,48]],["bsg_dmc_tester"],["port","input"]],["fpga_link_upstream_edge_data_o",[[35,3],[35,65]],[[35,35],[35,65]],["bsg_dmc_tester"],["port","output"]],["fpga_link_upstream_edge_valid_o",[[36,3],[36,48]],[[36,17],[36,48]],["bsg_dmc_tester"],["port","output"]],["asic_link_upstream_edge_clk_i",[[38,3],[38,45]],[[38,16],[38,45]],["bsg_dmc_tester"],["port","input"]],["asic_link_upstream_edge_data_i",[[39,3],[39,64]],[[39,34],[39,64]],["bsg_dmc_tester"],["port","input"]],["asic_link_upstream_edge_valid_i",[[40,3],[40,46]],[[40,15],[40,46]],["bsg_dmc_tester"],["port","input"]],["fpga_link_downstream_edge_token_o",[[41,3],[41,49]],[[41,16],[41,49]],["bsg_dmc_tester"],["port","output"]],["trace_reading_done_o",[[42,12],[42,64]],[[42,44],[42,64]],["bsg_dmc_tester"],["port","output"]],["trace_valid_lo",[[52,3],[52,23]],[[52,9],[52,23]],["bsg_dmc_tester"],["variable","logic"]],["trace_data_lo",[[53,3],[53,45]],[[53,32],[53,45]],["bsg_dmc_tester"],["variable","logic"]],["trace_yumi_li",[[54,3],[54,22]],[[54,9],[54,22]],["bsg_dmc_tester"],["variable","logic"]],["trace_rom_addr_lo",[[56,3],[56,50]],[[56,33],[56,50]],["bsg_dmc_tester"],["variable","logic"]],["trace_rom_data_lo",[[57,3],[57,54]],[[57,37],[57,54]],["bsg_dmc_tester"],["variable","logic"]],["read_data_to_trace_replay",[[59,1],[59,58]],[[59,33],[59,58]],["bsg_dmc_tester"],["variable","logic"]],["read_data_to_trace_replay_valid",[[60,1],[60,38]],[[60,7],[60,38]],["bsg_dmc_tester"],["variable","logic"]],["trace_replay_ready_to_read",[[61,1],[61,33]],[[61,7],[61,33]],["bsg_dmc_tester"],["variable","logic"]],["fpga_link_upstream_edge_token",[[64,1],[64,36]],[[64,7],[64,36]],["bsg_dmc_tester"],["variable","logic"]],["fpga_link_upstream_edge_clk",[[65,1],[65,34]],[[65,7],[65,34]],["bsg_dmc_tester"],["variable","logic"]],["fpga_link_upstream_core_ready_lo",[[66,1],[66,39]],[[66,7],[66,39]],["bsg_dmc_tester"],["variable","logic"]],["trace_replay",[[68,1],[90,8]],[[72,9],[72,21]],["bsg_dmc_tester"],["instance","bsg_trace_replay"]],["trace_rom",[[92,4],[98,9]],[[95,10],[95,19]],["bsg_dmc_tester"],["instance","bsg_dmc_trace_rom"]],["fpga_link_upstream",[[104,1],[123,8]],[[108,9],[108,27]],["bsg_dmc_tester"],["instance","bsg_link_ddr_upstream"]],["fpga_link_downstream",[[125,1],[142,9]],[[129,10],[129,30]],["bsg_dmc_tester"],["instance","bsg_link_ddr_downstream"]]],[["bsg_dmc_pkg",["*"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dmc/bsg_nonsynth_dmc_clock_monitor.sv",[[[[[["bsg_nonsynth_dmc_clock_monitor",[[9,0],[21,6]],[[9,7],[9,37]],[],["module"]],[104,0]],[[["counter_width_p",[[10,8],[10,40]],[[10,18],[10,33]],["bsg_nonsynth_dmc_clock_monitor"],["parameter-port","parameter"]],["sampling_period_ns_p",[[11,6],[11,42]],[[11,16],[11,36]],["bsg_nonsynth_dmc_clock_monitor"],["parameter-port","parameter"]],["max_fpga_count",[[12,6],[12,36]],[[12,6],[12,36]],["bsg_nonsynth_dmc_clock_monitor"],["parameter-port","sampling_period_ns_p"]],["expected_ddr_period_ns_p",[[13,6],[13,46]],[[13,6],[13,46]],["bsg_nonsynth_dmc_clock_monitor"],["parameter-port","max_fpga_count"]],["fpga_clk_period_ns_p",[[14,6],[14,42]],[[14,6],[14,42]],["bsg_nonsynth_dmc_clock_monitor"],["parameter-port","expected_ddr_period_ns_p"]],["fpga_clk",[[17,5],[17,19]],[[17,11],[17,19]],["bsg_nonsynth_dmc_clock_monitor"],["port","input"]],["fpga_reset",[[18,5],[18,21]],[[18,11],[18,21]],["bsg_nonsynth_dmc_clock_monitor"],["port","input"]],["ddr_clk_i",[[19,5],[19,20]],[[19,11],[19,20]],["bsg_nonsynth_dmc_clock_monitor"],["port","input"]],["frequency_mismatch_o",[[20,5],[20,38]],[[20,18],[20,38]],["bsg_nonsynth_dmc_clock_monitor"],["port","logic"]],["fpga_counter_lo",[[23,1],[23,56]],[[23,41],[23,56]],["bsg_nonsynth_dmc_clock_monitor"],["variable","logic"]],["fpga_counter_clear_li",[[24,1],[24,26]],[[24,5],[24,26]],["bsg_nonsynth_dmc_clock_monitor"],["variable","bit"]],["ddr_counter_clear_li",[[24,1],[24,48]],[[24,28],[24,48]],["bsg_nonsynth_dmc_clock_monitor"],["variable","fpga_counter_clear_li"]],["tally_freq",[[24,1],[24,60]],[[24,50],[24,60]],["bsg_nonsynth_dmc_clock_monitor"],["variable","ddr_counter_clear_li"]],["ddr_clock_gray_count_lo",[[25,1],[25,64]],[[25,41],[25,64]],["bsg_nonsynth_dmc_clock_monitor"],["variable","logic"]],["ddr_clock_binary_count_lo",[[26,1],[26,66]],[[26,41],[26,66]],["bsg_nonsynth_dmc_clock_monitor"],["variable","logic"]],["prev_ddr_binary_count",[[26,1],[26,89]],[[26,68],[26,89]],["bsg_nonsynth_dmc_clock_monitor"],["variable","ddr_clock_binary_count_lo"]],["reset_async_gray_counter",[[28,1],[28,31]],[[28,7],[28,31]],["bsg_nonsynth_dmc_clock_monitor"],["variable","logic"]],["ddr_count_start_time",[[30,1],[30,26]],[[30,6],[30,26]],["bsg_nonsynth_dmc_clock_monitor"],["variable","real"]],["ddr_cycle_time",[[30,1],[30,42]],[[30,28],[30,42]],["bsg_nonsynth_dmc_clock_monitor"],["variable","ddr_count_start_time"]],["fpga_count_start_time",[[30,1],[30,65]],[[30,44],[30,65]],["bsg_nonsynth_dmc_clock_monitor"],["variable","ddr_cycle_time"]],["fpga_cycle_time",[[30,1],[30,82]],[[30,67],[30,82]],["bsg_nonsynth_dmc_clock_monitor"],["variable","fpga_count_start_time"]],["fpga_clock_counter",[[33,1],[42,5]],[[36,4],[36,22]],["bsg_nonsynth_dmc_clock_monitor"],["instance","bsg_counter_clear_up"]],["async_ptr_increment",[[45,1],[45,26]],[[45,7],[45,26]],["bsg_nonsynth_dmc_clock_monitor"],["variable","logic"]],["ddr_clk_async_gray_counter",[[47,1],[57,5]],[[49,4],[49,30]],["bsg_nonsynth_dmc_clock_monitor"],["instance","bsg_async_ptr_gray"]],["ddr_clock_tick_gray_to_binary",[[60,1],[65,5]],[[62,4],[62,33]],["bsg_nonsynth_dmc_clock_monitor"],["instance","bsg_gray_to_binary"]]]]],[[["ddr_clock_monitor_tb",[[105,0],[105,28]],[[105,7],[105,27]],[],["module"]],[135,9]],[[["fpga_clk",[[107,1],[107,15]],[[107,7],[107,15]],["ddr_clock_monitor_tb"],["variable","logic"]],["fpga_reset",[[108,1],[108,17]],[[108,7],[108,17]],["ddr_clock_monitor_tb"],["variable","logic"]],["ddr_clk",[[109,1],[109,14]],[[109,7],[109,14]],["ddr_clock_monitor_tb"],["variable","logic"]],["frequency_mismatch",[[110,1],[110,25]],[[110,7],[110,25]],["ddr_clock_monitor_tb"],["variable","logic"]],["ddr_clock_mon",[[112,1],[122,6]],[[117,5],[117,18]],["ddr_clock_monitor_tb"],["instance","bsg_nonsynth_dmc_clock_monitor"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/mobile_ddr_mcp.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/mobile_ddr.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dmc/lpddr_verilog_model/tb.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dmc/tasks.sv",[[[[[["ui_write",[[12,0],[12,14]],[[12,5],[12,13]],[],["task"]],[33,6]],[[["i",[[15,2],[15,11]],[[15,10],[15,11]],["ui_write"],["variable","integer"]]]]],[[["ui_cmd",[[35,0],[35,12]],[[35,5],[35,11]],[],["task"]],[48,6]],[]]],null,null,null,[["CMD_GAP_CYCLES",[[1,4],[2,0]],[[1,12],[1,26]],["source.systemverilog"],["macro"]],["WRITE_GAP_CYCLES",[[5,4],[6,0]],[[5,12],[5,28]],["source.systemverilog"],["macro"]],["RANDOM_THRESHOLD",[[9,4],[10,0]],[[9,12],[9,28]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dmc/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[299,9]],[[["clk_gen_num_taps_p",[[5,2],[5,36]],[[5,12],[5,30]],["testbench"],["parameter"]],["ui_addr_width_p",[[6,2],[6,36]],[[6,12],[6,27]],["testbench"],["parameter"]],["ui_data_width_p",[[7,2],[7,36]],[[7,12],[7,27]],["testbench"],["parameter"]],["ui_burst_length_p",[[8,2],[8,35]],[[8,12],[8,29]],["testbench"],["parameter"]],["dq_data_width_p",[[9,2],[9,36]],[[9,12],[9,27]],["testbench"],["parameter"]],["cmd_afifo_depth_p",[[10,2],[10,35]],[[10,12],[10,29]],["testbench"],["parameter"]],["cmd_sfifo_depth_p",[[11,2],[11,35]],[[11,12],[11,29]],["testbench"],["parameter"]],["debug_p",[[12,2],[12,38]],[[12,12],[12,19]],["testbench"],["parameter"]],["burst_data_width_lp",[[14,2],[14,71]],[[14,13],[14,32]],["testbench"],["localparam"]],["ui_mask_width_lp",[[15,2],[15,56]],[[15,13],[15,29]],["testbench"],["localparam"]],["dq_group_lp",[[16,2],[16,56]],[[16,13],[16,24]],["testbench"],["localparam"]],["dq_burst_length_lp",[[17,2],[17,73]],[[17,13],[17,31]],["testbench"],["localparam"]],["tag_max_payload_width_gp",[[19,2],[19,42]],[[19,13],[19,37]],["testbench"],["localparam"]],["tag_lg_max_payload_width_gp",[[20,2],[20,89]],[[20,13],[20,40]],["testbench"],["localparam"]],["i",[[22,2],[22,10]],[[22,9],[22,10]],["testbench"],["variable","genvar"]],["j",[[24,2],[24,11]],[[24,10],[24,11]],["testbench"],["variable","integer"]],["k",[[24,2],[24,13]],[[24,12],[24,13]],["testbench"],["variable","j"]],["dmc_p",[[26,2],[26,40]],[[26,35],[26,40]],["testbench"],["variable","bsg_dmc_s"]],["dfi_stall_transactions_lo",[[28,2],[28,42]],[[28,17],[28,42]],["testbench"],["variable","logic"]],["transaction_in_progress_lo",[[29,2],[29,43]],[[29,17],[29,43]],["testbench"],["variable","logic"]],["dfi_test_mode_lo",[[30,2],[30,33]],[[30,17],[30,33]],["testbench"],["variable","logic"]],["dfi_refresh_in_progress_lo",[[31,2],[31,43]],[[31,17],[31,43]],["testbench"],["variable","logic"]],["sys_reset",[[33,2],[33,44]],[[33,35],[33,44]],["testbench"],["variable","logic"]],["clock_monitor_clk_lo",[[34,2],[34,37]],[[34,17],[34,37]],["testbench"],["variable","logic"]],["app_addr",[[37,2],[37,43]],[[37,35],[37,43]],["testbench"],["variable","logic"]],["app_cmd",[[38,2],[38,42]],[[38,35],[38,42]],["testbench"],["variable","app_cmd_e"]],["app_en",[[39,2],[39,41]],[[39,35],[39,41]],["testbench"],["variable","logic"]],["app_rdy",[[40,2],[40,42]],[[40,35],[40,42]],["testbench"],["variable","wire"]],["app_wdf_wren",[[41,2],[41,47]],[[41,35],[41,47]],["testbench"],["variable","logic"]],["app_wdf_data",[[42,2],[42,47]],[[42,35],[42,47]],["testbench"],["variable","logic"]],["app_wdf_mask",[[43,2],[43,47]],[[43,35],[43,47]],["testbench"],["variable","logic"]],["app_wdf_end",[[44,2],[44,46]],[[44,35],[44,46]],["testbench"],["variable","logic"]],["app_wdf_rdy",[[45,2],[45,46]],[[45,35],[45,46]],["testbench"],["variable","wire"]],["app_rd_data_valid",[[47,2],[47,52]],[[47,35],[47,52]],["testbench"],["variable","wire"]],["app_rd_data",[[48,2],[48,46]],[[48,35],[48,46]],["testbench"],["variable","wire"]],["app_rd_data_end",[[49,2],[49,50]],[[49,35],[49,50]],["testbench"],["variable","wire"]],["app_ref_req",[[51,2],[51,46]],[[51,35],[51,46]],["testbench"],["variable","wire"]],["app_ref_ack",[[52,2],[52,46]],[[52,35],[52,46]],["testbench"],["variable","wire"]],["app_zq_req",[[53,2],[53,45]],[[53,35],[53,45]],["testbench"],["variable","wire"]],["app_zq_ack",[[54,2],[54,45]],[[54,35],[54,45]],["testbench"],["variable","wire"]],["app_sr_req",[[55,2],[55,45]],[[55,35],[55,45]],["testbench"],["variable","wire"]],["app_sr_active",[[56,2],[56,48]],[[56,35],[56,48]],["testbench"],["variable","wire"]],["dfi_init_calib_complete",[[58,2],[58,58]],[[58,35],[58,58]],["testbench"],["variable","wire"]],["frequency_mismatch_lo",[[59,2],[59,38]],[[59,17],[59,38]],["testbench"],["variable","logic"]],["ui_clk",[[61,2],[61,41]],[[61,35],[61,41]],["testbench"],["variable","logic"]],["ui_clk_sync_rst",[[62,2],[62,50]],[[62,35],[62,50]],["testbench"],["variable","wire"]],["dfi_clk",[[64,2],[64,42]],[[64,35],[64,42]],["testbench"],["variable","logic"]],["dfi_clk_2x",[[66,2],[66,45]],[[66,35],[66,45]],["testbench"],["variable","logic"]],["dfi_clk_1x",[[67,2],[67,45]],[[67,35],[67,45]],["testbench"],["variable","logic"]],["device_temp",[[69,2],[69,46]],[[69,35],[69,46]],["testbench"],["variable","wire"]],["ddr_ck_p",[[71,2],[71,43]],[[71,35],[71,43]],["testbench"],["variable","wire"]],["ddr_ck_n",[[71,2],[71,53]],[[71,45],[71,53]],["testbench"],["variable","ddr_ck_p"]],["ddr_cke",[[72,2],[72,42]],[[72,35],[72,42]],["testbench"],["variable","wire"]],["ddr_cs_n",[[73,2],[73,43]],[[73,35],[73,43]],["testbench"],["variable","wire"]],["ddr_ras_n",[[74,2],[74,44]],[[74,35],[74,44]],["testbench"],["variable","wire"]],["ddr_cas_n",[[75,2],[75,44]],[[75,35],[75,44]],["testbench"],["variable","wire"]],["ddr_we_n",[[76,2],[76,43]],[[76,35],[76,43]],["testbench"],["variable","wire"]],["ddr_ba",[[77,2],[77,41]],[[77,35],[77,41]],["testbench"],["variable","wire"]],["ddr_addr",[[78,2],[78,43]],[[78,35],[78,43]],["testbench"],["variable","wire"]],["ddr_reset_n",[[80,2],[80,46]],[[80,35],[80,46]],["testbench"],["variable","wire"]],["ddr_odt",[[81,2],[81,42]],[[81,35],[81,42]],["testbench"],["variable","wire"]],["ddr_dm_oen_lo",[[83,2],[83,48]],[[83,35],[83,48]],["testbench"],["variable","wire"]],["ddr_dm_lo",[[84,2],[84,44]],[[84,35],[84,44]],["testbench"],["variable","wire"]],["ddr_dqs_p_oen_lo",[[85,2],[85,51]],[[85,35],[85,51]],["testbench"],["variable","wire"]],["ddr_dqs_p_ien_lo",[[86,2],[86,51]],[[86,35],[86,51]],["testbench"],["variable","wire"]],["ddr_dqs_p_lo",[[87,2],[87,47]],[[87,35],[87,47]],["testbench"],["variable","wire"]],["ddr_dqs_p_li",[[88,2],[88,47]],[[88,35],[88,47]],["testbench"],["variable","wire"]],["ddr_dqs_n_oen_lo",[[89,2],[89,51]],[[89,35],[89,51]],["testbench"],["variable","wire"]],["ddr_dqs_n_ien_lo",[[90,2],[90,51]],[[90,35],[90,51]],["testbench"],["variable","wire"]],["ddr_dqs_n_lo",[[91,2],[91,47]],[[91,35],[91,47]],["testbench"],["variable","wire"]],["ddr_dqs_n_li",[[92,2],[92,47]],[[92,35],[92,47]],["testbench"],["variable","wire"]],["ddr_dq_oen_lo",[[93,2],[93,48]],[[93,35],[93,48]],["testbench"],["variable","wire"]],["ddr_dq_lo",[[94,2],[94,44]],[[94,35],[94,44]],["testbench"],["variable","wire"]],["ddr_dq_li",[[95,2],[95,44]],[[95,35],[95,44]],["testbench"],["variable","wire"]],["ddr_dm",[[97,2],[97,41]],[[97,35],[97,41]],["testbench"],["variable","wire"]],["ddr_dqs_p",[[98,2],[98,44]],[[98,35],[98,44]],["testbench"],["variable","wire"]],["ddr_dqs_n",[[99,2],[99,44]],[[99,35],[99,44]],["testbench"],["variable","wire"]],["ddr_dq",[[100,2],[100,41]],[[100,35],[100,41]],["testbench"],["variable","wire"]],["tag_dmc_local_els_lp",[[103,2],[103,136]],[[103,13],[103,33]],["testbench"],["localparam"]],["tag_lines_lo",[[104,2],[104,51]],[[104,39],[104,51]],["testbench"],["variable","bsg_tag_s"]],["send_dynamic_tag",[[106,2],[106,24]],[[106,8],[106,24]],["testbench"],["variable","logic"]],["irritate_clock",[[106,2],[106,40]],[[106,26],[106,40]],["testbench"],["variable","send_dynamic_tag"]],["clock_correction_done_lo",[[106,2],[106,66]],[[106,42],[106,66]],["testbench"],["variable","irritate_clock"]],["traffic_generator_inst",[[108,2],[151,2]],[[116,2],[116,24]],["testbench"],["instance","traffic_generator"]],["dmc_inst",[[153,2],[226,52]],[[161,2],[161,10]],["testbench"],["instance","bsg_dmc"]],["clk_monitor_clk_gen",[[228,2],[235,41]],[[231,2],[231,21]],["testbench"],["instance","bsg_counter_clock_downsample"]],["mobile_ddr_inst",[[256,6],[268,36]],[[256,17],[256,32]],["testbench"],["instance","mobile_ddr"]],["dmc_controller_tx_data_piso_ready_lo",[[274,2],[274,89]],[[274,8],[274,44]],["testbench"],["variable","logic"]],["dmc_controller_wburst_valid",[[275,2],[275,80]],[[275,8],[275,35]],["testbench"],["variable","logic"]]],[["bsg_tag_pkg",["*"]],["bsg_dmc_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_dmc/traffic_generator.sv",[[[[[["traffic_generator",[[23,0],[80,4]],[[23,7],[23,24]],[],["module"]],[670,9]],[[["ui_addr_width_p",[[26,3],[26,44]],[[26,13],[26,44]],["traffic_generator"],["parameter-port","parameter"]],["ui_data_width_p",[[27,3],[27,44]],[[27,13],[27,44]],["traffic_generator"],["parameter-port","parameter"]],["burst_data_width_p",[[28,3],[28,47]],[[28,13],[28,47]],["traffic_generator"],["parameter-port","parameter"]],["dq_data_width_p",[[29,3],[29,45]],[[29,13],[29,45]],["traffic_generator"],["parameter-port","parameter"]],["cmd_afifo_depth_p",[[30,3],[30,46]],[[30,13],[30,46]],["traffic_generator"],["parameter-port","parameter"]],["cmd_sfifo_depth_p",[[31,3],[31,46]],[[31,13],[31,46]],["traffic_generator"],["parameter-port","parameter"]],["ui_cmd_width_p",[[32,4],[32,33]],[[32,14],[32,28]],["traffic_generator"],["parameter-port","parameter"]],["ui_mask_width_lp",[[33,3],[33,55]],[[33,14],[33,30]],["traffic_generator"],["parameter-port","localparam"]],["dfi_data_width_lp",[[34,3],[34,55]],[[34,14],[34,31]],["traffic_generator"],["parameter-port","localparam"]],["dfi_mask_width_lp",[[35,3],[35,62]],[[35,14],[35,31]],["traffic_generator"],["parameter-port","localparam"]],["dq_group_lp",[[36,3],[36,55]],[[36,14],[36,25]],["traffic_generator"],["parameter-port","localparam"]],["ui_burst_length_lp",[[37,3],[37,71]],[[37,14],[37,32]],["traffic_generator"],["parameter-port","localparam"]],["dq_burst_length_lp",[[38,3],[38,71]],[[38,14],[38,32]],["traffic_generator"],["parameter-port","localparam"]],["payload_width_lp",[[39,3],[39,95]],[[39,14],[39,30]],["traffic_generator"],["parameter-port","localparam"]],["tag_dmc_local_els_lp",[[40,3],[40,136]],[[40,14],[40,34]],["traffic_generator"],["parameter-port","localparam"]],["tag_lines_o",[[43,3],[43,59]],[[43,48],[43,59]],["traffic_generator"],["port","bsg_tag_s"]],["app_addr_o",[[48,3],[48,48]],[[48,38],[48,48]],["traffic_generator"],["port","output"]],["app_cmd_o",[[49,3],[49,47]],[[49,38],[49,47]],["traffic_generator"],["port","app_cmd_e"]],["app_en_o",[[50,3],[50,46]],[[50,38],[50,46]],["traffic_generator"],["port","output"]],["app_rdy_i",[[51,3],[51,47]],[[51,38],[51,47]],["traffic_generator"],["port","input"]],["app_wdf_wren_o",[[52,3],[52,52]],[[52,38],[52,52]],["traffic_generator"],["port","output"]],["app_wdf_data_o",[[53,3],[53,52]],[[53,38],[53,52]],["traffic_generator"],["port","output"]],["app_wdf_mask_o",[[54,3],[54,52]],[[54,38],[54,52]],["traffic_generator"],["port","output"]],["app_wdf_end_o",[[55,3],[55,51]],[[55,38],[55,51]],["traffic_generator"],["port","output"]],["app_wdf_rdy_i",[[56,3],[56,51]],[[56,38],[56,51]],["traffic_generator"],["port","input"]],["app_rd_data_valid_i",[[57,3],[57,57]],[[57,38],[57,57]],["traffic_generator"],["port","input"]],["app_rd_data_i",[[58,3],[58,51]],[[58,38],[58,51]],["traffic_generator"],["port","input"]],["app_rd_data_end_i",[[59,3],[59,55]],[[59,38],[59,55]],["traffic_generator"],["port","input"]],["app_ref_req_o",[[61,3],[61,51]],[[61,38],[61,51]],["traffic_generator"],["port","output"]],["app_ref_ack_i",[[62,3],[62,51]],[[62,38],[62,51]],["traffic_generator"],["port","input"]],["app_zq_req_o",[[63,3],[63,50]],[[63,38],[63,50]],["traffic_generator"],["port","output"]],["app_zq_ack_i",[[64,3],[64,50]],[[64,38],[64,50]],["traffic_generator"],["port","input"]],["app_sr_req_o",[[65,3],[65,50]],[[65,38],[65,50]],["traffic_generator"],["port","output"]],["app_sr_active_i",[[66,3],[66,53]],[[66,38],[66,53]],["traffic_generator"],["port","input"]],["dfi_init_calib_complete_i",[[68,3],[68,63]],[[68,38],[68,63]],["traffic_generator"],["port","input"]],["stall_trace_reading_i",[[69,3],[69,38]],[[69,17],[69,38]],["traffic_generator"],["port","input"]],["ui_clk_o",[[71,3],[71,46]],[[71,38],[71,46]],["traffic_generator"],["port","output"]],["ui_clk_sync_rst_i",[[73,3],[73,55]],[[73,38],[73,55]],["traffic_generator"],["port","input"]],["dfi_clk_o",[[74,3],[74,47]],[[74,38],[74,47]],["traffic_generator"],["port","output"]],["irritate_clock_i",[[75,3],[75,33]],[[75,17],[75,33]],["traffic_generator"],["port","input"]],["dfi_refresh_in_progress_i",[[76,3],[76,42]],[[76,17],[76,42]],["traffic_generator"],["port","input"]],["clock_monitor_clk_i",[[77,3],[77,36]],[[77,17],[77,36]],["traffic_generator"],["port","input"]],["frequency_mismatch_o",[[78,3],[78,38]],[[78,18],[78,38]],["traffic_generator"],["port","output"]],["clock_correction_done_o",[[79,3],[79,41]],[[79,18],[79,41]],["traffic_generator"],["port","output"]],["tag_num_clients_gp",[[83,2],[83,55]],[[83,13],[83,31]],["traffic_generator"],["localparam"]],["tag_max_payload_width_gp",[[85,2],[85,42]],[[85,13],[85,37]],["traffic_generator"],["localparam"]],["tag_lg_max_payload_width_gp",[[86,2],[86,89]],[[86,13],[86,40]],["traffic_generator"],["localparam"]],["ui_clk",[[88,2],[88,14]],[[88,8],[88,14]],["traffic_generator"],["variable","logic"]],["refresh_in_progress_tag_clk_synced",[[90,2],[90,42]],[[90,8],[90,42]],["traffic_generator"],["variable","logic"]],["ui_clk_gen",[[93,2],[93,81]],[[93,58],[93,68]],["traffic_generator"],["instance","bsg_nonsynth_clock_gen"]],["dfi_clk",[[95,2],[95,15]],[[95,8],[95,15]],["traffic_generator"],["variable","logic"]],["dfi_clk_gen",[[98,2],[98,84]],[[98,59],[98,70]],["traffic_generator"],["instance","bsg_nonsynth_clock_gen"]],["fpga_link_clk",[[100,2],[100,21]],[[100,8],[100,21]],["traffic_generator"],["variable","logic"]],["fpga_link_clk_gen",[[101,2],[101,97]],[[101,60],[101,77]],["traffic_generator"],["instance","bsg_nonsynth_clock_gen"]],["fpga_link_io_clk_li",[[103,2],[103,27]],[[103,8],[103,27]],["traffic_generator"],["variable","logic"]],["fpga_link_io_clk_gen",[[104,2],[104,109]],[[104,63],[104,83]],["traffic_generator"],["instance","bsg_nonsynth_clock_gen"]],["asic_link_io_clk",[[106,2],[106,24]],[[106,8],[106,24]],["traffic_generator"],["variable","logic"]],["asic_link_io_clk_gen",[[107,2],[107,106]],[[107,63],[107,83]],["traffic_generator"],["instance","bsg_nonsynth_clock_gen"]],["tag_clk",[[109,2],[109,15]],[[109,8],[109,15]],["traffic_generator"],["variable","logic"]],["tag_clk_gen",[[110,2],[110,84]],[[110,59],[110,70]],["traffic_generator"],["instance","bsg_nonsynth_clock_gen"]],["tag_trace_rom_addr_width_lp",[[116,2],[116,46]],[[116,13],[116,40]],["traffic_generator"],["localparam"]],["tag_trace_rom_data_width_lp",[[117,2],[117,46]],[[117,13],[117,40]],["traffic_generator"],["localparam"]],["rom_addr_li",[[119,2],[119,53]],[[119,42],[119,53]],["traffic_generator"],["variable","logic"]],["rom_data_lo",[[120,2],[120,53]],[[120,42],[120,53]],["traffic_generator"],["variable","logic"]],["tag_trace_en_r_lo",[[122,2],[122,25]],[[122,8],[122,25]],["traffic_generator"],["variable","logic"]],["tag_trace_done_lo",[[123,2],[123,25]],[[123,8],[123,25]],["traffic_generator"],["variable","logic"]],["en_trace_reading_li",[[125,2],[125,27]],[[125,8],[125,27]],["traffic_generator"],["variable","logic"]],["en_trace_reading_fpga_clk_synced_li",[[126,2],[126,43]],[[126,8],[126,43]],["traffic_generator"],["variable","logic"]],["tag_trace_rom",[[129,2],[135,7]],[[132,4],[132,17]],["traffic_generator"],["instance","bsg_tag_boot_rom"]],["tag_reset",[[137,2],[137,17]],[[137,8],[137,17]],["traffic_generator"],["variable","logic"]],["tag_reset_gen",[[138,2],[142,7]],[[139,4],[139,17]],["traffic_generator"],["instance","bsg_nonsynth_reset_gen"]],["en_trace_fpga_clk_sync_inst",[[147,2],[150,61]],[[147,31],[147,58]],["traffic_generator"],["instance","bsg_sync_sync"]],["refresh_in_progress_tag_clk_inst",[[152,2],[155,59]],[[152,31],[152,63]],["traffic_generator"],["instance","bsg_sync_sync"]],["tag_trace_valid_lo",[[157,2],[157,25]],[[157,7],[157,25]],["traffic_generator"],["variable","wire"]],["tag_trace_replay",[[160,2],[184,7]],[[166,4],[166,20]],["traffic_generator"],["variable","bsg_tag_trace_replay"]],["tag_master_data_li",[[193,2],[193,26]],[[193,8],[193,26]],["traffic_generator"],["variable","logic"]],["clock_update_tag_index",[[194,2],[194,36]],[[194,14],[194,36]],["traffic_generator"],["variable","logic"]],["wrong_clock_tag_index",[[194,2],[194,59]],[[194,38],[194,59]],["traffic_generator"],["variable","clock_update_tag_index"]],["stall_transmission_tag_index",[[195,2],[195,42]],[[195,14],[195,42]],["traffic_generator"],["variable","logic"]],["re_enable_transmission_tag_index",[[195,2],[195,76]],[[195,44],[195,76]],["traffic_generator"],["variable","stall_transmission_tag_index"]],["update_clock_freq",[[197,2],[197,25]],[[197,8],[197,25]],["traffic_generator"],["variable","logic"]],["stall_dmc_tag_reg",[[200,2],[200,32]],[[200,15],[200,32]],["traffic_generator"],["variable","logic"]],["no_stall_dmc_tag_reg",[[201,2],[201,35]],[[201,15],[201,35]],["traffic_generator"],["variable","logic"]],["clock_period_tag_reg",[[203,2],[203,35]],[[203,15],[203,35]],["traffic_generator"],["variable","logic"]],["clock_period_change_set_tag_reg",[[204,2],[204,46]],[[204,15],[204,46]],["traffic_generator"],["variable","logic"]],["clock_period_change_reset_tag_reg",[[205,2],[205,48]],[[205,15],[205,48]],["traffic_generator"],["variable","logic"]],["tag_data_clock_period_and_trigger",[[206,2],[206,48]],[[206,15],[206,48]],["traffic_generator"],["variable","logic"]],["wrong_clock_period_tag_reg",[[208,2],[208,41]],[[208,15],[208,41]],["traffic_generator"],["variable","logic"]],["tag_data_wrong_clk_period_and_trigger",[[209,2],[209,52]],[[209,15],[209,52]],["traffic_generator"],["variable","logic"]],["clock_correction_done",[[211,2],[211,29]],[[211,8],[211,29]],["traffic_generator"],["variable","logic"]],["ddr_clock_mon",[[269,2],[279,2]],[[274,1],[274,14]],["traffic_generator"],["instance","bsg_nonsynth_dmc_clock_monitor"]],["btm",[[282,2],[290,7]],[[285,4],[285,7]],["traffic_generator"],["instance","bsg_tag_master"]],["app_addr",[[292,2],[292,43]],[[292,35],[292,43]],["traffic_generator"],["variable","logic"]],["app_cmd",[[293,2],[293,42]],[[293,35],[293,42]],["traffic_generator"],["variable","app_cmd_e"]],["app_en",[[294,2],[294,41]],[[294,35],[294,41]],["traffic_generator"],["variable","logic"]],["app_rdy",[[295,2],[295,42]],[[295,35],[295,42]],["traffic_generator"],["variable","wire"]],["app_wdf_wren",[[296,2],[296,47]],[[296,35],[296,47]],["traffic_generator"],["variable","logic"]],["app_wdf_data",[[297,2],[297,47]],[[297,35],[297,47]],["traffic_generator"],["variable","logic"]],["app_wdf_mask",[[298,2],[298,47]],[[298,35],[298,47]],["traffic_generator"],["variable","logic"]],["app_wdf_end",[[299,2],[299,46]],[[299,35],[299,46]],["traffic_generator"],["variable","logic"]],["app_wdf_rdy",[[300,2],[300,46]],[[300,35],[300,46]],["traffic_generator"],["variable","wire"]],["app_rd_data_valid",[[302,2],[302,52]],[[302,35],[302,52]],["traffic_generator"],["variable","wire"]],["app_rd_data",[[303,2],[303,46]],[[303,35],[303,46]],["traffic_generator"],["variable","wire"]],["app_rd_data_end",[[304,2],[304,50]],[[304,35],[304,50]],["traffic_generator"],["variable","wire"]],["wdata_array",[[306,2],[306,51]],[[306,31],[306,42]],["traffic_generator"],["variable","logic"]],["waddr_queue",[[307,2],[307,37]],[[307,26],[307,37]],["traffic_generator"],["variable","logic"]],["raddr_queue",[[307,2],[307,53]],[[307,39],[307,50]],["traffic_generator"],["variable","waddr_queue"]],["waddr",[[308,2],[308,31]],[[308,26],[308,31]],["traffic_generator"],["variable","logic"]],["raddr",[[308,2],[308,38]],[[308,33],[308,38]],["traffic_generator"],["variable","waddr"]],["wdata",[[309,2],[309,36]],[[309,31],[309,36]],["traffic_generator"],["variable","logic"]],["rdata",[[309,2],[309,43]],[[309,38],[309,43]],["traffic_generator"],["variable","wdata"]],["sipo_valid_lo",[[311,2],[311,45]],[[311,32],[311,45]],["traffic_generator"],["variable","wire"]],["sipo_data_lo",[[312,2],[312,65]],[[312,53],[312,65]],["traffic_generator"],["variable","wire"]],["sipo_yumi_cnt_li",[[313,2],[313,54]],[[313,38],[313,54]],["traffic_generator"],["variable","wire"]],["sipo_data",[[314,2],[314,41]],[[314,32],[314,41]],["traffic_generator"],["variable","wire"]],["rx_addr",[[316,2],[316,33]],[[316,26],[316,33]],["traffic_generator"],["variable","logic"]],["tx_data",[[317,2],[317,40]],[[317,33],[317,40]],["traffic_generator"],["variable","logic"]],["rx_data",[[317,2],[317,49]],[[317,42],[317,49]],["traffic_generator"],["variable","tx_data"]],["i",[[319,2],[319,10]],[[319,9],[319,10]],["traffic_generator"],["variable","genvar"]],["read_transactions",[[320,2],[320,23]],[[320,6],[320,23]],["traffic_generator"],["variable","int"]],["j",[[321,2],[321,7]],[[321,6],[321,7]],["traffic_generator"],["variable","int"]],["k",[[321,2],[321,9]],[[321,8],[321,9]],["traffic_generator"],["variable","j"]],["fpga_link_upstream_edge_clk_lo",[[415,1],[415,37]],[[415,7],[415,37]],["traffic_generator"],["variable","logic"]],["fpga_link_upstream_edge_data_lo",[[416,1],[416,63]],[[416,32],[416,63]],["traffic_generator"],["variable","logic"]],["fpga_link_upstream_edge_valid_lo",[[417,1],[417,39]],[[417,7],[417,39]],["traffic_generator"],["variable","logic"]],["fpga_link_reset_li",[[419,1],[419,25]],[[419,7],[419,25]],["traffic_generator"],["variable","logic"]],["asic_link_reset_li",[[419,1],[419,45]],[[419,27],[419,45]],["traffic_generator"],["variable","fpga_link_reset_li"]],["fpga_link_upstream_io_reset_li",[[420,3],[420,39]],[[420,9],[420,39]],["traffic_generator"],["variable","logic"]],["asic_link_downstream_io_reset",[[420,3],[420,70]],[[420,41],[420,70]],["traffic_generator"],["variable","fpga_link_upstream_io_reset_li"]],["fpga_link_downstream_io_reset_li",[[421,1],[421,39]],[[421,7],[421,39]],["traffic_generator"],["variable","logic"]],["asic_link_upstream_io_reset",[[421,1],[421,68]],[[421,41],[421,68]],["traffic_generator"],["variable","fpga_link_downstream_io_reset_li"]],["fpga_link_token_reset_li",[[423,1],[423,31]],[[423,7],[423,31]],["traffic_generator"],["variable","logic"]],["asic_link_token_reset_li",[[423,1],[423,57]],[[423,33],[423,57]],["traffic_generator"],["variable","fpga_link_token_reset_li"]],["asic_link_downstream_edge_data",[[426,3],[426,64]],[[426,34],[426,64]],["traffic_generator"],["variable","logic"]],["asic_link_downstream_edge_valid",[[427,3],[427,40]],[[427,9],[427,40]],["traffic_generator"],["variable","logic"]],["asic_link_downstream_edge_token_li",[[428,3],[428,43]],[[428,9],[428,43]],["traffic_generator"],["variable","logic"]],["asic_link_downstream_edge_clk",[[429,3],[429,38]],[[429,9],[429,38]],["traffic_generator"],["variable","logic"]],["asic_link_downstream_core_ready_li",[[430,3],[430,43]],[[430,9],[430,43]],["traffic_generator"],["variable","logic"]],["asic_link_upstream_core_ready_lo",[[431,1],[431,39]],[[431,7],[431,39]],["traffic_generator"],["variable","logic"]],["asic_link_downstream_core_data_lo",[[434,3],[434,65]],[[434,32],[434,65]],["traffic_generator"],["variable","logic"]],["asic_link_downstream_core_valid_lo",[[435,3],[435,43]],[[435,9],[435,43]],["traffic_generator"],["variable","logic"]],["asic_link_downstream_core_yumi_lo",[[436,3],[436,42]],[[436,9],[436,42]],["traffic_generator"],["variable","logic"]],["asic_link_upstream_core_data_li",[[438,1],[438,61]],[[438,30],[438,61]],["traffic_generator"],["variable","logic"]],["asic_link_upstream_core_valid_li",[[439,3],[439,41]],[[439,9],[439,41]],["traffic_generator"],["variable","logic"]],["asic_link_upstream_core_yumi_lo",[[440,3],[440,40]],[[440,9],[440,40]],["traffic_generator"],["variable","logic"]],["asic_link_upstream_edge_data_li",[[442,1],[442,65]],[[442,34],[442,65]],["traffic_generator"],["variable","logic"]],["asic_link_upstream_edge_clk_li",[[443,1],[443,37]],[[443,7],[443,37]],["traffic_generator"],["variable","logic"]],["asic_link_upstream_edge_valid_li",[[444,1],[444,39]],[[444,7],[444,39]],["traffic_generator"],["variable","logic"]],["fpga_link_downstream_edge_token_li",[[445,1],[445,41]],[[445,7],[445,41]],["traffic_generator"],["variable","logic"]],["dmc_adapter_input_data_lo",[[448,3],[448,59]],[[448,34],[448,59]],["traffic_generator"],["variable","logic"]],["dmc_adapter_input_valid_lo",[[449,3],[449,35]],[[449,9],[449,35]],["traffic_generator"],["variable","logic"]],["dmc_adapter_yumi_lo",[[450,3],[450,28]],[[450,9],[450,28]],["traffic_generator"],["variable","logic"]],["dmc_input_fifo_ready_lo",[[451,3],[451,32]],[[451,9],[451,32]],["traffic_generator"],["variable","logic"]],["dmc_adapter_ready_lo",[[453,3],[453,29]],[[453,9],[453,29]],["traffic_generator"],["variable","logic"]],["trace_reading_done_lo",[[455,4],[455,31]],[[455,10],[455,31]],["traffic_generator"],["variable","logic"]],["dmc_tester",[[457,1],[480,5]],[[461,6],[461,16]],["traffic_generator"],["instance","bsg_dmc_tester"]],["asic_link_downstream",[[485,3],[502,9]],[[489,10],[489,30]],["traffic_generator"],["instance","bsg_link_ddr_downstream"]],["read_data_to_consumer_valid_lo",[[504,4],[504,40]],[[504,10],[504,40]],["traffic_generator"],["variable","logic"]],["read_data_to_consumer_ready_li",[[505,4],[505,40]],[[505,10],[505,40]],["traffic_generator"],["variable","logic"]],["read_data_to_consumer_lo",[[506,1],[506,54]],[[506,30],[506,54]],["traffic_generator"],["variable","logic"]],["rdata_from_adapter_lo",[[507,4],[507,53]],[[507,32],[507,53]],["traffic_generator"],["variable","logic"]],["dmc_output_fifo",[[511,3],[524,9]],[[513,10],[513,25]],["traffic_generator"],["instance","bsg_two_fifo"]],["asic_link_upstream",[[526,1],[545,8]],[[530,9],[530,27]],["traffic_generator"],["instance","bsg_link_ddr_upstream"]],["dmc_input_fifo",[[551,3],[565,9]],[[554,10],[554,24]],["traffic_generator"],["instance","bsg_fifo_1r1w_small"]],["trace_to_dmc_ui",[[569,3],[602,10]],[[576,10],[576,25]],["traffic_generator"],["instance","bsg_dmc_xilinx_ui_trace_replay"]],["rstdly_lp",[[604,4],[604,106]],[[604,15],[604,24]],["traffic_generator"],["localparam"]]],[["bsg_tag_pkg",["*"]],["bsg_dmc_pkg",["*"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["UI_CLK_PERIOD",[[4,2],[5,0]],[[4,10],[4,23]],["source.systemverilog"],["macro"]],["DFI_CLK_PERIOD",[[8,2],[9,0]],[[8,10],[8,24]],["source.systemverilog"],["macro"]],["TAG_CLK_PERIOD",[[12,2],[13,0]],[[12,10],[12,24]],["source.systemverilog"],["macro"]],["LINK_IO_CLK_PERIOD",[[16,2],[17,0]],[[16,10],[16,28]],["source.systemverilog"],["macro"]],["FPGA_CLK_PERIOD",[[20,2],[21,0]],[[20,10],[20,25]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_fpu/add_sub_32/testbench.sv",[[[[[["testbench",[[6,0],[6,19]],[[6,7],[6,16]],[],["module"]],[129,9]],[[["width_p",[[8,0],[8,24]],[[8,11],[8,18]],["testbench"],["localparam"]],["ring_width_p",[[9,0],[9,40]],[[9,11],[9,23]],["testbench"],["localparam"]],["rom_addr_width_p",[[10,0],[10,33]],[[10,11],[10,27]],["testbench"],["localparam"]],["clk",[[12,0],[12,9]],[[12,6],[12,9]],["testbench"],["variable","logic"]],["reset",[[13,0],[13,11]],[[13,6],[13,11]],["testbench"],["variable","logic"]],["clock_gen",[[15,0],[19,1]],[[17,2],[17,11]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[21,0],[27,1]],[[24,2],[24,11]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["v_li",[[29,0],[29,10]],[[29,6],[29,10]],["testbench"],["variable","logic"]],["a_li",[[30,0],[30,24]],[[30,20],[30,24]],["testbench"],["variable","logic"]],["b_li",[[31,0],[31,24]],[[31,20],[31,24]],["testbench"],["variable","logic"]],["sub_li",[[32,0],[32,12]],[[32,6],[32,12]],["testbench"],["variable","logic"]],["ready_lo",[[33,0],[33,14]],[[33,6],[33,14]],["testbench"],["variable","logic"]],["v_lo",[[35,0],[35,10]],[[35,6],[35,10]],["testbench"],["variable","logic"]],["yumi_li",[[36,0],[36,13]],[[36,6],[36,13]],["testbench"],["variable","logic"]],["z_lo",[[37,0],[37,24]],[[37,20],[37,24]],["testbench"],["variable","logic"]],["unimplemented",[[39,0],[39,19]],[[39,6],[39,19]],["testbench"],["variable","logic"]],["invalid",[[40,0],[40,13]],[[40,6],[40,13]],["testbench"],["variable","logic"]],["overflow",[[41,0],[41,14]],[[41,6],[41,14]],["testbench"],["variable","logic"]],["underflow",[[42,0],[42,15]],[[42,6],[42,15]],["testbench"],["variable","logic"]],["dut",[[44,0],[66,1]],[[47,2],[47,5]],["testbench"],["instance","bsg_fpu_add_sub"]],["tr_data_li",[[68,0],[68,35]],[[68,25],[68,35]],["testbench"],["variable","logic"]],["tr_ready_lo",[[69,0],[69,17]],[[69,6],[69,17]],["testbench"],["variable","logic"]],["tr_v_lo",[[71,0],[71,13]],[[71,6],[71,13]],["testbench"],["variable","logic"]],["tr_data_lo",[[72,0],[72,35]],[[72,25],[72,35]],["testbench"],["variable","logic"]],["tr_yumi_li",[[73,0],[73,16]],[[73,6],[73,16]],["testbench"],["variable","logic"]],["rom_addr",[[75,0],[75,37]],[[75,29],[75,37]],["testbench"],["variable","logic"]],["rom_data",[[76,0],[76,35]],[[76,27],[76,35]],["testbench"],["variable","logic"]],["done_lo",[[78,0],[78,13]],[[78,6],[78,13]],["testbench"],["variable","logic"]],["tr",[[80,0],[101,1]],[[83,2],[83,4]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom",[[103,0],[109,1]],[[106,2],[106,5]],["testbench"],["instance","bsg_fpu_trace_rom"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_fpu/bsg_fpu_sticky/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[65,9]],[[["period",[[2,2],[2,23]],[[2,12],[2,18]],["testbench"],["parameter"]],["input0",[[4,2],[4,21]],[[4,15],[4,21]],["testbench"],["variable","logic"]],["shamt0",[[5,2],[5,35]],[[5,29],[5,35]],["testbench"],["variable","logic"]],["sticky0",[[6,2],[6,15]],[[6,8],[6,15]],["testbench"],["variable","logic"]],["fpu_sticky0",[[8,2],[12,3]],[[8,33],[8,44]],["testbench"],["instance","bsg_fpu_sticky"]],["input1",[[14,2],[14,21]],[[14,15],[14,21]],["testbench"],["variable","logic"]],["shamt1",[[15,2],[15,35]],[[15,29],[15,35]],["testbench"],["variable","logic"]],["sticky1",[[16,2],[16,15]],[[16,8],[16,15]],["testbench"],["variable","logic"]],["fpu_sticky1",[[18,2],[22,3]],[[18,33],[18,44]],["testbench"],["instance","bsg_fpu_sticky"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_fpu/cmp_32/testbench.sv",[[[[[["testbench",[[6,0],[6,19]],[[6,7],[6,16]],[],["module"]],[147,9]],[[["width_p",[[8,0],[8,24]],[[8,11],[8,18]],["testbench"],["localparam"]],["ring_width_p",[[9,0],[9,40]],[[9,11],[9,23]],["testbench"],["localparam"]],["rom_addr_width_p",[[10,0],[10,33]],[[10,11],[10,27]],["testbench"],["localparam"]],["clk",[[12,0],[12,9]],[[12,6],[12,9]],["testbench"],["variable","logic"]],["reset",[[13,0],[13,11]],[[13,6],[13,11]],["testbench"],["variable","logic"]],["clock_gen",[[15,0],[19,1]],[[17,2],[17,11]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[21,0],[27,1]],[[24,2],[24,11]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["v_r",[[29,0],[29,9]],[[29,6],[29,9]],["testbench"],["variable","logic"]],["a_r",[[30,0],[30,23]],[[30,20],[30,23]],["testbench"],["variable","logic"]],["b_r",[[31,0],[31,23]],[[31,20],[31,23]],["testbench"],["variable","logic"]],["eq_lo",[[33,0],[33,11]],[[33,6],[33,11]],["testbench"],["variable","logic"]],["lt_lo",[[34,0],[34,11]],[[34,6],[34,11]],["testbench"],["variable","logic"]],["le_lo",[[35,0],[35,11]],[[35,6],[35,11]],["testbench"],["variable","logic"]],["min_lo",[[36,0],[36,26]],[[36,20],[36,26]],["testbench"],["variable","logic"]],["max_lo",[[37,0],[37,26]],[[37,20],[37,26]],["testbench"],["variable","logic"]],["dut",[[40,0],[56,1]],[[43,2],[43,5]],["testbench"],["instance","bsg_fpu_cmp"]],["tr_data_li",[[58,0],[58,35]],[[58,25],[58,35]],["testbench"],["variable","logic"]],["tr_ready_and_lo",[[59,0],[59,21]],[[59,6],[59,21]],["testbench"],["variable","logic"]],["tr_v_lo",[[61,0],[61,13]],[[61,6],[61,13]],["testbench"],["variable","logic"]],["tr_data_lo",[[62,0],[62,35]],[[62,25],[62,35]],["testbench"],["variable","logic"]],["tr_yumi_li",[[63,0],[63,16]],[[63,6],[63,16]],["testbench"],["variable","logic"]],["rom_addr",[[65,0],[65,37]],[[65,29],[65,37]],["testbench"],["variable","logic"]],["rom_data",[[66,0],[66,35]],[[66,27],[66,35]],["testbench"],["variable","logic"]],["done_lo",[[68,0],[68,13]],[[68,6],[68,13]],["testbench"],["variable","logic"]],["tr",[[70,0],[91,1]],[[73,2],[73,4]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom",[[93,0],[99,1]],[[96,2],[96,5]],["testbench"],["instance","bsg_fpu_trace_rom"]],["a_n",[[109,0],[109,23]],[[109,20],[109,23]],["testbench"],["variable","logic"]],["b_n",[[109,0],[109,28]],[[109,25],[109,28]],["testbench"],["variable","a_n"]],["v_n",[[110,0],[110,9]],[[110,6],[110,9]],["testbench"],["variable","logic"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_fpu/f2i_32/testbench.sv",[[[[[["testbench",[[6,0],[6,19]],[[6,7],[6,16]],[],["module"]],[139,9]],[[["width_p",[[8,0],[8,24]],[[8,11],[8,18]],["testbench"],["localparam"]],["ring_width_p",[[9,0],[9,38]],[[9,11],[9,23]],["testbench"],["localparam"]],["rom_addr_width_p",[[10,0],[10,33]],[[10,11],[10,27]],["testbench"],["localparam"]],["clk",[[12,0],[12,9]],[[12,6],[12,9]],["testbench"],["variable","logic"]],["reset",[[13,0],[13,11]],[[13,6],[13,11]],["testbench"],["variable","logic"]],["clock_gen",[[15,0],[19,1]],[[17,2],[17,11]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[21,0],[27,1]],[[24,2],[24,11]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["a_r",[[29,0],[29,23]],[[29,20],[29,23]],["testbench"],["variable","logic"]],["signed_r",[[30,0],[30,14]],[[30,6],[30,14]],["testbench"],["variable","logic"]],["v_r",[[31,0],[31,9]],[[31,6],[31,9]],["testbench"],["variable","logic"]],["z_lo",[[33,0],[33,24]],[[33,20],[33,24]],["testbench"],["variable","logic"]],["invalid_lo",[[34,0],[34,16]],[[34,6],[34,16]],["testbench"],["variable","logic"]],["dut",[[37,0],[46,1]],[[40,2],[40,5]],["testbench"],["instance","bsg_fpu_f2i"]],["tr_data_li",[[48,0],[48,35]],[[48,25],[48,35]],["testbench"],["variable","logic"]],["tr_ready_and_lo",[[49,0],[49,21]],[[49,6],[49,21]],["testbench"],["variable","logic"]],["tr_v_lo",[[51,0],[51,13]],[[51,6],[51,13]],["testbench"],["variable","logic"]],["tr_data_lo",[[52,0],[52,35]],[[52,25],[52,35]],["testbench"],["variable","logic"]],["tr_yumi_li",[[53,0],[53,16]],[[53,6],[53,16]],["testbench"],["variable","logic"]],["rom_addr",[[55,0],[55,37]],[[55,29],[55,37]],["testbench"],["variable","logic"]],["rom_data",[[56,0],[56,35]],[[56,27],[56,35]],["testbench"],["variable","logic"]],["done_lo",[[58,0],[58,13]],[[58,6],[58,13]],["testbench"],["variable","logic"]],["tr",[[60,0],[81,1]],[[63,2],[63,4]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom",[[85,0],[91,1]],[[88,2],[88,5]],["testbench"],["instance","bsg_fpu_trace_rom"]],["a_n",[[98,0],[98,23]],[[98,20],[98,23]],["testbench"],["variable","logic"]],["signed_n",[[99,0],[99,14]],[[99,6],[99,14]],["testbench"],["variable","logic"]],["v_n",[[100,0],[100,9]],[[100,6],[100,9]],["testbench"],["variable","logic"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_fpu/i2f_32/testbench.sv",[[[[[["testbench",[[6,0],[6,19]],[[6,7],[6,16]],[],["module"]],[118,9]],[[["width_p",[[8,0],[8,24]],[[8,11],[8,18]],["testbench"],["localparam"]],["ring_width_p",[[9,0],[9,38]],[[9,11],[9,23]],["testbench"],["localparam"]],["rom_addr_width_p",[[10,0],[10,33]],[[10,11],[10,27]],["testbench"],["localparam"]],["clk",[[12,0],[12,9]],[[12,6],[12,9]],["testbench"],["variable","logic"]],["reset",[[13,0],[13,11]],[[13,6],[13,11]],["testbench"],["variable","logic"]],["clock_gen",[[15,0],[19,1]],[[17,2],[17,11]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[21,0],[27,1]],[[24,2],[24,11]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["v_li",[[29,0],[29,10]],[[29,6],[29,10]],["testbench"],["variable","logic"]],["a_li",[[30,0],[30,24]],[[30,20],[30,24]],["testbench"],["variable","logic"]],["signed_li",[[31,0],[31,15]],[[31,6],[31,15]],["testbench"],["variable","logic"]],["ready_and_lo",[[32,0],[32,18]],[[32,6],[32,18]],["testbench"],["variable","logic"]],["v_lo",[[34,0],[34,10]],[[34,6],[34,10]],["testbench"],["variable","logic"]],["z_lo",[[35,0],[35,24]],[[35,20],[35,24]],["testbench"],["variable","logic"]],["yumi_li",[[36,0],[36,13]],[[36,6],[36,13]],["testbench"],["variable","logic"]],["dut",[[38,0],[54,1]],[[41,2],[41,5]],["testbench"],["instance","bsg_fpu_i2f"]],["tr_v_li",[[56,0],[56,13]],[[56,6],[56,13]],["testbench"],["variable","logic"]],["tr_data_li",[[57,0],[57,35]],[[57,25],[57,35]],["testbench"],["variable","logic"]],["tr_ready_and_lo",[[58,0],[58,21]],[[58,6],[58,21]],["testbench"],["variable","logic"]],["tr_v_lo",[[60,0],[60,13]],[[60,6],[60,13]],["testbench"],["variable","logic"]],["tr_data_lo",[[61,0],[61,35]],[[61,25],[61,35]],["testbench"],["variable","logic"]],["tr_yumi_li",[[62,0],[62,16]],[[62,6],[62,16]],["testbench"],["variable","logic"]],["rom_addr",[[64,0],[64,37]],[[64,29],[64,37]],["testbench"],["variable","logic"]],["rom_data",[[65,0],[65,35]],[[65,27],[65,35]],["testbench"],["variable","logic"]],["done_lo",[[67,0],[67,13]],[[67,6],[67,13]],["testbench"],["variable","logic"]],["tr",[[69,0],[90,1]],[[72,2],[72,4]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom",[[94,0],[100,1]],[[97,2],[97,5]],["testbench"],["instance","bsg_fpu_trace_rom"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_fpu/mul_32/testbench.sv",[[[[[["testbench",[[8,0],[8,19]],[[8,7],[8,16]],[],["module"]],[128,9]],[[["width_p",[[10,0],[10,24]],[[10,11],[10,18]],["testbench"],["localparam"]],["ring_width_p",[[11,0],[11,36]],[[11,11],[11,23]],["testbench"],["localparam"]],["rom_addr_width_p",[[12,0],[12,33]],[[12,11],[12,27]],["testbench"],["localparam"]],["clk",[[14,0],[14,9]],[[14,6],[14,9]],["testbench"],["variable","logic"]],["reset",[[15,0],[15,11]],[[15,6],[15,11]],["testbench"],["variable","logic"]],["clock_gen",[[17,0],[21,1]],[[19,2],[19,11]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[23,0],[29,1]],[[26,2],[26,11]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["v_li",[[31,0],[31,10]],[[31,6],[31,10]],["testbench"],["variable","logic"]],["a_li",[[32,0],[32,24]],[[32,20],[32,24]],["testbench"],["variable","logic"]],["b_li",[[33,0],[33,24]],[[33,20],[33,24]],["testbench"],["variable","logic"]],["ready_and_lo",[[34,0],[34,18]],[[34,6],[34,18]],["testbench"],["variable","logic"]],["v_lo",[[36,0],[36,10]],[[36,6],[36,10]],["testbench"],["variable","logic"]],["yumi_li",[[37,0],[37,13]],[[37,6],[37,13]],["testbench"],["variable","logic"]],["z_lo",[[38,0],[38,24]],[[38,20],[38,24]],["testbench"],["variable","logic"]],["unimplemented",[[40,0],[40,19]],[[40,6],[40,19]],["testbench"],["variable","logic"]],["invalid",[[41,0],[41,13]],[[41,6],[41,13]],["testbench"],["variable","logic"]],["overflow",[[42,0],[42,14]],[[42,6],[42,14]],["testbench"],["variable","logic"]],["underflow",[[43,0],[43,15]],[[43,6],[43,15]],["testbench"],["variable","logic"]],["dut",[[45,0],[65,1]],[[48,2],[48,5]],["testbench"],["instance","bsg_fpu_mul"]],["tr_data_li",[[67,0],[67,35]],[[67,25],[67,35]],["testbench"],["variable","logic"]],["tr_ready_and_lo",[[68,0],[68,21]],[[68,6],[68,21]],["testbench"],["variable","logic"]],["tr_v_lo",[[70,0],[70,13]],[[70,6],[70,13]],["testbench"],["variable","logic"]],["tr_data_lo",[[71,0],[71,35]],[[71,25],[71,35]],["testbench"],["variable","logic"]],["tr_yumi_li",[[72,0],[72,16]],[[72,6],[72,16]],["testbench"],["variable","logic"]],["rom_addr",[[74,0],[74,37]],[[74,29],[74,37]],["testbench"],["variable","logic"]],["rom_data",[[75,0],[75,35]],[[75,27],[75,35]],["testbench"],["variable","logic"]],["done_lo",[[77,0],[77,13]],[[77,6],[77,13]],["testbench"],["variable","logic"]],["tr",[[79,0],[100,1]],[[82,2],[82,4]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom",[[102,0],[108,1]],[[105,2],[105,5]],["testbench"],["instance","bsg_fpu_trace_rom"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_link/bsg_link_ddr_downstream_encode.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_link/bsg_link_ddr_test_node.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_link/bsg_link_ddr_tester.sv",[[[[[["bsg_link_ddr_tester",[[8,0],[20,5]],[[8,7],[8,26]],[],["module"]],[310,0]],[[["width_p",[[10,3],[10,49]],[[10,13],[10,20]],["bsg_link_ddr_tester"],["parameter-port","parameter"]],["channel_width_p",[[11,3],[11,49]],[[11,13],[11,28]],["bsg_link_ddr_tester"],["parameter-port","parameter"]],["num_channels_p",[[12,3],[12,48]],[[12,13],[12,27]],["bsg_link_ddr_tester"],["parameter-port","parameter"]],["lg_fifo_depth_p",[[13,3],[13,48]],[[13,13],[13,28]],["bsg_link_ddr_tester"],["parameter-port","parameter"]],["lg_credit_to_token_decimation_p",[[14,3],[14,48]],[[14,13],[14,44]],["bsg_link_ddr_tester"],["parameter-port","parameter"]],["use_extra_data_bit_p",[[15,3],[15,48]],[[15,13],[15,33]],["bsg_link_ddr_tester"],["parameter-port","parameter"]],["use_encode_p",[[16,3],[16,48]],[[16,13],[16,25]],["bsg_link_ddr_tester"],["parameter-port","parameter"]],["wire_dly_lp",[[17,3],[17,49]],[[17,14],[17,25]],["bsg_link_ddr_tester"],["parameter-port","localparam"]],["upnode_clk",[[22,2],[22,18]],[[22,8],[22,18]],["bsg_link_ddr_tester"],["variable","logic"]],["upnode_reset",[[22,2],[22,32]],[[22,20],[22,32]],["bsg_link_ddr_tester"],["variable","upnode_clk"]],["upnode_en",[[22,2],[22,43]],[[22,34],[22,43]],["bsg_link_ddr_tester"],["variable","upnode_reset"]],["upstream_clk",[[23,2],[23,20]],[[23,8],[23,20]],["bsg_link_ddr_tester"],["variable","logic"]],["upstream_reset",[[23,2],[23,36]],[[23,22],[23,36]],["bsg_link_ddr_tester"],["variable","upstream_clk"]],["uplink_clk",[[24,2],[24,18]],[[24,8],[24,18]],["bsg_link_ddr_tester"],["variable","logic"]],["uplink_reset",[[24,2],[24,32]],[[24,20],[24,32]],["bsg_link_ddr_tester"],["variable","uplink_clk"]],["downlink_reset",[[24,2],[24,48]],[[24,34],[24,48]],["bsg_link_ddr_tester"],["variable","uplink_reset"]],["async_token_reset",[[24,2],[24,67]],[[24,50],[24,67]],["bsg_link_ddr_tester"],["variable","downlink_reset"]],["downstream_clk",[[25,2],[25,22]],[[25,8],[25,22]],["bsg_link_ddr_tester"],["variable","logic"]],["downstream_reset",[[25,2],[25,40]],[[25,24],[25,40]],["bsg_link_ddr_tester"],["variable","downstream_clk"]],["downnode_clk",[[26,2],[26,20]],[[26,8],[26,20]],["bsg_link_ddr_tester"],["variable","logic"]],["downnode_reset",[[26,2],[26,36]],[[26,22],[26,36]],["bsg_link_ddr_tester"],["variable","downnode_clk"]],["downnode_error",[[26,2],[26,52]],[[26,38],[26,52]],["bsg_link_ddr_tester"],["variable","downnode_reset"]],["upnode_sent",[[27,2],[27,26]],[[27,15],[27,26]],["bsg_link_ddr_tester"],["variable","logic"]],["downnode_received",[[27,2],[27,45]],[[27,28],[27,45]],["bsg_link_ddr_tester"],["variable","upnode_sent"]],["upstream_v_li",[[29,2],[29,21]],[[29,8],[29,21]],["bsg_link_ddr_tester"],["variable","logic"]],["upstream_ready_lo",[[29,2],[29,40]],[[29,23],[29,40]],["bsg_link_ddr_tester"],["variable","upstream_v_li"]],["upstream_data_li",[[30,2],[30,38]],[[30,22],[30,38]],["bsg_link_ddr_tester"],["variable","logic"]],["downstream_v_lo",[[32,2],[32,23]],[[32,8],[32,23]],["bsg_link_ddr_tester"],["variable","logic"]],["downstream_ready_li",[[32,2],[32,44]],[[32,25],[32,44]],["bsg_link_ddr_tester"],["variable","downstream_v_lo"]],["downstream_data_lo",[[33,2],[33,40]],[[33,22],[33,40]],["bsg_link_ddr_tester"],["variable","logic"]],["link_clk",[[35,2],[35,37]],[[35,29],[35,37]],["bsg_link_ddr_tester"],["variable","logic"]],["link_v",[[35,2],[35,45]],[[35,39],[35,45]],["bsg_link_ddr_tester"],["variable","link_clk"]],["link_tkn",[[35,2],[35,55]],[[35,47],[35,55]],["bsg_link_ddr_tester"],["variable","link_v"]],["link_data",[[36,2],[36,59]],[[36,50],[36,59]],["bsg_link_ddr_tester"],["variable","logic"]],["upnode",[[38,2],[59,3]],[[42,4],[42,10]],["bsg_link_ddr_tester"],["instance","bsg_link_ddr_test_node"]],["uplink",[[61,2],[84,3]],[[69,4],[69,10]],["bsg_link_ddr_tester"],["instance","bsg_link_ddr_upstream"]],["downlink_reset_sync",[[127,4],[127,55]],[[127,36],[127,55]],["bsg_link_ddr_tester"],["variable","logic"]],["bss",[[147,10],[151,11]],[[147,39],[147,42]],["bsg_link_ddr_tester"],["instance","bsg_sync_sync"]],["downlink",[[100,4],[121,5]],[[108,6],[108,14]],["bsg_link_ddr_tester"],["instance","bsg_link_ddr_downstream"]],["downlink_clk",[[127,4],[127,69]],[[127,57],[127,69]],["bsg_link_ddr_tester"],["variable","downlink_reset_sync"]],["downlink_v",[[128,4],[128,41]],[[128,31],[128,41]],["bsg_link_ddr_tester"],["variable","logic"]],["downlink_tkn",[[128,4],[128,55]],[[128,43],[128,55]],["bsg_link_ddr_tester"],["variable","downlink_v"]],["downlink_data",[[129,4],[129,65]],[[129,52],[129,65]],["bsg_link_ddr_tester"],["variable","logic"]],["clk_dly",[[137,8],[138,48]],[[137,69],[137,76]],["bsg_link_ddr_tester"],["instance","bsg_nonsynth_delay_line"]],["data_dly",[[139,8],[140,93]],[[139,85],[139,93]],["bsg_link_ddr_tester"],["instance","bsg_nonsynth_delay_line"]],["downlink",[[155,4],[175,5]],[[162,6],[162,14]],["bsg_link_ddr_tester"],["instance","bsg_link_ddr_downstream_encode"]],["downnode",[[179,2],[200,3]],[[183,4],[183,12]],["bsg_link_ddr_tester"],["instance","bsg_link_ddr_test_node"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_link/bsg_link_sdr/bsg_link_sdr_test_node.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_link/bsg_link_sdr/bsg_link_sdr_tester.sv",[[[[[["bsg_link_sdr_tester",[[8,0],[15,5]],[[8,7],[8,26]],[],["module"]],[218,9]],[[["width_p",[[10,3],[10,49]],[[10,13],[10,20]],["bsg_link_sdr_tester"],["parameter-port","parameter"]],["lg_fifo_depth_p",[[11,3],[11,48]],[[11,13],[11,28]],["bsg_link_sdr_tester"],["parameter-port","parameter"]],["lg_credit_to_token_decimation_p",[[12,3],[12,48]],[[12,13],[12,44]],["bsg_link_sdr_tester"],["parameter-port","parameter"]],["upnode_clk",[[17,2],[17,18]],[[17,8],[17,18]],["bsg_link_sdr_tester"],["variable","logic"]],["upnode_reset",[[17,2],[17,32]],[[17,20],[17,32]],["bsg_link_sdr_tester"],["variable","upnode_clk"]],["upnode_en",[[17,2],[17,43]],[[17,34],[17,43]],["bsg_link_sdr_tester"],["variable","upnode_reset"]],["uplink_clk",[[18,2],[18,18]],[[18,8],[18,18]],["bsg_link_sdr_tester"],["variable","logic"]],["uplink_reset",[[18,2],[18,32]],[[18,20],[18,32]],["bsg_link_sdr_tester"],["variable","uplink_clk"]],["downlink_reset",[[18,2],[18,48]],[[18,34],[18,48]],["bsg_link_sdr_tester"],["variable","uplink_reset"]],["async_token_reset",[[18,2],[18,67]],[[18,50],[18,67]],["bsg_link_sdr_tester"],["variable","downlink_reset"]],["downstream_clk",[[19,2],[19,22]],[[19,8],[19,22]],["bsg_link_sdr_tester"],["variable","logic"]],["downstream_reset",[[19,2],[19,40]],[[19,24],[19,40]],["bsg_link_sdr_tester"],["variable","downstream_clk"]],["downnode_clk",[[20,2],[20,20]],[[20,8],[20,20]],["bsg_link_sdr_tester"],["variable","logic"]],["downnode_reset",[[20,2],[20,36]],[[20,22],[20,36]],["bsg_link_sdr_tester"],["variable","downnode_clk"]],["downnode_error",[[20,2],[20,52]],[[20,38],[20,52]],["bsg_link_sdr_tester"],["variable","downnode_reset"]],["upnode_sent",[[21,2],[21,26]],[[21,15],[21,26]],["bsg_link_sdr_tester"],["variable","logic"]],["downnode_received",[[21,2],[21,45]],[[21,28],[21,45]],["bsg_link_sdr_tester"],["variable","upnode_sent"]],["uplink_v_li",[[23,2],[23,19]],[[23,8],[23,19]],["bsg_link_sdr_tester"],["variable","logic"]],["uplink_ready_lo",[[23,2],[23,36]],[[23,21],[23,36]],["bsg_link_sdr_tester"],["variable","uplink_v_li"]],["uplink_data_li",[[24,2],[24,36]],[[24,22],[24,36]],["bsg_link_sdr_tester"],["variable","logic"]],["downstream_v_lo",[[26,2],[26,23]],[[26,8],[26,23]],["bsg_link_sdr_tester"],["variable","logic"]],["downstream_ready_li",[[26,2],[26,44]],[[26,25],[26,44]],["bsg_link_sdr_tester"],["variable","downstream_v_lo"]],["downstream_data_lo",[[27,2],[27,40]],[[27,22],[27,40]],["bsg_link_sdr_tester"],["variable","logic"]],["link_clk",[[29,2],[29,16]],[[29,8],[29,16]],["bsg_link_sdr_tester"],["variable","logic"]],["link_v",[[29,2],[29,24]],[[29,18],[29,24]],["bsg_link_sdr_tester"],["variable","link_clk"]],["link_tkn",[[29,2],[29,34]],[[29,26],[29,34]],["bsg_link_sdr_tester"],["variable","link_v"]],["link_data",[[30,2],[30,31]],[[30,22],[30,31]],["bsg_link_sdr_tester"],["variable","logic"]],["upnode",[[32,2],[53,3]],[[36,4],[36,10]],["bsg_link_sdr_tester"],["instance","bsg_link_sdr_test_node"]],["uplink",[[55,2],[72,3]],[[59,4],[59,10]],["bsg_link_sdr_tester"],["instance","bsg_link_sdr_upstream"]],["downlink",[[74,2],[91,3]],[[78,4],[78,12]],["bsg_link_sdr_tester"],["instance","bsg_link_sdr_downstream"]],["downnode",[[93,2],[114,3]],[[97,4],[97,12]],["bsg_link_sdr_tester"],["instance","bsg_link_sdr_test_node"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_cam_1r1w_sync_unmanaged/testbench.sv",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[135,0]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["testbench"],["variable","logic"]],["clock_gen",[[4,2],[8,3]],[[6,4],[6,13]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[10,2],[10,13]],[[10,8],[10,13]],["testbench"],["variable","logic"]],["reset_gen",[[11,2],[18,3]],[[15,4],[15,13]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["els_lp",[[20,2],[20,24]],[[20,13],[20,19]],["testbench"],["localparam"]],["lg_els_lp",[[21,2],[21,49]],[[21,13],[21,22]],["testbench"],["localparam"]],["tag_width_lp",[[22,2],[22,30]],[[22,13],[22,25]],["testbench"],["localparam"]],["data_width_lp",[[23,2],[23,32]],[[23,13],[23,26]],["testbench"],["localparam"]],["w_v_li",[[25,2],[25,27]],[[25,21],[25,27]],["testbench"],["variable","logic"]],["w_set_not_clear_li",[[26,2],[26,26]],[[26,8],[26,26]],["testbench"],["variable","logic"]],["w_tag_li",[[27,2],[27,35]],[[27,27],[27,35]],["testbench"],["variable","logic"]],["w_data_li",[[28,2],[28,37]],[[28,28],[28,37]],["testbench"],["variable","logic"]],["w_empty_lo",[[29,2],[29,31]],[[29,21],[29,31]],["testbench"],["variable","logic"]],["r_v_li",[[31,2],[31,14]],[[31,8],[31,14]],["testbench"],["variable","logic"]],["r_tag_li",[[32,2],[32,35]],[[32,27],[32,35]],["testbench"],["variable","logic"]],["r_data_lo",[[33,2],[33,37]],[[33,28],[33,37]],["testbench"],["variable","logic"]],["r_v_lo",[[34,2],[34,14]],[[34,8],[34,14]],["testbench"],["variable","logic"]],["DUT",[[35,2],[56,6]],[[40,3],[40,6]],["testbench"],["instance","bsg_cam_1r1w_sync_unmanaged"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_cam_1r1w_sync/testbench.sv",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[132,0]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["testbench"],["variable","logic"]],["clock_gen",[[4,2],[8,3]],[[6,4],[6,13]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[10,2],[10,13]],[[10,8],[10,13]],["testbench"],["variable","logic"]],["reset_gen",[[11,2],[18,3]],[[15,4],[15,13]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["els_lp",[[20,2],[20,24]],[[20,13],[20,19]],["testbench"],["localparam"]],["lg_els_lp",[[21,2],[21,49]],[[21,13],[21,22]],["testbench"],["localparam"]],["tag_width_lp",[[22,2],[22,30]],[[22,13],[22,25]],["testbench"],["localparam"]],["data_width_lp",[[23,2],[23,32]],[[23,13],[23,26]],["testbench"],["localparam"]],["w_v_li",[[25,2],[25,14]],[[25,8],[25,14]],["testbench"],["variable","logic"]],["w_nuke_li",[[26,2],[26,17]],[[26,8],[26,17]],["testbench"],["variable","logic"]],["w_tag_li",[[27,2],[27,35]],[[27,27],[27,35]],["testbench"],["variable","logic"]],["w_data_li",[[28,2],[28,37]],[[28,28],[28,37]],["testbench"],["variable","logic"]],["empty_lo",[[29,2],[29,29]],[[29,21],[29,29]],["testbench"],["variable","logic"]],["r_v_li",[[31,2],[31,14]],[[31,8],[31,14]],["testbench"],["variable","logic"]],["r_tag_li",[[32,2],[32,35]],[[32,27],[32,35]],["testbench"],["variable","logic"]],["r_data_lo",[[33,2],[33,37]],[[33,28],[33,37]],["testbench"],["variable","logic"]],["r_v_lo",[[34,2],[34,14]],[[34,8],[34,14]],["testbench"],["variable","logic"]],["DUT",[[35,2],[54,6]],[[40,3],[40,6]],["testbench"],["instance","bsg_cam_1r1w_sync"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1r1w_from_1rw/testbench.sv",[[[[[["testbench",[[7,0],[7,17]],[[7,7],[7,16]],[],["module"]],[164,9]],[[["els_lp",[[9,2],[9,29]],[[9,13],[9,19]],["testbench"],["localparam"]],["width_lp",[[10,2],[10,33]],[[10,13],[10,21]],["testbench"],["localparam"]],["addr_width_lp",[[11,2],[11,53]],[[11,13],[11,26]],["testbench"],["localparam"]],["cycle_time_lp",[[12,2],[12,41]],[[12,13],[12,26]],["testbench"],["localparam"]],["seed_lp",[[13,2],[13,31]],[[13,13],[13,20]],["testbench"],["localparam"]],["clk",[[15,2],[15,11]],[[15,8],[15,11]],["testbench"],["variable","logic"]],["reset",[[15,2],[15,18]],[[15,13],[15,18]],["testbench"],["variable","clk"]],["clock_gen",[[17,2],[21,5]],[[19,3],[19,12]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[23,2],[31,5]],[[28,3],[28,12]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["w_v_li",[[40,2],[40,14]],[[40,8],[40,14]],["testbench"],["variable","logic"]],["r_v_li",[[40,2],[40,22]],[[40,16],[40,22]],["testbench"],["variable","w_v_li"]],["w_addr_n",[[41,2],[41,36]],[[41,28],[41,36]],["testbench"],["variable","logic"]],["w_addr_r",[[41,2],[41,46]],[[41,38],[41,46]],["testbench"],["variable","w_addr_n"]],["r_addr_n",[[41,2],[41,56]],[[41,48],[41,56]],["testbench"],["variable","w_addr_r"]],["r_addr_r",[[41,2],[41,66]],[[41,58],[41,66]],["testbench"],["variable","r_addr_n"]],["r_addr_rr",[[41,2],[41,77]],[[41,68],[41,77]],["testbench"],["variable","r_addr_r"]],["w_data_li",[[42,2],[42,32]],[[42,23],[42,32]],["testbench"],["variable","logic"]],["w_data_r",[[42,2],[42,42]],[[42,34],[42,42]],["testbench"],["variable","w_data_li"]],["w_data_rr",[[42,2],[42,53]],[[42,44],[42,53]],["testbench"],["variable","w_data_r"]],["r_data_lo",[[42,2],[42,64]],[[42,55],[42,64]],["testbench"],["variable","w_data_rr"]],["finish_n",[[43,2],[43,16]],[[43,8],[43,16]],["testbench"],["variable","logic"]],["finish_r",[[43,2],[43,26]],[[43,18],[43,26]],["testbench"],["variable","finish_n"]],["DUT",[[45,2],[62,5]],[[51,3],[51,6]],["testbench"],["instance","bsg_mem_1r1w_sync_from_1rw_sync"]],["r_v_reg",[[65,2],[71,5]],[[67,3],[67,10]],["testbench"],["instance","bsg_dff"]],["w_data_gen",[[74,2],[83,5]],[[78,3],[78,13]],["testbench"],["instance","bsg_nonsynth_random_gen"]],["r_v_r",[[87,2],[87,13]],[[87,8],[87,13]],["testbench"],["variable","logic"]],["r_v_r_reg",[[88,2],[94,5]],[[90,3],[90,12]],["testbench"],["instance","bsg_dff"]],["count",[[96,2],[96,31]],[[96,26],[96,31]],["testbench"],["variable","logic"]],["cycle_counter",[[97,2],[106,5]],[[101,3],[101,16]],["testbench"],["instance","bsg_cycle_counter"]]]]]],null,null,null,[["WIDTH_p",[[2,0],[3,0]],[[2,8],[2,15]],["source.systemverilog"],["macro"]],["ELS_P",[[3,0],[4,0]],[[3,8],[3,13]],["source.systemverilog"],["macro"]],["SEED_P",[[4,0],[5,0]],[[4,8],[4,14]],["source.systemverilog"],["macro"]],["CLK_PERIOD",[[5,0],[7,0]],[[5,8],[5,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1r1w/test_bsg.sv",[[[[[["test_bsg",[[22,0],[31,2]],[[22,7],[22,15]],[],["module"]],[163,0]],[[["cycle_time_p",[[24,2],[24,29]],[[24,12],[24,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[25,2],[25,35]],[[25,12],[25,19]],["test_bsg"],["parameter-port","parameter"]],["els_p",[[26,2],[26,33]],[[26,12],[26,17]],["test_bsg"],["parameter-port","parameter"]],["addr_width_p",[[27,2],[27,50]],[[27,12],[27,24]],["test_bsg"],["parameter-port","parameter"]],["seed_p",[[28,2],[28,34]],[[28,12],[28,18]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[29,2],[29,31]],[[29,12],[29,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[30,2],[30,31]],[[30,12],[30,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[33,2],[33,10]],[[33,7],[33,10]],["test_bsg"],["variable","wire"]],["reset",[[34,2],[34,12]],[[34,7],[34,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[36,2],[39,27]],[[37,29],[37,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[41,2],[47,27]],[[44,29],[44,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_wdata",[[65,2],[65,43]],[[65,27],[65,43]],["test_bsg"],["variable","logic"]],["sel_test_input_wdata",[[65,2],[65,65]],[[65,45],[65,65]],["test_bsg"],["variable","test_input_wdata"]],["test_input_wdata_r",[[65,2],[65,85]],[[65,67],[65,85]],["test_bsg"],["variable","sel_test_input_wdata"]],["test_output_rdata",[[66,2],[66,44]],[[66,27],[66,44]],["test_bsg"],["variable","logic"]],["test_input_waddr",[[67,2],[67,43]],[[67,27],[67,43]],["test_bsg"],["variable","logic"]],["test_input_raddr",[[67,2],[67,61]],[[67,45],[67,61]],["test_bsg"],["variable","test_input_waddr"]],["test_input_wv",[[68,2],[68,41]],[[68,28],[68,41]],["test_bsg"],["variable","logic"]],["test_inputs",[[71,2],[71,52]],[[71,41],[71,52]],["test_bsg"],["variable","logic"]],["count",[[73,2],[73,30]],[[73,25],[73,30]],["test_bsg"],["variable","logic"]],["finish_r",[[74,2],[74,16]],[[74,8],[74,16]],["test_bsg"],["variable","logic"]],["counter",[[76,2],[82,22]],[[78,24],[78,31]],["test_bsg"],["instance","bsg_cycle_counter"]],["random_gen",[[84,2],[91,28]],[[86,30],[86,40]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["DUT",[[148,2],[160,17]],[[151,19],[151,22]],["test_bsg"],["instance","bsg_mem_1r1w"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["SEED_P",[[2,0],[4,0]],[[2,8],[2,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_from_1r1w/vivado/test_bsg.sv",[[[[[["test_bsg",[[10,0],[10,16]],[[10,7],[10,15]],[],["module"]],[115,9]],[[["addr_width_p",[[11,2],[11,52]],[[11,13],[11,25]],["test_bsg"],["localparam"]],["clk",[[17,2],[17,10]],[[17,7],[17,10]],["test_bsg"],["variable","wire"]],["reset",[[17,2],[17,17]],[[17,12],[17,17]],["test_bsg"],["variable","clk"]],["clock_gen",[[19,2],[20,23]],[[20,4],[20,13]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[22,2],[29,3]],[[26,6],[26,15]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["random",[[31,2],[31,43]],[[31,37],[31,43]],["test_bsg"],["variable","wire"]],["random_gen",[[33,2],[41,5]],[[36,6],[36,16]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["counter_r",[[43,2],[43,17]],[[43,8],[43,17]],["test_bsg"],["variable","int"]],["test_input_v_r",[[44,2],[44,22]],[[44,8],[44,22]],["test_bsg"],["variable","logic"]],["test_input_w_r",[[44,2],[44,38]],[[44,24],[44,38]],["test_bsg"],["variable","test_input_v_r"]],["test_input_v",[[45,2],[45,56]],[[45,8],[45,20]],["test_bsg"],["variable","wire"]],["test_input_w",[[46,2],[46,32]],[[46,8],[46,20]],["test_bsg"],["variable","wire"]],["hazard",[[47,2],[47,32]],[[47,8],[47,14]],["test_bsg"],["variable","wire"]],["test_input_addr_r",[[48,2],[48,44]],[[48,27],[48,44]],["test_bsg"],["variable","logic"]],["test_input_addr",[[49,2],[49,104]],[[49,27],[49,42]],["test_bsg"],["variable","wire"]],["test_input_data",[[50,2],[50,42]],[[50,27],[50,42]],["test_bsg"],["variable","wire"]],["test_input_mask",[[51,2],[51,42]],[[51,27],[51,42]],["test_bsg"],["variable","wire"]],["data_o",[[52,2],[52,33]],[[52,27],[52,33]],["test_bsg"],["variable","wire"]],["ram",[[56,2],[56,39]],[[56,23],[56,26]],["test_bsg"],["variable","logic"]],["inst",[[65,2],[78,3]],[[69,4],[69,8]],["test_bsg"],["instance","bsg_mem_1rw_sync_mask_write_bit_from_1r1w"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["SEED_P",[[2,0],[3,0]],[[2,8],[2,14]],["source.systemverilog"],["macro"]],["CYCLES_P",[[3,0],[5,0]],[[3,8],[3,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_from_1r1w/vsim/test_bsg.sv",[[[[[["test_bsg",[[10,0],[10,16]],[[10,7],[10,15]],[],["module"]],[115,9]],[[["addr_width_p",[[11,2],[11,52]],[[11,13],[11,25]],["test_bsg"],["localparam"]],["clk",[[17,2],[17,10]],[[17,7],[17,10]],["test_bsg"],["variable","wire"]],["reset",[[17,2],[17,17]],[[17,12],[17,17]],["test_bsg"],["variable","clk"]],["clock_gen",[[19,2],[20,23]],[[20,4],[20,13]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[22,2],[29,3]],[[26,6],[26,15]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["random",[[31,2],[31,43]],[[31,37],[31,43]],["test_bsg"],["variable","wire"]],["random_gen",[[33,2],[41,5]],[[36,6],[36,16]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["counter_r",[[43,2],[43,17]],[[43,8],[43,17]],["test_bsg"],["variable","int"]],["test_input_v_r",[[44,2],[44,22]],[[44,8],[44,22]],["test_bsg"],["variable","logic"]],["test_input_w_r",[[44,2],[44,38]],[[44,24],[44,38]],["test_bsg"],["variable","test_input_v_r"]],["test_input_v",[[45,2],[45,56]],[[45,8],[45,20]],["test_bsg"],["variable","wire"]],["test_input_w",[[46,2],[46,32]],[[46,8],[46,20]],["test_bsg"],["variable","wire"]],["hazard",[[47,2],[47,32]],[[47,8],[47,14]],["test_bsg"],["variable","wire"]],["test_input_addr_r",[[48,2],[48,44]],[[48,27],[48,44]],["test_bsg"],["variable","logic"]],["test_input_addr",[[49,2],[49,104]],[[49,27],[49,42]],["test_bsg"],["variable","wire"]],["test_input_data",[[50,2],[50,42]],[[50,27],[50,42]],["test_bsg"],["variable","wire"]],["test_input_mask",[[51,2],[51,42]],[[51,27],[51,42]],["test_bsg"],["variable","wire"]],["data_o",[[52,2],[52,33]],[[52,27],[52,33]],["test_bsg"],["variable","wire"]],["ram",[[56,2],[56,39]],[[56,23],[56,26]],["test_bsg"],["variable","logic"]],["inst",[[65,2],[78,3]],[[69,4],[69,8]],["test_bsg"],["instance","bsg_mem_1rw_sync_mask_write_bit_from_1r1w"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["SEED_P",[[2,0],[3,0]],[[2,8],[2,14]],["source.systemverilog"],["macro"]],["CYCLES_P",[[3,0],[5,0]],[[3,8],[3,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_segmented/test_bsg.sv",[[[[[["test_bsg",[[6,0],[21,3]],[[6,7],[6,15]],[],["module"]],[177,9]],[[["width_p",[[8,2],[8,42]],[[8,12],[8,19]],["test_bsg"],["parameter-port","parameter"]],["els_p",[[9,3],[9,40]],[[9,13],[9,18]],["test_bsg"],["parameter-port","parameter"]],["seed_p",[[10,3],[10,41]],[[10,13],[10,19]],["test_bsg"],["parameter-port","parameter"]],["num_segments_p",[[11,3],[11,36]],[[11,13],[11,27]],["test_bsg"],["parameter-port","parameter"]],["latch_last_read_p",[[12,3],[12,36]],[[12,13],[12,30]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[13,3],[13,36]],[[13,13],[13,30]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[14,3],[14,37]],[[14,13],[14,30]],["test_bsg"],["parameter-port","parameter"]],["segment_width_lp",[[15,3],[15,57]],[[15,14],[15,30]],["test_bsg"],["parameter-port","localparam"]],["lg_els_lp",[[16,3],[16,56]],[[16,14],[16,23]],["test_bsg"],["parameter-port","localparam"]],["clk",[[18,2],[18,16]],[[18,13],[18,16]],["test_bsg"],["port","wire"]],["v_i",[[19,2],[19,37]],[[19,34],[19,37]],["test_bsg"],["port","wire"]],["w_i",[[20,2],[20,17]],[[20,14],[20,17]],["test_bsg"],["port","wire"]],["reset",[[23,2],[23,12]],[[23,7],[23,12]],["test_bsg"],["variable","wire"]],["w_mask_i",[[24,2],[24,58]],[[24,50],[24,58]],["test_bsg"],["variable","wire"]],["test_input_data",[[25,2],[25,65]],[[25,50],[25,65]],["test_bsg"],["variable","wire"]],["actual_data",[[26,1],[26,60]],[[26,49],[26,60]],["test_bsg"],["variable","wire"]],["test_input_addr",[[27,2],[27,38]],[[27,23],[27,38]],["test_bsg"],["variable","wire"]],["expected_data",[[28,1],[28,62]],[[28,49],[28,62]],["test_bsg"],["variable","wire"]],["reset_gen",[[42,2],[48,27]],[[45,29],[45,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["random_data_gen",[[52,2],[59,28]],[[54,30],[54,45]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["random_addr_gen",[[61,2],[68,28]],[[63,30],[63,45]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["DUT",[[70,2],[83,45]],[[74,47],[74,50]],["test_bsg"],["instance","bsg_mem_1rw_sync_mask_write_bit_segmented"]],["bank",[[88,2],[102,35]],[[93,35],[93,39]],["test_bsg"],["instance","bsg_mem_1rw_sync_mask_write_bit"]],["f",[[104,2],[104,16]],[[104,11],[104,12]],["test_bsg"],["variable","integer"]],["read_en",[[126,2],[126,36]],[[126,29],[126,36]],["test_bsg"],["variable","logic"]],["read_en_r",[[126,2],[126,47]],[[126,38],[126,47]],["test_bsg"],["variable","read_en"]],["count",[[131,2],[131,19]],[[131,14],[131,19]],["test_bsg"],["variable","logic"]],["actual_data_lo",[[151,2],[151,65]],[[151,51],[151,65]],["test_bsg"],["variable","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["SEED_P",[[2,0],[4,0]],[[2,8],[2,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_segmented/test_bsg.sv",[[[[[["test_bsg",[[6,0],[22,3]],[[6,7],[6,15]],[],["module"]],[175,9]],[[["width_p",[[8,2],[8,42]],[[8,12],[8,19]],["test_bsg"],["parameter-port","parameter"]],["els_p",[[9,3],[9,40]],[[9,13],[9,18]],["test_bsg"],["parameter-port","parameter"]],["seed_p",[[10,3],[10,41]],[[10,13],[10,19]],["test_bsg"],["parameter-port","parameter"]],["num_segments_p",[[11,3],[11,36]],[[11,13],[11,27]],["test_bsg"],["parameter-port","parameter"]],["latch_last_read_p",[[12,3],[12,36]],[[12,13],[12,30]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[13,3],[13,36]],[[13,13],[13,30]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[14,3],[14,37]],[[14,13],[14,30]],["test_bsg"],["parameter-port","parameter"]],["segment_width_lp",[[15,3],[15,57]],[[15,14],[15,30]],["test_bsg"],["parameter-port","localparam"]],["mask_width_lp",[[16,2],[16,53]],[[16,13],[16,26]],["test_bsg"],["parameter-port","localparam"]],["lg_els_lp",[[17,3],[17,56]],[[17,14],[17,23]],["test_bsg"],["parameter-port","localparam"]],["clk",[[19,2],[19,16]],[[19,13],[19,16]],["test_bsg"],["port","wire"]],["v_i",[[20,2],[20,37]],[[20,34],[20,37]],["test_bsg"],["port","wire"]],["w_i",[[21,2],[21,17]],[[21,14],[21,17]],["test_bsg"],["port","wire"]],["reset",[[24,2],[24,12]],[[24,7],[24,12]],["test_bsg"],["variable","wire"]],["w_mask_i",[[25,2],[25,55]],[[25,47],[25,55]],["test_bsg"],["variable","wire"]],["test_input_data",[[26,2],[26,65]],[[26,50],[26,65]],["test_bsg"],["variable","wire"]],["actual_data",[[27,1],[27,60]],[[27,49],[27,60]],["test_bsg"],["variable","wire"]],["test_input_addr",[[28,2],[28,38]],[[28,23],[28,38]],["test_bsg"],["variable","wire"]],["expected_data",[[29,1],[29,62]],[[29,49],[29,62]],["test_bsg"],["variable","wire"]],["reset_gen",[[42,2],[48,27]],[[45,29],[45,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["random_data_gen",[[52,2],[59,28]],[[54,30],[54,45]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["random_addr_gen",[[61,2],[68,28]],[[63,30],[63,45]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["DUT",[[70,2],[83,45]],[[74,47],[74,50]],["test_bsg"],["instance","bsg_mem_1rw_sync_mask_write_byte_segmented"]],["bank",[[86,2],[100,37]],[[91,37],[91,41]],["test_bsg"],["instance","bsg_mem_1rw_sync_mask_write_byte"]],["f",[[102,2],[102,16]],[[102,11],[102,12]],["test_bsg"],["variable","integer"]],["read_en",[[124,2],[124,36]],[[124,29],[124,36]],["test_bsg"],["variable","logic"]],["read_en_r",[[124,2],[124,47]],[[124,38],[124,47]],["test_bsg"],["variable","read_en"]],["count",[[129,2],[129,19]],[[129,14],[129,19]],["test_bsg"],["variable","logic"]],["actual_data_lo",[[149,2],[149,65]],[[149,51],[149,65]],["test_bsg"],["variable","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["SEED_P",[[2,0],[4,0]],[[2,8],[2,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync_segmented/test_bsg.sv",[[[[[["test_bsg",[[6,0],[22,3]],[[6,7],[6,15]],[],["module"]],[199,9]],[[["width_p",[[8,2],[8,42]],[[8,12],[8,19]],["test_bsg"],["parameter-port","parameter"]],["els_p",[[9,3],[9,40]],[[9,13],[9,18]],["test_bsg"],["parameter-port","parameter"]],["seed_p",[[10,3],[10,41]],[[10,13],[10,19]],["test_bsg"],["parameter-port","parameter"]],["num_segments_p",[[11,3],[11,36]],[[11,13],[11,27]],["test_bsg"],["parameter-port","parameter"]],["latch_last_read_p",[[12,3],[12,36]],[[12,13],[12,30]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[13,3],[13,36]],[[13,13],[13,30]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[14,3],[14,37]],[[14,13],[14,30]],["test_bsg"],["parameter-port","parameter"]],["segment_width_lp",[[15,3],[15,57]],[[15,14],[15,30]],["test_bsg"],["parameter-port","localparam"]],["mask_width_lp",[[16,3],[16,55]],[[16,14],[16,27]],["test_bsg"],["parameter-port","localparam"]],["lg_els_lp",[[17,3],[17,56]],[[17,14],[17,23]],["test_bsg"],["parameter-port","localparam"]],["clk",[[19,2],[19,16]],[[19,13],[19,16]],["test_bsg"],["port","wire"]],["v_i",[[20,2],[20,37]],[[20,34],[20,37]],["test_bsg"],["port","wire"]],["w_i",[[21,2],[21,17]],[[21,14],[21,17]],["test_bsg"],["port","wire"]],["reset",[[24,2],[24,12]],[[24,7],[24,12]],["test_bsg"],["variable","wire"]],["w_mask_i",[[25,2],[25,55]],[[25,47],[25,55]],["test_bsg"],["variable","wire"]],["test_input_data",[[26,2],[26,65]],[[26,50],[26,65]],["test_bsg"],["variable","wire"]],["actual_data",[[27,1],[27,60]],[[27,49],[27,60]],["test_bsg"],["variable","wire"]],["test_input_addr",[[28,2],[28,38]],[[28,23],[28,38]],["test_bsg"],["variable","wire"]],["expected_data",[[29,1],[29,62]],[[29,49],[29,62]],["test_bsg"],["variable","wire"]],["reset_gen",[[42,2],[48,27]],[[45,29],[45,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["random_data_gen",[[52,2],[59,28]],[[54,30],[54,45]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["random_addr_gen",[[61,2],[68,28]],[[63,30],[63,45]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["DUT",[[70,2],[83,31]],[[74,33],[74,36]],["test_bsg"],["instance","bsg_mem_1rw_sync_segmented"]],["bank",[[89,4],[102,23]],[[94,23],[94,27]],["test_bsg"],["instance","bsg_mem_1rw_sync"]],["bank",[[108,4],[122,39]],[[113,38],[113,42]],["test_bsg"],["instance","bsg_mem_1rw_sync_mask_write_byte"]],["f",[[126,2],[126,16]],[[126,11],[126,12]],["test_bsg"],["variable","integer"]],["read_en",[[148,2],[148,36]],[[148,29],[148,36]],["test_bsg"],["variable","logic"]],["read_en_r",[[148,2],[148,47]],[[148,38],[148,47]],["test_bsg"],["variable","read_en"]],["count",[[153,2],[153,19]],[[153,14],[153,19]],["test_bsg"],["variable","logic"]],["actual_data_lo",[[173,2],[173,65]],[[173,51],[173,65]],["test_bsg"],["variable","logic"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["SEED_P",[[2,0],[4,0]],[[2,8],[2,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_1rw_sync/test_bsg.sv",[[[[[["test_bsg",[[25,0],[34,2]],[[25,7],[25,15]],[],["module"]],[166,9]],[[["width_p",[[27,2],[27,35]],[[27,12],[27,19]],["test_bsg"],["parameter-port","parameter"]],["els_p",[[28,2],[28,33]],[[28,12],[28,17]],["test_bsg"],["parameter-port","parameter"]],["addr_width_p",[[29,2],[29,50]],[[29,12],[29,24]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[30,2],[30,29]],[[30,12],[30,24]],["test_bsg"],["parameter-port","parameter"]],["seed_p",[[31,2],[31,34]],[[31,12],[31,18]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[32,2],[32,31]],[[32,12],[32,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[33,2],[33,31]],[[33,12],[33,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[37,2],[37,10]],[[37,7],[37,10]],["test_bsg"],["variable","wire"]],["reset",[[38,2],[38,12]],[[38,7],[38,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[40,2],[43,27]],[[41,29],[41,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[45,2],[51,27]],[[48,29],[48,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_data",[[68,2],[68,37]],[[68,22],[68,37]],["test_bsg"],["variable","logic"]],["test_input_data_r",[[68,2],[68,56]],[[68,39],[68,56]],["test_bsg"],["variable","test_input_data"]],["test_output_data",[[68,2],[69,41]],[[69,25],[69,41]],["test_bsg"],["variable","test_input_data_r"]],["test_output_data_r",[[68,2],[69,61]],[[69,43],[69,61]],["test_bsg"],["variable","test_output_data"]],["test_input_addr",[[70,2],[70,42]],[[70,27],[70,42]],["test_bsg"],["variable","logic"]],["test_input_w",[[71,2],[71,20]],[[71,8],[71,20]],["test_bsg"],["variable","logic"]],["test_input_v",[[71,2],[71,34]],[[71,22],[71,34]],["test_bsg"],["variable","test_input_w"]],["count",[[73,2],[73,42]],[[73,37],[73,42]],["test_bsg"],["variable","logic"]],["cycle_counter",[[74,2],[80,22]],[[76,24],[76,37]],["test_bsg"],["instance","bsg_cycle_counter"]],["random_gen",[[84,2],[91,28]],[[86,30],[86,40]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["new_read",[[122,2],[122,16]],[[122,8],[122,16]],["test_bsg"],["variable","logic"]],["DUT",[[154,2],[164,21]],[[156,23],[156,26]],["test_bsg"],["instance","bsg_mem_1rw_sync"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["SEED_P",[[2,0],[4,0]],[[2,8],[2,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_2r1w/test_bsg.sv",[[[[[["test_bsg",[[22,0],[31,2]],[[22,7],[22,15]],[],["module"]],[170,9]],[[["width_p",[[24,2],[24,35]],[[24,12],[24,19]],["test_bsg"],["parameter-port","parameter"]],["els_p",[[25,2],[25,33]],[[25,12],[25,17]],["test_bsg"],["parameter-port","parameter"]],["addr_width_p",[[26,2],[26,50]],[[26,12],[26,24]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[27,2],[27,29]],[[27,12],[27,24]],["test_bsg"],["parameter-port","parameter"]],["seed_p",[[28,2],[28,34]],[[28,12],[28,18]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[29,2],[29,31]],[[29,12],[29,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[30,2],[30,31]],[[30,12],[30,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[49,2],[49,10]],[[49,7],[49,10]],["test_bsg"],["variable","wire"]],["reset",[[50,2],[50,12]],[[50,7],[50,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[52,2],[55,27]],[[53,29],[53,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[57,2],[63,27]],[[60,29],[60,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_wdata",[[65,2],[65,43]],[[65,27],[65,43]],["test_bsg"],["variable","logic"]],["test_output_rdata0",[[65,2],[65,63]],[[65,45],[65,63]],["test_bsg"],["variable","test_input_wdata"]],["test_output_rdata1",[[65,2],[65,83]],[[65,65],[65,83]],["test_bsg"],["variable","test_output_rdata0"]],["test_input_waddr",[[66,2],[66,43]],[[66,27],[66,43]],["test_bsg"],["variable","logic"]],["test_input_raddr0",[[66,2],[66,62]],[[66,45],[66,62]],["test_bsg"],["variable","test_input_waddr"]],["test_input_raddr1",[[66,2],[66,81]],[[66,64],[66,81]],["test_bsg"],["variable","test_input_raddr0"]],["test_input_wv",[[67,2],[67,41]],[[67,28],[67,41]],["test_bsg"],["variable","logic"]],["sel_test_input_wdata",[[69,2],[69,73]],[[69,21],[69,41]],["test_bsg"],["variable","wire"]],["DUT",[[71,2],[86,17]],[[74,19],[74,22]],["test_bsg"],["instance","bsg_mem_2r1w"]],["random_gen",[[90,2],[97,28]],[[92,30],[92,40]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["count",[[99,2],[99,30]],[[99,25],[99,30]],["test_bsg"],["variable","logic"]],["prev_input",[[100,2],[100,32]],[[100,22],[100,32]],["test_bsg"],["variable","logic"]],["prev_input_r",[[100,2],[100,46]],[[100,34],[100,46]],["test_bsg"],["variable","prev_input"]],["temp",[[101,2],[101,39]],[[101,35],[101,39]],["test_bsg"],["variable","logic"]],["finish_r",[[104,2],[104,16]],[[104,8],[104,16]],["test_bsg"],["variable","logic"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["SEED_P",[[2,0],[4,0]],[[2,8],[2,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_mem_banked_crossbar/test_bsg.sv",[[[[[["test_bsg",[[16,0],[30,2]],[[16,7],[16,15]],[],["module"]],[226,9]],[[["data_width_p",[[18,2],[18,45]],[[18,12],[18,24]],["test_bsg"],["parameter-port","parameter"]],["bank_size_p",[[19,2],[19,44]],[[19,12],[19,23]],["test_bsg"],["parameter-port","parameter"]],["ports_p",[[20,2],[20,40]],[[20,12],[20,19]],["test_bsg"],["parameter-port","parameter"]],["banks_p",[[21,2],[21,40]],[[21,12],[21,19]],["test_bsg"],["parameter-port","parameter"]],["rr_lo_hi_p",[[22,2],[22,43]],[[22,12],[22,22]],["test_bsg"],["parameter-port","parameter"]],["lg_banks_p",[[23,2],[23,56]],[[23,12],[23,22]],["test_bsg"],["parameter-port","parameter"]],["bank_addr_width_p",[[24,2],[24,60]],[[24,12],[24,29]],["test_bsg"],["parameter-port","parameter"]],["addr_width_p",[[25,2],[26,53]],[[25,12],[25,24]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[27,2],[27,29]],[[27,12],[27,24]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[28,2],[28,31]],[[28,12],[28,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[29,2],[29,31]],[[29,12],[29,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[33,2],[33,10]],[[33,7],[33,10]],["test_bsg"],["variable","wire"]],["reset",[[34,2],[34,12]],[[34,7],[34,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[36,2],[39,27]],[[37,29],[37,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[41,2],[47,27]],[[44,29],[44,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_v",[[54,2],[54,58]],[[54,46],[54,58]],["test_bsg"],["variable","logic"]],["test_input_w",[[54,2],[54,72]],[[54,60],[54,72]],["test_bsg"],["variable","test_input_v"]],["test_input_addr",[[55,2],[55,60]],[[55,45],[55,60]],["test_bsg"],["variable","logic"]],["test_input_addr_r",[[55,2],[55,79]],[[55,62],[55,79]],["test_bsg"],["variable","test_input_addr"]],["test_input_data",[[56,2],[56,60]],[[56,45],[56,60]],["test_bsg"],["variable","logic"]],["test_input_mask",[[57,2],[57,60]],[[57,45],[57,60]],["test_bsg"],["variable","logic"]],["test_output_yumi",[[59,2],[59,62]],[[59,46],[59,62]],["test_bsg"],["variable","logic"]],["test_output_v",[[59,2],[59,77]],[[59,64],[59,77]],["test_bsg"],["variable","test_output_yumi"]],["test_output_data",[[60,2],[60,61]],[[60,45],[60,61]],["test_bsg"],["variable","logic"]],["finish_main_r",[[89,2],[89,35]],[[89,22],[89,35]],["test_bsg"],["variable","logic"]],["finish_mask_r",[[89,2],[89,50]],[[89,37],[89,50]],["test_bsg"],["variable","finish_main_r"]],["bank_num",[[91,2],[91,53]],[[91,45],[91,53]],["test_bsg"],["variable","logic"]],["bank_num_r",[[91,2],[91,65]],[[91,55],[91,65]],["test_bsg"],["variable","bank_num"]],["bank_addr",[[92,2],[92,54]],[[92,45],[92,54]],["test_bsg"],["variable","logic"]],["i",[[94,2],[94,10]],[[94,9],[94,10]],["test_bsg"],["variable","genvar"]],["UUT",[[155,2],[172,28]],[[160,29],[160,32]],["test_bsg"],["instance","bsg_mem_banked_crossbar"]]]]]],null,null,null,[["PORTS_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["BANKS_P",[[1,0],[2,0]],[[1,8],[1,15]],["source.systemverilog"],["macro"]],["BANK_SIZE_P",[[2,0],[3,0]],[[2,8],[2,19]],["source.systemverilog"],["macro"]],["DATA_WIDTH_P",[[3,0],[4,0]],[[3,8],[3,20]],["source.systemverilog"],["macro"]],["RR_LO_HI_P",[[4,0],[6,0]],[[4,8],[4,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mem/bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma/testbench.sv",[[[[[["testbench",[[8,0],[8,20]],[[8,7],[8,16]],[],["module"]],[167,0]],[[["width_p",[[10,2],[10,35]],[[10,13],[10,20]],["testbench"],["localparam"]],["data_width_p",[[11,2],[11,36]],[[11,13],[11,25]],["testbench"],["localparam"]],["mask_width_p",[[12,2],[12,39]],[[12,13],[12,25]],["testbench"],["localparam"]],["els_p",[[13,2],[13,36]],[[13,13],[13,18]],["testbench"],["localparam"]],["addr_width_p",[[14,2],[14,38]],[[14,13],[14,25]],["testbench"],["localparam"]],["clk",[[17,2],[17,11]],[[17,8],[17,11]],["testbench"],["variable","logic"]],["clkgen",[[19,2],[22,13]],[[21,2],[21,8]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[25,2],[25,13]],[[25,8],[25,13]],["testbench"],["variable","logic"]],["resetgen",[[26,2],[31,28]],[[29,2],[29,10]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["v_li",[[34,2],[34,12]],[[34,8],[34,12]],["testbench"],["variable","logic"]],["w_li",[[35,2],[35,12]],[[35,8],[35,12]],["testbench"],["variable","logic"]],["addr_li",[[36,2],[36,34]],[[36,27],[36,34]],["testbench"],["variable","logic"]],["data_li",[[37,2],[37,29]],[[37,22],[37,29]],["testbench"],["variable","logic"]],["wmask_li",[[38,2],[38,35]],[[38,27],[38,35]],["testbench"],["variable","logic"]],["data_lo",[[40,2],[40,29]],[[40,22],[40,29]],["testbench"],["variable","logic"]],["DUT",[[42,2],[57,6]],[[47,2],[47,5]],["testbench"],["instance","bsg_nonsynth_mem_1rw_sync_mask_write_byte_dma"]],["trace_s",[[60,2],[65,12]],[[65,4],[65,11]],["testbench"],["typedef","#AnonymousStructUnion24"]],["ring_width_p",[[67,2],[67,43]],[[67,13],[67,25]],["testbench"],["localparam"]],["rom_addr_width_p",[[68,2],[68,35]],[[68,13],[68,29]],["testbench"],["localparam"]],["rom_data_width_p",[[69,2],[69,45]],[[69,13],[69,29]],["testbench"],["localparam"]],["rom_addr_lo",[[71,2],[71,42]],[[71,31],[71,42]],["testbench"],["variable","logic"]],["rom_data_li",[[72,2],[72,42]],[[72,31],[72,42]],["testbench"],["variable","logic"]],["trace_lo",[[74,2],[74,18]],[[74,10],[74,18]],["testbench"],["variable","trace_s"]],["trace_v_lo",[[75,2],[75,18]],[[75,8],[75,18]],["testbench"],["variable","logic"]],["trace_done_lo",[[76,2],[76,21]],[[76,8],[76,21]],["testbench"],["variable","logic"]],["tr",[[78,2],[99,6]],[[81,2],[81,4]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom",[[102,2],[109,6]],[[106,2],[106,5]],["testbench"],["instance","bsg_nonsynth_test_rom"]],["trace_r",[[121,2],[121,17]],[[121,10],[121,17]],["testbench"],["variable","trace_s"]],["trace_v_r",[[122,2],[122,17]],[[122,8],[122,17]],["testbench"],["variable","logic"]],["verify",[[130,2],[130,45]],[[130,27],[130,33]],["testbench"],["variable","logic"]]],[],[[[["#AnonymousStructUnion24",[[60,10],[65,3]],[[60,10],[60,16]],["testbench"],["struct"]],[65,2]],[[["write_not_read",[[61,4],[61,24]],[[61,10],[61,24]],["testbench","#AnonymousStructUnion24"],["struct_union_member"]],["addr",[[62,4],[62,33]],[[62,29],[62,33]],["testbench","#AnonymousStructUnion24"],["struct_union_member"]],["data",[[63,4],[63,33]],[[63,29],[63,33]],["testbench","#AnonymousStructUnion24"],["struct_union_member"]],["mask",[[64,4],[64,33]],[[64,29],[64,33]],["testbench","#AnonymousStructUnion24"],["struct_union_member"]]]]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["DATA_WIDTH",[[2,2],[3,0]],[[2,10],[2,20]],["source.systemverilog"],["macro"]],["ADDR_WIDTH",[[5,2],[6,0]],[[5,10],[5,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_adder_one_hot/test_bsg.sv",[[[[[["test_bsg",[[0,0],[6,4]],[[0,7],[0,15]],[],["module"]],[44,8]],[[["width_p",[[1,2],[1,21]],[[1,12],[1,19]],["test_bsg"],["parameter-port","parameter"]],["output_width_p",[[2,2],[2,38]],[[2,12],[2,26]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[3,2],[3,27]],[[3,12],[3,24]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[4,2],[4,31]],[[4,12],[4,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[5,2],[5,31]],[[5,12],[5,29]],["test_bsg"],["parameter-port","parameter"]],["clk_lo",[[8,2],[8,13]],[[8,7],[8,13]],["test_bsg"],["variable","wire"]],["reset",[[9,2],[9,13]],[[9,8],[9,13]],["test_bsg"],["variable","logic"]],["clock_gen",[[11,2],[14,27]],[[12,29],[12,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[16,2],[22,27]],[[19,29],[19,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["ctr",[[24,2],[24,18]],[[24,15],[24,18]],["test_bsg"],["variable","logic"]],["res",[[32,2],[32,31]],[[32,28],[32,31]],["test_bsg"],["variable","wire"]],["foo",[[34,2],[35,63]],[[35,2],[35,5]],["test_bsg"],["instance","bsg_adder_one_hot"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_arb_round_robin/test.sv",[[[[[["test",[[0,0],[0,12]],[[0,7],[0,11]],[],["module"]],[70,9]],[[["reset_li",[[2,2],[2,16]],[[2,8],[2,16]],["test"],["variable","logic"]],["clk",[[2,2],[2,21]],[[2,18],[2,21]],["test"],["variable","reset_li"]],["yumi_li",[[2,2],[2,30]],[[2,23],[2,30]],["test"],["variable","clk"]],["req_li",[[3,2],[3,20]],[[3,14],[3,20]],["test"],["variable","logic"]],["gnt_lo",[[3,2],[3,28]],[[3,22],[3,28]],["test"],["variable","req_li"]],["barr2",[[5,2],[12,3]],[[6,17],[6,22]],["test"],["instance","bsg_arb_round_robin"]],["barr",[[14,2],[21,3]],[[15,17],[15,21]],["test"],["instance","bsg_arb_round_robin"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_binary_plus_one_to_gray/test_bsg.sv",[[[[[["test_bsg",[[3,0],[9,4]],[[3,7],[3,15]],[],["module"]],[77,9]],[[["width_p",[[5,2],[5,30]],[[5,12],[5,19]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[6,2],[6,29]],[[6,12],[6,24]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[7,2],[7,31]],[[7,12],[7,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[8,2],[8,31]],[[8,12],[8,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[13,3],[13,11]],[[13,8],[13,11]],["test_bsg"],["variable","wire"]],["reset",[[14,3],[14,13]],[[14,8],[14,13]],["test_bsg"],["variable","wire"]],["clock_gen",[[16,2],[19,27]],[[17,29],[17,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[21,2],[27,27]],[[24,29],[24,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_inputs",[[29,3],[29,34]],[[29,23],[29,34]],["test_bsg"],["variable","logic"]],["test_inputs_r",[[29,3],[29,49]],[[29,36],[29,49]],["test_bsg"],["variable","test_inputs"]],["test_output",[[30,3],[30,37]],[[30,26],[30,37]],["test_bsg"],["variable","wire"]],["tip1",[[32,3],[32,53]],[[32,26],[32,30]],["test_bsg"],["variable","wire"]],["bcc",[[45,3],[49,7]],[[45,42],[45,45]],["test_bsg"],["instance","bsg_cycle_counter"]],["dut",[[51,3],[55,7]],[[51,52],[51,55]],["test_bsg"],["instance","bsg_binary_plus_one_to_gray"]],["ascii_writer",[[60,3],[75,5]],[[66,9],[66,21]],["test_bsg"],["instance","bsg_nonsynth_ascii_writer"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[3,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_counter_clock_downsample/test_bsg.sv",[[[[[["test_bsg",[[3,0],[3,16]],[[3,7],[3,15]],[],["module"]],[72,9]],[[["ticks",[[5,2],[5,19]],[[5,10],[5,15]],["test_bsg"],["variable","longint"]],["t1",[[6,2],[6,16]],[[6,10],[6,12]],["test_bsg"],["variable","longint"]],["t2",[[7,2],[7,16]],[[7,10],[7,12]],["test_bsg"],["variable","longint"]],["clock_in",[[9,2],[9,32]],[[9,24],[9,32]],["test_bsg"],["variable","logic"]],["clock_out",[[10,2],[10,33]],[[10,24],[10,33]],["test_bsg"],["variable","logic"]],["reset",[[11,2],[11,29]],[[11,24],[11,29]],["test_bsg"],["variable","logic"]],["value",[[12,2],[12,29]],[[12,24],[12,29]],["test_bsg"],["variable","logic"]],["clk_gen",[[14,2],[14,54]],[[14,36],[14,43]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["DUT",[[16,2],[21,5]],[[16,53],[16,56]],["test_bsg"],["instance","bsg_counter_clock_downsample"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["PERIOD",[[1,0],[3,0]],[[1,8],[1,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_counter_dynamic_limit/test_bsg.sv",[[[[[["testbench",[[25,0],[29,4]],[[25,7],[25,16]],[],["module"]],[124,9]],[[["width_p",[[26,2],[26,28]],[[26,12],[26,19]],["testbench"],["parameter-port","parameter"]],["cycle_time_p",[[27,2],[27,27]],[[27,12],[27,24]],["testbench"],["parameter-port","parameter"]],["overflow_p",[[28,2],[28,34]],[[28,12],[28,22]],["testbench"],["parameter-port","parameter"]],["clk",[[31,2],[31,10]],[[31,7],[31,10]],["testbench"],["variable","wire"]],["reset",[[32,2],[32,12]],[[32,7],[32,12]],["testbench"],["variable","wire"]],["clock_gen",[[34,2],[37,27]],[[35,29],[35,38]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[39,2],[45,27]],[[42,29],[42,38]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["test_input",[[65,2],[65,32]],[[65,22],[65,32]],["testbench"],["variable","logic"]],["test_output",[[65,2],[65,45]],[[65,34],[65,45]],["testbench"],["variable","test_input"]],["prev_count",[[65,2],[65,57]],[[65,47],[65,57]],["testbench"],["variable","test_output"]],["count",[[65,2],[65,64]],[[65,59],[65,64]],["testbench"],["variable","prev_count"]],["circular_ptr",[[66,2],[66,56]],[[66,44],[66,56]],["testbench"],["variable","logic"]],["finish_r",[[67,2],[67,16]],[[67,8],[67,16]],["testbench"],["variable","logic"]],["c_ptr",[[71,2],[79,21]],[[74,23],[74,28]],["testbench"],["instance","bsg_circular_ptr"]],["DUT",[[101,2],[107,23]],[[102,25],[102,28]],["testbench"],["instance","bsg_counter_dynamic_limit"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["OVERFLOW_P",[[1,0],[3,0]],[[1,8],[1,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_counter_up_down/test_bsg.sv",[[[[[["test_bsg",[[24,0],[31,4]],[[24,7],[24,15]],[],["module"]],[143,9]],[[["cycle_time_p",[[25,2],[25,29]],[[25,12],[25,24]],["test_bsg"],["parameter-port","parameter"]],["max_val_p",[[26,2],[26,37]],[[26,12],[26,21]],["test_bsg"],["parameter-port","parameter"]],["init_val_p",[[27,2],[27,38]],[[27,12],[27,22]],["test_bsg"],["parameter-port","parameter"]],["max_step_p",[[28,2],[28,38]],[[28,12],[28,22]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[29,2],[29,31]],[[29,12],[29,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[30,2],[30,31]],[[30,12],[30,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[33,2],[33,10]],[[33,7],[33,10]],["test_bsg"],["variable","wire"]],["reset",[[34,2],[34,12]],[[34,7],[34,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[36,2],[39,27]],[[37,29],[37,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[41,2],[47,27]],[[44,29],[44,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["finish_r",[[49,2],[49,16]],[[49,8],[49,16]],["test_bsg"],["variable","logic"]],["test_input_up",[[50,2],[50,38]],[[50,25],[50,38]],["test_bsg"],["variable","logic"]],["test_input_down",[[50,2],[50,55]],[[50,40],[50,55]],["test_bsg"],["variable","test_input_up"]],["test_output",[[51,2],[51,47]],[[51,36],[51,47]],["test_bsg"],["variable","logic"]],["prev_count",[[52,2],[52,49]],[[52,39],[52,49]],["test_bsg"],["variable","logic"]],["count",[[52,2],[52,56]],[[52,51],[52,56]],["test_bsg"],["variable","prev_count"]],["DUT",[[131,4],[140,26]],[[134,28],[134,31]],["test_bsg"],["instance","bsg_counter_up_down"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["MAX_VAL_P",[[0,0],[1,0]],[[0,8],[0,17]],["source.systemverilog"],["macro"]],["INIT_VAL_P",[[1,0],[2,0]],[[1,8],[1,18]],["source.systemverilog"],["macro"]],["MAX_STEP_P",[[2,0],[4,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_cycle_counter/test_bsg.sv",[[[[[["test_bsg",[[17,0],[23,2]],[[17,7],[17,15]],[],["module"]],[97,9]],[[["cycle_time_p",[[19,2],[19,29]],[[19,12],[19,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[20,2],[20,30]],[[20,12],[20,19]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[21,2],[21,31]],[[21,12],[21,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[22,2],[22,31]],[[22,12],[22,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[25,2],[25,10]],[[25,7],[25,10]],["test_bsg"],["variable","wire"]],["reset",[[26,2],[26,12]],[[26,7],[26,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[28,2],[31,27]],[[29,29],[29,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[33,2],[39,27]],[[36,29],[36,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["count",[[50,2],[50,27]],[[50,22],[50,27]],["test_bsg"],["variable","logic"]],["count_r",[[50,2],[50,36]],[[50,29],[50,36]],["test_bsg"],["variable","count"]],["test_output",[[51,2],[51,33]],[[51,22],[51,33]],["test_bsg"],["variable","wire"]],["DUT",[[77,2],[82,22]],[[78,24],[78,27]],["test_bsg"],["instance","bsg_cycle_counter"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[2,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_dff_reset_en/test_bsg.sv",[[[[[["test_bsg",[[19,0],[25,2]],[[19,7],[19,15]],[],["module"]],[113,8]],[[["cycle_time_p",[[21,2],[21,29]],[[21,12],[21,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[22,2],[22,35]],[[22,12],[22,19]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[23,2],[23,31]],[[23,12],[23,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[24,2],[24,31]],[[24,12],[24,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[27,2],[27,10]],[[27,7],[27,10]],["test_bsg"],["variable","wire"]],["reset",[[28,2],[28,12]],[[28,7],[28,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[30,2],[33,27]],[[31,29],[31,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[35,2],[41,27]],[[38,29],[38,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_data",[[52,2],[52,37]],[[52,22],[52,37]],["test_bsg"],["variable","logic"]],["test_input_data_r",[[52,2],[52,56]],[[52,39],[52,56]],["test_bsg"],["variable","test_input_data"]],["test_output",[[52,2],[52,69]],[[52,58],[52,69]],["test_bsg"],["variable","test_input_data_r"]],["count",[[53,2],[53,27]],[[53,22],[53,27]],["test_bsg"],["variable","logic"]],["test_input_en",[[55,2],[55,21]],[[55,8],[55,21]],["test_bsg"],["variable","logic"]],["test_input_reset",[[55,2],[55,39]],[[55,23],[55,39]],["test_bsg"],["variable","test_input_en"]],["finish_r",[[55,2],[55,49]],[[55,41],[55,49]],["test_bsg"],["variable","test_input_reset"]],["bcc",[[57,2],[62,22]],[[58,24],[58,27]],["test_bsg"],["instance","bsg_cycle_counter"]],["DUT",[[104,2],[111,8]],[[105,26],[105,29]],["test_bsg"],["instance","bsg_dff_reset_en"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[2,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_dff/test_bsg.sv",[[[[[["test_bsg",[[18,0],[23,4]],[[18,7],[18,15]],[],["module"]],[85,9]],[[["width_p",[[19,2],[19,28]],[[19,12],[19,19]],["test_bsg"],["parameter-port","parameter"]],["sim_clk_period_p",[[20,2],[20,31]],[[20,12],[20,28]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[21,2],[21,31]],[[21,12],[21,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[22,2],[22,31]],[[22,12],[22,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[25,2],[25,10]],[[25,7],[25,10]],["test_bsg"],["variable","wire"]],["reset",[[26,2],[26,12]],[[26,7],[26,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[28,2],[31,27]],[[29,29],[29,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[33,2],[39,27]],[[36,29],[36,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["p_test_input",[[50,2],[50,34]],[[50,22],[50,34]],["test_bsg"],["variable","logic"]],["test_input",[[50,2],[50,46]],[[50,36],[50,46]],["test_bsg"],["variable","p_test_input"]],["test_output",[[50,2],[50,59]],[[50,48],[50,59]],["test_bsg"],["variable","test_input"]],["finish_r",[[51,2],[51,16]],[[51,8],[51,16]],["test_bsg"],["variable","logic"]],["DUT",[[78,2],[83,12]],[[79,14],[79,17]],["test_bsg"],["instance","bsg_dff"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[2,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_encode_one_hot/another_test.sv",[[[[[["top",[[2,0],[2,11]],[[2,7],[2,10]],[],["module"]],[24,9]],[[["width_lp",[[3,2],[3,27]],[[3,13],[3,21]],["top"],["localparam"]],["vo",[[4,2],[4,9]],[[4,7],[4,9]],["top"],["variable","wire"]],["ao",[[5,2],[5,41]],[[5,39],[5,41]],["top"],["variable","wire"]],["in",[[6,2],[6,29]],[[6,23],[6,25]],["top"],["variable","logic"]],["foo",[[8,2],[12,3]],[[8,71],[8,74]],["top"],["instance","bsg_encode_one_hot"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_encode_one_hot/test_bsg.sv",[[[[[["test_bsg",[[27,0],[33,2]],[[27,7],[27,15]],[],["module"]],[134,9]],[[["cycle_time_p",[[29,2],[29,29]],[[29,12],[29,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[30,2],[30,30]],[[30,12],[30,19]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[31,2],[31,31]],[[31,12],[31,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[32,2],[32,31]],[[32,12],[32,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[35,2],[35,10]],[[35,7],[35,10]],["test_bsg"],["variable","wire"]],["reset",[[36,2],[36,12]],[[36,7],[36,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[38,2],[41,27]],[[39,29],[39,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[43,2],[49,27]],[[46,29],[46,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_n",[[59,2],[59,34]],[[59,22],[59,34]],["test_bsg"],["variable","logic"]],["test_input",[[59,2],[59,46]],[[59,36],[59,46]],["test_bsg"],["variable","test_input_n"]],["test_input_r",[[59,2],[59,60]],[[59,48],[59,60]],["test_bsg"],["variable","test_input"]],["count_n",[[60,2],[60,46]],[[60,39],[60,46]],["test_bsg"],["variable","logic"]],["count",[[60,2],[60,53]],[[60,48],[60,53]],["test_bsg"],["variable","count_n"]],["test_output_addr",[[60,2],[60,71]],[[60,55],[60,71]],["test_bsg"],["variable","count"]],["v",[[62,2],[62,9]],[[62,8],[62,9]],["test_bsg"],["variable","logic"]],["v_n",[[62,2],[62,14]],[[62,11],[62,14]],["test_bsg"],["variable","v"]],["test_output_v",[[62,2],[62,29]],[[62,16],[62,29]],["test_bsg"],["variable","v_n"]],["DUT",[[105,2],[110,23]],[[106,25],[106,28]],["test_bsg"],["instance","bsg_encode_one_hot"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["WIDTH_P",[[0,0],[2,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_gray_to_binary/test_bsg.sv",[[[[[["test_bsg",[[22,0],[28,2]],[[22,7],[22,15]],[],["module"]],[103,9]],[[["cycle_time_p",[[24,2],[24,29]],[[24,12],[24,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[25,2],[25,30]],[[25,12],[25,19]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[26,2],[26,31]],[[26,12],[26,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[27,2],[27,31]],[[27,12],[27,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[29,2],[29,10]],[[29,7],[29,10]],["test_bsg"],["variable","wire"]],["reset",[[30,2],[30,12]],[[30,7],[30,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[32,2],[35,27]],[[33,29],[33,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[37,2],[43,27]],[[40,29],[40,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["count",[[53,2],[53,27]],[[53,22],[53,27]],["test_bsg"],["variable","logic"]],["count_r",[[53,2],[53,36]],[[53,29],[53,36]],["test_bsg"],["variable","count"]],["bcc",[[54,2],[59,22]],[[55,24],[55,27]],["test_bsg"],["instance","bsg_cycle_counter"]],["test_input",[[61,2],[61,32]],[[61,22],[61,32]],["test_bsg"],["variable","logic"]],["test_output",[[62,2],[62,33]],[[62,22],[62,33]],["test_bsg"],["variable","wire"]],["DUT",[[83,2],[87,23]],[[84,25],[84,28]],["test_bsg"],["instance","bsg_gray_to_binary"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[2,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_hash_bank/tb.sv",[[[[[["test_case",[[2,0],[2,100]],[[2,7],[2,16]],[],["module"]],[60,9]],[[["width_p",[[2,19],[2,36]],[[2,29],[2,36]],["test_case"],["parameter-port","parameter"]],["banks_p",[[2,38],[2,55]],[[2,48],[2,55]],["test_case"],["parameter-port","parameter"]],["clk_i",[[2,58],[2,69]],[[2,64],[2,69]],["test_case"],["port","input"]],["go_i",[[2,71],[2,81]],[[2,77],[2,81]],["test_case"],["port","input"]],["finish_o",[[2,83],[2,98]],[[2,90],[2,98]],["test_case"],["port","output"]],["lo",[[5,2],[5,22]],[[5,20],[5,22]],["test_case"],["variable","reg"]],["in_r",[[6,2],[6,22]],[[6,18],[6,22]],["test_case"],["variable","reg"]],["index_lo",[[7,2],[7,60]],[[7,52],[7,60]],["test_case"],["variable","wire"]],["bank_lo",[[8,2],[8,45]],[[8,38],[8,45]],["test_case"],["variable","wire"]],["hashme",[[13,2],[20,21]],[[14,13],[14,19]],["test_case"],["instance","bsg_hash_bank"]],["unhashme",[[23,2],[30,21]],[[24,26],[24,34]],["test_case"],["instance","bsg_hash_bank_reverse"]],["finish_r",[[34,2],[34,14]],[[34,6],[34,14]],["test_case"],["variable","reg"]]]]],[[["tb",[[62,0],[62,23]],[[62,7],[62,9]],[],["module"]],[84,10]],[[["clk_i",[[62,10],[62,21]],[[62,16],[62,21]],["tb"],["port","input"]],["tests_p",[[64,3],[64,27]],[[64,14],[64,21]],["tb"],["localparam"]],["finish_lo",[[66,3],[66,31]],[[66,22],[66,31]],["tb"],["variable","wire"]],["tc61",[[68,3],[68,68]],[[68,21],[68,25]],["tb"],["instance","test_case"]],["tc62",[[69,3],[69,79]],[[69,21],[69,25]],["tb"],["instance","test_case"]],["tc63",[[70,3],[70,79]],[[70,21],[70,25]],["tb"],["instance","test_case"]],["tc64",[[71,3],[71,79]],[[71,21],[71,25]],["tb"],["instance","test_case"]],["tc66",[[72,3],[72,79]],[[72,21],[72,25]],["tb"],["instance","test_case"]],["tc67",[[73,3],[73,79]],[[73,21],[73,25]],["tb"],["instance","test_case"]],["tc87",[[74,3],[74,79]],[[74,21],[74,25]],["tb"],["instance","test_case"]],["tc68",[[75,3],[75,79]],[[75,21],[75,25]],["tb"],["instance","test_case"]],["tc612",[[76,3],[76,79]],[[76,21],[76,26]],["tb"],["instance","test_case"]],["tc815",[[77,3],[77,79]],[[77,21],[77,26]],["tb"],["instance","test_case"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_idiv_iterative/test_bsg.sv",[[[[[["test_bsg",[[21,0],[21,16]],[[21,7],[21,15]],[],["module"]],[132,3]],[[["div_req",[[23,3],[23,14]],[[23,7],[23,14]],["test_bsg"],["variable","reg"]],["signed_div",[[24,3],[24,17]],[[24,7],[24,17]],["test_bsg"],["variable","reg"]],["ready_and_o",[[26,3],[26,19]],[[26,8],[26,19]],["test_bsg"],["variable","wire"]],["done",[[27,3],[27,12]],[[27,8],[27,12]],["test_bsg"],["variable","wire"]],["reset",[[29,3],[29,12]],[[29,7],[29,12]],["test_bsg"],["variable","reg"]],["clk",[[30,3],[30,10]],[[30,7],[30,10]],["test_bsg"],["variable","reg"]],["i",[[32,3],[32,12]],[[32,11],[32,12]],["test_bsg"],["variable","integer"]],["f1",[[32,3],[32,16]],[[32,14],[32,16]],["test_bsg"],["variable","i"]],["f2",[[32,3],[32,20]],[[32,18],[32,20]],["test_bsg"],["variable","f1"]],["f3",[[32,3],[32,24]],[[32,22],[32,24]],["test_bsg"],["variable","f2"]],["f4",[[32,3],[32,28]],[[32,26],[32,28]],["test_bsg"],["variable","f3"]],["dividend",[[34,3],[34,29]],[[34,21],[34,29]],["test_bsg"],["variable","reg"]],["divisor",[[35,3],[35,28]],[[35,21],[35,28]],["test_bsg"],["variable","reg"]],["quotient",[[36,3],[36,29]],[[36,21],[36,29]],["test_bsg"],["variable","wire"]],["remainder",[[37,3],[37,30]],[[37,21],[37,30]],["test_bsg"],["variable","wire"]],["u_dividend",[[39,3],[39,31]],[[39,21],[39,31]],["test_bsg"],["variable","reg"]],["u_divisor",[[40,3],[40,30]],[[40,21],[40,30]],["test_bsg"],["variable","reg"]],["u_quotient",[[41,3],[41,31]],[[41,21],[41,31]],["test_bsg"],["variable","reg"]],["u_remainder",[[42,3],[42,32]],[[42,21],[42,32]],["test_bsg"],["variable","reg"]],["s_dividend",[[44,3],[44,21]],[[44,11],[44,21]],["test_bsg"],["variable","longint"]],["s_divisor",[[45,3],[45,20]],[[45,11],[45,20]],["test_bsg"],["variable","longint"]],["s_quotient",[[46,3],[46,21]],[[46,11],[46,21]],["test_bsg"],["variable","longint"]],["s_remainder",[[47,3],[47,22]],[[47,11],[47,22]],["test_bsg"],["variable","longint"]],["dut",[[49,3],[60,20]],[[49,76],[49,79]],["test_bsg"],["instance","bsg_idiv_iterative"]]]]]],null,null,null,[["WIDTH",[[9,0],[10,0]],[[9,8],[9,13]],["source.systemverilog"],["macro"]],["BITS_PER_ITER",[[13,0],[14,0]],[[13,8],[13,21]],["source.systemverilog"],["macro"]],["ITERS",[[17,0],[18,0]],[[17,8],[17,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_idiv_unsigned_recip/test_bsg.sv",[[[[[["idiv_tester",[[3,0],[8,6]],[[3,7],[3,18]],[],["module"]],[42,0]],[[["numer_width_p",[[3,21],[3,44]],[[3,31],[3,44]],["idiv_tester"],["parameter-port","parameter"]],["denom_width_p",[[4,9],[4,22]],[[4,9],[4,22]],["idiv_tester"],["parameter-port","numer_width_p"]],["clk_i",[[7,4],[7,15]],[[7,10],[7,15]],["idiv_tester"],["port","input"]],["li",[[10,3],[10,31]],[[10,29],[10,31]],["idiv_tester"],["variable","logic"]],["lo",[[10,3],[10,34]],[[10,32],[10,34]],["idiv_tester"],["variable","li"]],["numer_li",[[11,3],[11,37]],[[11,29],[11,37]],["idiv_tester"],["variable","bit"]],["result_lo",[[11,3],[11,48]],[[11,39],[11,48]],["idiv_tester"],["variable","numer_li"]],["denom_li",[[12,3],[12,37]],[[12,29],[12,37]],["idiv_tester"],["variable","bit"]],["mul_li",[[14,3],[14,78]],[[14,72],[14,78]],["idiv_tester"],["variable","logic"]],["shift_li",[[15,3],[15,78]],[[15,70],[15,78]],["idiv_tester"],["variable","logic"]],["div",[[17,3],[24,7]],[[19,12],[19,15]],["idiv_tester"],["instance","bsg_idiv_unsigned_recip"]]]]],[[["test_bsg",[[43,0],[44,5]],[[43,7],[43,15]],[],["module"]],[81,3]],[[["counter",[[46,3],[46,23]],[[46,16],[46,23]],["test_bsg"],["variable","logic"]],["clk_lo",[[54,3],[54,14]],[[54,8],[54,14]],["test_bsg"],["variable","wire"]],["cfg",[[65,3],[68,7]],[[66,9],[66,12]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["i",[[70,3],[70,11]],[[70,10],[70,11]],["test_bsg"],["variable","genvar"]],["j",[[70,3],[70,13]],[[70,12],[70,13]],["test_bsg"],["variable","i"]],["idt",[[74,7],[76,21]],[[76,9],[76,12]],["test_bsg"],["instance","idiv_tester"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_imul_iterative/test_bsg.sv",[[[[[["test_bsg",[[17,0],[17,16]],[[17,7],[17,15]],[],["module"]],[141,9]],[[["reset",[[18,3],[18,12]],[[18,7],[18,12]],["test_bsg"],["variable","reg"]],["clk",[[19,3],[19,10]],[[19,7],[19,10]],["test_bsg"],["variable","reg"]],["i",[[21,3],[21,12]],[[21,11],[21,12]],["test_bsg"],["variable","integer"]],["j",[[21,3],[21,14]],[[21,13],[21,14]],["test_bsg"],["variable","i"]],["v_i",[[23,3],[23,12]],[[23,9],[23,12]],["test_bsg"],["variable","logic"]],["ready_and_o",[[23,3],[23,25]],[[23,14],[23,25]],["test_bsg"],["variable","v_i"]],["v_o",[[23,3],[23,30]],[[23,27],[23,30]],["test_bsg"],["variable","ready_and_o"]],["gets_high_part",[[24,3],[24,23]],[[24,9],[24,23]],["test_bsg"],["variable","logic"]],["signed_opA",[[25,3],[25,19]],[[25,9],[25,19]],["test_bsg"],["variable","logic"]],["signed_opB",[[25,3],[25,30]],[[25,20],[25,30]],["test_bsg"],["variable","signed_opA"]],["result_o",[[27,3],[27,31]],[[27,23],[27,31]],["test_bsg"],["variable","logic"]],["opA_i",[[29,3],[29,37]],[[29,32],[29,37]],["test_bsg"],["variable","logic"]],["opB_i",[[29,3],[29,48]],[[29,43],[29,48]],["test_bsg"],["variable","opA_i"]],["expect_result",[[30,3],[30,45]],[[30,32],[30,45]],["test_bsg"],["variable","logic"]],["s_expect_result",[[31,3],[31,45]],[[31,30],[31,45]],["test_bsg"],["variable","signed"]],["s_full_result",[[33,3],[33,45]],[[33,32],[33,45]],["test_bsg"],["variable","signed"]],["full_result",[[34,3],[34,43]],[[34,32],[34,43]],["test_bsg"],["variable","logic"]],["dut",[[41,3],[57,5]],[[41,44],[41,47]],["test_bsg"],["instance","bsg_imul_iterative"]]]]]],null,null,null,[["RANDOM_TEST",[[5,0],[7,0]],[[5,8],[5,19]],["source.systemverilog"],["macro"]],["NUM",[[8,4],[9,0]],[[8,12],[8,15]],["source.systemverilog"],["macro"]],["WIDTH",[[13,0],[14,0]],[[13,8],[13,13]],["source.systemverilog"],["macro"]],["SIGN",[[14,0],[15,0]],[[14,8],[14,12]],["source.systemverilog"],["macro"]],["UNSIGN",[[15,0],[17,0]],[[15,8],[15,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_lru_pseudo_tree_backup/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[86,9]],[[["ways_p",[[2,2],[2,23]],[[2,12],[2,18]],["testbench"],["parameter"]],["lg_ways_lp",[[3,2],[3,49]],[[3,12],[3,22]],["testbench"],["parameter"]],["lru_bits_li",[[5,2],[5,32]],[[5,21],[5,32]],["testbench"],["variable","logic"]],["disabled_ways_li",[[6,2],[6,37]],[[6,21],[6,37]],["testbench"],["variable","logic"]],["modify_data_lo",[[7,2],[7,35]],[[7,21],[7,35]],["testbench"],["variable","logic"]],["modify_mask_lo",[[8,2],[8,35]],[[8,21],[8,35]],["testbench"],["variable","logic"]],["modified_lru_bits",[[9,2],[9,38]],[[9,21],[9,38]],["testbench"],["variable","logic"]],["lru_way_id_lo",[[10,2],[10,38]],[[10,25],[10,38]],["testbench"],["variable","logic"]],["lru_backup",[[12,2],[18,3]],[[14,4],[14,14]],["testbench"],["instance","bsg_lru_pseudo_tree_backup"]],["mux",[[20,2],[27,3]],[[22,4],[22,7]],["testbench"],["instance","bsg_mux_bitwise"]],["encode",[[29,2],[34,3]],[[31,4],[31,10]],["testbench"],["instance","bsg_lru_pseudo_tree_encode"]]],[],[[[["test",[[36,2],[40,3]],[[36,7],[36,11]],["testbench"],["task"]],[49,8]],[[["lru_bits",[[37,4],[37,31]],[[37,23],[37,31]],["testbench","test"],["port","input"]],["disabled_ways",[[38,6],[38,38]],[[38,25],[38,38]],["testbench","test"],["port","input"]],["expected",[[39,6],[39,37]],[[39,29],[39,37]],["testbench","test"],["port","input"]]]]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_lru_pseudo_tree_decode/testbench.sv",[[[[[["testbench",[[1,0],[1,19]],[[1,7],[1,16]],[],["module"]],[47,8]],[[["ways_p",[[3,0],[3,26]],[[3,11],[3,17]],["testbench"],["localparam"]],["lg_ways_lp",[[4,0],[4,47]],[[4,11],[4,21]],["testbench"],["localparam"]],["clk",[[6,0],[6,26]],[[6,23],[6,26]],["testbench"],["variable","logic"]],["reset",[[6,0],[6,33]],[[6,28],[6,33]],["testbench"],["variable","clk"]],["way_id",[[7,0],[7,29]],[[7,23],[7,29]],["testbench"],["variable","logic"]],["data",[[8,0],[8,27]],[[8,23],[8,27]],["testbench"],["variable","logic"]],["mask",[[8,0],[8,33]],[[8,29],[8,33]],["testbench"],["variable","data"]],["clock_gen",[[25,0],[28,26]],[[27,14],[27,23]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[30,0],[36,26]],[[34,15],[34,24]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["ptw",[[38,0],[45,3]],[[41,2],[41,5]],["testbench"],["instance","bsg_lru_pseudo_tree_decode"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_lru_pseudo_tree_encode/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[82,9]],[[["ways_p",[[2,2],[2,24]],[[2,13],[2,19]],["testbench"],["localparam"]],["lg_ways_lp",[[3,2],[3,49]],[[3,13],[3,23]],["testbench"],["localparam"]],["lru_li",[[5,2],[5,27]],[[5,21],[5,27]],["testbench"],["variable","logic"]],["way_id_lo",[[6,2],[6,34]],[[6,25],[6,34]],["testbench"],["variable","logic"]],["DUT",[[8,2],[13,3]],[[10,4],[10,7]],["testbench"],["instance","bsg_lru_pseudo_tree_encode"]]],[],[[[["test",[[15,2],[18,3]],[[15,7],[15,11]],["testbench"],["task"]],[26,8]],[[["lru",[[16,4],[16,26]],[[16,23],[16,26]],["testbench","test"],["port","input"]],["expected",[[17,6],[17,37]],[[17,29],[17,37]],["testbench","test"],["port","input"]]]]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_mul/test_bsg.sv",[[[[[["test_bsg",[[4,0],[4,16]],[[4,7],[4,15]],[],["module"]],[290,9]],[[["modulo_bits_p",[[9,3],[9,31]],[[9,13],[9,26]],["test_bsg"],["parameter"]],["cycle_time_lp",[[10,3],[10,35]],[[10,14],[10,27]],["test_bsg"],["localparam"]],["clk",[[12,3],[12,11]],[[12,8],[12,11]],["test_bsg"],["variable","wire"]],["reset",[[13,3],[13,13]],[[13,8],[13,13]],["test_bsg"],["variable","wire"]],["in_width_lp",[[18,3],[18,44]],[[18,14],[18,25]],["test_bsg"],["localparam"]],["num_inputs_lp",[[19,3],[19,34]],[[19,14],[19,27]],["test_bsg"],["localparam"]],["output_width_lp",[[20,3],[20,35]],[[20,14],[20,29]],["test_bsg"],["localparam"]],["pipeline_lp",[[21,3],[21,40]],[[21,14],[21,25]],["test_bsg"],["localparam"]],["modulo_val_p",[[25,3],[25,43]],[[25,31],[25,43]],["test_bsg"],["variable","logic"]],["signed_p",[[26,3],[26,24]],[[26,16],[26,24]],["test_bsg"],["variable","logic"]],["clock_gen",[[33,3],[34,12]],[[33,58],[33,67]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[36,3],[41,7]],[[38,29],[38,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_inputs_raw",[[43,3],[43,56]],[[43,41],[43,56]],["test_bsg"],["variable","logic"]],["test_inputs",[[43,3],[43,69]],[[43,58],[43,69]],["test_bsg"],["variable","test_inputs_raw"]],["test_inputs_r",[[43,3],[43,84]],[[43,71],[43,84]],["test_bsg"],["variable","test_inputs"]],["test_output",[[44,3],[44,44]],[[44,33],[44,44]],["test_bsg"],["variable","wire"]],["expected_output",[[44,3],[44,61]],[[44,46],[44,61]],["test_bsg"],["variable","test_output"]],["expected_output_r",[[45,3],[45,48]],[[45,31],[45,48]],["test_bsg"],["variable","logic"]],["tip1",[[47,3],[47,73]],[[47,46],[47,50]],["test_bsg"],["variable","wire"]],["signed_inputs",[[49,3],[49,79]],[[49,52],[49,65]],["test_bsg"],["variable","signed"]],["signed_output",[[52,3],[52,123]],[[52,37],[52,50]],["test_bsg"],["variable","signed"]],["blfsr",[[247,3],[252,7]],[[247,65],[247,70]],["test_bsg"],["instance","bsg_lfsr"]],["dut",[[261,3],[271,8]],[[264,25],[264,28]],["test_bsg"],["instance","bsg_mul_pipelined"]]]]]],null,null,null,[["DUT",[[0,0],[1,0]],[[0,8],[0,11]],["source.systemverilog"],["macro"]],["IN_WIDTH_P",[[1,0],[2,0]],[[1,8],[1,18]],["source.systemverilog"],["macro"]],["PIPELINE_P",[[2,0],[4,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_mux_bitwise/test_bsg.sv",[[[[[["test_bsg",[[19,0],[25,2]],[[19,7],[19,15]],[],["module"]],[96,9]],[[["cycle_time_p",[[21,2],[21,29]],[[21,12],[21,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[22,2],[22,30]],[[22,12],[22,19]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[23,2],[23,31]],[[23,12],[23,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[24,2],[24,31]],[[24,12],[24,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[27,2],[27,10]],[[27,7],[27,10]],["test_bsg"],["variable","wire"]],["reset",[[28,2],[28,12]],[[28,7],[28,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[30,2],[33,27]],[[31,29],[31,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[35,2],[41,27]],[[38,29],[38,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_A",[[50,2],[50,34]],[[50,22],[50,34]],["test_bsg"],["variable","logic"]],["test_input_B",[[50,2],[51,35]],[[51,23],[51,35]],["test_bsg"],["variable","test_input_A"]],["test_input_sel",[[50,2],[52,37]],[[52,23],[52,37]],["test_bsg"],["variable","test_input_B"]],["test_output",[[50,2],[53,34]],[[53,23],[53,34]],["test_bsg"],["variable","test_input_sel"]],["test_input_sel_r",[[50,2],[54,39]],[[54,23],[54,39]],["test_bsg"],["variable","test_output"]],["DUT",[[86,2],[93,3]],[[88,5],[88,8]],["test_bsg"],["instance","bsg_mux_bitwise"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[2,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_mux_one_hot/test_bsg.sv",[[[[[["test_bsg",[[23,0],[30,2]],[[23,7],[23,15]],[],["module"]],[119,8]],[[["cycle_time_p",[[25,2],[25,29]],[[25,12],[25,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[26,2],[26,35]],[[26,12],[26,19]],["test_bsg"],["parameter-port","parameter"]],["els_p",[[27,2],[27,33]],[[27,12],[27,17]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[28,2],[28,31]],[[28,12],[28,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[29,2],[29,31]],[[29,12],[29,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[32,2],[32,10]],[[32,7],[32,10]],["test_bsg"],["variable","wire"]],["reset",[[33,2],[33,12]],[[33,7],[33,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[35,2],[38,27]],[[36,29],[36,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[40,2],[46,27]],[[43,29],[43,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_data",[[56,2],[56,48]],[[56,33],[56,48]],["test_bsg"],["variable","logic"]],["test_input_sel",[[57,2],[57,34]],[[57,20],[57,34]],["test_bsg"],["variable","logic"]],["test_output",[[58,2],[58,33]],[[58,22],[58,33]],["test_bsg"],["variable","logic"]],["addr",[[59,2],[59,41]],[[59,37],[59,41]],["test_bsg"],["variable","logic"]],["i",[[61,2],[61,10]],[[61,9],[61,10]],["test_bsg"],["variable","genvar"]],["encode_one_hot",[[89,2],[94,23]],[[90,25],[90,39]],["test_bsg"],["instance","bsg_encode_one_hot"]],["DUT",[[96,2],[103,20]],[[99,22],[99,25]],["test_bsg"],["instance","bsg_mux_one_hot"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[3,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_mux/test_bsg.sv",[[[[[["test_bsg",[[25,0],[32,2]],[[25,7],[25,15]],[],["module"]],[117,9]],[[["cycle_time_p",[[27,2],[27,29]],[[27,12],[27,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[28,2],[28,30]],[[28,12],[28,19]],["test_bsg"],["parameter-port","parameter"]],["els_p",[[29,2],[29,26]],[[29,12],[29,17]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[30,2],[30,31]],[[30,12],[30,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[31,2],[31,31]],[[31,12],[31,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[33,2],[33,10]],[[33,7],[33,10]],["test_bsg"],["variable","wire"]],["reset",[[34,2],[34,12]],[[34,7],[34,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[36,2],[39,27]],[[37,29],[37,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[41,2],[47,27]],[[44,29],[44,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_data",[[58,2],[58,51]],[[58,36],[58,51]],["test_bsg"],["variable","logic"]],["test_input_sel",[[59,2],[59,51]],[[59,37],[59,51]],["test_bsg"],["variable","logic"]],["test_output",[[60,2],[60,48]],[[60,37],[60,48]],["test_bsg"],["variable","logic"]],["i",[[62,2],[62,10]],[[62,9],[62,10]],["test_bsg"],["variable","genvar"]],["DUT",[[92,2],[99,12]],[[95,14],[95,17]],["test_bsg"],["instance","bsg_mux"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["ELS_P",[[1,0],[3,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_pg_tree/test.sv",[[[[[["test",[[0,0],[0,14]],[[0,7],[0,11]],[],["module"]],[30,9]],[[["input_width_lp",[[2,2],[2,32]],[[2,12],[2,26]],["test"],["parameter"]],["output_width_lp",[[3,2],[3,32]],[[3,12],[3,27]],["test"],["parameter"]],["a",[[5,2],[5,40]],[[5,29],[5,30]],["test"],["variable","wire"]],["b",[[6,2],[6,40]],[[6,29],[6,30]],["test"],["variable","wire"]],["p_lo",[[8,2],[8,33]],[[8,29],[8,33]],["test"],["variable","wire"]],["g_lo",[[8,2],[8,39]],[[8,35],[8,39]],["test"],["variable","p_lo"]],["bpc",[[10,2],[23,3]],[[18,17],[18,20]],["test"],["instance","bsg_pg_tree"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_popcount/test_bsg.sv",[[[[[["test_bsg",[[20,0],[26,2]],[[20,7],[20,15]],[],["module"]],[128,8]],[[["width_p",[[22,2],[22,35]],[[22,12],[22,19]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[23,2],[23,29]],[[23,12],[23,24]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[24,2],[24,31]],[[24,12],[24,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[25,2],[25,31]],[[25,12],[25,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[28,2],[28,10]],[[28,7],[28,10]],["test_bsg"],["variable","wire"]],["reset",[[29,2],[29,12]],[[29,7],[29,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[31,2],[34,27]],[[32,29],[32,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[36,2],[42,27]],[[39,29],[39,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input",[[52,2],[52,42]],[[52,32],[52,42]],["test_bsg"],["variable","logic"]],["test_input_n",[[52,2],[52,56]],[[52,44],[52,56]],["test_bsg"],["variable","test_input"]],["count",[[53,2],[53,37]],[[53,32],[53,37]],["test_bsg"],["variable","logic"]],["test_output",[[54,2],[54,43]],[[54,32],[54,43]],["test_bsg"],["variable","logic"]],["popcount",[[54,2],[54,53]],[[54,45],[54,53]],["test_bsg"],["variable","test_output"]],["finish_r",[[55,2],[55,16]],[[55,8],[55,16]],["test_bsg"],["variable","logic"]],["binary_pone_gray",[[60,4],[64,34]],[[61,36],[61,52]],["test_bsg"],["instance","bsg_binary_plus_one_to_gray"]],["DUT",[[106,2],[110,17]],[[107,19],[107,22]],["test_bsg"],["instance","bsg_popcount"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[2,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_priority_encode/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[63,9]],[[["width_p",[[2,2],[2,25]],[[2,13],[2,20]],["testbench"],["localparam"]],["li",[[3,2],[3,24]],[[3,22],[3,24]],["testbench"],["variable","logic"]],["addr_lo",[[4,2],[4,46]],[[4,39],[4,46]],["testbench"],["variable","logic"]],["v_lo",[[5,2],[5,12]],[[5,8],[5,12]],["testbench"],["variable","logic"]],["pe",[[7,2],[14,3]],[[10,4],[10,6]],["testbench"],["instance","bsg_priority_encode"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_rotate_left/main.sv",[[[[[["main",[[0,0],[0,12]],[[0,7],[0,11]],[],["module"]],[21,9]],[[["i",[[2,0],[2,8]],[[2,7],[2,8]],["main"],["variable","genvar"]],["width_p",[[3,0],[3,24]],[[3,11],[3,18]],["main"],["localparam"]],["val",[[7,6],[7,28]],[[7,25],[7,28]],["main"],["variable","wire"]],["brl",[[9,6],[13,9]],[[9,44],[9,47]],["main"],["instance","bsg_rotate_left"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_round_robin_arb/test_bsg.sv",[[[[[["test_bsg",[[20,0],[26,2]],[[20,7],[20,15]],[],["module"]],[159,0]],[[["cycle_time_p",[[22,2],[22,29]],[[22,12],[22,24]],["test_bsg"],["parameter-port","parameter"]],["inputs_p",[[23,2],[23,36]],[[23,12],[23,20]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[24,2],[24,31]],[[24,12],[24,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[25,2],[25,31]],[[25,12],[25,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[29,2],[29,10]],[[29,7],[29,10]],["test_bsg"],["variable","wire"]],["reset",[[30,2],[30,12]],[[30,7],[30,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[32,2],[35,27]],[[33,29],[33,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[37,2],[43,27]],[[40,29],[40,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_ready",[[53,2],[53,24]],[[53,8],[53,24]],["test_bsg"],["variable","logic"]],["test_input_reqs",[[54,2],[54,38]],[[54,23],[54,38]],["test_bsg"],["variable","logic"]],["test_output_grants",[[54,2],[54,58]],[[54,40],[54,58]],["test_bsg"],["variable","test_input_reqs"]],["finish_r",[[56,2],[56,16]],[[56,8],[56,16]],["test_bsg"],["variable","logic"]],["grant_count",[[57,2],[57,70]],[[57,44],[57,55]],["test_bsg"],["variable","logic"]],["count",[[58,2],[58,47]],[[58,42],[58,47]],["test_bsg"],["variable","logic"]],["v",[[94,3],[94,9]],[[94,8],[94,9]],["test_bsg"],["variable","wire"]],["UUT",[[96,2],[109,24]],[[97,25],[97,28]],["test_bsg"],["instance","bsg_round_robin_arb"]],["reqs_popcount",[[112,2],[112,55]],[[112,42],[112,55]],["test_bsg"],["variable","logic"]],["popcounter",[[113,2],[117,17]],[[114,18],[114,28]],["test_bsg"],["instance","bsg_popcount"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"],null,null,[["INPUTS_P",[[0,0],[2,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_round_robin_reset_arb/test_bsg.sv",[[[[[["test_bsg",[[18,0],[18,16]],[[18,7],[18,15]],[],["module"]],[112,0]],[[["cycle_time_lp",[[20,2],[20,32]],[[20,13],[20,26]],["test_bsg"],["localparam"]],["inputs_lp",[[21,2],[21,39]],[[21,13],[21,22]],["test_bsg"],["localparam"]],["case_num_lp",[[22,2],[22,31]],[[22,13],[22,24]],["test_bsg"],["localparam"]],["clk",[[25,2],[25,10]],[[25,7],[25,10]],["test_bsg"],["variable","wire"]],["reset",[[26,2],[26,12]],[[26,7],[26,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[27,2],[30,9]],[[28,11],[28,20]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[31,2],[37,9]],[[34,11],[34,20]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_ready",[[47,2],[47,24]],[[47,8],[47,24]],["test_bsg"],["variable","logic"]],["test_input_reqs_v",[[48,2],[48,59]],[[48,24],[48,41]],["test_bsg"],["variable","logic"]],["test_output_grants_v",[[49,2],[49,59]],[[49,24],[49,44]],["test_bsg"],["variable","logic"]],["test_input_reqs",[[51,2],[51,39]],[[51,24],[51,39]],["test_bsg"],["variable","logic"]],["test_output_grants",[[52,2],[52,42]],[[52,24],[52,42]],["test_bsg"],["variable","logic"]],["case_num",[[62,2],[62,18]],[[62,10],[62,18]],["test_bsg"],["variable","integer"]],["v",[[77,2],[77,8]],[[77,7],[77,8]],["test_bsg"],["variable","wire"]],["UUT",[[78,2],[92,24]],[[80,25],[80,28]],["test_bsg"],["instance","bsg_round_robin_arb"]]]]]],null,null,null,[["INPUTS_P",[[0,0],[2,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_scan/test_bsg.sv",[[[[[["test_bsg",[[20,0],[29,2]],[[20,7],[20,15]],[],["module"]],[172,9]],[[["cycle_time_p",[[22,2],[22,29]],[[22,12],[22,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[23,2],[23,35]],[[23,12],[23,19]],["test_bsg"],["parameter-port","parameter"]],["xor_p",[[24,2],[24,39]],[[24,12],[24,17]],["test_bsg"],["parameter-port","parameter"]],["and_p",[[25,2],[25,39]],[[25,12],[25,17]],["test_bsg"],["parameter-port","parameter"]],["or_p",[[26,2],[26,39]],[[26,12],[26,16]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[27,2],[27,31]],[[27,12],[27,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[28,2],[28,31]],[[28,12],[28,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[31,2],[31,10]],[[31,7],[31,10]],["test_bsg"],["variable","wire"]],["reset",[[32,2],[32,12]],[[32,7],[32,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[34,2],[37,27]],[[35,29],[35,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[39,2],[45,27]],[[42,29],[42,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input",[[56,2],[56,32]],[[56,22],[56,32]],["test_bsg"],["variable","logic"]],["test_output_hilo",[[56,2],[56,50]],[[56,34],[56,50]],["test_bsg"],["variable","test_input"]],["test_output_lohi",[[56,2],[56,68]],[[56,52],[56,68]],["test_bsg"],["variable","test_output_hilo"]],["ref_test_output_hilo",[[57,2],[57,42]],[[57,22],[57,42]],["test_bsg"],["variable","logic"]],["ref_test_output_lohi",[[57,2],[57,64]],[[57,44],[57,64]],["test_bsg"],["variable","ref_test_output_hilo"]],["finish_r",[[58,2],[58,16]],[[58,8],[58,16]],["test_bsg"],["variable","logic"]],["DUT_hilo",[[139,2],[147,13]],[[144,15],[144,23]],["test_bsg"],["instance","bsg_scan"]],["DUT_lohi",[[149,2],[157,13]],[[154,15],[154,23]],["test_bsg"],["instance","bsg_scan"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["CASE_P",[[1,0],[2,0]],[[1,8],[1,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_strobe/test_bsg.sv",[[[[[["test_bsg",[[2,0],[2,16]],[[2,7],[2,15]],[],["module"]],[96,9]],[[["TCK",[[4,3],[4,12]],[[4,9],[4,12]],["test_bsg"],["variable","logic"]],["debug_lp",[[6,3],[6,27]],[[6,14],[6,22]],["test_bsg"],["localparam"]],["bsg_tag_els_lp",[[8,3],[8,33]],[[8,14],[8,28]],["test_bsg"],["localparam"]],["i",[[9,3],[9,30]],[[9,29],[9,30]],["test_bsg"],["variable","genvar"]],["cfg_clk_gen",[[11,3],[11,50]],[[11,33],[11,44]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["bsg_strobe_width_lp",[[13,3],[13,36]],[[13,14],[13,33]],["test_bsg"],["localparam"]],["cycle_count_r",[[15,3],[15,33]],[[15,20],[15,33]],["test_bsg"],["variable","logic"]],["cycle_count_last_r",[[15,3],[15,53]],[[15,35],[15,53]],["test_bsg"],["variable","cycle_count_r"]],["bsg_strobe_reset_r",[[17,3],[17,46]],[[17,28],[17,46]],["test_bsg"],["variable","logic"]],["bsg_strobe_reset_n",[[17,3],[17,66]],[[17,48],[17,66]],["test_bsg"],["variable","bsg_strobe_reset_r"]],["bsg_strobe_init_val_r",[[18,3],[18,56]],[[18,35],[18,56]],["test_bsg"],["variable","logic"]],["bsg_strobe_init_val_n",[[18,3],[18,79]],[[18,58],[18,79]],["test_bsg"],["variable","bsg_strobe_init_val_r"]],["bsg_strobe_init_val_r_r",[[18,3],[18,104]],[[18,81],[18,104]],["test_bsg"],["variable","bsg_strobe_init_val_n"]],["bsg_strobe_in_r",[[18,3],[18,121]],[[18,106],[18,121]],["test_bsg"],["variable","bsg_strobe_init_val_r_r"]],["bsg_strobe_r",[[20,3],[20,47]],[[20,35],[20,47]],["test_bsg"],["variable","logic"]],["cnt_bsg_strobe",[[22,3],[27,14]],[[23,4],[23,18]],["test_bsg"],["instance","bsg_strobe"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_thermometer_count/test_bsg.sv",[[[[[["test_bsg",[[25,0],[31,4]],[[25,7],[25,15]],[],["module"]],[111,9]],[[["cycle_time_p",[[27,2],[27,29]],[[27,12],[27,24]],["test_bsg"],["parameter-port","parameter"]],["width_p",[[28,2],[28,36]],[[28,12],[28,19]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[29,2],[29,31]],[[29,12],[29,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[30,2],[30,31]],[[30,12],[30,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[33,2],[33,10]],[[33,7],[33,10]],["test_bsg"],["variable","wire"]],["reset",[[34,2],[34,12]],[[34,7],[34,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[36,2],[39,27]],[[37,29],[37,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[41,2],[47,27]],[[44,29],[44,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input",[[57,2],[57,32]],[[57,22],[57,32]],["test_bsg"],["variable","logic"]],["test_output",[[58,2],[58,43]],[[58,32],[58,43]],["test_bsg"],["variable","wire"]],["count",[[61,2],[61,37]],[[61,32],[61,37]],["test_bsg"],["variable","logic"]],["finish_r",[[62,2],[62,16]],[[62,8],[62,16]],["test_bsg"],["variable","logic"]],["bcc",[[64,2],[69,22]],[[65,24],[65,27]],["test_bsg"],["instance","bsg_cycle_counter"]],["DUT",[[105,2],[109,26]],[[106,28],[106,31]],["test_bsg"],["instance","bsg_thermometer_count"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[2,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_wait_after_reset/test_bsg.sv",[[[[[["test_bsg",[[18,0],[23,4]],[[18,7],[18,15]],[],["module"]],[114,9]],[[["lg_wait_cycles_p",[[19,2],[19,40]],[[19,12],[19,28]],["test_bsg"],["parameter-port","parameter"]],["cycle_time_p",[[20,2],[20,34]],[[20,12],[20,24]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[21,2],[21,33]],[[21,12],[21,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[22,2],[22,33]],[[22,12],[22,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[25,2],[25,10]],[[25,7],[25,10]],["test_bsg"],["variable","wire"]],["reset",[[26,2],[26,12]],[[26,7],[26,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[28,2],[31,27]],[[29,29],[29,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[33,2],[39,27]],[[36,29],[36,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_output",[[49,2],[49,19]],[[49,8],[49,19]],["test_bsg"],["variable","logic"]],["test_output_r",[[49,2],[49,34]],[[49,21],[49,34]],["test_bsg"],["variable","test_output"]],["ref_test_output",[[49,2],[49,51]],[[49,36],[49,51]],["test_bsg"],["variable","test_output_r"]],["reset_time",[[50,2],[50,17]],[[50,7],[50,17]],["test_bsg"],["variable","time"]],["ready_time",[[50,2],[50,29]],[[50,19],[50,29]],["test_bsg"],["variable","reset_time"]],["DUT",[[87,2],[92,25]],[[88,27],[88,30]],["test_bsg"],["instance","bsg_wait_after_reset"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[2,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_misc/bsg_wait_cycles/test_bsg.sv",[[[[[["test_bsg",[[21,0],[26,4]],[[21,7],[21,15]],[],["module"]],[145,9]],[[["cycle_time_p",[[22,2],[22,29]],[[22,12],[22,24]],["test_bsg"],["parameter-port","parameter"]],["cycles_p",[[23,2],[23,36]],[[23,12],[23,20]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[24,2],[24,31]],[[24,12],[24,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[25,2],[25,31]],[[25,12],[25,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[28,2],[28,10]],[[28,7],[28,10]],["test_bsg"],["variable","wire"]],["reset",[[29,2],[29,12]],[[29,7],[29,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[31,2],[34,27]],[[32,29],[32,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[36,2],[42,27]],[[39,29],[39,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["test_input_activate",[[53,2],[53,27]],[[53,8],[53,27]],["test_bsg"],["variable","logic"]],["test_output",[[53,2],[53,40]],[[53,29],[53,40]],["test_bsg"],["variable","test_input_activate"]],["ref_test_output",[[53,2],[53,57]],[[53,42],[53,57]],["test_bsg"],["variable","test_output"]],["activate",[[54,2],[54,16]],[[54,8],[54,16]],["test_bsg"],["variable","logic"]],["finish",[[54,2],[54,24]],[[54,18],[54,24]],["test_bsg"],["variable","activate"]],["active_time",[[56,2],[56,19]],[[56,8],[56,19]],["test_bsg"],["variable","time"]],["wait_after_reset",[[58,2],[63,25]],[[59,27],[59,43]],["test_bsg"],["instance","bsg_wait_after_reset"]],["DUT",[[117,2],[123,20]],[[118,22],[118,25]],["test_bsg"],["instance","bsg_wait_cycles"]]]]]],null,null,null,[["CYCLES_P",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]],["WAIT_AFTER_RESET_P",[[1,0],[2,0]],[[1,8],[1,26]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_mux_test/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[31,0]],[[["width_p",[[2,0],[2,23]],[[2,11],[2,18]],["testbench"],["localparam"]],["els_p",[[3,0],[3,21]],[[3,11],[3,16]],["testbench"],["localparam"]],["data_li",[[5,0],[5,27]],[[5,20],[5,27]],["testbench"],["variable","logic"]],["data_lo",[[5,0],[5,36]],[[5,29],[5,36]],["testbench"],["variable","data_li"]],["sel_li",[[6,0],[6,12]],[[6,6],[6,12]],["testbench"],["variable","logic"]],["mux",[[8,0],[15,1]],[[11,2],[11,5]],["testbench"],["instance","bsg_mux"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_barrier/test.sv",[[[[[["test",[[0,0],[0,12]],[[0,7],[0,11]],[],["module"]],[90,9]],[[["i",[[2,2],[2,10]],[[2,9],[2,10]],["test"],["variable","genvar"]],["nodes_p",[[3,2],[3,23]],[[3,13],[3,20]],["test"],["localparam"]],["wi_nets",[[4,2],[4,26]],[[4,19],[4,26]],["test"],["variable","wire"]],["ei_nets",[[4,2],[4,35]],[[4,28],[4,35]],["test"],["variable","wi_nets"]],["pi_nets",[[5,2],[5,29]],[[5,22],[5,29]],["test"],["variable","logic"]],["po_nets",[[5,2],[5,38]],[[5,31],[5,38]],["test"],["variable","pi_nets"]],["clk_li",[[6,2],[6,14]],[[6,8],[6,14]],["test"],["variable","logic"]],["reset_li",[[6,2],[6,24]],[[6,16],[6,24]],["test"],["variable","clk_li"]],["ins_p",[[12,2],[18,65]],[[12,32],[12,37]],["test"],["localparam"]],["outs_p",[[20,2],[27,24]],[[20,32],[20,38]],["test"],["localparam"]],["one",[[38,6],[45,4]],[[38,32],[38,35]],["test"],["instance","bsg_barrier"]],["dff",[[60,2],[65,3]],[[60,37],[60,40]],["test"],["instance","bsg_dff_reset"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/test_pkg.sv",[[[[[["test_pkg",[[1,0],[1,17]],[[1,8],[1,16]],[],["package"]],[31,0]],[]]],null,null,null,[["test_packet_width",[[8,2],[11,2]],[[8,10],[8,27]],["source.systemverilog"],["macro"]],["test_link_sif_width",[[11,2],[15,2]],[[11,10],[11,29]],["source.systemverilog"],["macro"]],["declare_test_link_sif_s",[[15,2],[28,0]],[[15,10],[15,33]],["source.systemverilog"],["macro"]]]],[],0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/test_tile.sv",[[[[[["test_tile",[[4,0],[32,4]],[[4,7],[4,16]],[],["module"]],[172,9]],[[["dims_p",[[7,4],[7,22]],[[7,14],[7,20]],["test_tile"],["parameter-port","parameter"]],["x_cord_width_p",[[8,6],[8,32]],[[8,16],[8,30]],["test_tile"],["parameter-port","parameter"]],["y_cord_width_p",[[9,6],[9,32]],[[9,16],[9,30]],["test_tile"],["parameter-port","parameter"]],["num_tiles_x_p",[[10,6],[10,32]],[[10,16],[10,29]],["test_tile"],["parameter-port","parameter"]],["num_tiles_y_p",[[11,6],[11,31]],[[11,16],[11,29]],["test_tile"],["parameter-port","parameter"]],["data_width_p",[[12,6],[12,31]],[[12,16],[12,28]],["test_tile"],["parameter-port","parameter"]],["ruche_factor_X_p",[[13,6],[13,34]],[[13,16],[13,32]],["test_tile"],["parameter-port","parameter"]],["ruche_factor_Y_p",[[14,6],[14,34]],[[14,16],[14,32]],["test_tile"],["parameter-port","parameter"]],["XY_order_p",[[15,6],[15,28]],[[15,16],[15,26]],["test_tile"],["parameter-port","parameter"]],["dirs_lp",[[16,6],[16,36]],[[16,16],[16,23]],["test_tile"],["parameter-port","parameter"]],["depopulated_p",[[17,6],[17,31]],[[17,16],[17,29]],["test_tile"],["parameter-port","parameter"]],["link_sif_width_lp",[[19,6],[19,100]],[[19,16],[19,33]],["test_tile"],["parameter-port","parameter"]],["clk_i",[[22,4],[22,15]],[[22,10],[22,15]],["test_tile"],["port","input"]],["reset_i",[[23,6],[23,19]],[[23,12],[23,19]],["test_tile"],["port","input"]],["link_i",[[25,6],[25,56]],[[25,50],[25,56]],["test_tile"],["port","input"]],["link_o",[[26,6],[26,56]],[[26,50],[26,56]],["test_tile"],["port","output"]],["my_x_i",[[28,6],[28,39]],[[28,33],[28,39]],["test_tile"],["port","input"]],["my_y_i",[[29,6],[29,39]],[[29,33],[29,39]],["test_tile"],["port","input"]],["done_o",[[31,6],[31,25]],[[31,19],[31,25]],["test_tile"],["port","logic"]],["fifo_els_arr_t",[[35,2],[35,42]],[[35,14],[35,28]],["test_tile"],["typedef","int"]],["num_tiles_lp",[[47,2],[47,56]],[[47,13],[47,25]],["test_tile"],["localparam"]],["test_packet_s",[[50,2],[50,70]],[[50,2],[50,70]],["test_tile"],["typedef","#AnonymousStructUnion25"]],["link_li",[[51,2],[51,39]],[[51,32],[51,39]],["test_tile"],["variable","test_link_sif_s"]],["link_lo",[[52,2],[52,39]],[[52,32],[52,39]],["test_tile"],["variable","test_link_sif_s"]],["packet_lo",[[56,2],[56,25]],[[56,16],[56,25]],["test_tile"],["variable","test_packet_s"]],["packet_li",[[57,2],[57,25]],[[57,16],[57,25]],["test_tile"],["variable","test_packet_s"]],["router",[[61,2],[80,3]],[[71,4],[71,10]],["test_tile"],["instance","bsg_mesh_router_buffered"]],["my_id",[[82,2],[82,80]],[[82,26],[82,31]],["test_tile"],["variable","wire"]],["curr_x_r",[[86,2],[86,37]],[[86,29],[86,37]],["test_tile"],["variable","logic"]],["curr_x_n",[[86,2],[86,47]],[[86,39],[86,47]],["test_tile"],["variable","curr_x_r"]],["curr_y_r",[[87,2],[87,37]],[[87,29],[87,37]],["test_tile"],["variable","logic"]],["curr_y_n",[[87,2],[87,47]],[[87,39],[87,47]],["test_tile"],["variable","curr_y_r"]],["send_count_r",[[88,2],[88,22]],[[88,10],[88,22]],["test_tile"],["variable","integer"]],["send_count_n",[[88,2],[88,36]],[[88,24],[88,36]],["test_tile"],["variable","send_count_r"]],["v_r",[[136,2],[136,30]],[[136,27],[136,30]],["test_tile"],["variable","logic"]],["v_n",[[136,2],[136,35]],[[136,32],[136,35]],["test_tile"],["variable","v_r"]]],[["test_pkg",["*"]],["bsg_noc_pkg",["*"]]],[[[["get_fifo_els",[[37,2],[37,40]],[[37,26],[37,38]],["test_tile"],["function"]],[44,12]],[[["retval",[[38,4],[38,25]],[[38,19],[38,25]],["test_tile","get_fifo_els"],["variable","fifo_els_arr_t"]]]]],[[["#AnonymousStructUnion25",[[50,2],[50,70]],[[50,2],[50,70]],["test_tile"],["struct"]],[50,69]],[[["data",[[50,2],[50,70]],[[50,2],[50,70]],["test_tile","#AnonymousStructUnion25"],["struct_union_member"]],["y_cord",[[50,2],[50,70]],[[50,2],[50,70]],["test_tile","#AnonymousStructUnion25"],["struct_union_member"]],["x_cord",[[50,2],[50,70]],[[50,2],[50,70]],["test_tile","#AnonymousStructUnion25"],["struct_union_member"]]]]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/all_to_all/testbench.sv",[[[[[["testbench",[[3,0],[3,19]],[[3,7],[3,16]],[],["module"]],[177,9]],[[["clk",[[9,2],[9,9]],[[9,6],[9,9]],["testbench"],["variable","bit"]],["reset",[[10,2],[10,11]],[[10,6],[10,11]],["testbench"],["variable","bit"]],["cg0",[[12,2],[14,17]],[[14,4],[14,7]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["rg0",[[17,2],[23,3]],[[20,4],[20,7]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["num_tiles_x_p",[[26,2],[26,36]],[[26,13],[26,26]],["testbench"],["localparam"]],["num_tiles_y_p",[[27,2],[27,36]],[[27,13],[27,26]],["testbench"],["localparam"]],["dims_p",[[28,2],[28,30]],[[28,13],[28,19]],["testbench"],["localparam"]],["ruche_factor_X_p",[[29,2],[29,41]],[[29,13],[29,29]],["testbench"],["localparam"]],["ruche_factor_Y_p",[[30,2],[30,41]],[[30,13],[30,29]],["testbench"],["localparam"]],["XY_order_p",[[31,2],[31,36]],[[31,13],[31,23]],["testbench"],["localparam"]],["dirs_lp",[[32,2],[32,36]],[[32,13],[32,20]],["testbench"],["localparam"]],["data_width_p",[[33,2],[33,31]],[[33,13],[33,25]],["testbench"],["localparam"]],["depopulated_p",[[34,2],[34,42]],[[34,13],[34,26]],["testbench"],["localparam"]],["x_cord_width_lp",[[35,2],[35,62]],[[35,13],[35,28]],["testbench"],["localparam"]],["y_cord_width_lp",[[36,2],[36,62]],[[36,13],[36,28]],["testbench"],["localparam"]],["test_packet_s",[[51,2],[51,72]],[[51,2],[51,72]],["testbench"],["typedef","#AnonymousStructUnion26"]],["link_li",[[52,2],[52,77]],[[52,70],[52,77]],["testbench"],["variable","test_link_sif_s"]],["link_lo",[[53,2],[53,77]],[[53,70],[53,77]],["testbench"],["variable","test_link_sif_s"]],["done_lo",[[54,2],[54,54]],[[54,47],[54,54]],["testbench"],["variable","logic"]],["tile",[[59,6],[81,7]],[[70,8],[70,12]],["testbench"],["instance","test_tile"]]],[["test_pkg",["*"]],["bsg_noc_pkg",["*"]],["bsg_mesh_router_pkg",["*"]]],[[[["#AnonymousStructUnion26",[[51,2],[51,72]],[[51,2],[51,72]],["testbench"],["struct"]],[51,71]],[[["data",[[51,2],[51,72]],[[51,2],[51,72]],["testbench","#AnonymousStructUnion26"],["struct_union_member"]],["y_cord",[[51,2],[51,72]],[[51,2],[51,72]],["testbench","#AnonymousStructUnion26"],["struct_union_member"]],["x_cord",[[51,2],[51,72]],[[51,2],[51,72]],["testbench","#AnonymousStructUnion26"],["struct_union_member"]]]]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_router/test_bsg.sv",[[[[[["test_bsg",[[28,0],[33,2]],[[28,7],[28,15]],[],["module"]],[347,9]],[[["cycle_time_p",[[30,2],[30,29]],[[30,12],[30,24]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_lo_p",[[31,2],[31,31]],[[31,12],[31,29]],["test_bsg"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[32,2],[32,31]],[[32,12],[32,29]],["test_bsg"],["parameter-port","parameter"]],["clk",[[36,2],[36,10]],[[36,7],[36,10]],["test_bsg"],["variable","wire"]],["reset",[[37,2],[37,12]],[[37,7],[37,12]],["test_bsg"],["variable","wire"]],["clock_gen",[[39,2],[42,27]],[[40,29],[40,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[44,2],[50,27]],[[47,29],[47,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["medge_lp",[[52,2],[52,46]],[[52,13],[52,21]],["test_bsg"],["localparam"]],["msize_lp",[[53,2],[53,42]],[[53,13],[53,21]],["test_bsg"],["localparam"]],["x_cord_width_lp",[[54,2],[54,57]],[[54,13],[54,28]],["test_bsg"],["localparam"]],["y_cord_width_lp",[[55,2],[55,57]],[[55,13],[55,28]],["test_bsg"],["localparam"]],["width_lp",[[58,2],[58,76]],[[58,13],[58,21]],["test_bsg"],["localparam"]],["dims_lp",[[60,2],[60,25]],[[60,13],[60,20]],["test_bsg"],["localparam"]],["dirs_lp",[[61,2],[61,37]],[[61,13],[61,20]],["test_bsg"],["localparam"]],["test_input_valid",[[74,2],[74,52]],[[74,36],[74,52]],["test_bsg"],["variable","logic"]],["test_input_ready",[[75,2],[75,52]],[[75,36],[75,52]],["test_bsg"],["variable","logic"]],["test_input_data",[[76,2],[76,65]],[[76,50],[76,65]],["test_bsg"],["variable","logic"]],["test_output_yumi",[[78,2],[78,52]],[[78,36],[78,52]],["test_bsg"],["variable","logic"]],["test_output_valid",[[79,2],[79,53]],[[79,36],[79,53]],["test_bsg"],["variable","logic"]],["test_output_data",[[80,2],[80,66]],[[80,50],[80,66]],["test_bsg"],["variable","logic"]],["i",[[89,2],[89,10]],[[89,9],[89,10]],["test_bsg"],["variable","genvar"]],["j",[[89,2],[89,13]],[[89,12],[89,13]],["test_bsg"],["variable","i"]],["uut",[[92,4],[110,22]],[[96,23],[96,26]],["test_bsg"],["instance","bsg_mesh_router"]],["fifo_up",[[149,4],[163,26]],[[152,27],[152,34]],["test_bsg"],["instance","bsg_fifo_1r1w_small"]],["fifo_down",[[165,4],[179,26]],[[168,27],[168,36]],["test_bsg"],["instance","bsg_fifo_1r1w_small"]],["fifo_right",[[187,6],[201,28]],[[190,29],[190,39]],["test_bsg"],["instance","bsg_fifo_1r1w_small"]],["fifo_left",[[203,6],[217,28]],[[206,29],[206,38]],["test_bsg"],["instance","bsg_fifo_1r1w_small"]],["test_stim_data_in",[[226,2],[226,54]],[[226,37],[226,54]],["test_bsg"],["variable","logic"]],["test_stim_valid_in",[[227,2],[227,41]],[[227,23],[227,41]],["test_bsg"],["variable","logic"]],["test_stim_ready_out",[[228,2],[228,42]],[[228,23],[228,42]],["test_bsg"],["variable","logic"]],["fifo_proc_in",[[232,4],[246,26]],[[235,27],[235,39]],["test_bsg"],["instance","bsg_fifo_1r1w_small"]],["count",[[256,2],[256,65]],[[256,60],[256,65]],["test_bsg"],["variable","logic"]],["finish_input",[[257,2],[257,35]],[[257,23],[257,35]],["test_bsg"],["variable","logic"]],["output_count",[[291,2],[291,72]],[[291,60],[291,72]],["test_bsg"],["variable","logic"]],["test_output_data_r",[[292,2],[292,55]],[[292,37],[292,55]],["test_bsg"],["variable","logic"]],["finish",[[293,2],[293,29]],[[293,23],[293,29]],["test_bsg"],["variable","logic"]],["finish_r",[[295,2],[295,16]],[[295,8],[295,16]],["test_bsg"],["variable","logic"]]]]]],null,[["bsg_noc_pkg",["Dirs","P","W","E","N","S"]]],null,[["DATA_WIDTH_P",[[0,0],[1,0]],[[0,8],[0,20]],["source.systemverilog"],["macro"]],["MESH_EDGE_P",[[1,0],[2,0]],[[1,8],[1,19]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_mesh_to_ring_stitch/test_mesh_to_ring_stitch.sv",[[[[[["test_mesh_to_ring_stitch",[[4,0],[11,4]],[[4,7],[4,31]],[],["module"]],[81,9]],[[["cycle_time_p",[[6,2],[6,29]],[[6,12],[6,24]],["test_mesh_to_ring_stitch"],["parameter-port","parameter"]],["num_tiles_x_p",[[7,2],[7,30]],[[7,13],[7,26]],["test_mesh_to_ring_stitch"],["parameter-port","localparam"]],["num_tiles_y_p",[[8,2],[8,30]],[[8,13],[8,26]],["test_mesh_to_ring_stitch"],["parameter-port","localparam"]],["reset_cycles_lo_p",[[9,2],[9,31]],[[9,12],[9,29]],["test_mesh_to_ring_stitch"],["parameter-port","parameter"]],["reset_cycles_hi_p",[[10,2],[10,31]],[[10,12],[10,29]],["test_mesh_to_ring_stitch"],["parameter-port","parameter"]],["clk",[[16,2],[16,10]],[[16,7],[16,10]],["test_mesh_to_ring_stitch"],["variable","wire"]],["reset",[[17,2],[17,12]],[[17,7],[17,12]],["test_mesh_to_ring_stitch"],["variable","wire"]],["clock_gen",[[19,2],[22,27]],[[20,29],[20,38]],["test_mesh_to_ring_stitch"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[24,2],[30,27]],[[27,29],[27,38]],["test_mesh_to_ring_stitch"],["instance","bsg_nonsynth_reset_gen"]],["b_lp",[[32,3],[32,23]],[[32,14],[32,18]],["test_mesh_to_ring_stitch"],["localparam"]],["f_lp",[[33,3],[33,23]],[[33,14],[33,18]],["test_mesh_to_ring_stitch"],["localparam"]],["x_lp",[[34,3],[34,37]],[[34,14],[34,18]],["test_mesh_to_ring_stitch"],["localparam"]],["y_lp",[[35,3],[35,37]],[[35,14],[35,18]],["test_mesh_to_ring_stitch"],["localparam"]],["ids",[[37,3],[37,56]],[[37,53],[37,56]],["test_mesh_to_ring_stitch"],["variable","logic"]],["back_in",[[38,3],[38,47]],[[38,40],[38,47]],["test_mesh_to_ring_stitch"],["variable","logic"]],["back_out",[[38,3],[38,57]],[[38,49],[38,57]],["test_mesh_to_ring_stitch"],["variable","back_in"]],["fwd_in",[[39,3],[39,46]],[[39,40],[39,46]],["test_mesh_to_ring_stitch"],["variable","logic"]],["fwd_out",[[39,3],[39,55]],[[39,48],[39,55]],["test_mesh_to_ring_stitch"],["variable","fwd_in"]],["m2r",[[41,3],[51,7]],[[45,31],[45,34]],["test_mesh_to_ring_stitch"],["instance","bsg_mesh_to_ring_stitch"]],["xx",[[66,3],[66,13]],[[66,11],[66,13]],["test_mesh_to_ring_stitch"],["variable","integer"]],["yy",[[66,3],[66,16]],[[66,14],[66,16]],["test_mesh_to_ring_stitch"],["variable","xx"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_router_crossbar_o_by_i/i2_o1/bsg_router_crossbar_o_by_i_tester.sv",[[[[[["bsg_router_crossbar_o_by_i_tester",[[9,0],[9,43]],[[9,7],[9,40]],[],["module"]],[97,9]],[[["nodes_lp",[[10,3],[10,27]],[[10,14],[10,22]],["bsg_router_crossbar_o_by_i_tester"],["localparam"]],["i_els_lp",[[11,3],[11,27]],[[11,14],[11,22]],["bsg_router_crossbar_o_by_i_tester"],["localparam"]],["o_els_lp",[[12,3],[12,27]],[[12,14],[12,22]],["bsg_router_crossbar_o_by_i_tester"],["localparam"]],["flit_width_lp",[[13,3],[13,33]],[[13,14],[13,27]],["bsg_router_crossbar_o_by_i_tester"],["localparam"]],["i",[[15,3],[15,11]],[[15,10],[15,11]],["bsg_router_crossbar_o_by_i_tester"],["variable","genvar"]],["clk_i",[[17,3],[17,20]],[[17,15],[17,20]],["bsg_router_crossbar_o_by_i_tester"],["variable","logic"]],["reset_i",[[19,3],[19,16]],[[19,9],[19,16]],["bsg_router_crossbar_o_by_i_tester"],["variable","logic"]],["v_li",[[22,3],[22,25]],[[22,21],[22,25]],["bsg_router_crossbar_o_by_i_tester"],["variable","wire"]],["data_li",[[23,3],[23,47]],[[23,40],[23,47]],["bsg_router_crossbar_o_by_i_tester"],["variable","wire"]],["ready_lo",[[24,3],[24,29]],[[24,21],[24,29]],["bsg_router_crossbar_o_by_i_tester"],["variable","wire"]],["proc_v_lo",[[27,3],[27,52]],[[27,43],[27,52]],["bsg_router_crossbar_o_by_i_tester"],["variable","logic"]],["proc_data_lo",[[28,3],[28,54]],[[28,42],[28,54]],["bsg_router_crossbar_o_by_i_tester"],["variable","wire"]],["proc_ready_li",[[29,3],[29,41]],[[29,28],[29,41]],["bsg_router_crossbar_o_by_i_tester"],["variable","wire"]],["xbar",[[37,1],[53,7]],[[41,9],[41,13]],["bsg_router_crossbar_o_by_i_tester"],["instance","bsg_router_crossbar_o_by_i"]],["j",[[67,3],[67,12]],[[67,11],[67,12]],["bsg_router_crossbar_o_by_i_tester"],["variable","integer"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_concentrator/bsg_wormhole_concentrator_test_node.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_concentrator/bsg_wormhole_concentrator_tester.sv",[[[[[["bsg_wormhole_concentrator_tester",[[9,0],[53,5]],[[9,7],[9,39]],[],["module"]],[398,9]],[[["dims_p",[[16,3],[16,23]],[[16,13],[16,19]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["reverse_order_p",[[18,3],[18,32]],[[18,13],[18,28]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["node_num_channels_p",[[21,3],[21,36]],[[21,13],[21,32]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["channel_width_p",[[22,3],[22,32]],[[22,13],[22,28]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["x_marker_p",[[24,3],[24,27]],[[24,13],[24,23]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["y_marker_p",[[25,3],[25,27]],[[25,13],[25,23]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["x_width_p",[[26,3],[26,35]],[[26,13],[26,22]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["y_width_p",[[27,3],[27,48]],[[27,13],[27,22]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["cord_markers_pos_full_p",[[28,3],[28,76]],[[28,17],[28,40]],["bsg_wormhole_concentrator_tester"],["parameter-port","int"]],["flit_width_p",[[31,3],[31,30]],[[31,13],[31,25]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["len_width_p",[[33,3],[33,29]],[[33,13],[33,24]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["num_in_p",[[35,3],[35,29]],[[35,13],[35,21]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["cid_width_p",[[37,3],[37,53]],[[37,13],[37,24]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["dirs_p",[[39,3],[39,32]],[[39,13],[39,19]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["cord_markers_pos_p",[[40,3],[40,81]],[[40,17],[40,35]],["bsg_wormhole_concentrator_tester"],["parameter-port","int"]],["routing_matrix_p",[[41,3],[43,77]],[[41,47],[41,63]],["bsg_wormhole_concentrator_tester"],["parameter-port","bit"]],["cord_width_p",[[45,3],[45,54]],[[45,13],[45,25]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["hold_on_valid_p",[[50,3],[50,32]],[[50,13],[50,28]],["bsg_wormhole_concentrator_tester"],["parameter-port","parameter"]],["node_clk",[[58,2],[58,16]],[[58,8],[58,16]],["bsg_wormhole_concentrator_tester"],["variable","logic"]],["node_reset",[[59,2],[59,18]],[[59,8],[59,18]],["bsg_wormhole_concentrator_tester"],["variable","logic"]],["clk",[[60,2],[60,11]],[[60,8],[60,11]],["bsg_wormhole_concentrator_tester"],["variable","logic"]],["reset",[[61,2],[61,13]],[[61,8],[61,13]],["bsg_wormhole_concentrator_tester"],["variable","logic"]],["node_en",[[63,2],[63,30]],[[63,23],[63,30]],["bsg_wormhole_concentrator_tester"],["variable","logic"]],["error",[[64,2],[64,28]],[[64,23],[64,28]],["bsg_wormhole_concentrator_tester"],["variable","logic"]],["sent",[[65,2],[65,33]],[[65,29],[65,33]],["bsg_wormhole_concentrator_tester"],["variable","logic"]],["received",[[65,2],[65,43]],[[65,35],[65,43]],["bsg_wormhole_concentrator_tester"],["variable","sent"]],["dest_cid",[[67,2],[67,48]],[[67,40],[67,48]],["bsg_wormhole_concentrator_tester"],["variable","logic"]],["master_node_link_li",[[69,2],[69,61]],[[69,42],[69,61]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["master_node_link_lo",[[70,2],[70,61]],[[70,42],[70,61]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["master_concentrated_link_li",[[72,2],[72,54]],[[72,27],[72,54]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["master_concentrated_link_lo",[[73,2],[73,54]],[[73,27],[73,54]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["master_router_link_li",[[75,2],[75,61]],[[75,40],[75,61]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["master_router_link_lo",[[76,2],[76,61]],[[76,40],[76,61]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["client_router_link_li",[[78,2],[78,61]],[[78,40],[78,61]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["client_router_link_lo",[[79,2],[79,61]],[[79,40],[79,61]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["client_concentrated_link_li",[[81,2],[81,54]],[[81,27],[81,54]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["client_concentrated_link_lo",[[82,2],[82,54]],[[82,27],[82,54]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["client_node_link_li",[[84,2],[84,61]],[[84,42],[84,61]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["client_node_link_lo",[[85,2],[85,61]],[[85,42],[85,61]],["bsg_wormhole_concentrator_tester"],["variable","bsg_ready_and_link_sif_s"]],["master_cord",[[87,2],[87,38]],[[87,27],[87,38]],["bsg_wormhole_concentrator_tester"],["variable","logic"]],["client_cord",[[87,2],[87,51]],[[87,40],[87,51]],["bsg_wormhole_concentrator_tester"],["variable","master_cord"]],["i",[[91,2],[91,10]],[[91,9],[91,10]],["bsg_wormhole_concentrator_tester"],["variable","genvar"]],["node",[[214,4],[243,5]],[[223,6],[223,10]],["bsg_wormhole_concentrator_tester"],["instance","bsg_wormhole_concentrator_test_node"]],["master_concentrator",[[127,2],[145,3]],[[134,5],[134,24]],["bsg_wormhole_concentrator_tester"],["instance","bsg_wormhole_concentrator"]],["wr_master",[[147,3],[160,2]],[[154,9],[154,18]],["bsg_wormhole_concentrator_tester"],["instance","bsg_wormhole_router"]],["wr_client",[[177,3],[190,2]],[[184,9],[184,18]],["bsg_wormhole_concentrator_tester"],["instance","bsg_wormhole_router"]],["client_concentrator",[[192,2],[210,3]],[[199,5],[199,24]],["bsg_wormhole_concentrator_tester"],["instance","bsg_wormhole_concentrator"]],["j",[[246,2],[246,11]],[[246,10],[246,11]],["bsg_wormhole_concentrator_tester"],["variable","integer"]],["k",[[246,2],[246,14]],[[246,13],[246,14]],["bsg_wormhole_concentrator_tester"],["variable","j"]],["m",[[246,2],[246,17]],[[246,16],[246,17]],["bsg_wormhole_concentrator_tester"],["variable","k"]],["n",[[246,2],[246,20]],[[246,19],[246,20]],["bsg_wormhole_concentrator_tester"],["variable","m"]],["idx",[[246,2],[246,25]],[[246,22],[246,25]],["bsg_wormhole_concentrator_tester"],["variable","n"]]],[["bsg_noc_pkg",["*"]],["bsg_wormhole_router_pkg",["*"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_network/bsg_wormhole_network_test_node_client.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_network/bsg_wormhole_network_test_node_master.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_network/bsg_wormhole_network_tester.sv",[[[[[["bsg_wormhole_network_tester",[[12,0],[148,5]],[[12,7],[12,34]],[],["module"]],[647,9]],[[["node_num_channels_p",[[29,3],[29,36]],[[29,13],[29,32]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["ct_num_in_p",[[36,3],[36,28]],[[36,13],[36,24]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["tag_width_p",[[41,3],[41,48]],[[41,13],[41,24]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["link_width_p",[[45,3],[45,30]],[[45,13],[45,25]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["flit_width_p",[[51,3],[51,54]],[[51,13],[51,25]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["dims_p",[[54,3],[54,23]],[[54,13],[54,19]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["cord_markers_pos_p",[[69,3],[69,55]],[[69,17],[69,35]],["bsg_wormhole_network_tester"],["parameter-port","int"]],["dirs_p",[[75,3],[75,32]],[[75,13],[75,19]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["routing_matrix_p",[[76,3],[76,73]],[[76,47],[76,63]],["bsg_wormhole_network_tester"],["parameter-port","bit"]],["len_width_p",[[86,3],[86,47]],[[86,13],[86,24]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["ct_remote_credits_p",[[98,3],[98,37]],[[98,13],[98,32]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["ct_credit_decimation_p",[[107,3],[107,62]],[[107,13],[107,35]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["ct_lg_credit_decimation_p",[[111,3],[111,75]],[[111,13],[111,38]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["ct_use_pseudo_large_fifo_p",[[127,3],[127,43]],[[127,13],[127,39]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["channel_width_p",[[133,3],[133,32]],[[133,13],[133,28]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["num_channels_p",[[136,3],[136,31]],[[136,13],[136,27]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["lg_fifo_depth_p",[[140,3],[140,32]],[[140,13],[140,28]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["lg_credit_to_token_decimation_p",[[144,3],[144,48]],[[144,13],[144,44]],["bsg_wormhole_network_tester"],["parameter-port","parameter"]],["cord_width_lp",[[151,2],[151,56]],[[151,13],[151,26]],["bsg_wormhole_network_tester"],["localparam"]],["out_node_cord",[[154,2],[154,31]],[[154,13],[154,26]],["bsg_wormhole_network_tester"],["localparam"]],["in_node_cord",[[155,2],[155,31]],[[155,13],[155,25]],["bsg_wormhole_network_tester"],["localparam"]],["en_0",[[160,2],[160,12]],[[160,8],[160,12]],["bsg_wormhole_network_tester"],["variable","logic"]],["en_1",[[160,2],[160,18]],[[160,14],[160,18]],["bsg_wormhole_network_tester"],["variable","en_0"]],["error_0",[[161,2],[161,15]],[[161,8],[161,15]],["bsg_wormhole_network_tester"],["variable","logic"]],["error_1",[[161,2],[161,24]],[[161,17],[161,24]],["bsg_wormhole_network_tester"],["variable","error_0"]],["sent_0",[[162,2],[162,21]],[[162,15],[162,21]],["bsg_wormhole_network_tester"],["variable","logic"]],["sent_1",[[162,2],[162,29]],[[162,23],[162,29]],["bsg_wormhole_network_tester"],["variable","sent_0"]],["received_0",[[163,2],[163,25]],[[163,15],[163,25]],["bsg_wormhole_network_tester"],["variable","logic"]],["received_1",[[163,2],[163,37]],[[163,27],[163,37]],["bsg_wormhole_network_tester"],["variable","received_0"]],["router_clk_0",[[166,2],[166,20]],[[166,8],[166,20]],["bsg_wormhole_network_tester"],["variable","logic"]],["router_clk_1",[[166,2],[166,34]],[[166,22],[166,34]],["bsg_wormhole_network_tester"],["variable","router_clk_0"]],["router_reset_0",[[167,2],[167,22]],[[167,8],[167,22]],["bsg_wormhole_network_tester"],["variable","logic"]],["router_reset_1",[[167,2],[167,38]],[[167,24],[167,38]],["bsg_wormhole_network_tester"],["variable","router_reset_0"]],["core_upstream_downstream_reset_0",[[170,2],[170,40]],[[170,8],[170,40]],["bsg_wormhole_network_tester"],["variable","logic"]],["core_upstream_downstream_reset_1",[[170,2],[170,74]],[[170,42],[170,74]],["bsg_wormhole_network_tester"],["variable","core_upstream_downstream_reset_0"]],["io_upstream_clk_0",[[173,2],[173,25]],[[173,8],[173,25]],["bsg_wormhole_network_tester"],["variable","logic"]],["io_upstream_clk_1",[[173,2],[173,44]],[[173,27],[173,44]],["bsg_wormhole_network_tester"],["variable","io_upstream_clk_0"]],["io_upstream_reset_0",[[174,2],[174,27]],[[174,8],[174,27]],["bsg_wormhole_network_tester"],["variable","logic"]],["io_upstream_reset_1",[[174,2],[174,48]],[[174,29],[174,48]],["bsg_wormhole_network_tester"],["variable","io_upstream_reset_0"]],["token_reset_0",[[177,2],[177,21]],[[177,8],[177,21]],["bsg_wormhole_network_tester"],["variable","logic"]],["token_reset_1",[[177,2],[177,36]],[[177,23],[177,36]],["bsg_wormhole_network_tester"],["variable","token_reset_0"]],["io_downstream_reset_0",[[180,2],[180,50]],[[180,29],[180,50]],["bsg_wormhole_network_tester"],["variable","logic"]],["io_downstream_reset_1",[[180,2],[180,73]],[[180,52],[180,73]],["bsg_wormhole_network_tester"],["variable","io_downstream_reset_0"]],["out_node_link_li",[[183,2],[183,61]],[[183,45],[183,61]],["bsg_wormhole_network_tester"],["variable","bsg_ready_and_link_sif_s"]],["out_node_link_lo",[[184,2],[184,61]],[[184,45],[184,61]],["bsg_wormhole_network_tester"],["variable","bsg_ready_and_link_sif_s"]],["out_router_link_li",[[186,2],[186,75]],[[186,57],[186,75]],["bsg_wormhole_network_tester"],["variable","bsg_ready_and_link_sif_s"]],["out_router_link_lo",[[187,2],[187,75]],[[187,57],[187,75]],["bsg_wormhole_network_tester"],["variable","bsg_ready_and_link_sif_s"]],["out_ct_fifo_valid_lo",[[189,2],[189,46]],[[189,26],[189,46]],["bsg_wormhole_network_tester"],["variable","logic"]],["out_ct_fifo_yumi_li",[[189,2],[189,67]],[[189,48],[189,67]],["bsg_wormhole_network_tester"],["variable","out_ct_fifo_valid_lo"]],["out_ct_fifo_valid_li",[[190,2],[190,46]],[[190,26],[190,46]],["bsg_wormhole_network_tester"],["variable","logic"]],["out_ct_fifo_yumi_lo",[[190,2],[190,67]],[[190,48],[190,67]],["bsg_wormhole_network_tester"],["variable","out_ct_fifo_valid_li"]],["out_ct_fifo_data_lo",[[191,2],[191,63]],[[191,44],[191,63]],["bsg_wormhole_network_tester"],["variable","logic"]],["out_ct_fifo_data_li",[[191,2],[191,84]],[[191,65],[191,84]],["bsg_wormhole_network_tester"],["variable","out_ct_fifo_data_lo"]],["out_ct_valid_lo",[[193,2],[193,23]],[[193,8],[193,23]],["bsg_wormhole_network_tester"],["variable","logic"]],["out_ct_ready_li",[[193,2],[193,40]],[[193,25],[193,40]],["bsg_wormhole_network_tester"],["variable","out_ct_valid_lo"]],["out_ct_valid_li",[[194,2],[194,23]],[[194,8],[194,23]],["bsg_wormhole_network_tester"],["variable","logic"]],["out_ct_yumi_lo",[[194,2],[194,39]],[[194,25],[194,39]],["bsg_wormhole_network_tester"],["variable","out_ct_valid_li"]],["out_ct_data_lo",[[195,2],[195,41]],[[195,27],[195,41]],["bsg_wormhole_network_tester"],["variable","logic"]],["out_ct_data_li",[[195,2],[195,57]],[[195,43],[195,57]],["bsg_wormhole_network_tester"],["variable","out_ct_data_lo"]],["edge_clk_0",[[197,2],[197,39]],[[197,29],[197,39]],["bsg_wormhole_network_tester"],["variable","logic"]],["edge_valid_0",[[197,2],[197,53]],[[197,41],[197,53]],["bsg_wormhole_network_tester"],["variable","edge_clk_0"]],["edge_token_0",[[197,2],[197,67]],[[197,55],[197,67]],["bsg_wormhole_network_tester"],["variable","edge_valid_0"]],["edge_data_0",[[198,2],[198,61]],[[198,50],[198,61]],["bsg_wormhole_network_tester"],["variable","logic"]],["edge_clk_1",[[200,2],[200,39]],[[200,29],[200,39]],["bsg_wormhole_network_tester"],["variable","logic"]],["edge_valid_1",[[200,2],[200,53]],[[200,41],[200,53]],["bsg_wormhole_network_tester"],["variable","edge_clk_1"]],["edge_token_1",[[200,2],[200,67]],[[200,55],[200,67]],["bsg_wormhole_network_tester"],["variable","edge_valid_1"]],["edge_data_1",[[201,2],[201,61]],[[201,50],[201,61]],["bsg_wormhole_network_tester"],["variable","logic"]],["in_ct_valid_lo",[[203,2],[203,22]],[[203,8],[203,22]],["bsg_wormhole_network_tester"],["variable","logic"]],["in_ct_ready_li",[[203,2],[203,38]],[[203,24],[203,38]],["bsg_wormhole_network_tester"],["variable","in_ct_valid_lo"]],["in_ct_valid_li",[[204,2],[204,22]],[[204,8],[204,22]],["bsg_wormhole_network_tester"],["variable","logic"]],["in_ct_yumi_lo",[[204,2],[204,37]],[[204,24],[204,37]],["bsg_wormhole_network_tester"],["variable","in_ct_valid_li"]],["in_ct_data_li",[[205,2],[205,40]],[[205,27],[205,40]],["bsg_wormhole_network_tester"],["variable","logic"]],["in_ct_data_lo",[[205,2],[205,55]],[[205,42],[205,55]],["bsg_wormhole_network_tester"],["variable","in_ct_data_li"]],["in_ct_fifo_valid_lo",[[207,2],[207,45]],[[207,26],[207,45]],["bsg_wormhole_network_tester"],["variable","logic"]],["in_ct_fifo_yumi_li",[[207,2],[207,65]],[[207,47],[207,65]],["bsg_wormhole_network_tester"],["variable","in_ct_fifo_valid_lo"]],["in_ct_fifo_valid_li",[[208,2],[208,45]],[[208,26],[208,45]],["bsg_wormhole_network_tester"],["variable","logic"]],["in_ct_fifo_yumi_lo",[[208,2],[208,65]],[[208,47],[208,65]],["bsg_wormhole_network_tester"],["variable","in_ct_fifo_valid_li"]],["in_ct_fifo_data_lo",[[209,2],[209,62]],[[209,44],[209,62]],["bsg_wormhole_network_tester"],["variable","logic"]],["in_ct_fifo_data_li",[[209,2],[209,82]],[[209,64],[209,82]],["bsg_wormhole_network_tester"],["variable","in_ct_fifo_data_lo"]],["in_router_link_li",[[211,2],[211,74]],[[211,57],[211,74]],["bsg_wormhole_network_tester"],["variable","bsg_ready_and_link_sif_s"]],["in_router_link_lo",[[212,2],[212,74]],[[212,57],[212,74]],["bsg_wormhole_network_tester"],["variable","bsg_ready_and_link_sif_s"]],["in_node_link_li",[[214,2],[214,60]],[[214,45],[214,60]],["bsg_wormhole_network_tester"],["variable","bsg_ready_and_link_sif_s"]],["in_node_link_lo",[[215,2],[215,60]],[[215,45],[215,60]],["bsg_wormhole_network_tester"],["variable","bsg_ready_and_link_sif_s"]],["i",[[218,2],[218,10]],[[218,9],[218,10]],["bsg_wormhole_network_tester"],["variable","genvar"]],["out_node",[[221,2],[241,3]],[[228,4],[228,12]],["bsg_wormhole_network_tester"],["instance","bsg_wormhole_router_test_node_master"]],["router_0",[[247,4],[260,2]],[[254,4],[254,12]],["bsg_wormhole_network_tester"],["instance","bsg_wormhole_router"]],["out_ct_fifo",[[270,4],[281,5]],[[272,4],[272,15]],["bsg_wormhole_network_tester"],["instance","bsg_two_fifo"]],["out_ct",[[289,2],[319,3]],[[296,2],[296,8]],["bsg_wormhole_network_tester"],["instance","bsg_channel_tunnel"]],["link_upstream_0",[[321,2],[342,3]],[[327,4],[327,19]],["bsg_wormhole_network_tester"],["instance","bsg_link_ddr_upstream"]],["link_downstream_0",[[345,2],[364,3]],[[351,4],[351,21]],["bsg_wormhole_network_tester"],["instance","bsg_link_ddr_downstream"]],["link_upstream_1",[[367,2],[388,3]],[[373,4],[373,19]],["bsg_wormhole_network_tester"],["instance","bsg_link_ddr_upstream"]],["link_downstream_1",[[391,2],[410,3]],[[397,4],[397,21]],["bsg_wormhole_network_tester"],["instance","bsg_link_ddr_downstream"]],["in_ct",[[412,2],[442,3]],[[419,2],[419,7]],["bsg_wormhole_network_tester"],["instance","bsg_channel_tunnel"]],["router_1",[[447,4],[460,2]],[[454,4],[454,12]],["bsg_wormhole_network_tester"],["instance","bsg_wormhole_router"]],["in_ct_fifo",[[470,4],[481,5]],[[472,4],[472,14]],["bsg_wormhole_network_tester"],["instance","bsg_two_fifo"]],["in_node",[[489,2],[502,3]],[[494,4],[494,11]],["bsg_wormhole_network_tester"],["instance","bsg_wormhole_router_test_node_client"]],["j",[[511,2],[511,11]],[[511,10],[511,11]],["bsg_wormhole_network_tester"],["variable","integer"]]],[["bsg_noc_pkg",["Dirs","P","W","E","N","S"]],["bsg_wormhole_router_pkg",["StrictX"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_in/bsg_trace_rom.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_in/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[121,9]],[[["x_cord_width_p",[[2,2],[2,31]],[[2,12],[2,26]],["testbench"],["parameter"]],["y_cord_width_p",[[3,2],[3,31]],[[3,12],[3,26]],["testbench"],["parameter"]],["max_payload_width_p",[[4,2],[4,37]],[[4,12],[4,31]],["testbench"],["parameter"]],["max_num_flit_p",[[5,2],[5,31]],[[5,12],[5,26]],["testbench"],["parameter"]],["len_width_lp",[[6,2],[6,60]],[[6,13],[6,25]],["testbench"],["localparam"]],["max_packet_width_lp",[[7,2],[7,100]],[[7,13],[7,32]],["testbench"],["localparam"]],["flit_width_lp",[[8,2],[9,93]],[[8,13],[8,26]],["testbench"],["localparam"]],["clk",[[14,2],[14,11]],[[14,8],[14,11]],["testbench"],["variable","logic"]],["clock_gen",[[15,2],[19,3]],[[17,4],[17,13]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[21,2],[21,13]],[[21,8],[21,13]],["testbench"],["variable","logic"]],["reset_gen",[[22,2],[29,3]],[[26,4],[26,13]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["data_li",[[31,2],[31,41]],[[31,34],[31,41]],["testbench"],["variable","logic"]],["v_li",[[32,2],[32,12]],[[32,8],[32,12]],["testbench"],["variable","logic"]],["ready_and_lo",[[32,2],[32,26]],[[32,14],[32,26]],["testbench"],["variable","v_li"]],["data_lo",[[33,2],[33,35]],[[33,28],[33,35]],["testbench"],["variable","logic"]],["v_lo",[[34,2],[34,12]],[[34,8],[34,12]],["testbench"],["variable","logic"]],["ready_li",[[34,2],[34,22]],[[34,14],[34,22]],["testbench"],["variable","v_lo"]],["adapter",[[36,2],[52,3]],[[41,4],[41,11]],["testbench"],["instance","bsg_wormhole_router_adapter_in"]],["fifo_data_lo",[[54,2],[54,40]],[[54,28],[54,40]],["testbench"],["variable","logic"]],["fifo_yumi_li",[[55,2],[55,20]],[[55,8],[55,20]],["testbench"],["variable","logic"]],["fifo_v_lo",[[56,2],[56,17]],[[56,8],[56,17]],["testbench"],["variable","logic"]],["fifo_out",[[58,2],[72,3]],[[61,4],[61,12]],["testbench"],["instance","bsg_fifo_1r1w_small"]],["rom_addr_width_p",[[74,2],[74,34]],[[74,12],[74,28]],["testbench"],["parameter"]],["rom_addr",[[75,2],[75,39]],[[75,31],[75,39]],["testbench"],["variable","logic"]],["rom_data",[[76,2],[76,44]],[[76,36],[76,44]],["testbench"],["variable","logic"]],["done",[[77,2],[77,12]],[[77,8],[77,12]],["testbench"],["variable","logic"]],["tr_ready_lo",[[78,2],[78,19]],[[78,8],[78,19]],["testbench"],["variable","logic"]],["tr",[[80,2],[101,3]],[[83,4],[83,6]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom",[[105,2],[111,3]],[[108,4],[108,7]],["testbench"],["instance","bsg_trace_rom"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_out/bsg_trace_rom.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router_adapter_out/testbench.sv",[[[[[["testbench",[[0,0],[0,19]],[[0,7],[0,16]],[],["module"]],[125,9]],[[["x_cord_width_p",[[2,2],[2,29]],[[2,12],[2,26]],["testbench"],["parameter"]],["y_cord_width_p",[[3,2],[3,29]],[[3,12],[3,26]],["testbench"],["parameter"]],["max_payload_width_p",[[4,2],[4,37]],[[4,12],[4,31]],["testbench"],["parameter"]],["max_num_flit_p",[[5,2],[5,31]],[[5,12],[5,26]],["testbench"],["parameter"]],["len_width_lp",[[6,2],[6,60]],[[6,13],[6,25]],["testbench"],["localparam"]],["max_packet_width_lp",[[7,2],[7,100]],[[7,13],[7,32]],["testbench"],["localparam"]],["flit_width_lp",[[8,2],[9,93]],[[8,13],[8,26]],["testbench"],["localparam"]],["clk",[[12,2],[12,11]],[[12,8],[12,11]],["testbench"],["variable","logic"]],["clock_gen",[[13,2],[17,3]],[[15,4],[15,13]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[19,2],[19,13]],[[19,8],[19,13]],["testbench"],["variable","logic"]],["reset_gen",[[20,2],[27,3]],[[24,4],[24,13]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["data_li",[[31,2],[31,41]],[[31,34],[31,41]],["testbench"],["variable","logic"]],["v_li",[[32,2],[32,12]],[[32,8],[32,12]],["testbench"],["variable","logic"]],["ready_and_lo",[[32,2],[32,26]],[[32,14],[32,26]],["testbench"],["variable","v_li"]],["packet_lo",[[33,2],[33,43]],[[33,34],[33,43]],["testbench"],["variable","logic"]],["data_lo",[[33,2],[33,52]],[[33,45],[33,52]],["testbench"],["variable","packet_lo"]],["v_lo",[[34,2],[34,12]],[[34,8],[34,12]],["testbench"],["variable","logic"]],["ready_and_li",[[34,2],[34,26]],[[34,14],[34,26]],["testbench"],["variable","v_lo"]],["count",[[35,2],[35,19]],[[35,14],[35,19]],["testbench"],["variable","logic"]],["counter",[[37,2],[47,3]],[[40,4],[40,11]],["testbench"],["instance","bsg_counter_clear_up"]],["adapter",[[49,2],[65,3]],[[54,4],[54,11]],["testbench"],["instance","bsg_wormhole_router_adapter_out"]],["mask_3",[[67,2],[67,50]],[[67,14],[67,20]],["testbench"],["variable","wire"]],["mask_2",[[68,2],[68,50]],[[68,14],[68,20]],["testbench"],["variable","wire"]],["mask_1",[[69,2],[69,50]],[[69,14],[69,20]],["testbench"],["variable","wire"]],["rom_addr_width_p",[[81,2],[81,34]],[[81,12],[81,28]],["testbench"],["parameter"]],["rom_addr",[[83,2],[83,39]],[[83,31],[83,39]],["testbench"],["variable","logic"]],["rom_data",[[84,2],[84,44]],[[84,36],[84,44]],["testbench"],["variable","logic"]],["done",[[85,2],[85,12]],[[85,8],[85,12]],["testbench"],["variable","logic"]],["tr",[[86,2],[107,3]],[[89,4],[89,6]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom",[[109,2],[115,3]],[[112,4],[112,7]],["testbench"],["instance","bsg_trace_rom"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router/bsg_wormhole_router_test_node.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_noc/bsg_wormhole_router/bsg_wormhole_router_tester.sv",[[[[[["bsg_wormhole_router_tester",[[9,0],[63,5]],[[9,7],[9,33]],[],["module"]],[372,9]],[[["dims_p",[[29,3],[29,23]],[[29,13],[29,19]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["reverse_order_p",[[31,3],[31,32]],[[31,13],[31,28]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["mc_node_fwd_num_channels_p",[[34,3],[34,44]],[[34,13],[34,39]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["mc_node_rev_num_channels_p",[[35,3],[35,43]],[[35,13],[35,39]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["channel_width_p",[[36,3],[36,32]],[[36,13],[36,28]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["x_marker_p",[[38,3],[38,27]],[[38,13],[38,23]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["y_marker_p",[[39,3],[39,27]],[[39,13],[39,23]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["x_width_p",[[40,3],[40,35]],[[40,13],[40,22]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["y_width_p",[[41,3],[41,48]],[[41,13],[41,22]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["cord_markers_pos_full_p",[[42,3],[42,76]],[[42,17],[42,40]],["bsg_wormhole_router_tester"],["parameter-port","int"]],["flit_width_p",[[45,3],[45,30]],[[45,13],[45,25]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["len_width_p",[[47,3],[47,29]],[[47,13],[47,24]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["dirs_p",[[49,3],[49,32]],[[49,13],[49,19]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["cord_markers_pos_p",[[50,3],[50,81]],[[50,17],[50,35]],["bsg_wormhole_router_tester"],["parameter-port","int"]],["routing_matrix_p",[[51,3],[53,77]],[[51,47],[51,63]],["bsg_wormhole_router_tester"],["parameter-port","bit"]],["cord_width_p",[[55,3],[55,54]],[[55,13],[55,25]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["hold_on_valid_p",[[60,3],[60,32]],[[60,13],[60,28]],["bsg_wormhole_router_tester"],["parameter-port","parameter"]],["mc_clk",[[68,2],[68,14]],[[68,8],[68,14]],["bsg_wormhole_router_tester"],["variable","logic"]],["mc_reset",[[69,2],[69,16]],[[69,8],[69,16]],["bsg_wormhole_router_tester"],["variable","logic"]],["clk",[[70,2],[70,11]],[[70,8],[70,11]],["bsg_wormhole_router_tester"],["variable","logic"]],["reset",[[71,2],[71,13]],[[71,8],[71,13]],["bsg_wormhole_router_tester"],["variable","logic"]],["mc_en",[[73,2],[73,26]],[[73,21],[73,26]],["bsg_wormhole_router_tester"],["variable","logic"]],["mc_error",[[74,2],[74,29]],[[74,21],[74,29]],["bsg_wormhole_router_tester"],["variable","logic"]],["sent",[[75,2],[75,31]],[[75,27],[75,31]],["bsg_wormhole_router_tester"],["variable","logic"]],["received",[[75,2],[75,41]],[[75,33],[75,41]],["bsg_wormhole_router_tester"],["variable","sent"]],["my_cord",[[77,2],[77,46]],[[77,39],[77,46]],["bsg_wormhole_router_tester"],["variable","logic"]],["dest_cord",[[77,2],[77,57]],[[77,48],[77,57]],["bsg_wormhole_router_tester"],["variable","my_cord"]],["my_cord_full",[[78,2],[78,49]],[[78,37],[78,49]],["bsg_wormhole_router_tester"],["variable","logic"]],["dest_cord_full",[[78,2],[78,65]],[[78,51],[78,65]],["bsg_wormhole_router_tester"],["variable","my_cord_full"]],["fwd_link_li",[[80,2],[80,51]],[[80,40],[80,51]],["bsg_wormhole_router_tester"],["variable","bsg_ready_and_link_sif_s"]],["fwd_link_lo",[[81,2],[81,51]],[[81,40],[81,51]],["bsg_wormhole_router_tester"],["variable","bsg_ready_and_link_sif_s"]],["rev_link_li",[[83,2],[83,51]],[[83,40],[83,51]],["bsg_wormhole_router_tester"],["variable","bsg_ready_and_link_sif_s"]],["rev_link_lo",[[84,2],[84,51]],[[84,40],[84,51]],["bsg_wormhole_router_tester"],["variable","bsg_ready_and_link_sif_s"]],["i",[[86,2],[86,10]],[[86,9],[86,10]],["bsg_wormhole_router_tester"],["variable","genvar"]],["node_0",[[90,4],[118,5]],[[101,6],[101,12]],["bsg_wormhole_router_tester"],["instance","bsg_wormhole_router_test_node"]],["wr_fwd",[[121,3],[135,2]],[[129,9],[129,15]],["bsg_wormhole_router_tester"],["instance","bsg_wormhole_router"]],["wr_rev",[[137,3],[151,2]],[[145,9],[145,15]],["bsg_wormhole_router_tester"],["instance","bsg_wormhole_router"]],["j",[[153,2],[153,11]],[[153,10],[153,11]],["bsg_wormhole_router_tester"],["variable","integer"]],["k",[[153,2],[153,14]],[[153,13],[153,14]],["bsg_wormhole_router_tester"],["variable","j"]],["m",[[153,2],[153,17]],[[153,16],[153,17]],["bsg_wormhole_router_tester"],["variable","k"]],["n",[[153,2],[153,20]],[[153,19],[153,20]],["bsg_wormhole_router_tester"],["variable","m"]],["idx",[[153,2],[153,25]],[[153,22],[153,25]],["bsg_wormhole_router_tester"],["variable","n"]],["x_full_base",[[193,2],[193,81]],[[193,23],[193,34]],["bsg_wormhole_router_tester"],["variable","wire"]],["y_full_base",[[194,2],[194,81]],[[194,23],[194,34]],["bsg_wormhole_router_tester"],["variable","wire"]]],[["bsg_noc_pkg",["Dirs","P","W","E","N","S"]],["bsg_wormhole_router_pkg",["StrictXY","StrictYX","StrictX","X_AllowLoopBack","XY_Allow_S","XY_Allow_N","YX_Allow_W","YX_Allow_E"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_rect_to_polar/cordic_stage.sv",[[[[[["cordic_stage",[[2,1],[19,6]],[[2,8],[2,20]],[],["module"]],[31,9]],[[["stage_p",[[2,23],[2,46]],[[2,35],[2,42]],["cordic_stage"],["parameter-port","parameter"]],["ang_width_p",[[2,48],[2,59]],[[2,48],[2,59]],["cordic_stage"],["parameter-port","stage_p"]],["ans_width_p",[[2,61],[2,72]],[[2,61],[2,72]],["cordic_stage"],["parameter-port","ang_width_p"]],["x_i",[[4,5],[4,40]],[[4,37],[4,40]],["cordic_stage"],["port","signed"]],["y_i",[[5,5],[5,40]],[[5,37],[5,40]],["cordic_stage"],["port","signed"]],["ang_i",[[6,5],[6,42]],[[6,37],[6,42]],["cordic_stage"],["port","signed"]],["ang_lookup_i",[[7,5],[7,49]],[[7,37],[7,49]],["cordic_stage"],["port","signed"]],["val_i",[[8,5],[8,16]],[[8,11],[8,16]],["cordic_stage"],["port","input"]],["switch_i",[[9,5],[9,19]],[[9,11],[9,19]],["cordic_stage"],["port","input"]],["quad_x_i",[[10,5],[10,19]],[[10,11],[10,19]],["cordic_stage"],["port","input"]],["quad_y_i",[[11,5],[11,19]],[[11,11],[11,19]],["cordic_stage"],["port","input"]],["x_o",[[12,5],[12,40]],[[12,37],[12,40]],["cordic_stage"],["port","signed"]],["y_o",[[13,5],[13,40]],[[13,37],[13,40]],["cordic_stage"],["port","signed"]],["ang_o",[[14,5],[14,42]],[[14,37],[14,42]],["cordic_stage"],["port","signed"]],["val_o",[[15,5],[15,17]],[[15,12],[15,17]],["cordic_stage"],["port","output"]],["switch_o",[[16,5],[16,20]],[[16,12],[16,20]],["cordic_stage"],["port","output"]],["quad_x_o",[[17,5],[17,20]],[[17,12],[17,20]],["cordic_stage"],["port","output"]],["quad_y_o",[[18,5],[18,20]],[[18,12],[18,20]],["cordic_stage"],["port","output"]],["y_shift",[[21,3],[21,52]],[[21,26],[21,33]],["cordic_stage"],["variable","wire"]],["x_shift",[[22,3],[22,51]],[[22,26],[22,33]],["cordic_stage"],["variable","wire"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_tag/bsg_tag_bitbang/testbench.sv",[[[[[["testbench",[[4,0],[15,2]],[[4,8],[4,17]],[],["program"]],[87,0]],[[["els_p",[[5,4],[5,35]],[[5,14],[5,35]],["testbench"],["parameter-port","parameter"]],["width_p",[[6,4],[6,37]],[[6,14],[6,37]],["testbench"],["parameter-port","parameter"]],["lg_width_lp",[[7,4],[7,48]],[[7,15],[7,26]],["testbench"],["parameter-port","localparam"]],["clk_i",[[10,4],[10,22]],[[10,17],[10,22]],["testbench"],["port","bit"]],["reset_o",[[11,4],[11,24]],[[11,17],[11,24]],["testbench"],["port","logic"]],["data_o",[[12,4],[12,23]],[[12,17],[12,23]],["testbench"],["port","logic"]],["v_o",[[13,4],[13,20]],[[13,17],[13,20]],["testbench"],["port","logic"]],["ready_and_i",[[14,4],[14,28]],[[14,17],[14,28]],["testbench"],["port","input"]],["max_packet_len_lp",[[18,2],[18,76]],[[18,13],[18,30]],["testbench"],["localparam"]],["actual_packet_len_lp",[[19,2],[19,70]],[[19,13],[19,33]],["testbench"],["localparam"]]],[],[[[["tag_write_bit",[[20,2],[22,3]],[[20,17],[20,30]],["testbench"],["task"]],[29,8]],[[["next_bit_i",[[21,6],[21,22]],[[21,12],[21,22]],["testbench","tag_write_bit"],["port","input"]]]]],[[["tag_write_packet",[[31,2],[35,3]],[[31,17],[31,33]],["testbench"],["task"]],[54,8]],[[["data_not_reset",[[32,6],[32,26]],[[32,12],[32,26]],["testbench","tag_write_packet"],["port","input"]],["nodeID",[[33,6],[33,47]],[[33,41],[33,47]],["testbench","tag_write_packet"],["port","input"]],["payload",[[34,6],[34,33]],[[34,26],[34,33]],["testbench","tag_write_packet"],["port","input"]]]]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_tag/bsg_tag_bitbang/top.sv",[[[[[["top",[[4,0],[6,3]],[[4,7],[4,10]],[],["module"]],[83,9]],[[["els_p",[[9,0],[9,20]],[[9,10],[9,15]],["top"],["parameter"]],["width_p",[[10,0],[10,23]],[[10,10],[10,17]],["top"],["parameter"]],["lg_width_lp",[[12,0],[12,45]],[[12,11],[12,22]],["top"],["localparam"]],["master_clk",[[19,0],[19,14]],[[19,4],[19,14]],["top"],["variable","bit"]],["client_clk",[[19,0],[19,26]],[[19,16],[19,26]],["top"],["variable","master_clk"]],["reset_li",[[20,0],[20,14]],[[20,6],[20,14]],["top"],["variable","logic"]],["data_li",[[21,0],[21,13]],[[21,6],[21,13]],["top"],["variable","logic"]],["v_li",[[22,0],[22,10]],[[22,6],[22,10]],["top"],["variable","logic"]],["ready_and_lo",[[23,0],[23,18]],[[23,6],[23,18]],["top"],["variable","logic"]],["tag_clk_r_lo",[[25,0],[25,18]],[[25,6],[25,18]],["top"],["variable","logic"]],["tag_data_r_lo",[[26,0],[26,19]],[[26,6],[26,19]],["top"],["variable","logic"]],["testbench",[[35,0],[44,1]],[[38,2],[38,11]],["top"],["instance","testbench"]],["tag",[[46,0],[46,25]],[[46,22],[46,25]],["top"],["variable","bsg_tag_s"]],["client_data_r_lo",[[47,0],[47,47]],[[47,31],[47,47]],["top"],["variable","logic"]],["bsg_tag_bitbang",[[49,0],[58,1]],[[49,16],[49,31]],["top"],["instance","bsg_tag_bitbang"]],["master",[[60,0],[69,1]],[[64,2],[64,8]],["top"],["instance","bsg_tag_master_decentralized"]],["client",[[73,2],[80,3]],[[75,4],[75,10]],["top"],["instance","bsg_tag_client"]]],[["bsg_tag_pkg",["bsg_tag_s"]]]]]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/bsg_misc/bsg_defines.sv"]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_tag/test_bsg.sv",[[[[[["test_bsg",[[2,0],[2,16]],[[2,7],[2,15]],[],["module"]],[194,0]],[[["TCK",[[14,3],[14,12]],[[14,9],[14,12]],["test_bsg"],["variable","logic"]],["TDI",[[14,3],[14,16]],[[14,13],[14,16]],["test_bsg"],["variable","TCK"]],["TMS",[[14,3],[14,20]],[[14,17],[14,20]],["test_bsg"],["variable","TDI"]],["bsg_tag_els_lp",[[16,3],[16,33]],[[16,14],[16,28]],["test_bsg"],["localparam"]],["bsg_recv_clocks",[[18,3],[18,44]],[[18,29],[18,44]],["test_bsg"],["variable","wire"]],["i",[[19,3],[19,30]],[[19,29],[19,30]],["test_bsg"],["variable","genvar"]],["recv_clock",[[23,8],[23,68]],[[23,38],[23,48]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["cfg_clk_gen",[[29,3],[29,50]],[[29,33],[29,44]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["clients_lo",[[31,3],[31,44]],[[31,34],[31,44]],["test_bsg"],["variable","bsg_tag_s"]],["clients_new",[[32,3],[32,40]],[[32,29],[32,40]],["test_bsg"],["variable","wire"]],["clients_data",[[33,3],[33,65]],[[33,53],[33,65]],["test_bsg"],["variable","wire"]],["payload_bits_lp",[[35,3],[35,34]],[[35,14],[35,29]],["test_bsg"],["localparam"]],["max_payload_lp",[[36,3],[36,56]],[[36,14],[36,28]],["test_bsg"],["localparam"]],["btm",[[41,3],[46,5]],[[41,74],[41,77]],["test_bsg"],["instance","bsg_tag_master"]],["btc",[[52,8],[58,14]],[[53,27],[53,30]],["test_bsg"],["instance","bsg_tag_client"]],["send_me",[[66,3],[66,27]],[[66,20],[66,27]],["test_bsg"],["variable","bsg_tag_header_s"]],["val",[[68,3],[68,66]],[[68,20],[68,23]],["test_bsg"],["variable","wire"]]],[["bsg_tag_pkg",["bsg_tag_s"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dpi_rom/top.sv",[[[[[["top",[[0,0],[0,13]],[[0,7],[0,10]],[],["module"]],[23,0]],[[["width_lp",[[1,3],[1,28]],[[1,14],[1,22]],["top"],["localparam"]],["els_lp",[[2,3],[2,25]],[[2,14],[2,20]],["top"],["localparam"]],["arr_lp",[[3,3],[3,69]],[[3,33],[3,39]],["top"],["localparam","bit"]],["lc_cycle_time_p",[[6,3],[6,39]],[[6,13],[6,28]],["top"],["parameter"]],["core_clk_gen",[[8,3],[12,19]],[[11,3],[11,15]],["top"],["instance","bsg_nonsynth_dpi_clock_gen"]],["rom",[[14,3],[19,7]],[[18,3],[18,6]],["top"],["instance","bsg_nonsynth_dpi_rom"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dpi/top.sv",[[[[[["top",[[0,0],[0,13]],[[0,7],[0,10]],[],["module"]],[100,0]],[[["width_lp",[[1,3],[1,28]],[[1,14],[1,22]],["top"],["localparam"]],["debug_lp",[[2,3],[2,27]],[[2,14],[2,22]],["top"],["localparam"]],["ns_clk",[[8,3],[8,19]],[[8,13],[8,19]],["top"],["variable","logic"]],["ns_by2_clk",[[8,3],[8,31]],[[8,21],[8,31]],["top"],["variable","ns_clk"]],["ns_reset",[[8,3],[8,41]],[[8,33],[8,41]],["top"],["variable","ns_by2_clk"]],["debug_o",[[8,3],[8,50]],[[8,43],[8,50]],["top"],["variable","ns_reset"]],["lc_cycle_time_p",[[9,3],[9,39]],[[9,13],[9,28]],["top"],["parameter"]],["core_clk_gen",[[11,3],[15,17]],[[14,3],[14,15]],["top"],["instance","bsg_nonsynth_dpi_clock_gen"]],["core_clk_gen2",[[17,3],[21,21]],[[20,3],[20,16]],["top"],["instance","bsg_nonsynth_dpi_clock_gen"]],["reset_gen",[[23,3],[33,7]],[[29,3],[29,12]],["top"],["instance","bsg_nonsynth_reset_gen"]],["cycle",[[35,3],[35,26]],[[35,17],[35,22]],["top"],["variable","int"]],["data_i",[[48,3],[48,30]],[[48,24],[48,30]],["top"],["variable","logic"]],["data_o",[[50,3],[50,30]],[[50,24],[50,30]],["top"],["variable","logic"]],["v_o",[[51,3],[51,27]],[[51,24],[51,27]],["top"],["variable","logic"]],["v_i",[[51,3],[51,32]],[[51,29],[51,32]],["top"],["variable","v_o"]],["ready_o",[[51,3],[51,41]],[[51,34],[51,41]],["top"],["variable","v_i"]],["yumi_i",[[51,3],[51,49]],[[51,43],[51,49]],["top"],["variable","ready_o"]],["f2d_i",[[54,3],[66,49]],[[58,3],[58,8]],["top"],["instance","bsg_nonsynth_dpi_from_fifo"]],["d2f_i",[[68,3],[80,26]],[[72,3],[72,8]],["top"],["instance","bsg_nonsynth_dpi_to_fifo"]],["fifo_i",[[82,3],[97,23]],[[86,3],[86,9]],["top"],["instance","bsg_fifo_1r1w_small_unhardened"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench_multi.sv",[[[[[["testbench",[[6,0],[6,20]],[[6,7],[6,16]],[],["module"]],[186,9]],[[["clk",[[9,2],[9,11]],[[9,8],[9,11]],["testbench"],["variable","logic"]],["clkgen",[[11,2],[14,13]],[[13,2],[13,8]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[17,2],[17,13]],[[17,8],[17,13]],["testbench"],["variable","logic"]],["resetgen",[[19,2],[24,28]],[[22,2],[22,10]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["num_dramsim3_p",[[29,2],[29,35]],[[29,16],[29,30]],["testbench"],["parameter","int"]],["dramsim3_v_li",[[31,2],[31,103]],[[31,56],[31,69]],["testbench"],["variable","logic"]],["dramsim3_write_not_read_li",[[32,2],[32,103]],[[32,56],[32,82]],["testbench"],["variable","logic"]],["dramsim3_ch_addr_li",[[33,2],[33,103]],[[33,56],[33,75]],["testbench"],["variable","logic"]],["dramsim3_yumi_lo",[[34,2],[34,103]],[[34,56],[34,72]],["testbench"],["variable","logic"]],["dramsim3_data_v_li",[[36,2],[36,103]],[[36,56],[36,74]],["testbench"],["variable","logic"]],["dramsim3_data_li",[[37,2],[37,103]],[[37,56],[37,72]],["testbench"],["variable","logic"]],["dramsim3_data_yumi_lo",[[38,2],[38,103]],[[38,56],[38,77]],["testbench"],["variable","logic"]],["dramsim3_data_v_lo",[[40,2],[40,103]],[[40,56],[40,74]],["testbench"],["variable","logic"]],["dramsim3_data_lo",[[41,2],[41,103]],[[41,56],[41,72]],["testbench"],["variable","logic"]],["dramsim3_ch_addr_li_cast",[[43,2],[43,73]],[[43,28],[43,52]],["testbench"],["variable","bsg_nonsynth_dramsim3_hbm2_8gb_x128_pkg::dram_ch_addr_s"]],["mem",[[48,4],[83,8]],[[63,4],[63,7]],["testbench"],["instance","bsg_nonsynth_dramsim3"]],["dramsim3_trace_s",[[88,2],[91,21]],[[91,4],[91,20]],["testbench"],["typedef","#AnonymousStructUnion27"]],["ring_width_p",[[93,2],[93,52]],[[93,13],[93,25]],["testbench"],["localparam"]],["rom_addr_width_p",[[94,2],[94,33]],[[94,13],[94,29]],["testbench"],["localparam"]],["tr_data_lo",[[96,2],[96,80]],[[96,40],[96,50]],["testbench"],["variable","dramsim3_trace_s"]],["tr_v_lo",[[97,2],[97,80]],[[97,29],[97,36]],["testbench"],["variable","logic"]],["tr_yumi_li",[[98,2],[98,80]],[[98,29],[98,39]],["testbench"],["variable","logic"]],["rom_data",[[100,2],[100,80]],[[100,49],[100,57]],["testbench"],["variable","logic"]],["rom_addr",[[101,2],[101,80]],[[101,51],[101,59]],["testbench"],["variable","logic"]],["ch_done",[[103,2],[103,80]],[[103,29],[103,36]],["testbench"],["variable","logic"]],["tr",[[108,6],[130,41]],[[111,36],[111,38]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom0",[[142,4],[148,37]],[[145,30],[145,34]],["testbench"],["instance","bsg_nonsynth_test_rom"]],["rom1",[[150,4],[156,37]],[[153,30],[153,34]],["testbench"],["instance","bsg_nonsynth_test_rom"]]],[["bsg_nonsynth_dramsim3_hbm2_8gb_x128_pkg",["*"]]],[[[["#AnonymousStructUnion27",[[88,10],[91,3]],[[88,10],[88,16]],["testbench"],["struct"]],[91,2]],[[["write_not_read",[[89,4],[89,24]],[[89,10],[89,24]],["testbench","#AnonymousStructUnion27"],["struct_union_member"]],["ch_addr",[[90,4],[90,44]],[[90,37],[90,44]],["testbench","#AnonymousStructUnion27"],["struct_union_member"]]]]]]]]],null,null,null,[["dram_pkg",[[3,2],[4,0]],[[3,10],[3,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_dramsim3/testbench.sv",[[[[[["testbench",[[6,0],[6,20]],[[6,7],[6,16]],[],["module"]],[168,9]],[[["clk",[[9,2],[9,11]],[[9,8],[9,11]],["testbench"],["variable","logic"]],["clkgen",[[11,2],[14,13]],[[13,2],[13,8]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["reset",[[17,2],[17,13]],[[17,8],[17,13]],["testbench"],["variable","logic"]],["resetgen",[[19,2],[24,28]],[[22,2],[22,10]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["dramsim3_v_li",[[29,2],[29,69]],[[29,56],[29,69]],["testbench"],["variable","logic"]],["dramsim3_write_not_read_li",[[30,2],[30,82]],[[30,56],[30,82]],["testbench"],["variable","logic"]],["dramsim3_ch_addr_li",[[31,2],[31,75]],[[31,56],[31,75]],["testbench"],["variable","logic"]],["dramsim3_yumi_lo",[[32,2],[32,72]],[[32,56],[32,72]],["testbench"],["variable","logic"]],["dramsim3_data_v_li",[[34,2],[34,74]],[[34,56],[34,74]],["testbench"],["variable","logic"]],["dramsim3_data_li",[[35,2],[35,72]],[[35,56],[35,72]],["testbench"],["variable","logic"]],["dramsim3_data_yumi_lo",[[36,2],[36,77]],[[36,56],[36,77]],["testbench"],["variable","logic"]],["dramsim3_data_v_lo",[[38,2],[38,74]],[[38,56],[38,74]],["testbench"],["variable","logic"]],["dramsim3_data_lo",[[39,2],[39,72]],[[39,56],[39,72]],["testbench"],["variable","logic"]],["dramsim3_ch_addr_li_cast",[[41,2],[41,52]],[[41,28],[41,52]],["testbench"],["variable","bsg_nonsynth_dramsim3_hbm2_8gb_x128_pkg::dram_ch_addr_s"]],["mem",[[44,2],[79,8]],[[59,4],[59,7]],["testbench"],["instance","bsg_nonsynth_dramsim3"]],["dramsim3_trace_s",[[83,2],[86,21]],[[86,4],[86,20]],["testbench"],["typedef","#AnonymousStructUnion28"]],["ring_width_p",[[88,2],[88,52]],[[88,13],[88,25]],["testbench"],["localparam"]],["rom_addr_width_p",[[89,2],[89,33]],[[89,13],[89,29]],["testbench"],["localparam"]],["tr_data_lo",[[91,2],[91,50]],[[91,40],[91,50]],["testbench"],["variable","dramsim3_trace_s"]],["tr_v_lo",[[92,2],[92,36]],[[92,29],[92,36]],["testbench"],["variable","logic"]],["tr_yumi_li",[[93,2],[93,39]],[[93,29],[93,39]],["testbench"],["variable","logic"]],["rom_data",[[95,2],[95,57]],[[95,49],[95,57]],["testbench"],["variable","logic"]],["rom_addr",[[96,2],[96,59]],[[96,51],[96,59]],["testbench"],["variable","logic"]],["ch_done",[[98,2],[98,36]],[[98,29],[98,36]],["testbench"],["variable","logic"]],["tr",[[102,4],[124,5]],[[105,6],[105,8]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom0",[[126,4],[133,5]],[[130,6],[130,10]],["testbench"],["instance","bsg_nonsynth_test_rom"]]],[["bsg_nonsynth_dramsim3_hbm2_8gb_x128_pkg",["*"]]],[[[["#AnonymousStructUnion28",[[83,10],[86,3]],[[83,10],[83,16]],["testbench"],["struct"]],[86,2]],[[["write_not_read",[[84,4],[84,24]],[[84,10],[84,24]],["testbench","#AnonymousStructUnion28"],["struct_union_member"]],["ch_addr",[[85,4],[85,44]],[[85,37],[85,44]],["testbench","#AnonymousStructUnion28"],["struct_union_member"]]]]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_ramulator_hbm/testbench.sv",[[[[[["testbench",[[2,0],[2,19]],[[2,7],[2,16]],[],["module"]],[143,9]],[[["clk",[[4,2],[4,9]],[[4,6],[4,9]],["testbench"],["variable","bit"]],["reset",[[5,2],[5,11]],[[5,6],[5,11]],["testbench"],["variable","bit"]],["cg0",[[8,2],[12,3]],[[10,4],[10,7]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["rg0",[[14,2],[20,3]],[[17,4],[17,7]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["num_channels_p",[[23,2],[23,32]],[[23,13],[23,27]],["testbench"],["localparam"]],["channel_addr_width_p",[[24,2],[24,39]],[[24,13],[24,33]],["testbench"],["localparam"]],["data_width_p",[[25,2],[25,32]],[[25,13],[25,25]],["testbench"],["localparam"]],["data_mask_width_lp",[[26,2],[26,52]],[[26,13],[26,31]],["testbench"],["localparam"]],["valid",[[28,2],[28,34]],[[28,29],[28,34]],["testbench"],["variable","logic"]],["write_not_read",[[29,2],[29,43]],[[29,29],[29,43]],["testbench"],["variable","logic"]],["ch_addr_li",[[30,2],[30,65]],[[30,55],[30,65]],["testbench"],["variable","logic"]],["yumi",[[31,2],[31,33]],[[31,29],[31,33]],["testbench"],["variable","logic"]],["data_v_li",[[33,2],[33,38]],[[33,29],[33,38]],["testbench"],["variable","logic"]],["data_li",[[34,2],[34,54]],[[34,47],[34,54]],["testbench"],["variable","logic"]],["mask_li",[[35,2],[35,60]],[[35,53],[35,60]],["testbench"],["variable","logic"]],["data_yumi_lo",[[36,2],[36,41]],[[36,29],[36,41]],["testbench"],["variable","logic"]],["data_v_lo",[[38,2],[38,38]],[[38,29],[38,38]],["testbench"],["variable","logic"]],["data_lo",[[39,2],[39,54]],[[39,47],[39,54]],["testbench"],["variable","logic"]],["hbm0",[[41,2],[63,3]],[[46,4],[46,8]],["testbench"],["instance","bsg_nonsynth_ramulator_hbm"]],["hbm_trace_s",[[69,2],[72,16]],[[72,4],[72,15]],["testbench"],["typedef","#AnonymousStructUnion29"]],["ring_width_p",[[74,2],[74,47]],[[74,13],[74,25]],["testbench"],["localparam"]],["rom_addr_width_p",[[75,2],[75,33]],[[75,13],[75,29]],["testbench"],["localparam"]],["tr_data_lo",[[77,2],[77,45]],[[77,35],[77,45]],["testbench"],["variable","hbm_trace_s"]],["tr_v_lo",[[78,2],[78,36]],[[78,29],[78,36]],["testbench"],["variable","logic"]],["tr_yumi_li",[[79,2],[79,39]],[[79,29],[79,39]],["testbench"],["variable","logic"]],["rom_data",[[81,2],[81,57]],[[81,49],[81,57]],["testbench"],["variable","logic"]],["rom_addr",[[82,2],[82,59]],[[82,51],[82,59]],["testbench"],["variable","logic"]],["ch_done",[[84,2],[84,36]],[[84,29],[84,36]],["testbench"],["variable","logic"]],["tr",[[88,4],[109,5]],[[91,6],[91,8]],["testbench"],["instance","bsg_fsb_node_trace_replay"]],["rom0",[[111,4],[118,5]],[[115,6],[115,10]],["testbench"],["instance","bsg_nonsynth_test_rom"]],["done",[[127,3],[127,13]],[[127,9],[127,13]],["testbench"],["variable","logic"]],["reduce_done",[[129,3],[135,4]],[[132,5],[132,16]],["testbench"],["instance","bsg_reduce"]]],[],[[[["#AnonymousStructUnion29",[[69,10],[72,3]],[[69,10],[69,16]],["testbench"],["struct"]],[72,2]],[[["write_not_read",[[70,4],[70,24]],[[70,10],[70,24]],["testbench","#AnonymousStructUnion29"],["struct_union_member"]],["ch_addr",[[71,4],[71,44]],[[71,37],[71,44]],["testbench","#AnonymousStructUnion29"],["struct_union_member"]]]]]]]]],null,null,null,[["RAMULATOR",[[0,0],[2,0]],[[0,8],[0,17]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/bsg_nonsynth_random_gen/test_bsg.sv",[[[[[["test_bsg",[[19,0],[19,16]],[[19,7],[19,15]],[],["module"]],[127,9]],[[["cycle_time_lp",[[21,2],[21,33]],[[21,13],[21,26]],["test_bsg"],["localparam"]],["width_lp",[[22,2],[22,39]],[[22,13],[22,21]],["test_bsg"],["localparam"]],["seed_lp",[[23,2],[23,38]],[[23,13],[23,20]],["test_bsg"],["localparam"]],["count_width_lp",[[24,2],[24,32]],[[24,13],[24,27]],["test_bsg"],["localparam"]],["clk",[[27,2],[27,10]],[[27,7],[27,10]],["test_bsg"],["variable","wire"]],["reset",[[28,2],[28,12]],[[28,7],[28,12]],["test_bsg"],["variable","wire"]],["count",[[29,2],[29,34]],[[29,29],[29,34]],["test_bsg"],["variable","logic"]],["clock_gen",[[31,2],[34,27]],[[32,29],[32,38]],["test_bsg"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[36,2],[42,27]],[[39,29],[39,38]],["test_bsg"],["instance","bsg_nonsynth_reset_gen"]],["cycle_counter",[[44,2],[49,22]],[[45,24],[45,37]],["test_bsg"],["instance","bsg_cycle_counter"]],["test_input_yumi",[[61,2],[61,23]],[[61,8],[61,23]],["test_bsg"],["variable","logic"]],["test_input_yumi_r",[[61,2],[61,42]],[[61,25],[61,42]],["test_bsg"],["variable","test_input_yumi"]],["test_output",[[62,2],[62,34]],[[62,23],[62,34]],["test_bsg"],["variable","logic"]],["test_output_r",[[62,2],[62,49]],[[62,36],[62,49]],["test_bsg"],["variable","test_output"]],["finish_r",[[63,2],[63,16]],[[63,8],[63,16]],["test_bsg"],["variable","logic"]],["DUT",[[104,2],[111,28]],[[106,30],[106,33]],["test_bsg"],["instance","bsg_nonsynth_random_gen"]],["ascii_writer",[[115,2],[125,30]],[[120,32],[120,44]],["test_bsg"],["instance","bsg_nonsynth_ascii_writer"]]]]]],null,null,null,[["WIDTH_P",[[0,0],[1,0]],[[0,8],[0,15]],["source.systemverilog"],["macro"]],["SEED_P",[[1,0],[3,0]],[[1,8],[1,14]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/bsg_trace_replay/dut.sv",[[[[[["dut",[[0,0],[14,6]],[[0,7],[0,10]],[],["module"]],[20,9]],[[["payload_width_p",[[1,6],[1,35]],[[1,16],[1,31]],["dut"],["parameter-port","parameter"]],["clk_i",[[2,8],[2,19]],[[2,14],[2,19]],["dut"],["port","input"]],["reset_i",[[3,8],[3,21]],[[3,14],[3,21]],["dut"],["port","input"]],["v_i",[[6,6],[6,15]],[[6,12],[6,15]],["dut"],["port","input"]],["data_i",[[7,6],[7,40]],[[7,34],[7,40]],["dut"],["port","input"]],["ready_o",[[8,6],[8,26]],[[8,19],[8,26]],["dut"],["port","logic"]],["v_o",[[11,6],[11,22]],[[11,19],[11,22]],["dut"],["port","logic"]],["data_o",[[12,6],[12,47]],[[12,41],[12,47]],["dut"],["port","logic"]],["ready_i",[[13,6],[13,19]],[[13,12],[13,19]],["dut"],["port","input"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/bsg_trace_replay/test_bench.sv",[[[[[["test_bench",[[0,0],[0,18]],[[0,7],[0,17]],[],["module"]],[120,9]],[[["clk_i",[[3,0],[3,11]],[[3,6],[3,11]],["test_bench"],["variable","logic"]],["reset_i",[[3,0],[3,20]],[[3,13],[3,20]],["test_bench"],["variable","clk_i"]],["reset_async",[[3,0],[3,33]],[[3,22],[3,33]],["test_bench"],["variable","reset_i"]],["cycle_time_lp",[[6,0],[6,30]],[[6,11],[6,24]],["test_bench"],["localparam"]],["clock_gen",[[7,0],[11,9]],[[9,11],[9,20]],["test_bench"],["instance","bsg_nonsynth_clock_gen"]],["reset_gen",[[14,0],[20,26]],[[17,28],[17,37]],["test_bench"],["instance","bsg_nonsynth_reset_gen"]],["payload_width_lp",[[24,0],[24,33]],[[24,11],[24,27]],["test_bench"],["localparam"]],["rom_addr_width_lp",[[25,0],[25,33]],[[25,11],[25,28]],["test_bench"],["localparam"]],["sti_data_lo",[[27,0],[27,43]],[[27,32],[27,43]],["test_bench"],["variable","wire"]],["res_data_li",[[27,0],[27,56]],[[27,45],[27,56]],["test_bench"],["variable","sti_data_lo"]],["sti_rom_data_li",[[28,0],[28,47]],[[28,32],[28,47]],["test_bench"],["variable","wire"]],["res_rom_data_li",[[28,0],[28,64]],[[28,49],[28,64]],["test_bench"],["variable","sti_rom_data_li"]],["sti_rom_addr_lo",[[29,0],[29,47]],[[29,32],[29,47]],["test_bench"],["variable","wire"]],["res_rom_addr_lo",[[29,0],[29,64]],[[29,49],[29,64]],["test_bench"],["variable","sti_rom_addr_lo"]],["tr_sti",[[31,0],[58,5]],[[34,6],[34,12]],["test_bench"],["instance","bsg_trace_replay"]],["sti_rom",[[60,0],[65,9]],[[62,17],[62,24]],["test_bench"],["instance","stimulus_rom"]],["tr_res",[[67,0],[94,5]],[[70,6],[70,12]],["test_bench"],["instance","bsg_trace_replay"]],["res_rom",[[96,0],[101,9]],[[98,17],[98,24]],["test_bench"],["instance","response_rom"]],["dut_inst",[[103,0],[112,6]],[[103,48],[103,56]],["test_bench"],["instance","dut"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth/testbench.sv",[[[[[["testbench",[[5,0],[5,19]],[[5,7],[5,16]],[],["module"]],[213,9]],[[["clk",[[7,2],[7,9]],[[7,6],[7,9]],["testbench"],["variable","bit"]],["reset",[[8,2],[8,11]],[[8,6],[8,11]],["testbench"],["variable","bit"]],["cg0",[[10,2],[14,3]],[[12,4],[12,7]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["rg0",[[17,2],[23,3]],[[20,4],[20,7]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["write_data_width_lp",[[29,2],[29,38]],[[29,13],[29,32]],["testbench"],["localparam"]],["payload_width_p",[[30,2],[30,89]],[[30,13],[30,28]],["testbench"],["localparam"]],["rom_addr_width_p",[[31,2],[31,35]],[[31,13],[31,29]],["testbench"],["localparam"]],["trace_s",[[33,2],[37,12]],[[37,4],[37,11]],["testbench"],["typedef","#AnonymousStructUnion30"]],["tr_data_lo",[[39,2],[39,20]],[[39,10],[39,20]],["testbench"],["variable","trace_s"]],["tr_v_lo",[[40,2],[40,15]],[[40,8],[40,15]],["testbench"],["variable","logic"]],["tr_yumi_li",[[41,2],[41,18]],[[41,8],[41,18]],["testbench"],["variable","logic"]],["rom_addr",[[43,2],[43,39]],[[43,31],[43,39]],["testbench"],["variable","logic"]],["rom_data",[[44,2],[44,40]],[[44,32],[44,40]],["testbench"],["variable","logic"]],["tr_done_lo",[[46,2],[46,18]],[[46,8],[46,18]],["testbench"],["variable","logic"]],["tr0",[[48,2],[69,3]],[[51,4],[51,7]],["testbench"],["instance","bsg_trace_replay"]],["trom0",[[71,2],[78,3]],[[75,4],[75,9]],["testbench"],["instance","bsg_nonsynth_test_rom"]],["dramsim3_v_li",[[83,2],[83,42]],[[83,29],[83,42]],["testbench"],["variable","logic"]],["dramsim3_ch_addr_li",[[84,2],[84,74]],[[84,55],[84,74]],["testbench"],["variable","logic"]],["dramsim3_yumi_lo",[[85,2],[85,45]],[[85,29],[85,45]],["testbench"],["variable","logic"]],["dramsim3_write_not_read_li",[[86,2],[86,55]],[[86,29],[86,55]],["testbench"],["variable","logic"]],["dramsim3_data_v_li",[[88,2],[88,47]],[[88,29],[88,47]],["testbench"],["variable","logic"]],["dramsim3_data_yumi_lo",[[89,2],[89,50]],[[89,29],[89,50]],["testbench"],["variable","logic"]],["dramsim3_data_li",[[90,2],[90,63]],[[90,47],[90,63]],["testbench"],["variable","logic"]],["dramsim3_data_v_lo",[[92,2],[92,47]],[[92,29],[92,47]],["testbench"],["variable","logic"]],["dramsim3_data_lo",[[93,2],[93,63]],[[93,47],[93,63]],["testbench"],["variable","logic"]],["dramsim3_read_done_ch_addr_lo",[[94,2],[94,84]],[[94,55],[94,84]],["testbench"],["variable","logic"]],["dramsim3_write_done_lo",[[95,2],[95,51]],[[95,29],[95,51]],["testbench"],["variable","logic"]],["DUT",[[97,2],[132,3]],[[112,4],[112,7]],["testbench"],["instance","bsg_nonsynth_dramsim3"]],["sent_r",[[150,2],[150,16]],[[150,10],[150,16]],["testbench"],["variable","integer"]],["recv_r",[[151,2],[151,16]],[[151,10],[151,16]],["testbench"],["variable","integer"]],["num_cols_p",[[174,2],[174,41]],[[174,13],[174,23]],["testbench"],["localparam"]],["shadow_mem",[[175,2],[175,42]],[[175,15],[175,25]],["testbench"],["variable","logic"]],["col_addr",[[177,2],[177,56]],[[177,48],[177,56]],["testbench"],["variable","logic"]],["read_done_col_addr",[[178,2],[178,66]],[[178,48],[178,66]],["testbench"],["variable","logic"]]],[["bsg_dramsim3_hbm2_8gb_x128_pkg",["*"]]],[[[["#AnonymousStructUnion30",[[33,10],[37,3]],[[33,10],[33,16]],["testbench"],["struct"]],[37,2]],[[["write_not_read",[[34,4],[34,24]],[[34,10],[34,24]],["testbench","#AnonymousStructUnion30"],["struct_union_member"]],["ch_addr",[[35,4],[35,55]],[[35,48],[35,55]],["testbench","#AnonymousStructUnion30"],["struct_union_member"]],["data",[[36,4],[36,40]],[[36,36],[36,40]],["testbench","#AnonymousStructUnion30"],["struct_union_member"]]]]]]]]],null,null,null,[["dram_pkg",[[3,0],[5,0]],[[3,8],[3,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/cache_miss_counter.sv",[[[[[["cache_miss_counter",[[0,0],[6,4]],[[0,7],[0,25]],[],["module"]],[45,9]],[[["clk_i",[[2,4],[2,15]],[[2,10],[2,15]],["cache_miss_counter"],["port","input"]],["reset_i",[[3,6],[3,19]],[[3,12],[3,19]],["cache_miss_counter"],["port","input"]],["miss_v",[[5,6],[5,18]],[[5,12],[5,18]],["cache_miss_counter"],["port","input"]],["count_r",[[8,2],[8,17]],[[8,10],[8,17]],["cache_miss_counter"],["variable","integer"]],["miss_r",[[9,2],[9,14]],[[9,8],[9,14]],["cache_miss_counter"],["variable","logic"]],["filename_p",[[11,2],[11,45]],[[11,13],[11,23]],["cache_miss_counter"],["localparam"]],["fd",[[13,2],[13,12]],[[13,10],[13,12]],["cache_miss_counter"],["variable","integer"]]]]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/testbench.sv",[[[[[["testbench",[[6,0],[6,19]],[[6,7],[6,16]],[],["module"]],[336,9]],[[["num_cache_p",[[11,2],[11,39]],[[11,12],[11,23]],["testbench"],["parameter"]],["num_channels_p",[[12,2],[12,55]],[[12,12],[12,26]],["testbench"],["parameter"]],["channel_addr_width_p",[[13,2],[13,67]],[[13,12],[13,32]],["testbench"],["parameter"]],["dram_data_width_p",[[14,2],[14,56]],[[14,12],[14,29]],["testbench"],["parameter"]],["dram_clk",[[17,2],[17,14]],[[17,6],[17,14]],["testbench"],["variable","bit"]],["core_clk",[[18,2],[18,14]],[[18,6],[18,14]],["testbench"],["variable","bit"]],["reset",[[19,2],[19,11]],[[19,6],[19,11]],["testbench"],["variable","bit"]],["cg0",[[21,2],[25,3]],[[23,4],[23,7]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["cg1",[[27,2],[31,3]],[[29,4],[29,7]],["testbench"],["instance","bsg_nonsynth_clock_gen"]],["rg0",[[33,2],[40,3]],[[37,4],[37,7]],["testbench"],["instance","bsg_nonsynth_reset_gen"]],["cache_addr_width_lp",[[44,2],[44,56]],[[44,13],[44,32]],["testbench"],["localparam"]],["data_width_p",[[45,2],[45,31]],[[45,13],[45,25]],["testbench"],["localparam"]],["dma_data_width_p",[[46,2],[46,50]],[[46,13],[46,29]],["testbench"],["localparam"]],["block_size_in_words_p",[[47,2],[47,60]],[[47,13],[47,34]],["testbench"],["localparam"]],["sets_p",[[48,2],[48,52]],[[48,13],[48,19]],["testbench"],["localparam"]],["ways_p",[[49,2],[49,24]],[[49,13],[49,19]],["testbench"],["localparam"]],["cache_v_lo",[[52,2],[52,36]],[[52,26],[52,36]],["testbench"],["variable","logic"]],["dma_pkt_lo",[[55,2],[55,50]],[[55,40],[55,50]],["testbench"],["variable","bsg_cache_dma_pkt_s"]],["dma_pkt_v_lo",[[56,2],[56,38]],[[56,26],[56,38]],["testbench"],["variable","logic"]],["dma_pkt_yumi_li",[[57,2],[57,41]],[[57,26],[57,41]],["testbench"],["variable","logic"]],["dma_data_li",[[59,2],[59,59]],[[59,48],[59,59]],["testbench"],["variable","logic"]],["dma_data_v_li",[[60,2],[60,39]],[[60,26],[60,39]],["testbench"],["variable","logic"]],["dma_data_ready_lo",[[61,2],[61,43]],[[61,26],[61,43]],["testbench"],["variable","logic"]],["dma_data_lo",[[63,2],[63,59]],[[63,48],[63,59]],["testbench"],["variable","logic"]],["dma_data_v_lo",[[64,2],[64,39]],[[64,26],[64,39]],["testbench"],["variable","logic"]],["dma_data_yumi_li",[[65,2],[65,42]],[[65,26],[65,42]],["testbench"],["variable","logic"]],["cache_done_lo",[[67,2],[67,39]],[[67,26],[67,39]],["testbench"],["variable","logic"]],["first_access_time_lo",[[68,2],[68,45]],[[68,7],[68,27]],["testbench"],["variable","time"]],["load_count_lo",[[69,2],[69,41]],[[69,10],[69,23]],["testbench"],["variable","integer"]],["store_count_lo",[[70,2],[70,42]],[[70,10],[70,24]],["testbench"],["variable","integer"]],["vb",[[76,6],[106,7]],[[84,8],[84,10]],["testbench"],["instance","vcache_blocking"]],["dram_req_v_lo",[[126,2],[126,21]],[[126,8],[126,21]],["testbench"],["variable","logic"]],["dram_write_not_read_lo",[[127,2],[127,30]],[[127,8],[127,30]],["testbench"],["variable","logic"]],["dram_ch_addr_lo",[[128,2],[128,50]],[[128,35],[128,50]],["testbench"],["variable","logic"]],["dram_req_yumi_li",[[129,2],[129,24]],[[129,8],[129,24]],["testbench"],["variable","logic"]],["dram_data_v_lo",[[131,2],[131,22]],[[131,8],[131,22]],["testbench"],["variable","logic"]],["dram_data_lo",[[132,2],[132,44]],[[132,32],[132,44]],["testbench"],["variable","logic"]],["dram_data_yumi_li",[[133,2],[133,25]],[[133,8],[133,25]],["testbench"],["variable","logic"]],["dram_data_v_li",[[135,2],[135,22]],[[135,8],[135,22]],["testbench"],["variable","logic"]],["dram_data_li",[[136,2],[136,44]],[[136,32],[136,44]],["testbench"],["variable","logic"]],["dram_ch_addr_li",[[137,2],[137,50]],[[137,35],[137,50]],["testbench"],["variable","logic"]],["DUT",[[140,2],[181,3]],[[150,4],[150,7]],["testbench"],["instance","bsg_cache_to_test_dram"]],["dram_ch_addr_s",[[184,2],[190,19]],[[190,4],[190,18]],["testbench"],["typedef","#AnonymousStructUnion31"]],["dram_ch_addr_cast",[[192,2],[192,34]],[[192,17],[192,34]],["testbench"],["variable","dram_ch_addr_s"]],["dramsim3_v_li",[[198,2],[198,42]],[[198,29],[198,42]],["testbench"],["variable","logic"]],["dramsim3_write_not_read_li",[[199,2],[199,55]],[[199,29],[199,55]],["testbench"],["variable","logic"]],["dramsim3_ch_addr_li",[[200,2],[200,74]],[[200,55],[200,74]],["testbench"],["variable","logic"]],["dramsim3_yumi_lo",[[201,2],[201,45]],[[201,29],[201,45]],["testbench"],["variable","logic"]],["dramsim3_data_li",[[203,2],[203,68]],[[203,52],[203,68]],["testbench"],["variable","logic"]],["dramsim3_data_v_li",[[204,2],[204,47]],[[204,29],[204,47]],["testbench"],["variable","logic"]],["dramsim3_data_yumi_lo",[[205,2],[205,50]],[[205,29],[205,50]],["testbench"],["variable","logic"]],["dramsim3_data_lo",[[207,2],[207,68]],[[207,52],[207,68]],["testbench"],["variable","logic"]],["dramsim3_data_v_lo",[[208,2],[208,47]],[[208,29],[208,47]],["testbench"],["variable","logic"]],["dramsim3_read_done_ch_addr_lo",[[209,2],[209,84]],[[209,55],[209,84]],["testbench"],["variable","logic"]],["dram0",[[212,2],[249,3]],[[229,4],[229,9]],["testbench"],["instance","bsg_nonsynth_dramsim3"]],["dram_ch_addr_rev_s",[[251,2],[257,23]],[[257,4],[257,22]],["testbench"],["typedef","#AnonymousStructUnion32"]],["dram_ch_addr_rev",[[259,2],[259,37]],[[259,21],[259,37]],["testbench"],["variable","dram_ch_addr_rev_s"]],["total_load_count",[[299,2],[299,26]],[[299,10],[299,26]],["testbench"],["variable","integer"]],["total_store_count",[[300,2],[300,27]],[[300,10],[300,27]],["testbench"],["variable","integer"]],["bandwidth",[[302,2],[302,16]],[[302,7],[302,16]],["testbench"],["variable","real"]],["bandwidth_pct",[[303,2],[303,20]],[[303,7],[303,20]],["testbench"],["variable","real"]]],[["bsg_cache_pkg",["*"]],["bsg_dramsim3_hbm2_4gb_x128_pkg",["*"]]],[[[["#AnonymousStructUnion31",[[184,10],[190,3]],[[184,10],[184,16]],["testbench"],["struct"]],[190,2]],[[["bg",[[185,4],[185,18]],[[185,16],[185,18]],["testbench","#AnonymousStructUnion31"],["struct_union_member"]],["ba",[[186,4],[186,18]],[[186,16],[186,18]],["testbench","#AnonymousStructUnion31"],["struct_union_member"]],["ro",[[187,4],[187,19]],[[187,17],[187,19]],["testbench","#AnonymousStructUnion31"],["struct_union_member"]],["co",[[188,4],[188,18]],[[188,16],[188,18]],["testbench","#AnonymousStructUnion31"],["struct_union_member"]],["byte_offset",[[189,4],[189,27]],[[189,16],[189,27]],["testbench","#AnonymousStructUnion31"],["struct_union_member"]]]]],[[["#AnonymousStructUnion32",[[251,10],[257,3]],[[251,10],[251,16]],["testbench"],["struct"]],[257,2]],[[["ro",[[252,4],[252,19]],[[252,17],[252,19]],["testbench","#AnonymousStructUnion32"],["struct_union_member"]],["bg",[[253,4],[253,18]],[[253,16],[253,18]],["testbench","#AnonymousStructUnion32"],["struct_union_member"]],["ba",[[254,4],[254,18]],[[254,16],[254,18]],["testbench","#AnonymousStructUnion32"],["struct_union_member"]],["co",[[255,4],[255,18]],[[255,16],[255,18]],["testbench","#AnonymousStructUnion32"],["struct_union_member"]],["byte_offset",[[256,4],[256,27]],[[256,16],[256,27]],["testbench","#AnonymousStructUnion32"],["struct_union_member"]]]]]]]]],null,null,null,[["dram_pkg",[[4,0],[6,0]],[[4,8],[4,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/alb123/coding/school/cse127a/third_party/basejump_stl/testing/bsg_test/dramsim3_bandwidth2/vcache_blocking.sv",[[],null,0]],["/home/alb123/coding/school/cse127a/synth/icestorm_icebreaker/icebreaker.v",[[[[[["icebreaker",[[1,0],[7,2]],[[1,7],[1,17]],[],["module"]],[42,9]],[[["CLK",[[2,4],[2,19]],[[2,16],[2,19]],["icebreaker"],["port","wire"]],["BTN_N",[[3,4],[3,21]],[[3,16],[3,21]],["icebreaker"],["port","wire"]],["P1A1",[[4,4],[4,20]],[[4,16],[4,20]],["icebreaker"],["port","wire"]],["LEDG_N",[[5,4],[5,22]],[[5,16],[5,22]],["icebreaker"],["port","wire"]],["P1A2",[[6,4],[6,20]],[[6,16],[6,20]],["icebreaker"],["port","wire"]],["clk_12",[[9,0],[9,17]],[[9,5],[9,11]],["icebreaker"],["variable","wire"]],["clk_16",[[10,0],[10,11]],[[10,5],[10,11]],["icebreaker"],["variable","wire"]],["led",[[12,0],[12,8]],[[12,5],[12,8]],["icebreaker"],["variable","wire"]],["pll",[[15,0],[27,1]],[[21,2],[21,5]],["icebreaker"],["instance","SB_PLL40_PAD"]],["blinky",[[29,0],[35,1]],[[31,2],[31,8]],["icebreaker"],["instance","blinky"]]]]]]],null,0]]]}