Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Oct  1 21:46:19 2018
| Host         : DESKTOP-G3DG20J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lcd1602_control_sets_placed.rpt
| Design       : lcd1602
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |           13 |
| Yes          | No                    | No                     |              34 |           12 |
| Yes          | No                    | Yes                    |             243 |           44 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+------------------+------------------+----------------+
|  lcd_e_OBUF_BUFG | lcd_rs_i_1_n_0                  |                  |                1 |              1 |
|  clk_IBUF_BUFG   |                                 |                  |                2 |              3 |
|  lcd_e_OBUF_BUFG | data[7]_i_1_n_0                 |                  |                1 |              3 |
|  lcd_e_OBUF_BUFG | FSM_sequential_state[3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  lcd_e_OBUF_BUFG | led[3]_i_1_n_0                  | rst_IBUF         |                1 |              4 |
|  lcd_e_OBUF_BUFG | data[4]_i_1_n_0                 |                  |                2 |              5 |
|  clk_IBUF_BUFG   |                                 | clk4Hz           |               13 |             23 |
|  lcd_e_OBUF_BUFG | data_in_buf                     |                  |               16 |             51 |
|  lcd_e_OBUF_BUFG | data_in_buf                     | rst_IBUF         |               42 |            235 |
+------------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     2 |
| 4      |                     2 |
| 5      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


