
module FIFO_DETECTION_TIME(clock,data,rdreq,sclr,wrreq,empty,full,q);

  input  clock;
  input  [13:0] data;
  input  rdreq;
  input  sclr;
  input  wrreq;
  output empty;
  output full;
  output [13:0] q;


endmodule

