{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544073301401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544073301409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 23:15:01 2018 " "Processing started: Wed Dec 05 23:15:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544073301409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073301409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073301410 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1544073303110 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "final_project.qsys " "Elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544073312995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:17 Progress: Loading final_project/final_project.qsys " "2018.12.05.23:15:17 Progress: Loading final_project/final_project.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073317065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:17 Progress: Reading input file " "2018.12.05.23:15:17 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073317522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:17 Progress: Adding clk_0 \[clock_source 18.1\] " "2018.12.05.23:15:17 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073317611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:18 Progress: Parameterizing module clk_0 " "2018.12.05.23:15:18 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073318388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:18 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\] " "2018.12.05.23:15:18 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073318394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:18 Progress: Parameterizing module jtag_game_nios " "2018.12.05.23:15:18 Progress: Parameterizing module jtag_game_nios" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073318457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:18 Progress: Adding master_template_0 \[master_template 1.0\] " "2018.12.05.23:15:18 Progress: Adding master_template_0 \[master_template 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073318457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:21 Progress: Parameterizing module master_template_0 " "2018.12.05.23:15:21 Progress: Parameterizing module master_template_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073321414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:21 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2018.12.05.23:15:21 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073321414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:21 Progress: Parameterizing module nios2_gen2_0 " "2018.12.05.23:15:21 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073321610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:21 Progress: Adding pll \[altpll 18.1\] " "2018.12.05.23:15:21 Progress: Adding pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073321618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module pll " "2018.12.05.23:15:22 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2018.12.05.23:15:22 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module sdram " "2018.12.05.23:15:22 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\] " "2018.12.05.23:15:22 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module sprite_address_pio " "2018.12.05.23:15:22 Progress: Parameterizing module sprite_address_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\] " "2018.12.05.23:15:22 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module sprite_height_pio " "2018.12.05.23:15:22 Progress: Parameterizing module sprite_height_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\] " "2018.12.05.23:15:22 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module sprite_id_pio " "2018.12.05.23:15:22 Progress: Parameterizing module sprite_id_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Adding sprite_rotate_pio \[altera_avalon_pio 18.1\] " "2018.12.05.23:15:22 Progress: Adding sprite_rotate_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module sprite_rotate_pio " "2018.12.05.23:15:22 Progress: Parameterizing module sprite_rotate_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\] " "2018.12.05.23:15:22 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module sprite_width_pio " "2018.12.05.23:15:22 Progress: Parameterizing module sprite_width_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\] " "2018.12.05.23:15:22 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module sprite_x_pio " "2018.12.05.23:15:22 Progress: Parameterizing module sprite_x_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\] " "2018.12.05.23:15:22 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module sprite_y_pio " "2018.12.05.23:15:22 Progress: Parameterizing module sprite_y_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2018.12.05.23:15:22 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing module sysid " "2018.12.05.23:15:22 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Building connections " "2018.12.05.23:15:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Parameterizing connections " "2018.12.05.23:15:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Validating " "2018.12.05.23:15:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.05.23:15:22 Progress: Done reading input file " "2018.12.05.23:15:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073322935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073323541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073323541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073323541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: Time stamp will be automatically updated when this component is generated. " "Final_project.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073323541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH " "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073324360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073326809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src4 and cmd_mux_004.sink1 " "Inserting clock-crossing logic between cmd_demux_002.src4 and cmd_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073326836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073326837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_002.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_002.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073326837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073330732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0004_jtag_game_nios_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \] " "Jtag_game_nios:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0004_jtag_game_nios_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073330733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073331061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\" " "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073331067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\" " "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073333422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073333779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"final_project\" instantiated altpll \"pll\" " "Pll: \"final_project\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073335332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'final_project_sdram' " "Sdram: Starting RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073335336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0008_sdram_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0008_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0008_sdram_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0008_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073335337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'final_project_sdram' " "Sdram: Done RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073335708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073335710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073335761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0009_sprite_address_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0009_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_address_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0009_sprite_address_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0009_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073335761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\" " "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0010_sprite_height_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0010_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_height_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0010_sprite_height_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0010_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\" " "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio: Starting RTL generation for module 'final_project_sprite_rotate_pio' " "Sprite_rotate_pio: Starting RTL generation for module 'final_project_sprite_rotate_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_rotate_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0011_sprite_rotate_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0011_sprite_rotate_pio_gen//final_project_sprite_rotate_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_rotate_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_rotate_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0011_sprite_rotate_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0011_sprite_rotate_pio_gen//final_project_sprite_rotate_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio: Done RTL generation for module 'final_project_sprite_rotate_pio' " "Sprite_rotate_pio: Done RTL generation for module 'final_project_sprite_rotate_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_rotate_pio\" " "Sprite_rotate_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_rotate_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073336473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073340114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073340301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073340501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073340685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073340886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073341076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073341264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073341450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073341641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073341831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073342025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073342204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073344847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073344853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073344858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073344923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Quartus/quartus/bin64//eperlcmd.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0015_cpu_gen/ --quartus_bindir=C:/Quartus/quartus/bin64/ --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0015_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Quartus/quartus/bin64//eperlcmd.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0015_cpu_gen/ --quartus_bindir=C:/Quartus/quartus/bin64/ --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7871_1708885568511258717.dir/0015_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073344923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:45 (*) Starting Nios II generation " "Cpu: # 2018.12.05 23:15:45 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:45 (*)   Checking for plaintext license. " "Cpu: # 2018.12.05 23:15:45 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:46 (*)   Couldn't query license setup in Quartus directory C:/Quartus/quartus/bin64/ " "Cpu: # 2018.12.05 23:15:46 (*)   Couldn't query license setup in Quartus directory C:/Quartus/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.12.05 23:15:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:46 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.12.05 23:15:46 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:46 (*)   Plaintext license not found. " "Cpu: # 2018.12.05 23:15:46 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:46 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.12.05 23:15:46 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:46 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.12.05 23:15:46 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:46 (*)   Creating all objects for CPU " "Cpu: # 2018.12.05 23:15:46 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:47 (*)   Generating RTL from CPU objects " "Cpu: # 2018.12.05 23:15:47 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:47 (*)   Creating plain-text RTL " "Cpu: # 2018.12.05 23:15:47 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.05 23:15:48 (*) Done Nios II generation " "Cpu: # 2018.12.05 23:15:48 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\" " "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_game_nios_avalon_jtag_slave_translator\" " "Jtag_game_nios_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_game_nios_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\" " "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_game_nios_avalon_jtag_slave_agent\" " "Jtag_game_nios_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_game_nios_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\" " "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_game_nios_avalon_jtag_slave_burst_adapter\" " "Jtag_game_nios_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_game_nios_avalon_jtag_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\" " "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073348833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073349193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073349200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Done \"final_project\" with 38 modules, 67 files " "Final_project: Done \"final_project\" with 38 modules, 67 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073349200 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "final_project.qsys " "Finished elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544073350391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project/synthesis/final_project.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/final_project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_irq_mapper " "Found entity 1: final_project_irq_mapper" {  } { { "final_project/synthesis/submodules/final_project_irq_mapper.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0 " "Found entity 1: final_project_mm_interconnect_0" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_mm_interconnect_0_rsp_mux_001" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351331 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_mm_interconnect_0_rsp_mux" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_005 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_005" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_004 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_004" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_mm_interconnect_0_rsp_demux" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux_004 " "Found entity 1: final_project_mm_interconnect_0_cmd_mux_004" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_mm_interconnect_0_cmd_mux" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_mm_interconnect_0_cmd_demux_001" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_mm_interconnect_0_cmd_demux" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351414 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351414 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351414 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351414 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "final_project/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "final_project/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351462 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "final_project/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_007_default_decode" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351477 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_007 " "Found entity 2: final_project_mm_interconnect_0_router_007" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_003_default_decode" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351484 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_003 " "Found entity 2: final_project_mm_interconnect_0_router_003" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_001_default_decode" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351495 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_001 " "Found entity 2: final_project_mm_interconnect_0_router_001" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544073351498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_default_decode" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351498 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router " "Found entity 2: final_project_mm_interconnect_0_router" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sysid " "Found entity 1: final_project_sysid" {  } { { "final_project/synthesis/submodules/final_project_sysid.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_sprite_rotate_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_sprite_rotate_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_rotate_pio " "Found entity 1: final_project_sprite_rotate_pio" {  } { { "final_project/synthesis/submodules/final_project_sprite_rotate_pio.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sprite_rotate_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_sprite_height_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_sprite_height_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_height_pio " "Found entity 1: final_project_sprite_height_pio" {  } { { "final_project/synthesis/submodules/final_project_sprite_height_pio.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sprite_height_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_sprite_address_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_sprite_address_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_address_pio " "Found entity 1: final_project_sprite_address_pio" {  } { { "final_project/synthesis/submodules/final_project_sprite_address_pio.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sprite_address_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/final_project_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sdram_input_efifo_module " "Found entity 1: final_project_sdram_input_efifo_module" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351593 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_sdram " "Found entity 2: final_project_sdram" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project/synthesis/submodules/final_project_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_pll_dffpipe_l2c " "Found entity 1: final_project_pll_dffpipe_l2c" {  } { { "final_project/synthesis/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351615 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_pll_stdsync_sv6 " "Found entity 2: final_project_pll_stdsync_sv6" {  } { { "final_project/synthesis/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351615 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_pll_altpll_1qn2 " "Found entity 3: final_project_pll_altpll_1qn2" {  } { { "final_project/synthesis/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351615 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_pll " "Found entity 4: final_project_pll" {  } { { "final_project/synthesis/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_pll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0 " "Found entity 1: final_project_nios2_gen2_0" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_nios2_gen2_0_cpu " "Found entity 21: final_project_nios2_gen2_0_cpu" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_nios2_gen2_0_cpu_test_bench" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "final_project/synthesis/submodules/custom_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "final_project/synthesis/submodules/burst_write_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "final_project/synthesis/submodules/burst_read_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "final_project/synthesis/submodules/write_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "final_project/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_jtag_game_nios.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project/synthesis/submodules/final_project_jtag_game_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_jtag_game_nios_sim_scfifo_w " "Found entity 1: final_project_jtag_game_nios_sim_scfifo_w" {  } { { "final_project/synthesis/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_jtag_game_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351804 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_jtag_game_nios_scfifo_w " "Found entity 2: final_project_jtag_game_nios_scfifo_w" {  } { { "final_project/synthesis/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_jtag_game_nios.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351804 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_jtag_game_nios_sim_scfifo_r " "Found entity 3: final_project_jtag_game_nios_sim_scfifo_r" {  } { { "final_project/synthesis/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_jtag_game_nios.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351804 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_jtag_game_nios_scfifo_r " "Found entity 4: final_project_jtag_game_nios_scfifo_r" {  } { { "final_project/synthesis/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_jtag_game_nios.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351804 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_jtag_game_nios " "Found entity 5: final_project_jtag_game_nios" {  } { { "final_project/synthesis/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_jtag_game_nios.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351813 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" sprite_controller.sv(29) " "Verilog HDL syntax error at sprite_controller.sv(29) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544073351820 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sprite_controller sprite_controller.sv(1) " "Ignored design unit \"sprite_controller\" at sprite_controller.sv(1) due to previous errors" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1544073351822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file system_verilog/sprite_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_number.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_number.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_number " "Found entity 1: frame_number" {  } { { "system_verilog/frame_number.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_number.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprite_fifo.sv(19) " "Verilog HDL information at sprite_fifo.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "system_verilog/sprite_fifo.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544073351853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/sprite_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_fifo " "Found entity 1: sprite_fifo" {  } { { "system_verilog/sprite_fifo.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_controller " "Found entity 1: frame_controller" {  } { { "system_verilog/frame_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "system_verilog/VGA_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "system_verilog/Color_Mapper.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/Color_Mapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mario_cv_game.sv(265) " "Verilog HDL information at mario_cv_game.sv(265): always construct contains both blocking and non-blocking assignments" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 265 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544073351917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/mario_cv_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/mario_cv_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mario_cv_game " "Found entity 1: mario_cv_game" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_param " "Found entity 1: RAM_param" {  } { { "RAM_param.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/RAM_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544073351938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351938 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/final_project.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/final_project.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/final_project.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/final_project.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/final_project.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/final_project.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351946 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351947 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351953 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351956 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351958 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351962 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_default_burst_converter.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351965 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_incr_burst_converter.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351969 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351972 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351974 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351977 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351980 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351984 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351988 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351991 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_master_agent.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351994 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_master_translator.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073351999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073351999 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352006 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352010 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352019 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352024 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352028 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352033 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352035 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/burst_read_master.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/burst_read_master.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/burst_read_master.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/burst_read_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_read_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/burst_read_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352041 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/burst_write_master.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/burst_write_master.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/burst_write_master.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/burst_write_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_write_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/burst_write_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352044 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/custom_master.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/custom_master.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/custom_master.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/custom_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/custom_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/custom_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352048 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_irq_mapper.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_irq_mapper.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352051 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_jtag_game_nios.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_jtag_game_nios.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_jtag_game_nios.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_jtag_game_nios.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352056 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352066 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352066 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352072 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352073 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352079 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352082 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352082 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352090 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352093 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352097 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352100 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352105 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352109 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352113 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352117 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352120 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352123 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352129 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352132 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352137 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352141 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352145 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_pll.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352148 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sdram.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352154 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sprite_address_pio.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sprite_address_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_address_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_sprite_address_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352159 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sprite_height_pio.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sprite_height_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_height_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_sprite_height_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_rotate_pio.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sprite_rotate_pio.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_rotate_pio.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sprite_rotate_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_rotate_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_sprite_rotate_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352167 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "final_project_sysid final_project_sysid.v(34) " "Verilog HDL error at final_project_sysid.v(34): module \"final_project_sysid\" cannot be declared more than once" {  } { { "db/ip/final_project/submodules/final_project_sysid.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sysid.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1544073352171 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "final_project_sysid final_project_sysid.v(34) " "HDL info at final_project_sysid.v(34): see declaration for object \"final_project_sysid\"" {  } { { "final_project/synthesis/submodules/final_project_sysid.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/final_project_sysid.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544073352172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sysid.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/final_project_sysid.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352172 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/latency_aware_read_master.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/latency_aware_read_master.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/latency_aware_read_master.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/latency_aware_read_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/latency_aware_read_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/latency_aware_read_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352174 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/write_master.v C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/write_master.v " "File \"c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/write_master.v\" is a duplicate of already analyzed file \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/final_project/synthesis/submodules/write_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1544073352177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/write_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/final_project/submodules/write_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.map.smsg " "Generated suppressed messages file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352314 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544073352684 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 05 23:15:52 2018 " "Processing ended: Wed Dec 05 23:15:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544073352684 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544073352684 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544073352684 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073352684 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544073353373 ""}
