// Seed: 3541587879
module module_0 (
    input  tri   id_0,
    output tri1  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri   id_6,
    input  uwire id_7,
    input  wire  id_8,
    output wor   id_9,
    output wor   id_10
);
  integer id_12, id_13, id_14;
  supply0 id_15 = (1);
  wire id_16;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input supply1 id_2,
    output uwire id_3,
    output wire id_4,
    input uwire id_5,
    input wand id_6,
    input wor id_7,
    output uwire id_8,
    output supply1 id_9,
    input wire id_10,
    input supply0 id_11,
    output supply0 id_12,
    output wire id_13,
    input tri1 id_14,
    output supply0 id_15,
    input wire id_16,
    output wor id_17,
    input uwire id_18,
    output tri id_19,
    input wand id_20
);
  id_22 :
  assert property (@(posedge id_0) id_5)
  else;
  module_0(
      id_2, id_9, id_1, id_18, id_14, id_11, id_0, id_11, id_18, id_13, id_9
  );
endmodule
