# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PC-PO-VHDL.srcs/sources_1/new/pc_po_vhdl.vhd" \
"../../../../PC-PO-VHDL.srcs/sim_1/new/tb_pc_po_vhdl.vhd" \

# Do not sort compile order
nosort
