 ** Message System Log
 ** Database: 
 ** Date:   Mon Oct 09 10:32:54 2023


****************
Macro Parameters
****************

Name                            : clock
Family                          : PA3LCLP
Output Format                   : VHDL
Type                            : Delayed Clock
Delay Index                     : 1
CLKA Source                     : Hardwired I/O

Total Clock Delay = 0.740 ns.

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      0  Total:   6144   (0.00%)
    IO (W/ clocks)             Used:      0  Total:     68   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      1  Total:     18   (5.56%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen\clock\clock.vhd.

 ** Log Ended:   Mon Oct 09 10:32:54 2023

