INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog2/project_1/project_1.srcs/sources_1/new/wocaonima.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wocaonima
INFO: [VRFC 10-311] analyzing module clk5MHZ_to_clk1
INFO: [VRFC 10-311] analyzing module clk5MHZ_to_segclk
INFO: [VRFC 10-311] analyzing module bcd_to_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/verilog2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v:6]
