<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>icss_xfer_defines.inc</title><link rel="stylesheet" type="text/css" href="../../../styles/main.css" /><script type="text/javascript" src="../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="icss_xfer_defines.inc"></a><a name="Topic13"></a><div class="CTopic TFile LAssembly first">
 <div class="CTitle">icss_xfer_defines.inc</div>
 <div class="CBody"><p>brief:&nbsp; XFER ID defines Includes: 1.</p></div>
</div>

<a name="Constants"></a><a name="Topic47"></a><div class="CTopic TGroup LAssembly">
 <div class="CTitle">Constants</div>
</div>

<a name="XFER_IDS"></a><a name="Topic48"></a><div class="CTopic TConstant LAssembly last">
 <div class="CTitle">XFER IDS</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="MAC_XID"></a><a name="Topic49"></a>MAC_XID</td><td class="CDLDefinition"><p>XID for Multiplier (with optional accumulation)</p></td></tr><tr><td class="CDLEntry"><a name="CRC_XID"></a><a name="Topic50"></a>CRC_XID</td><td class="CDLDefinition"><p>XID for CRC8, CRC16 and CRC32 accelerator BS</p></td></tr><tr><td class="CDLEntry"><a name="SUM32_RESULTS_XID"></a><a name="Topic51"></a>SUM32_RESULTS_XID</td><td class="CDLDefinition"><p>XID for SUM32 results (RTU only)</p></td></tr><tr><td class="CDLEntry"><a name="PRU_STICH_FIFO_XID"></a><a name="Topic52"></a>PRU_STICH_FIFO_XID</td><td class="CDLDefinition"><p>XID for Stich FIFO used for preemption (PRU only)</p></td></tr><tr><td class="CDLEntry"><a name="RTU_QUEUE_PTR_XID"></a><a name="Topic53"></a>RTU_QUEUE_PTR_XID</td><td class="CDLDefinition"><p>XID for Queue acceleration widget (RTU only)</p></td></tr><tr><td class="CDLEntry"><a name="TX_PRU_SPAD_B0_XID"></a><a name="Topic54"></a>TX_PRU_SPAD_B0_XID</td><td class="CDLDefinition"><p>XID for TXPRU Scratch PAD Bank 0 (not shared/ no remap)</p></td></tr><tr><td class="CDLEntry"><a name="RTU_SPAD_B0_XID"></a><a name="Topic55"></a>RTU_SPAD_B0_XID</td><td class="CDLDefinition"><p>XID for RTU Scratch PAD Bank 0</p></td></tr><tr><td class="CDLEntry"><a name="RTU_SPAD_B1_XID"></a><a name="Topic56"></a>RTU_SPAD_B1_XID</td><td class="CDLDefinition"><p>XID for RTU Scratch PAD Bank 1</p></td></tr><tr><td class="CDLEntry"><a name="RTU_SPAD_B2_XID"></a><a name="Topic57"></a>RTU_SPAD_B2_XID</td><td class="CDLDefinition"><p>XID for RTU Scratch PAD Bank 2</p></td></tr><tr><td class="CDLEntry"><a name="PRU_SPAD_B0_XID"></a><a name="Topic58"></a>PRU_SPAD_B0_XID</td><td class="CDLDefinition"><p>XID for PRU Scratch PAD Bank 0</p></td></tr><tr><td class="CDLEntry"><a name="PRU_SPAD_B1_XID"></a><a name="Topic59"></a>PRU_SPAD_B1_XID</td><td class="CDLDefinition"><p>XID for PRU Scratch PAD Bank 1</p></td></tr><tr><td class="CDLEntry"><a name="PRU_SPAD_B2_XID"></a><a name="Topic60"></a>PRU_SPAD_B2_XID</td><td class="CDLDefinition"><p>XID for PRU Scratch PAD Bank 2</p></td></tr><tr><td class="CDLEntry"><a name="PRU_RTU_SPAD_XID"></a><a name="Topic61"></a>PRU_RTU_SPAD_XID</td><td class="CDLDefinition"><p>XID for PRU-RTU 32 byte Scratch PAD</p></td></tr><tr><td class="CDLEntry"><a name="RXL2_SIDEA_XID"></a><a name="Topic62"></a>RXL2_SIDEA_XID</td><td class="CDLDefinition"><p>XID for RXL2 Bank A</p></td></tr><tr><td class="CDLEntry"><a name="RXL2_SIDEB_XID"></a><a name="Topic63"></a>RXL2_SIDEB_XID</td><td class="CDLDefinition"><p>XID for RXL2 Bank B</p></td></tr><tr><td class="CDLEntry"><a name="RXL2_FILTER_XID"></a><a name="Topic64"></a>RXL2_FILTER_XID</td><td class="CDLDefinition"><p>XID for RXL2 Filter</p></td></tr><tr><td class="CDLEntry"><a name="RTU_BSRAM_XID"></a><a name="Topic65"></a>RTU_BSRAM_XID</td><td class="CDLDefinition"><p>XID for RTU Broadside RAM</p></td></tr><tr><td class="CDLEntry"><a name="FDB_DATA_XID"></a><a name="Topic66"></a>FDB_DATA_XID</td><td class="CDLDefinition"><p>XID for FDB Data</p></td></tr><tr><td class="CDLEntry"><a name="FDB_ADDR_XID"></a><a name="Topic67"></a>FDB_ADDR_XID</td><td class="CDLDefinition"><p>XID for FDB Address &amp; Config</p></td></tr><tr><td class="CDLEntry"><a name="FDB_GEN_PATTERN_XID"></a><a name="Topic68"></a>FDB_GEN_PATTERN_XID</td><td class="CDLDefinition"><p>XID for General Pattern Config</p></td></tr><tr><td class="CDLEntry"><a name="FDB_P0_RES_XID"></a><a name="Topic69"></a>FDB_P0_RES_XID</td><td class="CDLDefinition"><p>XID for FDB Physical Port1 results</p></td></tr><tr><td class="CDLEntry"><a name="FDB_P1_RES_XID"></a><a name="Topic70"></a>FDB_P1_RES_XID</td><td class="CDLDefinition"><p>XID for FDB Physical Port2 results</p></td></tr><tr><td class="CDLEntry"><a name="FDB_HOST_RES_XID"></a><a name="Topic71"></a>FDB_HOST_RES_XID</td><td class="CDLDefinition"><p>XID for FDB Host Port results</p></td></tr><tr><td class="CDLEntry"><a name="FDB_GEN_RES_XID"></a><a name="Topic72"></a>FDB_GEN_RES_XID</td><td class="CDLDefinition"><p>XID for General compare Results</p></td></tr><tr><td class="CDLEntry"><a name="RTU_BSRAM_SUM32_XID"></a><a name="Topic73"></a>RTU_BSRAM_SUM32_XID</td><td class="CDLDefinition"><p>XID for RTU Broadside RAM + SUM32</p></td></tr><tr><td class="CDLEntry"><a name="RTU_SUM32_XID"></a><a name="Topic74"></a>RTU_SUM32_XID</td><td class="CDLDefinition"><p>XID for RTU SUM32 widget</p></td></tr><tr><td class="CDLEntry"><a name="TXL2_XID"></a><a name="Topic75"></a>TXL2_XID</td><td class="CDLDefinition"><p>XID for TXL2 FIFO</p></td></tr><tr><td class="CDLEntry"><a name="PRU_BSRAM_XID"></a><a name="Topic76"></a>PRU_BSRAM_XID</td><td class="CDLDefinition"><p>XID for PRU Broadside RAM</p></td></tr><tr><td class="CDLEntry"><a name="PRU_BSRAM_SUM32_XID"></a><a name="Topic77"></a>PRU_BSRAM_SUM32_XID</td><td class="CDLDefinition"><p>XID for PRU Broadside RAM + SUM32</p></td></tr><tr><td class="CDLEntry"><a name="PRU_SUM32_XID"></a><a name="Topic78"></a>PRU_SUM32_XID</td><td class="CDLDefinition"><p>XID for PRU SUM32 widget</p></td></tr><tr><td class="CDLEntry"><a name="XFR2PSI_STAT_XID"></a><a name="Topic79"></a>XFR2PSI_STAT_XID</td><td class="CDLDefinition"><p>XID for XFR2PSI Status</p></td></tr><tr><td class="CDLEntry"><a name="XFR2PSI_RD0_XID"></a><a name="Topic80"></a>XFR2PSI_RD0_XID</td><td class="CDLDefinition"><p>XID for XFR2PSI Read Widget0</p></td></tr><tr><td class="CDLEntry"><a name="XFR2PSI_WR0_XID"></a><a name="Topic81"></a>XFR2PSI_WR0_XID</td><td class="CDLDefinition"><p>XID for XFR2PSI Write Widget0</p></td></tr><tr><td class="CDLEntry"><a name="XFR2PSI_RD1_XID"></a><a name="Topic82"></a>XFR2PSI_RD1_XID</td><td class="CDLDefinition"><p>XID for XFR2PSI Read Widget1</p></td></tr><tr><td class="CDLEntry"><a name="XFR2PSI_RD2_XID"></a><a name="Topic83"></a>XFR2PSI_RD2_XID</td><td class="CDLDefinition"><p>XID for XFR2PSI Read Widget2</p></td></tr><tr><td class="CDLEntry"><a name="XFR2PSI_RD3_XID"></a><a name="Topic84"></a>XFR2PSI_RD3_XID</td><td class="CDLDefinition"><p>XID for XFR2PSI Read Widget3</p></td></tr><tr><td class="CDLEntry"><a name="RTU_XFR2PSI_SHARE_PRU0_XID"></a><a name="Topic85"></a>RTU_XFR2PSI_SHARE_PRU0_XID</td><td class="CDLDefinition"><p>XID for sharing PRU0 XFR2PSI widget with RTU</p></td></tr><tr><td class="CDLEntry"><a name="RTU_XFR2PSI_SHARE_PRU1_XID"></a><a name="Topic86"></a>RTU_XFR2PSI_SHARE_PRU1_XID</td><td class="CDLDefinition"><p>XID for sharing PRU1 XFR2PSI widget with RTU</p></td></tr><tr><td class="CDLEntry"><a name="XFR2VBUSP_RD0_XID"></a><a name="Topic87"></a>XFR2VBUSP_RD0_XID</td><td class="CDLDefinition"><p>XID for XFR2VBUS Read Widget0 (for external memory access)</p></td></tr><tr><td class="CDLEntry"><a name="XFR2VBUSP_RD1_XID"></a><a name="Topic88"></a>XFR2VBUSP_RD1_XID</td><td class="CDLDefinition"><p>XID for XFR2VBUS Read Widget1 (for external memory access)</p></td></tr><tr><td class="CDLEntry"><a name="XFR2VBUSP_RD2_XID"></a><a name="Topic89"></a>XFR2VBUSP_RD2_XID</td><td class="CDLDefinition"><p>XID for XFR2VBUS Read Widget2 (for external memory access) (TXPRU only)</p></td></tr><tr><td class="CDLEntry"><a name="XFR2VBUSP_WR0_XID"></a><a name="Topic90"></a>XFR2VBUSP_WR0_XID</td><td class="CDLDefinition"><p>XID for XFR2VBUS Write Widget0 (for external memory access)</p></td></tr><tr><td class="CDLEntry"><a name="XFR2VBUSP_WR1_XID"></a><a name="Topic91"></a>XFR2VBUSP_WR1_XID</td><td class="CDLDefinition"><p>XID for XFR2VBUS Write Widget1 (for external memory access)</p></td></tr><tr><td class="CDLEntry"><a name="XFR2TR_MASTER_XID"></a><a name="Topic92"></a>XFR2TR_MASTER_XID</td><td class="CDLDefinition"><p>XID for Source TR pool</p></td></tr><tr><td class="CDLEntry"><a name="XFR2TR_RING_XID"></a><a name="Topic93"></a>XFR2TR_RING_XID</td><td class="CDLDefinition"><p>XID for Destination TR ring</p></td></tr><tr><td class="CDLEntry"><a name="XFR2TR_SUBMIT_XID"></a><a name="Topic94"></a>XFR2TR_SUBMIT_XID</td><td class="CDLDefinition"><p>XID for Trigger submit from Source TR pool to Destination TR ring</p></td></tr><tr><td class="CDLEntry"><a name="INT_SPIN_XID"></a><a name="Topic95"></a>INT_SPIN_XID</td><td class="CDLDefinition"><p>XID for Local spinlock</p></td></tr><tr><td class="CDLEntry"><a name="EXT0_SPIN_XID"></a><a name="Topic96"></a>EXT0_SPIN_XID</td><td class="CDLDefinition"><p>XID for Spinlock in other ICSSG</p></td></tr><tr><td class="CDLEntry"><a name="EXT1_SPIN_XID"></a><a name="Topic97"></a>EXT1_SPIN_XID</td><td class="CDLDefinition"><p>XID for Spinlock in other ICSSG</p></td></tr><tr><td class="CDLEntry"><a name="BSWAP_XID"></a><a name="Topic98"></a>BSWAP_XID</td><td class="CDLDefinition"><p>XID for Endian swap</p></td></tr><tr><td class="CDLEntry"><a name="BSWAP_4_8_XID"></a><a name="Topic99"></a>BSWAP_4_8_XID</td><td class="CDLDefinition"><p>XID for Pivot swap (R2:R5 &lt;=&gt; R6:R9)</p></td></tr><tr><td class="CDLEntry"><a name="BSWAP_4_16_XID"></a><a name="Topic100"></a>BSWAP_4_16_XID</td><td class="CDLDefinition"><p>XID for Pivot swap (R2:R5 &lt;=&gt; R14:R17 &amp;&amp; R6:R9 &lt;=&gt; R10:R13)</p></td></tr><tr><td class="CDLEntry"><a name="TM_YIELD_XID"></a><a name="Topic101"></a>TM_YIELD_XID</td><td class="CDLDefinition"><p>XID for Task manager yield xin instruction</p></td></tr><tr><td class="CDLEntry"><a name="TM_SAVE_XID"></a><a name="Topic102"></a>TM_SAVE_XID</td><td class="CDLDefinition"><p>PRU_SPAD_B0_XID for PRU0 and PRU_SPAD_B1_XID for PRU1</p></td></tr><tr><td class="CDLEntry"><a name="QUEUE_EMPTY_XID"></a><a name="Topic103"></a>QUEUE_EMPTY_XID</td><td class="CDLDefinition"><p>XID for QM empty status</p></td></tr></table></div>
</div>

</body></html>