<h1 align="center">
  Hi ğŸ‘‹, I'm Adnan Anirban
</h1>

<h3 align="center">
  RTL Design & Verification Intern | Semiconductor Learner | EEE Graduate
</h3>

---

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=24&duration=3000&pause=1000&color=00F7FF&center=true&vCenter=true&width=850&lines=RTL+Design+Intern+at+ADN+Semiconductor;SystemVerilog+%26+Verilog+Learner;Exploring+OOP+for+Verification;C%2FC%2B%2B+%7C+Python+Programmer;Future+SoC+Engineer" />
</p>

---

## ğŸŒ± About Me

- ğŸ“ B.Sc in Electrical & Electronic Engineering (EEE)
- ğŸ¢ Currently working as **RTL Design & Verification Intern**
- ğŸ“š Learning Digital Design & Verification fundamentals
- ğŸ’¡ Strong interest in SoC Design & Semiconductor Industry
- ğŸš€ Growing step by step from Intern â†’ RTL/DV Engineer

---

## ğŸ¢ Current Learning Journey

- Writing RTL modules using **Verilog & SystemVerilog**
- Applying **OOP concepts** in verification
- Studying **Clock Domain Crossing (CDC)**
- Exploring **FIFO & FSM architecture**
- Practicing professional **Git workflow**

---

## ğŸ› ï¸ Tech Stack

<p align="center">
  <img src="https://skillicons.dev/icons?i=linux,git,github,vscode,c,cpp,python" />
</p>

<p align="center">
  <img src="https://img.shields.io/badge/SystemVerilog-0A66C2?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Verilog-FF6C37?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/OOP-8A2BE2?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/RTL%20Design-FF1493?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Design%20Verification-FF4500?style=for-the-badge"/>
</p>

---

## ğŸ”¥ Contribution Activity Graph

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=Adnan259&theme=react-dark&hide_border=true"/>
</p>

---

## ğŸ¯ 2026 Learning Goals

- Strengthen SystemVerilog for Verification  
- Learn UVM Fundamentals  
- Improve Debugging & Waveform Analysis  
- Understand Synthesis & Timing Concepts  
- Build strong RTL design confidence  

---

## ğŸ“« Connect With Me

<p align="center">
  <a href="mailto:adnananirban259@gmail.com">
    <img src="https://img.shields.io/badge/Email-adnananirban259%40gmail.com-red?style=for-the-badge&logo=gmail&logoColor=white"/>
  </a>
</p>

---

<p align="center">
  âš¡ Learning hardware design one clock cycle at a time.
</p>
