Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Altera/Projects/LCD/qsys/ --output-directory=D:/Altera/Projects/LCD/qsys/lcd/ --report-file=bsf:D:/Altera/Projects/LCD/qsys/lcd.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/LCD/qsys/lcd.qsys
Progress: Loading qsys/lcd.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding master [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lcd.uart: Interrupt sender uart.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Altera/Projects/LCD/qsys/ --output-directory=D:/Altera/Projects/LCD/qsys/lcd/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Altera/Projects/LCD/qsys/lcd.sopcinfo --report-file=html:D:/Altera/Projects/LCD/qsys/lcd.html --report-file=qip:D:/Altera/Projects/LCD/qsys/lcd/synthesis/lcd.qip --report-file=cmp:D:/Altera/Projects/LCD/qsys/lcd.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/LCD/qsys/lcd.qsys --language=VHDL
Progress: Loading qsys/lcd.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding master [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lcd.uart: Interrupt sender uart.irq is not connected to an interrupt receiver
Info: lcd: Generating lcd "lcd" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 5 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: reset_adaptation_transform: After transform: 6 modules, 13 connections
Info: merlin_mm_transform: After transform: 6 modules, 13 connections
Warning: lcd: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: lcd: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: uart: Starting RTL generation for module 'lcd_uart'
Info: uart:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=lcd_uart --dir=C:/Users/doron/AppData/Local/Temp/alt7509_7346806402256784496.dir/0001_uart_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/doron/AppData/Local/Temp/alt7509_7346806402256784496.dir/0001_uart_gen//lcd_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'lcd_uart'
Info: uart: "lcd" instantiated altera_avalon_uart "uart"
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 24 connections
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: merlin_mm_transform: After transform: 11 modules, 26 connections
Info: master: "lcd" instantiated altera_jtag_avalon_master "master"
Info: master_master_translator: "lcd" instantiated altera_merlin_master_translator "master_master_translator"
Info: uart_s1_translator: "lcd" instantiated altera_merlin_slave_translator "uart_s1_translator"
Info: rst_controller: "lcd" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: Starting generation. 
Info: timing_adt: "master" instantiated timing_adapter "timing_adt"
Info: fifo: "master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "master" instantiated channel_adapter "p2b_adapter"
Info: lcd: Done lcd" with 14 modules, 28 files, 307374 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
