<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Jin Che | Electrical Engineering Portfolio</title>
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@300;400;700&family=Montserrat:wght@500;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="style.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0-beta3/css/all.min.css">
</head>
<body>

    <nav id="navbar">
        <a href="#about" class="nav-link">About</a>
        <a href="#education" class="nav-link">Education</a>
        <a href="#experience" class="nav-link">Experience</a>
        <a href="#projects" class="nav-link">Projects</a>
        <a href="#publications" class="nav-link">Publications</a>
    </nav>

    <div class="container">
        <aside class="sidebar">
            <div class="profile-card">
                <img src="profile.jpg" alt="Jin Che" class="profile-img">
                <h1 id="about">Jin Che</h1>
                <p class="title">Ph.D. Researcher | ASIC/RF Design</p>
            </div>

            <section class="contact-info">
                <h2><i class="fas fa-id-card"></i> Contact</h2>
                <p><i class="fas fa-envelope"></i> <a href="mailto:jin.che@mail.utoronto.ca">jin.che@mail.utoronto.ca</a></p>
                <p><i class="fas fa-phone-alt"></i> +1 778 323 9958</p>
                <p><i class="fab fa-linkedin"></i> <a href="https://www.linkedin.com/in/jin-che-6a1277201/">LinkedIn Profile</a></p>
                <p><i class="fab fa-github"></i> <a href="https://github.com/bcTornado608">GitHub Profile</a></p>
            </section>

            <section class="skills-info">
                <h2><i class="fas fa-cogs"></i> Skills & Tools</h2>
                
                <div class="skill-group">
                    <h3>IC & PCB Design</h3>
                    <div class="skill-item">
                        <span class="skill-name">IC Design & Layout</span>
                        <div class="skill-bar"><div class="skill-level" style="width: 90%;"></div></div>
                    </div>
                    <div class="skill-item">
                        <span class="skill-name">PCB Design</span>
                        <div class="skill-bar"><div class="skill-level" style="width: 80%;"></div></div>
                    </div>
                </div>

                <div class="skill-group">
                    <h3>Programming</h3>
                    <div class="skill-item">
                        <span class="skill-name">Verilog</span>
                        <div class="skill-bar"><div class="skill-level" style="width: 85%;"></div></div>
                    </div>
                    <div class="skill-item">
                        <span class="skill-name">Python / C++</span>
                        <div class="skill-bar"><div class="skill-level" style="width: 75%;"></div></div>
                    </div>
                </div>
                
                <div class="tools-list">
                    <h3>Tools Used</h3>
                    <p>Cadence Virtuoso, Altium Designer, Intel Quartus Prime, AMD Vivado, Verdi, Spyglass Lint, Modelsim</p>
                </div>
            </section>

             <section class="awards-info">
                <h2><i class="fas fa-trophy"></i> Awards</h2>
                <ul>
                    <li>NSERC USRA Summer Award ($7,500) – 2024/04</li>
                    <li>Wallberg Admission Scholarships ($5,000) – 2020/10</li>
                    <li>Edward S Rogers Sr. Admission Scholarship ($1,000) – 2020/10</li>
                </ul>
            </section>
        </aside>

        <main class="content">

            <section id="research-interest" class="main-section">
                <h2><i class="fas fa-brain"></i> Research Focus</h2>
                <p class="research-focus">Integrated Circuits (IC), RF Circuit Design, Biomedical Electronics, and Sensing for next-generation systems.</p>
            </section>
            
            <hr>

            <section id="education" class="main-section">
                <h2><i class="fas fa-graduation-cap"></i> Education</h2>
                <div class="timeline-item">
                    <span class="duration">2025 – Present</span>
                    <h3>Ph.D. in Electrical Engineering</h3>
                    <p class="institution">University of Toronto, Toronto, ON</p>
                    <p>Supervisor: Prof. Antonio Liscidini</p>
                </div>
                <div class="timeline-item">
                    <span class="duration">2020 – 2025</span>
                    <h3>Bachelor of Applied Science in Electrical Engineering</h3>
                    <p class="institution">University of Toronto, Toronto, ON</p>
                    <p>cGPA: <strong>3.80/4.00</strong></p>
                </div>
            </section>

            <hr>

            <section id="experience" class="main-section">
                <h2><i class="fas fa-briefcase"></i> Professional & Research Experience</h2>

                <div class="job-card">
                    <span class="duration">2023/05 – 2024/05</span>
                    <h3>ASIC Design Engineer, Intern</h3>
                    <p class="company"><i class="fas fa-building"></i> Advanced Micro Devices, Inc. (AMD)</p>
                    <ul>
                        <li><strong>PCIe Sub-IP Maintenance:</strong> Upgraded and maintained the debug bus and performance counter design in the PCIe transaction layer.</li>
                        <li><strong>Design Integrity:</strong> Managed <strong>Clock Domain Crossing (CDC)</strong> and lint violations for smooth design operations.</li>
                        <li><strong>Infrastructure Optimization:</strong> Optimized design infrastructure by updating components and improving power efficiency using power clamps.</li>
                    </ul>
                </div>
                
                <div class="job-card">
                    <span class="duration">2024/05 – 2025/05</span>
                    <h3>Research Assistant</h3>
                    <p class="company"><i class="fas fa-flask"></i> Intelligent Sensory Microsystems Laboratory, U of T</p>
                    <ul>
                        <li><strong>System Design:</strong> Designed, simulated, and tested advanced PCB systems for <strong>wireless energy harvesting</strong> and <strong>neural stimulation</strong>.</li>
                        <li><strong>Digital Logic:</strong> Developed control logic for a SAR ADC on FPGA, and performed <strong>spike sorting</strong> with basic machine learning algorithms.</li>
                        <li><strong>High-Impact Research:</strong> Contributed to multiple research projects submitted to <strong>IEEE ISSCC</strong>, involving ADC designs.</li>
                    </ul>
                </div>
            </section>

            <hr>
            
            <section id="projects" class="main-section">
                <h2><i class="fas fa-code-branch"></i> Key Projects</h2>
                <div class="project-card">
                    <h3>Brainzoom: COB Design for Next-Gen ADC</h3>
                    <p class="location">Intelligent Sensory Microsystems Laboratory</p>
                    <ul>
                        <li>Designed <strong>Chip-on-Board (COB)</strong> for a next-generation ADC specialized for brain activity recording.</li>
                        <li>Led the assembly and testing of the boards, ensuring thorough system validation.</li>
                    </ul>
                </div>

                <div class="project-card">
                    <h3>PNS with ML Mediated Dynamic Power Supply</h3>
                    <p class="location">Intelligent Sensory Microsystems Laboratory</p>
                    <ul>
                        <li>Led the <strong>design and layout</strong> of the project from scratch, including PCB testing and running experiments on neural tissue.</li>
                        <li>Programmed a microcontroller to <strong>learn voltage patterns</strong> across neural tissues using <strong>machine learning</strong> techniques.</li>
                    </ul>
                </div>
                
                <div class="project-card">
                    <h3>Netron: SAR ADC Control & Spike Sorting</h3>
                    <p class="location">Intelligent Sensory Microsystems Laboratory</p>
                    <ul>
                        <li>Designed and tested <strong>control logic for a SAR ADC</strong> on an FPGA board.</li>
                        <li>Performed <strong>spike sorting</strong> using <strong>k-means clustering</strong> on neural data from in vivo/vitro experiments.</li>
                    </ul>
                </div>
            </section>

            <hr>

            <section id="publications" class="main-section">
                <h2><i class="fas fa-book-open"></i> Publications</h2>
                
                <h3>Conference Paper (Peer Reviewed)</h3>
                <p class="publication-entry">
                    J. Xu, M. Kanchwala, M. Abdolrazzaghi, H. Cai, Y. Huang, J. Ma, C. Lim, L. Xu, S. Gong, W. Deng, Q. Deng, **<span class="highlight-author">J. Che</span>**, S. Nag, J. Olorocisimo, R. Singh, Y. Wang, J. Sales Filho, M. Mohaved, H. Moradi, G. Eleftheriades, T. Valiante, and R. Genov, "<strong>Event-Based Spatially Zooming Neural Interface IC...</strong>" <em>IEEE International Solid-State Circuits Conference (ISSCC 2025)</em>.
                </p>

                <h3>Journal Article (Peer Reviewed)</h3>
                <p class="publication-entry">
                    S. Nag, A. Remadevi, **<span class="highlight-author">J. Che</span>**, M. Prytula, H. Xing, H. Xing, X. Xiao, A. Constas-Malvanets, H. Zhang, Y. Sun, J. Olorocisimo, J. Zariffa, and R. Genov, "<strong>Energy-Efficient Adaptive Neural Stimulator...</strong>" <em>IEEE Transactions on Biomedical Circuits and Systems</em> (early access), May 2025.
                </p>
            </section>

        </main>
    </div>

    <footer>
        <p>&copy; 2025 Jin Che | Built for Impact</p>
    </footer>

    <script>
        document.querySelectorAll('.nav-link').forEach(anchor => {
            anchor.addEventListener('click', function (e) {
                e.preventDefault();
                document.querySelector(this.getAttribute('href')).scrollIntoView({
                    behavior: 'smooth'
                });
            });
        });
    </script>
</body>
</html>