// Seed: 2866611149
module module_0 ();
  always @(id_1 or 1 - 1 ^ 1 - 1) begin : LABEL_0
    if (1'b0) disable id_2;
    if (1 < id_1 - 1 && id_2) id_1 <= id_1;
    else id_1 <= 1'h0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_4 = 1;
  assign id_4 = 1;
endmodule
