{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Since RPSC has a lot of parallel signals, it's impossible to define all signals by hands. This jupyter notebook automates some parts of variable definition\n",
    "\n",
    "Recommend to install Anaconda for easier environment managment"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Refer to RPSC Connection.xlsx FPGA Package Pinout tab\n",
    "# Copy Paste the FPGA name column and Package Pinout column to the corresponding files\n",
    "# Name in two file MUST exactly match each other, including empty line\n",
    "\n",
    "file1 = open('verilogNames.txt') # Signal name in the top level Verilog\n",
    "verilogNames = [line.strip() for line in file1.readlines() if line.strip()]\n",
    "file1.close()\n",
    "\n",
    "file2 = open('packagePins.txt') # Package pin name of the FPGA corresponding to the verilog name\n",
    "packagePins = [line.strip() for line in file2.readlines() if line.strip()]\n",
    "file2.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "114\n",
      "114\n"
     ]
    }
   ],
   "source": [
    "# Should have 114 of them\n",
    "print(len(verilogNames))\n",
    "print(len(packagePins))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generate Constraint File\n",
    "\n",
    "Paste after clock and flash constraint"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "set_property PACKAGE_PIN E22 [get_ports {o_TP1}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_TP1}]\n",
      "\n",
      "set_property PACKAGE_PIN D22 [get_ports {o_TP2}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_TP2}]\n",
      "\n",
      "set_property PACKAGE_PIN B21 [get_ports {o_TP3}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_TP3}]\n",
      "\n",
      "set_property PACKAGE_PIN B22 [get_ports {o_TP4}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_TP4}]\n",
      "\n",
      "set_property PACKAGE_PIN D21 [get_ports {o_TP5}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_TP5}]\n",
      "\n",
      "set_property PACKAGE_PIN C22 [get_ports {o_HV_ON_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_HV_ON_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN D20 [get_ports {o_HV_OFF_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_HV_OFF_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN C20 [get_ports {o_ANY_HV_GO_OFF_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_ANY_HV_GO_OFF_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN C19 [get_ports {o_RED_RF_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_RED_RF_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN B19 [get_ports {o_FULL_RF_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_FULL_RF_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN D18 [get_ports {o_HV_Ready_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_HV_Ready_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN C18 [get_ports {o_ANY_SB_GO_OFF_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_ANY_SB_GO_OFF_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN D16 [get_ports {o_SB_OFF_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_SB_OFF_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN C17 [get_ports {o_SB_ON_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_SB_ON_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN C15 [get_ports {i_OT_AN_Ready}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_OT_AN_Ready}]\n",
      "\n",
      "set_property PACKAGE_PIN C16 [get_ports {o_TH_AN_Ready}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_TH_AN_Ready}]\n",
      "\n",
      "set_property PACKAGE_PIN A20 [get_ports {i_Card_POS}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_Card_POS}]\n",
      "\n",
      "set_property PACKAGE_PIN B20 [get_ports {i_FAN_ACT}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_FAN_ACT}]\n",
      "\n",
      "set_property PACKAGE_PIN A19 [get_ports {i_FAN_ON_PERM}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_FAN_ON_PERM}]\n",
      "\n",
      "set_property PACKAGE_PIN A18 [get_ports {i_FAN_OFF_Delay}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_FAN_OFF_Delay}]\n",
      "\n",
      "set_property PACKAGE_PIN A17 [get_ports {i_Air_Grid}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_Air_Grid}]\n",
      "\n",
      "set_property PACKAGE_PIN A16 [get_ports {i_Air_AN}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_Air_AN}]\n",
      "\n",
      "set_property PACKAGE_PIN B16 [get_ports {i_Water_Heat_EXCH}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_Water_Heat_EXCH}]\n",
      "\n",
      "set_property PACKAGE_PIN B15 [get_ports {i_Water_AN}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_Water_AN}]\n",
      "\n",
      "set_property PACKAGE_PIN A13 [get_ports {i_Door_PAMP}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_Door_PAMP}]\n",
      "\n",
      "set_property PACKAGE_PIN B13 [get_ports {i_GR_SW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_GR_SW}]\n",
      "\n",
      "set_property PACKAGE_PIN A12 [get_ports {i_HV_Connector}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_HV_Connector}]\n",
      "\n",
      "set_property PACKAGE_PIN A11 [get_ports {i_CA_PS_ACT}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_CA_PS_ACT}]\n",
      "\n",
      "set_property PACKAGE_PIN C11 [get_ports {o_FAN_ON}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_FAN_ON}]\n",
      "\n",
      "set_property PACKAGE_PIN C10 [get_ports {o_CA_ON}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_CA_ON}]\n",
      "\n",
      "set_property PACKAGE_PIN F21 [get_ports {o_LA_Emergency}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Emergency}]\n",
      "\n",
      "set_property PACKAGE_PIN F22 [get_ports {o_LA_Card_POS}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Card_POS}]\n",
      "\n",
      "set_property PACKAGE_PIN G21 [get_ports {o_LA_Air_Grid}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Air_Grid}]\n",
      "\n",
      "set_property PACKAGE_PIN G22 [get_ports {o_LA_Air_Anode}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Air_Anode}]\n",
      "\n",
      "set_property PACKAGE_PIN F19 [get_ports {o_LA_Water_Heat_EXCH}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Water_Heat_EXCH}]\n",
      "\n",
      "set_property PACKAGE_PIN F20 [get_ports {o_LA_Water_Anode}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Water_Anode}]\n",
      "\n",
      "set_property PACKAGE_PIN E19 [get_ports {o_LA_Door_PAMP}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Door_PAMP}]\n",
      "\n",
      "set_property PACKAGE_PIN D19 [get_ports {o_LA_GR_SW_PAMP}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_GR_SW_PAMP}]\n",
      "\n",
      "set_property PACKAGE_PIN E17 [get_ports {o_LA_HV_Connector}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_HV_Connector}]\n",
      "\n",
      "set_property PACKAGE_PIN E18 [get_ports {o_LA_G1_PS_TEST}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_G1_PS_TEST}]\n",
      "\n",
      "set_property PACKAGE_PIN E15 [get_ports {o_LA_AN_PS_Local}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_AN_PS_Local}]\n",
      "\n",
      "set_property PACKAGE_PIN E16 [get_ports {o_LA_Dummy_AN_PS}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Dummy_AN_PS}]\n",
      "\n",
      "set_property PACKAGE_PIN G14 [get_ports {o_LA_G2_PS_TEST}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_G2_PS_TEST}]\n",
      "\n",
      "set_property PACKAGE_PIN F15 [get_ports {o_LA_I_G2_HIGH}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_I_G2_HIGH}]\n",
      "\n",
      "set_property PACKAGE_PIN F13 [get_ports {o_LA_FAN_OFF_Delay}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_FAN_OFF_Delay}]\n",
      "\n",
      "set_property PACKAGE_PIN F14 [get_ports {o_LA_G1_PS_Fault}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_G1_PS_Fault}]\n",
      "\n",
      "set_property PACKAGE_PIN G13 [get_ports {o_LA_G2_PS_Fault}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_G2_PS_Fault}]\n",
      "\n",
      "set_property PACKAGE_PIN A14 [get_ports {o_C2_RLY_DRAC}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_C2_RLY_DRAC}]\n",
      "\n",
      "set_property PACKAGE_PIN B14 [get_ports {o_C2_RLY_G2}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_C2_RLY_G2}]\n",
      "\n",
      "set_property PACKAGE_PIN C13 [get_ports {o_C2_RLY_AN}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_C2_RLY_AN}]\n",
      "\n",
      "set_property PACKAGE_PIN D13 [get_ports {o_C2_RLY_G1}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_C2_RLY_G1}]\n",
      "\n",
      "set_property PACKAGE_PIN D14 [get_ports {o_C2_RLY_CA}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_C2_RLY_CA}]\n",
      "\n",
      "set_property PACKAGE_PIN D15 [get_ports {i_C2_RLY_EM}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_C2_RLY_EM}]\n",
      "\n",
      "set_property PACKAGE_PIN D12 [get_ports {i_C2_RLY_RESET}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_C2_RLY_RESET}]\n",
      "\n",
      "set_property PACKAGE_PIN C12 [get_ports {i_LA_TEST}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_LA_TEST}]\n",
      "\n",
      "set_property PACKAGE_PIN E12 [get_ports {i_U_G1_LOW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_U_G1_LOW}]\n",
      "\n",
      "set_property PACKAGE_PIN F12 [get_ports {i_U_G2_LOW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_U_G2_LOW}]\n",
      "\n",
      "set_property PACKAGE_PIN D11 [get_ports {i_U_AN_LOW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_U_AN_LOW}]\n",
      "\n",
      "set_property PACKAGE_PIN E11 [get_ports {i_U_CA_LOW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_U_CA_LOW}]\n",
      "\n",
      "set_property PACKAGE_PIN F11 [get_ports {i_I_AN_HIGH_5A}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_I_AN_HIGH_5A}]\n",
      "\n",
      "set_property PACKAGE_PIN G11 [get_ports {i_I_AN_HIGH_6A}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_I_AN_HIGH_6A}]\n",
      "\n",
      "set_property PACKAGE_PIN F10 [get_ports {i_DC_PS_LOW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_DC_PS_LOW}]\n",
      "\n",
      "set_property PACKAGE_PIN G10 [get_ports {i_I_CA_HIGH}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_I_CA_HIGH}]\n",
      "\n",
      "set_property PACKAGE_PIN P22 [get_ports {o_LA_U_G2_LOW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_U_G2_LOW}]\n",
      "\n",
      "set_property PACKAGE_PIN P21 [get_ports {o_LA_I_AN_HIGH}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_I_AN_HIGH}]\n",
      "\n",
      "set_property PACKAGE_PIN T22 [get_ports {o_LA_U_AN_LOW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_U_AN_LOW}]\n",
      "\n",
      "set_property PACKAGE_PIN T21 [get_ports {o_LA_U_G1_LOW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_U_G1_LOW}]\n",
      "\n",
      "set_property PACKAGE_PIN U22 [get_ports {o_LA_I_CA_HIGH}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_I_CA_HIGH}]\n",
      "\n",
      "set_property PACKAGE_PIN V22 [get_ports {o_LA_U_CA_LOW}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_U_CA_LOW}]\n",
      "\n",
      "set_property PACKAGE_PIN W22 [get_ports {o_LA_CA_Delay}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_CA_Delay}]\n",
      "\n",
      "set_property PACKAGE_PIN V21 [get_ports {o_LA_Reduced_RF_PERM}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Reduced_RF_PERM}]\n",
      "\n",
      "set_property PACKAGE_PIN V19 [get_ports {o_LA_RF_Reduced}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_RF_Reduced}]\n",
      "\n",
      "set_property PACKAGE_PIN V18 [get_ports {o_LA_DR_AMP_ON}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_DR_AMP_ON}]\n",
      "\n",
      "set_property PACKAGE_PIN U19 [get_ports {o_LA_DR_AMP_ON_PERM}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_DR_AMP_ON_PERM}]\n",
      "\n",
      "set_property PACKAGE_PIN U18 [get_ports {o_LA_Grid2_ON}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Grid2_ON}]\n",
      "\n",
      "set_property PACKAGE_PIN U17 [get_ports {o_LA_Grid2_ON_PERM}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Grid2_ON_PERM}]\n",
      "\n",
      "set_property PACKAGE_PIN T17 [get_ports {o_LA_Anode_ON}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Anode_ON}]\n",
      "\n",
      "set_property PACKAGE_PIN R17 [get_ports {o_LA_Anode_ON_PERM}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Anode_ON_PERM}]\n",
      "\n",
      "set_property PACKAGE_PIN R16 [get_ports {o_LA_Grid_ON}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Grid_ON}]\n",
      "\n",
      "set_property PACKAGE_PIN N15 [get_ports {o_LA_Grid_ON_PERM}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Grid_ON_PERM}]\n",
      "\n",
      "set_property PACKAGE_PIN R18 [get_ports {o_LA_Cathode_ON}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Cathode_ON}]\n",
      "\n",
      "set_property PACKAGE_PIN P17 [get_ports {o_LA_Cathode_ON_PERM}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Cathode_ON_PERM}]\n",
      "\n",
      "set_property PACKAGE_PIN Y21 [get_ports {o_LA_FAN_ON}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_FAN_ON}]\n",
      "\n",
      "set_property PACKAGE_PIN W21 [get_ports {o_LA_FAN_ON_PERM}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_FAN_ON_PERM}]\n",
      "\n",
      "set_property PACKAGE_PIN V20 [get_ports {o_LA_G2_PS_Internal_Fault}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_G2_PS_Internal_Fault}]\n",
      "\n",
      "set_property PACKAGE_PIN U20 [get_ports {o_LA_G1_PS_OT}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_G1_PS_OT}]\n",
      "\n",
      "set_property PACKAGE_PIN T20 [get_ports {o_LA_I_G1_HIGH}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_I_G1_HIGH}]\n",
      "\n",
      "set_property PACKAGE_PIN T19 [get_ports {o_LA_AN_PS_OC}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_AN_PS_OC}]\n",
      "\n",
      "set_property PACKAGE_PIN R20 [get_ports {o_LA_AN_PS_Fault}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_AN_PS_Fault}]\n",
      "\n",
      "set_property PACKAGE_PIN R19 [get_ports {o_LA_TEMP_DR_AMP}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_TEMP_DR_AMP}]\n",
      "\n",
      "set_property PACKAGE_PIN N20 [get_ports {o_UART_TX}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_UART_TX}]\n",
      "\n",
      "set_property PACKAGE_PIN P20 [get_ports {i_UART_RX}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_UART_RX}]\n",
      "\n",
      "set_property PACKAGE_PIN AA22 [get_ports {o_LA_Alarm}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Alarm}]\n",
      "\n",
      "set_property PACKAGE_PIN Y22 [get_ports {o_LA_Control_Voltages}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_LA_Control_Voltages}]\n",
      "\n",
      "set_property PACKAGE_PIN AB21 [get_ports {i_Temp_DR_AMP}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_Temp_DR_AMP}]\n",
      "\n",
      "set_property PACKAGE_PIN AA21 [get_ports {i_DR_AMP}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_DR_AMP}]\n",
      "\n",
      "set_property PACKAGE_PIN AB19 [get_ports {i_TUNE_OK_Delayed_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_TUNE_OK_Delayed_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN AB20 [get_ports {o_RF_PERM_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_RF_PERM_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN Y20 [get_ports {o_RF_RED_BAR}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {o_RF_RED_BAR}]\n",
      "\n",
      "set_property PACKAGE_PIN AA20 [get_ports {i_G2_PS_Internal_Fault}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_G2_PS_Internal_Fault}]\n",
      "\n",
      "set_property PACKAGE_PIN W18 [get_ports {i_I_G2_HIGH}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_I_G2_HIGH}]\n",
      "\n",
      "set_property PACKAGE_PIN Y19 [get_ports {i_G2_PS_Fault}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_G2_PS_Fault}]\n",
      "\n",
      "set_property PACKAGE_PIN M18 [get_ports {i_G2_PS_Local}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_G2_PS_Local}]\n",
      "\n",
      "set_property PACKAGE_PIN M17 [get_ports {i_G2_PS_ACT}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_G2_PS_ACT}]\n",
      "\n",
      "set_property PACKAGE_PIN K19 [get_ports {i_AN_PS_Dummy}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_AN_PS_Dummy}]\n",
      "\n",
      "set_property PACKAGE_PIN K18 [get_ports {i_I_AN_PS_High}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_I_AN_PS_High}]\n",
      "\n",
      "set_property PACKAGE_PIN J16 [get_ports {i_AN_PS_Fault}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_AN_PS_Fault}]\n",
      "\n",
      "set_property PACKAGE_PIN K16 [get_ports {i_AN_PS_Local}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_AN_PS_Local}]\n",
      "\n",
      "set_property PACKAGE_PIN L15 [get_ports {i_AN_PS_ACT}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_AN_PS_ACT}]\n",
      "\n",
      "set_property PACKAGE_PIN M15 [get_ports {i_I_G1_High}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_I_G1_High}]\n",
      "\n",
      "set_property PACKAGE_PIN J15 [get_ports {i_G1_PS_OT}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_G1_PS_OT}]\n",
      "\n",
      "set_property PACKAGE_PIN K15 [get_ports {i_G1_PS_Fault}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_G1_PS_Fault}]\n",
      "\n",
      "set_property PACKAGE_PIN G16 [get_ports {i_G1_PS_Local}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_G1_PS_Local}]\n",
      "\n",
      "set_property PACKAGE_PIN H16 [get_ports {i_G1_PS_ACT}]\n",
      "set_property IOSTANDARD LVCMOS33 [get_ports {i_G1_PS_ACT}]\n",
      "\n"
     ]
    }
   ],
   "source": [
    "for i in range(len(verilogNames)):\n",
    "    print(\"set_property PACKAGE_PIN \", packagePins[i], \" [get_ports {\", verilogNames[i], \"}]\", sep=\"\" )\n",
    "    print(\"set_property IOSTANDARD LVCMOS33 [get_ports {\", verilogNames[i], \"}]\", sep = \"\")\n",
    "    print(\"\")"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Print all Verilog Top Level IO Names\n",
    "\n",
    "Used in RPSC_FPGA_TOP.sv port definition"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "input logic sys_clk50,\n",
      "input logic i_OT_AN_Ready,\n",
      "input logic i_Card_POS,\n",
      "input logic i_FAN_ACT,\n",
      "input logic i_FAN_ON_PERM,\n",
      "input logic i_FAN_OFF_Delay,\n",
      "input logic i_Air_Grid,\n",
      "input logic i_Air_AN,\n",
      "input logic i_Water_Heat_EXCH,\n",
      "input logic i_Water_AN,\n",
      "input logic i_Door_PAMP,\n",
      "input logic i_GR_SW,\n",
      "input logic i_HV_Connector,\n",
      "input logic i_CA_PS_ACT,\n",
      "input logic i_C2_RLY_EM,\n",
      "input logic i_C2_RLY_RESET,\n",
      "input logic i_LA_TEST,\n",
      "input logic i_U_G1_LOW,\n",
      "input logic i_U_G2_LOW,\n",
      "input logic i_U_AN_LOW,\n",
      "input logic i_U_CA_LOW,\n",
      "input logic i_I_AN_HIGH_5A,\n",
      "input logic i_I_AN_HIGH_6A,\n",
      "input logic i_DC_PS_LOW,\n",
      "input logic i_I_CA_HIGH,\n",
      "input logic i_UART_RX,\n",
      "input logic i_Temp_DR_AMP,\n",
      "input logic i_DR_AMP,\n",
      "input logic i_TUNE_OK_Delayed_BAR,\n",
      "input logic i_G2_PS_Internal_Fault,\n",
      "input logic i_I_G2_HIGH,\n",
      "input logic i_G2_PS_Fault,\n",
      "input logic i_G2_PS_Local,\n",
      "input logic i_G2_PS_ACT,\n",
      "input logic i_AN_PS_Dummy,\n",
      "input logic i_I_AN_PS_High,\n",
      "input logic i_AN_PS_Fault,\n",
      "input logic i_AN_PS_Local,\n",
      "input logic i_AN_PS_ACT,\n",
      "input logic i_I_G1_High,\n",
      "input logic i_G1_PS_OT,\n",
      "input logic i_G1_PS_Fault,\n",
      "input logic i_G1_PS_Local,\n",
      "input logic i_G1_PS_ACT,\n",
      "output logic o_TP1,\n",
      "output logic o_TP2,\n",
      "output logic o_TP3,\n",
      "output logic o_TP4,\n",
      "output logic o_TP5,\n",
      "output logic o_HV_ON_BAR,\n",
      "output logic o_HV_OFF_BAR,\n",
      "output logic o_ANY_HV_GO_OFF_BAR,\n",
      "output logic o_RED_RF_BAR,\n",
      "output logic o_FULL_RF_BAR,\n",
      "output logic o_HV_Ready_BAR,\n",
      "output logic o_ANY_SB_GO_OFF_BAR,\n",
      "output logic o_SB_OFF_BAR,\n",
      "output logic o_SB_ON_BAR,\n",
      "output logic o_TH_AN_Ready,\n",
      "output logic o_FAN_ON,\n",
      "output logic o_CA_ON,\n",
      "output logic o_LA_Emergency,\n",
      "output logic o_LA_Card_POS,\n",
      "output logic o_LA_Air_Grid,\n",
      "output logic o_LA_Air_Anode,\n",
      "output logic o_LA_Water_Heat_EXCH,\n",
      "output logic o_LA_Water_Anode,\n",
      "output logic o_LA_Door_PAMP,\n",
      "output logic o_LA_GR_SW_PAMP,\n",
      "output logic o_LA_HV_Connector,\n",
      "output logic o_LA_G1_PS_TEST,\n",
      "output logic o_LA_AN_PS_Local,\n",
      "output logic o_LA_Dummy_AN_PS,\n",
      "output logic o_LA_G2_PS_TEST,\n",
      "output logic o_LA_I_G2_HIGH,\n",
      "output logic o_LA_FAN_OFF_Delay,\n",
      "output logic o_LA_G1_PS_Fault,\n",
      "output logic o_LA_G2_PS_Fault,\n",
      "output logic o_C2_RLY_DRAC,\n",
      "output logic o_C2_RLY_G2,\n",
      "output logic o_C2_RLY_AN,\n",
      "output logic o_C2_RLY_G1,\n",
      "output logic o_C2_RLY_CA,\n",
      "output logic o_LA_U_G2_LOW,\n",
      "output logic o_LA_I_AN_HIGH,\n",
      "output logic o_LA_U_AN_LOW,\n",
      "output logic o_LA_U_G1_LOW,\n",
      "output logic o_LA_I_CA_HIGH,\n",
      "output logic o_LA_U_CA_LOW,\n",
      "output logic o_LA_CA_Delay,\n",
      "output logic o_LA_Reduced_RF_PERM,\n",
      "output logic o_LA_RF_Reduced,\n",
      "output logic o_LA_DR_AMP_ON,\n",
      "output logic o_LA_DR_AMP_ON_PERM,\n",
      "output logic o_LA_Grid2_ON,\n",
      "output logic o_LA_Grid2_ON_PERM,\n",
      "output logic o_LA_Anode_ON,\n",
      "output logic o_LA_Anode_ON_PERM,\n",
      "output logic o_LA_Grid_ON,\n",
      "output logic o_LA_Grid_ON_PERM,\n",
      "output logic o_LA_Cathode_ON,\n",
      "output logic o_LA_Cathode_ON_PERM,\n",
      "output logic o_LA_FAN_ON,\n",
      "output logic o_LA_FAN_ON_PERM,\n",
      "output logic o_LA_G2_PS_Internal_Fault,\n",
      "output logic o_LA_G1_PS_OT,\n",
      "output logic o_LA_I_G1_HIGH,\n",
      "output logic o_LA_AN_PS_OC,\n",
      "output logic o_LA_AN_PS_Fault,\n",
      "output logic o_LA_TEMP_DR_AMP,\n",
      "output logic o_UART_TX,\n",
      "output logic o_LA_Alarm,\n",
      "output logic o_LA_Control_Voltages,\n",
      "output logic o_RF_PERM_BAR,\n",
      "output logic o_RF_RED_BAR\n"
     ]
    }
   ],
   "source": [
    "s = \"input logic sys_clk50,\\n\"\n",
    "for i in range(len(verilogNames)):\n",
    "    if verilogNames[i].startswith(\"i_\"):\n",
    "        s += \"input logic \" + str(verilogNames[i]) + \",\\n\"\n",
    "\n",
    "for i in range(len(verilogNames)):\n",
    "    if verilogNames[i].startswith(\"o_\"):\n",
    "        s += \"output logic \" + str(verilogNames[i]) + \",\\n\"\n",
    "\n",
    "s = s[0:-2]\n",
    "print(s)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Print input buffer\n",
    "\n",
    "Used in RPSC_FPGA_TOP.sv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "logic i_OT_AN_Ready_FF,\n",
      "i_Card_POS_FF,\n",
      "i_FAN_ACT_FF,\n",
      "i_FAN_ON_PERM_FF,\n",
      "i_FAN_OFF_Delay_FF,\n",
      "i_Air_Grid_FF,\n",
      "i_Air_AN_FF,\n",
      "i_Water_Heat_EXCH_FF,\n",
      "i_Water_AN_FF,\n",
      "i_Door_PAMP_FF,\n",
      "i_GR_SW_FF,\n",
      "i_HV_Connector_FF,\n",
      "i_CA_PS_ACT_FF,\n",
      "i_C2_RLY_EM_FF,\n",
      "i_C2_RLY_RESET_FF,\n",
      "i_LA_TEST_FF,\n",
      "i_U_G1_LOW_FF,\n",
      "i_U_G2_LOW_FF,\n",
      "i_U_AN_LOW_FF,\n",
      "i_U_CA_LOW_FF,\n",
      "i_I_AN_HIGH_5A_FF,\n",
      "i_I_AN_HIGH_6A_FF,\n",
      "i_DC_PS_LOW_FF,\n",
      "i_I_CA_HIGH_FF,\n",
      "i_UART_RX_FF,\n",
      "i_Temp_DR_AMP_FF,\n",
      "i_DR_AMP_FF,\n",
      "i_TUNE_OK_Delayed_BAR_FF,\n",
      "i_G2_PS_Internal_Fault_FF,\n",
      "i_I_G2_HIGH_FF,\n",
      "i_G2_PS_Fault_FF,\n",
      "i_G2_PS_Local_FF,\n",
      "i_G2_PS_ACT_FF,\n",
      "i_AN_PS_Dummy_FF,\n",
      "i_I_AN_PS_High_FF,\n",
      "i_AN_PS_Fault_FF,\n",
      "i_AN_PS_Local_FF,\n",
      "i_AN_PS_ACT_FF,\n",
      "i_I_G1_High_FF,\n",
      "i_G1_PS_OT_FF,\n",
      "i_G1_PS_Fault_FF,\n",
      "i_G1_PS_Local_FF,\n",
      "i_G1_PS_ACT_FF;\n",
      "\n",
      "inputFF inputFF1 (.clk(clk), .reset(reset_test), .out(i_OT_AN_Ready_FF), .in(i_OT_AN_Ready));\n",
      "inputFF inputFF2 (.clk(clk), .reset(reset_test), .out(i_Card_POS_FF), .in(i_Card_POS));\n",
      "inputFF inputFF3 (.clk(clk), .reset(reset_test), .out(i_FAN_ACT_FF), .in(i_FAN_ACT));\n",
      "inputFF inputFF4 (.clk(clk), .reset(reset_test), .out(i_FAN_ON_PERM_FF), .in(i_FAN_ON_PERM));\n",
      "inputFF inputFF5 (.clk(clk), .reset(reset_test), .out(i_FAN_OFF_Delay_FF), .in(i_FAN_OFF_Delay));\n",
      "inputFF inputFF6 (.clk(clk), .reset(reset_test), .out(i_Air_Grid_FF), .in(i_Air_Grid));\n",
      "inputFF inputFF7 (.clk(clk), .reset(reset_test), .out(i_Air_AN_FF), .in(i_Air_AN));\n",
      "inputFF inputFF8 (.clk(clk), .reset(reset_test), .out(i_Water_Heat_EXCH_FF), .in(i_Water_Heat_EXCH));\n",
      "inputFF inputFF9 (.clk(clk), .reset(reset_test), .out(i_Water_AN_FF), .in(i_Water_AN));\n",
      "inputFF inputFF10 (.clk(clk), .reset(reset_test), .out(i_Door_PAMP_FF), .in(i_Door_PAMP));\n",
      "inputFF inputFF11 (.clk(clk), .reset(reset_test), .out(i_GR_SW_FF), .in(i_GR_SW));\n",
      "inputFF inputFF12 (.clk(clk), .reset(reset_test), .out(i_HV_Connector_FF), .in(i_HV_Connector));\n",
      "inputFF inputFF13 (.clk(clk), .reset(reset_test), .out(i_CA_PS_ACT_FF), .in(i_CA_PS_ACT));\n",
      "inputFF inputFF14 (.clk(clk), .reset(reset_test), .out(i_C2_RLY_EM_FF), .in(i_C2_RLY_EM));\n",
      "inputFF inputFF15 (.clk(clk), .reset(reset_test), .out(i_C2_RLY_RESET_FF), .in(i_C2_RLY_RESET));\n",
      "inputFF inputFF16 (.clk(clk), .reset(reset_test), .out(i_LA_TEST_FF), .in(i_LA_TEST));\n",
      "inputFF inputFF17 (.clk(clk), .reset(reset_test), .out(i_U_G1_LOW_FF), .in(i_U_G1_LOW));\n",
      "inputFF inputFF18 (.clk(clk), .reset(reset_test), .out(i_U_G2_LOW_FF), .in(i_U_G2_LOW));\n",
      "inputFF inputFF19 (.clk(clk), .reset(reset_test), .out(i_U_AN_LOW_FF), .in(i_U_AN_LOW));\n",
      "inputFF inputFF20 (.clk(clk), .reset(reset_test), .out(i_U_CA_LOW_FF), .in(i_U_CA_LOW));\n",
      "inputFF inputFF21 (.clk(clk), .reset(reset_test), .out(i_I_AN_HIGH_5A_FF), .in(i_I_AN_HIGH_5A));\n",
      "inputFF inputFF22 (.clk(clk), .reset(reset_test), .out(i_I_AN_HIGH_6A_FF), .in(i_I_AN_HIGH_6A));\n",
      "inputFF inputFF23 (.clk(clk), .reset(reset_test), .out(i_DC_PS_LOW_FF), .in(i_DC_PS_LOW));\n",
      "inputFF inputFF24 (.clk(clk), .reset(reset_test), .out(i_I_CA_HIGH_FF), .in(i_I_CA_HIGH));\n",
      "inputFF inputFF25 (.clk(clk), .reset(reset_test), .out(i_UART_RX_FF), .in(i_UART_RX));\n",
      "inputFF inputFF26 (.clk(clk), .reset(reset_test), .out(i_Temp_DR_AMP_FF), .in(i_Temp_DR_AMP));\n",
      "inputFF inputFF27 (.clk(clk), .reset(reset_test), .out(i_DR_AMP_FF), .in(i_DR_AMP));\n",
      "inputFF inputFF28 (.clk(clk), .reset(reset_test), .out(i_TUNE_OK_Delayed_BAR_FF), .in(i_TUNE_OK_Delayed_BAR));\n",
      "inputFF inputFF29 (.clk(clk), .reset(reset_test), .out(i_G2_PS_Internal_Fault_FF), .in(i_G2_PS_Internal_Fault));\n",
      "inputFF inputFF30 (.clk(clk), .reset(reset_test), .out(i_I_G2_HIGH_FF), .in(i_I_G2_HIGH));\n",
      "inputFF inputFF31 (.clk(clk), .reset(reset_test), .out(i_G2_PS_Fault_FF), .in(i_G2_PS_Fault));\n",
      "inputFF inputFF32 (.clk(clk), .reset(reset_test), .out(i_G2_PS_Local_FF), .in(i_G2_PS_Local));\n",
      "inputFF inputFF33 (.clk(clk), .reset(reset_test), .out(i_G2_PS_ACT_FF), .in(i_G2_PS_ACT));\n",
      "inputFF inputFF34 (.clk(clk), .reset(reset_test), .out(i_AN_PS_Dummy_FF), .in(i_AN_PS_Dummy));\n",
      "inputFF inputFF35 (.clk(clk), .reset(reset_test), .out(i_I_AN_PS_High_FF), .in(i_I_AN_PS_High));\n",
      "inputFF inputFF36 (.clk(clk), .reset(reset_test), .out(i_AN_PS_Fault_FF), .in(i_AN_PS_Fault));\n",
      "inputFF inputFF37 (.clk(clk), .reset(reset_test), .out(i_AN_PS_Local_FF), .in(i_AN_PS_Local));\n",
      "inputFF inputFF38 (.clk(clk), .reset(reset_test), .out(i_AN_PS_ACT_FF), .in(i_AN_PS_ACT));\n",
      "inputFF inputFF39 (.clk(clk), .reset(reset_test), .out(i_I_G1_High_FF), .in(i_I_G1_High));\n",
      "inputFF inputFF40 (.clk(clk), .reset(reset_test), .out(i_G1_PS_OT_FF), .in(i_G1_PS_OT));\n",
      "inputFF inputFF41 (.clk(clk), .reset(reset_test), .out(i_G1_PS_Fault_FF), .in(i_G1_PS_Fault));\n",
      "inputFF inputFF42 (.clk(clk), .reset(reset_test), .out(i_G1_PS_Local_FF), .in(i_G1_PS_Local));\n",
      "inputFF inputFF43 (.clk(clk), .reset(reset_test), .out(i_G1_PS_ACT_FF), .in(i_G1_PS_ACT));\n"
     ]
    }
   ],
   "source": [
    "s = \"logic \"\n",
    "for i in range(len(verilogNames)):\n",
    "    if verilogNames[i].startswith(\"i_\"):\n",
    "        s += verilogNames[i] + \"_FF,\\n\"\n",
    "\n",
    "\n",
    "print(s[0:-2] + \";\\n\")\n",
    "\n",
    "count = 0\n",
    "for i in range(len(verilogNames)):\n",
    "    if verilogNames[i].startswith(\"i_\"):\n",
    "        count += 1\n",
    "        print(f\"inputFF inputFF{count} (.clk(clk), .reset(reset_test), .out({verilogNames[i]}_FF), .in({verilogNames[i]}));\")\n",
    "        "
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Print testbench input lists in top level simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "i_OT_AN_Ready <= 1'b\n",
      "i_Card_POS <= 1'b\n",
      "i_FAN_ACT <= 1'b\n",
      "i_FAN_ON_PERM <= 1'b\n",
      "i_FAN_OFF_Delay <= 1'b\n",
      "i_Air_Grid <= 1'b\n",
      "i_Air_AN <= 1'b\n",
      "i_Water_Heat_EXCH <= 1'b\n",
      "i_Water_AN <= 1'b\n",
      "i_Door_PAMP <= 1'b\n",
      "i_GR_SW <= 1'b\n",
      "i_HV_Connector <= 1'b\n",
      "i_CA_PS_ACT <= 1'b\n",
      "i_C2_RLY_EM <= 1'b\n",
      "i_C2_RLY_RESET <= 1'b\n",
      "i_LA_TEST <= 1'b\n",
      "i_U_G1_LOW <= 1'b\n",
      "i_U_G2_LOW <= 1'b\n",
      "i_U_AN_LOW <= 1'b\n",
      "i_U_CA_LOW <= 1'b\n",
      "i_I_AN_HIGH_5A <= 1'b\n",
      "i_I_AN_HIGH_6A <= 1'b\n",
      "i_DC_PS_LOW <= 1'b\n",
      "i_I_CA_HIGH <= 1'b\n",
      "i_UART_RX <= 1'b\n",
      "i_Temp_DR_AMP <= 1'b\n",
      "i_DR_AMP <= 1'b\n",
      "i_TUNE_OK_Delayed_BAR <= 1'b\n",
      "i_G2_PS_Internal_Fault <= 1'b\n",
      "i_I_G2_HIGH <= 1'b\n",
      "i_G2_PS_Fault <= 1'b\n",
      "i_G2_PS_Local <= 1'b\n",
      "i_G2_PS_ACT <= 1'b\n",
      "i_AN_PS_Dummy <= 1'b\n",
      "i_I_AN_PS_High <= 1'b\n",
      "i_AN_PS_Fault <= 1'b\n",
      "i_AN_PS_Local <= 1'b\n",
      "i_AN_PS_ACT <= 1'b\n",
      "i_I_G1_High <= 1'b\n",
      "i_G1_PS_OT <= 1'b\n",
      "i_G1_PS_Fault <= 1'b\n",
      "i_G1_PS_Local <= 1'b\n",
      "i_G1_PS_ACT <= 1'b\n"
     ]
    }
   ],
   "source": [
    "for i in range(len(verilogNames)):\n",
    "    if verilogNames[i].startswith(\"i_\"):\n",
    "        print(verilogNames[i], \" <= 1'b\", sep=\"\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
