INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/Lab4/Lab4.srcs/sources_1/new/CounterMod7Enable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterMod7Enable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vir/Lab4/Lab4.srcs/sim_3/new/CounterMod7Enable_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterMod7Enable_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vir/Lab4/Lab4.sim/sim_3/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
