
           Lattice Mapping Report File for Design Module 'reg_uni'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     Practica3_Ejercico4.ngd -o Practica3_Ejercico4_map.ncd -pr
     Practica3_Ejercico4.prf -mp Practica3_Ejercico4.mrp -lpf C:/Users/asdf1/Doc
     uments/DigitalDesign/Practica3DSD/Ejercico4/Practica3_Ejercico4_synplify.lp
     f -lpf C:/Users/asdf1/Documents/DigitalDesign/Practica3DSD/Practica3.lpf -c
     0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  09/03/18  19:13:27

Design Summary
--------------

   Number of registers:      4 out of  7209 (0%)
      PFU registers:            4 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         5 out of  3432 (0%)
      SLICEs as Logic/ROM:      5 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          9 out of  6864 (0%)
      Number used as logic LUTs:          9
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 14 + 4(JTAG) out of 115 (16%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 2 loads, 2 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1

                                    Page 1




Design:  reg_uni                                       Date:  09/03/18  19:13:27

Design Summary (cont)
---------------------
     Net un1_s_2_i: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net MR_c merged into GSR:  4
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net s_c[0]: 5 loads
     Net s_c[1]: 5 loads
     Net Q_c[1]: 3 loads
     Net Q_c[2]: 3 loads
     Net Q_c[0]: 2 loads
     Net Q_c[3]: 2 loads
     Net un1_s_2_i: 2 loads
     Net dsl_c: 1 loads
     Net N_15: 1 loads
     Net P_in_c[0]: 1 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'MR_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Q[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| s[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MR                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dsl                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dsr                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| P_in[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| P_in[2]             | INPUT     | LVCMOS25  |            |

                                    Page 2




Design:  reg_uni                                       Date:  09/03/18  19:13:27

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| P_in[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| P_in[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| s[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal MR_c_i was merged into signal MR_c
Signal VCC undriven or does not drive anything - clipped.
Block MR_pad_RNIJO4E was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The local reset signal 'MR_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'MR_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        













                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
