// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Sun Feb  9 15:24:41 2025
// Host        : Ariqfadhh running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,fast_ip,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "fast_ip,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    src_axi_TDATA,
    src_axi_TKEEP,
    src_axi_TLAST,
    src_axi_TREADY,
    src_axi_TSTRB,
    src_axi_TVALID,
    dst_axi_TDATA,
    dst_axi_TKEEP,
    dst_axi_TLAST,
    dst_axi_TREADY,
    dst_axi_TSTRB,
    dst_axi_TVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [5:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS:src_axi:dst_axi, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME src_axi, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]src_axi_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TKEEP" *) input [3:0]src_axi_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TLAST" *) input [0:0]src_axi_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TREADY" *) output src_axi_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TSTRB" *) input [3:0]src_axi_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TVALID" *) input src_axi_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dst_axi, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]dst_axi_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TKEEP" *) output [3:0]dst_axi_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TLAST" *) output [0:0]dst_axi_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TREADY" *) input dst_axi_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TSTRB" *) output [3:0]dst_axi_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TVALID" *) output dst_axi_TVALID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]\^dst_axi_TDATA ;
  wire [0:0]\^dst_axi_TKEEP ;
  wire [0:0]dst_axi_TLAST;
  wire dst_axi_TREADY;
  wire [0:0]\^dst_axi_TSTRB ;
  wire dst_axi_TVALID;
  wire interrupt;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [31:0]src_axi_TDATA;
  wire src_axi_TREADY;
  wire src_axi_TVALID;
  wire [31:1]NLW_inst_dst_axi_TDATA_UNCONNECTED;
  wire [3:1]NLW_inst_dst_axi_TKEEP_UNCONNECTED;
  wire [3:1]NLW_inst_dst_axi_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CONTROL_BUS_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CONTROL_BUS_RRESP_UNCONNECTED;

  assign dst_axi_TDATA[31] = \<const0> ;
  assign dst_axi_TDATA[30] = \<const0> ;
  assign dst_axi_TDATA[29] = \<const0> ;
  assign dst_axi_TDATA[28] = \<const0> ;
  assign dst_axi_TDATA[27] = \<const0> ;
  assign dst_axi_TDATA[26] = \<const0> ;
  assign dst_axi_TDATA[25] = \<const0> ;
  assign dst_axi_TDATA[24] = \<const0> ;
  assign dst_axi_TDATA[23] = \<const0> ;
  assign dst_axi_TDATA[22] = \<const0> ;
  assign dst_axi_TDATA[21] = \<const0> ;
  assign dst_axi_TDATA[20] = \<const0> ;
  assign dst_axi_TDATA[19] = \<const0> ;
  assign dst_axi_TDATA[18] = \<const0> ;
  assign dst_axi_TDATA[17] = \<const0> ;
  assign dst_axi_TDATA[16] = \<const0> ;
  assign dst_axi_TDATA[15] = \<const0> ;
  assign dst_axi_TDATA[14] = \<const0> ;
  assign dst_axi_TDATA[13] = \<const0> ;
  assign dst_axi_TDATA[12] = \<const0> ;
  assign dst_axi_TDATA[11] = \<const0> ;
  assign dst_axi_TDATA[10] = \<const0> ;
  assign dst_axi_TDATA[9] = \<const0> ;
  assign dst_axi_TDATA[8] = \<const0> ;
  assign dst_axi_TDATA[7] = \<const0> ;
  assign dst_axi_TDATA[6] = \<const0> ;
  assign dst_axi_TDATA[5] = \<const0> ;
  assign dst_axi_TDATA[4] = \<const0> ;
  assign dst_axi_TDATA[3] = \<const0> ;
  assign dst_axi_TDATA[2] = \<const0> ;
  assign dst_axi_TDATA[1] = \<const0> ;
  assign dst_axi_TDATA[0] = \^dst_axi_TDATA [0];
  assign dst_axi_TKEEP[3] = \<const0> ;
  assign dst_axi_TKEEP[2] = \<const0> ;
  assign dst_axi_TKEEP[1] = \<const0> ;
  assign dst_axi_TKEEP[0] = \^dst_axi_TKEEP [0];
  assign dst_axi_TSTRB[3] = \<const0> ;
  assign dst_axi_TSTRB[2] = \<const0> ;
  assign dst_axi_TSTRB[1] = \<const0> ;
  assign dst_axi_TSTRB[0] = \^dst_axi_TSTRB [0];
  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "6'b000001" *) 
  (* ap_ST_fsm_state2 = "6'b000010" *) 
  (* ap_ST_fsm_state3 = "6'b000100" *) 
  (* ap_ST_fsm_state4 = "6'b001000" *) 
  (* ap_ST_fsm_state5 = "6'b010000" *) 
  (* ap_ST_fsm_state6 = "6'b100000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_axi_TDATA({NLW_inst_dst_axi_TDATA_UNCONNECTED[31:1],\^dst_axi_TDATA }),
        .dst_axi_TKEEP({NLW_inst_dst_axi_TKEEP_UNCONNECTED[3:1],\^dst_axi_TKEEP }),
        .dst_axi_TLAST(dst_axi_TLAST),
        .dst_axi_TREADY(dst_axi_TREADY),
        .dst_axi_TSTRB({NLW_inst_dst_axi_TSTRB_UNCONNECTED[3:1],\^dst_axi_TSTRB }),
        .dst_axi_TVALID(dst_axi_TVALID),
        .interrupt(interrupt),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR({s_axi_CONTROL_BUS_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(NLW_inst_s_axi_CONTROL_BUS_BRESP_UNCONNECTED[1:0]),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(NLW_inst_s_axi_CONTROL_BUS_RRESP_UNCONNECTED[1:0]),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .src_axi_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_axi_TDATA[7:0]}),
        .src_axi_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .src_axi_TLAST(1'b0),
        .src_axi_TREADY(src_axi_TREADY),
        .src_axi_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .src_axi_TVALID(src_axi_TVALID));
endmodule

(* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "6'b000001" *) 
(* ap_ST_fsm_state2 = "6'b000010" *) (* ap_ST_fsm_state3 = "6'b000100" *) (* ap_ST_fsm_state4 = "6'b001000" *) 
(* ap_ST_fsm_state5 = "6'b010000" *) (* ap_ST_fsm_state6 = "6'b100000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip
   (ap_clk,
    ap_rst_n,
    src_axi_TDATA,
    src_axi_TVALID,
    src_axi_TREADY,
    src_axi_TKEEP,
    src_axi_TSTRB,
    src_axi_TLAST,
    dst_axi_TDATA,
    dst_axi_TVALID,
    dst_axi_TREADY,
    dst_axi_TKEEP,
    dst_axi_TSTRB,
    dst_axi_TLAST,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [31:0]src_axi_TDATA;
  input src_axi_TVALID;
  output src_axi_TREADY;
  input [3:0]src_axi_TKEEP;
  input [3:0]src_axi_TSTRB;
  input [0:0]src_axi_TLAST;
  output [31:0]dst_axi_TDATA;
  output dst_axi_TVALID;
  input dst_axi_TREADY;
  output [3:0]dst_axi_TKEEP;
  output [3:0]dst_axi_TSTRB;
  output [0:0]dst_axi_TLAST;
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [5:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \ap_CS_fsm[2]_i_1_n_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire cmp123_fu_637_p2;
  wire cmp123_reg_712;
  wire \cmp123_reg_712[0]_i_10_n_0 ;
  wire \cmp123_reg_712[0]_i_11_n_0 ;
  wire \cmp123_reg_712[0]_i_12_n_0 ;
  wire \cmp123_reg_712[0]_i_13_n_0 ;
  wire \cmp123_reg_712[0]_i_14_n_0 ;
  wire \cmp123_reg_712[0]_i_3_n_0 ;
  wire \cmp123_reg_712[0]_i_4_n_0 ;
  wire \cmp123_reg_712[0]_i_5_n_0 ;
  wire \cmp123_reg_712[0]_i_7_n_0 ;
  wire \cmp123_reg_712[0]_i_8_n_0 ;
  wire \cmp123_reg_712[0]_i_9_n_0 ;
  wire \cmp123_reg_712_reg[0]_i_1_n_2 ;
  wire \cmp123_reg_712_reg[0]_i_1_n_3 ;
  wire \cmp123_reg_712_reg[0]_i_2_n_0 ;
  wire \cmp123_reg_712_reg[0]_i_2_n_1 ;
  wire \cmp123_reg_712_reg[0]_i_2_n_2 ;
  wire \cmp123_reg_712_reg[0]_i_2_n_3 ;
  wire \cmp123_reg_712_reg[0]_i_6_n_0 ;
  wire \cmp123_reg_712_reg[0]_i_6_n_1 ;
  wire \cmp123_reg_712_reg[0]_i_6_n_2 ;
  wire \cmp123_reg_712_reg[0]_i_6_n_3 ;
  wire cmp21_fu_626_p2;
  wire cmp21_reg_702;
  wire \cmp21_reg_702[0]_i_2_n_0 ;
  wire \cmp21_reg_702[0]_i_3_n_0 ;
  wire \cmp21_reg_702[0]_i_4_n_0 ;
  wire \cmp21_reg_702[0]_i_5_n_0 ;
  wire \cmp21_reg_702[0]_i_6_n_0 ;
  wire \cmp21_reg_702[0]_i_7_n_0 ;
  wire \cmp21_reg_702[0]_i_8_n_0 ;
  wire [0:0]data_p2;
  wire data_p2_0;
  wire [0:0]data_p2_1;
  wire [0:0]\^dst_axi_TDATA ;
  wire [0:0]dst_axi_TDATA_int_regslice;
  wire [0:0]dst_axi_TDATA_reg;
  wire dst_axi_TDATA_reg1;
  wire [0:0]\^dst_axi_TKEEP ;
  wire [0:0]dst_axi_TKEEP_reg;
  wire [0:0]dst_axi_TLAST;
  wire dst_axi_TLAST_int_regslice;
  wire dst_axi_TLAST_reg;
  wire dst_axi_TREADY;
  wire dst_axi_TREADY_int_regslice;
  wire [0:0]\^dst_axi_TSTRB ;
  wire [0:0]dst_axi_TSTRB_reg;
  wire dst_axi_TVALID;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_n_10;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_n_11;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_n_12;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_n_14;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_n_15;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_n_16;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_n_18;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_n_8;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_n_9;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY;
  wire icmp_ln27_fu_615_p2;
  wire [31:0]img_height;
  wire [31:0]img_height_read_reg_664;
  wire [31:0]img_width;
  wire [31:0]img_width_read_reg_669;
  wire interrupt;
  wire regslice_both_dst_axi_V_data_V_U_n_1;
  wire regslice_both_dst_axi_V_keep_V_U_n_0;
  wire regslice_both_dst_axi_V_last_V_U_n_0;
  wire regslice_both_dst_axi_V_strb_V_U_n_0;
  wire rev_reg_717;
  wire \rev_reg_717[0]_i_1_n_0 ;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire slt_fu_632_p2;
  wire slt_reg_707;
  wire \slt_reg_707[0]_i_10_n_0 ;
  wire \slt_reg_707[0]_i_12_n_0 ;
  wire \slt_reg_707[0]_i_13_n_0 ;
  wire \slt_reg_707[0]_i_14_n_0 ;
  wire \slt_reg_707[0]_i_15_n_0 ;
  wire \slt_reg_707[0]_i_16_n_0 ;
  wire \slt_reg_707[0]_i_17_n_0 ;
  wire \slt_reg_707[0]_i_18_n_0 ;
  wire \slt_reg_707[0]_i_19_n_0 ;
  wire \slt_reg_707[0]_i_21_n_0 ;
  wire \slt_reg_707[0]_i_22_n_0 ;
  wire \slt_reg_707[0]_i_23_n_0 ;
  wire \slt_reg_707[0]_i_24_n_0 ;
  wire \slt_reg_707[0]_i_25_n_0 ;
  wire \slt_reg_707[0]_i_26_n_0 ;
  wire \slt_reg_707[0]_i_27_n_0 ;
  wire \slt_reg_707[0]_i_28_n_0 ;
  wire \slt_reg_707[0]_i_29_n_0 ;
  wire \slt_reg_707[0]_i_30_n_0 ;
  wire \slt_reg_707[0]_i_31_n_0 ;
  wire \slt_reg_707[0]_i_32_n_0 ;
  wire \slt_reg_707[0]_i_33_n_0 ;
  wire \slt_reg_707[0]_i_34_n_0 ;
  wire \slt_reg_707[0]_i_35_n_0 ;
  wire \slt_reg_707[0]_i_36_n_0 ;
  wire \slt_reg_707[0]_i_3_n_0 ;
  wire \slt_reg_707[0]_i_4_n_0 ;
  wire \slt_reg_707[0]_i_5_n_0 ;
  wire \slt_reg_707[0]_i_6_n_0 ;
  wire \slt_reg_707[0]_i_7_n_0 ;
  wire \slt_reg_707[0]_i_8_n_0 ;
  wire \slt_reg_707[0]_i_9_n_0 ;
  wire \slt_reg_707_reg[0]_i_11_n_0 ;
  wire \slt_reg_707_reg[0]_i_11_n_1 ;
  wire \slt_reg_707_reg[0]_i_11_n_2 ;
  wire \slt_reg_707_reg[0]_i_11_n_3 ;
  wire \slt_reg_707_reg[0]_i_1_n_1 ;
  wire \slt_reg_707_reg[0]_i_1_n_2 ;
  wire \slt_reg_707_reg[0]_i_1_n_3 ;
  wire \slt_reg_707_reg[0]_i_20_n_0 ;
  wire \slt_reg_707_reg[0]_i_20_n_1 ;
  wire \slt_reg_707_reg[0]_i_20_n_2 ;
  wire \slt_reg_707_reg[0]_i_20_n_3 ;
  wire \slt_reg_707_reg[0]_i_2_n_0 ;
  wire \slt_reg_707_reg[0]_i_2_n_1 ;
  wire \slt_reg_707_reg[0]_i_2_n_2 ;
  wire \slt_reg_707_reg[0]_i_2_n_3 ;
  wire [31:0]src_axi_TDATA;
  wire [7:0]src_axi_TDATA_int_regslice;
  wire src_axi_TREADY;
  wire src_axi_TVALID;
  wire src_axi_TVALID_int_regslice;
  wire [1:1]state;
  wire [1:0]state__0;
  wire [31:1]sub120_fu_585_p2;
  wire [31:1]sub120_reg_679;
  wire [31:1]sub122_fu_597_p2;
  wire [31:1]sub122_reg_689;
  wire [31:0]sub23_fu_591_p2;
  wire [31:0]sub23_reg_684;
  wire [31:0]sub_fu_579_p2;
  wire [31:0]sub_reg_674;
  wire [7:0]threshold;
  wire [7:0]threshold_read_reg_659;
  wire [30:0]y_2_fu_620_p2;
  wire [30:0]y_2_reg_697;
  wire \y_2_reg_697_reg[12]_i_1_n_0 ;
  wire \y_2_reg_697_reg[12]_i_1_n_1 ;
  wire \y_2_reg_697_reg[12]_i_1_n_2 ;
  wire \y_2_reg_697_reg[12]_i_1_n_3 ;
  wire \y_2_reg_697_reg[16]_i_1_n_0 ;
  wire \y_2_reg_697_reg[16]_i_1_n_1 ;
  wire \y_2_reg_697_reg[16]_i_1_n_2 ;
  wire \y_2_reg_697_reg[16]_i_1_n_3 ;
  wire \y_2_reg_697_reg[20]_i_1_n_0 ;
  wire \y_2_reg_697_reg[20]_i_1_n_1 ;
  wire \y_2_reg_697_reg[20]_i_1_n_2 ;
  wire \y_2_reg_697_reg[20]_i_1_n_3 ;
  wire \y_2_reg_697_reg[24]_i_1_n_0 ;
  wire \y_2_reg_697_reg[24]_i_1_n_1 ;
  wire \y_2_reg_697_reg[24]_i_1_n_2 ;
  wire \y_2_reg_697_reg[24]_i_1_n_3 ;
  wire \y_2_reg_697_reg[28]_i_1_n_0 ;
  wire \y_2_reg_697_reg[28]_i_1_n_1 ;
  wire \y_2_reg_697_reg[28]_i_1_n_2 ;
  wire \y_2_reg_697_reg[28]_i_1_n_3 ;
  wire \y_2_reg_697_reg[30]_i_1_n_3 ;
  wire \y_2_reg_697_reg[4]_i_1_n_0 ;
  wire \y_2_reg_697_reg[4]_i_1_n_1 ;
  wire \y_2_reg_697_reg[4]_i_1_n_2 ;
  wire \y_2_reg_697_reg[4]_i_1_n_3 ;
  wire \y_2_reg_697_reg[8]_i_1_n_0 ;
  wire \y_2_reg_697_reg[8]_i_1_n_1 ;
  wire \y_2_reg_697_reg[8]_i_1_n_2 ;
  wire \y_2_reg_697_reg[8]_i_1_n_3 ;
  wire [30:0]y_fu_306;
  wire [3:3]\NLW_cmp123_reg_712_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp123_reg_712_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp123_reg_712_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp123_reg_712_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_707_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_707_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_707_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_707_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:1]\NLW_y_2_reg_697_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_2_reg_697_reg[30]_i_1_O_UNCONNECTED ;

  assign dst_axi_TDATA[31] = \<const0> ;
  assign dst_axi_TDATA[30] = \<const0> ;
  assign dst_axi_TDATA[29] = \<const0> ;
  assign dst_axi_TDATA[28] = \<const0> ;
  assign dst_axi_TDATA[27] = \<const0> ;
  assign dst_axi_TDATA[26] = \<const0> ;
  assign dst_axi_TDATA[25] = \<const0> ;
  assign dst_axi_TDATA[24] = \<const0> ;
  assign dst_axi_TDATA[23] = \<const0> ;
  assign dst_axi_TDATA[22] = \<const0> ;
  assign dst_axi_TDATA[21] = \<const0> ;
  assign dst_axi_TDATA[20] = \<const0> ;
  assign dst_axi_TDATA[19] = \<const0> ;
  assign dst_axi_TDATA[18] = \<const0> ;
  assign dst_axi_TDATA[17] = \<const0> ;
  assign dst_axi_TDATA[16] = \<const0> ;
  assign dst_axi_TDATA[15] = \<const0> ;
  assign dst_axi_TDATA[14] = \<const0> ;
  assign dst_axi_TDATA[13] = \<const0> ;
  assign dst_axi_TDATA[12] = \<const0> ;
  assign dst_axi_TDATA[11] = \<const0> ;
  assign dst_axi_TDATA[10] = \<const0> ;
  assign dst_axi_TDATA[9] = \<const0> ;
  assign dst_axi_TDATA[8] = \<const0> ;
  assign dst_axi_TDATA[7] = \<const0> ;
  assign dst_axi_TDATA[6] = \<const0> ;
  assign dst_axi_TDATA[5] = \<const0> ;
  assign dst_axi_TDATA[4] = \<const0> ;
  assign dst_axi_TDATA[3] = \<const0> ;
  assign dst_axi_TDATA[2] = \<const0> ;
  assign dst_axi_TDATA[1] = \<const0> ;
  assign dst_axi_TDATA[0] = \^dst_axi_TDATA [0];
  assign dst_axi_TKEEP[3] = \<const0> ;
  assign dst_axi_TKEEP[2] = \<const0> ;
  assign dst_axi_TKEEP[1] = \<const0> ;
  assign dst_axi_TKEEP[0] = \^dst_axi_TKEEP [0];
  assign dst_axi_TSTRB[3] = \<const0> ;
  assign dst_axi_TSTRB[2] = \<const0> ;
  assign dst_axi_TSTRB[1] = \<const0> ;
  assign dst_axi_TSTRB[0] = \^dst_axi_TSTRB [0];
  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_CONTROL_BUS_s_axi CONTROL_BUS_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CONTROL_BUS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CONTROL_BUS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CONTROL_BUS_WREADY),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state1}),
        .SR(ap_NS_fsm11_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\int_img_height_reg[30]_0 (sub122_fu_597_p2),
        .\int_img_height_reg[31]_0 (img_height),
        .\int_img_width_reg[30]_0 (sub120_fu_585_p2),
        .\int_img_width_reg[31]_0 (img_width),
        .\int_threshold_reg[7]_0 (threshold),
        .interrupt(interrupt),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR[5:2]),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .sub23_fu_591_p2(sub23_fu_591_p2),
        .sub_fu_579_p2(sub_fu_579_p2));
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(icmp_ln27_fu_615_p2),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1_n_0 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_10 
       (.I0(y_fu_306[12]),
        .I1(sub122_reg_689[12]),
        .I2(sub122_reg_689[14]),
        .I3(y_fu_306[14]),
        .I4(sub122_reg_689[13]),
        .I5(y_fu_306[13]),
        .O(\cmp123_reg_712[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_11 
       (.I0(y_fu_306[9]),
        .I1(sub122_reg_689[9]),
        .I2(sub122_reg_689[11]),
        .I3(y_fu_306[11]),
        .I4(sub122_reg_689[10]),
        .I5(y_fu_306[10]),
        .O(\cmp123_reg_712[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_12 
       (.I0(y_fu_306[6]),
        .I1(sub122_reg_689[6]),
        .I2(sub122_reg_689[8]),
        .I3(y_fu_306[8]),
        .I4(sub122_reg_689[7]),
        .I5(y_fu_306[7]),
        .O(\cmp123_reg_712[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_13 
       (.I0(y_fu_306[3]),
        .I1(sub122_reg_689[3]),
        .I2(sub122_reg_689[5]),
        .I3(y_fu_306[5]),
        .I4(sub122_reg_689[4]),
        .I5(y_fu_306[4]),
        .O(\cmp123_reg_712[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_14 
       (.I0(y_fu_306[0]),
        .I1(sub23_reg_684[0]),
        .I2(sub122_reg_689[2]),
        .I3(y_fu_306[2]),
        .I4(sub122_reg_689[1]),
        .I5(y_fu_306[1]),
        .O(\cmp123_reg_712[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp123_reg_712[0]_i_3 
       (.I0(y_fu_306[30]),
        .I1(sub122_reg_689[30]),
        .I2(sub122_reg_689[31]),
        .O(\cmp123_reg_712[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_4 
       (.I0(y_fu_306[27]),
        .I1(sub122_reg_689[27]),
        .I2(sub122_reg_689[29]),
        .I3(y_fu_306[29]),
        .I4(sub122_reg_689[28]),
        .I5(y_fu_306[28]),
        .O(\cmp123_reg_712[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_5 
       (.I0(y_fu_306[24]),
        .I1(sub122_reg_689[24]),
        .I2(sub122_reg_689[26]),
        .I3(y_fu_306[26]),
        .I4(sub122_reg_689[25]),
        .I5(y_fu_306[25]),
        .O(\cmp123_reg_712[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_7 
       (.I0(y_fu_306[21]),
        .I1(sub122_reg_689[21]),
        .I2(sub122_reg_689[23]),
        .I3(y_fu_306[23]),
        .I4(sub122_reg_689[22]),
        .I5(y_fu_306[22]),
        .O(\cmp123_reg_712[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_8 
       (.I0(y_fu_306[18]),
        .I1(sub122_reg_689[18]),
        .I2(sub122_reg_689[20]),
        .I3(y_fu_306[20]),
        .I4(sub122_reg_689[19]),
        .I5(y_fu_306[19]),
        .O(\cmp123_reg_712[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp123_reg_712[0]_i_9 
       (.I0(y_fu_306[15]),
        .I1(sub122_reg_689[15]),
        .I2(sub122_reg_689[17]),
        .I3(y_fu_306[17]),
        .I4(sub122_reg_689[16]),
        .I5(y_fu_306[16]),
        .O(\cmp123_reg_712[0]_i_9_n_0 ));
  FDRE \cmp123_reg_712_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp123_fu_637_p2),
        .Q(cmp123_reg_712),
        .R(1'b0));
  CARRY4 \cmp123_reg_712_reg[0]_i_1 
       (.CI(\cmp123_reg_712_reg[0]_i_2_n_0 ),
        .CO({\NLW_cmp123_reg_712_reg[0]_i_1_CO_UNCONNECTED [3],cmp123_fu_637_p2,\cmp123_reg_712_reg[0]_i_1_n_2 ,\cmp123_reg_712_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp123_reg_712_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp123_reg_712[0]_i_3_n_0 ,\cmp123_reg_712[0]_i_4_n_0 ,\cmp123_reg_712[0]_i_5_n_0 }));
  CARRY4 \cmp123_reg_712_reg[0]_i_2 
       (.CI(\cmp123_reg_712_reg[0]_i_6_n_0 ),
        .CO({\cmp123_reg_712_reg[0]_i_2_n_0 ,\cmp123_reg_712_reg[0]_i_2_n_1 ,\cmp123_reg_712_reg[0]_i_2_n_2 ,\cmp123_reg_712_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp123_reg_712_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp123_reg_712[0]_i_7_n_0 ,\cmp123_reg_712[0]_i_8_n_0 ,\cmp123_reg_712[0]_i_9_n_0 ,\cmp123_reg_712[0]_i_10_n_0 }));
  CARRY4 \cmp123_reg_712_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\cmp123_reg_712_reg[0]_i_6_n_0 ,\cmp123_reg_712_reg[0]_i_6_n_1 ,\cmp123_reg_712_reg[0]_i_6_n_2 ,\cmp123_reg_712_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp123_reg_712_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cmp123_reg_712[0]_i_11_n_0 ,\cmp123_reg_712[0]_i_12_n_0 ,\cmp123_reg_712[0]_i_13_n_0 ,\cmp123_reg_712[0]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00000007)) 
    \cmp21_reg_702[0]_i_1 
       (.I0(y_fu_306[0]),
        .I1(y_fu_306[1]),
        .I2(\cmp21_reg_702[0]_i_2_n_0 ),
        .I3(\cmp21_reg_702[0]_i_3_n_0 ),
        .I4(\cmp21_reg_702[0]_i_4_n_0 ),
        .O(cmp21_fu_626_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp21_reg_702[0]_i_2 
       (.I0(y_fu_306[17]),
        .I1(y_fu_306[18]),
        .I2(y_fu_306[15]),
        .I3(y_fu_306[16]),
        .I4(\cmp21_reg_702[0]_i_5_n_0 ),
        .O(\cmp21_reg_702[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp21_reg_702[0]_i_3 
       (.I0(y_fu_306[25]),
        .I1(y_fu_306[26]),
        .I2(y_fu_306[23]),
        .I3(y_fu_306[24]),
        .I4(\cmp21_reg_702[0]_i_6_n_0 ),
        .O(\cmp21_reg_702[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp21_reg_702[0]_i_4 
       (.I0(\cmp21_reg_702[0]_i_7_n_0 ),
        .I1(\cmp21_reg_702[0]_i_8_n_0 ),
        .I2(y_fu_306[8]),
        .I3(y_fu_306[7]),
        .I4(y_fu_306[10]),
        .I5(y_fu_306[9]),
        .O(\cmp21_reg_702[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp21_reg_702[0]_i_5 
       (.I0(y_fu_306[20]),
        .I1(y_fu_306[19]),
        .I2(y_fu_306[22]),
        .I3(y_fu_306[21]),
        .O(\cmp21_reg_702[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp21_reg_702[0]_i_6 
       (.I0(y_fu_306[28]),
        .I1(y_fu_306[27]),
        .I2(y_fu_306[30]),
        .I3(y_fu_306[29]),
        .O(\cmp21_reg_702[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp21_reg_702[0]_i_7 
       (.I0(y_fu_306[2]),
        .I1(y_fu_306[5]),
        .I2(y_fu_306[6]),
        .I3(y_fu_306[3]),
        .I4(y_fu_306[4]),
        .O(\cmp21_reg_702[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp21_reg_702[0]_i_8 
       (.I0(y_fu_306[12]),
        .I1(y_fu_306[11]),
        .I2(y_fu_306[14]),
        .I3(y_fu_306[13]),
        .O(\cmp21_reg_702[0]_i_8_n_0 ));
  FDRE \cmp21_reg_702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp21_fu_626_p2),
        .Q(cmp21_reg_702),
        .R(1'b0));
  FDRE \dst_axi_TDATA_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dst_axi_TDATA_int_regslice),
        .Q(dst_axi_TDATA_reg),
        .R(1'b0));
  FDRE \dst_axi_TKEEP_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fast_ip_Pipeline_col_loop_fu_328_n_9),
        .Q(dst_axi_TKEEP_reg),
        .R(1'b0));
  FDRE \dst_axi_TLAST_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dst_axi_TLAST_int_regslice),
        .Q(dst_axi_TLAST_reg),
        .R(1'b0));
  FDRE \dst_axi_TSTRB_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fast_ip_Pipeline_col_loop_fu_328_n_8),
        .Q(dst_axi_TSTRB_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop grp_fast_ip_Pipeline_col_loop_fu_328
       (.D(ap_NS_fsm[4:3]),
        .\FSM_sequential_state_reg[0] (state__0),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[2] (grp_fast_ip_Pipeline_col_loop_fu_328_n_10),
        .\ap_CS_fsm_reg[3] (grp_fast_ip_Pipeline_col_loop_fu_328_n_8),
        .\ap_CS_fsm_reg[3]_0 (grp_fast_ip_Pipeline_col_loop_fu_328_n_9),
        .\ap_CS_fsm_reg[3]_1 (grp_fast_ip_Pipeline_col_loop_fu_328_n_14),
        .\ap_CS_fsm_reg[3]_2 (grp_fast_ip_Pipeline_col_loop_fu_328_n_15),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_fast_ip_Pipeline_col_loop_fu_328_n_16),
        .ap_enable_reg_pp0_iter1_reg_1(grp_fast_ip_Pipeline_col_loop_fu_328_n_18),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg_0(grp_fast_ip_Pipeline_col_loop_fu_328_n_11),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp123_reg_712(cmp123_reg_712),
        .cmp21_reg_702(cmp21_reg_702),
        .\dark_cont_30_reg_9981_reg[0]_i_10_0 (threshold_read_reg_659),
        .data_p2(data_p2_0),
        .data_p2_0(data_p2_1),
        .data_p2_1(data_p2),
        .\data_p2_reg[0] (regslice_both_dst_axi_V_data_V_U_n_1),
        .\data_p2_reg[0]_0 (regslice_both_dst_axi_V_last_V_U_n_0),
        .\data_p2_reg[0]_1 (regslice_both_dst_axi_V_strb_V_U_n_0),
        .\data_p2_reg[0]_2 (regslice_both_dst_axi_V_keep_V_U_n_0),
        .dst_axi_TDATA_int_regslice(dst_axi_TDATA_int_regslice),
        .dst_axi_TDATA_reg(dst_axi_TDATA_reg),
        .dst_axi_TDATA_reg1(dst_axi_TDATA_reg1),
        .dst_axi_TKEEP_reg(dst_axi_TKEEP_reg),
        .dst_axi_TLAST_int_regslice(dst_axi_TLAST_int_regslice),
        .dst_axi_TLAST_reg(dst_axi_TLAST_reg),
        .dst_axi_TREADY_int_regslice(dst_axi_TREADY_int_regslice),
        .dst_axi_TSTRB_reg(dst_axi_TSTRB_reg),
        .grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST),
        .grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID),
        .grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2 (sub120_reg_679),
        .\mask_last_reg_7917_pp0_iter3_reg_reg[0]__0_0 (grp_fast_ip_Pipeline_col_loop_fu_328_n_12),
        .ram_reg(src_axi_TDATA_int_regslice),
        .rev_reg_717(rev_reg_717),
        .src_axi_TVALID(src_axi_TVALID),
        .\state_reg[1] ({state,src_axi_TVALID_int_regslice}),
        .sub_reg_674(sub_reg_674),
        .\x_fu_356_reg[30]_i_4 (img_width_read_reg_669));
  FDRE #(
    .INIT(1'b0)) 
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fast_ip_Pipeline_col_loop_fu_328_n_10),
        .Q(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \img_height_read_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[0]),
        .Q(img_height_read_reg_664[0]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[10]),
        .Q(img_height_read_reg_664[10]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[11]),
        .Q(img_height_read_reg_664[11]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[12]),
        .Q(img_height_read_reg_664[12]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[13]),
        .Q(img_height_read_reg_664[13]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[14]),
        .Q(img_height_read_reg_664[14]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[15]),
        .Q(img_height_read_reg_664[15]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[16]),
        .Q(img_height_read_reg_664[16]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[17]),
        .Q(img_height_read_reg_664[17]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[18]),
        .Q(img_height_read_reg_664[18]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[19]),
        .Q(img_height_read_reg_664[19]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[1]),
        .Q(img_height_read_reg_664[1]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[20]),
        .Q(img_height_read_reg_664[20]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[21]),
        .Q(img_height_read_reg_664[21]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[22]),
        .Q(img_height_read_reg_664[22]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[23]),
        .Q(img_height_read_reg_664[23]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[24]),
        .Q(img_height_read_reg_664[24]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[25]),
        .Q(img_height_read_reg_664[25]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[26]),
        .Q(img_height_read_reg_664[26]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[27]),
        .Q(img_height_read_reg_664[27]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[28]),
        .Q(img_height_read_reg_664[28]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[29]),
        .Q(img_height_read_reg_664[29]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[2]),
        .Q(img_height_read_reg_664[2]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[30]),
        .Q(img_height_read_reg_664[30]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[31]),
        .Q(img_height_read_reg_664[31]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[3]),
        .Q(img_height_read_reg_664[3]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[4]),
        .Q(img_height_read_reg_664[4]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[5]),
        .Q(img_height_read_reg_664[5]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[6]),
        .Q(img_height_read_reg_664[6]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[7]),
        .Q(img_height_read_reg_664[7]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[8]),
        .Q(img_height_read_reg_664[8]),
        .R(1'b0));
  FDRE \img_height_read_reg_664_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_height[9]),
        .Q(img_height_read_reg_664[9]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[0]),
        .Q(img_width_read_reg_669[0]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[10]),
        .Q(img_width_read_reg_669[10]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[11]),
        .Q(img_width_read_reg_669[11]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[12]),
        .Q(img_width_read_reg_669[12]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[13]),
        .Q(img_width_read_reg_669[13]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[14]),
        .Q(img_width_read_reg_669[14]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[15]),
        .Q(img_width_read_reg_669[15]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[16]),
        .Q(img_width_read_reg_669[16]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[17]),
        .Q(img_width_read_reg_669[17]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[18]),
        .Q(img_width_read_reg_669[18]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[19]),
        .Q(img_width_read_reg_669[19]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[1]),
        .Q(img_width_read_reg_669[1]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[20]),
        .Q(img_width_read_reg_669[20]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[21]),
        .Q(img_width_read_reg_669[21]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[22]),
        .Q(img_width_read_reg_669[22]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[23]),
        .Q(img_width_read_reg_669[23]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[24]),
        .Q(img_width_read_reg_669[24]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[25]),
        .Q(img_width_read_reg_669[25]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[26]),
        .Q(img_width_read_reg_669[26]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[27]),
        .Q(img_width_read_reg_669[27]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[28]),
        .Q(img_width_read_reg_669[28]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[29]),
        .Q(img_width_read_reg_669[29]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[2]),
        .Q(img_width_read_reg_669[2]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[30]),
        .Q(img_width_read_reg_669[30]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[31]),
        .Q(img_width_read_reg_669[31]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[3]),
        .Q(img_width_read_reg_669[3]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[4]),
        .Q(img_width_read_reg_669[4]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[5]),
        .Q(img_width_read_reg_669[5]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[6]),
        .Q(img_width_read_reg_669[6]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[7]),
        .Q(img_width_read_reg_669[7]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[8]),
        .Q(img_width_read_reg_669[8]),
        .R(1'b0));
  FDRE \img_width_read_reg_669_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(img_width[9]),
        .Q(img_width_read_reg_669[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both regslice_both_dst_axi_V_data_V_U
       (.CO(icmp_ln27_fu_615_p2),
        .D({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[5]_i_2_0 (img_height_read_reg_664),
        .\ap_CS_fsm_reg[5]_i_2_1 (y_fu_306),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_start(ap_start),
        .\data_p2_reg[0]_0 (regslice_both_dst_axi_V_data_V_U_n_1),
        .\data_p2_reg[0]_1 (grp_fast_ip_Pipeline_col_loop_fu_328_n_11),
        .dst_axi_TDATA(\^dst_axi_TDATA ),
        .dst_axi_TDATA_int_regslice(dst_axi_TDATA_int_regslice),
        .dst_axi_TREADY(dst_axi_TREADY),
        .dst_axi_TREADY_int_regslice(dst_axi_TREADY_int_regslice),
        .dst_axi_TVALID(dst_axi_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0 regslice_both_dst_axi_V_keep_V_U
       (.Q(ap_CS_fsm_state4),
        .ack_in_t_reg_0(regslice_both_dst_axi_V_keep_V_U_n_0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2),
        .\data_p2_reg[0]_0 (grp_fast_ip_Pipeline_col_loop_fu_328_n_15),
        .dst_axi_TKEEP(\^dst_axi_TKEEP ),
        .dst_axi_TKEEP_reg(dst_axi_TKEEP_reg),
        .dst_axi_TREADY(dst_axi_TREADY),
        .grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized1 regslice_both_dst_axi_V_last_V_U
       (.ack_in_t_reg_0(regslice_both_dst_axi_V_last_V_U_n_0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2_0),
        .\data_p2_reg[0]_0 (grp_fast_ip_Pipeline_col_loop_fu_328_n_12),
        .dst_axi_TDATA_reg1(dst_axi_TDATA_reg1),
        .dst_axi_TLAST(dst_axi_TLAST),
        .dst_axi_TLAST_reg(dst_axi_TLAST_reg),
        .dst_axi_TREADY(dst_axi_TREADY),
        .grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST),
        .grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0_0 regslice_both_dst_axi_V_strb_V_U
       (.Q(ap_CS_fsm_state4),
        .ack_in_t_reg_0(regslice_both_dst_axi_V_strb_V_U_n_0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2_1),
        .\data_p2_reg[0]_0 (grp_fast_ip_Pipeline_col_loop_fu_328_n_14),
        .dst_axi_TREADY(dst_axi_TREADY),
        .dst_axi_TSTRB(\^dst_axi_TSTRB ),
        .dst_axi_TSTRB_reg(dst_axi_TSTRB_reg),
        .grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both_1 regslice_both_src_axi_V_data_V_U
       (.D(grp_fast_ip_Pipeline_col_loop_fu_328_n_16),
        .Q(state__0),
        .ack_in_t_reg_0(src_axi_TREADY),
        .ack_in_t_reg_1(ap_CS_fsm_state4),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[7]_0 (src_axi_TDATA_int_regslice),
        .grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .src_axi_TDATA(src_axi_TDATA[7:0]),
        .src_axi_TVALID(src_axi_TVALID),
        .\state_reg[1]_0 ({state,src_axi_TVALID_int_regslice}),
        .\state_reg[1]_1 (grp_fast_ip_Pipeline_col_loop_fu_328_n_18));
  LUT3 #(
    .INIT(8'h74)) 
    \rev_reg_717[0]_i_1 
       (.I0(slt_reg_707),
        .I1(ap_CS_fsm_state3),
        .I2(rev_reg_717),
        .O(\rev_reg_717[0]_i_1_n_0 ));
  FDRE \rev_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rev_reg_717[0]_i_1_n_0 ),
        .Q(rev_reg_717),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_10 
       (.I0(sub23_reg_684[24]),
        .I1(y_fu_306[24]),
        .I2(sub23_reg_684[25]),
        .I3(y_fu_306[25]),
        .O(\slt_reg_707[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_12 
       (.I0(sub23_reg_684[22]),
        .I1(y_fu_306[22]),
        .I2(y_fu_306[23]),
        .I3(sub23_reg_684[23]),
        .O(\slt_reg_707[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_13 
       (.I0(sub23_reg_684[20]),
        .I1(y_fu_306[20]),
        .I2(y_fu_306[21]),
        .I3(sub23_reg_684[21]),
        .O(\slt_reg_707[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_14 
       (.I0(sub23_reg_684[18]),
        .I1(y_fu_306[18]),
        .I2(y_fu_306[19]),
        .I3(sub23_reg_684[19]),
        .O(\slt_reg_707[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_15 
       (.I0(sub23_reg_684[16]),
        .I1(y_fu_306[16]),
        .I2(y_fu_306[17]),
        .I3(sub23_reg_684[17]),
        .O(\slt_reg_707[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_16 
       (.I0(sub23_reg_684[22]),
        .I1(y_fu_306[22]),
        .I2(sub23_reg_684[23]),
        .I3(y_fu_306[23]),
        .O(\slt_reg_707[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_17 
       (.I0(sub23_reg_684[20]),
        .I1(y_fu_306[20]),
        .I2(sub23_reg_684[21]),
        .I3(y_fu_306[21]),
        .O(\slt_reg_707[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_18 
       (.I0(sub23_reg_684[18]),
        .I1(y_fu_306[18]),
        .I2(sub23_reg_684[19]),
        .I3(y_fu_306[19]),
        .O(\slt_reg_707[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_19 
       (.I0(sub23_reg_684[16]),
        .I1(y_fu_306[16]),
        .I2(sub23_reg_684[17]),
        .I3(y_fu_306[17]),
        .O(\slt_reg_707[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_21 
       (.I0(sub23_reg_684[14]),
        .I1(y_fu_306[14]),
        .I2(y_fu_306[15]),
        .I3(sub23_reg_684[15]),
        .O(\slt_reg_707[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_22 
       (.I0(sub23_reg_684[12]),
        .I1(y_fu_306[12]),
        .I2(y_fu_306[13]),
        .I3(sub23_reg_684[13]),
        .O(\slt_reg_707[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_23 
       (.I0(sub23_reg_684[10]),
        .I1(y_fu_306[10]),
        .I2(y_fu_306[11]),
        .I3(sub23_reg_684[11]),
        .O(\slt_reg_707[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_24 
       (.I0(sub23_reg_684[8]),
        .I1(y_fu_306[8]),
        .I2(y_fu_306[9]),
        .I3(sub23_reg_684[9]),
        .O(\slt_reg_707[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_25 
       (.I0(sub23_reg_684[14]),
        .I1(y_fu_306[14]),
        .I2(sub23_reg_684[15]),
        .I3(y_fu_306[15]),
        .O(\slt_reg_707[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_26 
       (.I0(sub23_reg_684[12]),
        .I1(y_fu_306[12]),
        .I2(sub23_reg_684[13]),
        .I3(y_fu_306[13]),
        .O(\slt_reg_707[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_27 
       (.I0(sub23_reg_684[10]),
        .I1(y_fu_306[10]),
        .I2(sub23_reg_684[11]),
        .I3(y_fu_306[11]),
        .O(\slt_reg_707[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_28 
       (.I0(sub23_reg_684[8]),
        .I1(y_fu_306[8]),
        .I2(sub23_reg_684[9]),
        .I3(y_fu_306[9]),
        .O(\slt_reg_707[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_29 
       (.I0(sub23_reg_684[6]),
        .I1(y_fu_306[6]),
        .I2(y_fu_306[7]),
        .I3(sub23_reg_684[7]),
        .O(\slt_reg_707[0]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \slt_reg_707[0]_i_3 
       (.I0(y_fu_306[30]),
        .I1(sub23_reg_684[30]),
        .I2(sub23_reg_684[31]),
        .O(\slt_reg_707[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_30 
       (.I0(sub23_reg_684[4]),
        .I1(y_fu_306[4]),
        .I2(y_fu_306[5]),
        .I3(sub23_reg_684[5]),
        .O(\slt_reg_707[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_31 
       (.I0(sub23_reg_684[2]),
        .I1(y_fu_306[2]),
        .I2(y_fu_306[3]),
        .I3(sub23_reg_684[3]),
        .O(\slt_reg_707[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_32 
       (.I0(sub23_reg_684[0]),
        .I1(y_fu_306[0]),
        .I2(y_fu_306[1]),
        .I3(sub23_reg_684[1]),
        .O(\slt_reg_707[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_33 
       (.I0(sub23_reg_684[6]),
        .I1(y_fu_306[6]),
        .I2(sub23_reg_684[7]),
        .I3(y_fu_306[7]),
        .O(\slt_reg_707[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_34 
       (.I0(sub23_reg_684[4]),
        .I1(y_fu_306[4]),
        .I2(sub23_reg_684[5]),
        .I3(y_fu_306[5]),
        .O(\slt_reg_707[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_35 
       (.I0(sub23_reg_684[2]),
        .I1(y_fu_306[2]),
        .I2(sub23_reg_684[3]),
        .I3(y_fu_306[3]),
        .O(\slt_reg_707[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_36 
       (.I0(sub23_reg_684[0]),
        .I1(y_fu_306[0]),
        .I2(sub23_reg_684[1]),
        .I3(y_fu_306[1]),
        .O(\slt_reg_707[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_4 
       (.I0(sub23_reg_684[28]),
        .I1(y_fu_306[28]),
        .I2(y_fu_306[29]),
        .I3(sub23_reg_684[29]),
        .O(\slt_reg_707[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_5 
       (.I0(sub23_reg_684[26]),
        .I1(y_fu_306[26]),
        .I2(y_fu_306[27]),
        .I3(sub23_reg_684[27]),
        .O(\slt_reg_707[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_707[0]_i_6 
       (.I0(sub23_reg_684[24]),
        .I1(y_fu_306[24]),
        .I2(y_fu_306[25]),
        .I3(sub23_reg_684[25]),
        .O(\slt_reg_707[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \slt_reg_707[0]_i_7 
       (.I0(sub23_reg_684[30]),
        .I1(y_fu_306[30]),
        .I2(sub23_reg_684[31]),
        .O(\slt_reg_707[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_8 
       (.I0(sub23_reg_684[28]),
        .I1(y_fu_306[28]),
        .I2(sub23_reg_684[29]),
        .I3(y_fu_306[29]),
        .O(\slt_reg_707[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_707[0]_i_9 
       (.I0(sub23_reg_684[26]),
        .I1(y_fu_306[26]),
        .I2(sub23_reg_684[27]),
        .I3(y_fu_306[27]),
        .O(\slt_reg_707[0]_i_9_n_0 ));
  FDRE \slt_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(slt_fu_632_p2),
        .Q(slt_reg_707),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_707_reg[0]_i_1 
       (.CI(\slt_reg_707_reg[0]_i_2_n_0 ),
        .CO({slt_fu_632_p2,\slt_reg_707_reg[0]_i_1_n_1 ,\slt_reg_707_reg[0]_i_1_n_2 ,\slt_reg_707_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_707[0]_i_3_n_0 ,\slt_reg_707[0]_i_4_n_0 ,\slt_reg_707[0]_i_5_n_0 ,\slt_reg_707[0]_i_6_n_0 }),
        .O(\NLW_slt_reg_707_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\slt_reg_707[0]_i_7_n_0 ,\slt_reg_707[0]_i_8_n_0 ,\slt_reg_707[0]_i_9_n_0 ,\slt_reg_707[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_707_reg[0]_i_11 
       (.CI(\slt_reg_707_reg[0]_i_20_n_0 ),
        .CO({\slt_reg_707_reg[0]_i_11_n_0 ,\slt_reg_707_reg[0]_i_11_n_1 ,\slt_reg_707_reg[0]_i_11_n_2 ,\slt_reg_707_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_707[0]_i_21_n_0 ,\slt_reg_707[0]_i_22_n_0 ,\slt_reg_707[0]_i_23_n_0 ,\slt_reg_707[0]_i_24_n_0 }),
        .O(\NLW_slt_reg_707_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\slt_reg_707[0]_i_25_n_0 ,\slt_reg_707[0]_i_26_n_0 ,\slt_reg_707[0]_i_27_n_0 ,\slt_reg_707[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_707_reg[0]_i_2 
       (.CI(\slt_reg_707_reg[0]_i_11_n_0 ),
        .CO({\slt_reg_707_reg[0]_i_2_n_0 ,\slt_reg_707_reg[0]_i_2_n_1 ,\slt_reg_707_reg[0]_i_2_n_2 ,\slt_reg_707_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_707[0]_i_12_n_0 ,\slt_reg_707[0]_i_13_n_0 ,\slt_reg_707[0]_i_14_n_0 ,\slt_reg_707[0]_i_15_n_0 }),
        .O(\NLW_slt_reg_707_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt_reg_707[0]_i_16_n_0 ,\slt_reg_707[0]_i_17_n_0 ,\slt_reg_707[0]_i_18_n_0 ,\slt_reg_707[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_707_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\slt_reg_707_reg[0]_i_20_n_0 ,\slt_reg_707_reg[0]_i_20_n_1 ,\slt_reg_707_reg[0]_i_20_n_2 ,\slt_reg_707_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_707[0]_i_29_n_0 ,\slt_reg_707[0]_i_30_n_0 ,\slt_reg_707[0]_i_31_n_0 ,\slt_reg_707[0]_i_32_n_0 }),
        .O(\NLW_slt_reg_707_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\slt_reg_707[0]_i_33_n_0 ,\slt_reg_707[0]_i_34_n_0 ,\slt_reg_707[0]_i_35_n_0 ,\slt_reg_707[0]_i_36_n_0 }));
  FDRE \sub120_reg_679_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[10]),
        .Q(sub120_reg_679[10]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[11]),
        .Q(sub120_reg_679[11]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[12]),
        .Q(sub120_reg_679[12]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[13]),
        .Q(sub120_reg_679[13]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[14]),
        .Q(sub120_reg_679[14]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[15]),
        .Q(sub120_reg_679[15]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[16]),
        .Q(sub120_reg_679[16]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[17]),
        .Q(sub120_reg_679[17]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[18]),
        .Q(sub120_reg_679[18]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[19]),
        .Q(sub120_reg_679[19]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[1]),
        .Q(sub120_reg_679[1]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[20]),
        .Q(sub120_reg_679[20]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[21]),
        .Q(sub120_reg_679[21]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[22]),
        .Q(sub120_reg_679[22]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[23]),
        .Q(sub120_reg_679[23]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[24]),
        .Q(sub120_reg_679[24]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[25]),
        .Q(sub120_reg_679[25]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[26]),
        .Q(sub120_reg_679[26]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[27]),
        .Q(sub120_reg_679[27]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[28]),
        .Q(sub120_reg_679[28]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[29]),
        .Q(sub120_reg_679[29]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[2]),
        .Q(sub120_reg_679[2]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[30]),
        .Q(sub120_reg_679[30]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[31]),
        .Q(sub120_reg_679[31]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[3]),
        .Q(sub120_reg_679[3]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[4]),
        .Q(sub120_reg_679[4]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[5]),
        .Q(sub120_reg_679[5]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[6]),
        .Q(sub120_reg_679[6]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[7]),
        .Q(sub120_reg_679[7]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[8]),
        .Q(sub120_reg_679[8]),
        .R(1'b0));
  FDRE \sub120_reg_679_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub120_fu_585_p2[9]),
        .Q(sub120_reg_679[9]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[10]),
        .Q(sub122_reg_689[10]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[11]),
        .Q(sub122_reg_689[11]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[12]),
        .Q(sub122_reg_689[12]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[13]),
        .Q(sub122_reg_689[13]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[14]),
        .Q(sub122_reg_689[14]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[15]),
        .Q(sub122_reg_689[15]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[16]),
        .Q(sub122_reg_689[16]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[17]),
        .Q(sub122_reg_689[17]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[18]),
        .Q(sub122_reg_689[18]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[19]),
        .Q(sub122_reg_689[19]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[1]),
        .Q(sub122_reg_689[1]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[20]),
        .Q(sub122_reg_689[20]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[21]),
        .Q(sub122_reg_689[21]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[22]),
        .Q(sub122_reg_689[22]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[23]),
        .Q(sub122_reg_689[23]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[24]),
        .Q(sub122_reg_689[24]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[25]),
        .Q(sub122_reg_689[25]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[26]),
        .Q(sub122_reg_689[26]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[27]),
        .Q(sub122_reg_689[27]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[28]),
        .Q(sub122_reg_689[28]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[29]),
        .Q(sub122_reg_689[29]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[2]),
        .Q(sub122_reg_689[2]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[30]),
        .Q(sub122_reg_689[30]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[31]),
        .Q(sub122_reg_689[31]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[3]),
        .Q(sub122_reg_689[3]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[4]),
        .Q(sub122_reg_689[4]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[5]),
        .Q(sub122_reg_689[5]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[6]),
        .Q(sub122_reg_689[6]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[7]),
        .Q(sub122_reg_689[7]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[8]),
        .Q(sub122_reg_689[8]),
        .R(1'b0));
  FDRE \sub122_reg_689_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub122_fu_597_p2[9]),
        .Q(sub122_reg_689[9]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[0]),
        .Q(sub23_reg_684[0]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[10]),
        .Q(sub23_reg_684[10]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[11]),
        .Q(sub23_reg_684[11]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[12]),
        .Q(sub23_reg_684[12]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[13]),
        .Q(sub23_reg_684[13]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[14]),
        .Q(sub23_reg_684[14]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[15]),
        .Q(sub23_reg_684[15]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[16]),
        .Q(sub23_reg_684[16]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[17]),
        .Q(sub23_reg_684[17]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[18]),
        .Q(sub23_reg_684[18]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[19]),
        .Q(sub23_reg_684[19]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[1]),
        .Q(sub23_reg_684[1]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[20]),
        .Q(sub23_reg_684[20]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[21]),
        .Q(sub23_reg_684[21]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[22]),
        .Q(sub23_reg_684[22]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[23]),
        .Q(sub23_reg_684[23]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[24]),
        .Q(sub23_reg_684[24]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[25]),
        .Q(sub23_reg_684[25]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[26]),
        .Q(sub23_reg_684[26]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[27]),
        .Q(sub23_reg_684[27]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[28]),
        .Q(sub23_reg_684[28]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[29]),
        .Q(sub23_reg_684[29]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[2]),
        .Q(sub23_reg_684[2]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[30]),
        .Q(sub23_reg_684[30]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[31]),
        .Q(sub23_reg_684[31]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[3]),
        .Q(sub23_reg_684[3]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[4]),
        .Q(sub23_reg_684[4]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[5]),
        .Q(sub23_reg_684[5]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[6]),
        .Q(sub23_reg_684[6]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[7]),
        .Q(sub23_reg_684[7]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[8]),
        .Q(sub23_reg_684[8]),
        .R(1'b0));
  FDRE \sub23_reg_684_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub23_fu_591_p2[9]),
        .Q(sub23_reg_684[9]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[0]),
        .Q(sub_reg_674[0]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[10]),
        .Q(sub_reg_674[10]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[11]),
        .Q(sub_reg_674[11]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[12]),
        .Q(sub_reg_674[12]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[13]),
        .Q(sub_reg_674[13]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[14]),
        .Q(sub_reg_674[14]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[15]),
        .Q(sub_reg_674[15]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[16]),
        .Q(sub_reg_674[16]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[17]),
        .Q(sub_reg_674[17]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[18]),
        .Q(sub_reg_674[18]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[19]),
        .Q(sub_reg_674[19]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[1]),
        .Q(sub_reg_674[1]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[20]),
        .Q(sub_reg_674[20]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[21]),
        .Q(sub_reg_674[21]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[22]),
        .Q(sub_reg_674[22]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[23]),
        .Q(sub_reg_674[23]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[24]),
        .Q(sub_reg_674[24]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[25]),
        .Q(sub_reg_674[25]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[26]),
        .Q(sub_reg_674[26]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[27]),
        .Q(sub_reg_674[27]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[28]),
        .Q(sub_reg_674[28]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[29]),
        .Q(sub_reg_674[29]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[2]),
        .Q(sub_reg_674[2]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[30]),
        .Q(sub_reg_674[30]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[31]),
        .Q(sub_reg_674[31]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[3]),
        .Q(sub_reg_674[3]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[4]),
        .Q(sub_reg_674[4]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[5]),
        .Q(sub_reg_674[5]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[6]),
        .Q(sub_reg_674[6]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[7]),
        .Q(sub_reg_674[7]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[8]),
        .Q(sub_reg_674[8]),
        .R(1'b0));
  FDRE \sub_reg_674_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_fu_579_p2[9]),
        .Q(sub_reg_674[9]),
        .R(1'b0));
  FDRE \threshold_read_reg_659_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(threshold[0]),
        .Q(threshold_read_reg_659[0]),
        .R(1'b0));
  FDRE \threshold_read_reg_659_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(threshold[1]),
        .Q(threshold_read_reg_659[1]),
        .R(1'b0));
  FDRE \threshold_read_reg_659_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(threshold[2]),
        .Q(threshold_read_reg_659[2]),
        .R(1'b0));
  FDRE \threshold_read_reg_659_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(threshold[3]),
        .Q(threshold_read_reg_659[3]),
        .R(1'b0));
  FDRE \threshold_read_reg_659_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(threshold[4]),
        .Q(threshold_read_reg_659[4]),
        .R(1'b0));
  FDRE \threshold_read_reg_659_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(threshold[5]),
        .Q(threshold_read_reg_659[5]),
        .R(1'b0));
  FDRE \threshold_read_reg_659_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(threshold[6]),
        .Q(threshold_read_reg_659[6]),
        .R(1'b0));
  FDRE \threshold_read_reg_659_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(threshold[7]),
        .Q(threshold_read_reg_659[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_697[0]_i_1 
       (.I0(y_fu_306[0]),
        .O(y_2_fu_620_p2[0]));
  FDRE \y_2_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[0]),
        .Q(y_2_reg_697[0]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[10]),
        .Q(y_2_reg_697[10]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[11]),
        .Q(y_2_reg_697[11]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[12]),
        .Q(y_2_reg_697[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_697_reg[12]_i_1 
       (.CI(\y_2_reg_697_reg[8]_i_1_n_0 ),
        .CO({\y_2_reg_697_reg[12]_i_1_n_0 ,\y_2_reg_697_reg[12]_i_1_n_1 ,\y_2_reg_697_reg[12]_i_1_n_2 ,\y_2_reg_697_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_620_p2[12:9]),
        .S(y_fu_306[12:9]));
  FDRE \y_2_reg_697_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[13]),
        .Q(y_2_reg_697[13]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[14]),
        .Q(y_2_reg_697[14]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[15]),
        .Q(y_2_reg_697[15]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[16]),
        .Q(y_2_reg_697[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_697_reg[16]_i_1 
       (.CI(\y_2_reg_697_reg[12]_i_1_n_0 ),
        .CO({\y_2_reg_697_reg[16]_i_1_n_0 ,\y_2_reg_697_reg[16]_i_1_n_1 ,\y_2_reg_697_reg[16]_i_1_n_2 ,\y_2_reg_697_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_620_p2[16:13]),
        .S(y_fu_306[16:13]));
  FDRE \y_2_reg_697_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[17]),
        .Q(y_2_reg_697[17]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[18]),
        .Q(y_2_reg_697[18]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[19]),
        .Q(y_2_reg_697[19]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[1]),
        .Q(y_2_reg_697[1]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[20]),
        .Q(y_2_reg_697[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_697_reg[20]_i_1 
       (.CI(\y_2_reg_697_reg[16]_i_1_n_0 ),
        .CO({\y_2_reg_697_reg[20]_i_1_n_0 ,\y_2_reg_697_reg[20]_i_1_n_1 ,\y_2_reg_697_reg[20]_i_1_n_2 ,\y_2_reg_697_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_620_p2[20:17]),
        .S(y_fu_306[20:17]));
  FDRE \y_2_reg_697_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[21]),
        .Q(y_2_reg_697[21]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[22]),
        .Q(y_2_reg_697[22]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[23]),
        .Q(y_2_reg_697[23]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[24]),
        .Q(y_2_reg_697[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_697_reg[24]_i_1 
       (.CI(\y_2_reg_697_reg[20]_i_1_n_0 ),
        .CO({\y_2_reg_697_reg[24]_i_1_n_0 ,\y_2_reg_697_reg[24]_i_1_n_1 ,\y_2_reg_697_reg[24]_i_1_n_2 ,\y_2_reg_697_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_620_p2[24:21]),
        .S(y_fu_306[24:21]));
  FDRE \y_2_reg_697_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[25]),
        .Q(y_2_reg_697[25]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[26]),
        .Q(y_2_reg_697[26]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[27]),
        .Q(y_2_reg_697[27]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[28]),
        .Q(y_2_reg_697[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_697_reg[28]_i_1 
       (.CI(\y_2_reg_697_reg[24]_i_1_n_0 ),
        .CO({\y_2_reg_697_reg[28]_i_1_n_0 ,\y_2_reg_697_reg[28]_i_1_n_1 ,\y_2_reg_697_reg[28]_i_1_n_2 ,\y_2_reg_697_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_620_p2[28:25]),
        .S(y_fu_306[28:25]));
  FDRE \y_2_reg_697_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[29]),
        .Q(y_2_reg_697[29]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[2]),
        .Q(y_2_reg_697[2]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[30]),
        .Q(y_2_reg_697[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_697_reg[30]_i_1 
       (.CI(\y_2_reg_697_reg[28]_i_1_n_0 ),
        .CO({\NLW_y_2_reg_697_reg[30]_i_1_CO_UNCONNECTED [3:1],\y_2_reg_697_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_2_reg_697_reg[30]_i_1_O_UNCONNECTED [3:2],y_2_fu_620_p2[30:29]}),
        .S({1'b0,1'b0,y_fu_306[30:29]}));
  FDRE \y_2_reg_697_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[3]),
        .Q(y_2_reg_697[3]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[4]),
        .Q(y_2_reg_697[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_697_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\y_2_reg_697_reg[4]_i_1_n_0 ,\y_2_reg_697_reg[4]_i_1_n_1 ,\y_2_reg_697_reg[4]_i_1_n_2 ,\y_2_reg_697_reg[4]_i_1_n_3 }),
        .CYINIT(y_fu_306[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_620_p2[4:1]),
        .S(y_fu_306[4:1]));
  FDRE \y_2_reg_697_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[5]),
        .Q(y_2_reg_697[5]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[6]),
        .Q(y_2_reg_697[6]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[7]),
        .Q(y_2_reg_697[7]),
        .R(1'b0));
  FDRE \y_2_reg_697_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[8]),
        .Q(y_2_reg_697[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_2_reg_697_reg[8]_i_1 
       (.CI(\y_2_reg_697_reg[4]_i_1_n_0 ),
        .CO({\y_2_reg_697_reg[8]_i_1_n_0 ,\y_2_reg_697_reg[8]_i_1_n_1 ,\y_2_reg_697_reg[8]_i_1_n_2 ,\y_2_reg_697_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_620_p2[8:5]),
        .S(y_fu_306[8:5]));
  FDRE \y_2_reg_697_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_2_fu_620_p2[9]),
        .Q(y_2_reg_697[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[0]),
        .Q(y_fu_306[0]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[10]),
        .Q(y_fu_306[10]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[11]),
        .Q(y_fu_306[11]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[12]),
        .Q(y_fu_306[12]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[13]),
        .Q(y_fu_306[13]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[14]),
        .Q(y_fu_306[14]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[15]),
        .Q(y_fu_306[15]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[16]),
        .Q(y_fu_306[16]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[17]),
        .Q(y_fu_306[17]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[18]),
        .Q(y_fu_306[18]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[19]),
        .Q(y_fu_306[19]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[1]),
        .Q(y_fu_306[1]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[20]),
        .Q(y_fu_306[20]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[21]),
        .Q(y_fu_306[21]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[22]),
        .Q(y_fu_306[22]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[23]),
        .Q(y_fu_306[23]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[24]),
        .Q(y_fu_306[24]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[25]),
        .Q(y_fu_306[25]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[26]),
        .Q(y_fu_306[26]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[27]),
        .Q(y_fu_306[27]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[28]),
        .Q(y_fu_306[28]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[29]),
        .Q(y_fu_306[29]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[2]),
        .Q(y_fu_306[2]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[30]),
        .Q(y_fu_306[30]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[3]),
        .Q(y_fu_306[3]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[4]),
        .Q(y_fu_306[4]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[5]),
        .Q(y_fu_306[5]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[6]),
        .Q(y_fu_306[6]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[7]),
        .Q(y_fu_306[7]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[8]),
        .Q(y_fu_306[8]),
        .R(ap_NS_fsm11_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_306_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_reg_697[9]),
        .Q(y_fu_306[9]),
        .R(ap_NS_fsm11_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_CONTROL_BUS_s_axi
   (ap_rst_n_inv,
    interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CONTROL_BUS_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    D,
    ap_start,
    SR,
    sub_fu_579_p2,
    \int_img_width_reg[31]_0 ,
    sub23_fu_591_p2,
    \int_img_height_reg[31]_0 ,
    \int_threshold_reg[7]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CONTROL_BUS_BVALID,
    \int_img_width_reg[30]_0 ,
    \int_img_height_reg[30]_0 ,
    s_axi_CONTROL_BUS_RDATA,
    ap_clk,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    Q,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_BREADY,
    ap_rst_n,
    ap_done,
    s_axi_CONTROL_BUS_AWADDR);
  output ap_rst_n_inv;
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CONTROL_BUS_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [0:0]D;
  output ap_start;
  output [0:0]SR;
  output [31:0]sub_fu_579_p2;
  output [31:0]\int_img_width_reg[31]_0 ;
  output [31:0]sub23_fu_591_p2;
  output [31:0]\int_img_height_reg[31]_0 ;
  output [7:0]\int_threshold_reg[7]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CONTROL_BUS_BVALID;
  output [30:0]\int_img_width_reg[30]_0 ;
  output [30:0]\int_img_height_reg[30]_0 ;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  input ap_clk;
  input s_axi_CONTROL_BUS_ARVALID;
  input s_axi_CONTROL_BUS_RREADY;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  input s_axi_CONTROL_BUS_WVALID;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input [1:0]Q;
  input s_axi_CONTROL_BUS_AWVALID;
  input s_axi_CONTROL_BUS_BREADY;
  input ap_rst_n;
  input ap_done;
  input [3:0]s_axi_CONTROL_BUS_AWADDR;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire [31:0]int_img_height0;
  wire \int_img_height[31]_i_1_n_0 ;
  wire [30:0]\int_img_height_reg[30]_0 ;
  wire [31:0]\int_img_height_reg[31]_0 ;
  wire [31:0]int_img_width0;
  wire \int_img_width[31]_i_1_n_0 ;
  wire [30:0]\int_img_width_reg[30]_0 ;
  wire [31:0]\int_img_width_reg[31]_0 ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_task_ap_done;
  wire int_task_ap_done0__3;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire \int_threshold[0]_i_1_n_0 ;
  wire \int_threshold[1]_i_1_n_0 ;
  wire \int_threshold[2]_i_1_n_0 ;
  wire \int_threshold[3]_i_1_n_0 ;
  wire \int_threshold[4]_i_1_n_0 ;
  wire \int_threshold[5]_i_1_n_0 ;
  wire \int_threshold[6]_i_1_n_0 ;
  wire \int_threshold[7]_i_1_n_0 ;
  wire \int_threshold[7]_i_2_n_0 ;
  wire [7:0]\int_threshold_reg[7]_0 ;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [3:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire \sub120_reg_679[12]_i_2_n_0 ;
  wire \sub120_reg_679[12]_i_3_n_0 ;
  wire \sub120_reg_679[12]_i_4_n_0 ;
  wire \sub120_reg_679[12]_i_5_n_0 ;
  wire \sub120_reg_679[16]_i_2_n_0 ;
  wire \sub120_reg_679[16]_i_3_n_0 ;
  wire \sub120_reg_679[16]_i_4_n_0 ;
  wire \sub120_reg_679[16]_i_5_n_0 ;
  wire \sub120_reg_679[20]_i_2_n_0 ;
  wire \sub120_reg_679[20]_i_3_n_0 ;
  wire \sub120_reg_679[20]_i_4_n_0 ;
  wire \sub120_reg_679[20]_i_5_n_0 ;
  wire \sub120_reg_679[24]_i_2_n_0 ;
  wire \sub120_reg_679[24]_i_3_n_0 ;
  wire \sub120_reg_679[24]_i_4_n_0 ;
  wire \sub120_reg_679[24]_i_5_n_0 ;
  wire \sub120_reg_679[28]_i_2_n_0 ;
  wire \sub120_reg_679[28]_i_3_n_0 ;
  wire \sub120_reg_679[28]_i_4_n_0 ;
  wire \sub120_reg_679[28]_i_5_n_0 ;
  wire \sub120_reg_679[31]_i_2_n_0 ;
  wire \sub120_reg_679[31]_i_3_n_0 ;
  wire \sub120_reg_679[31]_i_4_n_0 ;
  wire \sub120_reg_679[4]_i_2_n_0 ;
  wire \sub120_reg_679[4]_i_3_n_0 ;
  wire \sub120_reg_679[4]_i_4_n_0 ;
  wire \sub120_reg_679[4]_i_5_n_0 ;
  wire \sub120_reg_679[8]_i_2_n_0 ;
  wire \sub120_reg_679[8]_i_3_n_0 ;
  wire \sub120_reg_679[8]_i_4_n_0 ;
  wire \sub120_reg_679[8]_i_5_n_0 ;
  wire \sub120_reg_679_reg[12]_i_1_n_0 ;
  wire \sub120_reg_679_reg[12]_i_1_n_1 ;
  wire \sub120_reg_679_reg[12]_i_1_n_2 ;
  wire \sub120_reg_679_reg[12]_i_1_n_3 ;
  wire \sub120_reg_679_reg[16]_i_1_n_0 ;
  wire \sub120_reg_679_reg[16]_i_1_n_1 ;
  wire \sub120_reg_679_reg[16]_i_1_n_2 ;
  wire \sub120_reg_679_reg[16]_i_1_n_3 ;
  wire \sub120_reg_679_reg[20]_i_1_n_0 ;
  wire \sub120_reg_679_reg[20]_i_1_n_1 ;
  wire \sub120_reg_679_reg[20]_i_1_n_2 ;
  wire \sub120_reg_679_reg[20]_i_1_n_3 ;
  wire \sub120_reg_679_reg[24]_i_1_n_0 ;
  wire \sub120_reg_679_reg[24]_i_1_n_1 ;
  wire \sub120_reg_679_reg[24]_i_1_n_2 ;
  wire \sub120_reg_679_reg[24]_i_1_n_3 ;
  wire \sub120_reg_679_reg[28]_i_1_n_0 ;
  wire \sub120_reg_679_reg[28]_i_1_n_1 ;
  wire \sub120_reg_679_reg[28]_i_1_n_2 ;
  wire \sub120_reg_679_reg[28]_i_1_n_3 ;
  wire \sub120_reg_679_reg[31]_i_1_n_2 ;
  wire \sub120_reg_679_reg[31]_i_1_n_3 ;
  wire \sub120_reg_679_reg[4]_i_1_n_0 ;
  wire \sub120_reg_679_reg[4]_i_1_n_1 ;
  wire \sub120_reg_679_reg[4]_i_1_n_2 ;
  wire \sub120_reg_679_reg[4]_i_1_n_3 ;
  wire \sub120_reg_679_reg[8]_i_1_n_0 ;
  wire \sub120_reg_679_reg[8]_i_1_n_1 ;
  wire \sub120_reg_679_reg[8]_i_1_n_2 ;
  wire \sub120_reg_679_reg[8]_i_1_n_3 ;
  wire \sub122_reg_689[12]_i_2_n_0 ;
  wire \sub122_reg_689[12]_i_3_n_0 ;
  wire \sub122_reg_689[12]_i_4_n_0 ;
  wire \sub122_reg_689[12]_i_5_n_0 ;
  wire \sub122_reg_689[16]_i_2_n_0 ;
  wire \sub122_reg_689[16]_i_3_n_0 ;
  wire \sub122_reg_689[16]_i_4_n_0 ;
  wire \sub122_reg_689[16]_i_5_n_0 ;
  wire \sub122_reg_689[20]_i_2_n_0 ;
  wire \sub122_reg_689[20]_i_3_n_0 ;
  wire \sub122_reg_689[20]_i_4_n_0 ;
  wire \sub122_reg_689[20]_i_5_n_0 ;
  wire \sub122_reg_689[24]_i_2_n_0 ;
  wire \sub122_reg_689[24]_i_3_n_0 ;
  wire \sub122_reg_689[24]_i_4_n_0 ;
  wire \sub122_reg_689[24]_i_5_n_0 ;
  wire \sub122_reg_689[28]_i_2_n_0 ;
  wire \sub122_reg_689[28]_i_3_n_0 ;
  wire \sub122_reg_689[28]_i_4_n_0 ;
  wire \sub122_reg_689[28]_i_5_n_0 ;
  wire \sub122_reg_689[31]_i_2_n_0 ;
  wire \sub122_reg_689[31]_i_3_n_0 ;
  wire \sub122_reg_689[31]_i_4_n_0 ;
  wire \sub122_reg_689[4]_i_2_n_0 ;
  wire \sub122_reg_689[4]_i_3_n_0 ;
  wire \sub122_reg_689[4]_i_4_n_0 ;
  wire \sub122_reg_689[4]_i_5_n_0 ;
  wire \sub122_reg_689[8]_i_2_n_0 ;
  wire \sub122_reg_689[8]_i_3_n_0 ;
  wire \sub122_reg_689[8]_i_4_n_0 ;
  wire \sub122_reg_689[8]_i_5_n_0 ;
  wire \sub122_reg_689_reg[12]_i_1_n_0 ;
  wire \sub122_reg_689_reg[12]_i_1_n_1 ;
  wire \sub122_reg_689_reg[12]_i_1_n_2 ;
  wire \sub122_reg_689_reg[12]_i_1_n_3 ;
  wire \sub122_reg_689_reg[16]_i_1_n_0 ;
  wire \sub122_reg_689_reg[16]_i_1_n_1 ;
  wire \sub122_reg_689_reg[16]_i_1_n_2 ;
  wire \sub122_reg_689_reg[16]_i_1_n_3 ;
  wire \sub122_reg_689_reg[20]_i_1_n_0 ;
  wire \sub122_reg_689_reg[20]_i_1_n_1 ;
  wire \sub122_reg_689_reg[20]_i_1_n_2 ;
  wire \sub122_reg_689_reg[20]_i_1_n_3 ;
  wire \sub122_reg_689_reg[24]_i_1_n_0 ;
  wire \sub122_reg_689_reg[24]_i_1_n_1 ;
  wire \sub122_reg_689_reg[24]_i_1_n_2 ;
  wire \sub122_reg_689_reg[24]_i_1_n_3 ;
  wire \sub122_reg_689_reg[28]_i_1_n_0 ;
  wire \sub122_reg_689_reg[28]_i_1_n_1 ;
  wire \sub122_reg_689_reg[28]_i_1_n_2 ;
  wire \sub122_reg_689_reg[28]_i_1_n_3 ;
  wire \sub122_reg_689_reg[31]_i_1_n_2 ;
  wire \sub122_reg_689_reg[31]_i_1_n_3 ;
  wire \sub122_reg_689_reg[4]_i_1_n_0 ;
  wire \sub122_reg_689_reg[4]_i_1_n_1 ;
  wire \sub122_reg_689_reg[4]_i_1_n_2 ;
  wire \sub122_reg_689_reg[4]_i_1_n_3 ;
  wire \sub122_reg_689_reg[8]_i_1_n_0 ;
  wire \sub122_reg_689_reg[8]_i_1_n_1 ;
  wire \sub122_reg_689_reg[8]_i_1_n_2 ;
  wire \sub122_reg_689_reg[8]_i_1_n_3 ;
  wire [31:0]sub23_fu_591_p2;
  wire \sub23_reg_684[12]_i_2_n_0 ;
  wire \sub23_reg_684[12]_i_3_n_0 ;
  wire \sub23_reg_684[12]_i_4_n_0 ;
  wire \sub23_reg_684[12]_i_5_n_0 ;
  wire \sub23_reg_684[16]_i_2_n_0 ;
  wire \sub23_reg_684[16]_i_3_n_0 ;
  wire \sub23_reg_684[16]_i_4_n_0 ;
  wire \sub23_reg_684[16]_i_5_n_0 ;
  wire \sub23_reg_684[20]_i_2_n_0 ;
  wire \sub23_reg_684[20]_i_3_n_0 ;
  wire \sub23_reg_684[20]_i_4_n_0 ;
  wire \sub23_reg_684[20]_i_5_n_0 ;
  wire \sub23_reg_684[24]_i_2_n_0 ;
  wire \sub23_reg_684[24]_i_3_n_0 ;
  wire \sub23_reg_684[24]_i_4_n_0 ;
  wire \sub23_reg_684[24]_i_5_n_0 ;
  wire \sub23_reg_684[28]_i_2_n_0 ;
  wire \sub23_reg_684[28]_i_3_n_0 ;
  wire \sub23_reg_684[28]_i_4_n_0 ;
  wire \sub23_reg_684[28]_i_5_n_0 ;
  wire \sub23_reg_684[31]_i_2_n_0 ;
  wire \sub23_reg_684[31]_i_3_n_0 ;
  wire \sub23_reg_684[31]_i_4_n_0 ;
  wire \sub23_reg_684[4]_i_2_n_0 ;
  wire \sub23_reg_684[4]_i_3_n_0 ;
  wire \sub23_reg_684[4]_i_4_n_0 ;
  wire \sub23_reg_684[8]_i_2_n_0 ;
  wire \sub23_reg_684[8]_i_3_n_0 ;
  wire \sub23_reg_684[8]_i_4_n_0 ;
  wire \sub23_reg_684[8]_i_5_n_0 ;
  wire \sub23_reg_684_reg[12]_i_1_n_0 ;
  wire \sub23_reg_684_reg[12]_i_1_n_1 ;
  wire \sub23_reg_684_reg[12]_i_1_n_2 ;
  wire \sub23_reg_684_reg[12]_i_1_n_3 ;
  wire \sub23_reg_684_reg[16]_i_1_n_0 ;
  wire \sub23_reg_684_reg[16]_i_1_n_1 ;
  wire \sub23_reg_684_reg[16]_i_1_n_2 ;
  wire \sub23_reg_684_reg[16]_i_1_n_3 ;
  wire \sub23_reg_684_reg[20]_i_1_n_0 ;
  wire \sub23_reg_684_reg[20]_i_1_n_1 ;
  wire \sub23_reg_684_reg[20]_i_1_n_2 ;
  wire \sub23_reg_684_reg[20]_i_1_n_3 ;
  wire \sub23_reg_684_reg[24]_i_1_n_0 ;
  wire \sub23_reg_684_reg[24]_i_1_n_1 ;
  wire \sub23_reg_684_reg[24]_i_1_n_2 ;
  wire \sub23_reg_684_reg[24]_i_1_n_3 ;
  wire \sub23_reg_684_reg[28]_i_1_n_0 ;
  wire \sub23_reg_684_reg[28]_i_1_n_1 ;
  wire \sub23_reg_684_reg[28]_i_1_n_2 ;
  wire \sub23_reg_684_reg[28]_i_1_n_3 ;
  wire \sub23_reg_684_reg[31]_i_1_n_2 ;
  wire \sub23_reg_684_reg[31]_i_1_n_3 ;
  wire \sub23_reg_684_reg[4]_i_1_n_0 ;
  wire \sub23_reg_684_reg[4]_i_1_n_1 ;
  wire \sub23_reg_684_reg[4]_i_1_n_2 ;
  wire \sub23_reg_684_reg[4]_i_1_n_3 ;
  wire \sub23_reg_684_reg[8]_i_1_n_0 ;
  wire \sub23_reg_684_reg[8]_i_1_n_1 ;
  wire \sub23_reg_684_reg[8]_i_1_n_2 ;
  wire \sub23_reg_684_reg[8]_i_1_n_3 ;
  wire [31:0]sub_fu_579_p2;
  wire \sub_reg_674[12]_i_2_n_0 ;
  wire \sub_reg_674[12]_i_3_n_0 ;
  wire \sub_reg_674[12]_i_4_n_0 ;
  wire \sub_reg_674[12]_i_5_n_0 ;
  wire \sub_reg_674[16]_i_2_n_0 ;
  wire \sub_reg_674[16]_i_3_n_0 ;
  wire \sub_reg_674[16]_i_4_n_0 ;
  wire \sub_reg_674[16]_i_5_n_0 ;
  wire \sub_reg_674[20]_i_2_n_0 ;
  wire \sub_reg_674[20]_i_3_n_0 ;
  wire \sub_reg_674[20]_i_4_n_0 ;
  wire \sub_reg_674[20]_i_5_n_0 ;
  wire \sub_reg_674[24]_i_2_n_0 ;
  wire \sub_reg_674[24]_i_3_n_0 ;
  wire \sub_reg_674[24]_i_4_n_0 ;
  wire \sub_reg_674[24]_i_5_n_0 ;
  wire \sub_reg_674[28]_i_2_n_0 ;
  wire \sub_reg_674[28]_i_3_n_0 ;
  wire \sub_reg_674[28]_i_4_n_0 ;
  wire \sub_reg_674[28]_i_5_n_0 ;
  wire \sub_reg_674[31]_i_2_n_0 ;
  wire \sub_reg_674[31]_i_3_n_0 ;
  wire \sub_reg_674[31]_i_4_n_0 ;
  wire \sub_reg_674[4]_i_2_n_0 ;
  wire \sub_reg_674[4]_i_3_n_0 ;
  wire \sub_reg_674[4]_i_4_n_0 ;
  wire \sub_reg_674[8]_i_2_n_0 ;
  wire \sub_reg_674[8]_i_3_n_0 ;
  wire \sub_reg_674[8]_i_4_n_0 ;
  wire \sub_reg_674[8]_i_5_n_0 ;
  wire \sub_reg_674_reg[12]_i_1_n_0 ;
  wire \sub_reg_674_reg[12]_i_1_n_1 ;
  wire \sub_reg_674_reg[12]_i_1_n_2 ;
  wire \sub_reg_674_reg[12]_i_1_n_3 ;
  wire \sub_reg_674_reg[16]_i_1_n_0 ;
  wire \sub_reg_674_reg[16]_i_1_n_1 ;
  wire \sub_reg_674_reg[16]_i_1_n_2 ;
  wire \sub_reg_674_reg[16]_i_1_n_3 ;
  wire \sub_reg_674_reg[20]_i_1_n_0 ;
  wire \sub_reg_674_reg[20]_i_1_n_1 ;
  wire \sub_reg_674_reg[20]_i_1_n_2 ;
  wire \sub_reg_674_reg[20]_i_1_n_3 ;
  wire \sub_reg_674_reg[24]_i_1_n_0 ;
  wire \sub_reg_674_reg[24]_i_1_n_1 ;
  wire \sub_reg_674_reg[24]_i_1_n_2 ;
  wire \sub_reg_674_reg[24]_i_1_n_3 ;
  wire \sub_reg_674_reg[28]_i_1_n_0 ;
  wire \sub_reg_674_reg[28]_i_1_n_1 ;
  wire \sub_reg_674_reg[28]_i_1_n_2 ;
  wire \sub_reg_674_reg[28]_i_1_n_3 ;
  wire \sub_reg_674_reg[31]_i_1_n_2 ;
  wire \sub_reg_674_reg[31]_i_1_n_3 ;
  wire \sub_reg_674_reg[4]_i_1_n_0 ;
  wire \sub_reg_674_reg[4]_i_1_n_1 ;
  wire \sub_reg_674_reg[4]_i_1_n_2 ;
  wire \sub_reg_674_reg[4]_i_1_n_3 ;
  wire \sub_reg_674_reg[8]_i_1_n_0 ;
  wire \sub_reg_674_reg[8]_i_1_n_1 ;
  wire \sub_reg_674_reg[8]_i_1_n_2 ;
  wire \sub_reg_674_reg[8]_i_1_n_3 ;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [3:2]\NLW_sub120_reg_679_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub120_reg_679_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub122_reg_689_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub122_reg_689_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub23_reg_684_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub23_reg_684_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_reg_674_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_674_reg[31]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_RVALID),
        .I3(s_axi_CONTROL_BUS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_RREADY),
        .I3(s_axi_CONTROL_BUS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(s_axi_CONTROL_BUS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_CONTROL_BUS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CONTROL_BUS_BREADY),
        .I3(s_axi_CONTROL_BUS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_BVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ack_in_t_i_1__3
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0__3),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_start_i_3
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_CONTROL_BUS_WSTRB[0]),
        .I4(p_3_in[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_height_reg[31]_0 [0]),
        .O(int_img_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_height_reg[31]_0 [10]),
        .O(int_img_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_height_reg[31]_0 [11]),
        .O(int_img_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_height_reg[31]_0 [12]),
        .O(int_img_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_height_reg[31]_0 [13]),
        .O(int_img_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_height_reg[31]_0 [14]),
        .O(int_img_height0[14]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_height_reg[31]_0 [15]),
        .O(int_img_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_height_reg[31]_0 [16]),
        .O(int_img_height0[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_height_reg[31]_0 [17]),
        .O(int_img_height0[17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_height_reg[31]_0 [18]),
        .O(int_img_height0[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_height_reg[31]_0 [19]),
        .O(int_img_height0[19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_height_reg[31]_0 [1]),
        .O(int_img_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_height_reg[31]_0 [20]),
        .O(int_img_height0[20]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_height_reg[31]_0 [21]),
        .O(int_img_height0[21]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_height_reg[31]_0 [22]),
        .O(int_img_height0[22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_height_reg[31]_0 [23]),
        .O(int_img_height0[23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_height_reg[31]_0 [24]),
        .O(int_img_height0[24]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_height_reg[31]_0 [25]),
        .O(int_img_height0[25]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_height_reg[31]_0 [26]),
        .O(int_img_height0[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_height_reg[31]_0 [27]),
        .O(int_img_height0[27]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_height_reg[31]_0 [28]),
        .O(int_img_height0[28]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_height_reg[31]_0 [29]),
        .O(int_img_height0[29]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_height_reg[31]_0 [2]),
        .O(int_img_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_height_reg[31]_0 [30]),
        .O(int_img_height0[30]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \int_img_height[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_img_height[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_height_reg[31]_0 [31]),
        .O(int_img_height0[31]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_height_reg[31]_0 [3]),
        .O(int_img_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_height_reg[31]_0 [4]),
        .O(int_img_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_height_reg[31]_0 [5]),
        .O(int_img_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_height_reg[31]_0 [6]),
        .O(int_img_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_height_reg[31]_0 [7]),
        .O(int_img_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_height_reg[31]_0 [8]),
        .O(int_img_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_height[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_height_reg[31]_0 [9]),
        .O(int_img_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[0]),
        .Q(\int_img_height_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[10]),
        .Q(\int_img_height_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[11]),
        .Q(\int_img_height_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[12]),
        .Q(\int_img_height_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[13]),
        .Q(\int_img_height_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[14]),
        .Q(\int_img_height_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[15]),
        .Q(\int_img_height_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[16]),
        .Q(\int_img_height_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[17]),
        .Q(\int_img_height_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[18]),
        .Q(\int_img_height_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[19]),
        .Q(\int_img_height_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[1]),
        .Q(\int_img_height_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[20]),
        .Q(\int_img_height_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[21]),
        .Q(\int_img_height_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[22]),
        .Q(\int_img_height_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[23]),
        .Q(\int_img_height_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[24]),
        .Q(\int_img_height_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[25]),
        .Q(\int_img_height_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[26]),
        .Q(\int_img_height_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[27]),
        .Q(\int_img_height_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[28]),
        .Q(\int_img_height_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[29]),
        .Q(\int_img_height_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[2]),
        .Q(\int_img_height_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[30]),
        .Q(\int_img_height_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[31]),
        .Q(\int_img_height_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[3]),
        .Q(\int_img_height_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[4]),
        .Q(\int_img_height_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[5]),
        .Q(\int_img_height_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[6]),
        .Q(\int_img_height_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[7]),
        .Q(\int_img_height_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[8]),
        .Q(\int_img_height_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_height[31]_i_1_n_0 ),
        .D(int_img_height0[9]),
        .Q(\int_img_height_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_width_reg[31]_0 [0]),
        .O(int_img_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_width_reg[31]_0 [10]),
        .O(int_img_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_width_reg[31]_0 [11]),
        .O(int_img_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_width_reg[31]_0 [12]),
        .O(int_img_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_width_reg[31]_0 [13]),
        .O(int_img_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_width_reg[31]_0 [14]),
        .O(int_img_width0[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_width_reg[31]_0 [15]),
        .O(int_img_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_width_reg[31]_0 [16]),
        .O(int_img_width0[16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_width_reg[31]_0 [17]),
        .O(int_img_width0[17]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_width_reg[31]_0 [18]),
        .O(int_img_width0[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_width_reg[31]_0 [19]),
        .O(int_img_width0[19]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_width_reg[31]_0 [1]),
        .O(int_img_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_width_reg[31]_0 [20]),
        .O(int_img_width0[20]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_width_reg[31]_0 [21]),
        .O(int_img_width0[21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_width_reg[31]_0 [22]),
        .O(int_img_width0[22]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_img_width_reg[31]_0 [23]),
        .O(int_img_width0[23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_width_reg[31]_0 [24]),
        .O(int_img_width0[24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_width_reg[31]_0 [25]),
        .O(int_img_width0[25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_width_reg[31]_0 [26]),
        .O(int_img_width0[26]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_width_reg[31]_0 [27]),
        .O(int_img_width0[27]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_width_reg[31]_0 [28]),
        .O(int_img_width0[28]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_width_reg[31]_0 [29]),
        .O(int_img_width0[29]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_width_reg[31]_0 [2]),
        .O(int_img_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_width_reg[31]_0 [30]),
        .O(int_img_width0[30]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \int_img_width[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_img_width[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_img_width_reg[31]_0 [31]),
        .O(int_img_width0[31]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_width_reg[31]_0 [3]),
        .O(int_img_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_width_reg[31]_0 [4]),
        .O(int_img_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_width_reg[31]_0 [5]),
        .O(int_img_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_width_reg[31]_0 [6]),
        .O(int_img_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_img_width_reg[31]_0 [7]),
        .O(int_img_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_width_reg[31]_0 [8]),
        .O(int_img_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_width[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_img_width_reg[31]_0 [9]),
        .O(int_img_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[0]),
        .Q(\int_img_width_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[10]),
        .Q(\int_img_width_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[11]),
        .Q(\int_img_width_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[12]),
        .Q(\int_img_width_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[13]),
        .Q(\int_img_width_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[14]),
        .Q(\int_img_width_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[15]),
        .Q(\int_img_width_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[16]),
        .Q(\int_img_width_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[17]),
        .Q(\int_img_width_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[18]),
        .Q(\int_img_width_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[19]),
        .Q(\int_img_width_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[1]),
        .Q(\int_img_width_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[20]),
        .Q(\int_img_width_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[21]),
        .Q(\int_img_width_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[22]),
        .Q(\int_img_width_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[23]),
        .Q(\int_img_width_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[24]),
        .Q(\int_img_width_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[25]),
        .Q(\int_img_width_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[26]),
        .Q(\int_img_width_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[27]),
        .Q(\int_img_width_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[28]),
        .Q(\int_img_width_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[29]),
        .Q(\int_img_width_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[2]),
        .Q(\int_img_width_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[30]),
        .Q(\int_img_width_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[31]),
        .Q(\int_img_width_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[3]),
        .Q(\int_img_width_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[4]),
        .Q(\int_img_width_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[5]),
        .Q(\int_img_width_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[6]),
        .Q(\int_img_width_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[7]),
        .Q(\int_img_width_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[8]),
        .Q(\int_img_width_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_width[31]_i_1_n_0 ),
        .D(int_img_width0[9]),
        .Q(\int_img_width_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_0),
        .I1(p_3_in[2]),
        .I2(ap_idle),
        .I3(ap_done),
        .I4(int_task_ap_done0__3),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(int_task_ap_done_i_3_n_0),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0__3));
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold_reg[7]_0 [0]),
        .O(\int_threshold[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold_reg[7]_0 [1]),
        .O(\int_threshold[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold_reg[7]_0 [2]),
        .O(\int_threshold[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold_reg[7]_0 [3]),
        .O(\int_threshold[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold_reg[7]_0 [4]),
        .O(\int_threshold[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold_reg[7]_0 [5]),
        .O(\int_threshold[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold_reg[7]_0 [6]),
        .O(\int_threshold[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_threshold[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_threshold[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[7]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_threshold_reg[7]_0 [7]),
        .O(\int_threshold[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_threshold[7]_i_1_n_0 ),
        .D(\int_threshold[0]_i_1_n_0 ),
        .Q(\int_threshold_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_threshold[7]_i_1_n_0 ),
        .D(\int_threshold[1]_i_1_n_0 ),
        .Q(\int_threshold_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_threshold[7]_i_1_n_0 ),
        .D(\int_threshold[2]_i_1_n_0 ),
        .Q(\int_threshold_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_threshold[7]_i_1_n_0 ),
        .D(\int_threshold[3]_i_1_n_0 ),
        .Q(\int_threshold_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_threshold[7]_i_1_n_0 ),
        .D(\int_threshold[4]_i_1_n_0 ),
        .Q(\int_threshold_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_threshold[7]_i_1_n_0 ),
        .D(\int_threshold[5]_i_1_n_0 ),
        .Q(\int_threshold_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_threshold[7]_i_1_n_0 ),
        .D(\int_threshold[6]_i_1_n_0 ),
        .Q(\int_threshold_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_threshold[7]_i_1_n_0 ),
        .D(\int_threshold[7]_i_2_n_0 ),
        .Q(\int_threshold_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(int_gie_reg_n_0),
        .I4(\rdata[31]_i_4_n_0 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\int_threshold_reg[7]_0 [0]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(\int_img_height_reg[31]_0 [0]),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(\int_img_width_reg[31]_0 [0]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[10]_i_1 
       (.I0(\int_img_width_reg[31]_0 [10]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [10]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[11]_i_1 
       (.I0(\int_img_width_reg[31]_0 [11]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [11]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_1 
       (.I0(\int_img_width_reg[31]_0 [12]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [12]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_1 
       (.I0(\int_img_width_reg[31]_0 [13]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [13]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_1 
       (.I0(\int_img_width_reg[31]_0 [14]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [14]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[15]_i_1 
       (.I0(\int_img_width_reg[31]_0 [15]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [15]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[16]_i_1 
       (.I0(\int_img_width_reg[31]_0 [16]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [16]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[17]_i_1 
       (.I0(\int_img_width_reg[31]_0 [17]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [17]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[18]_i_1 
       (.I0(\int_img_width_reg[31]_0 [18]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [18]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[19]_i_1 
       (.I0(\int_img_width_reg[31]_0 [19]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [19]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(p_0_in),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(int_task_ap_done),
        .I4(\rdata[31]_i_4_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\int_threshold_reg[7]_0 [1]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(\int_img_height_reg[31]_0 [1]),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(\int_img_width_reg[31]_0 [1]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[20]_i_1 
       (.I0(\int_img_width_reg[31]_0 [20]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [20]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[21]_i_1 
       (.I0(\int_img_width_reg[31]_0 [21]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [21]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[22]_i_1 
       (.I0(\int_img_width_reg[31]_0 [22]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [22]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[23]_i_1 
       (.I0(\int_img_width_reg[31]_0 [23]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [23]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[24]_i_1 
       (.I0(\int_img_width_reg[31]_0 [24]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [24]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[25]_i_1 
       (.I0(\int_img_width_reg[31]_0 [25]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [25]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[26]_i_1 
       (.I0(\int_img_width_reg[31]_0 [26]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [26]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[27]_i_1 
       (.I0(\int_img_width_reg[31]_0 [27]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [27]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[28]_i_1 
       (.I0(\int_img_width_reg[31]_0 [28]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [28]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[29]_i_1 
       (.I0(\int_img_width_reg[31]_0 [29]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [29]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[2]_i_1 
       (.I0(\int_threshold_reg[7]_0 [2]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(p_3_in[2]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_2 
       (.I0(\int_img_height_reg[31]_0 [2]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_width_reg[31]_0 [2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[30]_i_1 
       (.I0(\int_img_width_reg[31]_0 [30]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [30]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[31]_i_3 
       (.I0(\int_img_width_reg[31]_0 [31]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [31]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_5 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[3]_i_1 
       (.I0(\int_threshold_reg[7]_0 [3]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(int_ap_ready),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(\int_img_height_reg[31]_0 [3]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_width_reg[31]_0 [3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_1 
       (.I0(\int_threshold_reg[7]_0 [4]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(\int_img_height_reg[31]_0 [4]),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(\int_img_width_reg[31]_0 [4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_1 
       (.I0(\int_threshold_reg[7]_0 [5]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(\int_img_height_reg[31]_0 [5]),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(\int_img_width_reg[31]_0 [5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_1 
       (.I0(\int_threshold_reg[7]_0 [6]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(\int_img_height_reg[31]_0 [6]),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(\int_img_width_reg[31]_0 [6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[7]_i_1 
       (.I0(\int_threshold_reg[7]_0 [7]),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(p_3_in[7]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(\int_img_height_reg[31]_0 [7]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_width_reg[31]_0 [7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_1 
       (.I0(\int_img_width_reg[31]_0 [8]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_img_height_reg[31]_0 [8]),
        .I3(\rdata[31]_i_5_n_0 ),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C0AFC0A0)) 
    \rdata[9]_i_1 
       (.I0(\int_img_width_reg[31]_0 [9]),
        .I1(\int_img_height_reg[31]_0 [9]),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(interrupt),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[9]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[1]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(rdata[1]),
        .S(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[12]_i_2 
       (.I0(\int_img_width_reg[31]_0 [12]),
        .O(\sub120_reg_679[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[12]_i_3 
       (.I0(\int_img_width_reg[31]_0 [11]),
        .O(\sub120_reg_679[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[12]_i_4 
       (.I0(\int_img_width_reg[31]_0 [10]),
        .O(\sub120_reg_679[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[12]_i_5 
       (.I0(\int_img_width_reg[31]_0 [9]),
        .O(\sub120_reg_679[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[16]_i_2 
       (.I0(\int_img_width_reg[31]_0 [16]),
        .O(\sub120_reg_679[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[16]_i_3 
       (.I0(\int_img_width_reg[31]_0 [15]),
        .O(\sub120_reg_679[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[16]_i_4 
       (.I0(\int_img_width_reg[31]_0 [14]),
        .O(\sub120_reg_679[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[16]_i_5 
       (.I0(\int_img_width_reg[31]_0 [13]),
        .O(\sub120_reg_679[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[20]_i_2 
       (.I0(\int_img_width_reg[31]_0 [20]),
        .O(\sub120_reg_679[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[20]_i_3 
       (.I0(\int_img_width_reg[31]_0 [19]),
        .O(\sub120_reg_679[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[20]_i_4 
       (.I0(\int_img_width_reg[31]_0 [18]),
        .O(\sub120_reg_679[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[20]_i_5 
       (.I0(\int_img_width_reg[31]_0 [17]),
        .O(\sub120_reg_679[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[24]_i_2 
       (.I0(\int_img_width_reg[31]_0 [24]),
        .O(\sub120_reg_679[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[24]_i_3 
       (.I0(\int_img_width_reg[31]_0 [23]),
        .O(\sub120_reg_679[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[24]_i_4 
       (.I0(\int_img_width_reg[31]_0 [22]),
        .O(\sub120_reg_679[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[24]_i_5 
       (.I0(\int_img_width_reg[31]_0 [21]),
        .O(\sub120_reg_679[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[28]_i_2 
       (.I0(\int_img_width_reg[31]_0 [28]),
        .O(\sub120_reg_679[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[28]_i_3 
       (.I0(\int_img_width_reg[31]_0 [27]),
        .O(\sub120_reg_679[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[28]_i_4 
       (.I0(\int_img_width_reg[31]_0 [26]),
        .O(\sub120_reg_679[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[28]_i_5 
       (.I0(\int_img_width_reg[31]_0 [25]),
        .O(\sub120_reg_679[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[31]_i_2 
       (.I0(\int_img_width_reg[31]_0 [31]),
        .O(\sub120_reg_679[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[31]_i_3 
       (.I0(\int_img_width_reg[31]_0 [30]),
        .O(\sub120_reg_679[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[31]_i_4 
       (.I0(\int_img_width_reg[31]_0 [29]),
        .O(\sub120_reg_679[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[4]_i_2 
       (.I0(\int_img_width_reg[31]_0 [4]),
        .O(\sub120_reg_679[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[4]_i_3 
       (.I0(\int_img_width_reg[31]_0 [3]),
        .O(\sub120_reg_679[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[4]_i_4 
       (.I0(\int_img_width_reg[31]_0 [2]),
        .O(\sub120_reg_679[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[4]_i_5 
       (.I0(\int_img_width_reg[31]_0 [1]),
        .O(\sub120_reg_679[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[8]_i_2 
       (.I0(\int_img_width_reg[31]_0 [8]),
        .O(\sub120_reg_679[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[8]_i_3 
       (.I0(\int_img_width_reg[31]_0 [7]),
        .O(\sub120_reg_679[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[8]_i_4 
       (.I0(\int_img_width_reg[31]_0 [6]),
        .O(\sub120_reg_679[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub120_reg_679[8]_i_5 
       (.I0(\int_img_width_reg[31]_0 [5]),
        .O(\sub120_reg_679[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub120_reg_679_reg[12]_i_1 
       (.CI(\sub120_reg_679_reg[8]_i_1_n_0 ),
        .CO({\sub120_reg_679_reg[12]_i_1_n_0 ,\sub120_reg_679_reg[12]_i_1_n_1 ,\sub120_reg_679_reg[12]_i_1_n_2 ,\sub120_reg_679_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [12:9]),
        .O(\int_img_width_reg[30]_0 [11:8]),
        .S({\sub120_reg_679[12]_i_2_n_0 ,\sub120_reg_679[12]_i_3_n_0 ,\sub120_reg_679[12]_i_4_n_0 ,\sub120_reg_679[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub120_reg_679_reg[16]_i_1 
       (.CI(\sub120_reg_679_reg[12]_i_1_n_0 ),
        .CO({\sub120_reg_679_reg[16]_i_1_n_0 ,\sub120_reg_679_reg[16]_i_1_n_1 ,\sub120_reg_679_reg[16]_i_1_n_2 ,\sub120_reg_679_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [16:13]),
        .O(\int_img_width_reg[30]_0 [15:12]),
        .S({\sub120_reg_679[16]_i_2_n_0 ,\sub120_reg_679[16]_i_3_n_0 ,\sub120_reg_679[16]_i_4_n_0 ,\sub120_reg_679[16]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub120_reg_679_reg[20]_i_1 
       (.CI(\sub120_reg_679_reg[16]_i_1_n_0 ),
        .CO({\sub120_reg_679_reg[20]_i_1_n_0 ,\sub120_reg_679_reg[20]_i_1_n_1 ,\sub120_reg_679_reg[20]_i_1_n_2 ,\sub120_reg_679_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [20:17]),
        .O(\int_img_width_reg[30]_0 [19:16]),
        .S({\sub120_reg_679[20]_i_2_n_0 ,\sub120_reg_679[20]_i_3_n_0 ,\sub120_reg_679[20]_i_4_n_0 ,\sub120_reg_679[20]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub120_reg_679_reg[24]_i_1 
       (.CI(\sub120_reg_679_reg[20]_i_1_n_0 ),
        .CO({\sub120_reg_679_reg[24]_i_1_n_0 ,\sub120_reg_679_reg[24]_i_1_n_1 ,\sub120_reg_679_reg[24]_i_1_n_2 ,\sub120_reg_679_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [24:21]),
        .O(\int_img_width_reg[30]_0 [23:20]),
        .S({\sub120_reg_679[24]_i_2_n_0 ,\sub120_reg_679[24]_i_3_n_0 ,\sub120_reg_679[24]_i_4_n_0 ,\sub120_reg_679[24]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub120_reg_679_reg[28]_i_1 
       (.CI(\sub120_reg_679_reg[24]_i_1_n_0 ),
        .CO({\sub120_reg_679_reg[28]_i_1_n_0 ,\sub120_reg_679_reg[28]_i_1_n_1 ,\sub120_reg_679_reg[28]_i_1_n_2 ,\sub120_reg_679_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [28:25]),
        .O(\int_img_width_reg[30]_0 [27:24]),
        .S({\sub120_reg_679[28]_i_2_n_0 ,\sub120_reg_679[28]_i_3_n_0 ,\sub120_reg_679[28]_i_4_n_0 ,\sub120_reg_679[28]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub120_reg_679_reg[31]_i_1 
       (.CI(\sub120_reg_679_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub120_reg_679_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub120_reg_679_reg[31]_i_1_n_2 ,\sub120_reg_679_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\int_img_width_reg[31]_0 [30:29]}),
        .O({\NLW_sub120_reg_679_reg[31]_i_1_O_UNCONNECTED [3],\int_img_width_reg[30]_0 [30:28]}),
        .S({1'b0,\sub120_reg_679[31]_i_2_n_0 ,\sub120_reg_679[31]_i_3_n_0 ,\sub120_reg_679[31]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub120_reg_679_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub120_reg_679_reg[4]_i_1_n_0 ,\sub120_reg_679_reg[4]_i_1_n_1 ,\sub120_reg_679_reg[4]_i_1_n_2 ,\sub120_reg_679_reg[4]_i_1_n_3 }),
        .CYINIT(\int_img_width_reg[31]_0 [0]),
        .DI(\int_img_width_reg[31]_0 [4:1]),
        .O(\int_img_width_reg[30]_0 [3:0]),
        .S({\sub120_reg_679[4]_i_2_n_0 ,\sub120_reg_679[4]_i_3_n_0 ,\sub120_reg_679[4]_i_4_n_0 ,\sub120_reg_679[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub120_reg_679_reg[8]_i_1 
       (.CI(\sub120_reg_679_reg[4]_i_1_n_0 ),
        .CO({\sub120_reg_679_reg[8]_i_1_n_0 ,\sub120_reg_679_reg[8]_i_1_n_1 ,\sub120_reg_679_reg[8]_i_1_n_2 ,\sub120_reg_679_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [8:5]),
        .O(\int_img_width_reg[30]_0 [7:4]),
        .S({\sub120_reg_679[8]_i_2_n_0 ,\sub120_reg_679[8]_i_3_n_0 ,\sub120_reg_679[8]_i_4_n_0 ,\sub120_reg_679[8]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[12]_i_2 
       (.I0(\int_img_height_reg[31]_0 [12]),
        .O(\sub122_reg_689[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[12]_i_3 
       (.I0(\int_img_height_reg[31]_0 [11]),
        .O(\sub122_reg_689[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[12]_i_4 
       (.I0(\int_img_height_reg[31]_0 [10]),
        .O(\sub122_reg_689[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[12]_i_5 
       (.I0(\int_img_height_reg[31]_0 [9]),
        .O(\sub122_reg_689[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[16]_i_2 
       (.I0(\int_img_height_reg[31]_0 [16]),
        .O(\sub122_reg_689[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[16]_i_3 
       (.I0(\int_img_height_reg[31]_0 [15]),
        .O(\sub122_reg_689[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[16]_i_4 
       (.I0(\int_img_height_reg[31]_0 [14]),
        .O(\sub122_reg_689[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[16]_i_5 
       (.I0(\int_img_height_reg[31]_0 [13]),
        .O(\sub122_reg_689[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[20]_i_2 
       (.I0(\int_img_height_reg[31]_0 [20]),
        .O(\sub122_reg_689[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[20]_i_3 
       (.I0(\int_img_height_reg[31]_0 [19]),
        .O(\sub122_reg_689[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[20]_i_4 
       (.I0(\int_img_height_reg[31]_0 [18]),
        .O(\sub122_reg_689[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[20]_i_5 
       (.I0(\int_img_height_reg[31]_0 [17]),
        .O(\sub122_reg_689[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[24]_i_2 
       (.I0(\int_img_height_reg[31]_0 [24]),
        .O(\sub122_reg_689[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[24]_i_3 
       (.I0(\int_img_height_reg[31]_0 [23]),
        .O(\sub122_reg_689[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[24]_i_4 
       (.I0(\int_img_height_reg[31]_0 [22]),
        .O(\sub122_reg_689[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[24]_i_5 
       (.I0(\int_img_height_reg[31]_0 [21]),
        .O(\sub122_reg_689[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[28]_i_2 
       (.I0(\int_img_height_reg[31]_0 [28]),
        .O(\sub122_reg_689[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[28]_i_3 
       (.I0(\int_img_height_reg[31]_0 [27]),
        .O(\sub122_reg_689[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[28]_i_4 
       (.I0(\int_img_height_reg[31]_0 [26]),
        .O(\sub122_reg_689[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[28]_i_5 
       (.I0(\int_img_height_reg[31]_0 [25]),
        .O(\sub122_reg_689[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[31]_i_2 
       (.I0(\int_img_height_reg[31]_0 [31]),
        .O(\sub122_reg_689[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[31]_i_3 
       (.I0(\int_img_height_reg[31]_0 [30]),
        .O(\sub122_reg_689[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[31]_i_4 
       (.I0(\int_img_height_reg[31]_0 [29]),
        .O(\sub122_reg_689[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[4]_i_2 
       (.I0(\int_img_height_reg[31]_0 [4]),
        .O(\sub122_reg_689[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[4]_i_3 
       (.I0(\int_img_height_reg[31]_0 [3]),
        .O(\sub122_reg_689[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[4]_i_4 
       (.I0(\int_img_height_reg[31]_0 [2]),
        .O(\sub122_reg_689[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[4]_i_5 
       (.I0(\int_img_height_reg[31]_0 [1]),
        .O(\sub122_reg_689[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[8]_i_2 
       (.I0(\int_img_height_reg[31]_0 [8]),
        .O(\sub122_reg_689[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[8]_i_3 
       (.I0(\int_img_height_reg[31]_0 [7]),
        .O(\sub122_reg_689[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[8]_i_4 
       (.I0(\int_img_height_reg[31]_0 [6]),
        .O(\sub122_reg_689[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub122_reg_689[8]_i_5 
       (.I0(\int_img_height_reg[31]_0 [5]),
        .O(\sub122_reg_689[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub122_reg_689_reg[12]_i_1 
       (.CI(\sub122_reg_689_reg[8]_i_1_n_0 ),
        .CO({\sub122_reg_689_reg[12]_i_1_n_0 ,\sub122_reg_689_reg[12]_i_1_n_1 ,\sub122_reg_689_reg[12]_i_1_n_2 ,\sub122_reg_689_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [12:9]),
        .O(\int_img_height_reg[30]_0 [11:8]),
        .S({\sub122_reg_689[12]_i_2_n_0 ,\sub122_reg_689[12]_i_3_n_0 ,\sub122_reg_689[12]_i_4_n_0 ,\sub122_reg_689[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub122_reg_689_reg[16]_i_1 
       (.CI(\sub122_reg_689_reg[12]_i_1_n_0 ),
        .CO({\sub122_reg_689_reg[16]_i_1_n_0 ,\sub122_reg_689_reg[16]_i_1_n_1 ,\sub122_reg_689_reg[16]_i_1_n_2 ,\sub122_reg_689_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [16:13]),
        .O(\int_img_height_reg[30]_0 [15:12]),
        .S({\sub122_reg_689[16]_i_2_n_0 ,\sub122_reg_689[16]_i_3_n_0 ,\sub122_reg_689[16]_i_4_n_0 ,\sub122_reg_689[16]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub122_reg_689_reg[20]_i_1 
       (.CI(\sub122_reg_689_reg[16]_i_1_n_0 ),
        .CO({\sub122_reg_689_reg[20]_i_1_n_0 ,\sub122_reg_689_reg[20]_i_1_n_1 ,\sub122_reg_689_reg[20]_i_1_n_2 ,\sub122_reg_689_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [20:17]),
        .O(\int_img_height_reg[30]_0 [19:16]),
        .S({\sub122_reg_689[20]_i_2_n_0 ,\sub122_reg_689[20]_i_3_n_0 ,\sub122_reg_689[20]_i_4_n_0 ,\sub122_reg_689[20]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub122_reg_689_reg[24]_i_1 
       (.CI(\sub122_reg_689_reg[20]_i_1_n_0 ),
        .CO({\sub122_reg_689_reg[24]_i_1_n_0 ,\sub122_reg_689_reg[24]_i_1_n_1 ,\sub122_reg_689_reg[24]_i_1_n_2 ,\sub122_reg_689_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [24:21]),
        .O(\int_img_height_reg[30]_0 [23:20]),
        .S({\sub122_reg_689[24]_i_2_n_0 ,\sub122_reg_689[24]_i_3_n_0 ,\sub122_reg_689[24]_i_4_n_0 ,\sub122_reg_689[24]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub122_reg_689_reg[28]_i_1 
       (.CI(\sub122_reg_689_reg[24]_i_1_n_0 ),
        .CO({\sub122_reg_689_reg[28]_i_1_n_0 ,\sub122_reg_689_reg[28]_i_1_n_1 ,\sub122_reg_689_reg[28]_i_1_n_2 ,\sub122_reg_689_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [28:25]),
        .O(\int_img_height_reg[30]_0 [27:24]),
        .S({\sub122_reg_689[28]_i_2_n_0 ,\sub122_reg_689[28]_i_3_n_0 ,\sub122_reg_689[28]_i_4_n_0 ,\sub122_reg_689[28]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub122_reg_689_reg[31]_i_1 
       (.CI(\sub122_reg_689_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub122_reg_689_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub122_reg_689_reg[31]_i_1_n_2 ,\sub122_reg_689_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\int_img_height_reg[31]_0 [30:29]}),
        .O({\NLW_sub122_reg_689_reg[31]_i_1_O_UNCONNECTED [3],\int_img_height_reg[30]_0 [30:28]}),
        .S({1'b0,\sub122_reg_689[31]_i_2_n_0 ,\sub122_reg_689[31]_i_3_n_0 ,\sub122_reg_689[31]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub122_reg_689_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub122_reg_689_reg[4]_i_1_n_0 ,\sub122_reg_689_reg[4]_i_1_n_1 ,\sub122_reg_689_reg[4]_i_1_n_2 ,\sub122_reg_689_reg[4]_i_1_n_3 }),
        .CYINIT(\int_img_height_reg[31]_0 [0]),
        .DI(\int_img_height_reg[31]_0 [4:1]),
        .O(\int_img_height_reg[30]_0 [3:0]),
        .S({\sub122_reg_689[4]_i_2_n_0 ,\sub122_reg_689[4]_i_3_n_0 ,\sub122_reg_689[4]_i_4_n_0 ,\sub122_reg_689[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub122_reg_689_reg[8]_i_1 
       (.CI(\sub122_reg_689_reg[4]_i_1_n_0 ),
        .CO({\sub122_reg_689_reg[8]_i_1_n_0 ,\sub122_reg_689_reg[8]_i_1_n_1 ,\sub122_reg_689_reg[8]_i_1_n_2 ,\sub122_reg_689_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [8:5]),
        .O(\int_img_height_reg[30]_0 [7:4]),
        .S({\sub122_reg_689[8]_i_2_n_0 ,\sub122_reg_689[8]_i_3_n_0 ,\sub122_reg_689[8]_i_4_n_0 ,\sub122_reg_689[8]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[0]_i_1 
       (.I0(\int_img_height_reg[31]_0 [0]),
        .O(sub23_fu_591_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[12]_i_2 
       (.I0(\int_img_height_reg[31]_0 [12]),
        .O(\sub23_reg_684[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[12]_i_3 
       (.I0(\int_img_height_reg[31]_0 [11]),
        .O(\sub23_reg_684[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[12]_i_4 
       (.I0(\int_img_height_reg[31]_0 [10]),
        .O(\sub23_reg_684[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[12]_i_5 
       (.I0(\int_img_height_reg[31]_0 [9]),
        .O(\sub23_reg_684[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[16]_i_2 
       (.I0(\int_img_height_reg[31]_0 [16]),
        .O(\sub23_reg_684[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[16]_i_3 
       (.I0(\int_img_height_reg[31]_0 [15]),
        .O(\sub23_reg_684[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[16]_i_4 
       (.I0(\int_img_height_reg[31]_0 [14]),
        .O(\sub23_reg_684[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[16]_i_5 
       (.I0(\int_img_height_reg[31]_0 [13]),
        .O(\sub23_reg_684[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[20]_i_2 
       (.I0(\int_img_height_reg[31]_0 [20]),
        .O(\sub23_reg_684[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[20]_i_3 
       (.I0(\int_img_height_reg[31]_0 [19]),
        .O(\sub23_reg_684[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[20]_i_4 
       (.I0(\int_img_height_reg[31]_0 [18]),
        .O(\sub23_reg_684[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[20]_i_5 
       (.I0(\int_img_height_reg[31]_0 [17]),
        .O(\sub23_reg_684[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[24]_i_2 
       (.I0(\int_img_height_reg[31]_0 [24]),
        .O(\sub23_reg_684[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[24]_i_3 
       (.I0(\int_img_height_reg[31]_0 [23]),
        .O(\sub23_reg_684[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[24]_i_4 
       (.I0(\int_img_height_reg[31]_0 [22]),
        .O(\sub23_reg_684[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[24]_i_5 
       (.I0(\int_img_height_reg[31]_0 [21]),
        .O(\sub23_reg_684[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[28]_i_2 
       (.I0(\int_img_height_reg[31]_0 [28]),
        .O(\sub23_reg_684[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[28]_i_3 
       (.I0(\int_img_height_reg[31]_0 [27]),
        .O(\sub23_reg_684[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[28]_i_4 
       (.I0(\int_img_height_reg[31]_0 [26]),
        .O(\sub23_reg_684[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[28]_i_5 
       (.I0(\int_img_height_reg[31]_0 [25]),
        .O(\sub23_reg_684[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[31]_i_2 
       (.I0(\int_img_height_reg[31]_0 [31]),
        .O(\sub23_reg_684[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[31]_i_3 
       (.I0(\int_img_height_reg[31]_0 [30]),
        .O(\sub23_reg_684[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[31]_i_4 
       (.I0(\int_img_height_reg[31]_0 [29]),
        .O(\sub23_reg_684[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[4]_i_2 
       (.I0(\int_img_height_reg[31]_0 [4]),
        .O(\sub23_reg_684[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[4]_i_3 
       (.I0(\int_img_height_reg[31]_0 [3]),
        .O(\sub23_reg_684[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[4]_i_4 
       (.I0(\int_img_height_reg[31]_0 [2]),
        .O(\sub23_reg_684[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[8]_i_2 
       (.I0(\int_img_height_reg[31]_0 [8]),
        .O(\sub23_reg_684[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[8]_i_3 
       (.I0(\int_img_height_reg[31]_0 [7]),
        .O(\sub23_reg_684[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[8]_i_4 
       (.I0(\int_img_height_reg[31]_0 [6]),
        .O(\sub23_reg_684[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub23_reg_684[8]_i_5 
       (.I0(\int_img_height_reg[31]_0 [5]),
        .O(\sub23_reg_684[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub23_reg_684_reg[12]_i_1 
       (.CI(\sub23_reg_684_reg[8]_i_1_n_0 ),
        .CO({\sub23_reg_684_reg[12]_i_1_n_0 ,\sub23_reg_684_reg[12]_i_1_n_1 ,\sub23_reg_684_reg[12]_i_1_n_2 ,\sub23_reg_684_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [12:9]),
        .O(sub23_fu_591_p2[12:9]),
        .S({\sub23_reg_684[12]_i_2_n_0 ,\sub23_reg_684[12]_i_3_n_0 ,\sub23_reg_684[12]_i_4_n_0 ,\sub23_reg_684[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub23_reg_684_reg[16]_i_1 
       (.CI(\sub23_reg_684_reg[12]_i_1_n_0 ),
        .CO({\sub23_reg_684_reg[16]_i_1_n_0 ,\sub23_reg_684_reg[16]_i_1_n_1 ,\sub23_reg_684_reg[16]_i_1_n_2 ,\sub23_reg_684_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [16:13]),
        .O(sub23_fu_591_p2[16:13]),
        .S({\sub23_reg_684[16]_i_2_n_0 ,\sub23_reg_684[16]_i_3_n_0 ,\sub23_reg_684[16]_i_4_n_0 ,\sub23_reg_684[16]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub23_reg_684_reg[20]_i_1 
       (.CI(\sub23_reg_684_reg[16]_i_1_n_0 ),
        .CO({\sub23_reg_684_reg[20]_i_1_n_0 ,\sub23_reg_684_reg[20]_i_1_n_1 ,\sub23_reg_684_reg[20]_i_1_n_2 ,\sub23_reg_684_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [20:17]),
        .O(sub23_fu_591_p2[20:17]),
        .S({\sub23_reg_684[20]_i_2_n_0 ,\sub23_reg_684[20]_i_3_n_0 ,\sub23_reg_684[20]_i_4_n_0 ,\sub23_reg_684[20]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub23_reg_684_reg[24]_i_1 
       (.CI(\sub23_reg_684_reg[20]_i_1_n_0 ),
        .CO({\sub23_reg_684_reg[24]_i_1_n_0 ,\sub23_reg_684_reg[24]_i_1_n_1 ,\sub23_reg_684_reg[24]_i_1_n_2 ,\sub23_reg_684_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [24:21]),
        .O(sub23_fu_591_p2[24:21]),
        .S({\sub23_reg_684[24]_i_2_n_0 ,\sub23_reg_684[24]_i_3_n_0 ,\sub23_reg_684[24]_i_4_n_0 ,\sub23_reg_684[24]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub23_reg_684_reg[28]_i_1 
       (.CI(\sub23_reg_684_reg[24]_i_1_n_0 ),
        .CO({\sub23_reg_684_reg[28]_i_1_n_0 ,\sub23_reg_684_reg[28]_i_1_n_1 ,\sub23_reg_684_reg[28]_i_1_n_2 ,\sub23_reg_684_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [28:25]),
        .O(sub23_fu_591_p2[28:25]),
        .S({\sub23_reg_684[28]_i_2_n_0 ,\sub23_reg_684[28]_i_3_n_0 ,\sub23_reg_684[28]_i_4_n_0 ,\sub23_reg_684[28]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub23_reg_684_reg[31]_i_1 
       (.CI(\sub23_reg_684_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub23_reg_684_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub23_reg_684_reg[31]_i_1_n_2 ,\sub23_reg_684_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\int_img_height_reg[31]_0 [30:29]}),
        .O({\NLW_sub23_reg_684_reg[31]_i_1_O_UNCONNECTED [3],sub23_fu_591_p2[31:29]}),
        .S({1'b0,\sub23_reg_684[31]_i_2_n_0 ,\sub23_reg_684[31]_i_3_n_0 ,\sub23_reg_684[31]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub23_reg_684_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub23_reg_684_reg[4]_i_1_n_0 ,\sub23_reg_684_reg[4]_i_1_n_1 ,\sub23_reg_684_reg[4]_i_1_n_2 ,\sub23_reg_684_reg[4]_i_1_n_3 }),
        .CYINIT(\int_img_height_reg[31]_0 [0]),
        .DI({\int_img_height_reg[31]_0 [4:2],1'b0}),
        .O(sub23_fu_591_p2[4:1]),
        .S({\sub23_reg_684[4]_i_2_n_0 ,\sub23_reg_684[4]_i_3_n_0 ,\sub23_reg_684[4]_i_4_n_0 ,\int_img_height_reg[31]_0 [1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub23_reg_684_reg[8]_i_1 
       (.CI(\sub23_reg_684_reg[4]_i_1_n_0 ),
        .CO({\sub23_reg_684_reg[8]_i_1_n_0 ,\sub23_reg_684_reg[8]_i_1_n_1 ,\sub23_reg_684_reg[8]_i_1_n_2 ,\sub23_reg_684_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_height_reg[31]_0 [8:5]),
        .O(sub23_fu_591_p2[8:5]),
        .S({\sub23_reg_684[8]_i_2_n_0 ,\sub23_reg_684[8]_i_3_n_0 ,\sub23_reg_684[8]_i_4_n_0 ,\sub23_reg_684[8]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[0]_i_1 
       (.I0(\int_img_width_reg[31]_0 [0]),
        .O(sub_fu_579_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[12]_i_2 
       (.I0(\int_img_width_reg[31]_0 [12]),
        .O(\sub_reg_674[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[12]_i_3 
       (.I0(\int_img_width_reg[31]_0 [11]),
        .O(\sub_reg_674[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[12]_i_4 
       (.I0(\int_img_width_reg[31]_0 [10]),
        .O(\sub_reg_674[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[12]_i_5 
       (.I0(\int_img_width_reg[31]_0 [9]),
        .O(\sub_reg_674[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[16]_i_2 
       (.I0(\int_img_width_reg[31]_0 [16]),
        .O(\sub_reg_674[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[16]_i_3 
       (.I0(\int_img_width_reg[31]_0 [15]),
        .O(\sub_reg_674[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[16]_i_4 
       (.I0(\int_img_width_reg[31]_0 [14]),
        .O(\sub_reg_674[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[16]_i_5 
       (.I0(\int_img_width_reg[31]_0 [13]),
        .O(\sub_reg_674[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[20]_i_2 
       (.I0(\int_img_width_reg[31]_0 [20]),
        .O(\sub_reg_674[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[20]_i_3 
       (.I0(\int_img_width_reg[31]_0 [19]),
        .O(\sub_reg_674[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[20]_i_4 
       (.I0(\int_img_width_reg[31]_0 [18]),
        .O(\sub_reg_674[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[20]_i_5 
       (.I0(\int_img_width_reg[31]_0 [17]),
        .O(\sub_reg_674[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[24]_i_2 
       (.I0(\int_img_width_reg[31]_0 [24]),
        .O(\sub_reg_674[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[24]_i_3 
       (.I0(\int_img_width_reg[31]_0 [23]),
        .O(\sub_reg_674[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[24]_i_4 
       (.I0(\int_img_width_reg[31]_0 [22]),
        .O(\sub_reg_674[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[24]_i_5 
       (.I0(\int_img_width_reg[31]_0 [21]),
        .O(\sub_reg_674[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[28]_i_2 
       (.I0(\int_img_width_reg[31]_0 [28]),
        .O(\sub_reg_674[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[28]_i_3 
       (.I0(\int_img_width_reg[31]_0 [27]),
        .O(\sub_reg_674[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[28]_i_4 
       (.I0(\int_img_width_reg[31]_0 [26]),
        .O(\sub_reg_674[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[28]_i_5 
       (.I0(\int_img_width_reg[31]_0 [25]),
        .O(\sub_reg_674[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[31]_i_2 
       (.I0(\int_img_width_reg[31]_0 [31]),
        .O(\sub_reg_674[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[31]_i_3 
       (.I0(\int_img_width_reg[31]_0 [30]),
        .O(\sub_reg_674[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[31]_i_4 
       (.I0(\int_img_width_reg[31]_0 [29]),
        .O(\sub_reg_674[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[4]_i_2 
       (.I0(\int_img_width_reg[31]_0 [4]),
        .O(\sub_reg_674[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[4]_i_3 
       (.I0(\int_img_width_reg[31]_0 [3]),
        .O(\sub_reg_674[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[4]_i_4 
       (.I0(\int_img_width_reg[31]_0 [2]),
        .O(\sub_reg_674[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[8]_i_2 
       (.I0(\int_img_width_reg[31]_0 [8]),
        .O(\sub_reg_674[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[8]_i_3 
       (.I0(\int_img_width_reg[31]_0 [7]),
        .O(\sub_reg_674[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[8]_i_4 
       (.I0(\int_img_width_reg[31]_0 [6]),
        .O(\sub_reg_674[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_674[8]_i_5 
       (.I0(\int_img_width_reg[31]_0 [5]),
        .O(\sub_reg_674[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_674_reg[12]_i_1 
       (.CI(\sub_reg_674_reg[8]_i_1_n_0 ),
        .CO({\sub_reg_674_reg[12]_i_1_n_0 ,\sub_reg_674_reg[12]_i_1_n_1 ,\sub_reg_674_reg[12]_i_1_n_2 ,\sub_reg_674_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [12:9]),
        .O(sub_fu_579_p2[12:9]),
        .S({\sub_reg_674[12]_i_2_n_0 ,\sub_reg_674[12]_i_3_n_0 ,\sub_reg_674[12]_i_4_n_0 ,\sub_reg_674[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_674_reg[16]_i_1 
       (.CI(\sub_reg_674_reg[12]_i_1_n_0 ),
        .CO({\sub_reg_674_reg[16]_i_1_n_0 ,\sub_reg_674_reg[16]_i_1_n_1 ,\sub_reg_674_reg[16]_i_1_n_2 ,\sub_reg_674_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [16:13]),
        .O(sub_fu_579_p2[16:13]),
        .S({\sub_reg_674[16]_i_2_n_0 ,\sub_reg_674[16]_i_3_n_0 ,\sub_reg_674[16]_i_4_n_0 ,\sub_reg_674[16]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_674_reg[20]_i_1 
       (.CI(\sub_reg_674_reg[16]_i_1_n_0 ),
        .CO({\sub_reg_674_reg[20]_i_1_n_0 ,\sub_reg_674_reg[20]_i_1_n_1 ,\sub_reg_674_reg[20]_i_1_n_2 ,\sub_reg_674_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [20:17]),
        .O(sub_fu_579_p2[20:17]),
        .S({\sub_reg_674[20]_i_2_n_0 ,\sub_reg_674[20]_i_3_n_0 ,\sub_reg_674[20]_i_4_n_0 ,\sub_reg_674[20]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_674_reg[24]_i_1 
       (.CI(\sub_reg_674_reg[20]_i_1_n_0 ),
        .CO({\sub_reg_674_reg[24]_i_1_n_0 ,\sub_reg_674_reg[24]_i_1_n_1 ,\sub_reg_674_reg[24]_i_1_n_2 ,\sub_reg_674_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [24:21]),
        .O(sub_fu_579_p2[24:21]),
        .S({\sub_reg_674[24]_i_2_n_0 ,\sub_reg_674[24]_i_3_n_0 ,\sub_reg_674[24]_i_4_n_0 ,\sub_reg_674[24]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_674_reg[28]_i_1 
       (.CI(\sub_reg_674_reg[24]_i_1_n_0 ),
        .CO({\sub_reg_674_reg[28]_i_1_n_0 ,\sub_reg_674_reg[28]_i_1_n_1 ,\sub_reg_674_reg[28]_i_1_n_2 ,\sub_reg_674_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [28:25]),
        .O(sub_fu_579_p2[28:25]),
        .S({\sub_reg_674[28]_i_2_n_0 ,\sub_reg_674[28]_i_3_n_0 ,\sub_reg_674[28]_i_4_n_0 ,\sub_reg_674[28]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_674_reg[31]_i_1 
       (.CI(\sub_reg_674_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub_reg_674_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_reg_674_reg[31]_i_1_n_2 ,\sub_reg_674_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\int_img_width_reg[31]_0 [30:29]}),
        .O({\NLW_sub_reg_674_reg[31]_i_1_O_UNCONNECTED [3],sub_fu_579_p2[31:29]}),
        .S({1'b0,\sub_reg_674[31]_i_2_n_0 ,\sub_reg_674[31]_i_3_n_0 ,\sub_reg_674[31]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_674_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_674_reg[4]_i_1_n_0 ,\sub_reg_674_reg[4]_i_1_n_1 ,\sub_reg_674_reg[4]_i_1_n_2 ,\sub_reg_674_reg[4]_i_1_n_3 }),
        .CYINIT(\int_img_width_reg[31]_0 [0]),
        .DI({\int_img_width_reg[31]_0 [4:2],1'b0}),
        .O(sub_fu_579_p2[4:1]),
        .S({\sub_reg_674[4]_i_2_n_0 ,\sub_reg_674[4]_i_3_n_0 ,\sub_reg_674[4]_i_4_n_0 ,\int_img_width_reg[31]_0 [1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_674_reg[8]_i_1 
       (.CI(\sub_reg_674_reg[4]_i_1_n_0 ),
        .CO({\sub_reg_674_reg[8]_i_1_n_0 ,\sub_reg_674_reg[8]_i_1_n_1 ,\sub_reg_674_reg[8]_i_1_n_2 ,\sub_reg_674_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\int_img_width_reg[31]_0 [8:5]),
        .O(sub_fu_579_p2[8:5]),
        .S({\sub_reg_674[8]_i_2_n_0 ,\sub_reg_674[8]_i_3_n_0 ,\sub_reg_674[8]_i_4_n_0 ,\sub_reg_674[8]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CONTROL_BUS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \y_fu_306[30]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop
   (ap_block_pp0_stage0_subdone,
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST,
    D,
    dst_axi_TDATA_int_regslice,
    dst_axi_TDATA_reg1,
    dst_axi_TLAST_int_regslice,
    ap_enable_reg_pp0_iter4,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter4_reg_0,
    \mask_last_reg_7917_pp0_iter3_reg_reg[0]__0_0 ,
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_reg_1,
    grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY,
    ap_clk,
    Q,
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
    dst_axi_TDATA_reg,
    dst_axi_TLAST_reg,
    dst_axi_TSTRB_reg,
    dst_axi_TKEEP_reg,
    dst_axi_TREADY_int_regslice,
    \data_p2_reg[0] ,
    \data_p2_reg[0]_0 ,
    data_p2,
    \data_p2_reg[0]_1 ,
    data_p2_0,
    \data_p2_reg[0]_2 ,
    data_p2_1,
    \FSM_sequential_state_reg[0] ,
    src_axi_TVALID,
    \state_reg[1] ,
    \x_fu_356_reg[30]_i_4 ,
    sub_reg_674,
    \dark_cont_30_reg_9981_reg[0]_i_10_0 ,
    ram_reg,
    ap_rst_n,
    cmp123_reg_712,
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2 ,
    cmp21_reg_702,
    rev_reg_717,
    ap_rst_n_inv);
  output ap_block_pp0_stage0_subdone;
  output grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST;
  output [1:0]D;
  output [0:0]dst_axi_TDATA_int_regslice;
  output dst_axi_TDATA_reg1;
  output dst_axi_TLAST_int_regslice;
  output ap_enable_reg_pp0_iter4;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output ap_enable_reg_pp0_iter4_reg_0;
  output \mask_last_reg_7917_pp0_iter3_reg_reg[0]__0_0 ;
  output grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter1;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY;
  input ap_clk;
  input [1:0]Q;
  input grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg;
  input [0:0]dst_axi_TDATA_reg;
  input dst_axi_TLAST_reg;
  input [0:0]dst_axi_TSTRB_reg;
  input [0:0]dst_axi_TKEEP_reg;
  input dst_axi_TREADY_int_regslice;
  input \data_p2_reg[0] ;
  input \data_p2_reg[0]_0 ;
  input data_p2;
  input \data_p2_reg[0]_1 ;
  input [0:0]data_p2_0;
  input \data_p2_reg[0]_2 ;
  input [0:0]data_p2_1;
  input [1:0]\FSM_sequential_state_reg[0] ;
  input src_axi_TVALID;
  input [1:0]\state_reg[1] ;
  input [31:0]\x_fu_356_reg[30]_i_4 ;
  input [31:0]sub_reg_674;
  input [7:0]\dark_cont_30_reg_9981_reg[0]_i_10_0 ;
  input [7:0]ram_reg;
  input ap_rst_n;
  input cmp123_reg_712;
  input [30:0]\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2 ;
  input cmp21_reg_702;
  input rev_reg_717;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [1:0]\FSM_sequential_state_reg[0] ;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bright_cont_10_fu_6172_p2;
  wire bright_cont_10_reg_9750;
  wire bright_cont_12_fu_6184_p2;
  wire bright_cont_12_reg_9772;
  wire bright_cont_14_fu_6196_p2;
  wire bright_cont_14_reg_9794;
  wire bright_cont_16_fu_6208_p2;
  wire bright_cont_16_reg_9816;
  wire \bright_cont_16_reg_9816[0]_i_2_n_0 ;
  wire \bright_cont_16_reg_9816[0]_i_3_n_0 ;
  wire \bright_cont_16_reg_9816[0]_i_4_n_0 ;
  wire \bright_cont_16_reg_9816[0]_i_5_n_0 ;
  wire \bright_cont_16_reg_9816[0]_i_6_n_0 ;
  wire \bright_cont_16_reg_9816[0]_i_7_n_0 ;
  wire \bright_cont_16_reg_9816[0]_i_8_n_0 ;
  wire \bright_cont_16_reg_9816[0]_i_9_n_0 ;
  wire \bright_cont_16_reg_9816_reg[0]_i_1_n_1 ;
  wire \bright_cont_16_reg_9816_reg[0]_i_1_n_2 ;
  wire \bright_cont_16_reg_9816_reg[0]_i_1_n_3 ;
  wire bright_cont_18_fu_6218_p2;
  wire bright_cont_18_reg_9838;
  wire bright_cont_20_fu_6230_p2;
  wire bright_cont_20_reg_9860;
  wire bright_cont_22_fu_6242_p2;
  wire bright_cont_22_reg_9882;
  wire bright_cont_24_fu_6254_p2;
  wire bright_cont_24_reg_9904;
  wire bright_cont_26_fu_6266_p2;
  wire bright_cont_26_reg_9926;
  wire bright_cont_28_fu_6278_p2;
  wire bright_cont_28_reg_9948;
  wire bright_cont_2_fu_6124_p2;
  wire bright_cont_2_reg_9662;
  wire bright_cont_30_fu_6290_p2;
  wire bright_cont_30_reg_9970;
  wire bright_cont_4_fu_6136_p2;
  wire bright_cont_4_reg_9684;
  wire bright_cont_6_fu_6148_p2;
  wire bright_cont_6_reg_9706;
  wire \bright_cont_6_reg_9706[0]_i_22_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_23_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_24_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_25_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_34_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_35_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_36_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_37_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_11_n_1 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_11_n_2 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_11_n_3 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_16_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_16_n_1 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_16_n_2 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_16_n_3 ;
  wire bright_cont_8_fu_6160_p2;
  wire bright_cont_8_reg_9728;
  wire bright_cont_fu_6114_p2;
  wire bright_cont_reg_9640;
  wire \bright_cont_reg_9640[0]_i_2_n_0 ;
  wire \bright_cont_reg_9640[0]_i_3_n_0 ;
  wire \bright_cont_reg_9640[0]_i_4_n_0 ;
  wire \bright_cont_reg_9640[0]_i_5_n_0 ;
  wire \bright_cont_reg_9640[0]_i_6_n_0 ;
  wire \bright_cont_reg_9640[0]_i_7_n_0 ;
  wire \bright_cont_reg_9640[0]_i_8_n_0 ;
  wire \bright_cont_reg_9640[0]_i_9_n_0 ;
  wire \bright_cont_reg_9640_reg[0]_i_1_n_1 ;
  wire \bright_cont_reg_9640_reg[0]_i_1_n_2 ;
  wire \bright_cont_reg_9640_reg[0]_i_1_n_3 ;
  wire [7:0]center_reg_8514;
  wire cmp123_reg_712;
  wire cmp21_reg_702;
  wire dark_cont_10_fu_6178_p2;
  wire dark_cont_10_reg_9761;
  wire dark_cont_12_fu_6190_p2;
  wire dark_cont_12_reg_9783;
  wire dark_cont_14_fu_6202_p2;
  wire dark_cont_14_reg_9805;
  wire dark_cont_16_fu_6213_p2;
  wire dark_cont_16_reg_9827;
  wire \dark_cont_16_reg_9827[0]_i_2_n_0 ;
  wire \dark_cont_16_reg_9827[0]_i_3_n_0 ;
  wire \dark_cont_16_reg_9827[0]_i_4_n_0 ;
  wire \dark_cont_16_reg_9827[0]_i_5_n_0 ;
  wire \dark_cont_16_reg_9827[0]_i_6_n_0 ;
  wire \dark_cont_16_reg_9827[0]_i_7_n_0 ;
  wire \dark_cont_16_reg_9827[0]_i_8_n_0 ;
  wire \dark_cont_16_reg_9827[0]_i_9_n_0 ;
  wire \dark_cont_16_reg_9827_reg[0]_i_1_n_1 ;
  wire \dark_cont_16_reg_9827_reg[0]_i_1_n_2 ;
  wire \dark_cont_16_reg_9827_reg[0]_i_1_n_3 ;
  wire dark_cont_18_fu_6224_p2;
  wire dark_cont_18_reg_9849;
  wire dark_cont_20_fu_6236_p2;
  wire dark_cont_20_reg_9871;
  wire dark_cont_22_fu_6248_p2;
  wire dark_cont_22_reg_9893;
  wire dark_cont_24_fu_6260_p2;
  wire dark_cont_24_reg_9915;
  wire dark_cont_26_fu_6272_p2;
  wire dark_cont_26_reg_9937;
  wire dark_cont_28_fu_6284_p2;
  wire dark_cont_28_reg_9959;
  wire dark_cont_2_fu_6130_p2;
  wire dark_cont_2_reg_9673;
  wire dark_cont_30_fu_6296_p2;
  wire dark_cont_30_reg_9981;
  wire \dark_cont_30_reg_9981[0]_i_12_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_13_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_14_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_15_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_16_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_17_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_18_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_19_n_0 ;
  wire [7:0]\dark_cont_30_reg_9981_reg[0]_i_10_0 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_10_n_1 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_10_n_2 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_10_n_3 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_11_n_0 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_11_n_1 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_11_n_2 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_11_n_3 ;
  wire dark_cont_4_fu_6142_p2;
  wire dark_cont_4_reg_9695;
  wire dark_cont_6_fu_6154_p2;
  wire dark_cont_6_reg_9717;
  wire dark_cont_8_fu_6166_p2;
  wire dark_cont_8_reg_9739;
  wire dark_cont_fu_6119_p2;
  wire dark_cont_reg_9651;
  wire \dark_cont_reg_9651[0]_i_2_n_0 ;
  wire \dark_cont_reg_9651[0]_i_3_n_0 ;
  wire \dark_cont_reg_9651[0]_i_4_n_0 ;
  wire \dark_cont_reg_9651[0]_i_5_n_0 ;
  wire \dark_cont_reg_9651[0]_i_6_n_0 ;
  wire \dark_cont_reg_9651[0]_i_7_n_0 ;
  wire \dark_cont_reg_9651[0]_i_8_n_0 ;
  wire \dark_cont_reg_9651[0]_i_9_n_0 ;
  wire \dark_cont_reg_9651_reg[0]_i_1_n_1 ;
  wire \dark_cont_reg_9651_reg[0]_i_1_n_2 ;
  wire \dark_cont_reg_9651_reg[0]_i_1_n_3 ;
  wire data_p2;
  wire [0:0]data_p2_0;
  wire [0:0]data_p2_1;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire \data_p2_reg[0]_2 ;
  wire [0:0]dst_axi_TDATA_int_regslice;
  wire [0:0]dst_axi_TDATA_reg;
  wire dst_axi_TDATA_reg1;
  wire \dst_axi_TDATA_reg[0]_i_10_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_11_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_12_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_13_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_14_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_15_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_16_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_17_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_18_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_19_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_20_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_21_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_22_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_23_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_24_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_25_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_26_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_27_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_2_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_3_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_4_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_5_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_7_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_8_n_0 ;
  wire \dst_axi_TDATA_reg[0]_i_9_n_0 ;
  wire [0:0]dst_axi_TKEEP_reg;
  wire dst_axi_TLAST_int_regslice;
  wire dst_axi_TLAST_reg;
  wire dst_axi_TREADY_int_regslice;
  wire [0:0]dst_axi_TSTRB_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY;
  wire icmp_ln42_1_fu_4112_p2;
  wire \icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2_n_0 ;
  wire icmp_ln42_1_reg_7907_pp0_iter3_reg;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_n_0 ;
  wire icmp_ln42_fu_4106_p2;
  wire \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire icmp_ln42_reg_7902_pp0_iter3_reg;
  wire [6:0]lshr_ln1_reg_7912;
  wire [6:0]lshr_ln1_reg_7912_pp0_iter1_reg;
  wire [6:0]lshr_ln_reg_7897;
  wire \lshr_ln_reg_7897_reg[0]_rep__0_n_0 ;
  wire \lshr_ln_reg_7897_reg[0]_rep__1_n_0 ;
  wire \lshr_ln_reg_7897_reg[0]_rep__2_n_0 ;
  wire \lshr_ln_reg_7897_reg[0]_rep__3_n_0 ;
  wire \lshr_ln_reg_7897_reg[0]_rep_n_0 ;
  wire \lshr_ln_reg_7897_reg[1]_rep__0_n_0 ;
  wire \lshr_ln_reg_7897_reg[1]_rep__1_n_0 ;
  wire \lshr_ln_reg_7897_reg[1]_rep__2_n_0 ;
  wire \lshr_ln_reg_7897_reg[1]_rep__3_n_0 ;
  wire \lshr_ln_reg_7897_reg[1]_rep_n_0 ;
  wire \lshr_ln_reg_7897_reg[2]_rep__0_n_0 ;
  wire \lshr_ln_reg_7897_reg[2]_rep__1_n_0 ;
  wire \lshr_ln_reg_7897_reg[2]_rep__2_n_0 ;
  wire \lshr_ln_reg_7897_reg[2]_rep__3_n_0 ;
  wire \lshr_ln_reg_7897_reg[2]_rep_n_0 ;
  wire \lshr_ln_reg_7897_reg[3]_rep__0_n_0 ;
  wire \lshr_ln_reg_7897_reg[3]_rep__1_n_0 ;
  wire \lshr_ln_reg_7897_reg[3]_rep__2_n_0 ;
  wire \lshr_ln_reg_7897_reg[3]_rep__3_n_0 ;
  wire \lshr_ln_reg_7897_reg[3]_rep_n_0 ;
  wire \lshr_ln_reg_7897_reg[4]_rep__0_n_0 ;
  wire \lshr_ln_reg_7897_reg[4]_rep__1_n_0 ;
  wire \lshr_ln_reg_7897_reg[4]_rep__2_n_0 ;
  wire \lshr_ln_reg_7897_reg[4]_rep__3_n_0 ;
  wire \lshr_ln_reg_7897_reg[4]_rep_n_0 ;
  wire \lshr_ln_reg_7897_reg[5]_rep__0_n_0 ;
  wire \lshr_ln_reg_7897_reg[5]_rep__1_n_0 ;
  wire \lshr_ln_reg_7897_reg[5]_rep__2_n_0 ;
  wire \lshr_ln_reg_7897_reg[5]_rep__3_n_0 ;
  wire \lshr_ln_reg_7897_reg[5]_rep_n_0 ;
  wire \lshr_ln_reg_7897_reg[6]_rep__0_n_0 ;
  wire \lshr_ln_reg_7897_reg[6]_rep__1_n_0 ;
  wire \lshr_ln_reg_7897_reg[6]_rep__2_n_0 ;
  wire \lshr_ln_reg_7897_reg[6]_rep__3_n_0 ;
  wire \lshr_ln_reg_7897_reg[6]_rep_n_0 ;
  wire mask_last_fu_4134_p2;
  wire [30:0]\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \mask_last_reg_7917_pp0_iter3_reg_reg[0]__0_0 ;
  wire [10:0]p_0_in;
  wire [6:0]p_0_in__0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_17;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_9;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q0;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_24;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q1;
  wire [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_24;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_24;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_24;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_25;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_24;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_24;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_24;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_24;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_25;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_8;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_24;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q1;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_25;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_27;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_10;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_11;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_12;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_13;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_14;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_15;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_9;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_q0;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_16;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_17;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_18;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_19;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_20;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_21;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_22;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_23;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q1;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q0;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q1;
  wire [7:0]pixel_8_reg_8508;
  wire [7:0]pixel_reg_7942;
  wire [7:0]pixel_reg_7942_pp0_iter2_reg;
  wire [7:0]ram_reg;
  wire rev_reg_717;
  wire src_axi_TVALID;
  wire [1:0]\state_reg[1] ;
  wire [31:0]sub_reg_674;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [3:0]trunc_ln29_reg_7864;
  wire [3:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ;
  wire [3:0]trunc_ln29_reg_7864_pp0_iter2_reg;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ;
  wire x_fu_356;
  wire [31:0]\x_fu_356_reg[30]_i_4 ;
  wire \x_fu_356_reg_n_0_[0] ;
  wire \x_fu_356_reg_n_0_[10] ;
  wire \x_fu_356_reg_n_0_[11] ;
  wire \x_fu_356_reg_n_0_[12] ;
  wire \x_fu_356_reg_n_0_[13] ;
  wire \x_fu_356_reg_n_0_[14] ;
  wire \x_fu_356_reg_n_0_[15] ;
  wire \x_fu_356_reg_n_0_[16] ;
  wire \x_fu_356_reg_n_0_[17] ;
  wire \x_fu_356_reg_n_0_[18] ;
  wire \x_fu_356_reg_n_0_[19] ;
  wire \x_fu_356_reg_n_0_[1] ;
  wire \x_fu_356_reg_n_0_[20] ;
  wire \x_fu_356_reg_n_0_[21] ;
  wire \x_fu_356_reg_n_0_[22] ;
  wire \x_fu_356_reg_n_0_[23] ;
  wire \x_fu_356_reg_n_0_[24] ;
  wire \x_fu_356_reg_n_0_[25] ;
  wire \x_fu_356_reg_n_0_[26] ;
  wire \x_fu_356_reg_n_0_[27] ;
  wire \x_fu_356_reg_n_0_[28] ;
  wire \x_fu_356_reg_n_0_[29] ;
  wire \x_fu_356_reg_n_0_[2] ;
  wire \x_fu_356_reg_n_0_[30] ;
  wire \x_fu_356_reg_n_0_[3] ;
  wire \x_fu_356_reg_n_0_[4] ;
  wire \x_fu_356_reg_n_0_[5] ;
  wire \x_fu_356_reg_n_0_[6] ;
  wire \x_fu_356_reg_n_0_[7] ;
  wire \x_fu_356_reg_n_0_[8] ;
  wire \x_fu_356_reg_n_0_[9] ;
  wire [3:0]\NLW_bright_cont_16_reg_9816_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_bright_cont_6_reg_9706_reg[0]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_bright_cont_reg_9640_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_16_reg_9827_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_dark_cont_30_reg_9981_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_reg_9651_reg[0]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080FF80FFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q[1]),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(src_axi_TVALID),
        .I5(\FSM_sequential_state_reg[0] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_fast_ip_Pipeline_col_loop_fu_328/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \bright_cont_10_reg_9750_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_10_fu_6172_p2),
        .Q(bright_cont_10_reg_9750),
        .R(1'b0));
  FDRE \bright_cont_12_reg_9772_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_12_fu_6184_p2),
        .Q(bright_cont_12_reg_9772),
        .R(1'b0));
  FDRE \bright_cont_14_reg_9794_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_14_fu_6196_p2),
        .Q(bright_cont_14_reg_9794),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_16_reg_9816[0]_i_2 
       (.I0(pixel_8_reg_8508[6]),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(pixel_8_reg_8508[7]),
        .O(\bright_cont_16_reg_9816[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_16_reg_9816[0]_i_3 
       (.I0(pixel_8_reg_8508[4]),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(pixel_8_reg_8508[5]),
        .O(\bright_cont_16_reg_9816[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_16_reg_9816[0]_i_4 
       (.I0(pixel_8_reg_8508[2]),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(pixel_8_reg_8508[3]),
        .O(\bright_cont_16_reg_9816[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_16_reg_9816[0]_i_5 
       (.I0(pixel_8_reg_8508[0]),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(pixel_8_reg_8508[1]),
        .O(\bright_cont_16_reg_9816[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_16_reg_9816[0]_i_6 
       (.I0(pixel_8_reg_8508[6]),
        .I1(th_high_fu_6106_p2[6]),
        .I2(pixel_8_reg_8508[7]),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_16_reg_9816[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_16_reg_9816[0]_i_7 
       (.I0(pixel_8_reg_8508[4]),
        .I1(th_high_fu_6106_p2[4]),
        .I2(pixel_8_reg_8508[5]),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_16_reg_9816[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_16_reg_9816[0]_i_8 
       (.I0(pixel_8_reg_8508[2]),
        .I1(th_high_fu_6106_p2[2]),
        .I2(pixel_8_reg_8508[3]),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_16_reg_9816[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_16_reg_9816[0]_i_9 
       (.I0(pixel_8_reg_8508[0]),
        .I1(th_high_fu_6106_p2[0]),
        .I2(pixel_8_reg_8508[1]),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_16_reg_9816[0]_i_9_n_0 ));
  FDRE \bright_cont_16_reg_9816_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_16_fu_6208_p2),
        .Q(bright_cont_16_reg_9816),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_16_reg_9816_reg[0]_i_1 
       (.CI(1'b0),
        .CO({bright_cont_16_fu_6208_p2,\bright_cont_16_reg_9816_reg[0]_i_1_n_1 ,\bright_cont_16_reg_9816_reg[0]_i_1_n_2 ,\bright_cont_16_reg_9816_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_16_reg_9816[0]_i_2_n_0 ,\bright_cont_16_reg_9816[0]_i_3_n_0 ,\bright_cont_16_reg_9816[0]_i_4_n_0 ,\bright_cont_16_reg_9816[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_16_reg_9816_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_16_reg_9816[0]_i_6_n_0 ,\bright_cont_16_reg_9816[0]_i_7_n_0 ,\bright_cont_16_reg_9816[0]_i_8_n_0 ,\bright_cont_16_reg_9816[0]_i_9_n_0 }));
  FDRE \bright_cont_18_reg_9838_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_18_fu_6218_p2),
        .Q(bright_cont_18_reg_9838),
        .R(1'b0));
  FDRE \bright_cont_20_reg_9860_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_20_fu_6230_p2),
        .Q(bright_cont_20_reg_9860),
        .R(1'b0));
  FDRE \bright_cont_22_reg_9882_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_22_fu_6242_p2),
        .Q(bright_cont_22_reg_9882),
        .R(1'b0));
  FDRE \bright_cont_24_reg_9904_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_24_fu_6254_p2),
        .Q(bright_cont_24_reg_9904),
        .R(1'b0));
  FDRE \bright_cont_26_reg_9926_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_26_fu_6266_p2),
        .Q(bright_cont_26_reg_9926),
        .R(1'b0));
  FDRE \bright_cont_28_reg_9948_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_28_fu_6278_p2),
        .Q(bright_cont_28_reg_9948),
        .R(1'b0));
  FDRE \bright_cont_2_reg_9662_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_2_fu_6124_p2),
        .Q(bright_cont_2_reg_9662),
        .R(1'b0));
  FDRE \bright_cont_30_reg_9970_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_30_fu_6290_p2),
        .Q(bright_cont_30_reg_9970),
        .R(1'b0));
  FDRE \bright_cont_4_reg_9684_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_4_fu_6136_p2),
        .Q(bright_cont_4_reg_9684),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \bright_cont_6_reg_9706[0]_i_22 
       (.I0(\dark_cont_30_reg_9981_reg[0]_i_10_0 [7]),
        .I1(center_reg_8514[7]),
        .O(\bright_cont_6_reg_9706[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bright_cont_6_reg_9706[0]_i_23 
       (.I0(\dark_cont_30_reg_9981_reg[0]_i_10_0 [6]),
        .I1(center_reg_8514[6]),
        .O(\bright_cont_6_reg_9706[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bright_cont_6_reg_9706[0]_i_24 
       (.I0(\dark_cont_30_reg_9981_reg[0]_i_10_0 [5]),
        .I1(center_reg_8514[5]),
        .O(\bright_cont_6_reg_9706[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bright_cont_6_reg_9706[0]_i_25 
       (.I0(\dark_cont_30_reg_9981_reg[0]_i_10_0 [4]),
        .I1(center_reg_8514[4]),
        .O(\bright_cont_6_reg_9706[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bright_cont_6_reg_9706[0]_i_34 
       (.I0(\dark_cont_30_reg_9981_reg[0]_i_10_0 [3]),
        .I1(center_reg_8514[3]),
        .O(\bright_cont_6_reg_9706[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bright_cont_6_reg_9706[0]_i_35 
       (.I0(\dark_cont_30_reg_9981_reg[0]_i_10_0 [2]),
        .I1(center_reg_8514[2]),
        .O(\bright_cont_6_reg_9706[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bright_cont_6_reg_9706[0]_i_36 
       (.I0(\dark_cont_30_reg_9981_reg[0]_i_10_0 [1]),
        .I1(center_reg_8514[1]),
        .O(\bright_cont_6_reg_9706[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bright_cont_6_reg_9706[0]_i_37 
       (.I0(\dark_cont_30_reg_9981_reg[0]_i_10_0 [0]),
        .I1(center_reg_8514[0]),
        .O(\bright_cont_6_reg_9706[0]_i_37_n_0 ));
  FDRE \bright_cont_6_reg_9706_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_6_fu_6148_p2),
        .Q(bright_cont_6_reg_9706),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bright_cont_6_reg_9706_reg[0]_i_11 
       (.CI(\bright_cont_6_reg_9706_reg[0]_i_16_n_0 ),
        .CO({\NLW_bright_cont_6_reg_9706_reg[0]_i_11_CO_UNCONNECTED [3],\bright_cont_6_reg_9706_reg[0]_i_11_n_1 ,\bright_cont_6_reg_9706_reg[0]_i_11_n_2 ,\bright_cont_6_reg_9706_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,center_reg_8514[6:4]}),
        .O(th_high_fu_6106_p2[7:4]),
        .S({\bright_cont_6_reg_9706[0]_i_22_n_0 ,\bright_cont_6_reg_9706[0]_i_23_n_0 ,\bright_cont_6_reg_9706[0]_i_24_n_0 ,\bright_cont_6_reg_9706[0]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bright_cont_6_reg_9706_reg[0]_i_16 
       (.CI(1'b0),
        .CO({\bright_cont_6_reg_9706_reg[0]_i_16_n_0 ,\bright_cont_6_reg_9706_reg[0]_i_16_n_1 ,\bright_cont_6_reg_9706_reg[0]_i_16_n_2 ,\bright_cont_6_reg_9706_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI(center_reg_8514[3:0]),
        .O(th_high_fu_6106_p2[3:0]),
        .S({\bright_cont_6_reg_9706[0]_i_34_n_0 ,\bright_cont_6_reg_9706[0]_i_35_n_0 ,\bright_cont_6_reg_9706[0]_i_36_n_0 ,\bright_cont_6_reg_9706[0]_i_37_n_0 }));
  FDRE \bright_cont_8_reg_9728_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_8_fu_6160_p2),
        .Q(bright_cont_8_reg_9728),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_reg_9640[0]_i_2 
       (.I0(pixel_reg_7942_pp0_iter2_reg[6]),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(pixel_reg_7942_pp0_iter2_reg[7]),
        .O(\bright_cont_reg_9640[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_reg_9640[0]_i_3 
       (.I0(pixel_reg_7942_pp0_iter2_reg[4]),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(pixel_reg_7942_pp0_iter2_reg[5]),
        .O(\bright_cont_reg_9640[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_reg_9640[0]_i_4 
       (.I0(pixel_reg_7942_pp0_iter2_reg[2]),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(pixel_reg_7942_pp0_iter2_reg[3]),
        .O(\bright_cont_reg_9640[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_reg_9640[0]_i_5 
       (.I0(pixel_reg_7942_pp0_iter2_reg[0]),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(pixel_reg_7942_pp0_iter2_reg[1]),
        .O(\bright_cont_reg_9640[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_reg_9640[0]_i_6 
       (.I0(pixel_reg_7942_pp0_iter2_reg[6]),
        .I1(th_high_fu_6106_p2[6]),
        .I2(pixel_reg_7942_pp0_iter2_reg[7]),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_reg_9640[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_reg_9640[0]_i_7 
       (.I0(pixel_reg_7942_pp0_iter2_reg[4]),
        .I1(th_high_fu_6106_p2[4]),
        .I2(pixel_reg_7942_pp0_iter2_reg[5]),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_reg_9640[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_reg_9640[0]_i_8 
       (.I0(pixel_reg_7942_pp0_iter2_reg[2]),
        .I1(th_high_fu_6106_p2[2]),
        .I2(pixel_reg_7942_pp0_iter2_reg[3]),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_reg_9640[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_reg_9640[0]_i_9 
       (.I0(pixel_reg_7942_pp0_iter2_reg[0]),
        .I1(th_high_fu_6106_p2[0]),
        .I2(pixel_reg_7942_pp0_iter2_reg[1]),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_reg_9640[0]_i_9_n_0 ));
  FDRE \bright_cont_reg_9640_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bright_cont_fu_6114_p2),
        .Q(bright_cont_reg_9640),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_reg_9640_reg[0]_i_1 
       (.CI(1'b0),
        .CO({bright_cont_fu_6114_p2,\bright_cont_reg_9640_reg[0]_i_1_n_1 ,\bright_cont_reg_9640_reg[0]_i_1_n_2 ,\bright_cont_reg_9640_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_reg_9640[0]_i_2_n_0 ,\bright_cont_reg_9640[0]_i_3_n_0 ,\bright_cont_reg_9640[0]_i_4_n_0 ,\bright_cont_reg_9640[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_reg_9640_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_reg_9640[0]_i_6_n_0 ,\bright_cont_reg_9640[0]_i_7_n_0 ,\bright_cont_reg_9640[0]_i_8_n_0 ,\bright_cont_reg_9640[0]_i_9_n_0 }));
  FDRE \center_reg_8514_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15),
        .Q(center_reg_8514[0]),
        .R(1'b0));
  FDRE \center_reg_8514_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14),
        .Q(center_reg_8514[1]),
        .R(1'b0));
  FDRE \center_reg_8514_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13),
        .Q(center_reg_8514[2]),
        .R(1'b0));
  FDRE \center_reg_8514_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12),
        .Q(center_reg_8514[3]),
        .R(1'b0));
  FDRE \center_reg_8514_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11),
        .Q(center_reg_8514[4]),
        .R(1'b0));
  FDRE \center_reg_8514_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10),
        .Q(center_reg_8514[5]),
        .R(1'b0));
  FDRE \center_reg_8514_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9),
        .Q(center_reg_8514[6]),
        .R(1'b0));
  FDRE \center_reg_8514_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8),
        .Q(center_reg_8514[7]),
        .R(1'b0));
  FDRE \dark_cont_10_reg_9761_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_10_fu_6178_p2),
        .Q(dark_cont_10_reg_9761),
        .R(1'b0));
  FDRE \dark_cont_12_reg_9783_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_12_fu_6190_p2),
        .Q(dark_cont_12_reg_9783),
        .R(1'b0));
  FDRE \dark_cont_14_reg_9805_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_14_fu_6202_p2),
        .Q(dark_cont_14_reg_9805),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_16_reg_9827[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(pixel_8_reg_8508[6]),
        .I2(pixel_8_reg_8508[7]),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_16_reg_9827[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_16_reg_9827[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(pixel_8_reg_8508[4]),
        .I2(pixel_8_reg_8508[5]),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_16_reg_9827[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_16_reg_9827[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(pixel_8_reg_8508[2]),
        .I2(pixel_8_reg_8508[3]),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_16_reg_9827[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_16_reg_9827[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(pixel_8_reg_8508[0]),
        .I2(pixel_8_reg_8508[1]),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_16_reg_9827[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_16_reg_9827[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(pixel_8_reg_8508[6]),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(pixel_8_reg_8508[7]),
        .O(\dark_cont_16_reg_9827[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_16_reg_9827[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(pixel_8_reg_8508[4]),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(pixel_8_reg_8508[5]),
        .O(\dark_cont_16_reg_9827[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_16_reg_9827[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(pixel_8_reg_8508[2]),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(pixel_8_reg_8508[3]),
        .O(\dark_cont_16_reg_9827[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_16_reg_9827[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(pixel_8_reg_8508[0]),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(pixel_8_reg_8508[1]),
        .O(\dark_cont_16_reg_9827[0]_i_9_n_0 ));
  FDRE \dark_cont_16_reg_9827_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_16_fu_6213_p2),
        .Q(dark_cont_16_reg_9827),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_16_reg_9827_reg[0]_i_1 
       (.CI(1'b0),
        .CO({dark_cont_16_fu_6213_p2,\dark_cont_16_reg_9827_reg[0]_i_1_n_1 ,\dark_cont_16_reg_9827_reg[0]_i_1_n_2 ,\dark_cont_16_reg_9827_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_16_reg_9827[0]_i_2_n_0 ,\dark_cont_16_reg_9827[0]_i_3_n_0 ,\dark_cont_16_reg_9827[0]_i_4_n_0 ,\dark_cont_16_reg_9827[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_16_reg_9827_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_16_reg_9827[0]_i_6_n_0 ,\dark_cont_16_reg_9827[0]_i_7_n_0 ,\dark_cont_16_reg_9827[0]_i_8_n_0 ,\dark_cont_16_reg_9827[0]_i_9_n_0 }));
  FDRE \dark_cont_18_reg_9849_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_18_fu_6224_p2),
        .Q(dark_cont_18_reg_9849),
        .R(1'b0));
  FDRE \dark_cont_20_reg_9871_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_20_fu_6236_p2),
        .Q(dark_cont_20_reg_9871),
        .R(1'b0));
  FDRE \dark_cont_22_reg_9893_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_22_fu_6248_p2),
        .Q(dark_cont_22_reg_9893),
        .R(1'b0));
  FDRE \dark_cont_24_reg_9915_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_24_fu_6260_p2),
        .Q(dark_cont_24_reg_9915),
        .R(1'b0));
  FDRE \dark_cont_26_reg_9937_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_26_fu_6272_p2),
        .Q(dark_cont_26_reg_9937),
        .R(1'b0));
  FDRE \dark_cont_28_reg_9959_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_28_fu_6284_p2),
        .Q(dark_cont_28_reg_9959),
        .R(1'b0));
  FDRE \dark_cont_2_reg_9673_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_2_fu_6130_p2),
        .Q(dark_cont_2_reg_9673),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \dark_cont_30_reg_9981[0]_i_12 
       (.I0(center_reg_8514[7]),
        .I1(\dark_cont_30_reg_9981_reg[0]_i_10_0 [7]),
        .O(\dark_cont_30_reg_9981[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dark_cont_30_reg_9981[0]_i_13 
       (.I0(center_reg_8514[6]),
        .I1(\dark_cont_30_reg_9981_reg[0]_i_10_0 [6]),
        .O(\dark_cont_30_reg_9981[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dark_cont_30_reg_9981[0]_i_14 
       (.I0(center_reg_8514[5]),
        .I1(\dark_cont_30_reg_9981_reg[0]_i_10_0 [5]),
        .O(\dark_cont_30_reg_9981[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dark_cont_30_reg_9981[0]_i_15 
       (.I0(center_reg_8514[4]),
        .I1(\dark_cont_30_reg_9981_reg[0]_i_10_0 [4]),
        .O(\dark_cont_30_reg_9981[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dark_cont_30_reg_9981[0]_i_16 
       (.I0(center_reg_8514[3]),
        .I1(\dark_cont_30_reg_9981_reg[0]_i_10_0 [3]),
        .O(\dark_cont_30_reg_9981[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dark_cont_30_reg_9981[0]_i_17 
       (.I0(center_reg_8514[2]),
        .I1(\dark_cont_30_reg_9981_reg[0]_i_10_0 [2]),
        .O(\dark_cont_30_reg_9981[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dark_cont_30_reg_9981[0]_i_18 
       (.I0(center_reg_8514[1]),
        .I1(\dark_cont_30_reg_9981_reg[0]_i_10_0 [1]),
        .O(\dark_cont_30_reg_9981[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dark_cont_30_reg_9981[0]_i_19 
       (.I0(center_reg_8514[0]),
        .I1(\dark_cont_30_reg_9981_reg[0]_i_10_0 [0]),
        .O(\dark_cont_30_reg_9981[0]_i_19_n_0 ));
  FDRE \dark_cont_30_reg_9981_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_30_fu_6296_p2),
        .Q(dark_cont_30_reg_9981),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dark_cont_30_reg_9981_reg[0]_i_10 
       (.CI(\dark_cont_30_reg_9981_reg[0]_i_11_n_0 ),
        .CO({\NLW_dark_cont_30_reg_9981_reg[0]_i_10_CO_UNCONNECTED [3],\dark_cont_30_reg_9981_reg[0]_i_10_n_1 ,\dark_cont_30_reg_9981_reg[0]_i_10_n_2 ,\dark_cont_30_reg_9981_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,center_reg_8514[6:4]}),
        .O(th_low_fu_6110_p20_out[7:4]),
        .S({\dark_cont_30_reg_9981[0]_i_12_n_0 ,\dark_cont_30_reg_9981[0]_i_13_n_0 ,\dark_cont_30_reg_9981[0]_i_14_n_0 ,\dark_cont_30_reg_9981[0]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dark_cont_30_reg_9981_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\dark_cont_30_reg_9981_reg[0]_i_11_n_0 ,\dark_cont_30_reg_9981_reg[0]_i_11_n_1 ,\dark_cont_30_reg_9981_reg[0]_i_11_n_2 ,\dark_cont_30_reg_9981_reg[0]_i_11_n_3 }),
        .CYINIT(1'b1),
        .DI(center_reg_8514[3:0]),
        .O(th_low_fu_6110_p20_out[3:0]),
        .S({\dark_cont_30_reg_9981[0]_i_16_n_0 ,\dark_cont_30_reg_9981[0]_i_17_n_0 ,\dark_cont_30_reg_9981[0]_i_18_n_0 ,\dark_cont_30_reg_9981[0]_i_19_n_0 }));
  FDRE \dark_cont_4_reg_9695_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_4_fu_6142_p2),
        .Q(dark_cont_4_reg_9695),
        .R(1'b0));
  FDRE \dark_cont_6_reg_9717_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_6_fu_6154_p2),
        .Q(dark_cont_6_reg_9717),
        .R(1'b0));
  FDRE \dark_cont_8_reg_9739_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_8_fu_6166_p2),
        .Q(dark_cont_8_reg_9739),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_reg_9651[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(pixel_reg_7942_pp0_iter2_reg[6]),
        .I2(pixel_reg_7942_pp0_iter2_reg[7]),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_reg_9651[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_reg_9651[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(pixel_reg_7942_pp0_iter2_reg[4]),
        .I2(pixel_reg_7942_pp0_iter2_reg[5]),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_reg_9651[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_reg_9651[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(pixel_reg_7942_pp0_iter2_reg[2]),
        .I2(pixel_reg_7942_pp0_iter2_reg[3]),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_reg_9651[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_reg_9651[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(pixel_reg_7942_pp0_iter2_reg[0]),
        .I2(pixel_reg_7942_pp0_iter2_reg[1]),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_reg_9651[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_reg_9651[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(pixel_reg_7942_pp0_iter2_reg[6]),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(pixel_reg_7942_pp0_iter2_reg[7]),
        .O(\dark_cont_reg_9651[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_reg_9651[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(pixel_reg_7942_pp0_iter2_reg[4]),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(pixel_reg_7942_pp0_iter2_reg[5]),
        .O(\dark_cont_reg_9651[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_reg_9651[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(pixel_reg_7942_pp0_iter2_reg[2]),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(pixel_reg_7942_pp0_iter2_reg[3]),
        .O(\dark_cont_reg_9651[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_reg_9651[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(pixel_reg_7942_pp0_iter2_reg[0]),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(pixel_reg_7942_pp0_iter2_reg[1]),
        .O(\dark_cont_reg_9651[0]_i_9_n_0 ));
  FDRE \dark_cont_reg_9651_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(dark_cont_fu_6119_p2),
        .Q(dark_cont_reg_9651),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_reg_9651_reg[0]_i_1 
       (.CI(1'b0),
        .CO({dark_cont_fu_6119_p2,\dark_cont_reg_9651_reg[0]_i_1_n_1 ,\dark_cont_reg_9651_reg[0]_i_1_n_2 ,\dark_cont_reg_9651_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_reg_9651[0]_i_2_n_0 ,\dark_cont_reg_9651[0]_i_3_n_0 ,\dark_cont_reg_9651[0]_i_4_n_0 ,\dark_cont_reg_9651[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_reg_9651_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_reg_9651[0]_i_6_n_0 ,\dark_cont_reg_9651[0]_i_7_n_0 ,\dark_cont_reg_9651[0]_i_8_n_0 ,\dark_cont_reg_9651[0]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p1[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_block_pp0_stage0_subdone),
        .O(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[0]_i_1 
       (.I0(dst_axi_TDATA_int_regslice),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(dst_axi_TREADY_int_regslice),
        .I4(\data_p2_reg[0] ),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1__0 
       (.I0(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST),
        .I1(Q[1]),
        .I2(dst_axi_TLAST_reg),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID),
        .I4(\data_p2_reg[0]_0 ),
        .I5(data_p2),
        .O(\mask_last_reg_7917_pp0_iter3_reg_reg[0]__0_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFE0000000)) 
    \data_p2[0]_i_1__1 
       (.I0(Q[1]),
        .I1(dst_axi_TSTRB_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\data_p2_reg[0]_1 ),
        .I5(data_p2_0),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFE0000000)) 
    \data_p2[0]_i_1__2 
       (.I0(Q[1]),
        .I1(dst_axi_TKEEP_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\data_p2_reg[0]_2 ),
        .I5(data_p2_1),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFF0000)) 
    \dst_axi_TDATA_reg[0]_i_1 
       (.I0(\dst_axi_TDATA_reg[0]_i_2_n_0 ),
        .I1(\dst_axi_TDATA_reg[0]_i_3_n_0 ),
        .I2(\dst_axi_TDATA_reg[0]_i_4_n_0 ),
        .I3(\dst_axi_TDATA_reg[0]_i_5_n_0 ),
        .I4(dst_axi_TDATA_reg),
        .I5(dst_axi_TDATA_reg1),
        .O(dst_axi_TDATA_int_regslice));
  LUT6 #(
    .INIT(64'hFFF0CC0088008800)) 
    \dst_axi_TDATA_reg[0]_i_10 
       (.I0(dark_cont_28_reg_9959),
        .I1(dark_cont_26_reg_9937),
        .I2(dark_cont_reg_9651),
        .I3(dark_cont_24_reg_9915),
        .I4(dark_cont_2_reg_9673),
        .I5(dark_cont_4_reg_9695),
        .O(\dst_axi_TDATA_reg[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dst_axi_TDATA_reg[0]_i_11 
       (.I0(dark_cont_2_reg_9673),
        .I1(dark_cont_4_reg_9695),
        .I2(dark_cont_30_reg_9981),
        .I3(dark_cont_reg_9651),
        .I4(\dst_axi_TDATA_reg[0]_i_19_n_0 ),
        .O(\dst_axi_TDATA_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \dst_axi_TDATA_reg[0]_i_12 
       (.I0(\dst_axi_TDATA_reg[0]_i_20_n_0 ),
        .I1(\dst_axi_TDATA_reg[0]_i_21_n_0 ),
        .I2(\dst_axi_TDATA_reg[0]_i_22_n_0 ),
        .I3(bright_cont_30_reg_9970),
        .I4(bright_cont_reg_9640),
        .I5(bright_cont_2_reg_9662),
        .O(\dst_axi_TDATA_reg[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dst_axi_TDATA_reg[0]_i_13 
       (.I0(bright_cont_20_reg_9860),
        .I1(bright_cont_26_reg_9926),
        .I2(bright_cont_28_reg_9948),
        .I3(bright_cont_22_reg_9882),
        .I4(bright_cont_18_reg_9838),
        .I5(bright_cont_24_reg_9904),
        .O(\dst_axi_TDATA_reg[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dst_axi_TDATA_reg[0]_i_14 
       (.I0(bright_cont_18_reg_9838),
        .I1(bright_cont_16_reg_9816),
        .I2(bright_cont_12_reg_9772),
        .I3(bright_cont_20_reg_9860),
        .I4(bright_cont_14_reg_9794),
        .I5(\dst_axi_TDATA_reg[0]_i_23_n_0 ),
        .O(\dst_axi_TDATA_reg[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \dst_axi_TDATA_reg[0]_i_15 
       (.I0(bright_cont_reg_9640),
        .I1(bright_cont_30_reg_9970),
        .I2(bright_cont_28_reg_9948),
        .I3(bright_cont_2_reg_9662),
        .I4(\dst_axi_TDATA_reg[0]_i_24_n_0 ),
        .I5(\dst_axi_TDATA_reg[0]_i_25_n_0 ),
        .O(\dst_axi_TDATA_reg[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \dst_axi_TDATA_reg[0]_i_16 
       (.I0(bright_cont_8_reg_9728),
        .I1(bright_cont_10_reg_9750),
        .I2(bright_cont_4_reg_9684),
        .I3(bright_cont_6_reg_9706),
        .O(\dst_axi_TDATA_reg[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dst_axi_TDATA_reg[0]_i_17 
       (.I0(dark_cont_6_reg_9717),
        .I1(dark_cont_4_reg_9695),
        .I2(dark_cont_8_reg_9739),
        .I3(dark_cont_2_reg_9673),
        .I4(dark_cont_reg_9651),
        .I5(\dst_axi_TDATA_reg[0]_i_26_n_0 ),
        .O(\dst_axi_TDATA_reg[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    \dst_axi_TDATA_reg[0]_i_18 
       (.I0(dark_cont_reg_9651),
        .I1(dark_cont_8_reg_9739),
        .I2(dark_cont_14_reg_9805),
        .I3(dark_cont_12_reg_9783),
        .I4(dark_cont_10_reg_9761),
        .I5(\dst_axi_TDATA_reg[0]_i_27_n_0 ),
        .O(\dst_axi_TDATA_reg[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hF8A8)) 
    \dst_axi_TDATA_reg[0]_i_19 
       (.I0(dark_cont_28_reg_9959),
        .I1(dark_cont_26_reg_9937),
        .I2(dark_cont_18_reg_9849),
        .I3(dark_cont_20_reg_9871),
        .O(\dst_axi_TDATA_reg[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8888888880000000)) 
    \dst_axi_TDATA_reg[0]_i_2 
       (.I0(\dst_axi_TDATA_reg[0]_i_7_n_0 ),
        .I1(\dst_axi_TDATA_reg[0]_i_8_n_0 ),
        .I2(dark_cont_22_reg_9893),
        .I3(\dst_axi_TDATA_reg[0]_i_9_n_0 ),
        .I4(\dst_axi_TDATA_reg[0]_i_10_n_0 ),
        .I5(\dst_axi_TDATA_reg[0]_i_11_n_0 ),
        .O(\dst_axi_TDATA_reg[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF8A8)) 
    \dst_axi_TDATA_reg[0]_i_20 
       (.I0(bright_cont_8_reg_9728),
        .I1(bright_cont_6_reg_9706),
        .I2(bright_cont_30_reg_9970),
        .I3(bright_cont_reg_9640),
        .O(\dst_axi_TDATA_reg[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \dst_axi_TDATA_reg[0]_i_21 
       (.I0(bright_cont_10_reg_9750),
        .I1(bright_cont_14_reg_9794),
        .I2(bright_cont_16_reg_9816),
        .I3(bright_cont_12_reg_9772),
        .O(\dst_axi_TDATA_reg[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0CC0088008800)) 
    \dst_axi_TDATA_reg[0]_i_22 
       (.I0(bright_cont_8_reg_9728),
        .I1(bright_cont_6_reg_9706),
        .I2(bright_cont_12_reg_9772),
        .I3(bright_cont_4_reg_9684),
        .I4(bright_cont_14_reg_9794),
        .I5(bright_cont_16_reg_9816),
        .O(\dst_axi_TDATA_reg[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFF08080C0C08080)) 
    \dst_axi_TDATA_reg[0]_i_23 
       (.I0(bright_cont_30_reg_9970),
        .I1(bright_cont_reg_9640),
        .I2(bright_cont_2_reg_9662),
        .I3(bright_cont_26_reg_9926),
        .I4(bright_cont_22_reg_9882),
        .I5(bright_cont_24_reg_9904),
        .O(\dst_axi_TDATA_reg[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8888880080008000)) 
    \dst_axi_TDATA_reg[0]_i_24 
       (.I0(bright_cont_12_reg_9772),
        .I1(bright_cont_14_reg_9794),
        .I2(bright_cont_18_reg_9838),
        .I3(bright_cont_16_reg_9816),
        .I4(bright_cont_24_reg_9904),
        .I5(bright_cont_26_reg_9926),
        .O(\dst_axi_TDATA_reg[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \dst_axi_TDATA_reg[0]_i_25 
       (.I0(bright_cont_22_reg_9882),
        .I1(bright_cont_26_reg_9926),
        .I2(bright_cont_24_reg_9904),
        .I3(bright_cont_12_reg_9772),
        .I4(bright_cont_20_reg_9860),
        .O(\dst_axi_TDATA_reg[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFF08080C0C08080)) 
    \dst_axi_TDATA_reg[0]_i_26 
       (.I0(dark_cont_14_reg_9805),
        .I1(dark_cont_12_reg_9783),
        .I2(dark_cont_10_reg_9761),
        .I3(dark_cont_18_reg_9849),
        .I4(dark_cont_22_reg_9893),
        .I5(dark_cont_20_reg_9871),
        .O(\dst_axi_TDATA_reg[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8888880080008000)) 
    \dst_axi_TDATA_reg[0]_i_27 
       (.I0(dark_cont_2_reg_9673),
        .I1(dark_cont_reg_9651),
        .I2(dark_cont_6_reg_9717),
        .I3(dark_cont_4_reg_9695),
        .I4(dark_cont_12_reg_9783),
        .I5(dark_cont_14_reg_9805),
        .O(\dst_axi_TDATA_reg[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888800000000)) 
    \dst_axi_TDATA_reg[0]_i_3 
       (.I0(\dst_axi_TDATA_reg[0]_i_12_n_0 ),
        .I1(\dst_axi_TDATA_reg[0]_i_13_n_0 ),
        .I2(\dst_axi_TDATA_reg[0]_i_14_n_0 ),
        .I3(\dst_axi_TDATA_reg[0]_i_15_n_0 ),
        .I4(\dst_axi_TDATA_reg[0]_i_16_n_0 ),
        .I5(\dst_axi_TDATA_reg[0]_i_7_n_0 ),
        .O(\dst_axi_TDATA_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \dst_axi_TDATA_reg[0]_i_4 
       (.I0(\dst_axi_TDATA_reg[0]_i_17_n_0 ),
        .I1(\dst_axi_TDATA_reg[0]_i_18_n_0 ),
        .I2(dark_cont_16_reg_9827),
        .I3(dark_cont_22_reg_9893),
        .I4(dark_cont_18_reg_9849),
        .I5(dark_cont_20_reg_9871),
        .O(\dst_axi_TDATA_reg[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dst_axi_TDATA_reg[0]_i_5 
       (.I0(dark_cont_26_reg_9937),
        .I1(dark_cont_24_reg_9915),
        .I2(dark_cont_30_reg_9981),
        .I3(dark_cont_28_reg_9959),
        .I4(\dst_axi_TDATA_reg[0]_i_7_n_0 ),
        .O(\dst_axi_TDATA_reg[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dst_axi_TDATA_reg[0]_i_6 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(Q[1]),
        .O(dst_axi_TDATA_reg1));
  LUT4 #(
    .INIT(16'h0100)) 
    \dst_axi_TDATA_reg[0]_i_7 
       (.I0(icmp_ln42_reg_7902_pp0_iter3_reg),
        .I1(cmp21_reg_702),
        .I2(rev_reg_717),
        .I3(icmp_ln42_1_reg_7907_pp0_iter3_reg),
        .O(\dst_axi_TDATA_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dst_axi_TDATA_reg[0]_i_8 
       (.I0(dark_cont_16_reg_9827),
        .I1(dark_cont_14_reg_9805),
        .I2(dark_cont_10_reg_9761),
        .I3(dark_cont_12_reg_9783),
        .I4(dark_cont_6_reg_9717),
        .I5(dark_cont_8_reg_9739),
        .O(\dst_axi_TDATA_reg[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dst_axi_TDATA_reg[0]_i_9 
       (.I0(dark_cont_20_reg_9871),
        .I1(dark_cont_18_reg_9849),
        .O(\dst_axi_TDATA_reg[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dst_axi_TKEEP_reg[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(dst_axi_TKEEP_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \dst_axi_TLAST_reg[0]_i_1 
       (.I0(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[1]),
        .I4(dst_axi_TLAST_reg),
        .O(dst_axi_TLAST_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \dst_axi_TSTRB_reg[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(dst_axi_TSTRB_reg),
        .O(\ap_CS_fsm_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln42_1_fu_4112_p2),
        .D(D),
        .E(x_fu_356),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_48),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_46),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp123_reg_712(cmp123_reg_712),
        .grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready(grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready),
        .grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg(ap_block_pp0_stage0_subdone),
        .\icmp_ln42_1_reg_7907_reg[0]__0 ({\x_fu_356_reg_n_0_[30] ,\x_fu_356_reg_n_0_[29] ,\x_fu_356_reg_n_0_[28] ,\x_fu_356_reg_n_0_[27] ,\x_fu_356_reg_n_0_[26] ,\x_fu_356_reg_n_0_[25] ,\x_fu_356_reg_n_0_[24] ,\x_fu_356_reg_n_0_[23] ,\x_fu_356_reg_n_0_[22] ,\x_fu_356_reg_n_0_[21] ,\x_fu_356_reg_n_0_[20] ,\x_fu_356_reg_n_0_[19] ,\x_fu_356_reg_n_0_[18] ,\x_fu_356_reg_n_0_[17] ,\x_fu_356_reg_n_0_[16] ,\x_fu_356_reg_n_0_[15] ,\x_fu_356_reg_n_0_[14] ,\x_fu_356_reg_n_0_[13] ,\x_fu_356_reg_n_0_[12] ,\x_fu_356_reg_n_0_[11] ,\x_fu_356_reg_n_0_[10] ,\x_fu_356_reg_n_0_[9] ,\x_fu_356_reg_n_0_[8] ,\x_fu_356_reg_n_0_[7] ,\x_fu_356_reg_n_0_[6] ,\x_fu_356_reg_n_0_[5] ,\x_fu_356_reg_n_0_[4] ,\x_fu_356_reg_n_0_[3] ,\x_fu_356_reg_n_0_[2] ,\x_fu_356_reg_n_0_[1] ,\x_fu_356_reg_n_0_[0] }),
        .icmp_ln42_fu_4106_p2(icmp_ln42_fu_4106_p2),
        .mask_last_fu_4134_p2(mask_last_fu_4134_p2),
        .\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 (\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2 ),
        .p_0_in(p_0_in),
        .sub_reg_674(sub_reg_674),
        .\x_fu_356_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,p_0_in__0,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .\x_fu_356_reg[30]_i_4_0 (\x_fu_356_reg[30]_i_4 ));
  (* srl_bus_name = "inst/\\grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln42_1_reg_7907_reg[0]__0_n_0 ),
        .Q(\icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2_n_0 ));
  FDRE \icmp_ln42_1_reg_7907_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2_n_0 ),
        .Q(icmp_ln42_1_reg_7907_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln42_1_reg_7907_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln42_1_fu_4112_p2),
        .Q(\icmp_ln42_1_reg_7907_reg[0]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_reg_7902_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln42_fu_4106_p2),
        .Q(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  FDRE \icmp_ln42_reg_7902_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(icmp_ln42_reg_7902_pp0_iter3_reg),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln1_reg_7912[0]),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln1_reg_7912[1]),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln1_reg_7912[2]),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln1_reg_7912[3]),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln1_reg_7912[4]),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln1_reg_7912[5]),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln1_reg_7912[6]),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in__0[0]),
        .Q(lshr_ln1_reg_7912[0]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in__0[1]),
        .Q(lshr_ln1_reg_7912[1]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in__0[2]),
        .Q(lshr_ln1_reg_7912[2]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in__0[3]),
        .Q(lshr_ln1_reg_7912[3]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in__0[4]),
        .Q(lshr_ln1_reg_7912[4]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in__0[5]),
        .Q(lshr_ln1_reg_7912[5]),
        .R(1'b0));
  FDRE \lshr_ln1_reg_7912_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in__0[6]),
        .Q(lshr_ln1_reg_7912[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[0]" *) 
  FDRE \lshr_ln_reg_7897_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[4]),
        .Q(lshr_ln_reg_7897[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[0]" *) 
  FDRE \lshr_ln_reg_7897_reg[0]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[4]),
        .Q(\lshr_ln_reg_7897_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[0]" *) 
  FDRE \lshr_ln_reg_7897_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[4]),
        .Q(\lshr_ln_reg_7897_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[0]" *) 
  FDRE \lshr_ln_reg_7897_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[4]),
        .Q(\lshr_ln_reg_7897_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[0]" *) 
  FDRE \lshr_ln_reg_7897_reg[0]_rep__2 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[4]),
        .Q(\lshr_ln_reg_7897_reg[0]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[0]" *) 
  FDRE \lshr_ln_reg_7897_reg[0]_rep__3 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[4]),
        .Q(\lshr_ln_reg_7897_reg[0]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[1]" *) 
  FDRE \lshr_ln_reg_7897_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[5]),
        .Q(lshr_ln_reg_7897[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[1]" *) 
  FDRE \lshr_ln_reg_7897_reg[1]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[5]),
        .Q(\lshr_ln_reg_7897_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[1]" *) 
  FDRE \lshr_ln_reg_7897_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[5]),
        .Q(\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[1]" *) 
  FDRE \lshr_ln_reg_7897_reg[1]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[5]),
        .Q(\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[1]" *) 
  FDRE \lshr_ln_reg_7897_reg[1]_rep__2 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[5]),
        .Q(\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[1]" *) 
  FDRE \lshr_ln_reg_7897_reg[1]_rep__3 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[5]),
        .Q(\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[2]" *) 
  FDRE \lshr_ln_reg_7897_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[6]),
        .Q(lshr_ln_reg_7897[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[2]" *) 
  FDRE \lshr_ln_reg_7897_reg[2]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[6]),
        .Q(\lshr_ln_reg_7897_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[2]" *) 
  FDRE \lshr_ln_reg_7897_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[6]),
        .Q(\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[2]" *) 
  FDRE \lshr_ln_reg_7897_reg[2]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[6]),
        .Q(\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[2]" *) 
  FDRE \lshr_ln_reg_7897_reg[2]_rep__2 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[6]),
        .Q(\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[2]" *) 
  FDRE \lshr_ln_reg_7897_reg[2]_rep__3 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[6]),
        .Q(\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[3]" *) 
  FDRE \lshr_ln_reg_7897_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[7]),
        .Q(lshr_ln_reg_7897[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[3]" *) 
  FDRE \lshr_ln_reg_7897_reg[3]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[7]),
        .Q(\lshr_ln_reg_7897_reg[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[3]" *) 
  FDRE \lshr_ln_reg_7897_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[7]),
        .Q(\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[3]" *) 
  FDRE \lshr_ln_reg_7897_reg[3]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[7]),
        .Q(\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[3]" *) 
  FDRE \lshr_ln_reg_7897_reg[3]_rep__2 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[7]),
        .Q(\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[3]" *) 
  FDRE \lshr_ln_reg_7897_reg[3]_rep__3 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[7]),
        .Q(\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[4]" *) 
  FDRE \lshr_ln_reg_7897_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[8]),
        .Q(lshr_ln_reg_7897[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[4]" *) 
  FDRE \lshr_ln_reg_7897_reg[4]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[8]),
        .Q(\lshr_ln_reg_7897_reg[4]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[4]" *) 
  FDRE \lshr_ln_reg_7897_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[8]),
        .Q(\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[4]" *) 
  FDRE \lshr_ln_reg_7897_reg[4]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[8]),
        .Q(\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[4]" *) 
  FDRE \lshr_ln_reg_7897_reg[4]_rep__2 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[8]),
        .Q(\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[4]" *) 
  FDRE \lshr_ln_reg_7897_reg[4]_rep__3 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[8]),
        .Q(\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[5]" *) 
  FDRE \lshr_ln_reg_7897_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[9]),
        .Q(lshr_ln_reg_7897[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[5]" *) 
  FDRE \lshr_ln_reg_7897_reg[5]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[9]),
        .Q(\lshr_ln_reg_7897_reg[5]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[5]" *) 
  FDRE \lshr_ln_reg_7897_reg[5]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[9]),
        .Q(\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[5]" *) 
  FDRE \lshr_ln_reg_7897_reg[5]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[9]),
        .Q(\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[5]" *) 
  FDRE \lshr_ln_reg_7897_reg[5]_rep__2 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[9]),
        .Q(\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[5]" *) 
  FDRE \lshr_ln_reg_7897_reg[5]_rep__3 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[9]),
        .Q(\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[6]" *) 
  FDRE \lshr_ln_reg_7897_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[10]),
        .Q(lshr_ln_reg_7897[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[6]" *) 
  FDRE \lshr_ln_reg_7897_reg[6]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[10]),
        .Q(\lshr_ln_reg_7897_reg[6]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[6]" *) 
  FDRE \lshr_ln_reg_7897_reg[6]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[10]),
        .Q(\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[6]" *) 
  FDRE \lshr_ln_reg_7897_reg[6]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[10]),
        .Q(\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[6]" *) 
  FDRE \lshr_ln_reg_7897_reg[6]_rep__2 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[10]),
        .Q(\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "lshr_ln_reg_7897_reg[6]" *) 
  FDRE \lshr_ln_reg_7897_reg[6]_rep__3 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[10]),
        .Q(\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_fast_ip_Pipeline_col_loop_fu_328/mask_last_reg_7917_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_fast_ip_Pipeline_col_loop_fu_328/mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mask_last_fu_4134_p2),
        .Q(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  FDRE \mask_last_reg_7917_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ap_enable_reg_pp0_iter1),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_2(ap_block_pp0_stage0_subdone),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_6(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_14_reg_9794_reg[0]_i_21 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_31 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_14_reg_9794_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_9),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_10),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U_n_9),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_17(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_18(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_11),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_12),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_13),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_14),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_15),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_16),
        .ram_reg_8(ap_block_pp0_stage0_subdone),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_2 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6:1]),
        .ram_reg_0(ap_block_pp0_stage0_subdone),
        .ram_reg_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_3 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U
       (.DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_18_reg_9838_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_10),
        .\bright_cont_18_reg_9838_reg[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_9),
        .\bright_cont_18_reg_9838_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_12),
        .\bright_cont_18_reg_9838_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_11),
        .\bright_cont_18_reg_9838_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_14),
        .\bright_cont_18_reg_9838_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_13),
        .\bright_cont_18_reg_9838_reg[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ),
        .\bright_cont_18_reg_9838_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_16),
        .\bright_cont_18_reg_9838_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_15),
        .\bright_cont_18_reg_9838_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_21_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_18_reg_9838_reg[0]_i_31_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422),
        .ram_reg_0(ap_block_pp0_stage0_subdone),
        .ram_reg_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_9),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_10),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_11),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_12),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_13),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_14),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_15),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_4 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6:2]),
        .ram_reg_0(ap_block_pp0_stage0_subdone),
        .ram_reg_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_11),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_13),
        .ram_reg_9(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_5 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_14_reg_9794_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_10),
        .\bright_cont_14_reg_9794_reg[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_9),
        .\bright_cont_14_reg_9794_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_12),
        .\bright_cont_14_reg_9794_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_11),
        .\bright_cont_14_reg_9794_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_14),
        .\bright_cont_14_reg_9794_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_13),
        .\bright_cont_14_reg_9794_reg[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ),
        .\bright_cont_14_reg_9794_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_16),
        .\bright_cont_14_reg_9794_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_15),
        .\bright_cont_14_reg_9794_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_21_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_14_reg_9794_reg[0]_i_31_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6:2]),
        .ram_reg_0(ap_block_pp0_stage0_subdone),
        .ram_reg_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_10),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_9),
        .ram_reg_7(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_9),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_10),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_11),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_12),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_13),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_14),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_15),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_6 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6:1]),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_q0),
        .ram_reg_1(ap_block_pp0_stage0_subdone),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_7 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_18_reg_9838_reg[0]_i_21 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_31 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_18_reg_9838_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6:1]),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_9),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_10),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_11),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_13),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_14),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_15),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_16),
        .ram_reg_9(ap_block_pp0_stage0_subdone),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_8 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_q0),
        .ram_reg_1(ap_block_pp0_stage0_subdone),
        .ram_reg_10({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_8(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_9 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .CO(bright_cont_18_fu_6218_p2),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_18_reg_9838[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_9),
        .\bright_cont_18_reg_9838[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_10),
        .\bright_cont_18_reg_9838[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_11),
        .\bright_cont_18_reg_9838[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_12),
        .\bright_cont_18_reg_9838[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_13),
        .\bright_cont_18_reg_9838[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_14),
        .\bright_cont_18_reg_9838[0]_i_9_0 (trunc_ln29_reg_7864_pp0_iter2_reg[3]),
        .\bright_cont_18_reg_9838[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_15),
        .\bright_cont_18_reg_9838[0]_i_9_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_16),
        .\bright_cont_18_reg_9838_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_10),
        .\bright_cont_18_reg_9838_reg[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_9),
        .\bright_cont_18_reg_9838_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_12),
        .\bright_cont_18_reg_9838_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_11),
        .\bright_cont_18_reg_9838_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_14),
        .\bright_cont_18_reg_9838_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_13),
        .\bright_cont_18_reg_9838_reg[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ),
        .\bright_cont_18_reg_9838_reg[0]_i_16_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_16),
        .\bright_cont_18_reg_9838_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_15),
        .\bright_cont_18_reg_9838_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_20_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_18_reg_9838_reg[0]_i_30_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .\dark_cont_18_reg_9849[0]_i_9_0 (dark_cont_18_fu_6224_p2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6:1]),
        .ram_reg_0(ap_block_pp0_stage0_subdone),
        .ram_reg_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_10 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_2_reg_9662_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_17),
        .\bright_cont_2_reg_9662_reg[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_16),
        .\bright_cont_2_reg_9662_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_19),
        .\bright_cont_2_reg_9662_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_18),
        .\bright_cont_2_reg_9662_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_21),
        .\bright_cont_2_reg_9662_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_20),
        .\bright_cont_2_reg_9662_reg[0]_i_16 (trunc_ln29_reg_7864_pp0_iter2_reg[2]),
        .\bright_cont_2_reg_9662_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_23),
        .\bright_cont_2_reg_9662_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_22),
        .\bright_cont_2_reg_9662_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_21_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\bright_cont_2_reg_9662_reg[0]_i_31_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ap_enable_reg_pp0_iter1),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_16(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_2(ap_block_pp0_stage0_subdone),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_16),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_17),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_18),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_19),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_20),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_21),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_22),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_11 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U
       (.DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_10),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6:2]),
        .ram_reg_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_1(ap_block_pp0_stage0_subdone),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_7(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_8(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3:2],trunc_ln29_reg_7864_pp0_iter1_reg[0]}),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_11),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_13),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_12 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U
       (.CO(bright_cont_14_fu_6196_p2),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_14_reg_9794[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_9),
        .\bright_cont_14_reg_9794[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_10),
        .\bright_cont_14_reg_9794[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_11),
        .\bright_cont_14_reg_9794[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_12),
        .\bright_cont_14_reg_9794[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_13),
        .\bright_cont_14_reg_9794[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_14),
        .\bright_cont_14_reg_9794[0]_i_9_0 (trunc_ln29_reg_7864_pp0_iter2_reg[3]),
        .\bright_cont_14_reg_9794[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_15),
        .\bright_cont_14_reg_9794[0]_i_9_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_16),
        .\bright_cont_14_reg_9794_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_10),
        .\bright_cont_14_reg_9794_reg[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_9),
        .\bright_cont_14_reg_9794_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_12),
        .\bright_cont_14_reg_9794_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_11),
        .\bright_cont_14_reg_9794_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_14),
        .\bright_cont_14_reg_9794_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_13),
        .\bright_cont_14_reg_9794_reg[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ),
        .\bright_cont_14_reg_9794_reg[0]_i_16_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_16),
        .\bright_cont_14_reg_9794_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_15),
        .\bright_cont_14_reg_9794_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_20_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_14_reg_9794_reg[0]_i_30_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .\dark_cont_14_reg_9805[0]_i_9_0 (dark_cont_14_fu_6202_p2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6:2]),
        .ram_reg_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_1(ap_block_pp0_stage0_subdone),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12),
        .ram_reg_7(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3:2],trunc_ln29_reg_7864_pp0_iter1_reg[0]}),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_10),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_13 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U
       (.DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422),
        .ram_reg_0(ap_block_pp0_stage0_subdone),
        .ram_reg_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_14 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q1),
        .ram_reg_1(ram_reg),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_18(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_8),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_9),
        .ram_reg_2(ap_enable_reg_pp0_iter1),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_10),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_11),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_12),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_13),
        .ram_reg_24(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_14),
        .ram_reg_25(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_15),
        .ram_reg_3(ap_block_pp0_stage0_subdone),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_7(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_i_24__4_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q0),
        .ram_reg_i_24__4_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q0),
        .ram_reg_i_34__4_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_38__4_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[2:1]),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_8),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_9),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_10),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_11),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_12),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_13),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_14),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_15 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_30_reg_9970_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_17),
        .\bright_cont_30_reg_9970_reg[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_16),
        .\bright_cont_30_reg_9970_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_19),
        .\bright_cont_30_reg_9970_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_18),
        .\bright_cont_30_reg_9970_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_21),
        .\bright_cont_30_reg_9970_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_20),
        .\bright_cont_30_reg_9970_reg[0]_i_16 (trunc_ln29_reg_7864_pp0_iter2_reg[2]),
        .\bright_cont_30_reg_9970_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_23),
        .\bright_cont_30_reg_9970_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_22),
        .\bright_cont_30_reg_9970_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q1),
        .\bright_cont_30_reg_9970_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q1),
        .\bright_cont_30_reg_9970_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\bright_cont_30_reg_9970_reg[0]_i_31_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q1),
        .ram_reg_1(ram_reg),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_17(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_2(ap_enable_reg_pp0_iter1),
        .ram_reg_3(ap_block_pp0_stage0_subdone),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_16),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_17),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_18),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_19),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_20),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_21),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_22),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_16 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_17),
        .ram_reg_0(ram_reg),
        .ram_reg_1({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_4(ap_enable_reg_pp0_iter1),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3:2],trunc_ln29_reg_7864_pp0_iter1_reg[0]}),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_17 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_2_reg_9662_reg[0]_i_21 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_31 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\bright_cont_2_reg_9662_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_16),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_17),
        .ram_reg_10(ap_block_pp0_stage0_subdone),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_14(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_18(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_18),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8),
        .ram_reg_23(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_19),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_20),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_21),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_22),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_23),
        .ram_reg_8(ram_reg),
        .ram_reg_9(ap_enable_reg_pp0_iter1),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_18 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\dark_cont_28_reg_9959[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q0),
        .\dark_cont_28_reg_9959[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q0),
        .\dark_cont_28_reg_9959[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\dark_cont_28_reg_9959[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_9),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_10),
        .ram_reg_10(ap_block_pp0_stage0_subdone),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_11),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_12),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_13),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_14),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_15),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_16),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_9({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_19 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_1({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_20 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_8),
        .ram_reg_10({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_9),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_10),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_11),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_12),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_13),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_14),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_15),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_i_19__2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q1),
        .ram_reg_i_19__2_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q1),
        .ram_reg_i_33__1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_33__1_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_21 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_22 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_2_reg_9662_reg[0]_i_20 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_30 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\bright_cont_2_reg_9662_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_16),
        .ram_reg_10(ap_enable_reg_pp0_iter1),
        .ram_reg_11(ap_block_pp0_stage0_subdone),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_17(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_18(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_19(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_17),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_24(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_25(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_18),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_19),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_20),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_21),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_22),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_23),
        .ram_reg_9(ram_reg),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_23 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local),
        .ap_clk(ap_clk),
        .\dark_cont_28_reg_9959[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q0),
        .\dark_cont_28_reg_9959[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q0),
        .\dark_cont_28_reg_9959[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\dark_cont_28_reg_9959[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_8),
        .ram_reg_10({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_9),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_10),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_11),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_12),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_13),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_14),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_15),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_24 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_25 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_10),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_11),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_11),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_12),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_12),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_13),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_13),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_14),
        .ram_reg_18(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_14),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_15),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_15),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_8),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_8),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_9),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_9),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_10),
        .ram_reg_i_19__2_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q1),
        .ram_reg_i_19__2_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q1),
        .ram_reg_i_33__1_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_33__1_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 ({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_26 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_27 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_9),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_10),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_11),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_12),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_13),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_14),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_15),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_16),
        .ram_reg_8(ap_enable_reg_pp0_iter1),
        .ram_reg_9(ap_block_pp0_stage0_subdone),
        .ram_reg_i_20__2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q1),
        .ram_reg_i_20__2_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q1),
        .ram_reg_i_34__1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_34__1_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_28 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U
       (.ADDRARDADDR(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_11(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_29 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .CO(dark_cont_28_fu_6284_p2),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[3:2]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_28_reg_9948[0]_i_9_0 (bright_cont_28_fu_6278_p2),
        .\bright_cont_4_reg_9684[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q0),
        .\bright_cont_4_reg_9684[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q0),
        .\bright_cont_4_reg_9684[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\bright_cont_4_reg_9684[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .\dark_cont_28_reg_9959[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_9),
        .\dark_cont_28_reg_9959[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_8),
        .\dark_cont_28_reg_9959[0]_i_6_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_8),
        .\dark_cont_28_reg_9959[0]_i_6_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_10),
        .\dark_cont_28_reg_9959[0]_i_6_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_9),
        .\dark_cont_28_reg_9959[0]_i_6_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_9),
        .\dark_cont_28_reg_9959[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_11),
        .\dark_cont_28_reg_9959[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_10),
        .\dark_cont_28_reg_9959[0]_i_7_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_10),
        .\dark_cont_28_reg_9959[0]_i_7_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_12),
        .\dark_cont_28_reg_9959[0]_i_7_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_11),
        .\dark_cont_28_reg_9959[0]_i_7_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_11),
        .\dark_cont_28_reg_9959[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_13),
        .\dark_cont_28_reg_9959[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_12),
        .\dark_cont_28_reg_9959[0]_i_8_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_12),
        .\dark_cont_28_reg_9959[0]_i_8_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_14),
        .\dark_cont_28_reg_9959[0]_i_8_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_13),
        .\dark_cont_28_reg_9959[0]_i_8_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_13),
        .\dark_cont_28_reg_9959[0]_i_9_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_15),
        .\dark_cont_28_reg_9959[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_14),
        .\dark_cont_28_reg_9959[0]_i_9_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_14),
        .\dark_cont_28_reg_9959[0]_i_9_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_16),
        .\dark_cont_28_reg_9959[0]_i_9_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_15),
        .\dark_cont_28_reg_9959[0]_i_9_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_15),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_9),
        .ram_reg_10({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_11(ap_block_pp0_stage0_subdone),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_10),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_11),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_13),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_14),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_15),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_16),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_30 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_31 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_15),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_16),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_9),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_10),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_11),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_12),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_13),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_14),
        .ram_reg_i_20__2_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q1),
        .ram_reg_i_20__2_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q1),
        .ram_reg_i_34__1_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_34__1_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_8),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_9),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_10),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_11),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_12),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_13),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_14),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_32 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U
       (.ADDRARDADDR(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_33 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_9),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_10),
        .ram_reg_10({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_14(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_15(ap_enable_reg_pp0_iter1),
        .ram_reg_16(ap_block_pp0_stage0_subdone),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_11),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_12),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_13),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_14),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_15),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_16),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_17),
        .ram_reg_9(ram_reg),
        .ram_reg_i_23__4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q0),
        .ram_reg_i_23__4_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q0),
        .ram_reg_i_31__4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_37__4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_i_37__4_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3:2],trunc_ln29_reg_7864_pp0_iter1_reg[0]}),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_34 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .CO(bright_cont_4_fu_6136_p2),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[3:2]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_4_reg_9684[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_9),
        .\bright_cont_4_reg_9684[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_9),
        .\bright_cont_4_reg_9684[0]_i_6_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_8),
        .\bright_cont_4_reg_9684[0]_i_6_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_10),
        .\bright_cont_4_reg_9684[0]_i_6_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_10),
        .\bright_cont_4_reg_9684[0]_i_6_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_9),
        .\bright_cont_4_reg_9684[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_11),
        .\bright_cont_4_reg_9684[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_11),
        .\bright_cont_4_reg_9684[0]_i_7_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_10),
        .\bright_cont_4_reg_9684[0]_i_7_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_12),
        .\bright_cont_4_reg_9684[0]_i_7_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_12),
        .\bright_cont_4_reg_9684[0]_i_7_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_11),
        .\bright_cont_4_reg_9684[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_13),
        .\bright_cont_4_reg_9684[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_13),
        .\bright_cont_4_reg_9684[0]_i_8_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_12),
        .\bright_cont_4_reg_9684[0]_i_8_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_14),
        .\bright_cont_4_reg_9684[0]_i_8_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_14),
        .\bright_cont_4_reg_9684[0]_i_8_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_13),
        .\bright_cont_4_reg_9684[0]_i_9_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_15),
        .\bright_cont_4_reg_9684[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_15),
        .\bright_cont_4_reg_9684[0]_i_9_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_14),
        .\bright_cont_4_reg_9684[0]_i_9_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_16),
        .\bright_cont_4_reg_9684[0]_i_9_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_16),
        .\bright_cont_4_reg_9684[0]_i_9_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_15),
        .\dark_cont_28_reg_9959[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q0),
        .\dark_cont_28_reg_9959[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q0),
        .\dark_cont_28_reg_9959[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\dark_cont_28_reg_9959[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .\dark_cont_4_reg_9695[0]_i_9_0 (dark_cont_4_fu_6142_p2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_8),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_9),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_10),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_11),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_12),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_13),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_14),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_15),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_35 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__2_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__2_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_36 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_2({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_37 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[2:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local),
        .ap_clk(ap_clk),
        .\dark_cont_26_reg_9937_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_17),
        .\dark_cont_26_reg_9937_reg[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_16),
        .\dark_cont_26_reg_9937_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_19),
        .\dark_cont_26_reg_9937_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_18),
        .\dark_cont_26_reg_9937_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_21),
        .\dark_cont_26_reg_9937_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_20),
        .\dark_cont_26_reg_9937_reg[0]_i_16 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_23),
        .\dark_cont_26_reg_9937_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_22),
        .\dark_cont_26_reg_9937_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q0),
        .\dark_cont_26_reg_9937_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q0),
        .\dark_cont_26_reg_9937_reg[0]_i_21_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_2({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_16),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_17),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_18),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_19),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_20),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_21),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_22),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_38 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_8),
        .ram_reg_10(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_11({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_9),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_10),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_11),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_12),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_13),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_14),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_15),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_i_10__5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q1),
        .ram_reg_i_10__5_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q1),
        .ram_reg_i_24(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_39 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .CO(bright_cont_6_fu_6148_p2),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_6_reg_9706[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_16),
        .\bright_cont_6_reg_9706[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_17),
        .\bright_cont_6_reg_9706[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_18),
        .\bright_cont_6_reg_9706[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_19),
        .\bright_cont_6_reg_9706[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_20),
        .\bright_cont_6_reg_9706[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_21),
        .\bright_cont_6_reg_9706[0]_i_9_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_22),
        .\bright_cont_6_reg_9706[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_23),
        .\bright_cont_6_reg_9706_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_17),
        .\bright_cont_6_reg_9706_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_16),
        .\bright_cont_6_reg_9706_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_19),
        .\bright_cont_6_reg_9706_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_18),
        .\bright_cont_6_reg_9706_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_21),
        .\bright_cont_6_reg_9706_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_20),
        .\bright_cont_6_reg_9706_reg[0]_i_18_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_23),
        .\bright_cont_6_reg_9706_reg[0]_i_19_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_22),
        .\bright_cont_6_reg_9706_reg[0]_i_26_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q0),
        .\bright_cont_6_reg_9706_reg[0]_i_26_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q0),
        .\dark_cont_6_reg_9717[0]_i_9_0 (dark_cont_6_fu_6154_p2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_3({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_40 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q1),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_4({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_41 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[1:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local),
        .ap_clk(ap_clk),
        .\dark_cont_26_reg_9937_reg[0]_i_20 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q0),
        .\dark_cont_26_reg_9937_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q0),
        .\dark_cont_26_reg_9937_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_16),
        .ram_reg_10(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_11({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_17),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_18),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_19),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_20),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_21),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_22),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_23),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_42 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_10),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_10),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_11),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_11),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_12),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_12),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_13),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_13),
        .ram_reg_18(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_14),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_14),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_15),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_15),
        .ram_reg_3({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_8),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_8),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_9),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_9),
        .ram_reg_i_10__5_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q1),
        .ram_reg_i_10__5_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q1),
        .ram_reg_i_24_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_43 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[1:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_6_reg_9706_reg[0]_i_27 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q0),
        .\bright_cont_6_reg_9706_reg[0]_i_27_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_16),
        .ram_reg_10({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_17),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_18),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_19),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_20),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_21),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_22),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_23),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_44 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_30_reg_9970_reg[0]_i_20 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q1),
        .\bright_cont_30_reg_9970_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q1),
        .\bright_cont_30_reg_9970_reg[0]_i_30 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\bright_cont_30_reg_9970_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_16),
        .ram_reg_10(ap_enable_reg_pp0_iter1),
        .ram_reg_11(ap_block_pp0_stage0_subdone),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_14(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_17(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_18(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_17),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_24(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_18),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_19),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_20),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_21),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_22),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_23),
        .ram_reg_9(ram_reg),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[2],trunc_ln29_reg_7864_pp0_iter1_reg[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_45 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_16}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_9),
        .ram_reg_10(ap_enable_reg_pp0_iter1),
        .ram_reg_11(ap_block_pp0_stage0_subdone),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_10),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_11),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_13),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_14),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_15),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_16),
        .ram_reg_9({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .ram_reg_i_11__1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q1),
        .ram_reg_i_11__1_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q1),
        .ram_reg_i_25(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_46 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[2:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_6_reg_9706_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_17),
        .\bright_cont_6_reg_9706_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_16),
        .\bright_cont_6_reg_9706_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_19),
        .\bright_cont_6_reg_9706_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_18),
        .\bright_cont_6_reg_9706_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_21),
        .\bright_cont_6_reg_9706_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_20),
        .\bright_cont_6_reg_9706_reg[0]_i_18 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_23),
        .\bright_cont_6_reg_9706_reg[0]_i_19 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_22),
        .\bright_cont_6_reg_9706_reg[0]_i_27_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q0),
        .\bright_cont_6_reg_9706_reg[0]_i_27_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q0),
        .\bright_cont_6_reg_9706_reg[0]_i_27_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_1({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_16),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_17),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_18),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_19),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_20),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_21),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_22),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_47 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U
       (.ADDRARDADDR(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q1),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_9({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_48 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[1:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local),
        .ap_clk(ap_clk),
        .\dark_cont_26_reg_9937_reg[0]_i_21 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q0),
        .\dark_cont_26_reg_9937_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q1),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_11(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ram_reg_12({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_16),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_17),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_18),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_19),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_20),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_21),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_22),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_49 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_14),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_15),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_16),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_3({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_9),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_10),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_11),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_12),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_13),
        .ram_reg_i_11__1_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q1),
        .ram_reg_i_11__1_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q1),
        .ram_reg_i_25_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_8),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_9),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_10),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_11),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_12),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_13),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_14),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_50 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[1:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_6_reg_9706_reg[0]_i_26 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q0),
        .\bright_cont_6_reg_9706_reg[0]_i_26_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q0),
        .\bright_cont_6_reg_9706_reg[0]_i_26_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_16),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_17),
        .ram_reg_10({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_18),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_19),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_20),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_21),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_22),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_23),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_9(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_51 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q1),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_3({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_52 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_17,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_18,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_19,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_20,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_21,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_22,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_23}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__1_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__1_n_0 }),
        .CO(dark_cont_26_fu_6272_p2),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_26_reg_9926[0]_i_9_0 (bright_cont_26_fu_6266_p2),
        .\dark_cont_26_reg_9937[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_16),
        .\dark_cont_26_reg_9937[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_17),
        .\dark_cont_26_reg_9937[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_18),
        .\dark_cont_26_reg_9937[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_19),
        .\dark_cont_26_reg_9937[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_20),
        .\dark_cont_26_reg_9937[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_21),
        .\dark_cont_26_reg_9937[0]_i_9_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_22),
        .\dark_cont_26_reg_9937[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_23),
        .\dark_cont_26_reg_9937_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_17),
        .\dark_cont_26_reg_9937_reg[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_16),
        .\dark_cont_26_reg_9937_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_19),
        .\dark_cont_26_reg_9937_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_18),
        .\dark_cont_26_reg_9937_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_21),
        .\dark_cont_26_reg_9937_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_20),
        .\dark_cont_26_reg_9937_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_23),
        .\dark_cont_26_reg_9937_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_22),
        .\dark_cont_26_reg_9937_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q0),
        .\dark_cont_26_reg_9937_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q0),
        .\dark_cont_26_reg_9937_reg[0]_i_20_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8),
        .ram_reg_2({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15}),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_53 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_54 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[2:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local),
        .ap_clk(ap_clk),
        .\dark_cont_24_reg_9915_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_17),
        .\dark_cont_24_reg_9915_reg[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_16),
        .\dark_cont_24_reg_9915_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_19),
        .\dark_cont_24_reg_9915_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_18),
        .\dark_cont_24_reg_9915_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_21),
        .\dark_cont_24_reg_9915_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_20),
        .\dark_cont_24_reg_9915_reg[0]_i_16 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_23),
        .\dark_cont_24_reg_9915_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_22),
        .\dark_cont_24_reg_9915_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q0),
        .\dark_cont_24_reg_9915_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q0),
        .\dark_cont_24_reg_9915_reg[0]_i_21_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_16),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_17),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_18),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_19),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_20),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_21),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_22),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_55 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q1),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_12(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_16),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_10),
        .ram_reg_2(ram_reg),
        .ram_reg_3(ap_enable_reg_pp0_iter1),
        .ram_reg_4(ap_block_pp0_stage0_subdone),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_7({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[2],trunc_ln29_reg_7864_pp0_iter1_reg[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_56 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_8),
        .ram_reg_10(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_9),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_10),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_11),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_12),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_13),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_14),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_15),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_i_10__8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q1),
        .ram_reg_i_10__8_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q1),
        .ram_reg_i_24__2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_24__2_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_57 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .CO(bright_cont_8_fu_6160_p2),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_8_reg_9728[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_16),
        .\bright_cont_8_reg_9728[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_17),
        .\bright_cont_8_reg_9728[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_18),
        .\bright_cont_8_reg_9728[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_19),
        .\bright_cont_8_reg_9728[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_20),
        .\bright_cont_8_reg_9728[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_21),
        .\bright_cont_8_reg_9728[0]_i_9_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_22),
        .\bright_cont_8_reg_9728[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_23),
        .\bright_cont_8_reg_9728_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_17),
        .\bright_cont_8_reg_9728_reg[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_16),
        .\bright_cont_8_reg_9728_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_19),
        .\bright_cont_8_reg_9728_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_18),
        .\bright_cont_8_reg_9728_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_21),
        .\bright_cont_8_reg_9728_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_20),
        .\bright_cont_8_reg_9728_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_23),
        .\bright_cont_8_reg_9728_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_22),
        .\bright_cont_8_reg_9728_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q0),
        .\bright_cont_8_reg_9728_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q0),
        .\dark_cont_8_reg_9739[0]_i_9_0 (dark_cont_8_fu_6166_p2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_58 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q1),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_59 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[1:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local),
        .ap_clk(ap_clk),
        .\dark_cont_24_reg_9915_reg[0]_i_20 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q0),
        .\dark_cont_24_reg_9915_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q0),
        .\dark_cont_24_reg_9915_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_16),
        .ram_reg_10(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_17),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_18),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_19),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_20),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_21),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_22),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_23),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_60 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_10),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_11),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_11),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_12),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_12),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_13),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_13),
        .ram_reg_17(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_18(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_14),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_14),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_15),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_15),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_8),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_8),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_9),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_9),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_10),
        .ram_reg_i_10__8_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q1),
        .ram_reg_i_10__8_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q1),
        .ram_reg_i_24__2_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_24__2_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep ({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_61 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[1:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_8_reg_9728_reg[0]_i_21 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q0),
        .\bright_cont_8_reg_9728_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_16),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_17),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_18),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_19),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_20),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_21),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_22),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_23),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_62 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_16}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_9),
        .ram_reg_10(ap_block_pp0_stage0_subdone),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_10),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_11),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_13),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_14),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_15),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_16),
        .ram_reg_9(ap_enable_reg_pp0_iter1),
        .ram_reg_i_11__4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q1),
        .ram_reg_i_11__4_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q1),
        .ram_reg_i_25__2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_25__2_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[0]),
        .Q(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[0]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[0]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[0]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[1]),
        .Q(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[1]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[1]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[1]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[2]),
        .Q(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[2]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[2]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[3]),
        .Q(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[3]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[3]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[4]),
        .Q(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[4]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[4]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[5]),
        .Q(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[5]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[5]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[6]),
        .Q(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[6]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]" *) 
  FDRE \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln_reg_7897[6]),
        .Q(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_63 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[2:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_8_reg_9728_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_17),
        .\bright_cont_8_reg_9728_reg[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_16),
        .\bright_cont_8_reg_9728_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_19),
        .\bright_cont_8_reg_9728_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_18),
        .\bright_cont_8_reg_9728_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_21),
        .\bright_cont_8_reg_9728_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_20),
        .\bright_cont_8_reg_9728_reg[0]_i_16 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_23),
        .\bright_cont_8_reg_9728_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_22),
        .\bright_cont_8_reg_9728_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q0),
        .\bright_cont_8_reg_9728_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q0),
        .\bright_cont_8_reg_9728_reg[0]_i_21_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_16),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_17),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_18),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_19),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_20),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_21),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_22),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_64 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U
       (.ADDRARDADDR(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q1),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_65 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[1:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local),
        .ap_clk(ap_clk),
        .\dark_cont_24_reg_9915_reg[0]_i_21 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q0),
        .\dark_cont_24_reg_9915_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q1),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_11(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_16),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_17),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_18),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_19),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_20),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_21),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_22),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_66 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .CO(bright_cont_2_fu_6124_p2),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_2_reg_9662[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_16),
        .\bright_cont_2_reg_9662[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_17),
        .\bright_cont_2_reg_9662[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_18),
        .\bright_cont_2_reg_9662[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_19),
        .\bright_cont_2_reg_9662[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_20),
        .\bright_cont_2_reg_9662[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_21),
        .\bright_cont_2_reg_9662[0]_i_9_0 (trunc_ln29_reg_7864_pp0_iter2_reg[3:2]),
        .\bright_cont_2_reg_9662[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_22),
        .\bright_cont_2_reg_9662[0]_i_9_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_23),
        .\bright_cont_2_reg_9662_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_17),
        .\bright_cont_2_reg_9662_reg[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_16),
        .\bright_cont_2_reg_9662_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_19),
        .\bright_cont_2_reg_9662_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_18),
        .\bright_cont_2_reg_9662_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_21),
        .\bright_cont_2_reg_9662_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_20),
        .\bright_cont_2_reg_9662_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_23),
        .\bright_cont_2_reg_9662_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_22),
        .\bright_cont_2_reg_9662_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_20_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q1),
        .\bright_cont_2_reg_9662_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\bright_cont_2_reg_9662_reg[0]_i_30_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .\dark_cont_2_reg_9673[0]_i_9_0 (dark_cont_2_fu_6130_p2),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q0),
        .ram_reg_1(ram_reg),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_17(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_2(ap_enable_reg_pp0_iter1),
        .ram_reg_3(ap_block_pp0_stage0_subdone),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_67 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_15),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_16),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0 ),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_9),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_10),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_11),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_12),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_13),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_14),
        .ram_reg_i_11__4_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q1),
        .ram_reg_i_11__4_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q1),
        .ram_reg_i_25__2_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_25__2_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_8),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_9),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_10),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_11),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_12),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_13),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_14),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_68 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[1:0]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_8_reg_9728_reg[0]_i_20 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q0),
        .\bright_cont_8_reg_9728_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q0),
        .\bright_cont_8_reg_9728_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_16),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_17),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_18),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_19),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_20),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_21),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_22),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_23),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .ram_reg_9(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_69 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local),
        .ap_clk(ap_clk),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q1),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_70 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_17,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_18,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_19,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_20,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_21,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_22,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_23}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__0_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__0_n_0 }),
        .CO(dark_cont_24_fu_6260_p2),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local),
        .ap_clk(ap_clk),
        .\bright_cont_24_reg_9904[0]_i_9_0 (bright_cont_24_fu_6254_p2),
        .\dark_cont_24_reg_9915[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_16),
        .\dark_cont_24_reg_9915[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_17),
        .\dark_cont_24_reg_9915[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_18),
        .\dark_cont_24_reg_9915[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_19),
        .\dark_cont_24_reg_9915[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_20),
        .\dark_cont_24_reg_9915[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_21),
        .\dark_cont_24_reg_9915[0]_i_9_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_22),
        .\dark_cont_24_reg_9915[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_23),
        .\dark_cont_24_reg_9915_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_17),
        .\dark_cont_24_reg_9915_reg[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_16),
        .\dark_cont_24_reg_9915_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_19),
        .\dark_cont_24_reg_9915_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_18),
        .\dark_cont_24_reg_9915_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_21),
        .\dark_cont_24_reg_9915_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_20),
        .\dark_cont_24_reg_9915_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_23),
        .\dark_cont_24_reg_9915_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_22),
        .\dark_cont_24_reg_9915_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q0),
        .\dark_cont_24_reg_9915_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q0),
        .\dark_cont_24_reg_9915_reg[0]_i_20_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q0),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_71 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_2({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_3(ap_block_pp0_stage0_subdone),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_72 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[2]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\dark_cont_22_reg_9893_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_18),
        .\dark_cont_22_reg_9893_reg[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_17),
        .\dark_cont_22_reg_9893_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_20),
        .\dark_cont_22_reg_9893_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_19),
        .\dark_cont_22_reg_9893_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_22),
        .\dark_cont_22_reg_9893_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_21),
        .\dark_cont_22_reg_9893_reg[0]_i_16 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_24),
        .\dark_cont_22_reg_9893_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_23),
        .\dark_cont_22_reg_9893_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_21_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\dark_cont_22_reg_9893_reg[0]_i_31_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_3({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_7(ap_block_pp0_stage0_subdone),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_17),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_18),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_19),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_20),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_21),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_22),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_23),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_24));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_73 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_9),
        .ram_reg_10(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_11({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_15(ap_block_pp0_stage0_subdone),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_10),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_11),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_13),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_14),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_15),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_16),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_i_10__9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q1),
        .ram_reg_i_10__9_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q1),
        .ram_reg_i_24__3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_24__3_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_74 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .CO(bright_cont_10_fu_6172_p2),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q1),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[3]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_10_reg_9750[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_17),
        .\bright_cont_10_reg_9750[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_18),
        .\bright_cont_10_reg_9750[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_19),
        .\bright_cont_10_reg_9750[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_20),
        .\bright_cont_10_reg_9750[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_21),
        .\bright_cont_10_reg_9750[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_22),
        .\bright_cont_10_reg_9750[0]_i_9_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_23),
        .\bright_cont_10_reg_9750[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_24),
        .\bright_cont_10_reg_9750_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_18),
        .\bright_cont_10_reg_9750_reg[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_17),
        .\bright_cont_10_reg_9750_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_20),
        .\bright_cont_10_reg_9750_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_19),
        .\bright_cont_10_reg_9750_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_22),
        .\bright_cont_10_reg_9750_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_21),
        .\bright_cont_10_reg_9750_reg[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ),
        .\bright_cont_10_reg_9750_reg[0]_i_16_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_24),
        .\bright_cont_10_reg_9750_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_23),
        .\bright_cont_10_reg_9750_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_10_reg_9750_reg[0]_i_30_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .\dark_cont_10_reg_9761[0]_i_9_0 (dark_cont_10_fu_6178_p2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_4({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_8(ap_block_pp0_stage0_subdone),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_75 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q1),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_4(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_5({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_6(ap_block_pp0_stage0_subdone),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_76 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\dark_cont_22_reg_9893_reg[0]_i_20 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_30 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\dark_cont_22_reg_9893_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_17),
        .ram_reg_10(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_11(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_12({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_13(ap_block_pp0_stage0_subdone),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_18),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_19),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_20),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_21),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_22),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_23),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_24),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_77 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_8),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q1),
        .ram_reg_1(ram_reg),
        .ram_reg_10(ap_block_pp0_stage0_subdone),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_13),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_8),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_10),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_9),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_11),
        .ram_reg_18(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_10),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_12),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_11),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_13),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_12),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_14),
        .ram_reg_24(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_13),
        .ram_reg_25(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_15),
        .ram_reg_26(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_14),
        .ram_reg_27(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_16),
        .ram_reg_28(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_15),
        .ram_reg_29(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_17),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_16),
        .ram_reg_5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_6(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_9(ap_enable_reg_pp0_iter1),
        .ram_reg_i_23__4_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q0),
        .ram_reg_i_23__4_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q0),
        .ram_reg_i_33__4_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_37__4_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_i_37__4_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3:2],trunc_ln29_reg_7864_pp0_iter1_reg[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_78 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_9),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_9),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_10),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_10),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_11),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_11),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_12),
        .ram_reg_18(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_12),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_13),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_13),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_14),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_14),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_15),
        .ram_reg_24(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_15),
        .ram_reg_25(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_16),
        .ram_reg_26(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_16),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_4({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_i_10__9_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q1),
        .ram_reg_i_10__9_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q1),
        .ram_reg_i_24__3_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_24__3_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_79 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_10_reg_9750_reg[0]_i_21 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_31 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_10_reg_9750_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_17),
        .ram_reg_10({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_11(ap_block_pp0_stage0_subdone),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_18),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_19),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_20),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_21),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_22),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_23),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_24),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_80 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_16}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q1),
        .Q(Q[1]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local),
        .ack_in_t_reg(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\dark_cont_16_reg_9827_reg[0] (ap_enable_reg_pp0_iter4),
        .\dark_cont_16_reg_9827_reg[0]_0 (\state_reg[1] [0]),
        .dst_axi_TREADY_int_regslice(dst_axi_TREADY_int_regslice),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_18),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_13(ap_enable_reg_pp0_iter1),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_17({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_18(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_19),
        .ram_reg_20(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_20),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_21),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_22),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_23),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_24),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_25),
        .ram_reg_9({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_i_11__5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q1),
        .ram_reg_i_11__5_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q1),
        .ram_reg_i_25__3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3],trunc_ln29_reg_7864_pp0_iter1_reg[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_81 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_10_reg_9750_reg[0]_i_10 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_18),
        .\bright_cont_10_reg_9750_reg[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_17),
        .\bright_cont_10_reg_9750_reg[0]_i_12 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_20),
        .\bright_cont_10_reg_9750_reg[0]_i_13 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_19),
        .\bright_cont_10_reg_9750_reg[0]_i_14 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_22),
        .\bright_cont_10_reg_9750_reg[0]_i_15 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_21),
        .\bright_cont_10_reg_9750_reg[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ),
        .\bright_cont_10_reg_9750_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_24),
        .\bright_cont_10_reg_9750_reg[0]_i_17 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_23),
        .\bright_cont_10_reg_9750_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_21_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_21_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_10_reg_9750_reg[0]_i_31_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_1({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_2(ap_block_pp0_stage0_subdone),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_17),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_18),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_19),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_20),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_21),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_22),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_23),
        .\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_24));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_82 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U
       (.ADDRARDADDR(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q1),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_13(ap_block_pp0_stage0_subdone),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_9({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_83 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\dark_cont_22_reg_9893_reg[0]_i_21 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_31 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\dark_cont_22_reg_9893_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q1),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_11({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 }),
        .ram_reg_12(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_13(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_14({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_15(ap_block_pp0_stage0_subdone),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_17(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_18(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_17),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_18),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_19),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_20),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_21),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_22),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_23),
        .ram_reg_9(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_24),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_84 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_18),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_19),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_20),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_21),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_22),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_23),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_24),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_25),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0 ),
        .ram_reg_4({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_i_11__5_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q1),
        .ram_reg_i_11__5_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q1),
        .ram_reg_i_25__3_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_25__3_1(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_9),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_10),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_11),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_12),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_13),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_14),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_15),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_85 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 }),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_10_reg_9750_reg[0]_i_20 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q0),
        .\bright_cont_10_reg_9750_reg[0]_i_30 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_10_reg_9750_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_17),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_18),
        .ram_reg_10(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_11(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_12({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_13(ap_block_pp0_stage0_subdone),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_19),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_20),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_21),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_22),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_23),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_24),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_9(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_86 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q1),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_3({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_4(ap_block_pp0_stage0_subdone),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_87 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_17,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_18,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_19,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_20,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_21,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_22,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_23}),
        .ADDRBWRADDR({\lshr_ln_reg_7897_reg[6]_rep_n_0 ,\lshr_ln_reg_7897_reg[5]_rep_n_0 ,\lshr_ln_reg_7897_reg[4]_rep_n_0 ,\lshr_ln_reg_7897_reg[3]_rep_n_0 ,\lshr_ln_reg_7897_reg[2]_rep_n_0 ,\lshr_ln_reg_7897_reg[1]_rep_n_0 ,\lshr_ln_reg_7897_reg[0]_rep_n_0 }),
        .CO(dark_cont_22_fu_6248_p2),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[3:2]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_22_reg_9882[0]_i_9_0 (bright_cont_22_fu_6242_p2),
        .\dark_cont_22_reg_9893[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_17),
        .\dark_cont_22_reg_9893[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_18),
        .\dark_cont_22_reg_9893[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_19),
        .\dark_cont_22_reg_9893[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_20),
        .\dark_cont_22_reg_9893[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_21),
        .\dark_cont_22_reg_9893[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_22),
        .\dark_cont_22_reg_9893[0]_i_9_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_23),
        .\dark_cont_22_reg_9893[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_24),
        .\dark_cont_22_reg_9893_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_18),
        .\dark_cont_22_reg_9893_reg[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_17),
        .\dark_cont_22_reg_9893_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_20),
        .\dark_cont_22_reg_9893_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_19),
        .\dark_cont_22_reg_9893_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_22),
        .\dark_cont_22_reg_9893_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_21),
        .\dark_cont_22_reg_9893_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_24),
        .\dark_cont_22_reg_9893_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_23),
        .\dark_cont_22_reg_9893_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_20_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q0),
        .\dark_cont_22_reg_9893_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\dark_cont_22_reg_9893_reg[0]_i_30_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_17),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_16),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_2({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15}),
        .ram_reg_3({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 }),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_6(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_7(ap_block_pp0_stage0_subdone),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3],trunc_ln29_reg_7864_pp0_iter1_reg[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_88 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .CO(bright_cont_30_fu_6290_p2),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_30_reg_9970[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_16),
        .\bright_cont_30_reg_9970[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_17),
        .\bright_cont_30_reg_9970[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_18),
        .\bright_cont_30_reg_9970[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_19),
        .\bright_cont_30_reg_9970[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_20),
        .\bright_cont_30_reg_9970[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_21),
        .\bright_cont_30_reg_9970[0]_i_9_0 (trunc_ln29_reg_7864_pp0_iter2_reg[3:2]),
        .\bright_cont_30_reg_9970[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_22),
        .\bright_cont_30_reg_9970[0]_i_9_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_23),
        .\bright_cont_30_reg_9970_reg[0]_i_10_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_17),
        .\bright_cont_30_reg_9970_reg[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_16),
        .\bright_cont_30_reg_9970_reg[0]_i_12_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_19),
        .\bright_cont_30_reg_9970_reg[0]_i_13_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_18),
        .\bright_cont_30_reg_9970_reg[0]_i_14_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_21),
        .\bright_cont_30_reg_9970_reg[0]_i_15_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_20),
        .\bright_cont_30_reg_9970_reg[0]_i_16_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_23),
        .\bright_cont_30_reg_9970_reg[0]_i_17_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_22),
        .\bright_cont_30_reg_9970_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q1),
        .\bright_cont_30_reg_9970_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q1),
        .\bright_cont_30_reg_9970_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\bright_cont_30_reg_9970_reg[0]_i_30_1 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .\dark_cont_30_reg_9981[0]_i_9_0 (dark_cont_30_fu_6296_p2),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q1),
        .ram_reg_1(ram_reg),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8),
        .ram_reg_17(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_2(ap_enable_reg_pp0_iter1),
        .ram_reg_3(ap_block_pp0_stage0_subdone),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_8(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_89 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_20_reg_9860[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q0),
        .\bright_cont_20_reg_9860[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q0),
        .\bright_cont_20_reg_9860[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_20_reg_9860[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_9),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_10),
        .ram_reg_10(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_11(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_12(ap_block_pp0_stage0_subdone),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_11),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_12),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_13),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_14),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_15),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_16),
        .ram_reg_8(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_9({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_90 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local),
        .ram_reg_0(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_1({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_4(ap_block_pp0_stage0_subdone),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_91 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_9),
        .ram_reg_10({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_11(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_12(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_13(ap_block_pp0_stage0_subdone),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_10),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_11),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_13),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_14),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_15),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_16),
        .ram_reg_9(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_i_18__1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q1),
        .ram_reg_i_18__1_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q1),
        .ram_reg_i_30__0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_i_32__0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3],trunc_ln29_reg_7864_pp0_iter1_reg[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_92 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q0),
        .ram_reg_1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_4(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_93 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_20_reg_9860[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q0),
        .\bright_cont_20_reg_9860[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q0),
        .\bright_cont_20_reg_9860[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_20_reg_9860[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_9),
        .ram_reg_10({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_11(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_12(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_13(ap_block_pp0_stage0_subdone),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_10),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_11),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_13),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_14),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_15),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_16),
        .ram_reg_9(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_94 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q1),
        .ram_reg_1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_4(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_95 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q0),
        .ram_reg_1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_9),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_9),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_10),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_10),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_11),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_11),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_12),
        .ram_reg_18(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_12),
        .ram_reg_19(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_13),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_13),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_14),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_14),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_15),
        .ram_reg_24(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_15),
        .ram_reg_25(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_16),
        .ram_reg_26(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_16),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_4(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_i_18__1_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q1),
        .ram_reg_i_18__1_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q1),
        .ram_reg_i_30__0_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_i_32__0_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3],trunc_ln29_reg_7864_pp0_iter1_reg[0]}),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep ({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_96 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q0),
        .ram_reg_1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_4(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_97 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16}),
        .ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_18),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_19),
        .ram_reg_10({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_12(ap_enable_reg_pp0_iter1),
        .ram_reg_13(ap_block_pp0_stage0_subdone),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_17(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_18(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_19(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_20),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_25),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_27),
        .ram_reg_24(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_21),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_22),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_23),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_24),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_25),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_16),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_i_19__1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q1),
        .ram_reg_i_19__1_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q1),
        .ram_reg_i_31__0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_i_33__0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3:2],trunc_ln29_reg_7864_pp0_iter1_reg[0]}),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_98 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U
       (.ADDRARDADDR(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16),
        .ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local),
        .ram_reg_0(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_7(ap_block_pp0_stage0_subdone),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_99 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_8),
        .ram_reg_10(ap_enable_reg_pp0_iter1),
        .ram_reg_11(ap_block_pp0_stage0_subdone),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_15(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8),
        .ram_reg_17(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0 ),
        .ram_reg_18(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_19(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_9),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_24(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_10),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_11),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_12),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_13),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_14),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_15),
        .ram_reg_9(ram_reg),
        .ram_reg_i_24__4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q0),
        .ram_reg_i_24__4_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q0),
        .ram_reg_i_34__4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .ram_reg_i_38__4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_100 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .CO(bright_cont_20_fu_6230_p2),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[3]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_12_reg_9772[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q0),
        .\bright_cont_12_reg_9772[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q0),
        .\bright_cont_12_reg_9772[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_12_reg_9772[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .\bright_cont_20_reg_9860[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_9),
        .\bright_cont_20_reg_9860[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_9),
        .\bright_cont_20_reg_9860[0]_i_6_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_17),
        .\bright_cont_20_reg_9860[0]_i_6_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_10),
        .\bright_cont_20_reg_9860[0]_i_6_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_10),
        .\bright_cont_20_reg_9860[0]_i_6_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_18),
        .\bright_cont_20_reg_9860[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_11),
        .\bright_cont_20_reg_9860[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_11),
        .\bright_cont_20_reg_9860[0]_i_7_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_19),
        .\bright_cont_20_reg_9860[0]_i_7_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_12),
        .\bright_cont_20_reg_9860[0]_i_7_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_12),
        .\bright_cont_20_reg_9860[0]_i_7_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_20),
        .\bright_cont_20_reg_9860[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_13),
        .\bright_cont_20_reg_9860[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_13),
        .\bright_cont_20_reg_9860[0]_i_8_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_21),
        .\bright_cont_20_reg_9860[0]_i_8_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_14),
        .\bright_cont_20_reg_9860[0]_i_8_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_14),
        .\bright_cont_20_reg_9860[0]_i_8_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_22),
        .\bright_cont_20_reg_9860[0]_i_9_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ),
        .\bright_cont_20_reg_9860[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_15),
        .\bright_cont_20_reg_9860[0]_i_9_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_15),
        .\bright_cont_20_reg_9860[0]_i_9_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_23),
        .\bright_cont_20_reg_9860[0]_i_9_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_16),
        .\bright_cont_20_reg_9860[0]_i_9_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_16),
        .\bright_cont_20_reg_9860[0]_i_9_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_24),
        .\dark_cont_20_reg_9871[0]_i_9_0 (dark_cont_20_fu_6236_p2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_9),
        .ram_reg_10({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_11(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_12(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_13(ap_block_pp0_stage0_subdone),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_10),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_11),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_13),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_14),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_15),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_16),
        .ram_reg_9(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_101 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U
       (.ADDRARDADDR({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0 }),
        .ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q1),
        .ram_reg_1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_4(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_102 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q0),
        .ram_reg_1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_10(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_18),
        .ram_reg_11(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_19),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_20),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_21),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_22),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_23),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_24),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_25),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_4(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_i_19__1_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q1),
        .ram_reg_i_19__1_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q1),
        .ram_reg_i_31__0_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_i_33__0_0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[3],trunc_ln29_reg_7864_pp0_iter1_reg[0]}),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_9),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_10),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_11),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_12),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_13),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_14),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_15),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_103 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U
       (.ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q1),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q0),
        .ram_reg_1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_2({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_4(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0 ),
        .ram_reg_5(ap_block_pp0_stage0_subdone),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_104 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15}),
        .ADDRBWRADDR(lshr_ln_reg_7897),
        .CO(bright_cont_12_fu_6184_p2),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q0),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[3]),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_12_reg_9772[0]_i_6_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_9),
        .\bright_cont_12_reg_9772[0]_i_6_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_9),
        .\bright_cont_12_reg_9772[0]_i_6_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_9),
        .\bright_cont_12_reg_9772[0]_i_6_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_10),
        .\bright_cont_12_reg_9772[0]_i_6_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_10),
        .\bright_cont_12_reg_9772[0]_i_6_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_10),
        .\bright_cont_12_reg_9772[0]_i_7_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_11),
        .\bright_cont_12_reg_9772[0]_i_7_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_11),
        .\bright_cont_12_reg_9772[0]_i_7_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_11),
        .\bright_cont_12_reg_9772[0]_i_7_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_12),
        .\bright_cont_12_reg_9772[0]_i_7_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_12),
        .\bright_cont_12_reg_9772[0]_i_7_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_12),
        .\bright_cont_12_reg_9772[0]_i_8_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_13),
        .\bright_cont_12_reg_9772[0]_i_8_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_13),
        .\bright_cont_12_reg_9772[0]_i_8_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_13),
        .\bright_cont_12_reg_9772[0]_i_8_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_14),
        .\bright_cont_12_reg_9772[0]_i_8_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_14),
        .\bright_cont_12_reg_9772[0]_i_8_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_14),
        .\bright_cont_12_reg_9772[0]_i_9_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ),
        .\bright_cont_12_reg_9772[0]_i_9_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_15),
        .\bright_cont_12_reg_9772[0]_i_9_2 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_15),
        .\bright_cont_12_reg_9772[0]_i_9_3 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_15),
        .\bright_cont_12_reg_9772[0]_i_9_4 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_16),
        .\bright_cont_12_reg_9772[0]_i_9_5 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_16),
        .\bright_cont_12_reg_9772[0]_i_9_6 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_16),
        .\bright_cont_20_reg_9860[0]_i_11 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q0),
        .\bright_cont_20_reg_9860[0]_i_11_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q0),
        .\bright_cont_20_reg_9860[0]_i_16 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_20_reg_9860[0]_i_16_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .\dark_cont_12_reg_9783[0]_i_9_0 (dark_cont_12_fu_6190_p2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_17),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_11({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_13(ap_block_pp0_stage0_subdone),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_17(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_18(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_19(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_18),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_8),
        .ram_reg_21(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_9),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_25),
        .ram_reg_24(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_17),
        .ram_reg_25(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24),
        .ram_reg_26(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26),
        .ram_reg_27(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_27),
        .ram_reg_28(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_19),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_20),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_21),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_22),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_23),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_24),
        .ram_reg_9(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .th_high_fu_6106_p2(th_high_fu_6106_p2),
        .th_low_fu_6110_p20_out(th_low_fu_6110_p20_out),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3:2]),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_105 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U
       (.ADDRARDADDR({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23}),
        .ADDRBWRADDR(lshr_ln_reg_7897),
        .DIADI({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16}),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q0),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24),
        .\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q1),
        .ram_reg_1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_16),
        .ram_reg_2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0 ),
        .ram_reg_3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_5({\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0 ,\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0 }),
        .ram_reg_6(ap_block_pp0_stage0_subdone),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3:2]),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_25),
        .\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_27));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_106 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U
       (.Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_q0),
        .ram_reg_1({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .ram_reg_2(ap_block_pp0_stage0_subdone),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_107 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U
       (.DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_14_reg_9794_reg[0]_i_20 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_q0),
        .\bright_cont_14_reg_9794_reg[0]_i_30 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_14_reg_9794_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_9),
        .ram_reg_10(ap_block_pp0_stage0_subdone),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_15(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_10),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_11),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_12),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_13),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_14),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_15),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_16),
        .ram_reg_9({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_108 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U
       (.Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_q0),
        .ram_reg_1({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .ram_reg_2(ap_block_pp0_stage0_subdone),
        .ram_reg_3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_7(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_109 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U
       (.DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_q0),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .WEA(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_18_reg_9838_reg[0]_i_20 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_20_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_20_1 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_q0),
        .\bright_cont_18_reg_9838_reg[0]_i_30 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .\bright_cont_18_reg_9838_reg[0]_i_30_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_9),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_10),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_11),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_12),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_13),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_14),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_15),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_16),
        .ram_reg_8({p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16}),
        .ram_reg_9(ap_block_pp0_stage0_subdone),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_110 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .DOADO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q0),
        .DOBDO(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q1),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\bright_cont_30_reg_9970_reg[0]_i_21 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q1),
        .\bright_cont_30_reg_9970_reg[0]_i_21_0 (p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q1),
        .\bright_cont_30_reg_9970_reg[0]_i_31 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .\bright_cont_30_reg_9970_reg[0]_i_31_0 (\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q1),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_16),
        .ram_reg_10(ap_enable_reg_pp0_iter1),
        .ram_reg_11(ap_block_pp0_stage0_subdone),
        .ram_reg_12(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_13(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .ram_reg_14(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .ram_reg_15(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_16(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_17(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .ram_reg_18(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .ram_reg_19(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_17),
        .ram_reg_20(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_21(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_22(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_23(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_24(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_25(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_18),
        .ram_reg_4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_19),
        .ram_reg_5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_20),
        .ram_reg_6(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_21),
        .ram_reg_7(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_22),
        .ram_reg_8(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_23),
        .ram_reg_9(ram_reg),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg(trunc_ln29_reg_7864_pp0_iter1_reg[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_111 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U
       (.ADDRARDADDR({\lshr_ln_reg_7897_reg[6]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[5]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[4]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[3]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[2]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[1]_rep__3_n_0 ,\lshr_ln_reg_7897_reg[0]_rep__3_n_0 }),
        .Q(lshr_ln1_reg_7912_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ram_reg_0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q0),
        .ram_reg_1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q1),
        .ram_reg_10(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .ram_reg_11(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .ram_reg_12(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16),
        .ram_reg_13(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17),
        .ram_reg_14(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18),
        .ram_reg_15(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19),
        .ram_reg_16(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20),
        .ram_reg_17(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21),
        .ram_reg_2(ram_reg),
        .ram_reg_3(ap_enable_reg_pp0_iter1),
        .ram_reg_4(ap_block_pp0_stage0_subdone),
        .ram_reg_5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .ram_reg_6(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .ram_reg_7(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0 ),
        .ram_reg_8(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .ram_reg_9(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .trunc_ln29_reg_7864(trunc_ln29_reg_7864),
        .trunc_ln29_reg_7864_pp0_iter1_reg({trunc_ln29_reg_7864_pp0_iter1_reg[2],trunc_ln29_reg_7864_pp0_iter1_reg[0]}));
  FDRE \pixel_8_reg_8508_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16),
        .Q(pixel_8_reg_8508[0]),
        .R(1'b0));
  FDRE \pixel_8_reg_8508_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15),
        .Q(pixel_8_reg_8508[1]),
        .R(1'b0));
  FDRE \pixel_8_reg_8508_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14),
        .Q(pixel_8_reg_8508[2]),
        .R(1'b0));
  FDRE \pixel_8_reg_8508_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13),
        .Q(pixel_8_reg_8508[3]),
        .R(1'b0));
  FDRE \pixel_8_reg_8508_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12),
        .Q(pixel_8_reg_8508[4]),
        .R(1'b0));
  FDRE \pixel_8_reg_8508_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11),
        .Q(pixel_8_reg_8508[5]),
        .R(1'b0));
  FDRE \pixel_8_reg_8508_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10),
        .Q(pixel_8_reg_8508[6]),
        .R(1'b0));
  FDRE \pixel_8_reg_8508_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9),
        .Q(pixel_8_reg_8508[7]),
        .R(1'b0));
  FDRE \pixel_reg_7942_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixel_reg_7942[0]),
        .Q(pixel_reg_7942_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixel_reg_7942_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixel_reg_7942[1]),
        .Q(pixel_reg_7942_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixel_reg_7942_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixel_reg_7942[2]),
        .Q(pixel_reg_7942_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixel_reg_7942_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixel_reg_7942[3]),
        .Q(pixel_reg_7942_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixel_reg_7942_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixel_reg_7942[4]),
        .Q(pixel_reg_7942_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixel_reg_7942_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixel_reg_7942[5]),
        .Q(pixel_reg_7942_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixel_reg_7942_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixel_reg_7942[6]),
        .Q(pixel_reg_7942_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixel_reg_7942_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixel_reg_7942[7]),
        .Q(pixel_reg_7942_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pixel_reg_7942_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ram_reg[0]),
        .Q(pixel_reg_7942[0]),
        .R(1'b0));
  FDRE \pixel_reg_7942_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ram_reg[1]),
        .Q(pixel_reg_7942[1]),
        .R(1'b0));
  FDRE \pixel_reg_7942_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ram_reg[2]),
        .Q(pixel_reg_7942[2]),
        .R(1'b0));
  FDRE \pixel_reg_7942_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ram_reg[3]),
        .Q(pixel_reg_7942[3]),
        .R(1'b0));
  FDRE \pixel_reg_7942_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ram_reg[4]),
        .Q(pixel_reg_7942[4]),
        .R(1'b0));
  FDRE \pixel_reg_7942_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ram_reg[5]),
        .Q(pixel_reg_7942[5]),
        .R(1'b0));
  FDRE \pixel_reg_7942_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ram_reg[6]),
        .Q(pixel_reg_7942[6]),
        .R(1'b0));
  FDRE \pixel_reg_7942_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ram_reg[7]),
        .Q(pixel_reg_7942[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080FF80FFFFFFFF)) 
    \state[1]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q[1]),
        .I3(\state_reg[1] [1]),
        .I4(src_axi_TVALID),
        .I5(\state_reg[1] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[0]),
        .Q(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[0]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[0]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[0]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[1]),
        .Q(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[1]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[1]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[1]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[1]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[2]),
        .Q(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[2]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[2]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[2]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[3]),
        .Q(trunc_ln29_reg_7864_pp0_iter1_reg[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[3]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864[3]),
        .Q(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0 ),
        .Q(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .Q(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .Q(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .Q(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]" *) 
  FDRE \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .Q(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0 ),
        .R(1'b0));
  FDRE \trunc_ln29_reg_7864_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln29_reg_7864_pp0_iter1_reg[3]),
        .Q(trunc_ln29_reg_7864_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_7864_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[0]),
        .Q(trunc_ln29_reg_7864[0]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_7864_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[1]),
        .Q(trunc_ln29_reg_7864[1]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_7864_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[2]),
        .Q(trunc_ln29_reg_7864[2]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_7864_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[3]),
        .Q(trunc_ln29_reg_7864[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\x_fu_356_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(p_0_in__0[6]),
        .Q(\x_fu_356_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\x_fu_356_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\x_fu_356_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\x_fu_356_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\x_fu_356_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\x_fu_356_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[16] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\x_fu_356_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[17] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\x_fu_356_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[18] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\x_fu_356_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[19] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\x_fu_356_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\x_fu_356_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[20] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\x_fu_356_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[21] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\x_fu_356_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[22] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\x_fu_356_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[23] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\x_fu_356_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[24] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\x_fu_356_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[25] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\x_fu_356_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[26] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\x_fu_356_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[27] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\x_fu_356_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[28] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\x_fu_356_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[29] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(\x_fu_356_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\x_fu_356_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[30] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(\x_fu_356_reg_n_0_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\x_fu_356_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(p_0_in__0[0]),
        .Q(\x_fu_356_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(p_0_in__0[1]),
        .Q(\x_fu_356_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(p_0_in__0[2]),
        .Q(\x_fu_356_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(p_0_in__0[3]),
        .Q(\x_fu_356_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(p_0_in__0[4]),
        .Q(\x_fu_356_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_356_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_356),
        .D(p_0_in__0[5]),
        .Q(\x_fu_356_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp
   (DOADO,
    WEA,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    DIADI,
    ram_reg_8,
    ap_enable_reg_pp0_iter2,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_12,
    Q,
    ram_reg_13,
    ram_reg_14,
    ADDRARDADDR,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    \bright_cont_14_reg_9794_reg[0]_i_21 ,
    \bright_cont_14_reg_9794_reg[0]_i_31 ,
    \bright_cont_14_reg_9794_reg[0]_i_21_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_31_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_21_1 );
  output [7:0]DOADO;
  output [0:0]WEA;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_8;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_12;
  input [6:0]Q;
  input ram_reg_13;
  input ram_reg_14;
  input [5:0]ADDRARDADDR;
  input ram_reg_15;
  input ram_reg_16;
  input [0:0]ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_21 ;
  input \bright_cont_14_reg_9794_reg[0]_i_31 ;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_0 ;
  input \bright_cont_14_reg_9794_reg[0]_i_31_0 ;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_1 ;

  wire [5:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_21 ;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_0 ;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_1 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_31 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_31_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire [0:0]ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_2__26_n_0;
  wire ram_reg_i_3__30_n_0;
  wire ram_reg_i_4__28_n_0;
  wire ram_reg_i_5__24_n_0;
  wire ram_reg_i_6__24_n_0;
  wire ram_reg_i_7__24_n_0;
  wire ram_reg_i_8__22_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_37 
       (.I0(DOADO[6]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21 [6]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_0 [6]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_1 [6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_41 
       (.I0(DOADO[7]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21 [7]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_0 [7]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_1 [7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_45 
       (.I0(DOADO[4]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21 [4]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_0 [4]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_1 [4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_49 
       (.I0(DOADO[5]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21 [5]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_0 [5]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_1 [5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_53 
       (.I0(DOADO[2]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21 [2]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_0 [2]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_1 [2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_57 
       (.I0(DOADO[3]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21 [3]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_0 [3]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_1 [3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_61 
       (.I0(DOADO[0]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21 [0]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_0 [0]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_1 [0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_65 
       (.I0(DOADO[1]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21 [1]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_0 [1]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_1 [1]),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__26_n_0,ram_reg_i_3__30_n_0,ram_reg_i_4__28_n_0,ram_reg_i_5__24_n_0,ram_reg_i_6__24_n_0,ram_reg_i_7__24_n_0,ram_reg_i_8__22_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_18
       (.I0(ram_reg_8),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_9),
        .I3(ram_reg_12),
        .I4(ram_reg_11),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(WEA));
  LUT6 #(
    .INIT(64'h8000000000000808)) 
    ram_reg_i_1__61
       (.I0(ram_reg_8),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_9),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_ce0_local));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    ram_reg_i_2__26
       (.I0(ram_reg_15),
        .I1(Q[6]),
        .I2(ram_reg_13),
        .I3(ram_reg_20),
        .I4(ram_reg_12),
        .I5(ADDRARDADDR[5]),
        .O(ram_reg_i_2__26_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    ram_reg_i_3__30
       (.I0(ram_reg_15),
        .I1(Q[5]),
        .I2(ram_reg_13),
        .I3(ram_reg_21),
        .I4(ram_reg_12),
        .I5(ADDRARDADDR[4]),
        .O(ram_reg_i_3__30_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    ram_reg_i_4__28
       (.I0(ram_reg_15),
        .I1(Q[4]),
        .I2(ram_reg_13),
        .I3(ram_reg_22),
        .I4(ram_reg_12),
        .I5(ADDRARDADDR[3]),
        .O(ram_reg_i_4__28_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    ram_reg_i_5__24
       (.I0(ram_reg_15),
        .I1(Q[3]),
        .I2(ram_reg_13),
        .I3(ram_reg_19),
        .I4(ram_reg_12),
        .I5(ADDRARDADDR[2]),
        .O(ram_reg_i_5__24_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    ram_reg_i_6__24
       (.I0(ram_reg_15),
        .I1(Q[2]),
        .I2(ram_reg_13),
        .I3(ram_reg_18),
        .I4(ram_reg_10),
        .I5(ADDRARDADDR[1]),
        .O(ram_reg_i_6__24_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    ram_reg_i_7__24
       (.I0(ram_reg_15),
        .I1(Q[1]),
        .I2(ram_reg_13),
        .I3(ram_reg_16),
        .I4(ram_reg_10),
        .I5(ram_reg_17),
        .O(ram_reg_i_7__24_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    ram_reg_i_8__22
       (.I0(Q[0]),
        .I1(ram_reg_13),
        .I2(ram_reg_14),
        .I3(ram_reg_9),
        .I4(ram_reg_12),
        .I5(ADDRARDADDR[0]),
        .O(ram_reg_i_8__22_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_106
   (ram_reg_0,
    ap_clk,
    ram_reg_1,
    WEA,
    ram_reg_2,
    ap_enable_reg_pp0_iter2,
    ram_reg_3,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    Q);
  output [7:0]ram_reg_0;
  input ap_clk;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_3;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input [6:0]Q;

  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_i_2__31_n_0;
  wire ram_reg_i_3__33_n_0;
  wire ram_reg_i_4__33_n_0;
  wire ram_reg_i_5__33_n_0;
  wire ram_reg_i_6__33_n_0;
  wire ram_reg_i_7__33_n_0;
  wire ram_reg_i_8__31_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__31_n_0,ram_reg_i_3__33_n_0,ram_reg_i_4__33_n_0,ram_reg_i_5__33_n_0,ram_reg_i_6__33_n_0,ram_reg_i_7__33_n_0,ram_reg_i_8__31_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000080008000800)) 
    ram_reg_i_1__16
       (.I0(ram_reg_2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_ce0_local));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_2__31
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6]),
        .I3(ram_reg_5),
        .I4(ram_reg_4),
        .I5(Q[6]),
        .O(ram_reg_i_2__31_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_3__33
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .I3(ram_reg_5),
        .I4(ram_reg_4),
        .I5(Q[5]),
        .O(ram_reg_i_3__33_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_4__33
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .I3(ram_reg_5),
        .I4(ram_reg_4),
        .I5(Q[4]),
        .O(ram_reg_i_4__33_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_5__33
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .I3(ram_reg_5),
        .I4(ram_reg_4),
        .I5(Q[3]),
        .O(ram_reg_i_5__33_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_6__33
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .I3(ram_reg_5),
        .I4(ram_reg_4),
        .I5(Q[2]),
        .O(ram_reg_i_6__33_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_7__33
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I3(ram_reg_5),
        .I4(ram_reg_4),
        .I5(Q[1]),
        .O(ram_reg_i_7__33_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_8__31
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I3(ram_reg_5),
        .I4(ram_reg_4),
        .I5(Q[0]),
        .O(ram_reg_i_8__31_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_107
   (ram_reg_0,
    WEA,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ram_reg_9,
    ram_reg_10,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    Q,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    \bright_cont_14_reg_9794_reg[0]_i_20 ,
    \bright_cont_14_reg_9794_reg[0]_i_30 ,
    DOADO,
    \bright_cont_14_reg_9794_reg[0]_i_30_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_20_0 );
  output [7:0]ram_reg_0;
  output [0:0]WEA;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input [7:0]ram_reg_9;
  input ram_reg_10;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input [6:0]Q;
  input [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_20 ;
  input \bright_cont_14_reg_9794_reg[0]_i_30 ;
  input [7:0]DOADO;
  input \bright_cont_14_reg_9794_reg[0]_i_30_0 ;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_20_0 ;

  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_20 ;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_20_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_30 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_30_0 ;
  wire [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire ram_reg_i_2__33_n_0;
  wire ram_reg_i_3__35_n_0;
  wire ram_reg_i_4__35_n_0;
  wire ram_reg_i_5__35_n_0;
  wire ram_reg_i_6__35_n_0;
  wire ram_reg_i_7__35_n_0;
  wire ram_reg_i_8__33_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_35 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20 [6]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30 ),
        .I3(DOADO[6]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_39 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20 [7]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30 ),
        .I3(DOADO[7]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_43 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20 [4]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30 ),
        .I3(DOADO[4]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_47 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20 [5]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30 ),
        .I3(DOADO[5]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_51 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20 [2]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30 ),
        .I3(DOADO[2]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_55 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20 [3]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30 ),
        .I3(DOADO[3]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_59 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20 [0]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30 ),
        .I3(DOADO[0]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_63 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20 [1]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30 ),
        .I3(DOADO[1]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_0 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__33_n_0,ram_reg_i_3__35_n_0,ram_reg_i_4__35_n_0,ram_reg_i_5__35_n_0,ram_reg_i_6__35_n_0,ram_reg_i_7__35_n_0,ram_reg_i_8__33_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0800000000008080)) 
    ram_reg_i_1__22
       (.I0(ram_reg_10),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(ram_reg_13),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_ce0_local));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    ram_reg_i_2__33
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(ram_reg_13),
        .I3(Q[6]),
        .I4(ram_reg_11),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6]),
        .O(ram_reg_i_2__33_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_i_2__6
       (.I0(ram_reg_10),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(ram_reg_13),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    ram_reg_i_3__35
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(ram_reg_13),
        .I3(Q[5]),
        .I4(ram_reg_11),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .O(ram_reg_i_3__35_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    ram_reg_i_4__35
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(ram_reg_13),
        .I3(Q[4]),
        .I4(ram_reg_11),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .O(ram_reg_i_4__35_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    ram_reg_i_5__35
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(ram_reg_13),
        .I3(Q[3]),
        .I4(ram_reg_11),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .O(ram_reg_i_5__35_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    ram_reg_i_6__35
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(ram_reg_13),
        .I3(Q[2]),
        .I4(ram_reg_11),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .O(ram_reg_i_6__35_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    ram_reg_i_7__35
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(ram_reg_13),
        .I3(Q[1]),
        .I4(ram_reg_11),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .O(ram_reg_i_7__35_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    ram_reg_i_8__33
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(ram_reg_13),
        .I3(Q[0]),
        .I4(ram_reg_11),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .O(ram_reg_i_8__33_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_108
   (ram_reg_0,
    WEA,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    ram_reg_7,
    Q);
  output [7:0]ram_reg_0;
  output [0:0]WEA;
  input ap_clk;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input ram_reg_7;
  input [6:0]Q;

  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_i_2__34_n_0;
  wire ram_reg_i_3__36_n_0;
  wire ram_reg_i_4__36_n_0;
  wire ram_reg_i_5__36_n_0;
  wire ram_reg_i_6__36_n_0;
  wire ram_reg_i_7__36_n_0;
  wire ram_reg_i_8__34_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__34_n_0,ram_reg_i_3__36_n_0,ram_reg_i_4__36_n_0,ram_reg_i_5__36_n_0,ram_reg_i_6__36_n_0,ram_reg_i_7__36_n_0,ram_reg_i_8__34_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0808000000000080)) 
    ram_reg_i_1__44
       (.I0(ram_reg_2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_ce0_local));
  LUT6 #(
    .INIT(64'hF1F0F0F0E0F0F0F0)) 
    ram_reg_i_2__34
       (.I0(ram_reg_3),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6]),
        .I3(ram_reg_7),
        .I4(ram_reg_5),
        .I5(Q[6]),
        .O(ram_reg_i_2__34_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_i_2__7
       (.I0(ram_reg_2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(WEA));
  LUT6 #(
    .INIT(64'hF1F0F0F0E0F0F0F0)) 
    ram_reg_i_3__36
       (.I0(ram_reg_3),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .I3(ram_reg_7),
        .I4(ram_reg_5),
        .I5(Q[5]),
        .O(ram_reg_i_3__36_n_0));
  LUT6 #(
    .INIT(64'hF1F0F0F0E0F0F0F0)) 
    ram_reg_i_4__36
       (.I0(ram_reg_3),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .I3(ram_reg_7),
        .I4(ram_reg_5),
        .I5(Q[4]),
        .O(ram_reg_i_4__36_n_0));
  LUT6 #(
    .INIT(64'hF1F0F0F0E0F0F0F0)) 
    ram_reg_i_5__36
       (.I0(ram_reg_3),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .I3(ram_reg_7),
        .I4(ram_reg_5),
        .I5(Q[3]),
        .O(ram_reg_i_5__36_n_0));
  LUT6 #(
    .INIT(64'hF1F0F0F0E0F0F0F0)) 
    ram_reg_i_6__36
       (.I0(ram_reg_3),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .I3(ram_reg_7),
        .I4(ram_reg_5),
        .I5(Q[2]),
        .O(ram_reg_i_6__36_n_0));
  LUT6 #(
    .INIT(64'hF1F0F0F0E0F0F0F0)) 
    ram_reg_i_7__36
       (.I0(ram_reg_3),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I3(ram_reg_7),
        .I4(ram_reg_5),
        .I5(Q[1]),
        .O(ram_reg_i_7__36_n_0));
  LUT6 #(
    .INIT(64'hF1F0F0F0E0F0F0F0)) 
    ram_reg_i_8__34
       (.I0(ram_reg_3),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I3(ram_reg_7),
        .I4(ram_reg_5),
        .I5(Q[0]),
        .O(ram_reg_i_8__34_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_109
   (DOADO,
    WEA,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    ram_reg_8,
    ram_reg_9,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    Q,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    ram_reg_14,
    \bright_cont_18_reg_9838_reg[0]_i_20 ,
    \bright_cont_18_reg_9838_reg[0]_i_30 ,
    \bright_cont_18_reg_9838_reg[0]_i_20_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_30_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_20_1 );
  output [7:0]DOADO;
  output [0:0]WEA;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input [7:0]ram_reg_8;
  input ram_reg_9;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input [6:0]Q;
  input [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input ram_reg_14;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_20 ;
  input \bright_cont_18_reg_9838_reg[0]_i_30 ;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_0 ;
  input \bright_cont_18_reg_9838_reg[0]_i_30_0 ;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_1 ;

  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_20 ;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_1 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_30 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_30_0 ;
  wire [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_2__22_n_0;
  wire ram_reg_i_3__15_n_0;
  wire ram_reg_i_4__15_n_0;
  wire ram_reg_i_5__15_n_0;
  wire ram_reg_i_6__15_n_0;
  wire ram_reg_i_7__15_n_0;
  wire ram_reg_i_8__15_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_35 
       (.I0(DOADO[6]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20 [6]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_0 [6]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_1 [6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_39 
       (.I0(DOADO[7]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20 [7]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_0 [7]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_1 [7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_43 
       (.I0(DOADO[4]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20 [4]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_0 [4]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_1 [4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_47 
       (.I0(DOADO[5]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20 [5]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_0 [5]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_1 [5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_51 
       (.I0(DOADO[2]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20 [2]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_0 [2]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_1 [2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_55 
       (.I0(DOADO[3]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20 [3]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_0 [3]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_1 [3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_59 
       (.I0(DOADO[0]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20 [0]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_0 [0]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_1 [0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_63 
       (.I0(DOADO[1]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20 [1]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_0 [1]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_1 [1]),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__22_n_0,ram_reg_i_3__15_n_0,ram_reg_i_4__15_n_0,ram_reg_i_5__15_n_0,ram_reg_i_6__15_n_0,ram_reg_i_7__15_n_0,ram_reg_i_8__15_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_8}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0808000008000000)) 
    ram_reg_i_1__48
       (.I0(ram_reg_9),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(ram_reg_12),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_ce0_local));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_2__22
       (.I0(ram_reg_14),
        .I1(ram_reg_13),
        .I2(Q[6]),
        .I3(ram_reg_10),
        .I4(ram_reg_12),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6]),
        .O(ram_reg_i_2__22_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ram_reg_i_2__8
       (.I0(ram_reg_9),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(ram_reg_12),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_3__15
       (.I0(ram_reg_14),
        .I1(ram_reg_13),
        .I2(Q[5]),
        .I3(ram_reg_10),
        .I4(ram_reg_12),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .O(ram_reg_i_3__15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_4__15
       (.I0(ram_reg_14),
        .I1(ram_reg_13),
        .I2(Q[4]),
        .I3(ram_reg_10),
        .I4(ram_reg_12),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .O(ram_reg_i_4__15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_5__15
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I1(ram_reg_13),
        .I2(Q[3]),
        .I3(ram_reg_10),
        .I4(ram_reg_12),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .O(ram_reg_i_5__15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_6__15
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I1(ram_reg_13),
        .I2(Q[2]),
        .I3(ram_reg_10),
        .I4(ram_reg_12),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .O(ram_reg_i_6__15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_7__15
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I1(ram_reg_13),
        .I2(Q[1]),
        .I3(ram_reg_10),
        .I4(ram_reg_12),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .O(ram_reg_i_7__15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_8__15
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I1(ram_reg_13),
        .I2(Q[0]),
        .I3(ram_reg_10),
        .I4(ram_reg_12),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .O(ram_reg_i_8__15_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_11
   (DOADO,
    WEA,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5] ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_0 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2] ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3] ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6] ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4] ,
    ap_clk,
    DIADI,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    Q,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9);
  output [7:0]DOADO;
  output [0:0]WEA;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5] ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_0 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2] ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3] ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6] ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4] ;
  input ap_clk;
  input [7:0]DIADI;
  input [4:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input [6:0]Q;
  input ram_reg_6;
  input [0:0]ram_reg_7;
  input [0:0]ram_reg_8;
  input ram_reg_9;

  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_ce0_local;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_0 ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2] ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3] ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4] ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5] ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6] ;
  wire [4:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire [0:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_2__30_n_0;
  wire ram_reg_i_3__29_n_0;
  wire ram_reg_i_4__32_n_0;
  wire ram_reg_i_5__28_n_0;
  wire ram_reg_i_6__28_n_0;
  wire ram_reg_i_7__28_n_0;
  wire ram_reg_i_8__26_n_0;
  wire [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__30_n_0,ram_reg_i_3__29_n_0,ram_reg_i_4__32_n_0,ram_reg_i_5__28_n_0,ram_reg_i_6__28_n_0,ram_reg_i_7__28_n_0,ram_reg_i_8__26_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_10__13
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I1(ram_reg_0),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_10__2
       (.I0(ram_reg_8),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_0),
        .I5(ram_reg_7),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_11__0
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(ram_reg_0),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ));
  LUT5 #(
    .INIT(32'h55555556)) 
    ram_reg_i_11__9
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .I1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ),
        .I3(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5] ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    ram_reg_i_12__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .I1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I2(ram_reg_7),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ),
        .I4(ram_reg_8),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4] ));
  LUT5 #(
    .INIT(32'h55555556)) 
    ram_reg_i_13
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I1(ram_reg_8),
        .I2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ),
        .I3(ram_reg_7),
        .I4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3] ));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_13__0
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I2(ram_reg_0),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    ram_reg_i_14
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I1(ram_reg_7),
        .I2(ram_reg_0),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_9),
        .I5(ram_reg_8),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2] ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    ram_reg_i_15__0
       (.I0(ram_reg_8),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_0),
        .I5(ram_reg_7),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_0 ));
  LUT6 #(
    .INIT(64'h0000000000088800)) 
    ram_reg_i_1__56
       (.I0(ram_reg_1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_ce0_local));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_i_2__16
       (.I0(ram_reg_1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_3),
        .I3(ram_reg_2),
        .I4(ram_reg_4),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hF5B1F5F0B1B1A0F0)) 
    ram_reg_i_2__30
       (.I0(ram_reg_5),
        .I1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6] ),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ),
        .I5(Q[6]),
        .O(ram_reg_i_2__30_n_0));
  LUT6 #(
    .INIT(64'hFBBB5111FAFF5000)) 
    ram_reg_i_3__29
       (.I0(ram_reg_5),
        .I1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5] ),
        .I2(Q[5]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .I5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ),
        .O(ram_reg_i_3__29_n_0));
  LUT6 #(
    .INIT(64'hFBBB5111FAFF5000)) 
    ram_reg_i_4__32
       (.I0(ram_reg_5),
        .I1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4] ),
        .I2(Q[4]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .I5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ),
        .O(ram_reg_i_4__32_n_0));
  LUT6 #(
    .INIT(64'hFBBB5111FAFF5000)) 
    ram_reg_i_5__28
       (.I0(ram_reg_5),
        .I1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3] ),
        .I2(Q[3]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ),
        .O(ram_reg_i_5__28_n_0));
  LUT6 #(
    .INIT(64'hF5B1F5F0B1B1A0F0)) 
    ram_reg_i_6__28
       (.I0(ram_reg_5),
        .I1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2] ),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ),
        .I5(Q[2]),
        .O(ram_reg_i_6__28_n_0));
  LUT6 #(
    .INIT(64'hFBBB5111FAFF5000)) 
    ram_reg_i_7__28
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_0 ),
        .I2(Q[1]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(ram_reg_8),
        .I5(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0 ),
        .O(ram_reg_i_7__28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000400)) 
    ram_reg_i_8__26
       (.I0(ram_reg_5),
        .I1(Q[0]),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(ram_reg_6),
        .I5(ram_reg_7),
        .O(ram_reg_i_8__26_n_0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    ram_reg_i_9__21
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .I1(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ),
        .I4(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6] ));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_12
   (DOADO,
    WEA,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ,
    CO,
    \dark_cont_14_reg_9805[0]_i_9_0 ,
    ap_clk,
    DIADI,
    ram_reg_0,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    Q,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    \bright_cont_14_reg_9794[0]_i_9_0 ,
    \bright_cont_14_reg_9794[0]_i_6_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_16_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_11_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_20_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_30_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_20_1 ,
    \bright_cont_14_reg_9794_reg[0]_i_30_1 ,
    \bright_cont_14_reg_9794_reg[0]_i_20_2 ,
    \bright_cont_14_reg_9794[0]_i_6_1 ,
    \bright_cont_14_reg_9794_reg[0]_i_10_0 ,
    \bright_cont_14_reg_9794[0]_i_7_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_13_0 ,
    \bright_cont_14_reg_9794[0]_i_7_1 ,
    \bright_cont_14_reg_9794_reg[0]_i_12_0 ,
    \bright_cont_14_reg_9794[0]_i_8_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_15_0 ,
    \bright_cont_14_reg_9794[0]_i_8_1 ,
    \bright_cont_14_reg_9794_reg[0]_i_14_0 ,
    \bright_cont_14_reg_9794[0]_i_9_1 ,
    \bright_cont_14_reg_9794_reg[0]_i_17_0 ,
    \bright_cont_14_reg_9794[0]_i_9_2 ,
    \bright_cont_14_reg_9794_reg[0]_i_16_1 );
  output [7:0]DOADO;
  output [0:0]WEA;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ;
  output [0:0]CO;
  output [0:0]\dark_cont_14_reg_9805[0]_i_9_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_0;
  input [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]ram_reg_5;
  input [6:0]Q;
  input ram_reg_6;
  input [0:0]ram_reg_7;
  input ram_reg_8;
  input [4:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input [0:0]\bright_cont_14_reg_9794[0]_i_9_0 ;
  input \bright_cont_14_reg_9794[0]_i_6_0 ;
  input \bright_cont_14_reg_9794_reg[0]_i_16_0 ;
  input \bright_cont_14_reg_9794_reg[0]_i_11_0 ;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_20_0 ;
  input \bright_cont_14_reg_9794_reg[0]_i_30_0 ;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_20_1 ;
  input \bright_cont_14_reg_9794_reg[0]_i_30_1 ;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_20_2 ;
  input \bright_cont_14_reg_9794[0]_i_6_1 ;
  input \bright_cont_14_reg_9794_reg[0]_i_10_0 ;
  input \bright_cont_14_reg_9794[0]_i_7_0 ;
  input \bright_cont_14_reg_9794_reg[0]_i_13_0 ;
  input \bright_cont_14_reg_9794[0]_i_7_1 ;
  input \bright_cont_14_reg_9794_reg[0]_i_12_0 ;
  input \bright_cont_14_reg_9794[0]_i_8_0 ;
  input \bright_cont_14_reg_9794_reg[0]_i_15_0 ;
  input \bright_cont_14_reg_9794[0]_i_8_1 ;
  input \bright_cont_14_reg_9794_reg[0]_i_14_0 ;
  input \bright_cont_14_reg_9794[0]_i_9_1 ;
  input \bright_cont_14_reg_9794_reg[0]_i_17_0 ;
  input \bright_cont_14_reg_9794[0]_i_9_2 ;
  input \bright_cont_14_reg_9794_reg[0]_i_16_1 ;

  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_14_reg_9794[0]_i_2_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_34_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_38_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_3_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_42_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_46_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_4_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_50_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_54_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_58_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_5_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_62_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_6_0 ;
  wire \bright_cont_14_reg_9794[0]_i_6_1 ;
  wire \bright_cont_14_reg_9794[0]_i_6_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_7_0 ;
  wire \bright_cont_14_reg_9794[0]_i_7_1 ;
  wire \bright_cont_14_reg_9794[0]_i_7_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_8_0 ;
  wire \bright_cont_14_reg_9794[0]_i_8_1 ;
  wire \bright_cont_14_reg_9794[0]_i_8_n_0 ;
  wire [0:0]\bright_cont_14_reg_9794[0]_i_9_0 ;
  wire \bright_cont_14_reg_9794[0]_i_9_1 ;
  wire \bright_cont_14_reg_9794[0]_i_9_2 ;
  wire \bright_cont_14_reg_9794[0]_i_9_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_10_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_10_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_11_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_11_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_12_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_12_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_13_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_13_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_14_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_14_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_15_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_15_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_16_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_16_1 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_16_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_17_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_17_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_18_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_1_n_1 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_1_n_2 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_1_n_3 ;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_20_1 ;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_20_2 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_20_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_22_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_24_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_26_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_28_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_30_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_30_1 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_30_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_32_n_0 ;
  wire \dark_cont_14_reg_9805[0]_i_2_n_0 ;
  wire \dark_cont_14_reg_9805[0]_i_3_n_0 ;
  wire \dark_cont_14_reg_9805[0]_i_4_n_0 ;
  wire \dark_cont_14_reg_9805[0]_i_5_n_0 ;
  wire \dark_cont_14_reg_9805[0]_i_6_n_0 ;
  wire \dark_cont_14_reg_9805[0]_i_7_n_0 ;
  wire \dark_cont_14_reg_9805[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_14_reg_9805[0]_i_9_0 ;
  wire \dark_cont_14_reg_9805[0]_i_9_n_0 ;
  wire \dark_cont_14_reg_9805_reg[0]_i_1_n_1 ;
  wire \dark_cont_14_reg_9805_reg[0]_i_1_n_2 ;
  wire \dark_cont_14_reg_9805_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_ce0_local;
  wire [4:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_2__20_n_0;
  wire ram_reg_i_3__12_n_0;
  wire ram_reg_i_4__12_n_0;
  wire ram_reg_i_5__12_n_0;
  wire ram_reg_i_6__12_n_0;
  wire ram_reg_i_7__12_n_0;
  wire ram_reg_i_8__12_n_0;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ;
  wire [3:0]\NLW_bright_cont_14_reg_9794_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_14_reg_9805_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_14_reg_9794[0]_i_2 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_11_n_0 ),
        .O(\bright_cont_14_reg_9794[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_14_reg_9794[0]_i_3 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_13_n_0 ),
        .O(\bright_cont_14_reg_9794[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_34 
       (.I0(DOADO[6]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20_0 [6]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_20_1 [6]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_2 [6]),
        .O(\bright_cont_14_reg_9794[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_38 
       (.I0(DOADO[7]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20_0 [7]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_20_1 [7]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_2 [7]),
        .O(\bright_cont_14_reg_9794[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_14_reg_9794[0]_i_4 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_15_n_0 ),
        .O(\bright_cont_14_reg_9794[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_42 
       (.I0(DOADO[4]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20_0 [4]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_20_1 [4]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_2 [4]),
        .O(\bright_cont_14_reg_9794[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_46 
       (.I0(DOADO[5]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20_0 [5]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_20_1 [5]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_2 [5]),
        .O(\bright_cont_14_reg_9794[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_14_reg_9794[0]_i_5 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_17_n_0 ),
        .O(\bright_cont_14_reg_9794[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_50 
       (.I0(DOADO[2]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20_0 [2]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_20_1 [2]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_2 [2]),
        .O(\bright_cont_14_reg_9794[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_54 
       (.I0(DOADO[3]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20_0 [3]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_20_1 [3]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_2 [3]),
        .O(\bright_cont_14_reg_9794[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_58 
       (.I0(DOADO[0]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20_0 [0]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_20_1 [0]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_2 [0]),
        .O(\bright_cont_14_reg_9794[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_14_reg_9794[0]_i_6 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_14_reg_9794[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_62 
       (.I0(DOADO[1]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_20_0 [1]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_30_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_20_1 [1]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_30_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_20_2 [1]),
        .O(\bright_cont_14_reg_9794[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_14_reg_9794[0]_i_7 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_14_reg_9794[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_14_reg_9794[0]_i_8 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_14_reg_9794[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_14_reg_9794[0]_i_9 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_14_reg_9794[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_14_reg_9794_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_14_reg_9794_reg[0]_i_1_n_1 ,\bright_cont_14_reg_9794_reg[0]_i_1_n_2 ,\bright_cont_14_reg_9794_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_14_reg_9794[0]_i_2_n_0 ,\bright_cont_14_reg_9794[0]_i_3_n_0 ,\bright_cont_14_reg_9794[0]_i_4_n_0 ,\bright_cont_14_reg_9794[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_14_reg_9794_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_14_reg_9794[0]_i_6_n_0 ,\bright_cont_14_reg_9794[0]_i_7_n_0 ,\bright_cont_14_reg_9794[0]_i_8_n_0 ,\bright_cont_14_reg_9794[0]_i_9_n_0 }));
  MUXF8 \bright_cont_14_reg_9794_reg[0]_i_10 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_18_n_0 ),
        .I1(\bright_cont_14_reg_9794[0]_i_6_1 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_10_n_0 ),
        .S(\bright_cont_14_reg_9794[0]_i_9_0 ));
  MUXF8 \bright_cont_14_reg_9794_reg[0]_i_11 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_20_n_0 ),
        .I1(\bright_cont_14_reg_9794[0]_i_6_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_11_n_0 ),
        .S(\bright_cont_14_reg_9794[0]_i_9_0 ));
  MUXF8 \bright_cont_14_reg_9794_reg[0]_i_12 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_22_n_0 ),
        .I1(\bright_cont_14_reg_9794[0]_i_7_1 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_12_n_0 ),
        .S(\bright_cont_14_reg_9794[0]_i_9_0 ));
  MUXF8 \bright_cont_14_reg_9794_reg[0]_i_13 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_24_n_0 ),
        .I1(\bright_cont_14_reg_9794[0]_i_7_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_13_n_0 ),
        .S(\bright_cont_14_reg_9794[0]_i_9_0 ));
  MUXF8 \bright_cont_14_reg_9794_reg[0]_i_14 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_26_n_0 ),
        .I1(\bright_cont_14_reg_9794[0]_i_8_1 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_14_n_0 ),
        .S(\bright_cont_14_reg_9794[0]_i_9_0 ));
  MUXF8 \bright_cont_14_reg_9794_reg[0]_i_15 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_28_n_0 ),
        .I1(\bright_cont_14_reg_9794[0]_i_8_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_15_n_0 ),
        .S(\bright_cont_14_reg_9794[0]_i_9_0 ));
  MUXF8 \bright_cont_14_reg_9794_reg[0]_i_16 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_30_n_0 ),
        .I1(\bright_cont_14_reg_9794[0]_i_9_2 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_16_n_0 ),
        .S(\bright_cont_14_reg_9794[0]_i_9_0 ));
  MUXF8 \bright_cont_14_reg_9794_reg[0]_i_17 
       (.I0(\bright_cont_14_reg_9794_reg[0]_i_32_n_0 ),
        .I1(\bright_cont_14_reg_9794[0]_i_9_1 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_17_n_0 ),
        .S(\bright_cont_14_reg_9794[0]_i_9_0 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_18 
       (.I0(\bright_cont_14_reg_9794[0]_i_34_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_10_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_18_n_0 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_20 
       (.I0(\bright_cont_14_reg_9794[0]_i_38_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_11_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_20_n_0 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_22 
       (.I0(\bright_cont_14_reg_9794[0]_i_42_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_12_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_22_n_0 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_24 
       (.I0(\bright_cont_14_reg_9794[0]_i_46_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_13_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_24_n_0 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_26 
       (.I0(\bright_cont_14_reg_9794[0]_i_50_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_14_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_26_n_0 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_28 
       (.I0(\bright_cont_14_reg_9794[0]_i_54_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_15_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_28_n_0 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_30 
       (.I0(\bright_cont_14_reg_9794[0]_i_58_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_16_1 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_30_n_0 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_32 
       (.I0(\bright_cont_14_reg_9794[0]_i_62_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_17_0 ),
        .O(\bright_cont_14_reg_9794_reg[0]_i_32_n_0 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_14_reg_9805[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_10_n_0 ),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_14_reg_9805[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_14_reg_9805[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_12_n_0 ),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_14_reg_9805[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_14_reg_9805[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_14_n_0 ),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_14_reg_9805[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_14_reg_9805[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_16_n_0 ),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_14_reg_9805[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_14_reg_9805[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_11_n_0 ),
        .O(\dark_cont_14_reg_9805[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_14_reg_9805[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_13_n_0 ),
        .O(\dark_cont_14_reg_9805[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_14_reg_9805[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_15_n_0 ),
        .O(\dark_cont_14_reg_9805[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_14_reg_9805[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_17_n_0 ),
        .O(\dark_cont_14_reg_9805[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_14_reg_9805_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_14_reg_9805[0]_i_9_0 ,\dark_cont_14_reg_9805_reg[0]_i_1_n_1 ,\dark_cont_14_reg_9805_reg[0]_i_1_n_2 ,\dark_cont_14_reg_9805_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_14_reg_9805[0]_i_2_n_0 ,\dark_cont_14_reg_9805[0]_i_3_n_0 ,\dark_cont_14_reg_9805[0]_i_4_n_0 ,\dark_cont_14_reg_9805[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_14_reg_9805_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_14_reg_9805[0]_i_6_n_0 ,\dark_cont_14_reg_9805[0]_i_7_n_0 ,\dark_cont_14_reg_9805[0]_i_8_n_0 ,\dark_cont_14_reg_9805[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__20_n_0,ram_reg_i_3__12_n_0,ram_reg_i_4__12_n_0,ram_reg_i_5__12_n_0,ram_reg_i_6__12_n_0,ram_reg_i_7__12_n_0,ram_reg_i_8__12_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_10__11
       (.I0(ram_reg_0),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ));
  LUT6 #(
    .INIT(64'h0000000008088000)) 
    ram_reg_i_1__58
       (.I0(ram_reg_1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_ce0_local));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_i_2__15
       (.I0(ram_reg_1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_3),
        .I4(ram_reg_2),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hF5B1F5F0B1B1A0F0)) 
    ram_reg_i_2__20
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(ram_reg_12),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ),
        .I5(Q[6]),
        .O(ram_reg_i_2__20_n_0));
  LUT6 #(
    .INIT(64'hF5B1F5F0B1B1A0F0)) 
    ram_reg_i_3__12
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(ram_reg_11),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ),
        .I5(Q[5]),
        .O(ram_reg_i_3__12_n_0));
  LUT6 #(
    .INIT(64'hF5B1F5F0B1B1A0F0)) 
    ram_reg_i_4__12
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(ram_reg_10),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ),
        .I5(Q[4]),
        .O(ram_reg_i_4__12_n_0));
  LUT6 #(
    .INIT(64'hF5B1F5F0B1B1A0F0)) 
    ram_reg_i_5__12
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(ram_reg_9),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ),
        .I5(Q[3]),
        .O(ram_reg_i_5__12_n_0));
  LUT6 #(
    .INIT(64'hF5B1F5F0B1B1A0F0)) 
    ram_reg_i_6__12
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(ram_reg_8),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ),
        .I5(Q[2]),
        .O(ram_reg_i_6__12_n_0));
  LUT6 #(
    .INIT(64'hF5B1F5F0B1B1A0F0)) 
    ram_reg_i_7__12
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep ),
        .I5(Q[1]),
        .O(ram_reg_i_7__12_n_0));
  LUT6 #(
    .INIT(64'hCCCCDCCCCCCC8CCC)) 
    ram_reg_i_8__12
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(ram_reg_5),
        .I2(ram_reg_3),
        .I3(ram_reg_2),
        .I4(ram_reg_4),
        .I5(Q[0]),
        .O(ram_reg_i_8__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_9__13
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I1(ram_reg_0),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_13
   (DOADO,
    WEA,
    ap_clk,
    DIADI,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    Q);
  output [7:0]DOADO;
  output [0:0]WEA;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input [6:0]Q;

  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_ce0_local;
  wire [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_2__32_n_0;
  wire ram_reg_i_3__34_n_0;
  wire ram_reg_i_4__34_n_0;
  wire ram_reg_i_5__34_n_0;
  wire ram_reg_i_6__34_n_0;
  wire ram_reg_i_7__34_n_0;
  wire ram_reg_i_8__32_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__32_n_0,ram_reg_i_3__34_n_0,ram_reg_i_4__34_n_0,ram_reg_i_5__34_n_0,ram_reg_i_6__34_n_0,ram_reg_i_7__34_n_0,ram_reg_i_8__32_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0008000008080000)) 
    ram_reg_i_1__50
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_ce0_local));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ram_reg_i_2__12
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_3),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(WEA));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_2__32
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6]),
        .I3(ram_reg_3),
        .I4(ram_reg_1),
        .I5(Q[6]),
        .O(ram_reg_i_2__32_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_3__34
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .I3(ram_reg_3),
        .I4(ram_reg_1),
        .I5(Q[5]),
        .O(ram_reg_i_3__34_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_4__34
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .I3(ram_reg_3),
        .I4(ram_reg_1),
        .I5(Q[4]),
        .O(ram_reg_i_4__34_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_5__34
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .I3(ram_reg_3),
        .I4(ram_reg_1),
        .I5(Q[3]),
        .O(ram_reg_i_5__34_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_6__34
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .I3(ram_reg_3),
        .I4(ram_reg_1),
        .I5(Q[2]),
        .O(ram_reg_i_6__34_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_7__34
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I3(ram_reg_3),
        .I4(ram_reg_1),
        .I5(Q[1]),
        .O(ram_reg_i_7__34_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0B0)) 
    ram_reg_i_8__32
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I3(ram_reg_3),
        .I4(ram_reg_1),
        .I5(Q[0]),
        .O(ram_reg_i_8__32_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_2
   (DOADO,
    WEA,
    ap_clk,
    DIADI,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ADDRARDADDR,
    Q,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422);
  output [7:0]DOADO;
  output [0:0]WEA;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]ADDRARDADDR;
  input [6:0]Q;
  input [5:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;

  wire [0:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_ce0_local;
  wire [5:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_2__25_n_0;
  wire ram_reg_i_3__21_n_0;
  wire ram_reg_i_4__21_n_0;
  wire ram_reg_i_5__21_n_0;
  wire ram_reg_i_6__21_n_0;
  wire ram_reg_i_7__21_n_0;
  wire ram_reg_i_8__19_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__25_n_0,ram_reg_i_3__21_n_0,ram_reg_i_4__21_n_0,ram_reg_i_5__21_n_0,ram_reg_i_6__21_n_0,ram_reg_i_7__21_n_0,ram_reg_i_8__19_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000000888)) 
    ram_reg_i_1__53
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_ce0_local));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0E0)) 
    ram_reg_i_2__25
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .I3(ram_reg_4),
        .I4(ram_reg_1),
        .I5(Q[6]),
        .O(ram_reg_i_2__25_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0E0)) 
    ram_reg_i_3__21
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .I3(ram_reg_4),
        .I4(ram_reg_1),
        .I5(Q[5]),
        .O(ram_reg_i_3__21_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0E0)) 
    ram_reg_i_4__21
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .I3(ram_reg_4),
        .I4(ram_reg_1),
        .I5(Q[4]),
        .O(ram_reg_i_4__21_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0E0)) 
    ram_reg_i_5__21
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .I3(ram_reg_4),
        .I4(ram_reg_1),
        .I5(Q[3]),
        .O(ram_reg_i_5__21_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0E0)) 
    ram_reg_i_6__21
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I3(ram_reg_4),
        .I4(ram_reg_1),
        .I5(Q[2]),
        .O(ram_reg_i_6__21_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0E0)) 
    ram_reg_i_7__21
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I3(ram_reg_4),
        .I4(ram_reg_1),
        .I5(Q[1]),
        .O(ram_reg_i_7__21_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0E0)) 
    ram_reg_i_8__19
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(ADDRARDADDR),
        .I3(ram_reg_4),
        .I4(ram_reg_1),
        .I5(Q[0]),
        .O(ram_reg_i_8__19_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_i_9__1
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_1),
        .I3(ram_reg_4),
        .I4(ram_reg_3),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(WEA));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_3
   (DOADO,
    WEA,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    Q,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    ram_reg_5,
    \bright_cont_18_reg_9838_reg[0]_i_16 ,
    \bright_cont_18_reg_9838_reg[0]_i_11 ,
    \bright_cont_18_reg_9838_reg[0]_i_21_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_31_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_21_1 ,
    \bright_cont_18_reg_9838_reg[0]_i_31_1 ,
    \bright_cont_18_reg_9838_reg[0]_i_21_2 ,
    \bright_cont_18_reg_9838_reg[0]_i_10 ,
    \bright_cont_18_reg_9838_reg[0]_i_13 ,
    \bright_cont_18_reg_9838_reg[0]_i_12 ,
    \bright_cont_18_reg_9838_reg[0]_i_15 ,
    \bright_cont_18_reg_9838_reg[0]_i_14 ,
    \bright_cont_18_reg_9838_reg[0]_i_17 ,
    \bright_cont_18_reg_9838_reg[0]_i_16_0 );
  output [7:0]DOADO;
  output [0:0]WEA;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [6:0]Q;
  input [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input ram_reg_5;
  input \bright_cont_18_reg_9838_reg[0]_i_16 ;
  input \bright_cont_18_reg_9838_reg[0]_i_11 ;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_21_0 ;
  input \bright_cont_18_reg_9838_reg[0]_i_31_0 ;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_21_1 ;
  input \bright_cont_18_reg_9838_reg[0]_i_31_1 ;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_21_2 ;
  input \bright_cont_18_reg_9838_reg[0]_i_10 ;
  input \bright_cont_18_reg_9838_reg[0]_i_13 ;
  input \bright_cont_18_reg_9838_reg[0]_i_12 ;
  input \bright_cont_18_reg_9838_reg[0]_i_15 ;
  input \bright_cont_18_reg_9838_reg[0]_i_14 ;
  input \bright_cont_18_reg_9838_reg[0]_i_17 ;
  input \bright_cont_18_reg_9838_reg[0]_i_16_0 ;

  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_18_reg_9838[0]_i_36_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_40_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_44_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_48_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_52_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_56_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_60_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_64_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_10 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_11 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_12 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_13 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_14 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_15 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_16 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_16_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_17 ;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_21_0 ;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_21_1 ;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_21_2 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_31_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_31_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_ce0_local;
  wire [6:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_2__21_n_0;
  wire ram_reg_i_3__14_n_0;
  wire ram_reg_i_4__14_n_0;
  wire ram_reg_i_5__14_n_0;
  wire ram_reg_i_6__14_n_0;
  wire ram_reg_i_7__14_n_0;
  wire ram_reg_i_8__14_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_36 
       (.I0(DOADO[6]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21_0 [6]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_21_1 [6]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_2 [6]),
        .O(\bright_cont_18_reg_9838[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_40 
       (.I0(DOADO[7]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21_0 [7]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_21_1 [7]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_2 [7]),
        .O(\bright_cont_18_reg_9838[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_44 
       (.I0(DOADO[4]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21_0 [4]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_21_1 [4]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_2 [4]),
        .O(\bright_cont_18_reg_9838[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_48 
       (.I0(DOADO[5]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21_0 [5]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_21_1 [5]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_2 [5]),
        .O(\bright_cont_18_reg_9838[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_52 
       (.I0(DOADO[2]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21_0 [2]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_21_1 [2]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_2 [2]),
        .O(\bright_cont_18_reg_9838[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_56 
       (.I0(DOADO[3]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21_0 [3]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_21_1 [3]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_2 [3]),
        .O(\bright_cont_18_reg_9838[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_60 
       (.I0(DOADO[0]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21_0 [0]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_21_1 [0]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_2 [0]),
        .O(\bright_cont_18_reg_9838[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_64 
       (.I0(DOADO[1]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21_0 [1]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_21_1 [1]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_2 [1]),
        .O(\bright_cont_18_reg_9838[0]_i_64_n_0 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_19 
       (.I0(\bright_cont_18_reg_9838[0]_i_36_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_21 
       (.I0(\bright_cont_18_reg_9838[0]_i_40_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_11 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_23 
       (.I0(\bright_cont_18_reg_9838[0]_i_44_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_25 
       (.I0(\bright_cont_18_reg_9838[0]_i_48_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_27 
       (.I0(\bright_cont_18_reg_9838[0]_i_52_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_29 
       (.I0(\bright_cont_18_reg_9838[0]_i_56_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_31 
       (.I0(\bright_cont_18_reg_9838[0]_i_60_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_16_0 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_33 
       (.I0(\bright_cont_18_reg_9838[0]_i_64_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__21_n_0,ram_reg_i_3__14_n_0,ram_reg_i_4__14_n_0,ram_reg_i_5__14_n_0,ram_reg_i_6__14_n_0,ram_reg_i_7__14_n_0,ram_reg_i_8__14_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000080808000)) 
    ram_reg_i_1__20
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_ce0_local));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_2__21
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(Q[6]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[6]),
        .O(ram_reg_i_2__21_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_2__4
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_3__14
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(Q[5]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .O(ram_reg_i_3__14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_4__14
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(Q[4]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .O(ram_reg_i_4__14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_5__14
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[3]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .O(ram_reg_i_5__14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_6__14
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[2]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .O(ram_reg_i_6__14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_7__14
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .O(ram_reg_i_7__14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004000)) 
    ram_reg_i_8__14
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .O(ram_reg_i_8__14_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_4
   (DOADO,
    WEA,
    ap_clk,
    DIADI,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    Q,
    ram_reg_4,
    ram_reg_5,
    ADDRARDADDR,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14);
  output [7:0]DOADO;
  output [0:0]WEA;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [6:0]Q;
  input ram_reg_4;
  input ram_reg_5;
  input [0:0]ADDRARDADDR;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]ram_reg_9;
  input ram_reg_10;
  input [4:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;

  wire [0:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_ce0_local;
  wire [4:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]ram_reg_9;
  wire ram_reg_i_2__29_n_0;
  wire ram_reg_i_3__28_n_0;
  wire ram_reg_i_4__31_n_0;
  wire ram_reg_i_5__27_n_0;
  wire ram_reg_i_6__27_n_0;
  wire ram_reg_i_7__27_n_0;
  wire ram_reg_i_8__25_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__29_n_0,ram_reg_i_3__28_n_0,ram_reg_i_4__31_n_0,ram_reg_i_5__27_n_0,ram_reg_i_6__27_n_0,ram_reg_i_7__27_n_0,ram_reg_i_8__25_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0008808000000000)) 
    ram_reg_i_1__34
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_ce0_local));
  LUT6 #(
    .INIT(64'hDF53FFFFDC500000)) 
    ram_reg_i_2__29
       (.I0(ram_reg_12),
        .I1(ram_reg_7),
        .I2(ram_reg_8),
        .I3(Q[6]),
        .I4(ram_reg_5),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .O(ram_reg_i_2__29_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram_reg_i_2__3
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_2),
        .I4(ram_reg_1),
        .I5(ram_reg_3),
        .O(WEA));
  LUT6 #(
    .INIT(64'hD5CFFFFFD5C00000)) 
    ram_reg_i_3__28
       (.I0(ram_reg_13),
        .I1(Q[5]),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(ram_reg_5),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .O(ram_reg_i_3__28_n_0));
  LUT6 #(
    .INIT(64'hD5CFFFFFD5C00000)) 
    ram_reg_i_4__31
       (.I0(ram_reg_14),
        .I1(Q[4]),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(ram_reg_5),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .O(ram_reg_i_4__31_n_0));
  LUT6 #(
    .INIT(64'hD5CFFFFFD5C00000)) 
    ram_reg_i_5__27
       (.I0(ram_reg_11),
        .I1(Q[3]),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(ram_reg_5),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .O(ram_reg_i_5__27_n_0));
  LUT6 #(
    .INIT(64'hDF53FFFFDC500000)) 
    ram_reg_i_6__27
       (.I0(ram_reg_10),
        .I1(ram_reg_7),
        .I2(ram_reg_8),
        .I3(Q[2]),
        .I4(ram_reg_5),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .O(ram_reg_i_6__27_n_0));
  LUT6 #(
    .INIT(64'hD5CFFFFFD5C00000)) 
    ram_reg_i_7__27
       (.I0(ram_reg_6),
        .I1(Q[1]),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_9),
        .O(ram_reg_i_7__27_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    ram_reg_i_8__25
       (.I0(Q[0]),
        .I1(ram_reg_2),
        .I2(ram_reg_1),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(ADDRARDADDR),
        .O(ram_reg_i_8__25_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_5
   (DOADO,
    WEA,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    Q,
    ADDRARDADDR,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    \bright_cont_14_reg_9794_reg[0]_i_16 ,
    \bright_cont_14_reg_9794_reg[0]_i_11 ,
    \bright_cont_14_reg_9794_reg[0]_i_21_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_31_0 ,
    \bright_cont_14_reg_9794_reg[0]_i_21_1 ,
    \bright_cont_14_reg_9794_reg[0]_i_31_1 ,
    \bright_cont_14_reg_9794_reg[0]_i_21_2 ,
    \bright_cont_14_reg_9794_reg[0]_i_10 ,
    \bright_cont_14_reg_9794_reg[0]_i_13 ,
    \bright_cont_14_reg_9794_reg[0]_i_12 ,
    \bright_cont_14_reg_9794_reg[0]_i_15 ,
    \bright_cont_14_reg_9794_reg[0]_i_14 ,
    \bright_cont_14_reg_9794_reg[0]_i_17 ,
    \bright_cont_14_reg_9794_reg[0]_i_16_0 );
  output [7:0]DOADO;
  output [0:0]WEA;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [6:0]Q;
  input [0:0]ADDRARDADDR;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]ram_reg_7;
  input ram_reg_8;
  input [4:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input \bright_cont_14_reg_9794_reg[0]_i_16 ;
  input \bright_cont_14_reg_9794_reg[0]_i_11 ;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_0 ;
  input \bright_cont_14_reg_9794_reg[0]_i_31_0 ;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_1 ;
  input \bright_cont_14_reg_9794_reg[0]_i_31_1 ;
  input [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_2 ;
  input \bright_cont_14_reg_9794_reg[0]_i_10 ;
  input \bright_cont_14_reg_9794_reg[0]_i_13 ;
  input \bright_cont_14_reg_9794_reg[0]_i_12 ;
  input \bright_cont_14_reg_9794_reg[0]_i_15 ;
  input \bright_cont_14_reg_9794_reg[0]_i_14 ;
  input \bright_cont_14_reg_9794_reg[0]_i_17 ;
  input \bright_cont_14_reg_9794_reg[0]_i_16_0 ;

  wire [0:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_14_reg_9794[0]_i_36_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_40_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_44_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_48_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_52_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_56_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_60_n_0 ;
  wire \bright_cont_14_reg_9794[0]_i_64_n_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_10 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_11 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_12 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_13 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_14 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_15 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_16 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_16_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_17 ;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_0 ;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_1 ;
  wire [7:0]\bright_cont_14_reg_9794_reg[0]_i_21_2 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_31_0 ;
  wire \bright_cont_14_reg_9794_reg[0]_i_31_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_ce0_local;
  wire [4:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_2__19_n_0;
  wire ram_reg_i_3__11_n_0;
  wire ram_reg_i_4__11_n_0;
  wire ram_reg_i_5__11_n_0;
  wire ram_reg_i_6__11_n_0;
  wire ram_reg_i_7__11_n_0;
  wire ram_reg_i_8__11_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_36 
       (.I0(DOADO[6]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21_0 [6]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_1 [6]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_2 [6]),
        .O(\bright_cont_14_reg_9794[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_40 
       (.I0(DOADO[7]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21_0 [7]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_1 [7]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_2 [7]),
        .O(\bright_cont_14_reg_9794[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_44 
       (.I0(DOADO[4]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21_0 [4]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_1 [4]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_2 [4]),
        .O(\bright_cont_14_reg_9794[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_48 
       (.I0(DOADO[5]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21_0 [5]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_1 [5]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_2 [5]),
        .O(\bright_cont_14_reg_9794[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_52 
       (.I0(DOADO[2]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21_0 [2]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_1 [2]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_2 [2]),
        .O(\bright_cont_14_reg_9794[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_56 
       (.I0(DOADO[3]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21_0 [3]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_1 [3]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_2 [3]),
        .O(\bright_cont_14_reg_9794[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_60 
       (.I0(DOADO[0]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21_0 [0]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_1 [0]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_2 [0]),
        .O(\bright_cont_14_reg_9794[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_14_reg_9794[0]_i_64 
       (.I0(DOADO[1]),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_21_0 [1]),
        .I2(\bright_cont_14_reg_9794_reg[0]_i_31_0 ),
        .I3(\bright_cont_14_reg_9794_reg[0]_i_21_1 [1]),
        .I4(\bright_cont_14_reg_9794_reg[0]_i_31_1 ),
        .I5(\bright_cont_14_reg_9794_reg[0]_i_21_2 [1]),
        .O(\bright_cont_14_reg_9794[0]_i_64_n_0 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_19 
       (.I0(\bright_cont_14_reg_9794[0]_i_36_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_21 
       (.I0(\bright_cont_14_reg_9794[0]_i_40_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_11 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_23 
       (.I0(\bright_cont_14_reg_9794[0]_i_44_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_25 
       (.I0(\bright_cont_14_reg_9794[0]_i_48_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_27 
       (.I0(\bright_cont_14_reg_9794[0]_i_52_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_29 
       (.I0(\bright_cont_14_reg_9794[0]_i_56_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_31 
       (.I0(\bright_cont_14_reg_9794[0]_i_60_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_16_0 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16 ));
  MUXF7 \bright_cont_14_reg_9794_reg[0]_i_33 
       (.I0(\bright_cont_14_reg_9794[0]_i_64_n_0 ),
        .I1(\bright_cont_14_reg_9794_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ),
        .S(\bright_cont_14_reg_9794_reg[0]_i_16 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__19_n_0,ram_reg_i_3__11_n_0,ram_reg_i_4__11_n_0,ram_reg_i_5__11_n_0,ram_reg_i_6__11_n_0,ram_reg_i_7__11_n_0,ram_reg_i_8__11_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000808080000000)) 
    ram_reg_i_1__29
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_ce0_local));
  LUT6 #(
    .INIT(64'hDF53FFFFDC500000)) 
    ram_reg_i_2__19
       (.I0(ram_reg_12),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(Q[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .O(ram_reg_i_2__19_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ram_reg_i_2__2
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_3),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(WEA));
  LUT6 #(
    .INIT(64'hDF53FFFFDC500000)) 
    ram_reg_i_3__11
       (.I0(ram_reg_11),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(Q[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .O(ram_reg_i_3__11_n_0));
  LUT6 #(
    .INIT(64'hDF53FFFFDC500000)) 
    ram_reg_i_4__11
       (.I0(ram_reg_10),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(Q[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .O(ram_reg_i_4__11_n_0));
  LUT6 #(
    .INIT(64'hDF53FFFFDC500000)) 
    ram_reg_i_5__11
       (.I0(ram_reg_9),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(Q[3]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .O(ram_reg_i_5__11_n_0));
  LUT6 #(
    .INIT(64'hDF53FFFFDC500000)) 
    ram_reg_i_6__11
       (.I0(ram_reg_8),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(Q[2]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .O(ram_reg_i_6__11_n_0));
  LUT6 #(
    .INIT(64'hDF53FFFFDC500000)) 
    ram_reg_i_7__11
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(Q[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_7),
        .O(ram_reg_i_7__11_n_0));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    ram_reg_i_8__11
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(Q[0]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ADDRARDADDR),
        .O(ram_reg_i_8__11_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_6
   (ram_reg_0,
    ap_clk,
    DIADI,
    WEA,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ADDRARDADDR,
    ram_reg_5,
    Q,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422);
  output [7:0]ram_reg_0;
  input ap_clk;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [0:0]ADDRARDADDR;
  input ram_reg_5;
  input [6:0]Q;
  input [5:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;

  wire [0:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_ce0_local;
  wire [5:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_2__18_n_0;
  wire ram_reg_i_3__0_n_0;
  wire ram_reg_i_4__0_n_0;
  wire ram_reg_i_5__0_n_0;
  wire ram_reg_i_6__0_n_0;
  wire ram_reg_i_7__0_n_0;
  wire ram_reg_i_8__0_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__18_n_0,ram_reg_i_3__0_n_0,ram_reg_i_4__0_n_0,ram_reg_i_5__0_n_0,ram_reg_i_6__0_n_0,ram_reg_i_7__0_n_0,ram_reg_i_8__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    ram_reg_i_1__25
       (.I0(ram_reg_1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_ce0_local));
  LUT6 #(
    .INIT(64'hF0F0F0F8F0F0F070)) 
    ram_reg_i_2__18
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .I3(ram_reg_2),
        .I4(ram_reg_5),
        .I5(Q[6]),
        .O(ram_reg_i_2__18_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F8F0F0F070)) 
    ram_reg_i_3__0
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .I3(ram_reg_2),
        .I4(ram_reg_5),
        .I5(Q[5]),
        .O(ram_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F8F0F0F070)) 
    ram_reg_i_4__0
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .I3(ram_reg_2),
        .I4(ram_reg_5),
        .I5(Q[4]),
        .O(ram_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F8F0F0F070)) 
    ram_reg_i_5__0
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .I3(ram_reg_2),
        .I4(ram_reg_5),
        .I5(Q[3]),
        .O(ram_reg_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F8F0F0F070)) 
    ram_reg_i_6__0
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .I3(ram_reg_2),
        .I4(ram_reg_5),
        .I5(Q[2]),
        .O(ram_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F8F0F0F070)) 
    ram_reg_i_7__0
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .I3(ram_reg_2),
        .I4(ram_reg_5),
        .I5(Q[1]),
        .O(ram_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F8F0F0F070)) 
    ram_reg_i_8__0
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ADDRARDADDR),
        .I3(ram_reg_2),
        .I4(ram_reg_5),
        .I5(Q[0]),
        .O(ram_reg_i_8__0_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_7
   (ram_reg_0,
    WEA,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    DIADI,
    ram_reg_9,
    ap_enable_reg_pp0_iter2,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_13,
    Q,
    ADDRARDADDR,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    \bright_cont_18_reg_9838_reg[0]_i_21 ,
    \bright_cont_18_reg_9838_reg[0]_i_31 ,
    DOADO,
    \bright_cont_18_reg_9838_reg[0]_i_31_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_21_0 );
  output [7:0]ram_reg_0;
  output [0:0]WEA;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_9;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_13;
  input [6:0]Q;
  input [0:0]ADDRARDADDR;
  input [5:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_21 ;
  input \bright_cont_18_reg_9838_reg[0]_i_31 ;
  input [7:0]DOADO;
  input \bright_cont_18_reg_9838_reg[0]_i_31_0 ;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_21_0 ;

  wire [0:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_21 ;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_21_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_31 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_31_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_ce0_local;
  wire [5:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_2__17_n_0;
  wire ram_reg_i_3_n_0;
  wire ram_reg_i_4_n_0;
  wire ram_reg_i_5_n_0;
  wire ram_reg_i_6_n_0;
  wire ram_reg_i_7_n_0;
  wire ram_reg_i_8_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_37 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21 [6]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31 ),
        .I3(DOADO[6]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_41 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21 [7]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31 ),
        .I3(DOADO[7]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_45 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21 [4]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31 ),
        .I3(DOADO[4]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_49 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21 [5]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31 ),
        .I3(DOADO[5]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_53 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21 [2]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31 ),
        .I3(DOADO[2]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_57 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21 [3]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31 ),
        .I3(DOADO[3]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_61 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21 [0]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31 ),
        .I3(DOADO[0]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_65 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_21 [1]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_31 ),
        .I3(DOADO[1]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_31_0 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_21_0 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__17_n_0,ram_reg_i_3_n_0,ram_reg_i_4_n_0,ram_reg_i_5_n_0,ram_reg_i_6_n_0,ram_reg_i_7_n_0,ram_reg_i_8_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    ram_reg_i_1__26
       (.I0(ram_reg_9),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_10),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_ce0_local));
  LUT6 #(
    .INIT(64'hFFFFF7FF00008000)) 
    ram_reg_i_2__17
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[6]),
        .I3(ram_reg_13),
        .I4(ram_reg_10),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .O(ram_reg_i_2__17_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00008000)) 
    ram_reg_i_3
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[5]),
        .I3(ram_reg_13),
        .I4(ram_reg_10),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .O(ram_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00008000)) 
    ram_reg_i_4
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[4]),
        .I3(ram_reg_13),
        .I4(ram_reg_10),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .O(ram_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00008000)) 
    ram_reg_i_5
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[3]),
        .I3(ram_reg_13),
        .I4(ram_reg_10),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .O(ram_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00008000)) 
    ram_reg_i_6
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[2]),
        .I3(ram_reg_13),
        .I4(ram_reg_10),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .O(ram_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00008000)) 
    ram_reg_i_7
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(ram_reg_13),
        .I4(ram_reg_10),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .O(ram_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00008000)) 
    ram_reg_i_8
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(ram_reg_13),
        .I4(ram_reg_10),
        .I5(ADDRARDADDR),
        .O(ram_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_i_9__0
       (.I0(ram_reg_9),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_13),
        .I3(ram_reg_10),
        .I4(ram_reg_12),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(WEA));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_8
   (ram_reg_0,
    WEA,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ,
    ap_clk,
    DIADI,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    Q,
    ram_reg_5,
    ram_reg_6,
    ADDRARDADDR,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15);
  output [7:0]ram_reg_0;
  output [0:0]WEA;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [6:0]Q;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]ADDRARDADDR;
  input ram_reg_7;
  input [0:0]ram_reg_8;
  input ram_reg_9;
  input [4:0]ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;

  wire [0:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_2__27_n_0;
  wire ram_reg_i_3__31_n_0;
  wire ram_reg_i_4__29_n_0;
  wire ram_reg_i_5__25_n_0;
  wire ram_reg_i_6__25_n_0;
  wire ram_reg_i_7__25_n_0;
  wire ram_reg_i_8__23_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__27_n_0,ram_reg_i_3__31_n_0,ram_reg_i_4__29_n_0,ram_reg_i_5__25_n_0,ram_reg_i_6__25_n_0,ram_reg_i_7__25_n_0,ram_reg_i_8__23_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_17
       (.I0(ram_reg_6),
        .I1(ram_reg_3),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'h8800000000000008)) 
    ram_reg_i_1__62
       (.I0(ram_reg_1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_ce0_local));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    ram_reg_i_2__27
       (.I0(ram_reg_7),
        .I1(ram_reg_10[4]),
        .I2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ),
        .I3(Q[6]),
        .I4(ram_reg_5),
        .I5(ram_reg_13),
        .O(ram_reg_i_2__27_n_0));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    ram_reg_i_3__31
       (.I0(ram_reg_7),
        .I1(ram_reg_10[3]),
        .I2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ),
        .I3(Q[5]),
        .I4(ram_reg_5),
        .I5(ram_reg_14),
        .O(ram_reg_i_3__31_n_0));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    ram_reg_i_4__29
       (.I0(ram_reg_7),
        .I1(ram_reg_10[2]),
        .I2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ),
        .I3(Q[4]),
        .I4(ram_reg_5),
        .I5(ram_reg_15),
        .O(ram_reg_i_4__29_n_0));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    ram_reg_i_5__25
       (.I0(ram_reg_2),
        .I1(ram_reg_10[1]),
        .I2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ),
        .I3(Q[3]),
        .I4(ram_reg_5),
        .I5(ram_reg_12),
        .O(ram_reg_i_5__25_n_0));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    ram_reg_i_6__25
       (.I0(ram_reg_7),
        .I1(ram_reg_10[0]),
        .I2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ),
        .I3(Q[2]),
        .I4(ram_reg_5),
        .I5(ram_reg_11),
        .O(ram_reg_i_6__25_n_0));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    ram_reg_i_7__25
       (.I0(ram_reg_7),
        .I1(ram_reg_8),
        .I2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ),
        .I3(Q[1]),
        .I4(ram_reg_5),
        .I5(ram_reg_9),
        .O(ram_reg_i_7__25_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFA40000005)) 
    ram_reg_i_8__23
       (.I0(ram_reg_2),
        .I1(Q[0]),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_3),
        .I5(ADDRARDADDR),
        .O(ram_reg_i_8__23_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_i_9
       (.I0(ram_reg_1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_3),
        .I3(ram_reg_2),
        .I4(ram_reg_4),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(WEA));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_9
   (DOADO,
    WEA,
    CO,
    \dark_cont_18_reg_9849[0]_i_9_0 ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_4,
    Q,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422,
    ram_reg_5,
    ram_reg_6,
    ADDRARDADDR,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    \bright_cont_18_reg_9838[0]_i_9_0 ,
    \bright_cont_18_reg_9838[0]_i_6_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_16_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_11_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_20_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_30_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_20_1 ,
    \bright_cont_18_reg_9838_reg[0]_i_30_1 ,
    \bright_cont_18_reg_9838_reg[0]_i_20_2 ,
    \bright_cont_18_reg_9838[0]_i_6_1 ,
    \bright_cont_18_reg_9838_reg[0]_i_10_0 ,
    \bright_cont_18_reg_9838[0]_i_7_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_13_0 ,
    \bright_cont_18_reg_9838[0]_i_7_1 ,
    \bright_cont_18_reg_9838_reg[0]_i_12_0 ,
    \bright_cont_18_reg_9838[0]_i_8_0 ,
    \bright_cont_18_reg_9838_reg[0]_i_15_0 ,
    \bright_cont_18_reg_9838[0]_i_8_1 ,
    \bright_cont_18_reg_9838_reg[0]_i_14_0 ,
    \bright_cont_18_reg_9838[0]_i_9_1 ,
    \bright_cont_18_reg_9838_reg[0]_i_17_0 ,
    \bright_cont_18_reg_9838[0]_i_9_2 ,
    \bright_cont_18_reg_9838_reg[0]_i_16_1 );
  output [7:0]DOADO;
  output [0:0]WEA;
  output [0:0]CO;
  output [0:0]\dark_cont_18_reg_9849[0]_i_9_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_4;
  input [6:0]Q;
  input [5:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]ADDRARDADDR;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input [0:0]\bright_cont_18_reg_9838[0]_i_9_0 ;
  input \bright_cont_18_reg_9838[0]_i_6_0 ;
  input \bright_cont_18_reg_9838_reg[0]_i_16_0 ;
  input \bright_cont_18_reg_9838_reg[0]_i_11_0 ;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_0 ;
  input \bright_cont_18_reg_9838_reg[0]_i_30_0 ;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_1 ;
  input \bright_cont_18_reg_9838_reg[0]_i_30_1 ;
  input [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_2 ;
  input \bright_cont_18_reg_9838[0]_i_6_1 ;
  input \bright_cont_18_reg_9838_reg[0]_i_10_0 ;
  input \bright_cont_18_reg_9838[0]_i_7_0 ;
  input \bright_cont_18_reg_9838_reg[0]_i_13_0 ;
  input \bright_cont_18_reg_9838[0]_i_7_1 ;
  input \bright_cont_18_reg_9838_reg[0]_i_12_0 ;
  input \bright_cont_18_reg_9838[0]_i_8_0 ;
  input \bright_cont_18_reg_9838_reg[0]_i_15_0 ;
  input \bright_cont_18_reg_9838[0]_i_8_1 ;
  input \bright_cont_18_reg_9838_reg[0]_i_14_0 ;
  input \bright_cont_18_reg_9838[0]_i_9_1 ;
  input \bright_cont_18_reg_9838_reg[0]_i_17_0 ;
  input \bright_cont_18_reg_9838[0]_i_9_2 ;
  input \bright_cont_18_reg_9838_reg[0]_i_16_1 ;

  wire [0:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_18_reg_9838[0]_i_2_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_34_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_38_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_3_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_42_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_46_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_4_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_50_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_54_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_58_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_5_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_62_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_6_0 ;
  wire \bright_cont_18_reg_9838[0]_i_6_1 ;
  wire \bright_cont_18_reg_9838[0]_i_6_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_7_0 ;
  wire \bright_cont_18_reg_9838[0]_i_7_1 ;
  wire \bright_cont_18_reg_9838[0]_i_7_n_0 ;
  wire \bright_cont_18_reg_9838[0]_i_8_0 ;
  wire \bright_cont_18_reg_9838[0]_i_8_1 ;
  wire \bright_cont_18_reg_9838[0]_i_8_n_0 ;
  wire [0:0]\bright_cont_18_reg_9838[0]_i_9_0 ;
  wire \bright_cont_18_reg_9838[0]_i_9_1 ;
  wire \bright_cont_18_reg_9838[0]_i_9_2 ;
  wire \bright_cont_18_reg_9838[0]_i_9_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_10_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_10_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_11_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_11_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_12_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_12_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_13_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_13_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_14_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_14_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_15_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_15_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_16_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_16_1 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_16_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_17_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_17_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_18_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_1_n_1 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_1_n_2 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_1_n_3 ;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_1 ;
  wire [7:0]\bright_cont_18_reg_9838_reg[0]_i_20_2 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_20_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_22_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_24_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_26_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_28_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_30_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_30_1 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_30_n_0 ;
  wire \bright_cont_18_reg_9838_reg[0]_i_32_n_0 ;
  wire \dark_cont_18_reg_9849[0]_i_2_n_0 ;
  wire \dark_cont_18_reg_9849[0]_i_3_n_0 ;
  wire \dark_cont_18_reg_9849[0]_i_4_n_0 ;
  wire \dark_cont_18_reg_9849[0]_i_5_n_0 ;
  wire \dark_cont_18_reg_9849[0]_i_6_n_0 ;
  wire \dark_cont_18_reg_9849[0]_i_7_n_0 ;
  wire \dark_cont_18_reg_9849[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_18_reg_9849[0]_i_9_0 ;
  wire \dark_cont_18_reg_9849[0]_i_9_n_0 ;
  wire \dark_cont_18_reg_9849_reg[0]_i_1_n_1 ;
  wire \dark_cont_18_reg_9849_reg[0]_i_1_n_2 ;
  wire \dark_cont_18_reg_9849_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_ce0_local;
  wire [5:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_2__23_n_0;
  wire ram_reg_i_3__16_n_0;
  wire ram_reg_i_4__16_n_0;
  wire ram_reg_i_5__16_n_0;
  wire ram_reg_i_6__16_n_0;
  wire ram_reg_i_7__16_n_0;
  wire ram_reg_i_8__16_n_0;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [3:0]\NLW_bright_cont_18_reg_9838_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_18_reg_9849_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_18_reg_9838[0]_i_2 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_11_n_0 ),
        .O(\bright_cont_18_reg_9838[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_18_reg_9838[0]_i_3 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_13_n_0 ),
        .O(\bright_cont_18_reg_9838[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_34 
       (.I0(DOADO[6]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20_0 [6]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_1 [6]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_2 [6]),
        .O(\bright_cont_18_reg_9838[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_38 
       (.I0(DOADO[7]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20_0 [7]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_1 [7]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_2 [7]),
        .O(\bright_cont_18_reg_9838[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_18_reg_9838[0]_i_4 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_15_n_0 ),
        .O(\bright_cont_18_reg_9838[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_42 
       (.I0(DOADO[4]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20_0 [4]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_1 [4]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_2 [4]),
        .O(\bright_cont_18_reg_9838[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_46 
       (.I0(DOADO[5]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20_0 [5]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_1 [5]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_2 [5]),
        .O(\bright_cont_18_reg_9838[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_18_reg_9838[0]_i_5 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_17_n_0 ),
        .O(\bright_cont_18_reg_9838[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_50 
       (.I0(DOADO[2]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20_0 [2]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_1 [2]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_2 [2]),
        .O(\bright_cont_18_reg_9838[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_54 
       (.I0(DOADO[3]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20_0 [3]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_1 [3]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_2 [3]),
        .O(\bright_cont_18_reg_9838[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_58 
       (.I0(DOADO[0]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20_0 [0]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_1 [0]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_2 [0]),
        .O(\bright_cont_18_reg_9838[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_18_reg_9838[0]_i_6 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_18_reg_9838[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_18_reg_9838[0]_i_62 
       (.I0(DOADO[1]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_20_0 [1]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_30_0 ),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_20_1 [1]),
        .I4(\bright_cont_18_reg_9838_reg[0]_i_30_1 ),
        .I5(\bright_cont_18_reg_9838_reg[0]_i_20_2 [1]),
        .O(\bright_cont_18_reg_9838[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_18_reg_9838[0]_i_7 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_18_reg_9838[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_18_reg_9838[0]_i_8 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_18_reg_9838[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_18_reg_9838[0]_i_9 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_18_reg_9838[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_18_reg_9838_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_18_reg_9838_reg[0]_i_1_n_1 ,\bright_cont_18_reg_9838_reg[0]_i_1_n_2 ,\bright_cont_18_reg_9838_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_18_reg_9838[0]_i_2_n_0 ,\bright_cont_18_reg_9838[0]_i_3_n_0 ,\bright_cont_18_reg_9838[0]_i_4_n_0 ,\bright_cont_18_reg_9838[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_18_reg_9838_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_18_reg_9838[0]_i_6_n_0 ,\bright_cont_18_reg_9838[0]_i_7_n_0 ,\bright_cont_18_reg_9838[0]_i_8_n_0 ,\bright_cont_18_reg_9838[0]_i_9_n_0 }));
  MUXF8 \bright_cont_18_reg_9838_reg[0]_i_10 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_18_n_0 ),
        .I1(\bright_cont_18_reg_9838[0]_i_6_1 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_10_n_0 ),
        .S(\bright_cont_18_reg_9838[0]_i_9_0 ));
  MUXF8 \bright_cont_18_reg_9838_reg[0]_i_11 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_20_n_0 ),
        .I1(\bright_cont_18_reg_9838[0]_i_6_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_11_n_0 ),
        .S(\bright_cont_18_reg_9838[0]_i_9_0 ));
  MUXF8 \bright_cont_18_reg_9838_reg[0]_i_12 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_22_n_0 ),
        .I1(\bright_cont_18_reg_9838[0]_i_7_1 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_12_n_0 ),
        .S(\bright_cont_18_reg_9838[0]_i_9_0 ));
  MUXF8 \bright_cont_18_reg_9838_reg[0]_i_13 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_24_n_0 ),
        .I1(\bright_cont_18_reg_9838[0]_i_7_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_13_n_0 ),
        .S(\bright_cont_18_reg_9838[0]_i_9_0 ));
  MUXF8 \bright_cont_18_reg_9838_reg[0]_i_14 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_26_n_0 ),
        .I1(\bright_cont_18_reg_9838[0]_i_8_1 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_14_n_0 ),
        .S(\bright_cont_18_reg_9838[0]_i_9_0 ));
  MUXF8 \bright_cont_18_reg_9838_reg[0]_i_15 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_28_n_0 ),
        .I1(\bright_cont_18_reg_9838[0]_i_8_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_15_n_0 ),
        .S(\bright_cont_18_reg_9838[0]_i_9_0 ));
  MUXF8 \bright_cont_18_reg_9838_reg[0]_i_16 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_30_n_0 ),
        .I1(\bright_cont_18_reg_9838[0]_i_9_2 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_16_n_0 ),
        .S(\bright_cont_18_reg_9838[0]_i_9_0 ));
  MUXF8 \bright_cont_18_reg_9838_reg[0]_i_17 
       (.I0(\bright_cont_18_reg_9838_reg[0]_i_32_n_0 ),
        .I1(\bright_cont_18_reg_9838[0]_i_9_1 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_17_n_0 ),
        .S(\bright_cont_18_reg_9838[0]_i_9_0 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_18 
       (.I0(\bright_cont_18_reg_9838[0]_i_34_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_10_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_18_n_0 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_20 
       (.I0(\bright_cont_18_reg_9838[0]_i_38_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_11_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_20_n_0 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_22 
       (.I0(\bright_cont_18_reg_9838[0]_i_42_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_12_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_22_n_0 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_24 
       (.I0(\bright_cont_18_reg_9838[0]_i_46_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_13_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_24_n_0 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_26 
       (.I0(\bright_cont_18_reg_9838[0]_i_50_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_14_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_26_n_0 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_28 
       (.I0(\bright_cont_18_reg_9838[0]_i_54_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_15_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_28_n_0 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_30 
       (.I0(\bright_cont_18_reg_9838[0]_i_58_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_16_1 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_30_n_0 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_18_reg_9838_reg[0]_i_32 
       (.I0(\bright_cont_18_reg_9838[0]_i_62_n_0 ),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_17_0 ),
        .O(\bright_cont_18_reg_9838_reg[0]_i_32_n_0 ),
        .S(\bright_cont_18_reg_9838_reg[0]_i_16_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_18_reg_9849[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_10_n_0 ),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_18_reg_9849[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_18_reg_9849[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_12_n_0 ),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_18_reg_9849[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_18_reg_9849[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_14_n_0 ),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_18_reg_9849[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_18_reg_9849[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_16_n_0 ),
        .I2(\bright_cont_18_reg_9838_reg[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_18_reg_9849[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_18_reg_9849[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_11_n_0 ),
        .O(\dark_cont_18_reg_9849[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_18_reg_9849[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_13_n_0 ),
        .O(\dark_cont_18_reg_9849[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_18_reg_9849[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_15_n_0 ),
        .O(\dark_cont_18_reg_9849[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_18_reg_9849[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_18_reg_9838_reg[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\bright_cont_18_reg_9838_reg[0]_i_17_n_0 ),
        .O(\dark_cont_18_reg_9849[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_18_reg_9849_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_18_reg_9849[0]_i_9_0 ,\dark_cont_18_reg_9849_reg[0]_i_1_n_1 ,\dark_cont_18_reg_9849_reg[0]_i_1_n_2 ,\dark_cont_18_reg_9849_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_18_reg_9849[0]_i_2_n_0 ,\dark_cont_18_reg_9849[0]_i_3_n_0 ,\dark_cont_18_reg_9849[0]_i_4_n_0 ,\dark_cont_18_reg_9849[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_18_reg_9849_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_18_reg_9849[0]_i_6_n_0 ,\dark_cont_18_reg_9849[0]_i_7_n_0 ,\dark_cont_18_reg_9849[0]_i_8_n_0 ,\dark_cont_18_reg_9849[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2__23_n_0,ram_reg_i_3__16_n_0,ram_reg_i_4__16_n_0,ram_reg_i_5__16_n_0,ram_reg_i_6__16_n_0,ram_reg_i_7__16_n_0,ram_reg_i_8__16_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_ce0_local),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000008880)) 
    ram_reg_i_1__57
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_ce0_local));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_i_2__10
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFFEFF00001000)) 
    ram_reg_i_2__23
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(Q[6]),
        .I3(ram_reg_1),
        .I4(ram_reg_6),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[5]),
        .O(ram_reg_i_2__23_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00001000)) 
    ram_reg_i_3__16
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(Q[5]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[4]),
        .O(ram_reg_i_3__16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00001000)) 
    ram_reg_i_4__16
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(Q[4]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[3]),
        .O(ram_reg_i_4__16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00001000)) 
    ram_reg_i_5__16
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(Q[3]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[2]),
        .O(ram_reg_i_5__16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00001000)) 
    ram_reg_i_6__16
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[2]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[1]),
        .O(ram_reg_i_6__16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00001000)) 
    ram_reg_i_7__16
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422[0]),
        .O(ram_reg_i_7__16_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_8__16
       (.I0(ADDRARDADDR),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .I3(ram_reg_6),
        .I4(ram_reg_1),
        .I5(Q[0]),
        .O(ram_reg_i_8__16_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb
   (DOADO,
    DOBDO,
    ap_clk,
    ADDRARDADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    trunc_ln29_reg_7864,
    Q,
    ram_reg_3,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ap_enable_reg_pp0_iter2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input [3:0]trunc_ln29_reg_7864;
  input [6:0]Q;
  input ram_reg_3;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_4;
  input ram_reg_5;
  input [0:0]ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ap_enable_reg_pp0_iter2;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce1_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [0:0]ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_3__9_n_0;
  wire ram_reg_i_4__9_n_0;
  wire ram_reg_i_5__9_n_0;
  wire ram_reg_i_6__9_n_0;
  wire ram_reg_i_7__9_n_0;
  wire ram_reg_i_8__9_n_0;
  wire ram_reg_i_9__7_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__9_n_0,ram_reg_i_4__9_n_0,ram_reg_i_5__9_n_0,ram_reg_i_6__9_n_0,ram_reg_i_7__9_n_0,ram_reg_i_8__9_n_0,ram_reg_i_9__7_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram_reg_i_1__8
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(trunc_ln29_reg_7864[0]),
        .I3(trunc_ln29_reg_7864[2]),
        .I4(trunc_ln29_reg_7864[3]),
        .I5(trunc_ln29_reg_7864[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce0_local));
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_reg_i_2__45
       (.I0(ram_reg_3),
        .I1(ram_reg_16),
        .I2(ram_reg_5),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_2),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce1_local));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_3__9
       (.I0(Q[6]),
        .I1(ram_reg_3),
        .I2(ram_reg_16),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(ram_reg_17),
        .O(ram_reg_i_3__9_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_4__9
       (.I0(Q[5]),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(ram_reg_15),
        .O(ram_reg_i_4__9_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_5__9
       (.I0(Q[4]),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(ram_reg_14),
        .O(ram_reg_i_5__9_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_6__9
       (.I0(Q[3]),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(ram_reg_13),
        .O(ram_reg_i_6__9_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_7__9
       (.I0(Q[2]),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_9),
        .I4(ram_reg_10),
        .I5(ram_reg_12),
        .O(ram_reg_i_7__9_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_8__9
       (.I0(Q[1]),
        .I1(ram_reg_7),
        .I2(ram_reg_8),
        .I3(ram_reg_9),
        .I4(ram_reg_10),
        .I5(ram_reg_11),
        .O(ram_reg_i_8__9_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_9__7
       (.I0(Q[0]),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(ram_reg_6),
        .O(ram_reg_i_9__7_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_10
   (DOADO,
    DOBDO,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_0,
    trunc_ln29_reg_7864,
    ram_reg_1,
    ram_reg_2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    ram_reg_6,
    Q,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    \bright_cont_2_reg_9662_reg[0]_i_16 ,
    \bright_cont_2_reg_9662_reg[0]_i_11 ,
    \bright_cont_2_reg_9662_reg[0]_i_21_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_31_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_21_1 ,
    \bright_cont_2_reg_9662_reg[0]_i_31_1 ,
    \bright_cont_2_reg_9662_reg[0]_i_21_2 ,
    \bright_cont_2_reg_9662_reg[0]_i_10 ,
    \bright_cont_2_reg_9662_reg[0]_i_13 ,
    \bright_cont_2_reg_9662_reg[0]_i_12 ,
    \bright_cont_2_reg_9662_reg[0]_i_15 ,
    \bright_cont_2_reg_9662_reg[0]_i_14 ,
    \bright_cont_2_reg_9662_reg[0]_i_17 ,
    \bright_cont_2_reg_9662_reg[0]_i_16_0 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_0;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_1;
  input ram_reg_2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_6;
  input [6:0]Q;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input [0:0]ram_reg_16;
  input [0:0]\bright_cont_2_reg_9662_reg[0]_i_16 ;
  input \bright_cont_2_reg_9662_reg[0]_i_11 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_0 ;
  input \bright_cont_2_reg_9662_reg[0]_i_31_0 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_1 ;
  input \bright_cont_2_reg_9662_reg[0]_i_31_1 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_2 ;
  input \bright_cont_2_reg_9662_reg[0]_i_10 ;
  input \bright_cont_2_reg_9662_reg[0]_i_13 ;
  input \bright_cont_2_reg_9662_reg[0]_i_12 ;
  input \bright_cont_2_reg_9662_reg[0]_i_15 ;
  input \bright_cont_2_reg_9662_reg[0]_i_14 ;
  input \bright_cont_2_reg_9662_reg[0]_i_17 ;
  input \bright_cont_2_reg_9662_reg[0]_i_16_0 ;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_2_reg_9662[0]_i_36_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_40_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_44_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_48_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_52_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_56_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_60_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_64_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_10 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_11 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_12 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_13 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_14 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_15 ;
  wire [0:0]\bright_cont_2_reg_9662_reg[0]_i_16 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_16_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_17 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_0 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_1 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_2 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_31_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_31_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce1_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire [0:0]ram_reg_16;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_3__10_n_0;
  wire ram_reg_i_4__10_n_0;
  wire ram_reg_i_5__10_n_0;
  wire ram_reg_i_6__10_n_0;
  wire ram_reg_i_7__10_n_0;
  wire ram_reg_i_8__10_n_0;
  wire ram_reg_i_9__8_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_36 
       (.I0(DOBDO[6]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21_0 [6]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_1 [6]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_2 [6]),
        .O(\bright_cont_2_reg_9662[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_40 
       (.I0(DOBDO[7]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21_0 [7]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_1 [7]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_2 [7]),
        .O(\bright_cont_2_reg_9662[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_44 
       (.I0(DOBDO[4]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21_0 [4]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_1 [4]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_2 [4]),
        .O(\bright_cont_2_reg_9662[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_48 
       (.I0(DOBDO[5]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21_0 [5]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_1 [5]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_2 [5]),
        .O(\bright_cont_2_reg_9662[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_52 
       (.I0(DOBDO[2]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21_0 [2]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_1 [2]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_2 [2]),
        .O(\bright_cont_2_reg_9662[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_56 
       (.I0(DOBDO[3]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21_0 [3]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_1 [3]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_2 [3]),
        .O(\bright_cont_2_reg_9662[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_60 
       (.I0(DOBDO[0]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21_0 [0]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_1 [0]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_2 [0]),
        .O(\bright_cont_2_reg_9662[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_64 
       (.I0(DOBDO[1]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21_0 [1]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_1 [1]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_2 [1]),
        .O(\bright_cont_2_reg_9662[0]_i_64_n_0 ));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_19 
       (.I0(\bright_cont_2_reg_9662[0]_i_36_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ),
        .S(\bright_cont_2_reg_9662_reg[0]_i_16 ));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_21 
       (.I0(\bright_cont_2_reg_9662[0]_i_40_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_11 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ),
        .S(\bright_cont_2_reg_9662_reg[0]_i_16 ));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_23 
       (.I0(\bright_cont_2_reg_9662[0]_i_44_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ),
        .S(\bright_cont_2_reg_9662_reg[0]_i_16 ));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_25 
       (.I0(\bright_cont_2_reg_9662[0]_i_48_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ),
        .S(\bright_cont_2_reg_9662_reg[0]_i_16 ));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_27 
       (.I0(\bright_cont_2_reg_9662[0]_i_52_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ),
        .S(\bright_cont_2_reg_9662_reg[0]_i_16 ));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_29 
       (.I0(\bright_cont_2_reg_9662[0]_i_56_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ),
        .S(\bright_cont_2_reg_9662_reg[0]_i_16 ));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_31 
       (.I0(\bright_cont_2_reg_9662[0]_i_60_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_16_0 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ),
        .S(\bright_cont_2_reg_9662_reg[0]_i_16 ));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_33 
       (.I0(\bright_cont_2_reg_9662[0]_i_64_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ),
        .S(\bright_cont_2_reg_9662_reg[0]_i_16 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__10_n_0,ram_reg_i_4__10_n_0,ram_reg_i_5__10_n_0,ram_reg_i_6__10_n_0,ram_reg_i_7__10_n_0,ram_reg_i_8__10_n_0,ram_reg_i_9__8_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_i_1__0
       (.I0(trunc_ln29_reg_7864[0]),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(trunc_ln29_reg_7864[2]),
        .I4(trunc_ln29_reg_7864[3]),
        .I5(trunc_ln29_reg_7864[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce0_local));
  LUT6 #(
    .INIT(64'h6000000000000000)) 
    ram_reg_i_2__0
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_2),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce1_local));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_3__10
       (.I0(ram_reg_6),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(Q[6]),
        .O(ram_reg_i_3__10_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_4__10
       (.I0(ram_reg_7),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(Q[5]),
        .O(ram_reg_i_4__10_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_5__10
       (.I0(ram_reg_8),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(Q[4]),
        .O(ram_reg_i_5__10_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_6__10
       (.I0(ram_reg_9),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(Q[3]),
        .O(ram_reg_i_6__10_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_7__10
       (.I0(ram_reg_10),
        .I1(ram_reg_11),
        .I2(ram_reg_12),
        .I3(ram_reg_5),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(Q[2]),
        .O(ram_reg_i_7__10_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_8__10
       (.I0(ram_reg_13),
        .I1(ram_reg_11),
        .I2(ram_reg_12),
        .I3(ram_reg_14),
        .I4(ram_reg_15),
        .I5(Q[1]),
        .O(ram_reg_i_8__10_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_9__8
       (.I0(ram_reg_16),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(Q[0]),
        .O(ram_reg_i_9__8_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_100
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    CO,
    \dark_cont_20_reg_9871[0]_i_9_0 ,
    ap_clk,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_13,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    \bright_cont_20_reg_9860[0]_i_6_0 ,
    Q,
    \bright_cont_20_reg_9860[0]_i_6_1 ,
    \bright_cont_20_reg_9860[0]_i_9_0 ,
    \bright_cont_20_reg_9860[0]_i_6_2 ,
    DOADO,
    \bright_cont_12_reg_9772[0]_i_16 ,
    \bright_cont_12_reg_9772[0]_i_11 ,
    \bright_cont_12_reg_9772[0]_i_16_0 ,
    \bright_cont_12_reg_9772[0]_i_11_0 ,
    \bright_cont_20_reg_9860[0]_i_6_3 ,
    \bright_cont_20_reg_9860[0]_i_6_4 ,
    \bright_cont_20_reg_9860[0]_i_6_5 ,
    \bright_cont_20_reg_9860[0]_i_7_0 ,
    \bright_cont_20_reg_9860[0]_i_7_1 ,
    \bright_cont_20_reg_9860[0]_i_7_2 ,
    \bright_cont_20_reg_9860[0]_i_7_3 ,
    \bright_cont_20_reg_9860[0]_i_7_4 ,
    \bright_cont_20_reg_9860[0]_i_7_5 ,
    \bright_cont_20_reg_9860[0]_i_8_0 ,
    \bright_cont_20_reg_9860[0]_i_8_1 ,
    \bright_cont_20_reg_9860[0]_i_8_2 ,
    \bright_cont_20_reg_9860[0]_i_8_3 ,
    \bright_cont_20_reg_9860[0]_i_8_4 ,
    \bright_cont_20_reg_9860[0]_i_8_5 ,
    \bright_cont_20_reg_9860[0]_i_9_1 ,
    \bright_cont_20_reg_9860[0]_i_9_2 ,
    \bright_cont_20_reg_9860[0]_i_9_3 ,
    \bright_cont_20_reg_9860[0]_i_9_4 ,
    \bright_cont_20_reg_9860[0]_i_9_5 ,
    \bright_cont_20_reg_9860[0]_i_9_6 );
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output [0:0]CO;
  output [0:0]\dark_cont_20_reg_9871[0]_i_9_0 ;
  input ap_clk;
  input ram_reg_9;
  input [4:0]ram_reg_10;
  input [0:0]ram_reg_11;
  input [0:0]ram_reg_12;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_13;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input \bright_cont_20_reg_9860[0]_i_6_0 ;
  input [0:0]Q;
  input \bright_cont_20_reg_9860[0]_i_6_1 ;
  input \bright_cont_20_reg_9860[0]_i_9_0 ;
  input \bright_cont_20_reg_9860[0]_i_6_2 ;
  input [7:0]DOADO;
  input \bright_cont_12_reg_9772[0]_i_16 ;
  input [7:0]\bright_cont_12_reg_9772[0]_i_11 ;
  input \bright_cont_12_reg_9772[0]_i_16_0 ;
  input [7:0]\bright_cont_12_reg_9772[0]_i_11_0 ;
  input \bright_cont_20_reg_9860[0]_i_6_3 ;
  input \bright_cont_20_reg_9860[0]_i_6_4 ;
  input \bright_cont_20_reg_9860[0]_i_6_5 ;
  input \bright_cont_20_reg_9860[0]_i_7_0 ;
  input \bright_cont_20_reg_9860[0]_i_7_1 ;
  input \bright_cont_20_reg_9860[0]_i_7_2 ;
  input \bright_cont_20_reg_9860[0]_i_7_3 ;
  input \bright_cont_20_reg_9860[0]_i_7_4 ;
  input \bright_cont_20_reg_9860[0]_i_7_5 ;
  input \bright_cont_20_reg_9860[0]_i_8_0 ;
  input \bright_cont_20_reg_9860[0]_i_8_1 ;
  input \bright_cont_20_reg_9860[0]_i_8_2 ;
  input \bright_cont_20_reg_9860[0]_i_8_3 ;
  input \bright_cont_20_reg_9860[0]_i_8_4 ;
  input \bright_cont_20_reg_9860[0]_i_8_5 ;
  input \bright_cont_20_reg_9860[0]_i_9_1 ;
  input \bright_cont_20_reg_9860[0]_i_9_2 ;
  input \bright_cont_20_reg_9860[0]_i_9_3 ;
  input \bright_cont_20_reg_9860[0]_i_9_4 ;
  input \bright_cont_20_reg_9860[0]_i_9_5 ;
  input \bright_cont_20_reg_9860[0]_i_9_6 ;

  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_12_reg_9772[0]_i_11 ;
  wire [7:0]\bright_cont_12_reg_9772[0]_i_11_0 ;
  wire \bright_cont_12_reg_9772[0]_i_16 ;
  wire \bright_cont_12_reg_9772[0]_i_16_0 ;
  wire \bright_cont_20_reg_9860[0]_i_10_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_11_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_12_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_13_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_14_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_15_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_16_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_17_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_2_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_3_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_4_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_5_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_6_0 ;
  wire \bright_cont_20_reg_9860[0]_i_6_1 ;
  wire \bright_cont_20_reg_9860[0]_i_6_2 ;
  wire \bright_cont_20_reg_9860[0]_i_6_3 ;
  wire \bright_cont_20_reg_9860[0]_i_6_4 ;
  wire \bright_cont_20_reg_9860[0]_i_6_5 ;
  wire \bright_cont_20_reg_9860[0]_i_6_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_7_0 ;
  wire \bright_cont_20_reg_9860[0]_i_7_1 ;
  wire \bright_cont_20_reg_9860[0]_i_7_2 ;
  wire \bright_cont_20_reg_9860[0]_i_7_3 ;
  wire \bright_cont_20_reg_9860[0]_i_7_4 ;
  wire \bright_cont_20_reg_9860[0]_i_7_5 ;
  wire \bright_cont_20_reg_9860[0]_i_7_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_8_0 ;
  wire \bright_cont_20_reg_9860[0]_i_8_1 ;
  wire \bright_cont_20_reg_9860[0]_i_8_2 ;
  wire \bright_cont_20_reg_9860[0]_i_8_3 ;
  wire \bright_cont_20_reg_9860[0]_i_8_4 ;
  wire \bright_cont_20_reg_9860[0]_i_8_5 ;
  wire \bright_cont_20_reg_9860[0]_i_8_n_0 ;
  wire \bright_cont_20_reg_9860[0]_i_9_0 ;
  wire \bright_cont_20_reg_9860[0]_i_9_1 ;
  wire \bright_cont_20_reg_9860[0]_i_9_2 ;
  wire \bright_cont_20_reg_9860[0]_i_9_3 ;
  wire \bright_cont_20_reg_9860[0]_i_9_4 ;
  wire \bright_cont_20_reg_9860[0]_i_9_5 ;
  wire \bright_cont_20_reg_9860[0]_i_9_6 ;
  wire \bright_cont_20_reg_9860[0]_i_9_n_0 ;
  wire \bright_cont_20_reg_9860_reg[0]_i_1_n_1 ;
  wire \bright_cont_20_reg_9860_reg[0]_i_1_n_2 ;
  wire \bright_cont_20_reg_9860_reg[0]_i_1_n_3 ;
  wire \dark_cont_20_reg_9871[0]_i_2_n_0 ;
  wire \dark_cont_20_reg_9871[0]_i_3_n_0 ;
  wire \dark_cont_20_reg_9871[0]_i_4_n_0 ;
  wire \dark_cont_20_reg_9871[0]_i_5_n_0 ;
  wire \dark_cont_20_reg_9871[0]_i_6_n_0 ;
  wire \dark_cont_20_reg_9871[0]_i_7_n_0 ;
  wire \dark_cont_20_reg_9871[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_20_reg_9871[0]_i_9_0 ;
  wire \dark_cont_20_reg_9871[0]_i_9_n_0 ;
  wire \dark_cont_20_reg_9871_reg[0]_i_1_n_1 ;
  wire \dark_cont_20_reg_9871_reg[0]_i_1_n_2 ;
  wire \dark_cont_20_reg_9871_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [0:0]ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [3:0]\NLW_bright_cont_20_reg_9860_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_20_reg_9871_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_19 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0[6]),
        .I1(DOADO[6]),
        .I2(\bright_cont_12_reg_9772[0]_i_16 ),
        .I3(\bright_cont_12_reg_9772[0]_i_11 [6]),
        .I4(\bright_cont_12_reg_9772[0]_i_16_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_11_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_23 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0[7]),
        .I1(DOADO[7]),
        .I2(\bright_cont_12_reg_9772[0]_i_16 ),
        .I3(\bright_cont_12_reg_9772[0]_i_11 [7]),
        .I4(\bright_cont_12_reg_9772[0]_i_16_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_11_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_27 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0[4]),
        .I1(DOADO[4]),
        .I2(\bright_cont_12_reg_9772[0]_i_16 ),
        .I3(\bright_cont_12_reg_9772[0]_i_11 [4]),
        .I4(\bright_cont_12_reg_9772[0]_i_16_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_11_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_31 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0[5]),
        .I1(DOADO[5]),
        .I2(\bright_cont_12_reg_9772[0]_i_16 ),
        .I3(\bright_cont_12_reg_9772[0]_i_11 [5]),
        .I4(\bright_cont_12_reg_9772[0]_i_16_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_11_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_35 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0[2]),
        .I1(DOADO[2]),
        .I2(\bright_cont_12_reg_9772[0]_i_16 ),
        .I3(\bright_cont_12_reg_9772[0]_i_11 [2]),
        .I4(\bright_cont_12_reg_9772[0]_i_16_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_11_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_39 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0[3]),
        .I1(DOADO[3]),
        .I2(\bright_cont_12_reg_9772[0]_i_16 ),
        .I3(\bright_cont_12_reg_9772[0]_i_11 [3]),
        .I4(\bright_cont_12_reg_9772[0]_i_16_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_11_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_43 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0[0]),
        .I1(DOADO[0]),
        .I2(\bright_cont_12_reg_9772[0]_i_16 ),
        .I3(\bright_cont_12_reg_9772[0]_i_11 [0]),
        .I4(\bright_cont_12_reg_9772[0]_i_16_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_11_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_47 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0[1]),
        .I1(DOADO[1]),
        .I2(\bright_cont_12_reg_9772[0]_i_16 ),
        .I3(\bright_cont_12_reg_9772[0]_i_11 [1]),
        .I4(\bright_cont_12_reg_9772[0]_i_16_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_11_0 [1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_20_reg_9860[0]_i_10 
       (.I0(ram_reg_2),
        .I1(\bright_cont_20_reg_9860[0]_i_6_3 ),
        .I2(Q),
        .I3(\bright_cont_20_reg_9860[0]_i_6_4 ),
        .I4(\bright_cont_20_reg_9860[0]_i_9_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_6_5 ),
        .O(\bright_cont_20_reg_9860[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_20_reg_9860[0]_i_11 
       (.I0(ram_reg_1),
        .I1(\bright_cont_20_reg_9860[0]_i_6_0 ),
        .I2(Q),
        .I3(\bright_cont_20_reg_9860[0]_i_6_1 ),
        .I4(\bright_cont_20_reg_9860[0]_i_9_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_6_2 ),
        .O(\bright_cont_20_reg_9860[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_20_reg_9860[0]_i_12 
       (.I0(ram_reg_4),
        .I1(\bright_cont_20_reg_9860[0]_i_7_3 ),
        .I2(Q),
        .I3(\bright_cont_20_reg_9860[0]_i_7_4 ),
        .I4(\bright_cont_20_reg_9860[0]_i_9_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_7_5 ),
        .O(\bright_cont_20_reg_9860[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_20_reg_9860[0]_i_13 
       (.I0(ram_reg_3),
        .I1(\bright_cont_20_reg_9860[0]_i_7_0 ),
        .I2(Q),
        .I3(\bright_cont_20_reg_9860[0]_i_7_1 ),
        .I4(\bright_cont_20_reg_9860[0]_i_9_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_7_2 ),
        .O(\bright_cont_20_reg_9860[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_20_reg_9860[0]_i_14 
       (.I0(ram_reg_6),
        .I1(\bright_cont_20_reg_9860[0]_i_8_3 ),
        .I2(Q),
        .I3(\bright_cont_20_reg_9860[0]_i_8_4 ),
        .I4(\bright_cont_20_reg_9860[0]_i_9_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_8_5 ),
        .O(\bright_cont_20_reg_9860[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_20_reg_9860[0]_i_15 
       (.I0(ram_reg_5),
        .I1(\bright_cont_20_reg_9860[0]_i_8_0 ),
        .I2(Q),
        .I3(\bright_cont_20_reg_9860[0]_i_8_1 ),
        .I4(\bright_cont_20_reg_9860[0]_i_9_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_8_2 ),
        .O(\bright_cont_20_reg_9860[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_20_reg_9860[0]_i_16 
       (.I0(ram_reg_8),
        .I1(\bright_cont_20_reg_9860[0]_i_9_4 ),
        .I2(Q),
        .I3(\bright_cont_20_reg_9860[0]_i_9_5 ),
        .I4(\bright_cont_20_reg_9860[0]_i_9_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_9_6 ),
        .O(\bright_cont_20_reg_9860[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_20_reg_9860[0]_i_17 
       (.I0(ram_reg_7),
        .I1(\bright_cont_20_reg_9860[0]_i_9_1 ),
        .I2(Q),
        .I3(\bright_cont_20_reg_9860[0]_i_9_2 ),
        .I4(\bright_cont_20_reg_9860[0]_i_9_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_9_3 ),
        .O(\bright_cont_20_reg_9860[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_20_reg_9860[0]_i_2 
       (.I0(\bright_cont_20_reg_9860[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\bright_cont_20_reg_9860[0]_i_11_n_0 ),
        .O(\bright_cont_20_reg_9860[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_20_reg_9860[0]_i_3 
       (.I0(\bright_cont_20_reg_9860[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\bright_cont_20_reg_9860[0]_i_13_n_0 ),
        .O(\bright_cont_20_reg_9860[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_20_reg_9860[0]_i_4 
       (.I0(\bright_cont_20_reg_9860[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\bright_cont_20_reg_9860[0]_i_15_n_0 ),
        .O(\bright_cont_20_reg_9860[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_20_reg_9860[0]_i_5 
       (.I0(\bright_cont_20_reg_9860[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\bright_cont_20_reg_9860[0]_i_17_n_0 ),
        .O(\bright_cont_20_reg_9860[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_20_reg_9860[0]_i_6 
       (.I0(\bright_cont_20_reg_9860[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\bright_cont_20_reg_9860[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_20_reg_9860[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_20_reg_9860[0]_i_7 
       (.I0(\bright_cont_20_reg_9860[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\bright_cont_20_reg_9860[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_20_reg_9860[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_20_reg_9860[0]_i_8 
       (.I0(\bright_cont_20_reg_9860[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\bright_cont_20_reg_9860[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_20_reg_9860[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_20_reg_9860[0]_i_9 
       (.I0(\bright_cont_20_reg_9860[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\bright_cont_20_reg_9860[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_20_reg_9860[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_20_reg_9860_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_20_reg_9860_reg[0]_i_1_n_1 ,\bright_cont_20_reg_9860_reg[0]_i_1_n_2 ,\bright_cont_20_reg_9860_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_20_reg_9860[0]_i_2_n_0 ,\bright_cont_20_reg_9860[0]_i_3_n_0 ,\bright_cont_20_reg_9860[0]_i_4_n_0 ,\bright_cont_20_reg_9860[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_20_reg_9860_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_20_reg_9860[0]_i_6_n_0 ,\bright_cont_20_reg_9860[0]_i_7_n_0 ,\bright_cont_20_reg_9860[0]_i_8_n_0 ,\bright_cont_20_reg_9860[0]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_20_reg_9871[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_20_reg_9860[0]_i_10_n_0 ),
        .I2(\bright_cont_20_reg_9860[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_20_reg_9871[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_20_reg_9871[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_20_reg_9860[0]_i_12_n_0 ),
        .I2(\bright_cont_20_reg_9860[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_20_reg_9871[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_20_reg_9871[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_20_reg_9860[0]_i_14_n_0 ),
        .I2(\bright_cont_20_reg_9860[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_20_reg_9871[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_20_reg_9871[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_20_reg_9860[0]_i_16_n_0 ),
        .I2(\bright_cont_20_reg_9860[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_20_reg_9871[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_20_reg_9871[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_20_reg_9860[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\bright_cont_20_reg_9860[0]_i_11_n_0 ),
        .O(\dark_cont_20_reg_9871[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_20_reg_9871[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_20_reg_9860[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\bright_cont_20_reg_9860[0]_i_13_n_0 ),
        .O(\dark_cont_20_reg_9871[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_20_reg_9871[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_20_reg_9860[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\bright_cont_20_reg_9860[0]_i_15_n_0 ),
        .O(\dark_cont_20_reg_9871[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_20_reg_9871[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_20_reg_9860[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\bright_cont_20_reg_9860[0]_i_17_n_0 ),
        .O(\dark_cont_20_reg_9871[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_20_reg_9871_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_20_reg_9871[0]_i_9_0 ,\dark_cont_20_reg_9871_reg[0]_i_1_n_1 ,\dark_cont_20_reg_9871_reg[0]_i_1_n_2 ,\dark_cont_20_reg_9871_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_20_reg_9871[0]_i_2_n_0 ,\dark_cont_20_reg_9871[0]_i_3_n_0 ,\dark_cont_20_reg_9871[0]_i_4_n_0 ,\dark_cont_20_reg_9871[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_20_reg_9871_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_20_reg_9871[0]_i_6_n_0 ,\dark_cont_20_reg_9871[0]_i_7_n_0 ,\dark_cont_20_reg_9871[0]_i_8_n_0 ,\dark_cont_20_reg_9871[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_10,ram_reg_11,ram_reg_12,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    ram_reg_i_1__28
       (.I0(ram_reg_13),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_14),
        .I4(ram_reg_15),
        .I5(ram_reg_16),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_101
   (DOADO,
    ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ADDRARDADDR,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    trunc_ln29_reg_7864_pp0_iter1_reg);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local;
  input ap_clk;
  input ram_reg_1;
  input [2:0]ram_reg_2;
  input [1:0]ADDRARDADDR;
  input [0:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;

  wire [1:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [2:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ADDRARDADDR,ram_reg_3,ram_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0088008000000000)) 
    ram_reg_i_1__35
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_102
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_0 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_2 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_3 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_4 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_5 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_6 ,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    DOBDO,
    ram_reg_i_31__0_0,
    ram_reg_i_19__1_0,
    ram_reg_i_19__1_1,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_i_33__0_0);
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_0 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_2 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_3 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_4 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_5 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_6 ;
  input ap_clk;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input [7:0]DOBDO;
  input ram_reg_i_31__0_0;
  input [7:0]ram_reg_i_19__1_0;
  input [7:0]ram_reg_i_19__1_1;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_i_33__0_0;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire [4:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_19__1_0;
  wire [7:0]ram_reg_i_19__1_1;
  wire ram_reg_i_31__0_0;
  wire ram_reg_i_33__0_0;
  wire ram_reg_i_36__0_n_0;
  wire ram_reg_i_40__0_n_0;
  wire ram_reg_i_44__0_n_0;
  wire ram_reg_i_48__0_n_0;
  wire ram_reg_i_52__0_n_0;
  wire ram_reg_i_56__0_n_0;
  wire ram_reg_i_60_n_0;
  wire ram_reg_i_64_n_0;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ram_reg_3,ram_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 ram_reg_i_19__1
       (.I0(ram_reg_i_36__0_n_0),
        .I1(ram_reg_10),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0 ),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    ram_reg_i_1__19
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local));
  MUXF7 ram_reg_i_21__1
       (.I0(ram_reg_i_40__0_n_0),
        .I1(ram_reg_11),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_0 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_23__0
       (.I0(ram_reg_i_44__0_n_0),
        .I1(ram_reg_12),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_1 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_25__0
       (.I0(ram_reg_i_48__0_n_0),
        .I1(ram_reg_13),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_2 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_27__0
       (.I0(ram_reg_i_52__0_n_0),
        .I1(ram_reg_14),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_3 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_29__0
       (.I0(ram_reg_i_56__0_n_0),
        .I1(ram_reg_15),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_4 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_31__0
       (.I0(ram_reg_i_60_n_0),
        .I1(ram_reg_16),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_5 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_33__0
       (.I0(ram_reg_i_64_n_0),
        .I1(ram_reg_17),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_6 ),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_36__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_31__0_0),
        .I3(ram_reg_i_19__1_0[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_1[7]),
        .O(ram_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_40__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_31__0_0),
        .I3(ram_reg_i_19__1_0[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_1[6]),
        .O(ram_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_44__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_31__0_0),
        .I3(ram_reg_i_19__1_0[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_1[5]),
        .O(ram_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_48__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_31__0_0),
        .I3(ram_reg_i_19__1_0[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_1[4]),
        .O(ram_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_52__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_31__0_0),
        .I3(ram_reg_i_19__1_0[3]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_1[3]),
        .O(ram_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_56__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_31__0_0),
        .I3(ram_reg_i_19__1_0[2]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_1[2]),
        .O(ram_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_60
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_31__0_0),
        .I3(ram_reg_i_19__1_0[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_1[1]),
        .O(ram_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_64
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_33__0_0),
        .I3(ram_reg_i_19__1_0[0]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_1[0]),
        .O(ram_reg_i_64_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_103
   (ram_reg_0,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    trunc_ln29_reg_7864_pp0_iter1_reg);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local;
  input ap_clk;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ram_reg_3,ram_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0008008800000000)) 
    ram_reg_i_1__33
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_104
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local,
    ADDRARDADDR,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    CO,
    \dark_cont_12_reg_9783[0]_i_9_0 ,
    ap_clk,
    ram_reg_9,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ap_enable_reg_pp0_iter2,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    \bright_cont_12_reg_9772[0]_i_6_0 ,
    Q,
    \bright_cont_12_reg_9772[0]_i_6_1 ,
    \bright_cont_12_reg_9772[0]_i_9_0 ,
    \bright_cont_12_reg_9772[0]_i_6_2 ,
    DOADO,
    \bright_cont_20_reg_9860[0]_i_16 ,
    \bright_cont_20_reg_9860[0]_i_11 ,
    \bright_cont_20_reg_9860[0]_i_16_0 ,
    \bright_cont_20_reg_9860[0]_i_11_0 ,
    \bright_cont_12_reg_9772[0]_i_6_3 ,
    \bright_cont_12_reg_9772[0]_i_6_4 ,
    \bright_cont_12_reg_9772[0]_i_6_5 ,
    \bright_cont_12_reg_9772[0]_i_7_0 ,
    \bright_cont_12_reg_9772[0]_i_7_1 ,
    \bright_cont_12_reg_9772[0]_i_7_2 ,
    \bright_cont_12_reg_9772[0]_i_7_3 ,
    \bright_cont_12_reg_9772[0]_i_7_4 ,
    \bright_cont_12_reg_9772[0]_i_7_5 ,
    \bright_cont_12_reg_9772[0]_i_8_0 ,
    \bright_cont_12_reg_9772[0]_i_8_1 ,
    \bright_cont_12_reg_9772[0]_i_8_2 ,
    \bright_cont_12_reg_9772[0]_i_8_3 ,
    \bright_cont_12_reg_9772[0]_i_8_4 ,
    \bright_cont_12_reg_9772[0]_i_8_5 ,
    \bright_cont_12_reg_9772[0]_i_9_1 ,
    \bright_cont_12_reg_9772[0]_i_9_2 ,
    \bright_cont_12_reg_9772[0]_i_9_3 ,
    \bright_cont_12_reg_9772[0]_i_9_4 ,
    \bright_cont_12_reg_9772[0]_i_9_5 ,
    \bright_cont_12_reg_9772[0]_i_9_6 );
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local;
  output [6:0]ADDRARDADDR;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output [0:0]CO;
  output [0:0]\dark_cont_12_reg_9783[0]_i_9_0 ;
  input ap_clk;
  input ram_reg_9;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_10;
  input [4:0]ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_17;
  input ram_reg_18;
  input [0:0]ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input [0:0]ram_reg_28;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input \bright_cont_12_reg_9772[0]_i_6_0 ;
  input [0:0]Q;
  input \bright_cont_12_reg_9772[0]_i_6_1 ;
  input \bright_cont_12_reg_9772[0]_i_9_0 ;
  input \bright_cont_12_reg_9772[0]_i_6_2 ;
  input [7:0]DOADO;
  input \bright_cont_20_reg_9860[0]_i_16 ;
  input [7:0]\bright_cont_20_reg_9860[0]_i_11 ;
  input \bright_cont_20_reg_9860[0]_i_16_0 ;
  input [7:0]\bright_cont_20_reg_9860[0]_i_11_0 ;
  input \bright_cont_12_reg_9772[0]_i_6_3 ;
  input \bright_cont_12_reg_9772[0]_i_6_4 ;
  input \bright_cont_12_reg_9772[0]_i_6_5 ;
  input \bright_cont_12_reg_9772[0]_i_7_0 ;
  input \bright_cont_12_reg_9772[0]_i_7_1 ;
  input \bright_cont_12_reg_9772[0]_i_7_2 ;
  input \bright_cont_12_reg_9772[0]_i_7_3 ;
  input \bright_cont_12_reg_9772[0]_i_7_4 ;
  input \bright_cont_12_reg_9772[0]_i_7_5 ;
  input \bright_cont_12_reg_9772[0]_i_8_0 ;
  input \bright_cont_12_reg_9772[0]_i_8_1 ;
  input \bright_cont_12_reg_9772[0]_i_8_2 ;
  input \bright_cont_12_reg_9772[0]_i_8_3 ;
  input \bright_cont_12_reg_9772[0]_i_8_4 ;
  input \bright_cont_12_reg_9772[0]_i_8_5 ;
  input \bright_cont_12_reg_9772[0]_i_9_1 ;
  input \bright_cont_12_reg_9772[0]_i_9_2 ;
  input \bright_cont_12_reg_9772[0]_i_9_3 ;
  input \bright_cont_12_reg_9772[0]_i_9_4 ;
  input \bright_cont_12_reg_9772[0]_i_9_5 ;
  input \bright_cont_12_reg_9772[0]_i_9_6 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_12_reg_9772[0]_i_10_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_11_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_12_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_13_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_14_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_15_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_16_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_17_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_2_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_3_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_4_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_5_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_6_0 ;
  wire \bright_cont_12_reg_9772[0]_i_6_1 ;
  wire \bright_cont_12_reg_9772[0]_i_6_2 ;
  wire \bright_cont_12_reg_9772[0]_i_6_3 ;
  wire \bright_cont_12_reg_9772[0]_i_6_4 ;
  wire \bright_cont_12_reg_9772[0]_i_6_5 ;
  wire \bright_cont_12_reg_9772[0]_i_6_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_7_0 ;
  wire \bright_cont_12_reg_9772[0]_i_7_1 ;
  wire \bright_cont_12_reg_9772[0]_i_7_2 ;
  wire \bright_cont_12_reg_9772[0]_i_7_3 ;
  wire \bright_cont_12_reg_9772[0]_i_7_4 ;
  wire \bright_cont_12_reg_9772[0]_i_7_5 ;
  wire \bright_cont_12_reg_9772[0]_i_7_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_8_0 ;
  wire \bright_cont_12_reg_9772[0]_i_8_1 ;
  wire \bright_cont_12_reg_9772[0]_i_8_2 ;
  wire \bright_cont_12_reg_9772[0]_i_8_3 ;
  wire \bright_cont_12_reg_9772[0]_i_8_4 ;
  wire \bright_cont_12_reg_9772[0]_i_8_5 ;
  wire \bright_cont_12_reg_9772[0]_i_8_n_0 ;
  wire \bright_cont_12_reg_9772[0]_i_9_0 ;
  wire \bright_cont_12_reg_9772[0]_i_9_1 ;
  wire \bright_cont_12_reg_9772[0]_i_9_2 ;
  wire \bright_cont_12_reg_9772[0]_i_9_3 ;
  wire \bright_cont_12_reg_9772[0]_i_9_4 ;
  wire \bright_cont_12_reg_9772[0]_i_9_5 ;
  wire \bright_cont_12_reg_9772[0]_i_9_6 ;
  wire \bright_cont_12_reg_9772[0]_i_9_n_0 ;
  wire \bright_cont_12_reg_9772_reg[0]_i_1_n_1 ;
  wire \bright_cont_12_reg_9772_reg[0]_i_1_n_2 ;
  wire \bright_cont_12_reg_9772_reg[0]_i_1_n_3 ;
  wire [7:0]\bright_cont_20_reg_9860[0]_i_11 ;
  wire [7:0]\bright_cont_20_reg_9860[0]_i_11_0 ;
  wire \bright_cont_20_reg_9860[0]_i_16 ;
  wire \bright_cont_20_reg_9860[0]_i_16_0 ;
  wire \dark_cont_12_reg_9783[0]_i_2_n_0 ;
  wire \dark_cont_12_reg_9783[0]_i_3_n_0 ;
  wire \dark_cont_12_reg_9783[0]_i_4_n_0 ;
  wire \dark_cont_12_reg_9783[0]_i_5_n_0 ;
  wire \dark_cont_12_reg_9783[0]_i_6_n_0 ;
  wire \dark_cont_12_reg_9783[0]_i_7_n_0 ;
  wire \dark_cont_12_reg_9783[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_12_reg_9783[0]_i_9_0 ;
  wire \dark_cont_12_reg_9783[0]_i_9_n_0 ;
  wire \dark_cont_12_reg_9783_reg[0]_i_1_n_1 ;
  wire \dark_cont_12_reg_9783_reg[0]_i_1_n_2 ;
  wire \dark_cont_12_reg_9783_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [4:0]ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire [0:0]ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire [0:0]ram_reg_28;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 ;
  wire [3:0]\NLW_bright_cont_12_reg_9772_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_12_reg_9783_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_10 
       (.I0(ram_reg_2),
        .I1(\bright_cont_12_reg_9772[0]_i_6_3 ),
        .I2(Q),
        .I3(\bright_cont_12_reg_9772[0]_i_6_4 ),
        .I4(\bright_cont_12_reg_9772[0]_i_9_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_6_5 ),
        .O(\bright_cont_12_reg_9772[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_11 
       (.I0(ram_reg_1),
        .I1(\bright_cont_12_reg_9772[0]_i_6_0 ),
        .I2(Q),
        .I3(\bright_cont_12_reg_9772[0]_i_6_1 ),
        .I4(\bright_cont_12_reg_9772[0]_i_9_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_6_2 ),
        .O(\bright_cont_12_reg_9772[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_12 
       (.I0(ram_reg_4),
        .I1(\bright_cont_12_reg_9772[0]_i_7_3 ),
        .I2(Q),
        .I3(\bright_cont_12_reg_9772[0]_i_7_4 ),
        .I4(\bright_cont_12_reg_9772[0]_i_9_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_7_5 ),
        .O(\bright_cont_12_reg_9772[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_13 
       (.I0(ram_reg_3),
        .I1(\bright_cont_12_reg_9772[0]_i_7_0 ),
        .I2(Q),
        .I3(\bright_cont_12_reg_9772[0]_i_7_1 ),
        .I4(\bright_cont_12_reg_9772[0]_i_9_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_7_2 ),
        .O(\bright_cont_12_reg_9772[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_14 
       (.I0(ram_reg_6),
        .I1(\bright_cont_12_reg_9772[0]_i_8_3 ),
        .I2(Q),
        .I3(\bright_cont_12_reg_9772[0]_i_8_4 ),
        .I4(\bright_cont_12_reg_9772[0]_i_9_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_8_5 ),
        .O(\bright_cont_12_reg_9772[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_15 
       (.I0(ram_reg_5),
        .I1(\bright_cont_12_reg_9772[0]_i_8_0 ),
        .I2(Q),
        .I3(\bright_cont_12_reg_9772[0]_i_8_1 ),
        .I4(\bright_cont_12_reg_9772[0]_i_9_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_8_2 ),
        .O(\bright_cont_12_reg_9772[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_16 
       (.I0(ram_reg_8),
        .I1(\bright_cont_12_reg_9772[0]_i_9_4 ),
        .I2(Q),
        .I3(\bright_cont_12_reg_9772[0]_i_9_5 ),
        .I4(\bright_cont_12_reg_9772[0]_i_9_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_9_6 ),
        .O(\bright_cont_12_reg_9772[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_17 
       (.I0(ram_reg_7),
        .I1(\bright_cont_12_reg_9772[0]_i_9_1 ),
        .I2(Q),
        .I3(\bright_cont_12_reg_9772[0]_i_9_2 ),
        .I4(\bright_cont_12_reg_9772[0]_i_9_0 ),
        .I5(\bright_cont_12_reg_9772[0]_i_9_3 ),
        .O(\bright_cont_12_reg_9772[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_18 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0[6]),
        .I1(DOADO[6]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [6]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [6]),
        .O(ram_reg_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_12_reg_9772[0]_i_2 
       (.I0(\bright_cont_12_reg_9772[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\bright_cont_12_reg_9772[0]_i_11_n_0 ),
        .O(\bright_cont_12_reg_9772[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_22 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0[7]),
        .I1(DOADO[7]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [7]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_26 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0[4]),
        .I1(DOADO[4]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [4]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [4]),
        .O(ram_reg_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_12_reg_9772[0]_i_3 
       (.I0(\bright_cont_12_reg_9772[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\bright_cont_12_reg_9772[0]_i_13_n_0 ),
        .O(\bright_cont_12_reg_9772[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_30 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0[5]),
        .I1(DOADO[5]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [5]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_34 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0[2]),
        .I1(DOADO[2]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [2]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_38 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0[3]),
        .I1(DOADO[3]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [3]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [3]),
        .O(ram_reg_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_12_reg_9772[0]_i_4 
       (.I0(\bright_cont_12_reg_9772[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\bright_cont_12_reg_9772[0]_i_15_n_0 ),
        .O(\bright_cont_12_reg_9772[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_42 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0[0]),
        .I1(DOADO[0]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [0]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_46 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0[1]),
        .I1(DOADO[1]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [1]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [1]),
        .O(ram_reg_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_12_reg_9772[0]_i_5 
       (.I0(\bright_cont_12_reg_9772[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\bright_cont_12_reg_9772[0]_i_17_n_0 ),
        .O(\bright_cont_12_reg_9772[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_12_reg_9772[0]_i_6 
       (.I0(\bright_cont_12_reg_9772[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\bright_cont_12_reg_9772[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_12_reg_9772[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_12_reg_9772[0]_i_7 
       (.I0(\bright_cont_12_reg_9772[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\bright_cont_12_reg_9772[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_12_reg_9772[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_12_reg_9772[0]_i_8 
       (.I0(\bright_cont_12_reg_9772[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\bright_cont_12_reg_9772[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_12_reg_9772[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_12_reg_9772[0]_i_9 
       (.I0(\bright_cont_12_reg_9772[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\bright_cont_12_reg_9772[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_12_reg_9772[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_12_reg_9772_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_12_reg_9772_reg[0]_i_1_n_1 ,\bright_cont_12_reg_9772_reg[0]_i_1_n_2 ,\bright_cont_12_reg_9772_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_12_reg_9772[0]_i_2_n_0 ,\bright_cont_12_reg_9772[0]_i_3_n_0 ,\bright_cont_12_reg_9772[0]_i_4_n_0 ,\bright_cont_12_reg_9772[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_12_reg_9772_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_12_reg_9772[0]_i_6_n_0 ,\bright_cont_12_reg_9772[0]_i_7_n_0 ,\bright_cont_12_reg_9772[0]_i_8_n_0 ,\bright_cont_12_reg_9772[0]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_12_reg_9783[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_12_reg_9772[0]_i_10_n_0 ),
        .I2(\bright_cont_12_reg_9772[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_12_reg_9783[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_12_reg_9783[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_12_reg_9772[0]_i_12_n_0 ),
        .I2(\bright_cont_12_reg_9772[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_12_reg_9783[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_12_reg_9783[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_12_reg_9772[0]_i_14_n_0 ),
        .I2(\bright_cont_12_reg_9772[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_12_reg_9783[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_12_reg_9783[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_12_reg_9772[0]_i_16_n_0 ),
        .I2(\bright_cont_12_reg_9772[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_12_reg_9783[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_12_reg_9783[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_12_reg_9772[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\bright_cont_12_reg_9772[0]_i_11_n_0 ),
        .O(\dark_cont_12_reg_9783[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_12_reg_9783[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_12_reg_9772[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\bright_cont_12_reg_9772[0]_i_13_n_0 ),
        .O(\dark_cont_12_reg_9783[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_12_reg_9783[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_12_reg_9772[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\bright_cont_12_reg_9772[0]_i_15_n_0 ),
        .O(\dark_cont_12_reg_9783[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_12_reg_9783[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_12_reg_9772[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\bright_cont_12_reg_9772[0]_i_17_n_0 ),
        .O(\dark_cont_12_reg_9783[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_12_reg_9783_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_12_reg_9783[0]_i_9_0 ,\dark_cont_12_reg_9783_reg[0]_i_1_n_1 ,\dark_cont_12_reg_9783_reg[0]_i_1_n_2 ,\dark_cont_12_reg_9783_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_12_reg_9783[0]_i_2_n_0 ,\dark_cont_12_reg_9783[0]_i_3_n_0 ,\dark_cont_12_reg_9783[0]_i_4_n_0 ,\dark_cont_12_reg_9783[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_12_reg_9783_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_12_reg_9783[0]_i_6_n_0 ,\dark_cont_12_reg_9783[0]_i_7_n_0 ,\dark_cont_12_reg_9783[0]_i_8_n_0 ,\dark_cont_12_reg_9783[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB4F0F0F0B4F0F0C3)) 
    ram_reg_i_19
       (.I0(ram_reg_20),
        .I1(ram_reg_21),
        .I2(ram_reg_11[4]),
        .I3(ram_reg_11[3]),
        .I4(ram_reg_11[2]),
        .I5(ram_reg_22),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 ));
  LUT6 #(
    .INIT(64'h8000000000008800)) 
    ram_reg_i_1__60
       (.I0(ram_reg_13),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_14),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local));
  LUT4 #(
    .INIT(16'hB8F0)) 
    ram_reg_i_2__51
       (.I0(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 ),
        .I1(ram_reg_10),
        .I2(ram_reg_11[4]),
        .I3(ram_reg_12),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__3
       (.I0(ram_reg_23),
        .I1(ram_reg_15),
        .I2(ram_reg_18),
        .I3(ram_reg_11[3]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__3
       (.I0(ram_reg_24),
        .I1(ram_reg_18),
        .I2(ram_reg_11[2]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hB8FFFFFF47000000)) 
    ram_reg_i_5__3
       (.I0(ram_reg_25),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I2(ram_reg_26),
        .I3(ram_reg_10),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_11[1]),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__3
       (.I0(ram_reg_27),
        .I1(ram_reg_10),
        .I2(ram_reg_16),
        .I3(ram_reg_11[0]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram_reg_i_7__3
       (.I0(ram_reg_17),
        .I1(ram_reg_14),
        .I2(ram_reg_19),
        .I3(ram_reg_10),
        .I4(ram_reg_18),
        .I5(ram_reg_28),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_i_8__1
       (.I0(ram_reg_17),
        .I1(ram_reg_14),
        .I2(ram_reg_15),
        .I3(ram_reg_18),
        .I4(ram_reg_19),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_105
   (DOADO,
    ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local,
    ADDRARDADDR,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0 ,
    ap_clk,
    ram_reg_1,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_2,
    ram_reg_3,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ap_enable_reg_pp0_iter2,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local;
  output [6:0]ADDRARDADDR;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0 ;
  input ap_clk;
  input ram_reg_1;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [0:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_4;
  input [4:0]ram_reg_5;
  input ram_reg_6;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire [4:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_21_n_0;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_12
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I4(ram_reg_4),
        .I5(ram_reg_2),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ram_reg_i_12__7
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I4(ram_reg_4),
        .I5(ram_reg_5[0]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ));
  LUT6 #(
    .INIT(64'h0800000000000808)) 
    ram_reg_i_1__54
       (.I0(ram_reg_6),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(ram_reg_9),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local));
  LUT6 #(
    .INIT(64'hB4F0B4F0F0F0F0C3)) 
    ram_reg_i_20
       (.I0(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I2(ram_reg_5[3]),
        .I3(ram_reg_5[1]),
        .I4(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ),
        .I5(ram_reg_5[2]),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ));
  LUT5 #(
    .INIT(32'hB4B4F0C3)) 
    ram_reg_i_21
       (.I0(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I2(ram_reg_5[2]),
        .I3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ),
        .I4(ram_reg_5[1]),
        .O(ram_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    ram_reg_i_22
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I1(ram_reg_5[0]),
        .I2(ram_reg_3),
        .I3(ram_reg_9),
        .I4(ram_reg_4),
        .I5(ram_reg_2),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3__1
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_10),
        .I2(ram_reg_11),
        .I3(ram_reg_14),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4__1
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_10),
        .I2(ram_reg_11),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5__2
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_10),
        .I2(ram_reg_11),
        .I3(ram_reg_i_21_n_0),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFBFF0400FBBB0444)) 
    ram_reg_i_6__2
       (.I0(ram_reg_10),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I2(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I4(ram_reg_5[1]),
        .I5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7__2
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_10),
        .I2(ram_reg_9),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0 ),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hBF40FF00FF00FF00)) 
    ram_reg_i_8__4
       (.I0(ram_reg_10),
        .I1(ram_reg_11),
        .I2(ram_reg_12),
        .I3(ram_reg_2),
        .I4(ram_reg_13),
        .I5(ram_reg_3),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    ram_reg_i_9__2
       (.I0(ram_reg_10),
        .I1(ram_reg_11),
        .I2(ram_reg_12),
        .I3(ram_reg_3),
        .I4(ram_reg_13),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_110
   (DOADO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ADDRARDADDR,
    ram_reg_9,
    trunc_ln29_reg_7864,
    ram_reg_10,
    ram_reg_11,
    Q,
    ram_reg_12,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ap_enable_reg_pp0_iter2,
    DOBDO,
    \bright_cont_30_reg_9970_reg[0]_i_31 ,
    \bright_cont_30_reg_9970_reg[0]_i_21 ,
    \bright_cont_30_reg_9970_reg[0]_i_31_0 ,
    \bright_cont_30_reg_9970_reg[0]_i_21_0 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_9;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_10;
  input ram_reg_11;
  input [6:0]Q;
  input ram_reg_12;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_13;
  input ram_reg_14;
  input [0:0]ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ap_enable_reg_pp0_iter2;
  input [7:0]DOBDO;
  input \bright_cont_30_reg_9970_reg[0]_i_31 ;
  input [7:0]\bright_cont_30_reg_9970_reg[0]_i_21 ;
  input \bright_cont_30_reg_9970_reg[0]_i_31_0 ;
  input [7:0]\bright_cont_30_reg_9970_reg[0]_i_21_0 ;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_30_reg_9970_reg[0]_i_21 ;
  wire [7:0]\bright_cont_30_reg_9970_reg[0]_i_21_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_31 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_31_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce1_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire [0:0]ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire ram_reg_i_3__8_n_0;
  wire ram_reg_i_4__8_n_0;
  wire ram_reg_i_5__8_n_0;
  wire ram_reg_i_6__8_n_0;
  wire ram_reg_i_7__8_n_0;
  wire ram_reg_i_8__8_n_0;
  wire ram_reg_i_9__6_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_37 
       (.I0(ram_reg_0[6]),
        .I1(DOBDO[6]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_21 [6]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_41 
       (.I0(ram_reg_0[7]),
        .I1(DOBDO[7]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_21 [7]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_45 
       (.I0(ram_reg_0[4]),
        .I1(DOBDO[4]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_21 [4]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_49 
       (.I0(ram_reg_0[5]),
        .I1(DOBDO[5]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_21 [5]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_53 
       (.I0(ram_reg_0[2]),
        .I1(DOBDO[2]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_21 [2]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_57 
       (.I0(ram_reg_0[3]),
        .I1(DOBDO[3]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_21 [3]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_61 
       (.I0(ram_reg_0[0]),
        .I1(DOBDO[0]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_21 [0]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_65 
       (.I0(ram_reg_0[1]),
        .I1(DOBDO[1]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_21 [1]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_0 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__8_n_0,ram_reg_i_4__8_n_0,ram_reg_i_5__8_n_0,ram_reg_i_6__8_n_0,ram_reg_i_7__8_n_0,ram_reg_i_8__8_n_0,ram_reg_i_9__6_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    ram_reg_i_1
       (.I0(trunc_ln29_reg_7864[0]),
        .I1(ram_reg_10),
        .I2(ram_reg_11),
        .I3(trunc_ln29_reg_7864[1]),
        .I4(trunc_ln29_reg_7864[2]),
        .I5(trunc_ln29_reg_7864[3]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce0_local));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_i_2__44
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_13),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_11),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce1_local));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    ram_reg_i_3__8
       (.I0(Q[6]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(ram_reg_25),
        .O(ram_reg_i_3__8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    ram_reg_i_4__8
       (.I0(Q[5]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(ram_reg_24),
        .O(ram_reg_i_4__8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    ram_reg_i_5__8
       (.I0(Q[4]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(ram_reg_23),
        .O(ram_reg_i_5__8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    ram_reg_i_6__8
       (.I0(Q[3]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(ram_reg_22),
        .O(ram_reg_i_6__8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    ram_reg_i_7__8
       (.I0(Q[2]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_18),
        .I4(ram_reg_19),
        .I5(ram_reg_21),
        .O(ram_reg_i_7__8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    ram_reg_i_8__8
       (.I0(Q[1]),
        .I1(ram_reg_16),
        .I2(ram_reg_17),
        .I3(ram_reg_18),
        .I4(ram_reg_19),
        .I5(ram_reg_20),
        .O(ram_reg_i_8__8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    ram_reg_i_9__6
       (.I0(Q[0]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(ram_reg_15),
        .O(ram_reg_i_9__6_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_111
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    ADDRARDADDR,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    trunc_ln29_reg_7864,
    Q,
    ram_reg_5,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ap_enable_reg_pp0_iter2);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [3:0]trunc_ln29_reg_7864;
  input [6:0]Q;
  input ram_reg_5;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_6;
  input [0:0]ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ap_enable_reg_pp0_iter2;

  wire [6:0]ADDRARDADDR;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce1_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_3__25_n_0;
  wire ram_reg_i_4__25_n_0;
  wire ram_reg_i_5__30_n_0;
  wire ram_reg_i_6__30_n_0;
  wire ram_reg_i_7__30_n_0;
  wire ram_reg_i_8__28_n_0;
  wire ram_reg_i_9__18_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__25_n_0,ram_reg_i_4__25_n_0,ram_reg_i_5__30_n_0,ram_reg_i_6__30_n_0,ram_reg_i_7__30_n_0,ram_reg_i_8__28_n_0,ram_reg_i_9__18_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_i_1__10
       (.I0(ram_reg_3),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864[0]),
        .I3(trunc_ln29_reg_7864[2]),
        .I4(trunc_ln29_reg_7864[3]),
        .I5(trunc_ln29_reg_7864[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce0_local));
  LUT5 #(
    .INIT(32'h04000000)) 
    ram_reg_i_2__43
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I1(ram_reg_6),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_4),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce1_local));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_i_3__25
       (.I0(Q[6]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(ram_reg_6),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I5(ram_reg_15),
        .O(ram_reg_i_3__25_n_0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_i_4__25
       (.I0(Q[5]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(ram_reg_6),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I5(ram_reg_16),
        .O(ram_reg_i_4__25_n_0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_i_5__30
       (.I0(Q[4]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(ram_reg_6),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I5(ram_reg_17),
        .O(ram_reg_i_5__30_n_0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_i_6__30
       (.I0(Q[3]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(ram_reg_6),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I5(ram_reg_14),
        .O(ram_reg_i_6__30_n_0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_i_7__30
       (.I0(Q[2]),
        .I1(ram_reg_8),
        .I2(ram_reg_9),
        .I3(ram_reg_6),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I5(ram_reg_13),
        .O(ram_reg_i_7__30_n_0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_i_8__28
       (.I0(Q[1]),
        .I1(ram_reg_8),
        .I2(ram_reg_9),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(ram_reg_12),
        .O(ram_reg_i_8__28_n_0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_i_9__18
       (.I0(Q[0]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(ram_reg_6),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I5(ram_reg_7),
        .O(ram_reg_i_9__18_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_14
   (ram_reg_0,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    trunc_ln29_reg_7864,
    ram_reg_4,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_5,
    ram_reg_6,
    ap_enable_reg_pp0_iter2,
    Q,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    DOADO,
    ram_reg_i_34__4_0,
    ram_reg_i_24__4_0,
    ram_reg_i_38__4_0,
    ram_reg_i_24__4_1,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25);
  output [7:0]ram_reg_0;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_4;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_5;
  input ram_reg_6;
  input ap_enable_reg_pp0_iter2;
  input [6:0]Q;
  input [0:0]ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input [7:0]DOADO;
  input ram_reg_i_34__4_0;
  input [7:0]ram_reg_i_24__4_0;
  input ram_reg_i_38__4_0;
  input [7:0]ram_reg_i_24__4_1;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce1_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [0:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_24__4_0;
  wire [7:0]ram_reg_i_24__4_1;
  wire ram_reg_i_34__4_0;
  wire ram_reg_i_38__4_0;
  wire ram_reg_i_3__7_n_0;
  wire ram_reg_i_41__4_n_0;
  wire ram_reg_i_45__4_n_0;
  wire ram_reg_i_49__4_n_0;
  wire ram_reg_i_4__7_n_0;
  wire ram_reg_i_53__4_n_0;
  wire ram_reg_i_57__4_n_0;
  wire ram_reg_i_5__7_n_0;
  wire ram_reg_i_61__1_n_0;
  wire ram_reg_i_65__1_n_0;
  wire ram_reg_i_69_n_0;
  wire ram_reg_i_6__7_n_0;
  wire ram_reg_i_7__7_n_0;
  wire ram_reg_i_8__7_n_0;
  wire ram_reg_i_9__5_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__7_n_0,ram_reg_i_4__7_n_0,ram_reg_i_5__7_n_0,ram_reg_i_6__7_n_0,ram_reg_i_7__7_n_0,ram_reg_i_8__7_n_0,ram_reg_i_9__5_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_i_1__9
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864[0]),
        .I3(trunc_ln29_reg_7864[1]),
        .I4(trunc_ln29_reg_7864[2]),
        .I5(trunc_ln29_reg_7864[3]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce0_local));
  MUXF7 ram_reg_i_24__4
       (.I0(ram_reg_i_41__4_n_0),
        .I1(ram_reg_18),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_26__4
       (.I0(ram_reg_i_45__4_n_0),
        .I1(ram_reg_19),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_28__4
       (.I0(ram_reg_i_49__4_n_0),
        .I1(ram_reg_20),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'h0208000000000000)) 
    ram_reg_i_2__1
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_3),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce1_local));
  MUXF7 ram_reg_i_30__4
       (.I0(ram_reg_i_53__4_n_0),
        .I1(ram_reg_21),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_32__4
       (.I0(ram_reg_i_57__4_n_0),
        .I1(ram_reg_22),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_34__4
       (.I0(ram_reg_i_61__1_n_0),
        .I1(ram_reg_23),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_36__4
       (.I0(ram_reg_i_65__1_n_0),
        .I1(ram_reg_24),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_38__4
       (.I0(ram_reg_i_69_n_0),
        .I1(ram_reg_25),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_3__7
       (.I0(Q[6]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_5),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_17),
        .O(ram_reg_i_3__7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_41__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0[7]),
        .I1(DOADO[7]),
        .I2(ram_reg_i_34__4_0),
        .I3(ram_reg_i_24__4_0[7]),
        .I4(ram_reg_i_38__4_0),
        .I5(ram_reg_i_24__4_1[7]),
        .O(ram_reg_i_41__4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_45__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0[6]),
        .I1(DOADO[6]),
        .I2(ram_reg_i_34__4_0),
        .I3(ram_reg_i_24__4_0[6]),
        .I4(ram_reg_i_38__4_0),
        .I5(ram_reg_i_24__4_1[6]),
        .O(ram_reg_i_45__4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_49__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0[5]),
        .I1(DOADO[5]),
        .I2(ram_reg_i_34__4_0),
        .I3(ram_reg_i_24__4_0[5]),
        .I4(ram_reg_i_38__4_0),
        .I5(ram_reg_i_24__4_1[5]),
        .O(ram_reg_i_49__4_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_4__7
       (.I0(Q[5]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_16),
        .O(ram_reg_i_4__7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_53__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0[4]),
        .I1(DOADO[4]),
        .I2(ram_reg_i_34__4_0),
        .I3(ram_reg_i_24__4_0[4]),
        .I4(ram_reg_i_38__4_0),
        .I5(ram_reg_i_24__4_1[4]),
        .O(ram_reg_i_53__4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_57__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0[3]),
        .I1(DOADO[3]),
        .I2(ram_reg_i_34__4_0),
        .I3(ram_reg_i_24__4_0[3]),
        .I4(ram_reg_i_38__4_0),
        .I5(ram_reg_i_24__4_1[3]),
        .O(ram_reg_i_57__4_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_5__7
       (.I0(Q[4]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_15),
        .O(ram_reg_i_5__7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_61__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0[2]),
        .I1(DOADO[2]),
        .I2(ram_reg_i_34__4_0),
        .I3(ram_reg_i_24__4_0[2]),
        .I4(ram_reg_i_38__4_0),
        .I5(ram_reg_i_24__4_1[2]),
        .O(ram_reg_i_61__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_65__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0[1]),
        .I1(DOADO[1]),
        .I2(ram_reg_11),
        .I3(ram_reg_i_24__4_0[1]),
        .I4(ram_reg_i_38__4_0),
        .I5(ram_reg_i_24__4_1[1]),
        .O(ram_reg_i_65__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_69
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0[0]),
        .I1(DOADO[0]),
        .I2(ram_reg_11),
        .I3(ram_reg_i_24__4_0[0]),
        .I4(ram_reg_i_38__4_0),
        .I5(ram_reg_i_24__4_1[0]),
        .O(ram_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_6__7
       (.I0(Q[3]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_14),
        .O(ram_reg_i_6__7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_7__7
       (.I0(Q[2]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(ram_reg_13),
        .O(ram_reg_i_7__7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_8__7
       (.I0(Q[1]),
        .I1(ram_reg_8),
        .I2(ram_reg_9),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(ram_reg_12),
        .O(ram_reg_i_8__7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_9__5
       (.I0(Q[0]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_7),
        .O(ram_reg_i_9__5_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_15
   (DOADO,
    ram_reg_0,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_1,
    trunc_ln29_reg_7864,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    Q,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ap_enable_reg_pp0_iter2,
    \bright_cont_30_reg_9970_reg[0]_i_16 ,
    \bright_cont_30_reg_9970_reg[0]_i_11 ,
    \bright_cont_30_reg_9970_reg[0]_i_21_0 ,
    \bright_cont_30_reg_9970_reg[0]_i_31_0 ,
    DOBDO,
    \bright_cont_30_reg_9970_reg[0]_i_31_1 ,
    \bright_cont_30_reg_9970_reg[0]_i_21_1 ,
    \bright_cont_30_reg_9970_reg[0]_i_10 ,
    \bright_cont_30_reg_9970_reg[0]_i_13 ,
    \bright_cont_30_reg_9970_reg[0]_i_12 ,
    \bright_cont_30_reg_9970_reg[0]_i_15 ,
    \bright_cont_30_reg_9970_reg[0]_i_14 ,
    \bright_cont_30_reg_9970_reg[0]_i_17 ,
    \bright_cont_30_reg_9970_reg[0]_i_16_0 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [6:0]Q;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [0:0]ram_reg_17;
  input ap_enable_reg_pp0_iter2;
  input [0:0]\bright_cont_30_reg_9970_reg[0]_i_16 ;
  input \bright_cont_30_reg_9970_reg[0]_i_11 ;
  input [7:0]\bright_cont_30_reg_9970_reg[0]_i_21_0 ;
  input \bright_cont_30_reg_9970_reg[0]_i_31_0 ;
  input [7:0]DOBDO;
  input \bright_cont_30_reg_9970_reg[0]_i_31_1 ;
  input [7:0]\bright_cont_30_reg_9970_reg[0]_i_21_1 ;
  input \bright_cont_30_reg_9970_reg[0]_i_10 ;
  input \bright_cont_30_reg_9970_reg[0]_i_13 ;
  input \bright_cont_30_reg_9970_reg[0]_i_12 ;
  input \bright_cont_30_reg_9970_reg[0]_i_15 ;
  input \bright_cont_30_reg_9970_reg[0]_i_14 ;
  input \bright_cont_30_reg_9970_reg[0]_i_17 ;
  input \bright_cont_30_reg_9970_reg[0]_i_16_0 ;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_30_reg_9970[0]_i_36_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_40_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_44_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_48_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_52_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_56_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_60_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_64_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_10 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_11 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_12 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_13 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_14 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_15 ;
  wire [0:0]\bright_cont_30_reg_9970_reg[0]_i_16 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_16_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_17 ;
  wire [7:0]\bright_cont_30_reg_9970_reg[0]_i_21_0 ;
  wire [7:0]\bright_cont_30_reg_9970_reg[0]_i_21_1 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_31_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_31_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce1_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire [0:0]ram_reg_17;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_3__19_n_0;
  wire ram_reg_i_4__19_n_0;
  wire ram_reg_i_5__19_n_0;
  wire ram_reg_i_6__19_n_0;
  wire ram_reg_i_7__19_n_0;
  wire ram_reg_i_8__18_n_0;
  wire ram_reg_i_9__12_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_36 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_21_0 [6]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I3(DOBDO[6]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_1 [6]),
        .O(\bright_cont_30_reg_9970[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_40 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_21_0 [7]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I3(DOBDO[7]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_1 [7]),
        .O(\bright_cont_30_reg_9970[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_44 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_21_0 [4]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I3(DOBDO[4]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_1 [4]),
        .O(\bright_cont_30_reg_9970[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_48 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_21_0 [5]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I3(DOBDO[5]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_1 [5]),
        .O(\bright_cont_30_reg_9970[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_52 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_21_0 [2]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I3(DOBDO[2]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_1 [2]),
        .O(\bright_cont_30_reg_9970[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_56 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_21_0 [3]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I3(DOBDO[3]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_1 [3]),
        .O(\bright_cont_30_reg_9970[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_60 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_21_0 [0]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I3(DOBDO[0]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_1 [0]),
        .O(\bright_cont_30_reg_9970[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_64 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_21_0 [1]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_31_0 ),
        .I3(DOBDO[1]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_31_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_21_1 [1]),
        .O(\bright_cont_30_reg_9970[0]_i_64_n_0 ));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_19 
       (.I0(\bright_cont_30_reg_9970[0]_i_36_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ),
        .S(\bright_cont_30_reg_9970_reg[0]_i_16 ));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_21 
       (.I0(\bright_cont_30_reg_9970[0]_i_40_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_11 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ),
        .S(\bright_cont_30_reg_9970_reg[0]_i_16 ));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_23 
       (.I0(\bright_cont_30_reg_9970[0]_i_44_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ),
        .S(\bright_cont_30_reg_9970_reg[0]_i_16 ));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_25 
       (.I0(\bright_cont_30_reg_9970[0]_i_48_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ),
        .S(\bright_cont_30_reg_9970_reg[0]_i_16 ));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_27 
       (.I0(\bright_cont_30_reg_9970[0]_i_52_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ),
        .S(\bright_cont_30_reg_9970_reg[0]_i_16 ));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_29 
       (.I0(\bright_cont_30_reg_9970[0]_i_56_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ),
        .S(\bright_cont_30_reg_9970_reg[0]_i_16 ));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_31 
       (.I0(\bright_cont_30_reg_9970[0]_i_60_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_16_0 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ),
        .S(\bright_cont_30_reg_9970_reg[0]_i_16 ));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_33 
       (.I0(\bright_cont_30_reg_9970[0]_i_64_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ),
        .S(\bright_cont_30_reg_9970_reg[0]_i_16 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__19_n_0,ram_reg_i_4__19_n_0,ram_reg_i_5__19_n_0,ram_reg_i_6__19_n_0,ram_reg_i_7__19_n_0,ram_reg_i_8__18_n_0,ram_reg_i_9__12_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ram_reg_i_1__1
       (.I0(trunc_ln29_reg_7864[0]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864[1]),
        .I4(trunc_ln29_reg_7864[2]),
        .I5(trunc_ln29_reg_7864[3]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce0_local));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_i_2__42
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_3),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce1_local));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_3__19
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(Q[6]),
        .O(ram_reg_i_3__19_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_4__19
       (.I0(ram_reg_8),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(Q[5]),
        .O(ram_reg_i_4__19_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_5__19
       (.I0(ram_reg_9),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(Q[4]),
        .O(ram_reg_i_5__19_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_6__19
       (.I0(ram_reg_10),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(Q[3]),
        .O(ram_reg_i_6__19_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_7__19
       (.I0(ram_reg_11),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_12),
        .I3(ram_reg_13),
        .I4(ram_reg_7),
        .I5(Q[2]),
        .O(ram_reg_i_7__19_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_8__18
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(ram_reg_12),
        .I3(ram_reg_13),
        .I4(ram_reg_16),
        .I5(Q[1]),
        .O(ram_reg_i_8__18_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    ram_reg_i_9__12
       (.I0(ram_reg_17),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(Q[0]),
        .O(ram_reg_i_9__12_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_16
   (DOADO,
    DOBDO,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1 ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    trunc_ln29_reg_7864,
    ram_reg_4,
    ram_reg_5,
    Q,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_enable_reg_pp0_iter2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1 ;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_0;
  input [5:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_4;
  input ram_reg_5;
  input [6:0]Q;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ap_enable_reg_pp0_iter2;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce1_local;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1 ;
  wire [7:0]ram_reg_0;
  wire [5:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_i_10__1_n_0;
  wire ram_reg_i_11__8_n_0;
  wire ram_reg_i_13__7_n_0;
  wire ram_reg_i_14__7_n_0;
  wire ram_reg_i_16_n_0;
  wire ram_reg_i_3__6_n_0;
  wire ram_reg_i_4__6_n_0;
  wire ram_reg_i_5__5_n_0;
  wire ram_reg_i_6__5_n_0;
  wire ram_reg_i_7__5_n_0;
  wire ram_reg_i_8__5_n_0;
  wire ram_reg_i_9__3_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__6_n_0,ram_reg_i_4__6_n_0,ram_reg_i_5__5_n_0,ram_reg_i_6__5_n_0,ram_reg_i_7__5_n_0,ram_reg_i_8__5_n_0,ram_reg_i_9__3_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    ram_reg_i_10__1
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .O(ram_reg_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    ram_reg_i_11__8
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_1[0]),
        .I2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I3(ram_reg_i_16_n_0),
        .I4(ram_reg_2),
        .I5(ram_reg_1[2]),
        .O(ram_reg_i_11__8_n_0));
  LUT6 #(
    .INIT(64'hFF57FFFFFFFFFFFF)) 
    ram_reg_i_12__8
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_1[1]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    ram_reg_i_13__7
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_1[0]),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(ram_reg_i_16_n_0),
        .I5(ram_reg_2),
        .O(ram_reg_i_13__7_n_0));
  LUT6 #(
    .INIT(64'hAAAA666AAAAAAAAA)) 
    ram_reg_i_14__7
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I5(ram_reg_1[0]),
        .O(ram_reg_i_14__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_15
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_16
       (.I0(ram_reg_3),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .O(ram_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    ram_reg_i_1__14
       (.I0(trunc_ln29_reg_7864[2]),
        .I1(trunc_ln29_reg_7864[3]),
        .I2(trunc_ln29_reg_7864[1]),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(trunc_ln29_reg_7864[0]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce0_local));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_i_2__39
       (.I0(ram_reg_7),
        .I1(ram_reg_8),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_5),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce1_local));
  LUT6 #(
    .INIT(64'hB8B8B8B88BB8B8B8)) 
    ram_reg_i_3__6
       (.I0(Q[6]),
        .I1(ram_reg_i_10__1_n_0),
        .I2(ram_reg_1[5]),
        .I3(ram_reg_1[4]),
        .I4(ram_reg_1[3]),
        .I5(ram_reg_i_11__8_n_0),
        .O(ram_reg_i_3__6_n_0));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B8B8B8)) 
    ram_reg_i_4__6
       (.I0(Q[5]),
        .I1(ram_reg_i_10__1_n_0),
        .I2(ram_reg_1[4]),
        .I3(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1 ),
        .I4(ram_reg_1[2]),
        .I5(ram_reg_1[3]),
        .O(ram_reg_i_4__6_n_0));
  LUT6 #(
    .INIT(64'hAABAAA8AAA8AAABA)) 
    ram_reg_i_5__5
       (.I0(Q[4]),
        .I1(ram_reg_6),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_1[3]),
        .I5(ram_reg_i_11__8_n_0),
        .O(ram_reg_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAA8AA)) 
    ram_reg_i_6__5
       (.I0(Q[3]),
        .I1(ram_reg_7),
        .I2(ram_reg_8),
        .I3(ram_reg_3),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_13__7_n_0),
        .O(ram_reg_i_6__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAA8AA)) 
    ram_reg_i_7__5
       (.I0(Q[2]),
        .I1(ram_reg_7),
        .I2(ram_reg_8),
        .I3(ram_reg_3),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_14__7_n_0),
        .O(ram_reg_i_7__5_n_0));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    ram_reg_i_8__5
       (.I0(Q[1]),
        .I1(ram_reg_i_10__1_n_0),
        .I2(ram_reg_2),
        .I3(ram_reg_1[0]),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I5(ram_reg_i_16_n_0),
        .O(ram_reg_i_8__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAA8AA)) 
    ram_reg_i_9__3
       (.I0(Q[0]),
        .I1(ram_reg_7),
        .I2(ram_reg_8),
        .I3(ram_reg_3),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_1[0]),
        .O(ram_reg_i_9__3_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_17
   (DOADO,
    DOBDO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    ADDRARDADDR,
    ram_reg_8,
    trunc_ln29_reg_7864,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_12,
    ram_reg_13,
    ap_enable_reg_pp0_iter2,
    Q,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    \bright_cont_2_reg_9662_reg[0]_i_21 ,
    \bright_cont_2_reg_9662_reg[0]_i_31 ,
    \bright_cont_2_reg_9662_reg[0]_i_21_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_31_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_21_1 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_8;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_12;
  input ram_reg_13;
  input ap_enable_reg_pp0_iter2;
  input [6:0]Q;
  input [0:0]ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_21 ;
  input \bright_cont_2_reg_9662_reg[0]_i_31 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_0 ;
  input \bright_cont_2_reg_9662_reg[0]_i_31_0 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_1 ;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_21 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_0 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_21_1 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_31 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_31_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce1_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire [0:0]ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_3__17_n_0;
  wire ram_reg_i_4__17_n_0;
  wire ram_reg_i_5__17_n_0;
  wire ram_reg_i_6__17_n_0;
  wire ram_reg_i_7__17_n_0;
  wire ram_reg_i_8__39_n_0;
  wire ram_reg_i_9__10_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_37 
       (.I0(DOBDO[6]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21 [6]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_0 [6]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_1 [6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_41 
       (.I0(DOBDO[7]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21 [7]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_0 [7]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_1 [7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_45 
       (.I0(DOBDO[4]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21 [4]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_0 [4]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_1 [4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_49 
       (.I0(DOBDO[5]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21 [5]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_0 [5]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_1 [5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_53 
       (.I0(DOBDO[2]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21 [2]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_0 [2]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_1 [2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_57 
       (.I0(DOBDO[3]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21 [3]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_0 [3]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_1 [3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_61 
       (.I0(DOBDO[0]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21 [0]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_0 [0]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_1 [0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_65 
       (.I0(DOBDO[1]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_21 [1]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_31 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_21_0 [1]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_31_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_21_1 [1]),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__17_n_0,ram_reg_i_4__17_n_0,ram_reg_i_5__17_n_0,ram_reg_i_6__17_n_0,ram_reg_i_7__17_n_0,ram_reg_i_8__39_n_0,ram_reg_i_9__10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_8}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_i_1__6
       (.I0(trunc_ln29_reg_7864[2]),
        .I1(trunc_ln29_reg_7864[3]),
        .I2(trunc_ln29_reg_7864[1]),
        .I3(trunc_ln29_reg_7864[0]),
        .I4(ram_reg_9),
        .I5(ram_reg_10),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce0_local));
  LUT6 #(
    .INIT(64'h8010000000000000)) 
    ram_reg_i_2__13
       (.I0(ram_reg_11),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_12),
        .I3(ram_reg_13),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_10),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce1_local));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_3__17
       (.I0(Q[6]),
        .I1(ram_reg_11),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_12),
        .I5(ram_reg_21),
        .O(ram_reg_i_3__17_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_4__17
       (.I0(Q[5]),
        .I1(ram_reg_11),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_12),
        .I5(ram_reg_20),
        .O(ram_reg_i_4__17_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_5__17
       (.I0(Q[4]),
        .I1(ram_reg_11),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_12),
        .I5(ram_reg_19),
        .O(ram_reg_i_5__17_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_6__17
       (.I0(Q[3]),
        .I1(ram_reg_11),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_12),
        .I5(ram_reg_18),
        .O(ram_reg_i_6__17_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_7__17
       (.I0(Q[2]),
        .I1(ram_reg_11),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .I5(ram_reg_17),
        .O(ram_reg_i_7__17_n_0));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_i_8__39
       (.I0(Q[1]),
        .I1(ram_reg_22),
        .I2(ram_reg_13),
        .I3(ram_reg_12),
        .I4(ram_reg_23),
        .O(ram_reg_i_8__39_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_9__10
       (.I0(Q[0]),
        .I1(ram_reg_11),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_12),
        .I5(ram_reg_14),
        .O(ram_reg_i_9__10_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_18
   (DOBDO,
    WEA,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local,
    ram_reg_8,
    ram_reg_9,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_10,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    DOADO,
    \dark_cont_28_reg_9959[0]_i_16 ,
    \dark_cont_28_reg_9959[0]_i_11 ,
    \dark_cont_28_reg_9959[0]_i_16_0 ,
    \dark_cont_28_reg_9959[0]_i_11_0 );
  output [7:0]DOBDO;
  output [0:0]WEA;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local;
  input ram_reg_8;
  input [5:0]ram_reg_9;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_10;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input [7:0]DOADO;
  input \dark_cont_28_reg_9959[0]_i_16 ;
  input [7:0]\dark_cont_28_reg_9959[0]_i_11 ;
  input \dark_cont_28_reg_9959[0]_i_16_0 ;
  input [7:0]\dark_cont_28_reg_9959[0]_i_11_0 ;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\dark_cont_28_reg_9959[0]_i_11 ;
  wire [7:0]\dark_cont_28_reg_9959[0]_i_11_0 ;
  wire \dark_cont_28_reg_9959[0]_i_16 ;
  wire \dark_cont_28_reg_9959[0]_i_16_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [5:0]ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_20 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0[6]),
        .I1(DOADO[6]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [6]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_24 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0[7]),
        .I1(DOADO[7]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [7]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_28 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0[4]),
        .I1(DOADO[4]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [4]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_32 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0[5]),
        .I1(DOADO[5]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [5]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_36 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0[2]),
        .I1(DOADO[2]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [2]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_40 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0[3]),
        .I1(DOADO[3]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [3]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_44 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0[0]),
        .I1(DOADO[0]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [0]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_48 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0[1]),
        .I1(DOADO[1]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [1]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [1]),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_9[5:1],ADDRARDADDR,ram_reg_9[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local),
        .ENBWREN(ram_reg_8),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_i_2__48
       (.I0(ram_reg_10),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(ram_reg_13),
        .O(WEA));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_19
   (DOADO,
    DOBDO,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local,
    ram_reg_0,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local;
  input ram_reg_0;
  input [4:0]ram_reg_1;
  input [0:0]ADDRARDADDR;
  input [0:0]ram_reg_2;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_1,ADDRARDADDR,ram_reg_2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_20
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local,
    ram_reg_9,
    ram_reg_10,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    DOBDO,
    ram_reg_i_33__1,
    ram_reg_i_19__2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_i_19__2_0,
    ram_reg_i_33__1_0);
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local;
  input ram_reg_9;
  input [5:0]ram_reg_10;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]DOBDO;
  input ram_reg_i_33__1;
  input [7:0]ram_reg_i_19__2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]ram_reg_i_19__2_0;
  input ram_reg_i_33__1_0;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_19__2;
  wire [7:0]ram_reg_i_19__2_0;
  wire ram_reg_i_33__1;
  wire ram_reg_i_33__1_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_10[5:1],ADDRARDADDR,ram_reg_10[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_36__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_33__1),
        .I3(ram_reg_i_19__2[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_19__2_0[7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_40__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_33__1),
        .I3(ram_reg_i_19__2[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_19__2_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_44__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_33__1),
        .I3(ram_reg_i_19__2[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_19__2_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_48__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_33__1),
        .I3(ram_reg_i_19__2[4]),
        .I4(ram_reg_i_33__1_0),
        .I5(ram_reg_i_19__2_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_52__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_33__1),
        .I3(ram_reg_i_19__2[3]),
        .I4(ram_reg_i_33__1_0),
        .I5(ram_reg_i_19__2_0[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_56__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_33__1),
        .I3(ram_reg_i_19__2[2]),
        .I4(ram_reg_i_33__1_0),
        .I5(ram_reg_i_19__2_0[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_60__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_33__1),
        .I3(ram_reg_i_19__2[1]),
        .I4(ram_reg_i_33__1_0),
        .I5(ram_reg_i_19__2_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_64__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_33__1),
        .I3(ram_reg_i_19__2[0]),
        .I4(ram_reg_i_33__1_0),
        .I5(ram_reg_i_19__2_0[0]),
        .O(ram_reg_8));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_21
   (ram_reg_0,
    DOBDO,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ADDRARDADDR,
    ram_reg_3,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ADDRARDADDR;
  input [0:0]ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ADDRARDADDR,ram_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_22
   (ram_reg_0,
    DOBDO,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ADDRARDADDR,
    ram_reg_9,
    trunc_ln29_reg_7864,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_13,
    ram_reg_14,
    ap_enable_reg_pp0_iter2,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    Q,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    \bright_cont_2_reg_9662_reg[0]_i_20 ,
    \bright_cont_2_reg_9662_reg[0]_i_30 ,
    \bright_cont_2_reg_9662_reg[0]_i_20_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_30_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_20_1 );
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_9;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_13;
  input ram_reg_14;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input [6:0]Q;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input [0:0]ram_reg_25;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_20 ;
  input \bright_cont_2_reg_9662_reg[0]_i_30 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_0 ;
  input \bright_cont_2_reg_9662_reg[0]_i_30_0 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_1 ;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_20 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_1 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_30 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_30_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce1_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire [0:0]ram_reg_25;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire ram_reg_i_3__24_n_0;
  wire ram_reg_i_4__24_n_0;
  wire ram_reg_i_5__29_n_0;
  wire ram_reg_i_6__29_n_0;
  wire ram_reg_i_7__29_n_0;
  wire ram_reg_i_8__27_n_0;
  wire ram_reg_i_9__22_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_35 
       (.I0(DOBDO[6]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20 [6]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_0 [6]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_1 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_39 
       (.I0(DOBDO[7]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20 [7]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_0 [7]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_1 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_43 
       (.I0(DOBDO[4]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20 [4]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_0 [4]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_1 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_47 
       (.I0(DOBDO[5]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20 [5]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_0 [5]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_1 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_51 
       (.I0(DOBDO[2]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20 [2]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_0 [2]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_1 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_55 
       (.I0(DOBDO[3]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20 [3]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_0 [3]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_1 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_59 
       (.I0(DOBDO[0]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20 [0]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_0 [0]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_1 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_63 
       (.I0(DOBDO[1]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20 [1]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_0 [1]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_1 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__24_n_0,ram_reg_i_4__24_n_0,ram_reg_i_5__29_n_0,ram_reg_i_6__29_n_0,ram_reg_i_7__29_n_0,ram_reg_i_8__27_n_0,ram_reg_i_9__22_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_i_1__2
       (.I0(trunc_ln29_reg_7864[0]),
        .I1(ram_reg_10),
        .I2(ram_reg_11),
        .I3(trunc_ln29_reg_7864[2]),
        .I4(trunc_ln29_reg_7864[3]),
        .I5(trunc_ln29_reg_7864[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce0_local));
  LUT6 #(
    .INIT(64'h1080000000000000)) 
    ram_reg_i_2
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_13),
        .I3(ram_reg_14),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_11),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce1_local));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    ram_reg_i_3__24
       (.I0(ram_reg_22),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(Q[6]),
        .O(ram_reg_i_3__24_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    ram_reg_i_4__24
       (.I0(ram_reg_23),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(Q[5]),
        .O(ram_reg_i_4__24_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    ram_reg_i_5__29
       (.I0(ram_reg_24),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(Q[4]),
        .O(ram_reg_i_5__29_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    ram_reg_i_6__29
       (.I0(ram_reg_21),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(Q[3]),
        .O(ram_reg_i_6__29_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    ram_reg_i_7__29
       (.I0(ram_reg_20),
        .I1(ram_reg_16),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_18),
        .I4(ram_reg_14),
        .I5(Q[2]),
        .O(ram_reg_i_7__29_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    ram_reg_i_8__27
       (.I0(ram_reg_15),
        .I1(ram_reg_16),
        .I2(ram_reg_17),
        .I3(ram_reg_18),
        .I4(ram_reg_19),
        .I5(Q[1]),
        .O(ram_reg_i_8__27_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    ram_reg_i_9__22
       (.I0(ram_reg_25),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(Q[0]),
        .O(ram_reg_i_9__22_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_23
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local,
    ram_reg_9,
    ram_reg_10,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    DOADO,
    \dark_cont_28_reg_9959[0]_i_16 ,
    \dark_cont_28_reg_9959[0]_i_11 ,
    \dark_cont_28_reg_9959[0]_i_16_0 ,
    \dark_cont_28_reg_9959[0]_i_11_0 );
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local;
  input ram_reg_9;
  input [5:0]ram_reg_10;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]DOADO;
  input \dark_cont_28_reg_9959[0]_i_16 ;
  input [7:0]\dark_cont_28_reg_9959[0]_i_11 ;
  input \dark_cont_28_reg_9959[0]_i_16_0 ;
  input [7:0]\dark_cont_28_reg_9959[0]_i_11_0 ;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]\dark_cont_28_reg_9959[0]_i_11 ;
  wire [7:0]\dark_cont_28_reg_9959[0]_i_11_0 ;
  wire \dark_cont_28_reg_9959[0]_i_16 ;
  wire \dark_cont_28_reg_9959[0]_i_16_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_21 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0[6]),
        .I1(DOADO[6]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [6]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_25 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0[7]),
        .I1(DOADO[7]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [7]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_29 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0[4]),
        .I1(DOADO[4]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [4]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_33 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0[5]),
        .I1(DOADO[5]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [5]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_37 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0[2]),
        .I1(DOADO[2]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [2]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_41 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0[3]),
        .I1(DOADO[3]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [3]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_45 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0[0]),
        .I1(DOADO[0]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [0]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_49 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0[1]),
        .I1(DOADO[1]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [1]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_10[5:1],ADDRARDADDR,ram_reg_10[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_24
   (DOADO,
    ram_reg_0,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ADDRARDADDR,
    ram_reg_3,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ADDRARDADDR;
  input [0:0]ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ADDRARDADDR,ram_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_25
   (ram_reg_0,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    DOBDO,
    ram_reg_i_33__1_0,
    ram_reg_i_19__2_0,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_i_19__2_1,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_i_33__1_1,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20);
  output [7:0]ram_reg_0;
  output [7:0]\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local;
  input ram_reg_1;
  input [5:0]ram_reg_2;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [7:0]DOBDO;
  input ram_reg_i_33__1_0;
  input [7:0]ram_reg_i_19__2_0;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]ram_reg_i_19__2_1;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_i_33__1_1;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [5:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_19__2_0;
  wire [7:0]ram_reg_i_19__2_1;
  wire ram_reg_i_19__2_n_0;
  wire ram_reg_i_21__2_n_0;
  wire ram_reg_i_23__1_n_0;
  wire ram_reg_i_25__1_n_0;
  wire ram_reg_i_27__1_n_0;
  wire ram_reg_i_29__1_n_0;
  wire ram_reg_i_31__1_n_0;
  wire ram_reg_i_33__1_0;
  wire ram_reg_i_33__1_1;
  wire ram_reg_i_33__1_n_0;
  wire ram_reg_i_35__1_n_0;
  wire ram_reg_i_39__1_n_0;
  wire ram_reg_i_43__1_n_0;
  wire ram_reg_i_47__1_n_0;
  wire ram_reg_i_51__1_n_0;
  wire ram_reg_i_55__1_n_0;
  wire ram_reg_i_59__0_n_0;
  wire ram_reg_i_63__0_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [7:0]\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2[5:1],ADDRARDADDR,ram_reg_2[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF8 ram_reg_i_10__7
       (.I0(ram_reg_i_19__2_n_0),
        .I1(ram_reg_4),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 [7]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_11__3
       (.I0(ram_reg_i_21__2_n_0),
        .I1(ram_reg_7),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 [6]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_12__3
       (.I0(ram_reg_i_23__1_n_0),
        .I1(ram_reg_9),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 [5]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_13__3
       (.I0(ram_reg_i_25__1_n_0),
        .I1(ram_reg_11),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 [4]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_14__2
       (.I0(ram_reg_i_27__1_n_0),
        .I1(ram_reg_13),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 [3]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_15__3
       (.I0(ram_reg_i_29__1_n_0),
        .I1(ram_reg_15),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 [2]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_16__2
       (.I0(ram_reg_i_31__1_n_0),
        .I1(ram_reg_17),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 [1]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_17__1
       (.I0(ram_reg_i_33__1_n_0),
        .I1(ram_reg_19),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0 [0]),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_19__2
       (.I0(ram_reg_i_35__1_n_0),
        .I1(ram_reg_6),
        .O(ram_reg_i_19__2_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_21__2
       (.I0(ram_reg_i_39__1_n_0),
        .I1(ram_reg_8),
        .O(ram_reg_i_21__2_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_23__1
       (.I0(ram_reg_i_43__1_n_0),
        .I1(ram_reg_10),
        .O(ram_reg_i_23__1_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_25__1
       (.I0(ram_reg_i_47__1_n_0),
        .I1(ram_reg_12),
        .O(ram_reg_i_25__1_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_27__1
       (.I0(ram_reg_i_51__1_n_0),
        .I1(ram_reg_14),
        .O(ram_reg_i_27__1_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_29__1
       (.I0(ram_reg_i_55__1_n_0),
        .I1(ram_reg_16),
        .O(ram_reg_i_29__1_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_31__1
       (.I0(ram_reg_i_59__0_n_0),
        .I1(ram_reg_18),
        .O(ram_reg_i_31__1_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_33__1
       (.I0(ram_reg_i_63__0_n_0),
        .I1(ram_reg_20),
        .O(ram_reg_i_33__1_n_0),
        .S(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_35__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_33__1_0),
        .I3(ram_reg_i_19__2_0[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_19__2_1[7]),
        .O(ram_reg_i_35__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_39__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_33__1_0),
        .I3(ram_reg_i_19__2_0[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_19__2_1[6]),
        .O(ram_reg_i_39__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_43__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_33__1_0),
        .I3(ram_reg_i_19__2_0[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_19__2_1[5]),
        .O(ram_reg_i_43__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_47__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_33__1_0),
        .I3(ram_reg_i_19__2_0[4]),
        .I4(ram_reg_i_33__1_1),
        .I5(ram_reg_i_19__2_1[4]),
        .O(ram_reg_i_47__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_51__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_33__1_0),
        .I3(ram_reg_i_19__2_0[3]),
        .I4(ram_reg_i_33__1_1),
        .I5(ram_reg_i_19__2_1[3]),
        .O(ram_reg_i_51__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_55__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_33__1_0),
        .I3(ram_reg_i_19__2_0[2]),
        .I4(ram_reg_i_33__1_1),
        .I5(ram_reg_i_19__2_1[2]),
        .O(ram_reg_i_55__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_59__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_33__1_0),
        .I3(ram_reg_i_19__2_0[1]),
        .I4(ram_reg_i_33__1_1),
        .I5(ram_reg_i_19__2_1[1]),
        .O(ram_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_63__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_33__1_0),
        .I3(ram_reg_i_19__2_0[0]),
        .I4(ram_reg_i_33__1_1),
        .I5(ram_reg_i_19__2_1[0]),
        .O(ram_reg_i_63__0_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_26
   (ram_reg_0,
    DOBDO,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local;
  input ram_reg_1;
  input [5:0]ram_reg_2;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2[5:1],ADDRARDADDR,ram_reg_2[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_27
   (DOADO,
    ap_enable_reg_pp0_iter1_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    DOBDO,
    ram_reg_i_34__1,
    ram_reg_i_20__2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_i_20__2_0,
    ram_reg_i_34__1_0,
    ram_reg_8,
    ram_reg_9);
  output [7:0]DOADO;
  output ap_enable_reg_pp0_iter1_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]DOBDO;
  input ram_reg_i_34__1;
  input [7:0]ram_reg_i_20__2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]ram_reg_i_20__2_0;
  input ram_reg_i_34__1_0;
  input ram_reg_8;
  input ram_reg_9;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_20__2;
  wire [7:0]ram_reg_i_20__2_0;
  wire ram_reg_i_34__1;
  wire ram_reg_i_34__1_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local),
        .ENBWREN(ap_enable_reg_pp0_iter1_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__47
       (.I0(ram_reg_8),
        .I1(ram_reg_9),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_38__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_34__1),
        .I3(ram_reg_i_20__2[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_20__2_0[7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_42__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_34__1),
        .I3(ram_reg_i_20__2[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_20__2_0[6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_46__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_34__1),
        .I3(ram_reg_i_20__2[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_20__2_0[5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_50__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_34__1),
        .I3(ram_reg_i_20__2[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_20__2_0[4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_54__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_34__1),
        .I3(ram_reg_i_20__2[3]),
        .I4(ram_reg_i_34__1_0),
        .I5(ram_reg_i_20__2_0[3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_58__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_34__1),
        .I3(ram_reg_i_20__2[2]),
        .I4(ram_reg_i_34__1_0),
        .I5(ram_reg_i_20__2_0[2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_62__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_34__1),
        .I3(ram_reg_i_20__2[1]),
        .I4(ram_reg_i_34__1_0),
        .I5(ram_reg_i_20__2_0[1]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_66
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_34__1),
        .I3(ram_reg_i_20__2[0]),
        .I4(ram_reg_i_34__1_0),
        .I5(ram_reg_i_20__2_0[0]),
        .O(ram_reg_7));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_28
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [0:0]ADDRARDADDR;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input [0:0]ram_reg_11;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_1,ram_reg_2,ram_reg_3,ram_reg_4,ram_reg_5,ram_reg_6,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    ram_reg_i_8__24
       (.I0(ram_reg_7),
        .I1(ram_reg_8),
        .I2(ram_reg_9),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .O(ADDRARDADDR));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_29
   (ram_reg_0,
    WEA,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    CO,
    \bright_cont_28_reg_9948[0]_i_9_0 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local,
    ram_reg_9,
    ram_reg_10,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_11,
    ap_enable_reg_pp0_iter2,
    ram_reg_12,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_13,
    ram_reg_14,
    th_low_fu_6110_p20_out,
    th_high_fu_6106_p2,
    \dark_cont_28_reg_9959[0]_i_6_0 ,
    Q,
    \dark_cont_28_reg_9959[0]_i_6_1 ,
    \dark_cont_28_reg_9959[0]_i_6_2 ,
    DOADO,
    \bright_cont_4_reg_9684[0]_i_16 ,
    \bright_cont_4_reg_9684[0]_i_11 ,
    \bright_cont_4_reg_9684[0]_i_16_0 ,
    \bright_cont_4_reg_9684[0]_i_11_0 ,
    \dark_cont_28_reg_9959[0]_i_6_3 ,
    \dark_cont_28_reg_9959[0]_i_6_4 ,
    \dark_cont_28_reg_9959[0]_i_6_5 ,
    \dark_cont_28_reg_9959[0]_i_7_0 ,
    \dark_cont_28_reg_9959[0]_i_7_1 ,
    \dark_cont_28_reg_9959[0]_i_7_2 ,
    \dark_cont_28_reg_9959[0]_i_7_3 ,
    \dark_cont_28_reg_9959[0]_i_7_4 ,
    \dark_cont_28_reg_9959[0]_i_7_5 ,
    \dark_cont_28_reg_9959[0]_i_8_0 ,
    \dark_cont_28_reg_9959[0]_i_8_1 ,
    \dark_cont_28_reg_9959[0]_i_8_2 ,
    \dark_cont_28_reg_9959[0]_i_8_3 ,
    \dark_cont_28_reg_9959[0]_i_8_4 ,
    \dark_cont_28_reg_9959[0]_i_8_5 ,
    \dark_cont_28_reg_9959[0]_i_9_0 ,
    \dark_cont_28_reg_9959[0]_i_9_1 ,
    \dark_cont_28_reg_9959[0]_i_9_2 ,
    \dark_cont_28_reg_9959[0]_i_9_3 ,
    \dark_cont_28_reg_9959[0]_i_9_4 ,
    \dark_cont_28_reg_9959[0]_i_9_5 );
  output [7:0]ram_reg_0;
  output [0:0]WEA;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output [0:0]CO;
  output [0:0]\bright_cont_28_reg_9948[0]_i_9_0 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local;
  input ram_reg_9;
  input [5:0]ram_reg_10;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_11;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_12;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_13;
  input ram_reg_14;
  input [7:0]th_low_fu_6110_p20_out;
  input [7:0]th_high_fu_6106_p2;
  input \dark_cont_28_reg_9959[0]_i_6_0 ;
  input [1:0]Q;
  input \dark_cont_28_reg_9959[0]_i_6_1 ;
  input \dark_cont_28_reg_9959[0]_i_6_2 ;
  input [7:0]DOADO;
  input \bright_cont_4_reg_9684[0]_i_16 ;
  input [7:0]\bright_cont_4_reg_9684[0]_i_11 ;
  input \bright_cont_4_reg_9684[0]_i_16_0 ;
  input [7:0]\bright_cont_4_reg_9684[0]_i_11_0 ;
  input \dark_cont_28_reg_9959[0]_i_6_3 ;
  input \dark_cont_28_reg_9959[0]_i_6_4 ;
  input \dark_cont_28_reg_9959[0]_i_6_5 ;
  input \dark_cont_28_reg_9959[0]_i_7_0 ;
  input \dark_cont_28_reg_9959[0]_i_7_1 ;
  input \dark_cont_28_reg_9959[0]_i_7_2 ;
  input \dark_cont_28_reg_9959[0]_i_7_3 ;
  input \dark_cont_28_reg_9959[0]_i_7_4 ;
  input \dark_cont_28_reg_9959[0]_i_7_5 ;
  input \dark_cont_28_reg_9959[0]_i_8_0 ;
  input \dark_cont_28_reg_9959[0]_i_8_1 ;
  input \dark_cont_28_reg_9959[0]_i_8_2 ;
  input \dark_cont_28_reg_9959[0]_i_8_3 ;
  input \dark_cont_28_reg_9959[0]_i_8_4 ;
  input \dark_cont_28_reg_9959[0]_i_8_5 ;
  input \dark_cont_28_reg_9959[0]_i_9_0 ;
  input \dark_cont_28_reg_9959[0]_i_9_1 ;
  input \dark_cont_28_reg_9959[0]_i_9_2 ;
  input \dark_cont_28_reg_9959[0]_i_9_3 ;
  input \dark_cont_28_reg_9959[0]_i_9_4 ;
  input \dark_cont_28_reg_9959[0]_i_9_5 ;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_28_reg_9948[0]_i_2_n_0 ;
  wire \bright_cont_28_reg_9948[0]_i_3_n_0 ;
  wire \bright_cont_28_reg_9948[0]_i_4_n_0 ;
  wire \bright_cont_28_reg_9948[0]_i_5_n_0 ;
  wire \bright_cont_28_reg_9948[0]_i_6_n_0 ;
  wire \bright_cont_28_reg_9948[0]_i_7_n_0 ;
  wire \bright_cont_28_reg_9948[0]_i_8_n_0 ;
  wire [0:0]\bright_cont_28_reg_9948[0]_i_9_0 ;
  wire \bright_cont_28_reg_9948[0]_i_9_n_0 ;
  wire \bright_cont_28_reg_9948_reg[0]_i_1_n_1 ;
  wire \bright_cont_28_reg_9948_reg[0]_i_1_n_2 ;
  wire \bright_cont_28_reg_9948_reg[0]_i_1_n_3 ;
  wire [7:0]\bright_cont_4_reg_9684[0]_i_11 ;
  wire [7:0]\bright_cont_4_reg_9684[0]_i_11_0 ;
  wire \bright_cont_4_reg_9684[0]_i_16 ;
  wire \bright_cont_4_reg_9684[0]_i_16_0 ;
  wire \dark_cont_28_reg_9959[0]_i_10_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_11_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_12_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_13_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_14_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_15_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_16_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_17_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_2_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_3_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_4_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_5_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_6_0 ;
  wire \dark_cont_28_reg_9959[0]_i_6_1 ;
  wire \dark_cont_28_reg_9959[0]_i_6_2 ;
  wire \dark_cont_28_reg_9959[0]_i_6_3 ;
  wire \dark_cont_28_reg_9959[0]_i_6_4 ;
  wire \dark_cont_28_reg_9959[0]_i_6_5 ;
  wire \dark_cont_28_reg_9959[0]_i_6_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_7_0 ;
  wire \dark_cont_28_reg_9959[0]_i_7_1 ;
  wire \dark_cont_28_reg_9959[0]_i_7_2 ;
  wire \dark_cont_28_reg_9959[0]_i_7_3 ;
  wire \dark_cont_28_reg_9959[0]_i_7_4 ;
  wire \dark_cont_28_reg_9959[0]_i_7_5 ;
  wire \dark_cont_28_reg_9959[0]_i_7_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_8_0 ;
  wire \dark_cont_28_reg_9959[0]_i_8_1 ;
  wire \dark_cont_28_reg_9959[0]_i_8_2 ;
  wire \dark_cont_28_reg_9959[0]_i_8_3 ;
  wire \dark_cont_28_reg_9959[0]_i_8_4 ;
  wire \dark_cont_28_reg_9959[0]_i_8_5 ;
  wire \dark_cont_28_reg_9959[0]_i_8_n_0 ;
  wire \dark_cont_28_reg_9959[0]_i_9_0 ;
  wire \dark_cont_28_reg_9959[0]_i_9_1 ;
  wire \dark_cont_28_reg_9959[0]_i_9_2 ;
  wire \dark_cont_28_reg_9959[0]_i_9_3 ;
  wire \dark_cont_28_reg_9959[0]_i_9_4 ;
  wire \dark_cont_28_reg_9959[0]_i_9_5 ;
  wire \dark_cont_28_reg_9959[0]_i_9_n_0 ;
  wire \dark_cont_28_reg_9959_reg[0]_i_1_n_1 ;
  wire \dark_cont_28_reg_9959_reg[0]_i_1_n_2 ;
  wire \dark_cont_28_reg_9959_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [3:0]\NLW_bright_cont_28_reg_9948_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_28_reg_9959_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_28_reg_9948[0]_i_2 
       (.I0(\dark_cont_28_reg_9959[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\dark_cont_28_reg_9959[0]_i_11_n_0 ),
        .O(\bright_cont_28_reg_9948[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_28_reg_9948[0]_i_3 
       (.I0(\dark_cont_28_reg_9959[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\dark_cont_28_reg_9959[0]_i_13_n_0 ),
        .O(\bright_cont_28_reg_9948[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_28_reg_9948[0]_i_4 
       (.I0(\dark_cont_28_reg_9959[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\dark_cont_28_reg_9959[0]_i_15_n_0 ),
        .O(\bright_cont_28_reg_9948[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_28_reg_9948[0]_i_5 
       (.I0(\dark_cont_28_reg_9959[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_17_n_0 ),
        .O(\bright_cont_28_reg_9948[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_28_reg_9948[0]_i_6 
       (.I0(\dark_cont_28_reg_9959[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\dark_cont_28_reg_9959[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_28_reg_9948[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_28_reg_9948[0]_i_7 
       (.I0(\dark_cont_28_reg_9959[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\dark_cont_28_reg_9959[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_28_reg_9948[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_28_reg_9948[0]_i_8 
       (.I0(\dark_cont_28_reg_9959[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\dark_cont_28_reg_9959[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_28_reg_9948[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_28_reg_9948[0]_i_9 
       (.I0(\dark_cont_28_reg_9959[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\dark_cont_28_reg_9959[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_28_reg_9948[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_28_reg_9948_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\bright_cont_28_reg_9948[0]_i_9_0 ,\bright_cont_28_reg_9948_reg[0]_i_1_n_1 ,\bright_cont_28_reg_9948_reg[0]_i_1_n_2 ,\bright_cont_28_reg_9948_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_28_reg_9948[0]_i_2_n_0 ,\bright_cont_28_reg_9948[0]_i_3_n_0 ,\bright_cont_28_reg_9948[0]_i_4_n_0 ,\bright_cont_28_reg_9948[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_28_reg_9948_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_28_reg_9948[0]_i_6_n_0 ,\bright_cont_28_reg_9948[0]_i_7_n_0 ,\bright_cont_28_reg_9948[0]_i_8_n_0 ,\bright_cont_28_reg_9948[0]_i_9_n_0 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_19 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0[6]),
        .I1(DOADO[6]),
        .I2(\bright_cont_4_reg_9684[0]_i_16 ),
        .I3(\bright_cont_4_reg_9684[0]_i_11 [6]),
        .I4(\bright_cont_4_reg_9684[0]_i_16_0 ),
        .I5(\bright_cont_4_reg_9684[0]_i_11_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_23 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0[7]),
        .I1(DOADO[7]),
        .I2(\bright_cont_4_reg_9684[0]_i_16 ),
        .I3(\bright_cont_4_reg_9684[0]_i_11 [7]),
        .I4(\bright_cont_4_reg_9684[0]_i_16_0 ),
        .I5(\bright_cont_4_reg_9684[0]_i_11_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_27 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0[4]),
        .I1(DOADO[4]),
        .I2(\bright_cont_4_reg_9684[0]_i_16 ),
        .I3(\bright_cont_4_reg_9684[0]_i_11 [4]),
        .I4(\bright_cont_4_reg_9684[0]_i_16_0 ),
        .I5(\bright_cont_4_reg_9684[0]_i_11_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_31 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0[5]),
        .I1(DOADO[5]),
        .I2(\bright_cont_4_reg_9684[0]_i_16 ),
        .I3(\bright_cont_4_reg_9684[0]_i_11 [5]),
        .I4(\bright_cont_4_reg_9684[0]_i_16_0 ),
        .I5(\bright_cont_4_reg_9684[0]_i_11_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_35 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0[2]),
        .I1(DOADO[2]),
        .I2(\bright_cont_4_reg_9684[0]_i_16 ),
        .I3(\bright_cont_4_reg_9684[0]_i_11 [2]),
        .I4(\bright_cont_4_reg_9684[0]_i_16_0 ),
        .I5(\bright_cont_4_reg_9684[0]_i_11_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_39 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0[3]),
        .I1(DOADO[3]),
        .I2(\bright_cont_4_reg_9684[0]_i_16 ),
        .I3(\bright_cont_4_reg_9684[0]_i_11 [3]),
        .I4(\bright_cont_4_reg_9684[0]_i_16_0 ),
        .I5(\bright_cont_4_reg_9684[0]_i_11_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_43 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0[0]),
        .I1(DOADO[0]),
        .I2(\bright_cont_4_reg_9684[0]_i_16 ),
        .I3(\bright_cont_4_reg_9684[0]_i_11 [0]),
        .I4(\bright_cont_4_reg_9684[0]_i_16_0 ),
        .I5(\bright_cont_4_reg_9684[0]_i_11_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_47 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0[1]),
        .I1(DOADO[1]),
        .I2(\bright_cont_4_reg_9684[0]_i_16 ),
        .I3(\bright_cont_4_reg_9684[0]_i_11 [1]),
        .I4(\bright_cont_4_reg_9684[0]_i_16_0 ),
        .I5(\bright_cont_4_reg_9684[0]_i_11_0 [1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_28_reg_9959[0]_i_10 
       (.I0(ram_reg_2),
        .I1(\dark_cont_28_reg_9959[0]_i_6_3 ),
        .I2(Q[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_6_4 ),
        .I4(Q[0]),
        .I5(\dark_cont_28_reg_9959[0]_i_6_5 ),
        .O(\dark_cont_28_reg_9959[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_28_reg_9959[0]_i_11 
       (.I0(ram_reg_1),
        .I1(\dark_cont_28_reg_9959[0]_i_6_0 ),
        .I2(Q[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_6_1 ),
        .I4(Q[0]),
        .I5(\dark_cont_28_reg_9959[0]_i_6_2 ),
        .O(\dark_cont_28_reg_9959[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_28_reg_9959[0]_i_12 
       (.I0(ram_reg_4),
        .I1(\dark_cont_28_reg_9959[0]_i_7_3 ),
        .I2(Q[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_7_4 ),
        .I4(Q[0]),
        .I5(\dark_cont_28_reg_9959[0]_i_7_5 ),
        .O(\dark_cont_28_reg_9959[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_28_reg_9959[0]_i_13 
       (.I0(ram_reg_3),
        .I1(\dark_cont_28_reg_9959[0]_i_7_0 ),
        .I2(Q[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_7_1 ),
        .I4(Q[0]),
        .I5(\dark_cont_28_reg_9959[0]_i_7_2 ),
        .O(\dark_cont_28_reg_9959[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_28_reg_9959[0]_i_14 
       (.I0(ram_reg_6),
        .I1(\dark_cont_28_reg_9959[0]_i_8_3 ),
        .I2(Q[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_8_4 ),
        .I4(Q[0]),
        .I5(\dark_cont_28_reg_9959[0]_i_8_5 ),
        .O(\dark_cont_28_reg_9959[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_28_reg_9959[0]_i_15 
       (.I0(ram_reg_5),
        .I1(\dark_cont_28_reg_9959[0]_i_8_0 ),
        .I2(Q[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_8_1 ),
        .I4(Q[0]),
        .I5(\dark_cont_28_reg_9959[0]_i_8_2 ),
        .O(\dark_cont_28_reg_9959[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_28_reg_9959[0]_i_16 
       (.I0(ram_reg_8),
        .I1(\dark_cont_28_reg_9959[0]_i_9_3 ),
        .I2(Q[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_9_4 ),
        .I4(Q[0]),
        .I5(\dark_cont_28_reg_9959[0]_i_9_5 ),
        .O(\dark_cont_28_reg_9959[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_28_reg_9959[0]_i_17 
       (.I0(ram_reg_7),
        .I1(\dark_cont_28_reg_9959[0]_i_9_0 ),
        .I2(Q[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_9_1 ),
        .I4(Q[0]),
        .I5(\dark_cont_28_reg_9959[0]_i_9_2 ),
        .O(\dark_cont_28_reg_9959[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_28_reg_9959[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\dark_cont_28_reg_9959[0]_i_10_n_0 ),
        .I2(\dark_cont_28_reg_9959[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_28_reg_9959[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_28_reg_9959[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\dark_cont_28_reg_9959[0]_i_12_n_0 ),
        .I2(\dark_cont_28_reg_9959[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_28_reg_9959[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_28_reg_9959[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\dark_cont_28_reg_9959[0]_i_14_n_0 ),
        .I2(\dark_cont_28_reg_9959[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_28_reg_9959[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_28_reg_9959[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\dark_cont_28_reg_9959[0]_i_16_n_0 ),
        .I2(\dark_cont_28_reg_9959[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_28_reg_9959[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_28_reg_9959[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\dark_cont_28_reg_9959[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\dark_cont_28_reg_9959[0]_i_11_n_0 ),
        .O(\dark_cont_28_reg_9959[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_28_reg_9959[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\dark_cont_28_reg_9959[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\dark_cont_28_reg_9959[0]_i_13_n_0 ),
        .O(\dark_cont_28_reg_9959[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_28_reg_9959[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\dark_cont_28_reg_9959[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\dark_cont_28_reg_9959[0]_i_15_n_0 ),
        .O(\dark_cont_28_reg_9959[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_28_reg_9959[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\dark_cont_28_reg_9959[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\dark_cont_28_reg_9959[0]_i_17_n_0 ),
        .O(\dark_cont_28_reg_9959[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_28_reg_9959_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\dark_cont_28_reg_9959_reg[0]_i_1_n_1 ,\dark_cont_28_reg_9959_reg[0]_i_1_n_2 ,\dark_cont_28_reg_9959_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_28_reg_9959[0]_i_2_n_0 ,\dark_cont_28_reg_9959[0]_i_3_n_0 ,\dark_cont_28_reg_9959[0]_i_4_n_0 ,\dark_cont_28_reg_9959[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_28_reg_9959_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_28_reg_9959[0]_i_6_n_0 ,\dark_cont_28_reg_9959[0]_i_7_n_0 ,\dark_cont_28_reg_9959[0]_i_8_n_0 ,\dark_cont_28_reg_9959[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_10[5:1],ADDRARDADDR,ram_reg_10[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram_reg_i_2__49
       (.I0(ram_reg_11),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_12),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I4(ram_reg_13),
        .I5(ram_reg_14),
        .O(WEA));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_30
   (DOADO,
    ram_reg_0,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ADDRARDADDR,
    ram_reg_3,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ADDRARDADDR;
  input [0:0]ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ADDRARDADDR,ram_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_31
   (ram_reg_0,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_3,
    ram_reg_4,
    DOBDO,
    ram_reg_i_34__1_0,
    ram_reg_i_20__2_0,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_i_20__2_1,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_i_34__1_1,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11);
  output [7:0]ram_reg_0;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local;
  input ram_reg_1;
  input [5:0]ram_reg_2;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_3;
  input ram_reg_4;
  input [7:0]DOBDO;
  input ram_reg_i_34__1_0;
  input [7:0]ram_reg_i_20__2_0;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]ram_reg_i_20__2_1;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_i_34__1_1;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire [5:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_20__2_0;
  wire [7:0]ram_reg_i_20__2_1;
  wire ram_reg_i_34__1_0;
  wire ram_reg_i_34__1_1;
  wire ram_reg_i_37__1_n_0;
  wire ram_reg_i_41__1_n_0;
  wire ram_reg_i_45__1_n_0;
  wire ram_reg_i_49__1_n_0;
  wire ram_reg_i_53__1_n_0;
  wire ram_reg_i_57__1_n_0;
  wire ram_reg_i_61__0_n_0;
  wire ram_reg_i_65__0_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2[5:1],ADDRARDADDR,ram_reg_2[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 ram_reg_i_20__2
       (.I0(ram_reg_i_37__1_n_0),
        .I1(ram_reg_4),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_22__2
       (.I0(ram_reg_i_41__1_n_0),
        .I1(ram_reg_5),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_24__1
       (.I0(ram_reg_i_45__1_n_0),
        .I1(ram_reg_6),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_26__1
       (.I0(ram_reg_i_49__1_n_0),
        .I1(ram_reg_7),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_28__1
       (.I0(ram_reg_i_53__1_n_0),
        .I1(ram_reg_8),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_30__1
       (.I0(ram_reg_i_57__1_n_0),
        .I1(ram_reg_9),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_32__1
       (.I0(ram_reg_i_61__0_n_0),
        .I1(ram_reg_10),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_34__1
       (.I0(ram_reg_i_65__0_n_0),
        .I1(ram_reg_11),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ),
        .S(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_37__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_34__1_0),
        .I3(ram_reg_i_20__2_0[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_20__2_1[7]),
        .O(ram_reg_i_37__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_41__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_34__1_0),
        .I3(ram_reg_i_20__2_0[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_20__2_1[6]),
        .O(ram_reg_i_41__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_45__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_34__1_0),
        .I3(ram_reg_i_20__2_0[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_20__2_1[5]),
        .O(ram_reg_i_45__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_49__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_34__1_0),
        .I3(ram_reg_i_20__2_0[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_20__2_1[4]),
        .O(ram_reg_i_49__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_53__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_34__1_0),
        .I3(ram_reg_i_20__2_0[3]),
        .I4(ram_reg_i_34__1_1),
        .I5(ram_reg_i_20__2_1[3]),
        .O(ram_reg_i_53__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_57__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_34__1_0),
        .I3(ram_reg_i_20__2_0[2]),
        .I4(ram_reg_i_34__1_1),
        .I5(ram_reg_i_20__2_1[2]),
        .O(ram_reg_i_57__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_61__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_34__1_0),
        .I3(ram_reg_i_20__2_0[1]),
        .I4(ram_reg_i_34__1_1),
        .I5(ram_reg_i_20__2_1[1]),
        .O(ram_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_65__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_34__1_0),
        .I3(ram_reg_i_20__2_0[0]),
        .I4(ram_reg_i_34__1_1),
        .I5(ram_reg_i_20__2_1[0]),
        .O(ram_reg_i_65__0_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_32
   (ram_reg_0,
    DOBDO,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ADDRARDADDR,
    ram_reg_3,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ADDRARDADDR;
  input [0:0]ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ADDRARDADDR,ram_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_33
   (ram_reg_0,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ADDRARDADDR,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    trunc_ln29_reg_7864,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    Q,
    ram_reg_17,
    DOADO,
    ram_reg_i_31__4,
    ram_reg_i_23__4,
    ram_reg_i_37__4,
    ram_reg_i_23__4_0,
    ram_reg_i_37__4_0);
  output [7:0]ram_reg_0;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_9;
  input [5:0]ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input [0:0]ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [3:0]trunc_ln29_reg_7864;
  input [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input [6:0]Q;
  input ram_reg_17;
  input [7:0]DOADO;
  input ram_reg_i_31__4;
  input [7:0]ram_reg_i_23__4;
  input ram_reg_i_37__4;
  input [7:0]ram_reg_i_23__4_0;
  input ram_reg_i_37__4_0;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce1_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire [0:0]ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire ram_reg_i_10__4_n_0;
  wire ram_reg_i_13__8_n_0;
  wire ram_reg_i_14__8_n_0;
  wire [7:0]ram_reg_i_23__4;
  wire [7:0]ram_reg_i_23__4_0;
  wire ram_reg_i_31__4;
  wire ram_reg_i_37__4;
  wire ram_reg_i_37__4_0;
  wire ram_reg_i_3__22_n_0;
  wire ram_reg_i_4__22_n_0;
  wire ram_reg_i_5__22_n_0;
  wire ram_reg_i_6__22_n_0;
  wire ram_reg_i_7__22_n_0;
  wire ram_reg_i_8__20_n_0;
  wire ram_reg_i_9__16_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__22_n_0,ram_reg_i_4__22_n_0,ram_reg_i_5__22_n_0,ram_reg_i_6__22_n_0,ram_reg_i_7__22_n_0,ram_reg_i_8__20_n_0,ram_reg_i_9__16_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_10__3
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_10__4
       (.I0(ram_reg_13),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .O(ram_reg_i_10__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_11
       (.I0(ram_reg_10[2]),
        .I1(ram_reg_14),
        .I2(ram_reg_13),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(ram_reg_10[0]),
        .I5(ram_reg_10[1]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    ram_reg_i_13__8
       (.I0(ram_reg_10[2]),
        .I1(ram_reg_14),
        .I2(ram_reg_13),
        .I3(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I4(ram_reg_10[0]),
        .I5(ram_reg_10[1]),
        .O(ram_reg_i_13__8_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    ram_reg_i_14__8
       (.I0(ram_reg_10[1]),
        .I1(ram_reg_10[0]),
        .I2(ram_reg_11),
        .I3(ram_reg_12),
        .I4(ram_reg_13),
        .I5(ram_reg_14),
        .O(ram_reg_i_14__8_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_i_1__11
       (.I0(ram_reg_15),
        .I1(ram_reg_16),
        .I2(trunc_ln29_reg_7864[0]),
        .I3(trunc_ln29_reg_7864[1]),
        .I4(trunc_ln29_reg_7864[3]),
        .I5(trunc_ln29_reg_7864[2]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce0_local));
  LUT6 #(
    .INIT(64'h0108000000000000)) 
    ram_reg_i_2__5
       (.I0(ram_reg_13),
        .I1(ram_reg_11),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(ram_reg_12),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_16),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce1_local));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    ram_reg_i_3__22
       (.I0(Q[6]),
        .I1(ram_reg_i_10__4_n_0),
        .I2(ram_reg_10[5]),
        .I3(ram_reg_10[4]),
        .I4(ram_reg_10[3]),
        .I5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ),
        .O(ram_reg_i_3__22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_40__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0[7]),
        .I1(DOADO[7]),
        .I2(ram_reg_i_31__4),
        .I3(ram_reg_i_23__4[7]),
        .I4(ram_reg_i_37__4),
        .I5(ram_reg_i_23__4_0[7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_44__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0[6]),
        .I1(DOADO[6]),
        .I2(ram_reg_i_31__4),
        .I3(ram_reg_i_23__4[6]),
        .I4(ram_reg_i_37__4),
        .I5(ram_reg_i_23__4_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_48__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0[5]),
        .I1(DOADO[5]),
        .I2(ram_reg_i_31__4),
        .I3(ram_reg_i_23__4[5]),
        .I4(ram_reg_i_37__4),
        .I5(ram_reg_i_23__4_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    ram_reg_i_4__22
       (.I0(Q[5]),
        .I1(ram_reg_i_10__4_n_0),
        .I2(ram_reg_10[4]),
        .I3(ram_reg_10[2]),
        .I4(ram_reg_17),
        .I5(ram_reg_10[3]),
        .O(ram_reg_i_4__22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_52__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0[4]),
        .I1(DOADO[4]),
        .I2(ram_reg_i_31__4),
        .I3(ram_reg_i_23__4[4]),
        .I4(ram_reg_i_37__4),
        .I5(ram_reg_i_23__4_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_56__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0[3]),
        .I1(DOADO[3]),
        .I2(ram_reg_i_31__4),
        .I3(ram_reg_i_23__4[3]),
        .I4(ram_reg_i_37__4),
        .I5(ram_reg_i_23__4_0[3]),
        .O(ram_reg_5));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    ram_reg_i_5__22
       (.I0(Q[4]),
        .I1(ram_reg_i_10__4_n_0),
        .I2(ram_reg_10[3]),
        .I3(ram_reg_17),
        .I4(ram_reg_10[2]),
        .O(ram_reg_i_5__22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_60__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0[2]),
        .I1(DOADO[2]),
        .I2(ram_reg_i_37__4_0),
        .I3(ram_reg_i_23__4[2]),
        .I4(ram_reg_i_37__4),
        .I5(ram_reg_i_23__4_0[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_64__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0[1]),
        .I1(DOADO[1]),
        .I2(ram_reg_i_37__4_0),
        .I3(ram_reg_i_23__4[1]),
        .I4(ram_reg_i_37__4),
        .I5(ram_reg_i_23__4_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_68
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0[0]),
        .I1(DOADO[0]),
        .I2(ram_reg_i_37__4_0),
        .I3(ram_reg_i_23__4[0]),
        .I4(ram_reg_i_37__4),
        .I5(ram_reg_i_23__4_0[0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_6__22
       (.I0(Q[3]),
        .I1(ram_reg_13),
        .I2(ram_reg_11),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_12),
        .I5(ram_reg_i_13__8_n_0),
        .O(ram_reg_i_6__22_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_7__22
       (.I0(Q[2]),
        .I1(ram_reg_13),
        .I2(ram_reg_11),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_12),
        .I5(ram_reg_i_14__8_n_0),
        .O(ram_reg_i_7__22_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    ram_reg_i_8__20
       (.I0(Q[1]),
        .I1(ram_reg_i_10__4_n_0),
        .I2(ram_reg_14),
        .I3(ram_reg_13),
        .I4(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2] ),
        .I5(ram_reg_10[0]),
        .O(ram_reg_i_8__20_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_9__16
       (.I0(Q[0]),
        .I1(ram_reg_13),
        .I2(ram_reg_11),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_12),
        .I5(ram_reg_10[0]),
        .O(ram_reg_i_9__16_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_34
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    CO,
    \dark_cont_4_reg_9695[0]_i_9_0 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local,
    ram_reg_9,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    \bright_cont_4_reg_9684[0]_i_6_0 ,
    Q,
    \bright_cont_4_reg_9684[0]_i_6_1 ,
    \bright_cont_4_reg_9684[0]_i_6_2 ,
    DOADO,
    \dark_cont_28_reg_9959[0]_i_16 ,
    \dark_cont_28_reg_9959[0]_i_11 ,
    \dark_cont_28_reg_9959[0]_i_16_0 ,
    \dark_cont_28_reg_9959[0]_i_11_0 ,
    \bright_cont_4_reg_9684[0]_i_6_3 ,
    \bright_cont_4_reg_9684[0]_i_6_4 ,
    \bright_cont_4_reg_9684[0]_i_6_5 ,
    \bright_cont_4_reg_9684[0]_i_7_0 ,
    \bright_cont_4_reg_9684[0]_i_7_1 ,
    \bright_cont_4_reg_9684[0]_i_7_2 ,
    \bright_cont_4_reg_9684[0]_i_7_3 ,
    \bright_cont_4_reg_9684[0]_i_7_4 ,
    \bright_cont_4_reg_9684[0]_i_7_5 ,
    \bright_cont_4_reg_9684[0]_i_8_0 ,
    \bright_cont_4_reg_9684[0]_i_8_1 ,
    \bright_cont_4_reg_9684[0]_i_8_2 ,
    \bright_cont_4_reg_9684[0]_i_8_3 ,
    \bright_cont_4_reg_9684[0]_i_8_4 ,
    \bright_cont_4_reg_9684[0]_i_8_5 ,
    \bright_cont_4_reg_9684[0]_i_9_0 ,
    \bright_cont_4_reg_9684[0]_i_9_1 ,
    \bright_cont_4_reg_9684[0]_i_9_2 ,
    \bright_cont_4_reg_9684[0]_i_9_3 ,
    \bright_cont_4_reg_9684[0]_i_9_4 ,
    \bright_cont_4_reg_9684[0]_i_9_5 );
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output [0:0]CO;
  output [0:0]\dark_cont_4_reg_9695[0]_i_9_0 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local;
  input ram_reg_9;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input \bright_cont_4_reg_9684[0]_i_6_0 ;
  input [1:0]Q;
  input \bright_cont_4_reg_9684[0]_i_6_1 ;
  input \bright_cont_4_reg_9684[0]_i_6_2 ;
  input [7:0]DOADO;
  input \dark_cont_28_reg_9959[0]_i_16 ;
  input [7:0]\dark_cont_28_reg_9959[0]_i_11 ;
  input \dark_cont_28_reg_9959[0]_i_16_0 ;
  input [7:0]\dark_cont_28_reg_9959[0]_i_11_0 ;
  input \bright_cont_4_reg_9684[0]_i_6_3 ;
  input \bright_cont_4_reg_9684[0]_i_6_4 ;
  input \bright_cont_4_reg_9684[0]_i_6_5 ;
  input \bright_cont_4_reg_9684[0]_i_7_0 ;
  input \bright_cont_4_reg_9684[0]_i_7_1 ;
  input \bright_cont_4_reg_9684[0]_i_7_2 ;
  input \bright_cont_4_reg_9684[0]_i_7_3 ;
  input \bright_cont_4_reg_9684[0]_i_7_4 ;
  input \bright_cont_4_reg_9684[0]_i_7_5 ;
  input \bright_cont_4_reg_9684[0]_i_8_0 ;
  input \bright_cont_4_reg_9684[0]_i_8_1 ;
  input \bright_cont_4_reg_9684[0]_i_8_2 ;
  input \bright_cont_4_reg_9684[0]_i_8_3 ;
  input \bright_cont_4_reg_9684[0]_i_8_4 ;
  input \bright_cont_4_reg_9684[0]_i_8_5 ;
  input \bright_cont_4_reg_9684[0]_i_9_0 ;
  input \bright_cont_4_reg_9684[0]_i_9_1 ;
  input \bright_cont_4_reg_9684[0]_i_9_2 ;
  input \bright_cont_4_reg_9684[0]_i_9_3 ;
  input \bright_cont_4_reg_9684[0]_i_9_4 ;
  input \bright_cont_4_reg_9684[0]_i_9_5 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \bright_cont_4_reg_9684[0]_i_10_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_11_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_12_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_13_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_14_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_15_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_16_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_17_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_2_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_3_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_4_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_5_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_6_0 ;
  wire \bright_cont_4_reg_9684[0]_i_6_1 ;
  wire \bright_cont_4_reg_9684[0]_i_6_2 ;
  wire \bright_cont_4_reg_9684[0]_i_6_3 ;
  wire \bright_cont_4_reg_9684[0]_i_6_4 ;
  wire \bright_cont_4_reg_9684[0]_i_6_5 ;
  wire \bright_cont_4_reg_9684[0]_i_6_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_7_0 ;
  wire \bright_cont_4_reg_9684[0]_i_7_1 ;
  wire \bright_cont_4_reg_9684[0]_i_7_2 ;
  wire \bright_cont_4_reg_9684[0]_i_7_3 ;
  wire \bright_cont_4_reg_9684[0]_i_7_4 ;
  wire \bright_cont_4_reg_9684[0]_i_7_5 ;
  wire \bright_cont_4_reg_9684[0]_i_7_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_8_0 ;
  wire \bright_cont_4_reg_9684[0]_i_8_1 ;
  wire \bright_cont_4_reg_9684[0]_i_8_2 ;
  wire \bright_cont_4_reg_9684[0]_i_8_3 ;
  wire \bright_cont_4_reg_9684[0]_i_8_4 ;
  wire \bright_cont_4_reg_9684[0]_i_8_5 ;
  wire \bright_cont_4_reg_9684[0]_i_8_n_0 ;
  wire \bright_cont_4_reg_9684[0]_i_9_0 ;
  wire \bright_cont_4_reg_9684[0]_i_9_1 ;
  wire \bright_cont_4_reg_9684[0]_i_9_2 ;
  wire \bright_cont_4_reg_9684[0]_i_9_3 ;
  wire \bright_cont_4_reg_9684[0]_i_9_4 ;
  wire \bright_cont_4_reg_9684[0]_i_9_5 ;
  wire \bright_cont_4_reg_9684[0]_i_9_n_0 ;
  wire \bright_cont_4_reg_9684_reg[0]_i_1_n_1 ;
  wire \bright_cont_4_reg_9684_reg[0]_i_1_n_2 ;
  wire \bright_cont_4_reg_9684_reg[0]_i_1_n_3 ;
  wire [7:0]\dark_cont_28_reg_9959[0]_i_11 ;
  wire [7:0]\dark_cont_28_reg_9959[0]_i_11_0 ;
  wire \dark_cont_28_reg_9959[0]_i_16 ;
  wire \dark_cont_28_reg_9959[0]_i_16_0 ;
  wire \dark_cont_4_reg_9695[0]_i_2_n_0 ;
  wire \dark_cont_4_reg_9695[0]_i_3_n_0 ;
  wire \dark_cont_4_reg_9695[0]_i_4_n_0 ;
  wire \dark_cont_4_reg_9695[0]_i_5_n_0 ;
  wire \dark_cont_4_reg_9695[0]_i_6_n_0 ;
  wire \dark_cont_4_reg_9695[0]_i_7_n_0 ;
  wire \dark_cont_4_reg_9695[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_4_reg_9695[0]_i_9_0 ;
  wire \dark_cont_4_reg_9695[0]_i_9_n_0 ;
  wire \dark_cont_4_reg_9695_reg[0]_i_1_n_1 ;
  wire \dark_cont_4_reg_9695_reg[0]_i_1_n_2 ;
  wire \dark_cont_4_reg_9695_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [3:0]\NLW_bright_cont_4_reg_9684_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_4_reg_9695_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_10 
       (.I0(ram_reg_2),
        .I1(\bright_cont_4_reg_9684[0]_i_6_3 ),
        .I2(Q[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_6_4 ),
        .I4(Q[0]),
        .I5(\bright_cont_4_reg_9684[0]_i_6_5 ),
        .O(\bright_cont_4_reg_9684[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_11 
       (.I0(ram_reg_1),
        .I1(\bright_cont_4_reg_9684[0]_i_6_0 ),
        .I2(Q[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_6_1 ),
        .I4(Q[0]),
        .I5(\bright_cont_4_reg_9684[0]_i_6_2 ),
        .O(\bright_cont_4_reg_9684[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_12 
       (.I0(ram_reg_4),
        .I1(\bright_cont_4_reg_9684[0]_i_7_3 ),
        .I2(Q[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_7_4 ),
        .I4(Q[0]),
        .I5(\bright_cont_4_reg_9684[0]_i_7_5 ),
        .O(\bright_cont_4_reg_9684[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_13 
       (.I0(ram_reg_3),
        .I1(\bright_cont_4_reg_9684[0]_i_7_0 ),
        .I2(Q[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_7_1 ),
        .I4(Q[0]),
        .I5(\bright_cont_4_reg_9684[0]_i_7_2 ),
        .O(\bright_cont_4_reg_9684[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_14 
       (.I0(ram_reg_6),
        .I1(\bright_cont_4_reg_9684[0]_i_8_3 ),
        .I2(Q[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_8_4 ),
        .I4(Q[0]),
        .I5(\bright_cont_4_reg_9684[0]_i_8_5 ),
        .O(\bright_cont_4_reg_9684[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_15 
       (.I0(ram_reg_5),
        .I1(\bright_cont_4_reg_9684[0]_i_8_0 ),
        .I2(Q[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_8_1 ),
        .I4(Q[0]),
        .I5(\bright_cont_4_reg_9684[0]_i_8_2 ),
        .O(\bright_cont_4_reg_9684[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_16 
       (.I0(ram_reg_8),
        .I1(\bright_cont_4_reg_9684[0]_i_9_3 ),
        .I2(Q[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_9_4 ),
        .I4(Q[0]),
        .I5(\bright_cont_4_reg_9684[0]_i_9_5 ),
        .O(\bright_cont_4_reg_9684[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_17 
       (.I0(ram_reg_7),
        .I1(\bright_cont_4_reg_9684[0]_i_9_0 ),
        .I2(Q[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_9_1 ),
        .I4(Q[0]),
        .I5(\bright_cont_4_reg_9684[0]_i_9_2 ),
        .O(\bright_cont_4_reg_9684[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_18 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0[6]),
        .I1(DOADO[6]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [6]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [6]),
        .O(ram_reg_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_4_reg_9684[0]_i_2 
       (.I0(\bright_cont_4_reg_9684[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\bright_cont_4_reg_9684[0]_i_11_n_0 ),
        .O(\bright_cont_4_reg_9684[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_22 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0[7]),
        .I1(DOADO[7]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [7]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_26 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0[4]),
        .I1(DOADO[4]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [4]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [4]),
        .O(ram_reg_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_4_reg_9684[0]_i_3 
       (.I0(\bright_cont_4_reg_9684[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\bright_cont_4_reg_9684[0]_i_13_n_0 ),
        .O(\bright_cont_4_reg_9684[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_30 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0[5]),
        .I1(DOADO[5]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [5]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_34 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0[2]),
        .I1(DOADO[2]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [2]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_38 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0[3]),
        .I1(DOADO[3]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [3]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [3]),
        .O(ram_reg_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_4_reg_9684[0]_i_4 
       (.I0(\bright_cont_4_reg_9684[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\bright_cont_4_reg_9684[0]_i_15_n_0 ),
        .O(\bright_cont_4_reg_9684[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_42 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0[0]),
        .I1(DOADO[0]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [0]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_4_reg_9684[0]_i_46 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0[1]),
        .I1(DOADO[1]),
        .I2(\dark_cont_28_reg_9959[0]_i_16 ),
        .I3(\dark_cont_28_reg_9959[0]_i_11 [1]),
        .I4(\dark_cont_28_reg_9959[0]_i_16_0 ),
        .I5(\dark_cont_28_reg_9959[0]_i_11_0 [1]),
        .O(ram_reg_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_4_reg_9684[0]_i_5 
       (.I0(\bright_cont_4_reg_9684[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_17_n_0 ),
        .O(\bright_cont_4_reg_9684[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_4_reg_9684[0]_i_6 
       (.I0(\bright_cont_4_reg_9684[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\bright_cont_4_reg_9684[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_4_reg_9684[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_4_reg_9684[0]_i_7 
       (.I0(\bright_cont_4_reg_9684[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\bright_cont_4_reg_9684[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_4_reg_9684[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_4_reg_9684[0]_i_8 
       (.I0(\bright_cont_4_reg_9684[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\bright_cont_4_reg_9684[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_4_reg_9684[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_4_reg_9684[0]_i_9 
       (.I0(\bright_cont_4_reg_9684[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\bright_cont_4_reg_9684[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_4_reg_9684[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_4_reg_9684_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_4_reg_9684_reg[0]_i_1_n_1 ,\bright_cont_4_reg_9684_reg[0]_i_1_n_2 ,\bright_cont_4_reg_9684_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_4_reg_9684[0]_i_2_n_0 ,\bright_cont_4_reg_9684[0]_i_3_n_0 ,\bright_cont_4_reg_9684[0]_i_4_n_0 ,\bright_cont_4_reg_9684[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_4_reg_9684_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_4_reg_9684[0]_i_6_n_0 ,\bright_cont_4_reg_9684[0]_i_7_n_0 ,\bright_cont_4_reg_9684[0]_i_8_n_0 ,\bright_cont_4_reg_9684[0]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_4_reg_9695[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_4_reg_9684[0]_i_10_n_0 ),
        .I2(\bright_cont_4_reg_9684[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_4_reg_9695[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_4_reg_9695[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_4_reg_9684[0]_i_12_n_0 ),
        .I2(\bright_cont_4_reg_9684[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_4_reg_9695[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_4_reg_9695[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_4_reg_9684[0]_i_14_n_0 ),
        .I2(\bright_cont_4_reg_9684[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_4_reg_9695[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_4_reg_9695[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_4_reg_9684[0]_i_16_n_0 ),
        .I2(\bright_cont_4_reg_9684[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_4_reg_9695[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_4_reg_9695[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_4_reg_9684[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\bright_cont_4_reg_9684[0]_i_11_n_0 ),
        .O(\dark_cont_4_reg_9695[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_4_reg_9695[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_4_reg_9684[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\bright_cont_4_reg_9684[0]_i_13_n_0 ),
        .O(\dark_cont_4_reg_9695[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_4_reg_9695[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_4_reg_9684[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\bright_cont_4_reg_9684[0]_i_15_n_0 ),
        .O(\dark_cont_4_reg_9695[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_4_reg_9695[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_4_reg_9684[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\bright_cont_4_reg_9684[0]_i_17_n_0 ),
        .O(\dark_cont_4_reg_9695[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_4_reg_9695_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_4_reg_9695[0]_i_9_0 ,\dark_cont_4_reg_9695_reg[0]_i_1_n_1 ,\dark_cont_4_reg_9695_reg[0]_i_1_n_2 ,\dark_cont_4_reg_9695_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_4_reg_9695[0]_i_2_n_0 ,\dark_cont_4_reg_9695[0]_i_3_n_0 ,\dark_cont_4_reg_9695[0]_i_4_n_0 ,\dark_cont_4_reg_9695[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_4_reg_9695_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_4_reg_9695[0]_i_6_n_0 ,\dark_cont_4_reg_9695[0]_i_7_n_0 ,\dark_cont_4_reg_9695[0]_i_8_n_0 ,\dark_cont_4_reg_9695[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_35
   (DOADO,
    ram_reg_0,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local;
  input ram_reg_1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_36
   (DOADO,
    DOBDO,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    ADDRBWRADDR,
    ram_reg_2,
    WEA);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local;
  input ram_reg_0;
  input [5:0]ADDRARDADDR;
  input ram_reg_1;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input [0:0]WEA;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_1,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_37
   (DOADO,
    DOBDO,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    ADDRBWRADDR,
    ram_reg_2,
    WEA,
    Q,
    \dark_cont_26_reg_9937_reg[0]_i_11 ,
    \dark_cont_26_reg_9937_reg[0]_i_21_0 ,
    \dark_cont_26_reg_9937_reg[0]_i_21_1 ,
    \dark_cont_26_reg_9937_reg[0]_i_21_2 ,
    \dark_cont_26_reg_9937_reg[0]_i_10 ,
    \dark_cont_26_reg_9937_reg[0]_i_13 ,
    \dark_cont_26_reg_9937_reg[0]_i_12 ,
    \dark_cont_26_reg_9937_reg[0]_i_15 ,
    \dark_cont_26_reg_9937_reg[0]_i_14 ,
    \dark_cont_26_reg_9937_reg[0]_i_17 ,
    \dark_cont_26_reg_9937_reg[0]_i_16 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local;
  input ram_reg_0;
  input [5:0]ADDRARDADDR;
  input ram_reg_1;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input [0:0]WEA;
  input [2:0]Q;
  input \dark_cont_26_reg_9937_reg[0]_i_11 ;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_21_0 ;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_21_1 ;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_21_2 ;
  input \dark_cont_26_reg_9937_reg[0]_i_10 ;
  input \dark_cont_26_reg_9937_reg[0]_i_13 ;
  input \dark_cont_26_reg_9937_reg[0]_i_12 ;
  input \dark_cont_26_reg_9937_reg[0]_i_15 ;
  input \dark_cont_26_reg_9937_reg[0]_i_14 ;
  input \dark_cont_26_reg_9937_reg[0]_i_17 ;
  input \dark_cont_26_reg_9937_reg[0]_i_16 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \dark_cont_26_reg_9937[0]_i_36_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_40_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_44_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_48_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_52_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_56_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_60_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_64_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_10 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_11 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_12 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_13 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_14 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_15 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_16 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_17 ;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_21_0 ;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_21_1 ;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_21_2 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_36 
       (.I0(DOADO[6]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21_0 [6]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_21_1 [6]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_2 [6]),
        .O(\dark_cont_26_reg_9937[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_40 
       (.I0(DOADO[7]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21_0 [7]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_21_1 [7]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_2 [7]),
        .O(\dark_cont_26_reg_9937[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_44 
       (.I0(DOADO[4]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21_0 [4]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_21_1 [4]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_2 [4]),
        .O(\dark_cont_26_reg_9937[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_48 
       (.I0(DOADO[5]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21_0 [5]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_21_1 [5]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_2 [5]),
        .O(\dark_cont_26_reg_9937[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_52 
       (.I0(DOADO[2]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21_0 [2]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_21_1 [2]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_2 [2]),
        .O(\dark_cont_26_reg_9937[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_56 
       (.I0(DOADO[3]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21_0 [3]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_21_1 [3]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_2 [3]),
        .O(\dark_cont_26_reg_9937[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_60 
       (.I0(DOADO[0]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21_0 [0]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_21_1 [0]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_2 [0]),
        .O(\dark_cont_26_reg_9937[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_64 
       (.I0(DOADO[1]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21_0 [1]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_21_1 [1]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_2 [1]),
        .O(\dark_cont_26_reg_9937[0]_i_64_n_0 ));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_19 
       (.I0(\dark_cont_26_reg_9937[0]_i_36_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_21 
       (.I0(\dark_cont_26_reg_9937[0]_i_40_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_11 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_23 
       (.I0(\dark_cont_26_reg_9937[0]_i_44_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_25 
       (.I0(\dark_cont_26_reg_9937[0]_i_48_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_27 
       (.I0(\dark_cont_26_reg_9937[0]_i_52_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_29 
       (.I0(\dark_cont_26_reg_9937[0]_i_56_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_31 
       (.I0(\dark_cont_26_reg_9937[0]_i_60_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_16 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_33 
       (.I0(\dark_cont_26_reg_9937[0]_i_64_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ),
        .S(Q[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_1,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_38
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local,
    ram_reg_9,
    ADDRARDADDR,
    ram_reg_10,
    ADDRBWRADDR,
    ram_reg_11,
    WEA,
    DOBDO,
    ram_reg_i_24,
    ram_reg_i_10__5,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_i_10__5_0);
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local;
  input ram_reg_9;
  input [5:0]ADDRARDADDR;
  input ram_reg_10;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_11;
  input [0:0]WEA;
  input [7:0]DOBDO;
  input ram_reg_i_24;
  input [7:0]ram_reg_i_10__5;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]ram_reg_i_10__5_0;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [7:0]ram_reg_11;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_10__5;
  wire [7:0]ram_reg_i_10__5_0;
  wire ram_reg_i_24;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_10,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_11}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_27
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_24),
        .I3(ram_reg_i_10__5[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_0[7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_31
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_24),
        .I3(ram_reg_i_10__5[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_35
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_24),
        .I3(ram_reg_i_10__5[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_39
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_24),
        .I3(ram_reg_i_10__5[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_43
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_24),
        .I3(ram_reg_i_10__5[3]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_0[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_47
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_24),
        .I3(ram_reg_i_10__5[2]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_0[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_51
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_24),
        .I3(ram_reg_i_10__5[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_55
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_24),
        .I3(ram_reg_i_10__5[0]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_0[0]),
        .O(ram_reg_8));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_39
   (ram_reg_0,
    DOBDO,
    CO,
    \dark_cont_6_reg_9717[0]_i_9_0 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ADDRBWRADDR,
    ram_reg_3,
    WEA,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    Q,
    \bright_cont_6_reg_9706[0]_i_6_0 ,
    \bright_cont_6_reg_9706_reg[0]_i_12_0 ,
    \bright_cont_6_reg_9706_reg[0]_i_26_0 ,
    DOADO,
    \bright_cont_6_reg_9706_reg[0]_i_26_1 ,
    \bright_cont_6_reg_9706[0]_i_6_1 ,
    \bright_cont_6_reg_9706_reg[0]_i_10_0 ,
    \bright_cont_6_reg_9706[0]_i_7_0 ,
    \bright_cont_6_reg_9706_reg[0]_i_14_0 ,
    \bright_cont_6_reg_9706[0]_i_7_1 ,
    \bright_cont_6_reg_9706_reg[0]_i_13_0 ,
    \bright_cont_6_reg_9706[0]_i_8_0 ,
    \bright_cont_6_reg_9706_reg[0]_i_17_0 ,
    \bright_cont_6_reg_9706[0]_i_8_1 ,
    \bright_cont_6_reg_9706_reg[0]_i_15_0 ,
    \bright_cont_6_reg_9706[0]_i_9_0 ,
    \bright_cont_6_reg_9706_reg[0]_i_19_0 ,
    \bright_cont_6_reg_9706[0]_i_9_1 ,
    \bright_cont_6_reg_9706_reg[0]_i_18_0 );
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [0:0]CO;
  output [0:0]\dark_cont_6_reg_9717[0]_i_9_0 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local;
  input ram_reg_1;
  input [5:0]ADDRARDADDR;
  input ram_reg_2;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_3;
  input [0:0]WEA;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input [3:0]Q;
  input \bright_cont_6_reg_9706[0]_i_6_0 ;
  input \bright_cont_6_reg_9706_reg[0]_i_12_0 ;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_26_0 ;
  input [7:0]DOADO;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_26_1 ;
  input \bright_cont_6_reg_9706[0]_i_6_1 ;
  input \bright_cont_6_reg_9706_reg[0]_i_10_0 ;
  input \bright_cont_6_reg_9706[0]_i_7_0 ;
  input \bright_cont_6_reg_9706_reg[0]_i_14_0 ;
  input \bright_cont_6_reg_9706[0]_i_7_1 ;
  input \bright_cont_6_reg_9706_reg[0]_i_13_0 ;
  input \bright_cont_6_reg_9706[0]_i_8_0 ;
  input \bright_cont_6_reg_9706_reg[0]_i_17_0 ;
  input \bright_cont_6_reg_9706[0]_i_8_1 ;
  input \bright_cont_6_reg_9706_reg[0]_i_15_0 ;
  input \bright_cont_6_reg_9706[0]_i_9_0 ;
  input \bright_cont_6_reg_9706_reg[0]_i_19_0 ;
  input \bright_cont_6_reg_9706[0]_i_9_1 ;
  input \bright_cont_6_reg_9706_reg[0]_i_18_0 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \bright_cont_6_reg_9706[0]_i_2_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_3_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_44_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_48_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_4_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_52_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_56_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_5_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_60_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_64_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_68_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_6_0 ;
  wire \bright_cont_6_reg_9706[0]_i_6_1 ;
  wire \bright_cont_6_reg_9706[0]_i_6_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_72_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_7_0 ;
  wire \bright_cont_6_reg_9706[0]_i_7_1 ;
  wire \bright_cont_6_reg_9706[0]_i_7_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_8_0 ;
  wire \bright_cont_6_reg_9706[0]_i_8_1 ;
  wire \bright_cont_6_reg_9706[0]_i_8_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_9_0 ;
  wire \bright_cont_6_reg_9706[0]_i_9_1 ;
  wire \bright_cont_6_reg_9706[0]_i_9_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_10_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_12_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_13_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_14_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_15_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_17_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_18_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_19_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_1_n_1 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_1_n_2 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_1_n_3 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_20_n_0 ;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_26_0 ;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_26_1 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_26_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_28_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_30_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_32_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_38_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_40_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_42_n_0 ;
  wire \dark_cont_6_reg_9717[0]_i_2_n_0 ;
  wire \dark_cont_6_reg_9717[0]_i_3_n_0 ;
  wire \dark_cont_6_reg_9717[0]_i_4_n_0 ;
  wire \dark_cont_6_reg_9717[0]_i_5_n_0 ;
  wire \dark_cont_6_reg_9717[0]_i_6_n_0 ;
  wire \dark_cont_6_reg_9717[0]_i_7_n_0 ;
  wire \dark_cont_6_reg_9717[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_6_reg_9717[0]_i_9_0 ;
  wire \dark_cont_6_reg_9717[0]_i_9_n_0 ;
  wire \dark_cont_6_reg_9717_reg[0]_i_1_n_1 ;
  wire \dark_cont_6_reg_9717_reg[0]_i_1_n_2 ;
  wire \dark_cont_6_reg_9717_reg[0]_i_1_n_3 ;
  wire [7:0]dout_tmp;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [3:0]\NLW_bright_cont_6_reg_9706_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_6_reg_9717_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_6_reg_9706[0]_i_2 
       (.I0(dout_tmp[6]),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(dout_tmp[7]),
        .O(\bright_cont_6_reg_9706[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_6_reg_9706[0]_i_3 
       (.I0(dout_tmp[4]),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(dout_tmp[5]),
        .O(\bright_cont_6_reg_9706[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_6_reg_9706[0]_i_4 
       (.I0(dout_tmp[2]),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(dout_tmp[3]),
        .O(\bright_cont_6_reg_9706[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_44 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26_0 [6]),
        .I2(Q[1]),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [6]),
        .O(\bright_cont_6_reg_9706[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_48 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26_0 [7]),
        .I2(Q[1]),
        .I3(DOADO[7]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [7]),
        .O(\bright_cont_6_reg_9706[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_6_reg_9706[0]_i_5 
       (.I0(dout_tmp[0]),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(dout_tmp[1]),
        .O(\bright_cont_6_reg_9706[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_52 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26_0 [4]),
        .I2(Q[1]),
        .I3(DOADO[4]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [4]),
        .O(\bright_cont_6_reg_9706[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_56 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26_0 [5]),
        .I2(Q[1]),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [5]),
        .O(\bright_cont_6_reg_9706[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_6_reg_9706[0]_i_6 
       (.I0(dout_tmp[6]),
        .I1(th_high_fu_6106_p2[6]),
        .I2(dout_tmp[7]),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_6_reg_9706[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_60 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26_0 [2]),
        .I2(Q[1]),
        .I3(DOADO[2]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [2]),
        .O(\bright_cont_6_reg_9706[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_64 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26_0 [3]),
        .I2(Q[1]),
        .I3(DOADO[3]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [3]),
        .O(\bright_cont_6_reg_9706[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_68 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26_0 [0]),
        .I2(Q[1]),
        .I3(DOADO[0]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [0]),
        .O(\bright_cont_6_reg_9706[0]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_6_reg_9706[0]_i_7 
       (.I0(dout_tmp[4]),
        .I1(th_high_fu_6106_p2[4]),
        .I2(dout_tmp[5]),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_6_reg_9706[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_72 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26_0 [1]),
        .I2(Q[1]),
        .I3(DOADO[1]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [1]),
        .O(\bright_cont_6_reg_9706[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_6_reg_9706[0]_i_8 
       (.I0(dout_tmp[2]),
        .I1(th_high_fu_6106_p2[2]),
        .I2(dout_tmp[3]),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_6_reg_9706[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_6_reg_9706[0]_i_9 
       (.I0(dout_tmp[0]),
        .I1(th_high_fu_6106_p2[0]),
        .I2(dout_tmp[1]),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_6_reg_9706[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_6_reg_9706_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_6_reg_9706_reg[0]_i_1_n_1 ,\bright_cont_6_reg_9706_reg[0]_i_1_n_2 ,\bright_cont_6_reg_9706_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_6_reg_9706[0]_i_2_n_0 ,\bright_cont_6_reg_9706[0]_i_3_n_0 ,\bright_cont_6_reg_9706[0]_i_4_n_0 ,\bright_cont_6_reg_9706[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_6_reg_9706_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_6_reg_9706[0]_i_6_n_0 ,\bright_cont_6_reg_9706[0]_i_7_n_0 ,\bright_cont_6_reg_9706[0]_i_8_n_0 ,\bright_cont_6_reg_9706[0]_i_9_n_0 }));
  MUXF8 \bright_cont_6_reg_9706_reg[0]_i_10 
       (.I0(\bright_cont_6_reg_9706_reg[0]_i_20_n_0 ),
        .I1(\bright_cont_6_reg_9706[0]_i_6_1 ),
        .O(dout_tmp[6]),
        .S(Q[3]));
  MUXF8 \bright_cont_6_reg_9706_reg[0]_i_12 
       (.I0(\bright_cont_6_reg_9706_reg[0]_i_26_n_0 ),
        .I1(\bright_cont_6_reg_9706[0]_i_6_0 ),
        .O(dout_tmp[7]),
        .S(Q[3]));
  MUXF8 \bright_cont_6_reg_9706_reg[0]_i_13 
       (.I0(\bright_cont_6_reg_9706_reg[0]_i_28_n_0 ),
        .I1(\bright_cont_6_reg_9706[0]_i_7_1 ),
        .O(dout_tmp[4]),
        .S(Q[3]));
  MUXF8 \bright_cont_6_reg_9706_reg[0]_i_14 
       (.I0(\bright_cont_6_reg_9706_reg[0]_i_30_n_0 ),
        .I1(\bright_cont_6_reg_9706[0]_i_7_0 ),
        .O(dout_tmp[5]),
        .S(Q[3]));
  MUXF8 \bright_cont_6_reg_9706_reg[0]_i_15 
       (.I0(\bright_cont_6_reg_9706_reg[0]_i_32_n_0 ),
        .I1(\bright_cont_6_reg_9706[0]_i_8_1 ),
        .O(dout_tmp[2]),
        .S(Q[3]));
  MUXF8 \bright_cont_6_reg_9706_reg[0]_i_17 
       (.I0(\bright_cont_6_reg_9706_reg[0]_i_38_n_0 ),
        .I1(\bright_cont_6_reg_9706[0]_i_8_0 ),
        .O(dout_tmp[3]),
        .S(Q[3]));
  MUXF8 \bright_cont_6_reg_9706_reg[0]_i_18 
       (.I0(\bright_cont_6_reg_9706_reg[0]_i_40_n_0 ),
        .I1(\bright_cont_6_reg_9706[0]_i_9_1 ),
        .O(dout_tmp[0]),
        .S(Q[3]));
  MUXF8 \bright_cont_6_reg_9706_reg[0]_i_19 
       (.I0(\bright_cont_6_reg_9706_reg[0]_i_42_n_0 ),
        .I1(\bright_cont_6_reg_9706[0]_i_9_0 ),
        .O(dout_tmp[1]),
        .S(Q[3]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_20 
       (.I0(\bright_cont_6_reg_9706[0]_i_44_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_10_0 ),
        .O(\bright_cont_6_reg_9706_reg[0]_i_20_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_26 
       (.I0(\bright_cont_6_reg_9706[0]_i_48_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_12_0 ),
        .O(\bright_cont_6_reg_9706_reg[0]_i_26_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_28 
       (.I0(\bright_cont_6_reg_9706[0]_i_52_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_13_0 ),
        .O(\bright_cont_6_reg_9706_reg[0]_i_28_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_30 
       (.I0(\bright_cont_6_reg_9706[0]_i_56_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_14_0 ),
        .O(\bright_cont_6_reg_9706_reg[0]_i_30_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_32 
       (.I0(\bright_cont_6_reg_9706[0]_i_60_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_15_0 ),
        .O(\bright_cont_6_reg_9706_reg[0]_i_32_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_38 
       (.I0(\bright_cont_6_reg_9706[0]_i_64_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_17_0 ),
        .O(\bright_cont_6_reg_9706_reg[0]_i_38_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_40 
       (.I0(\bright_cont_6_reg_9706[0]_i_68_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_18_0 ),
        .O(\bright_cont_6_reg_9706_reg[0]_i_40_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_42 
       (.I0(\bright_cont_6_reg_9706[0]_i_72_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_19_0 ),
        .O(\bright_cont_6_reg_9706_reg[0]_i_42_n_0 ),
        .S(Q[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_6_reg_9717[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(dout_tmp[6]),
        .I2(dout_tmp[7]),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_6_reg_9717[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_6_reg_9717[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(dout_tmp[4]),
        .I2(dout_tmp[5]),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_6_reg_9717[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_6_reg_9717[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(dout_tmp[2]),
        .I2(dout_tmp[3]),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_6_reg_9717[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_6_reg_9717[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(dout_tmp[0]),
        .I2(dout_tmp[1]),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_6_reg_9717[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_6_reg_9717[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(dout_tmp[6]),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(dout_tmp[7]),
        .O(\dark_cont_6_reg_9717[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_6_reg_9717[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(dout_tmp[4]),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(dout_tmp[5]),
        .O(\dark_cont_6_reg_9717[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_6_reg_9717[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(dout_tmp[2]),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(dout_tmp[3]),
        .O(\dark_cont_6_reg_9717[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_6_reg_9717[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(dout_tmp[0]),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(dout_tmp[1]),
        .O(\dark_cont_6_reg_9717[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_6_reg_9717_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_6_reg_9717[0]_i_9_0 ,\dark_cont_6_reg_9717_reg[0]_i_1_n_1 ,\dark_cont_6_reg_9717_reg[0]_i_1_n_2 ,\dark_cont_6_reg_9717_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_6_reg_9717[0]_i_2_n_0 ,\dark_cont_6_reg_9717[0]_i_3_n_0 ,\dark_cont_6_reg_9717[0]_i_4_n_0 ,\dark_cont_6_reg_9717[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_6_reg_9717_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_6_reg_9717[0]_i_6_n_0 ,\dark_cont_6_reg_9717[0]_i_7_n_0 ,\dark_cont_6_reg_9717[0]_i_8_n_0 ,\dark_cont_6_reg_9717[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_2,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_40
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local,
    ram_reg_2,
    ADDRARDADDR,
    ram_reg_3,
    ADDRBWRADDR,
    ram_reg_4,
    WEA);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local;
  input ram_reg_2;
  input [5:0]ADDRARDADDR;
  input ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_4;
  input [0:0]WEA;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_3,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_4}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local),
        .ENBWREN(ram_reg_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_41
   (DOADO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local,
    ram_reg_9,
    ADDRARDADDR,
    ram_reg_10,
    ADDRBWRADDR,
    ram_reg_11,
    WEA,
    \dark_cont_26_reg_9937_reg[0]_i_20 ,
    Q,
    \dark_cont_26_reg_9937_reg[0]_i_20_0 ,
    \dark_cont_26_reg_9937_reg[0]_i_20_1 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local;
  input ram_reg_9;
  input [5:0]ADDRARDADDR;
  input ram_reg_10;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_11;
  input [0:0]WEA;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_20 ;
  input [1:0]Q;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_0 ;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_1 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_20 ;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_0 ;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [7:0]ram_reg_11;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_35 
       (.I0(DOADO[6]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20 [6]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_0 [6]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_1 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_39 
       (.I0(DOADO[7]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20 [7]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_0 [7]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_1 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_43 
       (.I0(DOADO[4]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20 [4]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_0 [4]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_1 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_47 
       (.I0(DOADO[5]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20 [5]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_0 [5]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_1 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_51 
       (.I0(DOADO[2]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20 [2]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_0 [2]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_1 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_55 
       (.I0(DOADO[3]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20 [3]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_0 [3]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_1 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_59 
       (.I0(DOADO[0]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20 [0]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_0 [0]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_1 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_63 
       (.I0(DOADO[1]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20 [1]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_0 [1]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_1 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_10,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_11}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_42
   (ram_reg_0,
    DIADI,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ADDRBWRADDR,
    ram_reg_3,
    WEA,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    DOBDO,
    ram_reg_i_24_0,
    ram_reg_i_10__5_0,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_i_10__5_1,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21);
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local;
  input ram_reg_1;
  input [5:0]ADDRARDADDR;
  input ram_reg_2;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_3;
  input [0:0]WEA;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [7:0]DOBDO;
  input ram_reg_i_24_0;
  input [7:0]ram_reg_i_10__5_0;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]ram_reg_i_10__5_1;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_10__5_0;
  wire [7:0]ram_reg_i_10__5_1;
  wire ram_reg_i_10__5_n_0;
  wire ram_reg_i_12__1_n_0;
  wire ram_reg_i_14__0_n_0;
  wire ram_reg_i_16__0_n_0;
  wire ram_reg_i_18__0_n_0;
  wire ram_reg_i_20__0_n_0;
  wire ram_reg_i_22__0_n_0;
  wire ram_reg_i_24_0;
  wire ram_reg_i_24_n_0;
  wire ram_reg_i_26_n_0;
  wire ram_reg_i_30_n_0;
  wire ram_reg_i_34_n_0;
  wire ram_reg_i_38_n_0;
  wire ram_reg_i_42_n_0;
  wire ram_reg_i_46_n_0;
  wire ram_reg_i_50_n_0;
  wire ram_reg_i_54_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_2,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 ram_reg_i_10__5
       (.I0(ram_reg_i_26_n_0),
        .I1(ram_reg_7),
        .O(ram_reg_i_10__5_n_0),
        .S(ram_reg_6));
  MUXF7 ram_reg_i_12__1
       (.I0(ram_reg_i_30_n_0),
        .I1(ram_reg_9),
        .O(ram_reg_i_12__1_n_0),
        .S(ram_reg_6));
  MUXF7 ram_reg_i_14__0
       (.I0(ram_reg_i_34_n_0),
        .I1(ram_reg_11),
        .O(ram_reg_i_14__0_n_0),
        .S(ram_reg_6));
  MUXF7 ram_reg_i_16__0
       (.I0(ram_reg_i_38_n_0),
        .I1(ram_reg_13),
        .O(ram_reg_i_16__0_n_0),
        .S(ram_reg_6));
  MUXF7 ram_reg_i_18__0
       (.I0(ram_reg_i_42_n_0),
        .I1(ram_reg_15),
        .O(ram_reg_i_18__0_n_0),
        .S(ram_reg_6));
  MUXF7 ram_reg_i_20__0
       (.I0(ram_reg_i_46_n_0),
        .I1(ram_reg_17),
        .O(ram_reg_i_20__0_n_0),
        .S(ram_reg_6));
  MUXF7 ram_reg_i_22__0
       (.I0(ram_reg_i_50_n_0),
        .I1(ram_reg_19),
        .O(ram_reg_i_22__0_n_0),
        .S(ram_reg_6));
  MUXF7 ram_reg_i_24
       (.I0(ram_reg_i_54_n_0),
        .I1(ram_reg_21),
        .O(ram_reg_i_24_n_0),
        .S(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_26
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_24_0),
        .I3(ram_reg_i_10__5_0[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_1[7]),
        .O(ram_reg_i_26_n_0));
  MUXF8 ram_reg_i_2__35
       (.I0(ram_reg_i_10__5_n_0),
        .I1(ram_reg_5),
        .O(DIADI[7]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_30
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_24_0),
        .I3(ram_reg_i_10__5_0[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_1[6]),
        .O(ram_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_34
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_24_0),
        .I3(ram_reg_i_10__5_0[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_1[5]),
        .O(ram_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_38
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_24_0),
        .I3(ram_reg_i_10__5_0[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_1[4]),
        .O(ram_reg_i_38_n_0));
  MUXF8 ram_reg_i_3__37
       (.I0(ram_reg_i_12__1_n_0),
        .I1(ram_reg_8),
        .O(DIADI[6]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_42
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_24_0),
        .I3(ram_reg_i_10__5_0[3]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_1[3]),
        .O(ram_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_46
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_24_0),
        .I3(ram_reg_i_10__5_0[2]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_1[2]),
        .O(ram_reg_i_46_n_0));
  MUXF8 ram_reg_i_4__37
       (.I0(ram_reg_i_14__0_n_0),
        .I1(ram_reg_10),
        .O(DIADI[5]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_50
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_24_0),
        .I3(ram_reg_i_10__5_0[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_1[1]),
        .O(ram_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_54
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_24_0),
        .I3(ram_reg_i_10__5_0[0]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_10__5_1[0]),
        .O(ram_reg_i_54_n_0));
  MUXF8 ram_reg_i_5__37
       (.I0(ram_reg_i_16__0_n_0),
        .I1(ram_reg_12),
        .O(DIADI[4]),
        .S(ram_reg_4));
  MUXF8 ram_reg_i_6__37
       (.I0(ram_reg_i_18__0_n_0),
        .I1(ram_reg_14),
        .O(DIADI[3]),
        .S(ram_reg_4));
  MUXF8 ram_reg_i_7__37
       (.I0(ram_reg_i_20__0_n_0),
        .I1(ram_reg_16),
        .O(DIADI[2]),
        .S(ram_reg_4));
  MUXF8 ram_reg_i_8__35
       (.I0(ram_reg_i_22__0_n_0),
        .I1(ram_reg_18),
        .O(DIADI[1]),
        .S(ram_reg_4));
  MUXF8 ram_reg_i_9__23
       (.I0(ram_reg_i_24_n_0),
        .I1(ram_reg_20),
        .O(DIADI[0]),
        .S(ram_reg_4));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_43
   (ram_reg_0,
    DOBDO,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local,
    ram_reg_9,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_10,
    WEA,
    \bright_cont_6_reg_9706_reg[0]_i_27 ,
    Q,
    DOADO,
    \bright_cont_6_reg_9706_reg[0]_i_27_0 );
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local;
  input ram_reg_9;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_10;
  input [0:0]WEA;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_27 ;
  input [1:0]Q;
  input [7:0]DOADO;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_27_0 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_27 ;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_27_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_47 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27 [6]),
        .I2(Q[1]),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_51 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27 [7]),
        .I2(Q[1]),
        .I3(DOADO[7]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_55 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27 [4]),
        .I2(Q[1]),
        .I3(DOADO[4]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_59 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27 [5]),
        .I2(Q[1]),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_63 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27 [2]),
        .I2(Q[1]),
        .I3(DOADO[2]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_67 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27 [3]),
        .I2(Q[1]),
        .I3(DOADO[3]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_71 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27 [0]),
        .I2(Q[1]),
        .I3(DOADO[0]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_75 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27 [1]),
        .I2(Q[1]),
        .I3(DOADO[1]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_0 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_10}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_44
   (DOADO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ADDRARDADDR,
    ram_reg_9,
    trunc_ln29_reg_7864,
    ram_reg_10,
    ram_reg_11,
    Q,
    ram_reg_12,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ap_enable_reg_pp0_iter2,
    \bright_cont_30_reg_9970_reg[0]_i_20 ,
    \bright_cont_30_reg_9970_reg[0]_i_30 ,
    DOBDO,
    \bright_cont_30_reg_9970_reg[0]_i_30_0 ,
    \bright_cont_30_reg_9970_reg[0]_i_20_0 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_9;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_10;
  input ram_reg_11;
  input [6:0]Q;
  input ram_reg_12;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_13;
  input [0:0]ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ap_enable_reg_pp0_iter2;
  input [7:0]\bright_cont_30_reg_9970_reg[0]_i_20 ;
  input \bright_cont_30_reg_9970_reg[0]_i_30 ;
  input [7:0]DOBDO;
  input \bright_cont_30_reg_9970_reg[0]_i_30_0 ;
  input [7:0]\bright_cont_30_reg_9970_reg[0]_i_20_0 ;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_30_reg_9970_reg[0]_i_20 ;
  wire [7:0]\bright_cont_30_reg_9970_reg[0]_i_20_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_30 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_30_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce1_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire [0:0]ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire ram_reg_i_3__26_n_0;
  wire ram_reg_i_4__26_n_0;
  wire ram_reg_i_5__31_n_0;
  wire ram_reg_i_6__31_n_0;
  wire ram_reg_i_7__31_n_0;
  wire ram_reg_i_8__29_n_0;
  wire ram_reg_i_9__19_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_35 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_20 [6]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30 ),
        .I3(DOBDO[6]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_39 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_20 [7]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30 ),
        .I3(DOBDO[7]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_43 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_20 [4]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30 ),
        .I3(DOBDO[4]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_47 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_20 [5]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30 ),
        .I3(DOBDO[5]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_51 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_20 [2]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30 ),
        .I3(DOBDO[2]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_55 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_20 [3]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30 ),
        .I3(DOBDO[3]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_59 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_20 [0]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30 ),
        .I3(DOBDO[0]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_63 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_20 [1]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30 ),
        .I3(DOBDO[1]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_0 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__26_n_0,ram_reg_i_4__26_n_0,ram_reg_i_5__31_n_0,ram_reg_i_6__31_n_0,ram_reg_i_7__31_n_0,ram_reg_i_8__29_n_0,ram_reg_i_9__19_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ram_reg_i_1__3
       (.I0(trunc_ln29_reg_7864[0]),
        .I1(ram_reg_10),
        .I2(ram_reg_11),
        .I3(trunc_ln29_reg_7864[1]),
        .I4(trunc_ln29_reg_7864[3]),
        .I5(trunc_ln29_reg_7864[2]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce0_local));
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_reg_i_2__40
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I2(ram_reg_13),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_11),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce1_local));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_3__26
       (.I0(Q[6]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_13),
        .I5(ram_reg_22),
        .O(ram_reg_i_3__26_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_4__26
       (.I0(Q[5]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_13),
        .I5(ram_reg_23),
        .O(ram_reg_i_4__26_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_5__31
       (.I0(Q[4]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_13),
        .I5(ram_reg_24),
        .O(ram_reg_i_5__31_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_6__31
       (.I0(Q[3]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_13),
        .I5(ram_reg_21),
        .O(ram_reg_i_6__31_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_7__31
       (.I0(Q[2]),
        .I1(ram_reg_15),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_17),
        .I4(ram_reg_13),
        .I5(ram_reg_20),
        .O(ram_reg_i_7__31_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_8__29
       (.I0(Q[1]),
        .I1(ram_reg_15),
        .I2(ram_reg_16),
        .I3(ram_reg_17),
        .I4(ram_reg_18),
        .I5(ram_reg_19),
        .O(ram_reg_i_8__29_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    ram_reg_i_9__19
       (.I0(Q[0]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_13),
        .I5(ram_reg_14),
        .O(ram_reg_i_9__19_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_45
   (ram_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_9,
    WEA,
    DOBDO,
    ram_reg_i_25,
    ram_reg_i_11__1,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_i_11__1_0,
    ram_reg_10,
    ram_reg_11);
  output [7:0]ram_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_9;
  input [0:0]WEA;
  input [7:0]DOBDO;
  input ram_reg_i_25;
  input [7:0]ram_reg_i_11__1;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]ram_reg_i_11__1_0;
  input ram_reg_10;
  input ram_reg_11;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire [7:0]ram_reg_i_11__1;
  wire [7:0]ram_reg_i_11__1_0;
  wire ram_reg_i_25;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local),
        .ENBWREN(ap_enable_reg_pp0_iter1_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_29
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_25),
        .I3(ram_reg_i_11__1[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_0[7]),
        .O(ram_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__46
       (.I0(ram_reg_10),
        .I1(ram_reg_11),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_33
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_25),
        .I3(ram_reg_i_11__1[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_37
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_25),
        .I3(ram_reg_i_11__1[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_41
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_25),
        .I3(ram_reg_i_11__1[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_45
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_25),
        .I3(ram_reg_i_11__1[3]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_0[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_49
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_25),
        .I3(ram_reg_i_11__1[2]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_0[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_53
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_25),
        .I3(ram_reg_i_11__1[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_57
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_25),
        .I3(ram_reg_i_11__1[0]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_0[0]),
        .O(ram_reg_8));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_46
   (DOADO,
    DOBDO,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    WEA,
    Q,
    \bright_cont_6_reg_9706_reg[0]_i_12 ,
    \bright_cont_6_reg_9706_reg[0]_i_27_0 ,
    \bright_cont_6_reg_9706_reg[0]_i_27_1 ,
    \bright_cont_6_reg_9706_reg[0]_i_27_2 ,
    \bright_cont_6_reg_9706_reg[0]_i_10 ,
    \bright_cont_6_reg_9706_reg[0]_i_14 ,
    \bright_cont_6_reg_9706_reg[0]_i_13 ,
    \bright_cont_6_reg_9706_reg[0]_i_17 ,
    \bright_cont_6_reg_9706_reg[0]_i_15 ,
    \bright_cont_6_reg_9706_reg[0]_i_19 ,
    \bright_cont_6_reg_9706_reg[0]_i_18 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local;
  input ram_reg_0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input [2:0]Q;
  input \bright_cont_6_reg_9706_reg[0]_i_12 ;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_27_0 ;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_27_1 ;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_27_2 ;
  input \bright_cont_6_reg_9706_reg[0]_i_10 ;
  input \bright_cont_6_reg_9706_reg[0]_i_14 ;
  input \bright_cont_6_reg_9706_reg[0]_i_13 ;
  input \bright_cont_6_reg_9706_reg[0]_i_17 ;
  input \bright_cont_6_reg_9706_reg[0]_i_15 ;
  input \bright_cont_6_reg_9706_reg[0]_i_19 ;
  input \bright_cont_6_reg_9706_reg[0]_i_18 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \bright_cont_6_reg_9706[0]_i_46_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_50_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_54_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_58_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_62_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_66_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_70_n_0 ;
  wire \bright_cont_6_reg_9706[0]_i_74_n_0 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_10 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_12 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_13 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_14 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_15 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_17 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_18 ;
  wire \bright_cont_6_reg_9706_reg[0]_i_19 ;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_27_0 ;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_27_1 ;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_27_2 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_46 
       (.I0(DOADO[6]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27_0 [6]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_27_1 [6]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_2 [6]),
        .O(\bright_cont_6_reg_9706[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_50 
       (.I0(DOADO[7]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27_0 [7]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_27_1 [7]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_2 [7]),
        .O(\bright_cont_6_reg_9706[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_54 
       (.I0(DOADO[4]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27_0 [4]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_27_1 [4]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_2 [4]),
        .O(\bright_cont_6_reg_9706[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_58 
       (.I0(DOADO[5]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27_0 [5]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_27_1 [5]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_2 [5]),
        .O(\bright_cont_6_reg_9706[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_62 
       (.I0(DOADO[2]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27_0 [2]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_27_1 [2]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_2 [2]),
        .O(\bright_cont_6_reg_9706[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_66 
       (.I0(DOADO[3]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27_0 [3]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_27_1 [3]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_2 [3]),
        .O(\bright_cont_6_reg_9706[0]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_70 
       (.I0(DOADO[0]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27_0 [0]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_27_1 [0]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_2 [0]),
        .O(\bright_cont_6_reg_9706[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_74 
       (.I0(DOADO[1]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_27_0 [1]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_27_1 [1]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_27_2 [1]),
        .O(\bright_cont_6_reg_9706[0]_i_74_n_0 ));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_21 
       (.I0(\bright_cont_6_reg_9706[0]_i_46_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_27 
       (.I0(\bright_cont_6_reg_9706[0]_i_50_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_29 
       (.I0(\bright_cont_6_reg_9706[0]_i_54_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_31 
       (.I0(\bright_cont_6_reg_9706[0]_i_58_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_33 
       (.I0(\bright_cont_6_reg_9706[0]_i_62_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_39 
       (.I0(\bright_cont_6_reg_9706[0]_i_66_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_41 
       (.I0(\bright_cont_6_reg_9706[0]_i_70_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_18 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ),
        .S(Q[2]));
  MUXF7 \bright_cont_6_reg_9706_reg[0]_i_43 
       (.I0(\bright_cont_6_reg_9706[0]_i_74_n_0 ),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_19 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ),
        .S(Q[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_47
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_9,
    WEA);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_9;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_3,ram_reg_4,ram_reg_5,ram_reg_6,ram_reg_7,ram_reg_8,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local),
        .ENBWREN(ram_reg_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_48
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local,
    ram_reg_10,
    ADDRARDADDR,
    ram_reg_11,
    ADDRBWRADDR,
    ram_reg_12,
    WEA,
    \dark_cont_26_reg_9937_reg[0]_i_21 ,
    Q,
    DOADO,
    \dark_cont_26_reg_9937_reg[0]_i_21_0 );
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local;
  input ram_reg_10;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_11;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_12;
  input [0:0]WEA;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_21 ;
  input [1:0]Q;
  input [7:0]DOADO;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_21_0 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_21 ;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_21_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [7:0]ram_reg_12;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_37 
       (.I0(ram_reg_0[6]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21 [6]),
        .I2(Q[1]),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_0 [6]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_41 
       (.I0(ram_reg_0[7]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21 [7]),
        .I2(Q[1]),
        .I3(DOADO[7]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_0 [7]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_45 
       (.I0(ram_reg_0[4]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21 [4]),
        .I2(Q[1]),
        .I3(DOADO[4]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_0 [4]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_49 
       (.I0(ram_reg_0[5]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21 [5]),
        .I2(Q[1]),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_0 [5]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_53 
       (.I0(ram_reg_0[2]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21 [2]),
        .I2(Q[1]),
        .I3(DOADO[2]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_0 [2]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_57 
       (.I0(ram_reg_0[3]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21 [3]),
        .I2(Q[1]),
        .I3(DOADO[3]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_0 [3]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_61 
       (.I0(ram_reg_0[0]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21 [0]),
        .I2(Q[1]),
        .I3(DOADO[0]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_0 [0]),
        .O(ram_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_65 
       (.I0(ram_reg_0[1]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_21 [1]),
        .I2(Q[1]),
        .I3(DOADO[1]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_21_0 [1]),
        .O(ram_reg_8));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_11,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_12}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local),
        .ENBWREN(ram_reg_10),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_49
   (ram_reg_0,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ADDRBWRADDR,
    ram_reg_3,
    WEA,
    ram_reg_4,
    ram_reg_5,
    DOBDO,
    ram_reg_i_25_0,
    ram_reg_i_11__1_0,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_i_11__1_1,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12);
  output [7:0]ram_reg_0;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local;
  input ram_reg_1;
  input [5:0]ADDRARDADDR;
  input ram_reg_2;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_3;
  input [0:0]WEA;
  input ram_reg_4;
  input ram_reg_5;
  input [7:0]DOBDO;
  input ram_reg_i_25_0;
  input [7:0]ram_reg_i_11__1_0;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]ram_reg_i_11__1_1;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_11__1_0;
  wire [7:0]ram_reg_i_11__1_1;
  wire ram_reg_i_25_0;
  wire ram_reg_i_28_n_0;
  wire ram_reg_i_32_n_0;
  wire ram_reg_i_36_n_0;
  wire ram_reg_i_40_n_0;
  wire ram_reg_i_44_n_0;
  wire ram_reg_i_48_n_0;
  wire ram_reg_i_52_n_0;
  wire ram_reg_i_56_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_2,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 ram_reg_i_11__1
       (.I0(ram_reg_i_28_n_0),
        .I1(ram_reg_5),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_13__1
       (.I0(ram_reg_i_32_n_0),
        .I1(ram_reg_6),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_15__1
       (.I0(ram_reg_i_36_n_0),
        .I1(ram_reg_7),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_17__0
       (.I0(ram_reg_i_40_n_0),
        .I1(ram_reg_8),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_19__0
       (.I0(ram_reg_i_44_n_0),
        .I1(ram_reg_9),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_21__0
       (.I0(ram_reg_i_48_n_0),
        .I1(ram_reg_10),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_23
       (.I0(ram_reg_i_52_n_0),
        .I1(ram_reg_11),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_25
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_12),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_28
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_25_0),
        .I3(ram_reg_i_11__1_0[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_1[7]),
        .O(ram_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_32
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_25_0),
        .I3(ram_reg_i_11__1_0[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_1[6]),
        .O(ram_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_36
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_25_0),
        .I3(ram_reg_i_11__1_0[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_1[5]),
        .O(ram_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_40
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_25_0),
        .I3(ram_reg_i_11__1_0[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_1[4]),
        .O(ram_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_44
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_25_0),
        .I3(ram_reg_i_11__1_0[3]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_1[3]),
        .O(ram_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_48
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_25_0),
        .I3(ram_reg_i_11__1_0[2]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_1[2]),
        .O(ram_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_52
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_25_0),
        .I3(ram_reg_i_11__1_0[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_1[1]),
        .O(ram_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_56
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_25_0),
        .I3(ram_reg_i_11__1_0[0]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I5(ram_reg_i_11__1_1[0]),
        .O(ram_reg_i_56_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_50
   (DOADO,
    DOBDO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local,
    ram_reg_8,
    ADDRARDADDR,
    ram_reg_9,
    ADDRBWRADDR,
    ram_reg_10,
    WEA,
    \bright_cont_6_reg_9706_reg[0]_i_26 ,
    Q,
    \bright_cont_6_reg_9706_reg[0]_i_26_0 ,
    \bright_cont_6_reg_9706_reg[0]_i_26_1 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local;
  input ram_reg_8;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_9;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_10;
  input [0:0]WEA;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_26 ;
  input [1:0]Q;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_26_0 ;
  input [7:0]\bright_cont_6_reg_9706_reg[0]_i_26_1 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_26 ;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_26_0 ;
  wire [7:0]\bright_cont_6_reg_9706_reg[0]_i_26_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_45 
       (.I0(DOADO[6]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26 [6]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_26_0 [6]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_49 
       (.I0(DOADO[7]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26 [7]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_26_0 [7]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_53 
       (.I0(DOADO[4]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26 [4]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_26_0 [4]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_57 
       (.I0(DOADO[5]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26 [5]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_26_0 [5]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_61 
       (.I0(DOADO[2]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26 [2]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_26_0 [2]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_65 
       (.I0(DOADO[3]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26 [3]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_26_0 [3]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_69 
       (.I0(DOADO[0]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26 [0]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_26_0 [0]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_6_reg_9706[0]_i_73 
       (.I0(DOADO[1]),
        .I1(\bright_cont_6_reg_9706_reg[0]_i_26 [1]),
        .I2(Q[1]),
        .I3(\bright_cont_6_reg_9706_reg[0]_i_26_0 [1]),
        .I4(Q[0]),
        .I5(\bright_cont_6_reg_9706_reg[0]_i_26_1 [1]),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_9,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_10}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local),
        .ENBWREN(ram_reg_8),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_51
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local,
    ram_reg_2,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_3,
    WEA);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local;
  input ram_reg_2;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_3;
  input [0:0]WEA;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local),
        .ENBWREN(ram_reg_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_52
   (DOADO,
    ram_reg_0,
    CO,
    \bright_cont_26_reg_9926[0]_i_9_0 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_2,
    WEA,
    th_low_fu_6110_p20_out,
    th_high_fu_6106_p2,
    Q,
    \dark_cont_26_reg_9937[0]_i_6_0 ,
    \dark_cont_26_reg_9937_reg[0]_i_11_0 ,
    \dark_cont_26_reg_9937_reg[0]_i_20_0 ,
    \dark_cont_26_reg_9937_reg[0]_i_20_1 ,
    \dark_cont_26_reg_9937_reg[0]_i_20_2 ,
    \dark_cont_26_reg_9937[0]_i_6_1 ,
    \dark_cont_26_reg_9937_reg[0]_i_10_0 ,
    \dark_cont_26_reg_9937[0]_i_7_0 ,
    \dark_cont_26_reg_9937_reg[0]_i_13_0 ,
    \dark_cont_26_reg_9937[0]_i_7_1 ,
    \dark_cont_26_reg_9937_reg[0]_i_12_0 ,
    \dark_cont_26_reg_9937[0]_i_8_0 ,
    \dark_cont_26_reg_9937_reg[0]_i_15_0 ,
    \dark_cont_26_reg_9937[0]_i_8_1 ,
    \dark_cont_26_reg_9937_reg[0]_i_14_0 ,
    \dark_cont_26_reg_9937[0]_i_9_0 ,
    \dark_cont_26_reg_9937_reg[0]_i_17_0 ,
    \dark_cont_26_reg_9937[0]_i_9_1 ,
    \dark_cont_26_reg_9937_reg[0]_i_16_0 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output [0:0]CO;
  output [0:0]\bright_cont_26_reg_9926[0]_i_9_0 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local;
  input ram_reg_1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input [0:0]WEA;
  input [7:0]th_low_fu_6110_p20_out;
  input [7:0]th_high_fu_6106_p2;
  input [3:0]Q;
  input \dark_cont_26_reg_9937[0]_i_6_0 ;
  input \dark_cont_26_reg_9937_reg[0]_i_11_0 ;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_0 ;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_1 ;
  input [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_2 ;
  input \dark_cont_26_reg_9937[0]_i_6_1 ;
  input \dark_cont_26_reg_9937_reg[0]_i_10_0 ;
  input \dark_cont_26_reg_9937[0]_i_7_0 ;
  input \dark_cont_26_reg_9937_reg[0]_i_13_0 ;
  input \dark_cont_26_reg_9937[0]_i_7_1 ;
  input \dark_cont_26_reg_9937_reg[0]_i_12_0 ;
  input \dark_cont_26_reg_9937[0]_i_8_0 ;
  input \dark_cont_26_reg_9937_reg[0]_i_15_0 ;
  input \dark_cont_26_reg_9937[0]_i_8_1 ;
  input \dark_cont_26_reg_9937_reg[0]_i_14_0 ;
  input \dark_cont_26_reg_9937[0]_i_9_0 ;
  input \dark_cont_26_reg_9937_reg[0]_i_17_0 ;
  input \dark_cont_26_reg_9937[0]_i_9_1 ;
  input \dark_cont_26_reg_9937_reg[0]_i_16_0 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DOADO;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \bright_cont_26_reg_9926[0]_i_2_n_0 ;
  wire \bright_cont_26_reg_9926[0]_i_3_n_0 ;
  wire \bright_cont_26_reg_9926[0]_i_4_n_0 ;
  wire \bright_cont_26_reg_9926[0]_i_5_n_0 ;
  wire \bright_cont_26_reg_9926[0]_i_6_n_0 ;
  wire \bright_cont_26_reg_9926[0]_i_7_n_0 ;
  wire \bright_cont_26_reg_9926[0]_i_8_n_0 ;
  wire [0:0]\bright_cont_26_reg_9926[0]_i_9_0 ;
  wire \bright_cont_26_reg_9926[0]_i_9_n_0 ;
  wire \bright_cont_26_reg_9926_reg[0]_i_1_n_1 ;
  wire \bright_cont_26_reg_9926_reg[0]_i_1_n_2 ;
  wire \bright_cont_26_reg_9926_reg[0]_i_1_n_3 ;
  wire \dark_cont_26_reg_9937[0]_i_2_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_34_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_38_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_3_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_42_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_46_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_4_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_50_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_54_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_58_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_5_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_62_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_6_0 ;
  wire \dark_cont_26_reg_9937[0]_i_6_1 ;
  wire \dark_cont_26_reg_9937[0]_i_6_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_7_0 ;
  wire \dark_cont_26_reg_9937[0]_i_7_1 ;
  wire \dark_cont_26_reg_9937[0]_i_7_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_8_0 ;
  wire \dark_cont_26_reg_9937[0]_i_8_1 ;
  wire \dark_cont_26_reg_9937[0]_i_8_n_0 ;
  wire \dark_cont_26_reg_9937[0]_i_9_0 ;
  wire \dark_cont_26_reg_9937[0]_i_9_1 ;
  wire \dark_cont_26_reg_9937[0]_i_9_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_10_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_10_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_11_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_11_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_12_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_12_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_13_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_13_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_14_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_14_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_15_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_15_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_16_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_16_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_17_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_17_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_18_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_1_n_1 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_1_n_2 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_1_n_3 ;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_0 ;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_1 ;
  wire [7:0]\dark_cont_26_reg_9937_reg[0]_i_20_2 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_20_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_22_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_24_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_26_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_28_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_30_n_0 ;
  wire \dark_cont_26_reg_9937_reg[0]_i_32_n_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [3:0]\NLW_bright_cont_26_reg_9926_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_26_reg_9937_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_26_reg_9926[0]_i_2 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_11_n_0 ),
        .O(\bright_cont_26_reg_9926[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_26_reg_9926[0]_i_3 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_13_n_0 ),
        .O(\bright_cont_26_reg_9926[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_26_reg_9926[0]_i_4 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_15_n_0 ),
        .O(\bright_cont_26_reg_9926[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_26_reg_9926[0]_i_5 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_17_n_0 ),
        .O(\bright_cont_26_reg_9926[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_26_reg_9926[0]_i_6 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\dark_cont_26_reg_9937_reg[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_26_reg_9926[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_26_reg_9926[0]_i_7 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\dark_cont_26_reg_9937_reg[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_26_reg_9926[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_26_reg_9926[0]_i_8 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\dark_cont_26_reg_9937_reg[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_26_reg_9926[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_26_reg_9926[0]_i_9 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\dark_cont_26_reg_9937_reg[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_26_reg_9926[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_26_reg_9926_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\bright_cont_26_reg_9926[0]_i_9_0 ,\bright_cont_26_reg_9926_reg[0]_i_1_n_1 ,\bright_cont_26_reg_9926_reg[0]_i_1_n_2 ,\bright_cont_26_reg_9926_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_26_reg_9926[0]_i_2_n_0 ,\bright_cont_26_reg_9926[0]_i_3_n_0 ,\bright_cont_26_reg_9926[0]_i_4_n_0 ,\bright_cont_26_reg_9926[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_26_reg_9926_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_26_reg_9926[0]_i_6_n_0 ,\bright_cont_26_reg_9926[0]_i_7_n_0 ,\bright_cont_26_reg_9926[0]_i_8_n_0 ,\bright_cont_26_reg_9926[0]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_26_reg_9937[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_10_n_0 ),
        .I2(\dark_cont_26_reg_9937_reg[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_26_reg_9937[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_26_reg_9937[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_12_n_0 ),
        .I2(\dark_cont_26_reg_9937_reg[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_26_reg_9937[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_34 
       (.I0(DOADO[6]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20_0 [6]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_1 [6]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_2 [6]),
        .O(\dark_cont_26_reg_9937[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_38 
       (.I0(DOADO[7]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20_0 [7]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_1 [7]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_2 [7]),
        .O(\dark_cont_26_reg_9937[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_26_reg_9937[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_14_n_0 ),
        .I2(\dark_cont_26_reg_9937_reg[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_26_reg_9937[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_42 
       (.I0(DOADO[4]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20_0 [4]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_1 [4]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_2 [4]),
        .O(\dark_cont_26_reg_9937[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_46 
       (.I0(DOADO[5]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20_0 [5]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_1 [5]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_2 [5]),
        .O(\dark_cont_26_reg_9937[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_26_reg_9937[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_16_n_0 ),
        .I2(\dark_cont_26_reg_9937_reg[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_26_reg_9937[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_50 
       (.I0(DOADO[2]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20_0 [2]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_1 [2]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_2 [2]),
        .O(\dark_cont_26_reg_9937[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_54 
       (.I0(DOADO[3]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20_0 [3]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_1 [3]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_2 [3]),
        .O(\dark_cont_26_reg_9937[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_58 
       (.I0(DOADO[0]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20_0 [0]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_1 [0]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_2 [0]),
        .O(\dark_cont_26_reg_9937[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_26_reg_9937[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_11_n_0 ),
        .O(\dark_cont_26_reg_9937[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_26_reg_9937[0]_i_62 
       (.I0(DOADO[1]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_20_0 [1]),
        .I2(Q[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_20_1 [1]),
        .I4(Q[0]),
        .I5(\dark_cont_26_reg_9937_reg[0]_i_20_2 [1]),
        .O(\dark_cont_26_reg_9937[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_26_reg_9937[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_13_n_0 ),
        .O(\dark_cont_26_reg_9937[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_26_reg_9937[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_15_n_0 ),
        .O(\dark_cont_26_reg_9937[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_26_reg_9937[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\dark_cont_26_reg_9937_reg[0]_i_17_n_0 ),
        .O(\dark_cont_26_reg_9937[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_26_reg_9937_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\dark_cont_26_reg_9937_reg[0]_i_1_n_1 ,\dark_cont_26_reg_9937_reg[0]_i_1_n_2 ,\dark_cont_26_reg_9937_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_26_reg_9937[0]_i_2_n_0 ,\dark_cont_26_reg_9937[0]_i_3_n_0 ,\dark_cont_26_reg_9937[0]_i_4_n_0 ,\dark_cont_26_reg_9937[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_26_reg_9937_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_26_reg_9937[0]_i_6_n_0 ,\dark_cont_26_reg_9937[0]_i_7_n_0 ,\dark_cont_26_reg_9937[0]_i_8_n_0 ,\dark_cont_26_reg_9937[0]_i_9_n_0 }));
  MUXF8 \dark_cont_26_reg_9937_reg[0]_i_10 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_18_n_0 ),
        .I1(\dark_cont_26_reg_9937[0]_i_6_1 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_10_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_26_reg_9937_reg[0]_i_11 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_20_n_0 ),
        .I1(\dark_cont_26_reg_9937[0]_i_6_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_11_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_26_reg_9937_reg[0]_i_12 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_22_n_0 ),
        .I1(\dark_cont_26_reg_9937[0]_i_7_1 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_12_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_26_reg_9937_reg[0]_i_13 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_24_n_0 ),
        .I1(\dark_cont_26_reg_9937[0]_i_7_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_13_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_26_reg_9937_reg[0]_i_14 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_26_n_0 ),
        .I1(\dark_cont_26_reg_9937[0]_i_8_1 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_14_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_26_reg_9937_reg[0]_i_15 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_28_n_0 ),
        .I1(\dark_cont_26_reg_9937[0]_i_8_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_15_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_26_reg_9937_reg[0]_i_16 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_30_n_0 ),
        .I1(\dark_cont_26_reg_9937[0]_i_9_1 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_16_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_26_reg_9937_reg[0]_i_17 
       (.I0(\dark_cont_26_reg_9937_reg[0]_i_32_n_0 ),
        .I1(\dark_cont_26_reg_9937[0]_i_9_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_17_n_0 ),
        .S(Q[3]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_18 
       (.I0(\dark_cont_26_reg_9937[0]_i_34_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_10_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_18_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_20 
       (.I0(\dark_cont_26_reg_9937[0]_i_38_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_11_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_20_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_22 
       (.I0(\dark_cont_26_reg_9937[0]_i_42_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_12_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_22_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_24 
       (.I0(\dark_cont_26_reg_9937[0]_i_46_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_13_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_24_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_26 
       (.I0(\dark_cont_26_reg_9937[0]_i_50_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_14_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_26_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_28 
       (.I0(\dark_cont_26_reg_9937[0]_i_54_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_15_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_28_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_30 
       (.I0(\dark_cont_26_reg_9937[0]_i_58_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_16_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_30_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_26_reg_9937_reg[0]_i_32 
       (.I0(\dark_cont_26_reg_9937[0]_i_62_n_0 ),
        .I1(\dark_cont_26_reg_9937_reg[0]_i_17_0 ),
        .O(\dark_cont_26_reg_9937_reg[0]_i_32_n_0 ),
        .S(Q[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_53
   (DOADO,
    DOBDO,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local;
  input ram_reg_0;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_1;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_1,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_54
   (DOADO,
    DOBDO,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    ADDRBWRADDR,
    DIADI,
    WEA,
    Q,
    \dark_cont_24_reg_9915_reg[0]_i_11 ,
    \dark_cont_24_reg_9915_reg[0]_i_21_0 ,
    \dark_cont_24_reg_9915_reg[0]_i_21_1 ,
    \dark_cont_24_reg_9915_reg[0]_i_21_2 ,
    \dark_cont_24_reg_9915_reg[0]_i_10 ,
    \dark_cont_24_reg_9915_reg[0]_i_13 ,
    \dark_cont_24_reg_9915_reg[0]_i_12 ,
    \dark_cont_24_reg_9915_reg[0]_i_15 ,
    \dark_cont_24_reg_9915_reg[0]_i_14 ,
    \dark_cont_24_reg_9915_reg[0]_i_17 ,
    \dark_cont_24_reg_9915_reg[0]_i_16 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local;
  input ram_reg_0;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_1;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [2:0]Q;
  input \dark_cont_24_reg_9915_reg[0]_i_11 ;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_21_0 ;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_21_1 ;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_21_2 ;
  input \dark_cont_24_reg_9915_reg[0]_i_10 ;
  input \dark_cont_24_reg_9915_reg[0]_i_13 ;
  input \dark_cont_24_reg_9915_reg[0]_i_12 ;
  input \dark_cont_24_reg_9915_reg[0]_i_15 ;
  input \dark_cont_24_reg_9915_reg[0]_i_14 ;
  input \dark_cont_24_reg_9915_reg[0]_i_17 ;
  input \dark_cont_24_reg_9915_reg[0]_i_16 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \dark_cont_24_reg_9915[0]_i_36_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_40_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_44_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_48_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_52_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_56_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_60_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_64_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_10 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_11 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_12 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_13 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_14 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_15 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_16 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_17 ;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_21_0 ;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_21_1 ;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_21_2 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_36 
       (.I0(DOADO[6]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21_0 [6]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_21_1 [6]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_2 [6]),
        .O(\dark_cont_24_reg_9915[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_40 
       (.I0(DOADO[7]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21_0 [7]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_21_1 [7]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_2 [7]),
        .O(\dark_cont_24_reg_9915[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_44 
       (.I0(DOADO[4]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21_0 [4]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_21_1 [4]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_2 [4]),
        .O(\dark_cont_24_reg_9915[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_48 
       (.I0(DOADO[5]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21_0 [5]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_21_1 [5]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_2 [5]),
        .O(\dark_cont_24_reg_9915[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_52 
       (.I0(DOADO[2]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21_0 [2]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_21_1 [2]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_2 [2]),
        .O(\dark_cont_24_reg_9915[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_56 
       (.I0(DOADO[3]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21_0 [3]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_21_1 [3]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_2 [3]),
        .O(\dark_cont_24_reg_9915[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_60 
       (.I0(DOADO[0]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21_0 [0]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_21_1 [0]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_2 [0]),
        .O(\dark_cont_24_reg_9915[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_64 
       (.I0(DOADO[1]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21_0 [1]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_21_1 [1]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_2 [1]),
        .O(\dark_cont_24_reg_9915[0]_i_64_n_0 ));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_19 
       (.I0(\dark_cont_24_reg_9915[0]_i_36_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_21 
       (.I0(\dark_cont_24_reg_9915[0]_i_40_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_11 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_23 
       (.I0(\dark_cont_24_reg_9915[0]_i_44_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_25 
       (.I0(\dark_cont_24_reg_9915[0]_i_48_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_27 
       (.I0(\dark_cont_24_reg_9915[0]_i_52_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_29 
       (.I0(\dark_cont_24_reg_9915[0]_i_56_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_31 
       (.I0(\dark_cont_24_reg_9915[0]_i_60_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_16 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_33 
       (.I0(\dark_cont_24_reg_9915[0]_i_64_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ),
        .S(Q[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_1,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_55
   (ram_reg_0,
    ram_reg_1,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep ,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    trunc_ln29_reg_7864,
    Q,
    ram_reg_5,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ap_enable_reg_pp0_iter2);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep ;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [3:0]trunc_ln29_reg_7864;
  input [6:0]Q;
  input ram_reg_5;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_6;
  input [5:0]ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input [0:0]ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ap_enable_reg_pp0_iter2;

  wire [6:0]ADDRARDADDR;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce1_local;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep ;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep ;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire [0:0]ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [5:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_3__27_n_0;
  wire ram_reg_i_4__27_n_0;
  wire ram_reg_i_5__32_n_0;
  wire ram_reg_i_6__32_n_0;
  wire ram_reg_i_7__32_n_0;
  wire ram_reg_i_8__30_n_0;
  wire ram_reg_i_9__20_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__27_n_0,ram_reg_i_4__27_n_0,ram_reg_i_5__32_n_0,ram_reg_i_6__32_n_0,ram_reg_i_7__32_n_0,ram_reg_i_8__30_n_0,ram_reg_i_9__20_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_i_1__12
       (.I0(ram_reg_3),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864[0]),
        .I3(trunc_ln29_reg_7864[3]),
        .I4(trunc_ln29_reg_7864[2]),
        .I5(trunc_ln29_reg_7864[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce0_local));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    ram_reg_i_2__28
       (.I0(ram_reg_7[4]),
        .I1(ram_reg_7[2]),
        .I2(ram_reg_15),
        .I3(ram_reg_7[1]),
        .I4(ram_reg_7[3]),
        .I5(ram_reg_7[5]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep ));
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_reg_i_2__41
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I2(ram_reg_6),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_4),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce1_local));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_3__27
       (.I0(Q[6]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_6),
        .I5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep ),
        .O(ram_reg_i_3__27_n_0));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    ram_reg_i_3__32
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[1]),
        .I2(ram_reg_15),
        .I3(ram_reg_7[2]),
        .I4(ram_reg_7[4]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_4__27
       (.I0(Q[5]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_6),
        .I5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep ),
        .O(ram_reg_i_4__27_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    ram_reg_i_4__30
       (.I0(ram_reg_7[2]),
        .I1(ram_reg_12),
        .I2(ram_reg_14),
        .I3(ram_reg_7[0]),
        .I4(ram_reg_7[1]),
        .I5(ram_reg_7[3]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    ram_reg_i_5__26
       (.I0(ram_reg_7[1]),
        .I1(ram_reg_7[0]),
        .I2(ram_reg_14),
        .I3(ram_reg_12),
        .I4(ram_reg_7[2]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_5__32
       (.I0(Q[4]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_6),
        .I5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep ),
        .O(ram_reg_i_5__32_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    ram_reg_i_6__26
       (.I0(ram_reg_12),
        .I1(ram_reg_13),
        .I2(ram_reg_10),
        .I3(ram_reg_8),
        .I4(ram_reg_7[0]),
        .I5(ram_reg_7[1]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_6__32
       (.I0(Q[3]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_6),
        .I5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ),
        .O(ram_reg_i_6__32_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    ram_reg_i_7__26
       (.I0(ram_reg_7[0]),
        .I1(ram_reg_8),
        .I2(ram_reg_10),
        .I3(ram_reg_9),
        .I4(ram_reg_11),
        .I5(ram_reg_12),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_7__32
       (.I0(Q[2]),
        .I1(ram_reg_8),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_10),
        .I4(ram_reg_6),
        .I5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep ),
        .O(ram_reg_i_7__32_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_8__30
       (.I0(Q[1]),
        .I1(ram_reg_8),
        .I2(ram_reg_9),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep ),
        .O(ram_reg_i_8__30_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAA2A)) 
    ram_reg_i_9__20
       (.I0(Q[0]),
        .I1(ram_reg_5),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_6),
        .I5(ram_reg_7[0]),
        .O(ram_reg_i_9__20_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_56
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local,
    ram_reg_9,
    ADDRARDADDR,
    ram_reg_10,
    ADDRBWRADDR,
    DIADI,
    WEA,
    DOBDO,
    ram_reg_i_24__2,
    ram_reg_i_10__8,
    ram_reg_i_24__2_0,
    ram_reg_i_10__8_0);
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local;
  input ram_reg_9;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_10;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]DOBDO;
  input ram_reg_i_24__2;
  input [7:0]ram_reg_i_10__8;
  input ram_reg_i_24__2_0;
  input [7:0]ram_reg_i_10__8_0;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_10__8;
  wire [7:0]ram_reg_i_10__8_0;
  wire ram_reg_i_24__2;
  wire ram_reg_i_24__2_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_10,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_27__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_24__2),
        .I3(ram_reg_i_10__8[7]),
        .I4(ram_reg_i_24__2_0),
        .I5(ram_reg_i_10__8_0[7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_31__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_24__2),
        .I3(ram_reg_i_10__8[6]),
        .I4(ram_reg_i_24__2_0),
        .I5(ram_reg_i_10__8_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_35__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_24__2),
        .I3(ram_reg_i_10__8[5]),
        .I4(ram_reg_i_24__2_0),
        .I5(ram_reg_i_10__8_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_39__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_24__2),
        .I3(ram_reg_i_10__8[4]),
        .I4(ram_reg_i_24__2_0),
        .I5(ram_reg_i_10__8_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_43__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_24__2),
        .I3(ram_reg_i_10__8[3]),
        .I4(ram_reg_i_24__2_0),
        .I5(ram_reg_i_10__8_0[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_47__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_24__2),
        .I3(ram_reg_i_10__8[2]),
        .I4(ram_reg_i_24__2_0),
        .I5(ram_reg_i_10__8_0[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_51__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_24__2),
        .I3(ram_reg_i_10__8[1]),
        .I4(ram_reg_i_24__2_0),
        .I5(ram_reg_i_10__8_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_55__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_24__2),
        .I3(ram_reg_i_10__8[0]),
        .I4(ram_reg_i_24__2_0),
        .I5(ram_reg_i_10__8_0[0]),
        .O(ram_reg_8));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_57
   (ram_reg_0,
    DOBDO,
    CO,
    \dark_cont_8_reg_9739[0]_i_9_0 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ADDRBWRADDR,
    DIADI,
    WEA,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    Q,
    \bright_cont_8_reg_9728[0]_i_6_0 ,
    \bright_cont_8_reg_9728_reg[0]_i_11_0 ,
    \bright_cont_8_reg_9728_reg[0]_i_20_0 ,
    DOADO,
    \bright_cont_8_reg_9728_reg[0]_i_20_1 ,
    \bright_cont_8_reg_9728[0]_i_6_1 ,
    \bright_cont_8_reg_9728_reg[0]_i_10_0 ,
    \bright_cont_8_reg_9728[0]_i_7_0 ,
    \bright_cont_8_reg_9728_reg[0]_i_13_0 ,
    \bright_cont_8_reg_9728[0]_i_7_1 ,
    \bright_cont_8_reg_9728_reg[0]_i_12_0 ,
    \bright_cont_8_reg_9728[0]_i_8_0 ,
    \bright_cont_8_reg_9728_reg[0]_i_15_0 ,
    \bright_cont_8_reg_9728[0]_i_8_1 ,
    \bright_cont_8_reg_9728_reg[0]_i_14_0 ,
    \bright_cont_8_reg_9728[0]_i_9_0 ,
    \bright_cont_8_reg_9728_reg[0]_i_17_0 ,
    \bright_cont_8_reg_9728[0]_i_9_1 ,
    \bright_cont_8_reg_9728_reg[0]_i_16_0 );
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [0:0]CO;
  output [0:0]\dark_cont_8_reg_9739[0]_i_9_0 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local;
  input ram_reg_1;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_2;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input [3:0]Q;
  input \bright_cont_8_reg_9728[0]_i_6_0 ;
  input \bright_cont_8_reg_9728_reg[0]_i_11_0 ;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_20_0 ;
  input [7:0]DOADO;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_20_1 ;
  input \bright_cont_8_reg_9728[0]_i_6_1 ;
  input \bright_cont_8_reg_9728_reg[0]_i_10_0 ;
  input \bright_cont_8_reg_9728[0]_i_7_0 ;
  input \bright_cont_8_reg_9728_reg[0]_i_13_0 ;
  input \bright_cont_8_reg_9728[0]_i_7_1 ;
  input \bright_cont_8_reg_9728_reg[0]_i_12_0 ;
  input \bright_cont_8_reg_9728[0]_i_8_0 ;
  input \bright_cont_8_reg_9728_reg[0]_i_15_0 ;
  input \bright_cont_8_reg_9728[0]_i_8_1 ;
  input \bright_cont_8_reg_9728_reg[0]_i_14_0 ;
  input \bright_cont_8_reg_9728[0]_i_9_0 ;
  input \bright_cont_8_reg_9728_reg[0]_i_17_0 ;
  input \bright_cont_8_reg_9728[0]_i_9_1 ;
  input \bright_cont_8_reg_9728_reg[0]_i_16_0 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \bright_cont_8_reg_9728[0]_i_2_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_34_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_38_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_3_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_42_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_46_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_4_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_50_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_54_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_58_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_5_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_62_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_6_0 ;
  wire \bright_cont_8_reg_9728[0]_i_6_1 ;
  wire \bright_cont_8_reg_9728[0]_i_6_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_7_0 ;
  wire \bright_cont_8_reg_9728[0]_i_7_1 ;
  wire \bright_cont_8_reg_9728[0]_i_7_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_8_0 ;
  wire \bright_cont_8_reg_9728[0]_i_8_1 ;
  wire \bright_cont_8_reg_9728[0]_i_8_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_9_0 ;
  wire \bright_cont_8_reg_9728[0]_i_9_1 ;
  wire \bright_cont_8_reg_9728[0]_i_9_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_10_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_10_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_11_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_11_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_12_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_12_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_13_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_13_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_14_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_14_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_15_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_15_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_16_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_16_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_17_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_17_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_18_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_1_n_1 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_1_n_2 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_1_n_3 ;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_20_1 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_20_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_22_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_24_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_26_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_28_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_30_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_32_n_0 ;
  wire \dark_cont_8_reg_9739[0]_i_2_n_0 ;
  wire \dark_cont_8_reg_9739[0]_i_3_n_0 ;
  wire \dark_cont_8_reg_9739[0]_i_4_n_0 ;
  wire \dark_cont_8_reg_9739[0]_i_5_n_0 ;
  wire \dark_cont_8_reg_9739[0]_i_6_n_0 ;
  wire \dark_cont_8_reg_9739[0]_i_7_n_0 ;
  wire \dark_cont_8_reg_9739[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_8_reg_9739[0]_i_9_0 ;
  wire \dark_cont_8_reg_9739[0]_i_9_n_0 ;
  wire \dark_cont_8_reg_9739_reg[0]_i_1_n_1 ;
  wire \dark_cont_8_reg_9739_reg[0]_i_1_n_2 ;
  wire \dark_cont_8_reg_9739_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [3:0]\NLW_bright_cont_8_reg_9728_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_8_reg_9739_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_8_reg_9728[0]_i_2 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_11_n_0 ),
        .O(\bright_cont_8_reg_9728[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_8_reg_9728[0]_i_3 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_13_n_0 ),
        .O(\bright_cont_8_reg_9728[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_34 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20_0 [6]),
        .I2(Q[1]),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [6]),
        .O(\bright_cont_8_reg_9728[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_38 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20_0 [7]),
        .I2(Q[1]),
        .I3(DOADO[7]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [7]),
        .O(\bright_cont_8_reg_9728[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_8_reg_9728[0]_i_4 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_15_n_0 ),
        .O(\bright_cont_8_reg_9728[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_42 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20_0 [4]),
        .I2(Q[1]),
        .I3(DOADO[4]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [4]),
        .O(\bright_cont_8_reg_9728[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_46 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20_0 [5]),
        .I2(Q[1]),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [5]),
        .O(\bright_cont_8_reg_9728[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_8_reg_9728[0]_i_5 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_17_n_0 ),
        .O(\bright_cont_8_reg_9728[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_50 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20_0 [2]),
        .I2(Q[1]),
        .I3(DOADO[2]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [2]),
        .O(\bright_cont_8_reg_9728[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_54 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20_0 [3]),
        .I2(Q[1]),
        .I3(DOADO[3]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [3]),
        .O(\bright_cont_8_reg_9728[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_58 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20_0 [0]),
        .I2(Q[1]),
        .I3(DOADO[0]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [0]),
        .O(\bright_cont_8_reg_9728[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_8_reg_9728[0]_i_6 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\bright_cont_8_reg_9728_reg[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_8_reg_9728[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_62 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20_0 [1]),
        .I2(Q[1]),
        .I3(DOADO[1]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [1]),
        .O(\bright_cont_8_reg_9728[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_8_reg_9728[0]_i_7 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\bright_cont_8_reg_9728_reg[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_8_reg_9728[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_8_reg_9728[0]_i_8 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\bright_cont_8_reg_9728_reg[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_8_reg_9728[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_8_reg_9728[0]_i_9 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\bright_cont_8_reg_9728_reg[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_8_reg_9728[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_8_reg_9728_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_8_reg_9728_reg[0]_i_1_n_1 ,\bright_cont_8_reg_9728_reg[0]_i_1_n_2 ,\bright_cont_8_reg_9728_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_8_reg_9728[0]_i_2_n_0 ,\bright_cont_8_reg_9728[0]_i_3_n_0 ,\bright_cont_8_reg_9728[0]_i_4_n_0 ,\bright_cont_8_reg_9728[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_8_reg_9728_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_8_reg_9728[0]_i_6_n_0 ,\bright_cont_8_reg_9728[0]_i_7_n_0 ,\bright_cont_8_reg_9728[0]_i_8_n_0 ,\bright_cont_8_reg_9728[0]_i_9_n_0 }));
  MUXF8 \bright_cont_8_reg_9728_reg[0]_i_10 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_18_n_0 ),
        .I1(\bright_cont_8_reg_9728[0]_i_6_1 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_10_n_0 ),
        .S(Q[3]));
  MUXF8 \bright_cont_8_reg_9728_reg[0]_i_11 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_20_n_0 ),
        .I1(\bright_cont_8_reg_9728[0]_i_6_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_11_n_0 ),
        .S(Q[3]));
  MUXF8 \bright_cont_8_reg_9728_reg[0]_i_12 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_22_n_0 ),
        .I1(\bright_cont_8_reg_9728[0]_i_7_1 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_12_n_0 ),
        .S(Q[3]));
  MUXF8 \bright_cont_8_reg_9728_reg[0]_i_13 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_24_n_0 ),
        .I1(\bright_cont_8_reg_9728[0]_i_7_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_13_n_0 ),
        .S(Q[3]));
  MUXF8 \bright_cont_8_reg_9728_reg[0]_i_14 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_26_n_0 ),
        .I1(\bright_cont_8_reg_9728[0]_i_8_1 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_14_n_0 ),
        .S(Q[3]));
  MUXF8 \bright_cont_8_reg_9728_reg[0]_i_15 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_28_n_0 ),
        .I1(\bright_cont_8_reg_9728[0]_i_8_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_15_n_0 ),
        .S(Q[3]));
  MUXF8 \bright_cont_8_reg_9728_reg[0]_i_16 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_30_n_0 ),
        .I1(\bright_cont_8_reg_9728[0]_i_9_1 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_16_n_0 ),
        .S(Q[3]));
  MUXF8 \bright_cont_8_reg_9728_reg[0]_i_17 
       (.I0(\bright_cont_8_reg_9728_reg[0]_i_32_n_0 ),
        .I1(\bright_cont_8_reg_9728[0]_i_9_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_17_n_0 ),
        .S(Q[3]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_18 
       (.I0(\bright_cont_8_reg_9728[0]_i_34_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_10_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_18_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_20 
       (.I0(\bright_cont_8_reg_9728[0]_i_38_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_11_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_20_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_22 
       (.I0(\bright_cont_8_reg_9728[0]_i_42_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_12_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_22_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_24 
       (.I0(\bright_cont_8_reg_9728[0]_i_46_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_13_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_24_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_26 
       (.I0(\bright_cont_8_reg_9728[0]_i_50_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_14_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_26_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_28 
       (.I0(\bright_cont_8_reg_9728[0]_i_54_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_15_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_28_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_30 
       (.I0(\bright_cont_8_reg_9728[0]_i_58_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_16_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_30_n_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_32 
       (.I0(\bright_cont_8_reg_9728[0]_i_62_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_17_0 ),
        .O(\bright_cont_8_reg_9728_reg[0]_i_32_n_0 ),
        .S(Q[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_8_reg_9739[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_10_n_0 ),
        .I2(\bright_cont_8_reg_9728_reg[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_8_reg_9739[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_8_reg_9739[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_12_n_0 ),
        .I2(\bright_cont_8_reg_9728_reg[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_8_reg_9739[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_8_reg_9739[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_14_n_0 ),
        .I2(\bright_cont_8_reg_9728_reg[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_8_reg_9739[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_8_reg_9739[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_16_n_0 ),
        .I2(\bright_cont_8_reg_9728_reg[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_8_reg_9739[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_8_reg_9739[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_11_n_0 ),
        .O(\dark_cont_8_reg_9739[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_8_reg_9739[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_13_n_0 ),
        .O(\dark_cont_8_reg_9739[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_8_reg_9739[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_15_n_0 ),
        .O(\dark_cont_8_reg_9739[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_8_reg_9739[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_17_n_0 ),
        .O(\dark_cont_8_reg_9739[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_8_reg_9739_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_8_reg_9739[0]_i_9_0 ,\dark_cont_8_reg_9739_reg[0]_i_1_n_1 ,\dark_cont_8_reg_9739_reg[0]_i_1_n_2 ,\dark_cont_8_reg_9739_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_8_reg_9739[0]_i_2_n_0 ,\dark_cont_8_reg_9739[0]_i_3_n_0 ,\dark_cont_8_reg_9739[0]_i_4_n_0 ,\dark_cont_8_reg_9739[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_8_reg_9739_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_8_reg_9739[0]_i_6_n_0 ,\dark_cont_8_reg_9739[0]_i_7_n_0 ,\dark_cont_8_reg_9739[0]_i_8_n_0 ,\dark_cont_8_reg_9739[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_2,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_58
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local,
    ram_reg_2,
    ADDRARDADDR,
    ram_reg_3,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local;
  input ram_reg_2;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_3,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local),
        .ENBWREN(ram_reg_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_59
   (DOADO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local,
    ram_reg_9,
    ADDRARDADDR,
    ram_reg_10,
    ADDRBWRADDR,
    DIADI,
    WEA,
    \dark_cont_24_reg_9915_reg[0]_i_20 ,
    Q,
    \dark_cont_24_reg_9915_reg[0]_i_20_0 ,
    \dark_cont_24_reg_9915_reg[0]_i_20_1 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local;
  input ram_reg_9;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_10;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_20 ;
  input [1:0]Q;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_0 ;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_1 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_20 ;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_0 ;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_35 
       (.I0(DOADO[6]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20 [6]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_0 [6]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_1 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_39 
       (.I0(DOADO[7]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20 [7]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_0 [7]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_1 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_43 
       (.I0(DOADO[4]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20 [4]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_0 [4]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_1 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_47 
       (.I0(DOADO[5]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20 [5]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_0 [5]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_1 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_51 
       (.I0(DOADO[2]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20 [2]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_0 [2]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_1 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_55 
       (.I0(DOADO[3]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20 [3]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_0 [3]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_1 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_59 
       (.I0(DOADO[0]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20 [0]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_0 [0]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_1 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_63 
       (.I0(DOADO[1]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20 [1]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_0 [1]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_1 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_10,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_60
   (ram_reg_0,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    DOBDO,
    ram_reg_i_24__2_0,
    ram_reg_i_10__8_0,
    ram_reg_i_24__2_1,
    ram_reg_i_10__8_1,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21);
  output [7:0]ram_reg_0;
  output [7:0]\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local;
  input ram_reg_1;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_2;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [7:0]DOBDO;
  input ram_reg_i_24__2_0;
  input [7:0]ram_reg_i_10__8_0;
  input ram_reg_i_24__2_1;
  input [7:0]ram_reg_i_10__8_1;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [0:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_10__8_0;
  wire [7:0]ram_reg_i_10__8_1;
  wire ram_reg_i_10__8_n_0;
  wire ram_reg_i_12__4_n_0;
  wire ram_reg_i_14__3_n_0;
  wire ram_reg_i_16__3_n_0;
  wire ram_reg_i_18__2_n_0;
  wire ram_reg_i_20__3_n_0;
  wire ram_reg_i_22__3_n_0;
  wire ram_reg_i_24__2_0;
  wire ram_reg_i_24__2_1;
  wire ram_reg_i_24__2_n_0;
  wire ram_reg_i_26__2_n_0;
  wire ram_reg_i_30__2_n_0;
  wire ram_reg_i_34__2_n_0;
  wire ram_reg_i_38__2_n_0;
  wire ram_reg_i_42__2_n_0;
  wire ram_reg_i_46__2_n_0;
  wire ram_reg_i_50__2_n_0;
  wire ram_reg_i_54__2_n_0;
  wire [7:0]\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_2,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 ram_reg_i_10__8
       (.I0(ram_reg_i_26__2_n_0),
        .I1(ram_reg_6),
        .O(ram_reg_i_10__8_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_12__4
       (.I0(ram_reg_i_30__2_n_0),
        .I1(ram_reg_8),
        .O(ram_reg_i_12__4_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_14__3
       (.I0(ram_reg_i_34__2_n_0),
        .I1(ram_reg_10),
        .O(ram_reg_i_14__3_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_16__3
       (.I0(ram_reg_i_38__2_n_0),
        .I1(ram_reg_12),
        .O(ram_reg_i_16__3_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_18__2
       (.I0(ram_reg_i_42__2_n_0),
        .I1(ram_reg_14),
        .O(ram_reg_i_18__2_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_20__3
       (.I0(ram_reg_i_46__2_n_0),
        .I1(ram_reg_16),
        .O(ram_reg_i_20__3_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_22__3
       (.I0(ram_reg_i_50__2_n_0),
        .I1(ram_reg_19),
        .O(ram_reg_i_22__3_n_0),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_24__2
       (.I0(ram_reg_i_54__2_n_0),
        .I1(ram_reg_21),
        .O(ram_reg_i_24__2_n_0),
        .S(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_26__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_24__2_0),
        .I3(ram_reg_i_10__8_0[7]),
        .I4(ram_reg_i_24__2_1),
        .I5(ram_reg_i_10__8_1[7]),
        .O(ram_reg_i_26__2_n_0));
  MUXF8 ram_reg_i_2__36
       (.I0(ram_reg_i_10__8_n_0),
        .I1(ram_reg_4),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [7]),
        .S(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_30__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_24__2_0),
        .I3(ram_reg_i_10__8_0[6]),
        .I4(ram_reg_i_24__2_1),
        .I5(ram_reg_i_10__8_1[6]),
        .O(ram_reg_i_30__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_34__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_24__2_0),
        .I3(ram_reg_i_10__8_0[5]),
        .I4(ram_reg_i_24__2_1),
        .I5(ram_reg_i_10__8_1[5]),
        .O(ram_reg_i_34__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_38__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_24__2_0),
        .I3(ram_reg_i_10__8_0[4]),
        .I4(ram_reg_i_24__2_1),
        .I5(ram_reg_i_10__8_1[4]),
        .O(ram_reg_i_38__2_n_0));
  MUXF8 ram_reg_i_3__38
       (.I0(ram_reg_i_12__4_n_0),
        .I1(ram_reg_7),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [6]),
        .S(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_42__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_24__2_0),
        .I3(ram_reg_i_10__8_0[3]),
        .I4(ram_reg_i_24__2_1),
        .I5(ram_reg_i_10__8_1[3]),
        .O(ram_reg_i_42__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_46__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_24__2_0),
        .I3(ram_reg_i_10__8_0[2]),
        .I4(ram_reg_i_24__2_1),
        .I5(ram_reg_i_10__8_1[2]),
        .O(ram_reg_i_46__2_n_0));
  MUXF8 ram_reg_i_4__38
       (.I0(ram_reg_i_14__3_n_0),
        .I1(ram_reg_9),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [5]),
        .S(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_50__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_24__2_0),
        .I3(ram_reg_i_10__8_0[1]),
        .I4(ram_reg_i_24__2_1),
        .I5(ram_reg_i_10__8_1[1]),
        .O(ram_reg_i_50__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_54__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_24__2_0),
        .I3(ram_reg_i_10__8_0[0]),
        .I4(ram_reg_i_24__2_1),
        .I5(ram_reg_i_10__8_1[0]),
        .O(ram_reg_i_54__2_n_0));
  MUXF8 ram_reg_i_5__38
       (.I0(ram_reg_i_16__3_n_0),
        .I1(ram_reg_11),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [4]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_6__38
       (.I0(ram_reg_i_18__2_n_0),
        .I1(ram_reg_13),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [3]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_7__38
       (.I0(ram_reg_i_20__3_n_0),
        .I1(ram_reg_15),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [2]),
        .S(ram_reg_3));
  MUXF8 ram_reg_i_8__36
       (.I0(ram_reg_i_22__3_n_0),
        .I1(ram_reg_18),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [1]),
        .S(ram_reg_17));
  MUXF8 ram_reg_i_9__25
       (.I0(ram_reg_i_24__2_n_0),
        .I1(ram_reg_20),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [0]),
        .S(ram_reg_17));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_61
   (ram_reg_0,
    DOBDO,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local,
    ram_reg_9,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    \bright_cont_8_reg_9728_reg[0]_i_21 ,
    Q,
    DOADO,
    \bright_cont_8_reg_9728_reg[0]_i_21_0 );
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local;
  input ram_reg_9;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_21 ;
  input [1:0]Q;
  input [7:0]DOADO;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_21_0 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_21 ;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_21_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_37 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21 [6]),
        .I2(Q[1]),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_41 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21 [7]),
        .I2(Q[1]),
        .I3(DOADO[7]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_45 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21 [4]),
        .I2(Q[1]),
        .I3(DOADO[4]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_49 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21 [5]),
        .I2(Q[1]),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_53 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21 [2]),
        .I2(Q[1]),
        .I3(DOADO[2]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_57 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21 [3]),
        .I2(Q[1]),
        .I3(DOADO[3]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_61 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21 [0]),
        .I2(Q[1]),
        .I3(DOADO[0]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_65 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21 [1]),
        .I2(Q[1]),
        .I3(DOADO[1]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_0 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_62
   (ram_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    DOBDO,
    ram_reg_i_25__2,
    ram_reg_i_11__4,
    ram_reg_i_25__2_0,
    ram_reg_i_11__4_0,
    ram_reg_9,
    ram_reg_10);
  output [7:0]ram_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]DOBDO;
  input ram_reg_i_25__2;
  input [7:0]ram_reg_i_11__4;
  input ram_reg_i_25__2_0;
  input [7:0]ram_reg_i_11__4_0;
  input ram_reg_9;
  input ram_reg_10;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_11__4;
  wire [7:0]ram_reg_i_11__4_0;
  wire ram_reg_i_25__2;
  wire ram_reg_i_25__2_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local),
        .ENBWREN(ap_enable_reg_pp0_iter1_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__65
       (.I0(ram_reg_9),
        .I1(ram_reg_10),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_29__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_25__2),
        .I3(ram_reg_i_11__4[7]),
        .I4(ram_reg_i_25__2_0),
        .I5(ram_reg_i_11__4_0[7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_33__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_25__2),
        .I3(ram_reg_i_11__4[6]),
        .I4(ram_reg_i_25__2_0),
        .I5(ram_reg_i_11__4_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_37__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_25__2),
        .I3(ram_reg_i_11__4[5]),
        .I4(ram_reg_i_25__2_0),
        .I5(ram_reg_i_11__4_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_41__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_25__2),
        .I3(ram_reg_i_11__4[4]),
        .I4(ram_reg_i_25__2_0),
        .I5(ram_reg_i_11__4_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_45__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_25__2),
        .I3(ram_reg_i_11__4[3]),
        .I4(ram_reg_i_25__2_0),
        .I5(ram_reg_i_11__4_0[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_49__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_25__2),
        .I3(ram_reg_i_11__4[2]),
        .I4(ram_reg_i_25__2_0),
        .I5(ram_reg_i_11__4_0[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_53__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_25__2),
        .I3(ram_reg_i_11__4[1]),
        .I4(ram_reg_i_25__2_0),
        .I5(ram_reg_i_11__4_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_57__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_25__2),
        .I3(ram_reg_i_11__4[0]),
        .I4(ram_reg_i_25__2_0),
        .I5(ram_reg_i_11__4_0[0]),
        .O(ram_reg_8));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_63
   (DOADO,
    DOBDO,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    Q,
    \bright_cont_8_reg_9728_reg[0]_i_11 ,
    \bright_cont_8_reg_9728_reg[0]_i_21_0 ,
    \bright_cont_8_reg_9728_reg[0]_i_21_1 ,
    \bright_cont_8_reg_9728_reg[0]_i_21_2 ,
    \bright_cont_8_reg_9728_reg[0]_i_10 ,
    \bright_cont_8_reg_9728_reg[0]_i_13 ,
    \bright_cont_8_reg_9728_reg[0]_i_12 ,
    \bright_cont_8_reg_9728_reg[0]_i_15 ,
    \bright_cont_8_reg_9728_reg[0]_i_14 ,
    \bright_cont_8_reg_9728_reg[0]_i_17 ,
    \bright_cont_8_reg_9728_reg[0]_i_16 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local;
  input ram_reg_0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [2:0]Q;
  input \bright_cont_8_reg_9728_reg[0]_i_11 ;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_21_0 ;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_21_1 ;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_21_2 ;
  input \bright_cont_8_reg_9728_reg[0]_i_10 ;
  input \bright_cont_8_reg_9728_reg[0]_i_13 ;
  input \bright_cont_8_reg_9728_reg[0]_i_12 ;
  input \bright_cont_8_reg_9728_reg[0]_i_15 ;
  input \bright_cont_8_reg_9728_reg[0]_i_14 ;
  input \bright_cont_8_reg_9728_reg[0]_i_17 ;
  input \bright_cont_8_reg_9728_reg[0]_i_16 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \bright_cont_8_reg_9728[0]_i_36_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_40_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_44_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_48_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_52_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_56_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_60_n_0 ;
  wire \bright_cont_8_reg_9728[0]_i_64_n_0 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_10 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_11 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_12 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_13 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_14 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_15 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_16 ;
  wire \bright_cont_8_reg_9728_reg[0]_i_17 ;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_21_0 ;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_21_1 ;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_21_2 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local;
  wire ram_reg_0;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_36 
       (.I0(DOADO[6]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21_0 [6]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_21_1 [6]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_2 [6]),
        .O(\bright_cont_8_reg_9728[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_40 
       (.I0(DOADO[7]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21_0 [7]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_21_1 [7]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_2 [7]),
        .O(\bright_cont_8_reg_9728[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_44 
       (.I0(DOADO[4]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21_0 [4]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_21_1 [4]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_2 [4]),
        .O(\bright_cont_8_reg_9728[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_48 
       (.I0(DOADO[5]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21_0 [5]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_21_1 [5]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_2 [5]),
        .O(\bright_cont_8_reg_9728[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_52 
       (.I0(DOADO[2]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21_0 [2]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_21_1 [2]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_2 [2]),
        .O(\bright_cont_8_reg_9728[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_56 
       (.I0(DOADO[3]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21_0 [3]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_21_1 [3]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_2 [3]),
        .O(\bright_cont_8_reg_9728[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_60 
       (.I0(DOADO[0]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21_0 [0]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_21_1 [0]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_2 [0]),
        .O(\bright_cont_8_reg_9728[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_64 
       (.I0(DOADO[1]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_21_0 [1]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_21_1 [1]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_21_2 [1]),
        .O(\bright_cont_8_reg_9728[0]_i_64_n_0 ));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_19 
       (.I0(\bright_cont_8_reg_9728[0]_i_36_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_21 
       (.I0(\bright_cont_8_reg_9728[0]_i_40_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_11 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_23 
       (.I0(\bright_cont_8_reg_9728[0]_i_44_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_25 
       (.I0(\bright_cont_8_reg_9728[0]_i_48_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_27 
       (.I0(\bright_cont_8_reg_9728[0]_i_52_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_29 
       (.I0(\bright_cont_8_reg_9728[0]_i_56_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_31 
       (.I0(\bright_cont_8_reg_9728[0]_i_60_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_16 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ),
        .S(Q[2]));
  MUXF7 \bright_cont_8_reg_9728_reg[0]_i_33 
       (.I0(\bright_cont_8_reg_9728[0]_i_64_n_0 ),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ),
        .S(Q[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_64
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_3,ram_reg_4,ram_reg_5,ram_reg_6,ram_reg_7,ram_reg_8,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local),
        .ENBWREN(ram_reg_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_65
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local,
    ram_reg_10,
    ADDRARDADDR,
    ram_reg_11,
    ADDRBWRADDR,
    DIADI,
    WEA,
    \dark_cont_24_reg_9915_reg[0]_i_21 ,
    Q,
    DOADO,
    \dark_cont_24_reg_9915_reg[0]_i_21_0 );
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local;
  input ram_reg_10;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_11;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_21 ;
  input [1:0]Q;
  input [7:0]DOADO;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_21_0 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_21 ;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_21_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_37 
       (.I0(ram_reg_0[6]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21 [6]),
        .I2(Q[1]),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_0 [6]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_41 
       (.I0(ram_reg_0[7]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21 [7]),
        .I2(Q[1]),
        .I3(DOADO[7]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_0 [7]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_45 
       (.I0(ram_reg_0[4]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21 [4]),
        .I2(Q[1]),
        .I3(DOADO[4]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_0 [4]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_49 
       (.I0(ram_reg_0[5]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21 [5]),
        .I2(Q[1]),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_0 [5]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_53 
       (.I0(ram_reg_0[2]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21 [2]),
        .I2(Q[1]),
        .I3(DOADO[2]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_0 [2]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_57 
       (.I0(ram_reg_0[3]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21 [3]),
        .I2(Q[1]),
        .I3(DOADO[3]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_0 [3]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_61 
       (.I0(ram_reg_0[0]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21 [0]),
        .I2(Q[1]),
        .I3(DOADO[0]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_0 [0]),
        .O(ram_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_65 
       (.I0(ram_reg_0[1]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_21 [1]),
        .I2(Q[1]),
        .I3(DOADO[1]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_21_0 [1]),
        .O(ram_reg_8));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_11,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local),
        .ENBWREN(ram_reg_10),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_66
   (ram_reg_0,
    DOBDO,
    CO,
    \dark_cont_2_reg_9673[0]_i_9_0 ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_1,
    trunc_ln29_reg_7864,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_5,
    ram_reg_6,
    ap_enable_reg_pp0_iter2,
    Q,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    \bright_cont_2_reg_9662[0]_i_9_0 ,
    \bright_cont_2_reg_9662[0]_i_6_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_11_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_20_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_30_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_20_1 ,
    \bright_cont_2_reg_9662_reg[0]_i_30_1 ,
    \bright_cont_2_reg_9662_reg[0]_i_20_2 ,
    \bright_cont_2_reg_9662[0]_i_6_1 ,
    \bright_cont_2_reg_9662_reg[0]_i_10_0 ,
    \bright_cont_2_reg_9662[0]_i_7_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_13_0 ,
    \bright_cont_2_reg_9662[0]_i_7_1 ,
    \bright_cont_2_reg_9662_reg[0]_i_12_0 ,
    \bright_cont_2_reg_9662[0]_i_8_0 ,
    \bright_cont_2_reg_9662_reg[0]_i_15_0 ,
    \bright_cont_2_reg_9662[0]_i_8_1 ,
    \bright_cont_2_reg_9662_reg[0]_i_14_0 ,
    \bright_cont_2_reg_9662[0]_i_9_1 ,
    \bright_cont_2_reg_9662_reg[0]_i_17_0 ,
    \bright_cont_2_reg_9662[0]_i_9_2 ,
    \bright_cont_2_reg_9662_reg[0]_i_16_0 );
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [0:0]CO;
  output [0:0]\dark_cont_2_reg_9673[0]_i_9_0 ;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_5;
  input ram_reg_6;
  input ap_enable_reg_pp0_iter2;
  input [6:0]Q;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [0:0]ram_reg_17;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input [1:0]\bright_cont_2_reg_9662[0]_i_9_0 ;
  input \bright_cont_2_reg_9662[0]_i_6_0 ;
  input \bright_cont_2_reg_9662_reg[0]_i_11_0 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_0 ;
  input \bright_cont_2_reg_9662_reg[0]_i_30_0 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_1 ;
  input \bright_cont_2_reg_9662_reg[0]_i_30_1 ;
  input [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_2 ;
  input \bright_cont_2_reg_9662[0]_i_6_1 ;
  input \bright_cont_2_reg_9662_reg[0]_i_10_0 ;
  input \bright_cont_2_reg_9662[0]_i_7_0 ;
  input \bright_cont_2_reg_9662_reg[0]_i_13_0 ;
  input \bright_cont_2_reg_9662[0]_i_7_1 ;
  input \bright_cont_2_reg_9662_reg[0]_i_12_0 ;
  input \bright_cont_2_reg_9662[0]_i_8_0 ;
  input \bright_cont_2_reg_9662_reg[0]_i_15_0 ;
  input \bright_cont_2_reg_9662[0]_i_8_1 ;
  input \bright_cont_2_reg_9662_reg[0]_i_14_0 ;
  input \bright_cont_2_reg_9662[0]_i_9_1 ;
  input \bright_cont_2_reg_9662_reg[0]_i_17_0 ;
  input \bright_cont_2_reg_9662[0]_i_9_2 ;
  input \bright_cont_2_reg_9662_reg[0]_i_16_0 ;

  wire [6:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_2_reg_9662[0]_i_2_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_34_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_38_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_3_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_42_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_46_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_4_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_50_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_54_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_58_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_5_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_62_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_6_0 ;
  wire \bright_cont_2_reg_9662[0]_i_6_1 ;
  wire \bright_cont_2_reg_9662[0]_i_6_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_7_0 ;
  wire \bright_cont_2_reg_9662[0]_i_7_1 ;
  wire \bright_cont_2_reg_9662[0]_i_7_n_0 ;
  wire \bright_cont_2_reg_9662[0]_i_8_0 ;
  wire \bright_cont_2_reg_9662[0]_i_8_1 ;
  wire \bright_cont_2_reg_9662[0]_i_8_n_0 ;
  wire [1:0]\bright_cont_2_reg_9662[0]_i_9_0 ;
  wire \bright_cont_2_reg_9662[0]_i_9_1 ;
  wire \bright_cont_2_reg_9662[0]_i_9_2 ;
  wire \bright_cont_2_reg_9662[0]_i_9_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_10_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_10_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_11_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_11_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_12_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_12_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_13_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_13_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_14_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_14_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_15_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_15_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_16_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_16_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_17_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_17_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_18_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_1_n_1 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_1_n_2 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_1_n_3 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_1 ;
  wire [7:0]\bright_cont_2_reg_9662_reg[0]_i_20_2 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_20_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_22_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_24_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_26_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_28_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_30_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_30_1 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_30_n_0 ;
  wire \bright_cont_2_reg_9662_reg[0]_i_32_n_0 ;
  wire \dark_cont_2_reg_9673[0]_i_2_n_0 ;
  wire \dark_cont_2_reg_9673[0]_i_3_n_0 ;
  wire \dark_cont_2_reg_9673[0]_i_4_n_0 ;
  wire \dark_cont_2_reg_9673[0]_i_5_n_0 ;
  wire \dark_cont_2_reg_9673[0]_i_6_n_0 ;
  wire \dark_cont_2_reg_9673[0]_i_7_n_0 ;
  wire \dark_cont_2_reg_9673[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_2_reg_9673[0]_i_9_0 ;
  wire \dark_cont_2_reg_9673[0]_i_9_n_0 ;
  wire \dark_cont_2_reg_9673_reg[0]_i_1_n_1 ;
  wire \dark_cont_2_reg_9673_reg[0]_i_1_n_2 ;
  wire \dark_cont_2_reg_9673_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce1_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire [0:0]ram_reg_17;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_3__13_n_0;
  wire ram_reg_i_4__13_n_0;
  wire ram_reg_i_5__13_n_0;
  wire ram_reg_i_6__13_n_0;
  wire ram_reg_i_7__13_n_0;
  wire ram_reg_i_8__13_n_0;
  wire ram_reg_i_9__9_n_0;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [3:0]trunc_ln29_reg_7864;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [3:0]\NLW_bright_cont_2_reg_9662_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_2_reg_9673_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_2_reg_9662[0]_i_2 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_11_n_0 ),
        .O(\bright_cont_2_reg_9662[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_2_reg_9662[0]_i_3 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_13_n_0 ),
        .O(\bright_cont_2_reg_9662[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_34 
       (.I0(DOBDO[6]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20_0 [6]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_1 [6]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_2 [6]),
        .O(\bright_cont_2_reg_9662[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_38 
       (.I0(DOBDO[7]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20_0 [7]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_1 [7]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_2 [7]),
        .O(\bright_cont_2_reg_9662[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_2_reg_9662[0]_i_4 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_15_n_0 ),
        .O(\bright_cont_2_reg_9662[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_42 
       (.I0(DOBDO[4]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20_0 [4]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_1 [4]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_2 [4]),
        .O(\bright_cont_2_reg_9662[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_46 
       (.I0(DOBDO[5]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20_0 [5]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_1 [5]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_2 [5]),
        .O(\bright_cont_2_reg_9662[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_2_reg_9662[0]_i_5 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_17_n_0 ),
        .O(\bright_cont_2_reg_9662[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_50 
       (.I0(DOBDO[2]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20_0 [2]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_1 [2]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_2 [2]),
        .O(\bright_cont_2_reg_9662[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_54 
       (.I0(DOBDO[3]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20_0 [3]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_1 [3]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_2 [3]),
        .O(\bright_cont_2_reg_9662[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_58 
       (.I0(DOBDO[0]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20_0 [0]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_1 [0]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_2 [0]),
        .O(\bright_cont_2_reg_9662[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_2_reg_9662[0]_i_6 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_2_reg_9662[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_2_reg_9662[0]_i_62 
       (.I0(DOBDO[1]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_20_0 [1]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_30_0 ),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_20_1 [1]),
        .I4(\bright_cont_2_reg_9662_reg[0]_i_30_1 ),
        .I5(\bright_cont_2_reg_9662_reg[0]_i_20_2 [1]),
        .O(\bright_cont_2_reg_9662[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_2_reg_9662[0]_i_7 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_2_reg_9662[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_2_reg_9662[0]_i_8 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_2_reg_9662[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_2_reg_9662[0]_i_9 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_2_reg_9662[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_2_reg_9662_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_2_reg_9662_reg[0]_i_1_n_1 ,\bright_cont_2_reg_9662_reg[0]_i_1_n_2 ,\bright_cont_2_reg_9662_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_2_reg_9662[0]_i_2_n_0 ,\bright_cont_2_reg_9662[0]_i_3_n_0 ,\bright_cont_2_reg_9662[0]_i_4_n_0 ,\bright_cont_2_reg_9662[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_2_reg_9662_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_2_reg_9662[0]_i_6_n_0 ,\bright_cont_2_reg_9662[0]_i_7_n_0 ,\bright_cont_2_reg_9662[0]_i_8_n_0 ,\bright_cont_2_reg_9662[0]_i_9_n_0 }));
  MUXF8 \bright_cont_2_reg_9662_reg[0]_i_10 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_18_n_0 ),
        .I1(\bright_cont_2_reg_9662[0]_i_6_1 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_10_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [1]));
  MUXF8 \bright_cont_2_reg_9662_reg[0]_i_11 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_20_n_0 ),
        .I1(\bright_cont_2_reg_9662[0]_i_6_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_11_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [1]));
  MUXF8 \bright_cont_2_reg_9662_reg[0]_i_12 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_22_n_0 ),
        .I1(\bright_cont_2_reg_9662[0]_i_7_1 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_12_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [1]));
  MUXF8 \bright_cont_2_reg_9662_reg[0]_i_13 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_24_n_0 ),
        .I1(\bright_cont_2_reg_9662[0]_i_7_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_13_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [1]));
  MUXF8 \bright_cont_2_reg_9662_reg[0]_i_14 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_26_n_0 ),
        .I1(\bright_cont_2_reg_9662[0]_i_8_1 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_14_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [1]));
  MUXF8 \bright_cont_2_reg_9662_reg[0]_i_15 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_28_n_0 ),
        .I1(\bright_cont_2_reg_9662[0]_i_8_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_15_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [1]));
  MUXF8 \bright_cont_2_reg_9662_reg[0]_i_16 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_30_n_0 ),
        .I1(\bright_cont_2_reg_9662[0]_i_9_2 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_16_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [1]));
  MUXF8 \bright_cont_2_reg_9662_reg[0]_i_17 
       (.I0(\bright_cont_2_reg_9662_reg[0]_i_32_n_0 ),
        .I1(\bright_cont_2_reg_9662[0]_i_9_1 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_17_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [1]));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_18 
       (.I0(\bright_cont_2_reg_9662[0]_i_34_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_10_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_18_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [0]));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_20 
       (.I0(\bright_cont_2_reg_9662[0]_i_38_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_11_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_20_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [0]));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_22 
       (.I0(\bright_cont_2_reg_9662[0]_i_42_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_12_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_22_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [0]));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_24 
       (.I0(\bright_cont_2_reg_9662[0]_i_46_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_13_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_24_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [0]));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_26 
       (.I0(\bright_cont_2_reg_9662[0]_i_50_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_14_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_26_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [0]));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_28 
       (.I0(\bright_cont_2_reg_9662[0]_i_54_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_15_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_28_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [0]));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_30 
       (.I0(\bright_cont_2_reg_9662[0]_i_58_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_16_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_30_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [0]));
  MUXF7 \bright_cont_2_reg_9662_reg[0]_i_32 
       (.I0(\bright_cont_2_reg_9662[0]_i_62_n_0 ),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_17_0 ),
        .O(\bright_cont_2_reg_9662_reg[0]_i_32_n_0 ),
        .S(\bright_cont_2_reg_9662[0]_i_9_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_2_reg_9673[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_10_n_0 ),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_2_reg_9673[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_2_reg_9673[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_12_n_0 ),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_2_reg_9673[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_2_reg_9673[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_14_n_0 ),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_2_reg_9673[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_2_reg_9673[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_16_n_0 ),
        .I2(\bright_cont_2_reg_9662_reg[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_2_reg_9673[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_2_reg_9673[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_11_n_0 ),
        .O(\dark_cont_2_reg_9673[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_2_reg_9673[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_13_n_0 ),
        .O(\dark_cont_2_reg_9673[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_2_reg_9673[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_15_n_0 ),
        .O(\dark_cont_2_reg_9673[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_2_reg_9673[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_2_reg_9662_reg[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\bright_cont_2_reg_9662_reg[0]_i_17_n_0 ),
        .O(\dark_cont_2_reg_9673[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_2_reg_9673_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_2_reg_9673[0]_i_9_0 ,\dark_cont_2_reg_9673_reg[0]_i_1_n_1 ,\dark_cont_2_reg_9673_reg[0]_i_1_n_2 ,\dark_cont_2_reg_9673_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_2_reg_9673[0]_i_2_n_0 ,\dark_cont_2_reg_9673[0]_i_3_n_0 ,\dark_cont_2_reg_9673[0]_i_4_n_0 ,\dark_cont_2_reg_9673[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_2_reg_9673_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_2_reg_9673[0]_i_6_n_0 ,\dark_cont_2_reg_9673[0]_i_7_n_0 ,\dark_cont_2_reg_9673[0]_i_8_n_0 ,\dark_cont_2_reg_9673[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__13_n_0,ram_reg_i_4__13_n_0,ram_reg_i_5__13_n_0,ram_reg_i_6__13_n_0,ram_reg_i_7__13_n_0,ram_reg_i_8__13_n_0,ram_reg_i_9__9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_i_1__4
       (.I0(trunc_ln29_reg_7864[0]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864[3]),
        .I4(trunc_ln29_reg_7864[2]),
        .I5(trunc_ln29_reg_7864[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce0_local));
  LUT6 #(
    .INIT(64'h1040000000000000)) 
    ram_reg_i_2__11
       (.I0(ram_reg_4),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_3),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce1_local));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAA8AAA)) 
    ram_reg_i_3__13
       (.I0(Q[6]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_7),
        .O(ram_reg_i_3__13_n_0));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAA8AAA)) 
    ram_reg_i_4__13
       (.I0(Q[5]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_8),
        .O(ram_reg_i_4__13_n_0));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAA8AAA)) 
    ram_reg_i_5__13
       (.I0(Q[4]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_9),
        .O(ram_reg_i_5__13_n_0));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAA8AAA)) 
    ram_reg_i_6__13
       (.I0(Q[3]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_10),
        .O(ram_reg_i_6__13_n_0));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAA8AAA)) 
    ram_reg_i_7__13
       (.I0(Q[2]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(ram_reg_13),
        .O(ram_reg_i_7__13_n_0));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAA8AAA)) 
    ram_reg_i_8__13
       (.I0(Q[1]),
        .I1(ram_reg_14),
        .I2(ram_reg_15),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(ram_reg_16),
        .O(ram_reg_i_8__13_n_0));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAA8AAA)) 
    ram_reg_i_9__9
       (.I0(Q[0]),
        .I1(ram_reg_4),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_17),
        .O(ram_reg_i_9__9_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_67
   (ram_reg_0,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_3,
    ram_reg_4,
    DOBDO,
    ram_reg_i_25__2_0,
    ram_reg_i_11__4_0,
    ram_reg_i_25__2_1,
    ram_reg_i_11__4_1,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11);
  output [7:0]ram_reg_0;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local;
  input ram_reg_1;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_2;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_3;
  input ram_reg_4;
  input [7:0]DOBDO;
  input ram_reg_i_25__2_0;
  input [7:0]ram_reg_i_11__4_0;
  input ram_reg_i_25__2_1;
  input [7:0]ram_reg_i_11__4_1;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_11__4_0;
  wire [7:0]ram_reg_i_11__4_1;
  wire ram_reg_i_25__2_0;
  wire ram_reg_i_25__2_1;
  wire ram_reg_i_28__2_n_0;
  wire ram_reg_i_32__2_n_0;
  wire ram_reg_i_36__2_n_0;
  wire ram_reg_i_40__2_n_0;
  wire ram_reg_i_44__2_n_0;
  wire ram_reg_i_48__2_n_0;
  wire ram_reg_i_52__2_n_0;
  wire ram_reg_i_56__2_n_0;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_2,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 ram_reg_i_11__4
       (.I0(ram_reg_i_28__2_n_0),
        .I1(ram_reg_4),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_13__4
       (.I0(ram_reg_i_32__2_n_0),
        .I1(ram_reg_5),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_15__4
       (.I0(ram_reg_i_36__2_n_0),
        .I1(ram_reg_6),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_17__2
       (.I0(ram_reg_i_40__2_n_0),
        .I1(ram_reg_7),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_19__3
       (.I0(ram_reg_i_44__2_n_0),
        .I1(ram_reg_8),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_21__3
       (.I0(ram_reg_i_48__2_n_0),
        .I1(ram_reg_9),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_23__2
       (.I0(ram_reg_i_52__2_n_0),
        .I1(ram_reg_10),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ),
        .S(ram_reg_3));
  MUXF7 ram_reg_i_25__2
       (.I0(ram_reg_i_56__2_n_0),
        .I1(ram_reg_11),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ),
        .S(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_28__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_25__2_0),
        .I3(ram_reg_i_11__4_0[7]),
        .I4(ram_reg_i_25__2_1),
        .I5(ram_reg_i_11__4_1[7]),
        .O(ram_reg_i_28__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_32__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_25__2_0),
        .I3(ram_reg_i_11__4_0[6]),
        .I4(ram_reg_i_25__2_1),
        .I5(ram_reg_i_11__4_1[6]),
        .O(ram_reg_i_32__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_36__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_25__2_0),
        .I3(ram_reg_i_11__4_0[5]),
        .I4(ram_reg_i_25__2_1),
        .I5(ram_reg_i_11__4_1[5]),
        .O(ram_reg_i_36__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_40__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_25__2_0),
        .I3(ram_reg_i_11__4_0[4]),
        .I4(ram_reg_i_25__2_1),
        .I5(ram_reg_i_11__4_1[4]),
        .O(ram_reg_i_40__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_44__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_25__2_0),
        .I3(ram_reg_i_11__4_0[3]),
        .I4(ram_reg_i_25__2_1),
        .I5(ram_reg_i_11__4_1[3]),
        .O(ram_reg_i_44__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_48__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_25__2_0),
        .I3(ram_reg_i_11__4_0[2]),
        .I4(ram_reg_i_25__2_1),
        .I5(ram_reg_i_11__4_1[2]),
        .O(ram_reg_i_48__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_52__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_25__2_0),
        .I3(ram_reg_i_11__4_0[1]),
        .I4(ram_reg_i_25__2_1),
        .I5(ram_reg_i_11__4_1[1]),
        .O(ram_reg_i_52__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_56__2
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_25__2_0),
        .I3(ram_reg_i_11__4_0[0]),
        .I4(ram_reg_i_25__2_1),
        .I5(ram_reg_i_11__4_1[0]),
        .O(ram_reg_i_56__2_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_68
   (DOADO,
    DOBDO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local,
    ram_reg_8,
    ADDRARDADDR,
    ram_reg_9,
    ADDRBWRADDR,
    DIADI,
    WEA,
    \bright_cont_8_reg_9728_reg[0]_i_20 ,
    Q,
    \bright_cont_8_reg_9728_reg[0]_i_20_0 ,
    \bright_cont_8_reg_9728_reg[0]_i_20_1 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local;
  input ram_reg_8;
  input [5:0]ADDRARDADDR;
  input [0:0]ram_reg_9;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_20 ;
  input [1:0]Q;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_20_0 ;
  input [7:0]\bright_cont_8_reg_9728_reg[0]_i_20_1 ;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_20 ;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_8_reg_9728_reg[0]_i_20_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]ram_reg_9;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_35 
       (.I0(DOADO[6]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20 [6]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_20_0 [6]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_39 
       (.I0(DOADO[7]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20 [7]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_20_0 [7]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_43 
       (.I0(DOADO[4]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20 [4]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_20_0 [4]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_47 
       (.I0(DOADO[5]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20 [5]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_20_0 [5]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_51 
       (.I0(DOADO[2]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20 [2]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_20_0 [2]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_55 
       (.I0(DOADO[3]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20 [3]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_20_0 [3]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_59 
       (.I0(DOADO[0]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20 [0]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_20_0 [0]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_8_reg_9728[0]_i_63 
       (.I0(DOADO[1]),
        .I1(\bright_cont_8_reg_9728_reg[0]_i_20 [1]),
        .I2(Q[1]),
        .I3(\bright_cont_8_reg_9728_reg[0]_i_20_0 [1]),
        .I4(Q[0]),
        .I5(\bright_cont_8_reg_9728_reg[0]_i_20_1 [1]),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_9,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local),
        .ENBWREN(ram_reg_8),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_69
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local,
    ram_reg_2,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local;
  input ram_reg_2;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [0:0]WEA;
  wire ap_clk;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local),
        .ENBWREN(ram_reg_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_70
   (DOADO,
    ram_reg_0,
    CO,
    \bright_cont_24_reg_9904[0]_i_9_0 ,
    ap_clk,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    th_low_fu_6110_p20_out,
    th_high_fu_6106_p2,
    Q,
    \dark_cont_24_reg_9915[0]_i_6_0 ,
    \dark_cont_24_reg_9915_reg[0]_i_11_0 ,
    \dark_cont_24_reg_9915_reg[0]_i_20_0 ,
    \dark_cont_24_reg_9915_reg[0]_i_20_1 ,
    \dark_cont_24_reg_9915_reg[0]_i_20_2 ,
    \dark_cont_24_reg_9915[0]_i_6_1 ,
    \dark_cont_24_reg_9915_reg[0]_i_10_0 ,
    \dark_cont_24_reg_9915[0]_i_7_0 ,
    \dark_cont_24_reg_9915_reg[0]_i_13_0 ,
    \dark_cont_24_reg_9915[0]_i_7_1 ,
    \dark_cont_24_reg_9915_reg[0]_i_12_0 ,
    \dark_cont_24_reg_9915[0]_i_8_0 ,
    \dark_cont_24_reg_9915_reg[0]_i_15_0 ,
    \dark_cont_24_reg_9915[0]_i_8_1 ,
    \dark_cont_24_reg_9915_reg[0]_i_14_0 ,
    \dark_cont_24_reg_9915[0]_i_9_0 ,
    \dark_cont_24_reg_9915_reg[0]_i_17_0 ,
    \dark_cont_24_reg_9915[0]_i_9_1 ,
    \dark_cont_24_reg_9915_reg[0]_i_16_0 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output [0:0]CO;
  output [0:0]\bright_cont_24_reg_9904[0]_i_9_0 ;
  input ap_clk;
  input p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local;
  input ram_reg_1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [7:0]th_low_fu_6110_p20_out;
  input [7:0]th_high_fu_6106_p2;
  input [3:0]Q;
  input \dark_cont_24_reg_9915[0]_i_6_0 ;
  input \dark_cont_24_reg_9915_reg[0]_i_11_0 ;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_0 ;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_1 ;
  input [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_2 ;
  input \dark_cont_24_reg_9915[0]_i_6_1 ;
  input \dark_cont_24_reg_9915_reg[0]_i_10_0 ;
  input \dark_cont_24_reg_9915[0]_i_7_0 ;
  input \dark_cont_24_reg_9915_reg[0]_i_13_0 ;
  input \dark_cont_24_reg_9915[0]_i_7_1 ;
  input \dark_cont_24_reg_9915_reg[0]_i_12_0 ;
  input \dark_cont_24_reg_9915[0]_i_8_0 ;
  input \dark_cont_24_reg_9915_reg[0]_i_15_0 ;
  input \dark_cont_24_reg_9915[0]_i_8_1 ;
  input \dark_cont_24_reg_9915_reg[0]_i_14_0 ;
  input \dark_cont_24_reg_9915[0]_i_9_0 ;
  input \dark_cont_24_reg_9915_reg[0]_i_17_0 ;
  input \dark_cont_24_reg_9915[0]_i_9_1 ;
  input \dark_cont_24_reg_9915_reg[0]_i_16_0 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire \bright_cont_24_reg_9904[0]_i_2_n_0 ;
  wire \bright_cont_24_reg_9904[0]_i_3_n_0 ;
  wire \bright_cont_24_reg_9904[0]_i_4_n_0 ;
  wire \bright_cont_24_reg_9904[0]_i_5_n_0 ;
  wire \bright_cont_24_reg_9904[0]_i_6_n_0 ;
  wire \bright_cont_24_reg_9904[0]_i_7_n_0 ;
  wire \bright_cont_24_reg_9904[0]_i_8_n_0 ;
  wire [0:0]\bright_cont_24_reg_9904[0]_i_9_0 ;
  wire \bright_cont_24_reg_9904[0]_i_9_n_0 ;
  wire \bright_cont_24_reg_9904_reg[0]_i_1_n_1 ;
  wire \bright_cont_24_reg_9904_reg[0]_i_1_n_2 ;
  wire \bright_cont_24_reg_9904_reg[0]_i_1_n_3 ;
  wire \dark_cont_24_reg_9915[0]_i_2_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_34_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_38_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_3_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_42_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_46_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_4_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_50_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_54_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_58_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_5_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_62_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_6_0 ;
  wire \dark_cont_24_reg_9915[0]_i_6_1 ;
  wire \dark_cont_24_reg_9915[0]_i_6_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_7_0 ;
  wire \dark_cont_24_reg_9915[0]_i_7_1 ;
  wire \dark_cont_24_reg_9915[0]_i_7_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_8_0 ;
  wire \dark_cont_24_reg_9915[0]_i_8_1 ;
  wire \dark_cont_24_reg_9915[0]_i_8_n_0 ;
  wire \dark_cont_24_reg_9915[0]_i_9_0 ;
  wire \dark_cont_24_reg_9915[0]_i_9_1 ;
  wire \dark_cont_24_reg_9915[0]_i_9_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_10_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_10_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_11_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_11_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_12_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_12_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_13_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_13_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_14_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_14_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_15_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_15_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_16_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_16_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_17_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_17_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_18_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_1_n_1 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_1_n_2 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_1_n_3 ;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_0 ;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_1 ;
  wire [7:0]\dark_cont_24_reg_9915_reg[0]_i_20_2 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_20_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_22_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_24_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_26_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_28_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_30_n_0 ;
  wire \dark_cont_24_reg_9915_reg[0]_i_32_n_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [3:0]\NLW_bright_cont_24_reg_9904_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_24_reg_9915_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_24_reg_9904[0]_i_2 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_11_n_0 ),
        .O(\bright_cont_24_reg_9904[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_24_reg_9904[0]_i_3 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_13_n_0 ),
        .O(\bright_cont_24_reg_9904[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_24_reg_9904[0]_i_4 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_15_n_0 ),
        .O(\bright_cont_24_reg_9904[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_24_reg_9904[0]_i_5 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_17_n_0 ),
        .O(\bright_cont_24_reg_9904[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_24_reg_9904[0]_i_6 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\dark_cont_24_reg_9915_reg[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_24_reg_9904[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_24_reg_9904[0]_i_7 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\dark_cont_24_reg_9915_reg[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_24_reg_9904[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_24_reg_9904[0]_i_8 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\dark_cont_24_reg_9915_reg[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_24_reg_9904[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_24_reg_9904[0]_i_9 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\dark_cont_24_reg_9915_reg[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_24_reg_9904[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_24_reg_9904_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\bright_cont_24_reg_9904[0]_i_9_0 ,\bright_cont_24_reg_9904_reg[0]_i_1_n_1 ,\bright_cont_24_reg_9904_reg[0]_i_1_n_2 ,\bright_cont_24_reg_9904_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_24_reg_9904[0]_i_2_n_0 ,\bright_cont_24_reg_9904[0]_i_3_n_0 ,\bright_cont_24_reg_9904[0]_i_4_n_0 ,\bright_cont_24_reg_9904[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_24_reg_9904_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_24_reg_9904[0]_i_6_n_0 ,\bright_cont_24_reg_9904[0]_i_7_n_0 ,\bright_cont_24_reg_9904[0]_i_8_n_0 ,\bright_cont_24_reg_9904[0]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_24_reg_9915[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_10_n_0 ),
        .I2(\dark_cont_24_reg_9915_reg[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_24_reg_9915[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_24_reg_9915[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_12_n_0 ),
        .I2(\dark_cont_24_reg_9915_reg[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_24_reg_9915[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_34 
       (.I0(DOADO[6]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20_0 [6]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_1 [6]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_2 [6]),
        .O(\dark_cont_24_reg_9915[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_38 
       (.I0(DOADO[7]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20_0 [7]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_1 [7]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_2 [7]),
        .O(\dark_cont_24_reg_9915[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_24_reg_9915[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_14_n_0 ),
        .I2(\dark_cont_24_reg_9915_reg[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_24_reg_9915[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_42 
       (.I0(DOADO[4]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20_0 [4]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_1 [4]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_2 [4]),
        .O(\dark_cont_24_reg_9915[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_46 
       (.I0(DOADO[5]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20_0 [5]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_1 [5]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_2 [5]),
        .O(\dark_cont_24_reg_9915[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_24_reg_9915[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_16_n_0 ),
        .I2(\dark_cont_24_reg_9915_reg[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_24_reg_9915[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_50 
       (.I0(DOADO[2]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20_0 [2]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_1 [2]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_2 [2]),
        .O(\dark_cont_24_reg_9915[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_54 
       (.I0(DOADO[3]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20_0 [3]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_1 [3]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_2 [3]),
        .O(\dark_cont_24_reg_9915[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_58 
       (.I0(DOADO[0]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20_0 [0]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_1 [0]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_2 [0]),
        .O(\dark_cont_24_reg_9915[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_24_reg_9915[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_11_n_0 ),
        .O(\dark_cont_24_reg_9915[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_24_reg_9915[0]_i_62 
       (.I0(DOADO[1]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_20_0 [1]),
        .I2(Q[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_20_1 [1]),
        .I4(Q[0]),
        .I5(\dark_cont_24_reg_9915_reg[0]_i_20_2 [1]),
        .O(\dark_cont_24_reg_9915[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_24_reg_9915[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_13_n_0 ),
        .O(\dark_cont_24_reg_9915[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_24_reg_9915[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_15_n_0 ),
        .O(\dark_cont_24_reg_9915[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_24_reg_9915[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\dark_cont_24_reg_9915_reg[0]_i_17_n_0 ),
        .O(\dark_cont_24_reg_9915[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_24_reg_9915_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\dark_cont_24_reg_9915_reg[0]_i_1_n_1 ,\dark_cont_24_reg_9915_reg[0]_i_1_n_2 ,\dark_cont_24_reg_9915_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_24_reg_9915[0]_i_2_n_0 ,\dark_cont_24_reg_9915[0]_i_3_n_0 ,\dark_cont_24_reg_9915[0]_i_4_n_0 ,\dark_cont_24_reg_9915[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_24_reg_9915_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_24_reg_9915[0]_i_6_n_0 ,\dark_cont_24_reg_9915[0]_i_7_n_0 ,\dark_cont_24_reg_9915[0]_i_8_n_0 ,\dark_cont_24_reg_9915[0]_i_9_n_0 }));
  MUXF8 \dark_cont_24_reg_9915_reg[0]_i_10 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_18_n_0 ),
        .I1(\dark_cont_24_reg_9915[0]_i_6_1 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_10_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_24_reg_9915_reg[0]_i_11 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_20_n_0 ),
        .I1(\dark_cont_24_reg_9915[0]_i_6_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_11_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_24_reg_9915_reg[0]_i_12 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_22_n_0 ),
        .I1(\dark_cont_24_reg_9915[0]_i_7_1 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_12_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_24_reg_9915_reg[0]_i_13 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_24_n_0 ),
        .I1(\dark_cont_24_reg_9915[0]_i_7_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_13_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_24_reg_9915_reg[0]_i_14 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_26_n_0 ),
        .I1(\dark_cont_24_reg_9915[0]_i_8_1 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_14_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_24_reg_9915_reg[0]_i_15 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_28_n_0 ),
        .I1(\dark_cont_24_reg_9915[0]_i_8_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_15_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_24_reg_9915_reg[0]_i_16 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_30_n_0 ),
        .I1(\dark_cont_24_reg_9915[0]_i_9_1 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_16_n_0 ),
        .S(Q[3]));
  MUXF8 \dark_cont_24_reg_9915_reg[0]_i_17 
       (.I0(\dark_cont_24_reg_9915_reg[0]_i_32_n_0 ),
        .I1(\dark_cont_24_reg_9915[0]_i_9_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_17_n_0 ),
        .S(Q[3]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_18 
       (.I0(\dark_cont_24_reg_9915[0]_i_34_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_10_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_18_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_20 
       (.I0(\dark_cont_24_reg_9915[0]_i_38_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_11_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_20_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_22 
       (.I0(\dark_cont_24_reg_9915[0]_i_42_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_12_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_22_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_24 
       (.I0(\dark_cont_24_reg_9915[0]_i_46_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_13_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_24_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_26 
       (.I0(\dark_cont_24_reg_9915[0]_i_50_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_14_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_26_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_28 
       (.I0(\dark_cont_24_reg_9915[0]_i_54_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_15_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_28_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_30 
       (.I0(\dark_cont_24_reg_9915[0]_i_58_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_16_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_30_n_0 ),
        .S(Q[2]));
  MUXF7 \dark_cont_24_reg_9915_reg[0]_i_32 
       (.I0(\dark_cont_24_reg_9915[0]_i_62_n_0 ),
        .I1(\dark_cont_24_reg_9915_reg[0]_i_17_0 ),
        .O(\dark_cont_24_reg_9915_reg[0]_i_32_n_0 ),
        .S(Q[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_71
   (DOADO,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local,
    ap_clk,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    ADDRBWRADDR,
    ram_reg_2,
    WEA,
    ram_reg_3,
    ap_enable_reg_pp0_iter2,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    trunc_ln29_reg_7864_pp0_iter1_reg);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local;
  input ap_clk;
  input ram_reg_0;
  input [5:0]ADDRARDADDR;
  input ram_reg_1;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input [0:0]WEA;
  input ram_reg_3;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_1,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0008080000800000)) 
    ram_reg_i_1__24
       (.I0(ram_reg_3),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_72
   (DOADO,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ,
    ap_clk,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2,
    ADDRBWRADDR,
    ram_reg_3,
    WEA,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    ram_reg_7,
    Q,
    \dark_cont_22_reg_9893_reg[0]_i_11 ,
    \dark_cont_22_reg_9893_reg[0]_i_21_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_31_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_21_1 ,
    \dark_cont_22_reg_9893_reg[0]_i_31_1 ,
    \dark_cont_22_reg_9893_reg[0]_i_21_2 ,
    \dark_cont_22_reg_9893_reg[0]_i_10 ,
    \dark_cont_22_reg_9893_reg[0]_i_13 ,
    \dark_cont_22_reg_9893_reg[0]_i_12 ,
    \dark_cont_22_reg_9893_reg[0]_i_15 ,
    \dark_cont_22_reg_9893_reg[0]_i_14 ,
    \dark_cont_22_reg_9893_reg[0]_i_17 ,
    \dark_cont_22_reg_9893_reg[0]_i_16 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  input ap_clk;
  input ram_reg_0;
  input [4:0]ADDRARDADDR;
  input ram_reg_1;
  input [0:0]ram_reg_2;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_3;
  input [0:0]WEA;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_7;
  input [0:0]Q;
  input \dark_cont_22_reg_9893_reg[0]_i_11 ;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_21_0 ;
  input \dark_cont_22_reg_9893_reg[0]_i_31_0 ;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_21_1 ;
  input \dark_cont_22_reg_9893_reg[0]_i_31_1 ;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_21_2 ;
  input \dark_cont_22_reg_9893_reg[0]_i_10 ;
  input \dark_cont_22_reg_9893_reg[0]_i_13 ;
  input \dark_cont_22_reg_9893_reg[0]_i_12 ;
  input \dark_cont_22_reg_9893_reg[0]_i_15 ;
  input \dark_cont_22_reg_9893_reg[0]_i_14 ;
  input \dark_cont_22_reg_9893_reg[0]_i_17 ;
  input \dark_cont_22_reg_9893_reg[0]_i_16 ;

  wire [4:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \dark_cont_22_reg_9893[0]_i_36_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_40_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_44_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_48_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_52_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_56_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_60_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_64_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_10 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_11 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_12 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_13 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_14 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_15 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_16 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_17 ;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_21_0 ;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_21_1 ;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_21_2 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_31_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_31_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_36 
       (.I0(DOADO[6]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21_0 [6]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_21_1 [6]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_2 [6]),
        .O(\dark_cont_22_reg_9893[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_40 
       (.I0(DOADO[7]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21_0 [7]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_21_1 [7]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_2 [7]),
        .O(\dark_cont_22_reg_9893[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_44 
       (.I0(DOADO[4]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21_0 [4]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_21_1 [4]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_2 [4]),
        .O(\dark_cont_22_reg_9893[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_48 
       (.I0(DOADO[5]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21_0 [5]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_21_1 [5]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_2 [5]),
        .O(\dark_cont_22_reg_9893[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_52 
       (.I0(DOADO[2]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21_0 [2]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_21_1 [2]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_2 [2]),
        .O(\dark_cont_22_reg_9893[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_56 
       (.I0(DOADO[3]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21_0 [3]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_21_1 [3]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_2 [3]),
        .O(\dark_cont_22_reg_9893[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_60 
       (.I0(DOADO[0]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21_0 [0]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_21_1 [0]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_2 [0]),
        .O(\dark_cont_22_reg_9893[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_64 
       (.I0(DOADO[1]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21_0 [1]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_21_1 [1]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_2 [1]),
        .O(\dark_cont_22_reg_9893[0]_i_64_n_0 ));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_19 
       (.I0(\dark_cont_22_reg_9893[0]_i_36_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0 ),
        .S(Q));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_21 
       (.I0(\dark_cont_22_reg_9893[0]_i_40_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_11 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2] ),
        .S(Q));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_23 
       (.I0(\dark_cont_22_reg_9893[0]_i_44_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2 ),
        .S(Q));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_25 
       (.I0(\dark_cont_22_reg_9893[0]_i_48_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1 ),
        .S(Q));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_27 
       (.I0(\dark_cont_22_reg_9893[0]_i_52_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4 ),
        .S(Q));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_29 
       (.I0(\dark_cont_22_reg_9893[0]_i_56_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3 ),
        .S(Q));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_31 
       (.I0(\dark_cont_22_reg_9893[0]_i_60_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_16 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6 ),
        .S(Q));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_33 
       (.I0(\dark_cont_22_reg_9893[0]_i_64_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5 ),
        .S(Q));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,ram_reg_1,ram_reg_2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4120000000000000)) 
    ram_reg_i_1__40
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_7),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_73
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ram_reg_9,
    ADDRARDADDR,
    ram_reg_10,
    ADDRBWRADDR,
    ram_reg_11,
    WEA,
    ram_reg_12,
    ram_reg_13,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_14,
    ap_enable_reg_pp0_iter2,
    ram_reg_15,
    DOBDO,
    ram_reg_i_24__3,
    ram_reg_i_10__9,
    ram_reg_i_24__3_0,
    ram_reg_i_10__9_0);
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input ram_reg_9;
  input [5:0]ADDRARDADDR;
  input ram_reg_10;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_11;
  input [0:0]WEA;
  input ram_reg_12;
  input ram_reg_13;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_14;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_15;
  input [7:0]DOBDO;
  input ram_reg_i_24__3;
  input [7:0]ram_reg_i_10__9;
  input ram_reg_i_24__3_0;
  input [7:0]ram_reg_i_10__9_0;

  wire [5:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [7:0]ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_10__9;
  wire [7:0]ram_reg_i_10__9_0;
  wire ram_reg_i_24__3;
  wire ram_reg_i_24__3_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR[5:1],ram_reg_10,ADDRARDADDR[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_11}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0920000000000000)) 
    ram_reg_i_1__41
       (.I0(ram_reg_12),
        .I1(ram_reg_13),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_14),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_15),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_27__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_24__3),
        .I3(ram_reg_i_10__9[7]),
        .I4(ram_reg_i_24__3_0),
        .I5(ram_reg_i_10__9_0[7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_31__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_24__3),
        .I3(ram_reg_i_10__9[6]),
        .I4(ram_reg_i_24__3_0),
        .I5(ram_reg_i_10__9_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_35__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_24__3),
        .I3(ram_reg_i_10__9[5]),
        .I4(ram_reg_i_24__3_0),
        .I5(ram_reg_i_10__9_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_39__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_24__3),
        .I3(ram_reg_i_10__9[4]),
        .I4(ram_reg_i_24__3_0),
        .I5(ram_reg_i_10__9_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_43__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_24__3),
        .I3(ram_reg_i_10__9[3]),
        .I4(ram_reg_i_24__3_0),
        .I5(ram_reg_i_10__9_0[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_47__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_24__3),
        .I3(ram_reg_i_10__9[2]),
        .I4(ram_reg_i_24__3_0),
        .I5(ram_reg_i_10__9_0[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_51__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_24__3),
        .I3(ram_reg_i_10__9[1]),
        .I4(ram_reg_i_24__3_0),
        .I5(ram_reg_i_10__9_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_55__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_24__3),
        .I3(ram_reg_i_10__9[0]),
        .I4(ram_reg_i_24__3_0),
        .I5(ram_reg_i_10__9_0[0]),
        .O(ram_reg_8));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_74
   (ram_reg_0,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local,
    CO,
    \dark_cont_10_reg_9761[0]_i_9_0 ,
    ap_clk,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ram_reg_3,
    ADDRBWRADDR,
    ram_reg_4,
    WEA,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    ram_reg_8,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    Q,
    \bright_cont_10_reg_9750[0]_i_6_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_16_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_11_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_20_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_30_0 ,
    DOADO,
    \bright_cont_10_reg_9750_reg[0]_i_30_1 ,
    \bright_cont_10_reg_9750_reg[0]_i_20_1 ,
    \bright_cont_10_reg_9750[0]_i_6_1 ,
    \bright_cont_10_reg_9750_reg[0]_i_10_0 ,
    \bright_cont_10_reg_9750[0]_i_7_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_13_0 ,
    \bright_cont_10_reg_9750[0]_i_7_1 ,
    \bright_cont_10_reg_9750_reg[0]_i_12_0 ,
    \bright_cont_10_reg_9750[0]_i_8_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_15_0 ,
    \bright_cont_10_reg_9750[0]_i_8_1 ,
    \bright_cont_10_reg_9750_reg[0]_i_14_0 ,
    \bright_cont_10_reg_9750[0]_i_9_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_17_0 ,
    \bright_cont_10_reg_9750[0]_i_9_1 ,
    \bright_cont_10_reg_9750_reg[0]_i_16_1 );
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local;
  output [0:0]CO;
  output [0:0]\dark_cont_10_reg_9761[0]_i_9_0 ;
  input ap_clk;
  input ram_reg_1;
  input [4:0]ADDRARDADDR;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_4;
  input [0:0]WEA;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_8;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input [0:0]Q;
  input \bright_cont_10_reg_9750[0]_i_6_0 ;
  input \bright_cont_10_reg_9750_reg[0]_i_16_0 ;
  input \bright_cont_10_reg_9750_reg[0]_i_11_0 ;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_20_0 ;
  input \bright_cont_10_reg_9750_reg[0]_i_30_0 ;
  input [7:0]DOADO;
  input \bright_cont_10_reg_9750_reg[0]_i_30_1 ;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_20_1 ;
  input \bright_cont_10_reg_9750[0]_i_6_1 ;
  input \bright_cont_10_reg_9750_reg[0]_i_10_0 ;
  input \bright_cont_10_reg_9750[0]_i_7_0 ;
  input \bright_cont_10_reg_9750_reg[0]_i_13_0 ;
  input \bright_cont_10_reg_9750[0]_i_7_1 ;
  input \bright_cont_10_reg_9750_reg[0]_i_12_0 ;
  input \bright_cont_10_reg_9750[0]_i_8_0 ;
  input \bright_cont_10_reg_9750_reg[0]_i_15_0 ;
  input \bright_cont_10_reg_9750[0]_i_8_1 ;
  input \bright_cont_10_reg_9750_reg[0]_i_14_0 ;
  input \bright_cont_10_reg_9750[0]_i_9_0 ;
  input \bright_cont_10_reg_9750_reg[0]_i_17_0 ;
  input \bright_cont_10_reg_9750[0]_i_9_1 ;
  input \bright_cont_10_reg_9750_reg[0]_i_16_1 ;

  wire [4:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_10_reg_9750[0]_i_2_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_34_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_38_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_3_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_42_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_46_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_4_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_50_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_54_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_58_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_5_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_62_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_6_0 ;
  wire \bright_cont_10_reg_9750[0]_i_6_1 ;
  wire \bright_cont_10_reg_9750[0]_i_6_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_7_0 ;
  wire \bright_cont_10_reg_9750[0]_i_7_1 ;
  wire \bright_cont_10_reg_9750[0]_i_7_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_8_0 ;
  wire \bright_cont_10_reg_9750[0]_i_8_1 ;
  wire \bright_cont_10_reg_9750[0]_i_8_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_9_0 ;
  wire \bright_cont_10_reg_9750[0]_i_9_1 ;
  wire \bright_cont_10_reg_9750[0]_i_9_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_10_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_10_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_11_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_11_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_12_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_12_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_13_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_13_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_14_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_14_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_15_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_15_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_16_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_16_1 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_16_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_17_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_17_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_18_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_1_n_1 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_1_n_2 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_1_n_3 ;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_20_1 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_20_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_22_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_24_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_26_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_28_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_30_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_30_1 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_30_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_32_n_0 ;
  wire \dark_cont_10_reg_9761[0]_i_2_n_0 ;
  wire \dark_cont_10_reg_9761[0]_i_3_n_0 ;
  wire \dark_cont_10_reg_9761[0]_i_4_n_0 ;
  wire \dark_cont_10_reg_9761[0]_i_5_n_0 ;
  wire \dark_cont_10_reg_9761[0]_i_6_n_0 ;
  wire \dark_cont_10_reg_9761[0]_i_7_n_0 ;
  wire \dark_cont_10_reg_9761[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_10_reg_9761[0]_i_9_0 ;
  wire \dark_cont_10_reg_9761[0]_i_9_n_0 ;
  wire \dark_cont_10_reg_9761_reg[0]_i_1_n_1 ;
  wire \dark_cont_10_reg_9761_reg[0]_i_1_n_2 ;
  wire \dark_cont_10_reg_9761_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [3:0]\NLW_bright_cont_10_reg_9750_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_10_reg_9761_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_10_reg_9750[0]_i_2 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_11_n_0 ),
        .O(\bright_cont_10_reg_9750[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_10_reg_9750[0]_i_3 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_13_n_0 ),
        .O(\bright_cont_10_reg_9750[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_34 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20_0 [6]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I3(DOADO[6]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [6]),
        .O(\bright_cont_10_reg_9750[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_38 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20_0 [7]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I3(DOADO[7]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [7]),
        .O(\bright_cont_10_reg_9750[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_10_reg_9750[0]_i_4 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_15_n_0 ),
        .O(\bright_cont_10_reg_9750[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_42 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20_0 [4]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I3(DOADO[4]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [4]),
        .O(\bright_cont_10_reg_9750[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_46 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20_0 [5]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I3(DOADO[5]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [5]),
        .O(\bright_cont_10_reg_9750[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_10_reg_9750[0]_i_5 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_17_n_0 ),
        .O(\bright_cont_10_reg_9750[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_50 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20_0 [2]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I3(DOADO[2]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [2]),
        .O(\bright_cont_10_reg_9750[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_54 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20_0 [3]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I3(DOADO[3]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [3]),
        .O(\bright_cont_10_reg_9750[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_58 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20_0 [0]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I3(DOADO[0]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [0]),
        .O(\bright_cont_10_reg_9750[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_10_reg_9750[0]_i_6 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_10_reg_9750[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_62 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20_0 [1]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I3(DOADO[1]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [1]),
        .O(\bright_cont_10_reg_9750[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_10_reg_9750[0]_i_7 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_10_reg_9750[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_10_reg_9750[0]_i_8 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_10_reg_9750[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_10_reg_9750[0]_i_9 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_10_reg_9750[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_10_reg_9750_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_10_reg_9750_reg[0]_i_1_n_1 ,\bright_cont_10_reg_9750_reg[0]_i_1_n_2 ,\bright_cont_10_reg_9750_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_10_reg_9750[0]_i_2_n_0 ,\bright_cont_10_reg_9750[0]_i_3_n_0 ,\bright_cont_10_reg_9750[0]_i_4_n_0 ,\bright_cont_10_reg_9750[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_10_reg_9750_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_10_reg_9750[0]_i_6_n_0 ,\bright_cont_10_reg_9750[0]_i_7_n_0 ,\bright_cont_10_reg_9750[0]_i_8_n_0 ,\bright_cont_10_reg_9750[0]_i_9_n_0 }));
  MUXF8 \bright_cont_10_reg_9750_reg[0]_i_10 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_18_n_0 ),
        .I1(\bright_cont_10_reg_9750[0]_i_6_1 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_10_n_0 ),
        .S(Q));
  MUXF8 \bright_cont_10_reg_9750_reg[0]_i_11 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_20_n_0 ),
        .I1(\bright_cont_10_reg_9750[0]_i_6_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_11_n_0 ),
        .S(Q));
  MUXF8 \bright_cont_10_reg_9750_reg[0]_i_12 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_22_n_0 ),
        .I1(\bright_cont_10_reg_9750[0]_i_7_1 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_12_n_0 ),
        .S(Q));
  MUXF8 \bright_cont_10_reg_9750_reg[0]_i_13 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_24_n_0 ),
        .I1(\bright_cont_10_reg_9750[0]_i_7_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_13_n_0 ),
        .S(Q));
  MUXF8 \bright_cont_10_reg_9750_reg[0]_i_14 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_26_n_0 ),
        .I1(\bright_cont_10_reg_9750[0]_i_8_1 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_14_n_0 ),
        .S(Q));
  MUXF8 \bright_cont_10_reg_9750_reg[0]_i_15 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_28_n_0 ),
        .I1(\bright_cont_10_reg_9750[0]_i_8_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_15_n_0 ),
        .S(Q));
  MUXF8 \bright_cont_10_reg_9750_reg[0]_i_16 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_30_n_0 ),
        .I1(\bright_cont_10_reg_9750[0]_i_9_1 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_16_n_0 ),
        .S(Q));
  MUXF8 \bright_cont_10_reg_9750_reg[0]_i_17 
       (.I0(\bright_cont_10_reg_9750_reg[0]_i_32_n_0 ),
        .I1(\bright_cont_10_reg_9750[0]_i_9_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_17_n_0 ),
        .S(Q));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_18 
       (.I0(\bright_cont_10_reg_9750[0]_i_34_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_10_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_18_n_0 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_20 
       (.I0(\bright_cont_10_reg_9750[0]_i_38_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_11_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_20_n_0 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_22 
       (.I0(\bright_cont_10_reg_9750[0]_i_42_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_12_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_22_n_0 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_24 
       (.I0(\bright_cont_10_reg_9750[0]_i_46_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_13_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_24_n_0 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_26 
       (.I0(\bright_cont_10_reg_9750[0]_i_50_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_14_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_26_n_0 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_28 
       (.I0(\bright_cont_10_reg_9750[0]_i_54_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_15_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_28_n_0 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_30 
       (.I0(\bright_cont_10_reg_9750[0]_i_58_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_16_1 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_30_n_0 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16_0 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_32 
       (.I0(\bright_cont_10_reg_9750[0]_i_62_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_17_0 ),
        .O(\bright_cont_10_reg_9750_reg[0]_i_32_n_0 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_10_reg_9761[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_10_n_0 ),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_10_reg_9761[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_10_reg_9761[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_12_n_0 ),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_10_reg_9761[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_10_reg_9761[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_14_n_0 ),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_10_reg_9761[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_10_reg_9761[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_16_n_0 ),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_10_reg_9761[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_10_reg_9761[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_11_n_0 ),
        .O(\dark_cont_10_reg_9761[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_10_reg_9761[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_13_n_0 ),
        .O(\dark_cont_10_reg_9761[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_10_reg_9761[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_15_n_0 ),
        .O(\dark_cont_10_reg_9761[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_10_reg_9761[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_17_n_0 ),
        .O(\dark_cont_10_reg_9761[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_10_reg_9761_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_10_reg_9761[0]_i_9_0 ,\dark_cont_10_reg_9761_reg[0]_i_1_n_1 ,\dark_cont_10_reg_9761_reg[0]_i_1_n_2 ,\dark_cont_10_reg_9761_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_10_reg_9761[0]_i_2_n_0 ,\dark_cont_10_reg_9761[0]_i_3_n_0 ,\dark_cont_10_reg_9761[0]_i_4_n_0 ,\dark_cont_10_reg_9761[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_10_reg_9761_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_10_reg_9761[0]_i_6_n_0 ,\dark_cont_10_reg_9761[0]_i_7_n_0 ,\dark_cont_10_reg_9761[0]_i_8_n_0 ,\dark_cont_10_reg_9761[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,ram_reg_2,ram_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_4}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h1028000000000000)) 
    ram_reg_i_1__17
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_8),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_75
   (ram_reg_0,
    ram_reg_1,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local,
    ap_clk,
    ram_reg_2,
    ADDRARDADDR,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    ram_reg_5,
    WEA,
    ram_reg_6,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local;
  input ap_clk;
  input ram_reg_2;
  input [4:0]ADDRARDADDR;
  input ram_reg_3;
  input [0:0]ram_reg_4;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_5;
  input [0:0]WEA;
  input ram_reg_6;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;

  wire [4:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,ram_reg_3,ram_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_5}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local),
        .ENBWREN(ram_reg_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000808000080)) 
    ram_reg_i_1__43
       (.I0(ram_reg_6),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(ram_reg_9),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_76
   (DOADO,
    ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ram_reg_9,
    ADDRARDADDR,
    ram_reg_10,
    ram_reg_11,
    ADDRBWRADDR,
    ram_reg_12,
    WEA,
    ram_reg_13,
    ap_enable_reg_pp0_iter2,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    \dark_cont_22_reg_9893_reg[0]_i_20 ,
    \dark_cont_22_reg_9893_reg[0]_i_30 ,
    \dark_cont_22_reg_9893_reg[0]_i_20_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_30_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_20_1 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input ram_reg_9;
  input [4:0]ADDRARDADDR;
  input ram_reg_10;
  input [0:0]ram_reg_11;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_12;
  input [0:0]WEA;
  input ram_reg_13;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_20 ;
  input \dark_cont_22_reg_9893_reg[0]_i_30 ;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_0 ;
  input \dark_cont_22_reg_9893_reg[0]_i_30_0 ;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_1 ;

  wire [4:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_20 ;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_0 ;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_1 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_30 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_30_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [7:0]ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_35 
       (.I0(DOADO[6]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20 [6]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_0 [6]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_1 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_39 
       (.I0(DOADO[7]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20 [7]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_0 [7]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_1 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_43 
       (.I0(DOADO[4]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20 [4]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_0 [4]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_1 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_47 
       (.I0(DOADO[5]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20 [5]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_0 [5]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_1 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_51 
       (.I0(DOADO[2]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20 [2]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_0 [2]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_1 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_55 
       (.I0(DOADO[3]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20 [3]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_0 [3]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_1 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_59 
       (.I0(DOADO[0]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20 [0]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_0 [0]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_1 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_63 
       (.I0(DOADO[1]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20 [1]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_0 [1]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_1 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,ram_reg_10,ram_reg_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_12}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000080080080)) 
    ram_reg_i_1__46
       (.I0(ram_reg_13),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_14),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_77
   (ram_reg_0,
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ,
    DIADI,
    ap_clk,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_9,
    ram_reg_10,
    trunc_ln29_reg_7864,
    ap_enable_reg_pp0_iter2,
    Q,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    DOADO,
    ram_reg_i_33__4_0,
    ram_reg_i_23__4_0,
    ram_reg_i_37__4_0,
    ram_reg_i_23__4_1,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_i_37__4_1,
    ram_reg_28,
    ram_reg_29);
  output [7:0]ram_reg_0;
  output \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ;
  output [7:0]DIADI;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [5:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_9;
  input ram_reg_10;
  input [3:0]trunc_ln29_reg_7864;
  input ap_enable_reg_pp0_iter2;
  input [6:0]Q;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input [7:0]DOADO;
  input ram_reg_i_33__4_0;
  input [7:0]ram_reg_i_23__4_0;
  input ram_reg_i_37__4_0;
  input [7:0]ram_reg_i_23__4_1;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_i_37__4_1;
  input ram_reg_28;
  input ram_reg_29;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce1_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [5:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_10__12_n_0;
  wire ram_reg_i_14__6_n_0;
  wire ram_reg_i_15__7_n_0;
  wire [7:0]ram_reg_i_23__4_0;
  wire [7:0]ram_reg_i_23__4_1;
  wire ram_reg_i_23__4_n_0;
  wire ram_reg_i_25__4_n_0;
  wire ram_reg_i_27__4_n_0;
  wire ram_reg_i_29__4_n_0;
  wire ram_reg_i_31__4_n_0;
  wire ram_reg_i_33__4_0;
  wire ram_reg_i_33__4_n_0;
  wire ram_reg_i_35__4_n_0;
  wire ram_reg_i_37__4_0;
  wire ram_reg_i_37__4_1;
  wire ram_reg_i_37__4_n_0;
  wire ram_reg_i_39__4_n_0;
  wire ram_reg_i_3__2_n_0;
  wire ram_reg_i_43__4_n_0;
  wire ram_reg_i_47__4_n_0;
  wire ram_reg_i_4__2_n_0;
  wire ram_reg_i_51__4_n_0;
  wire ram_reg_i_55__4_n_0;
  wire ram_reg_i_59__1_n_0;
  wire ram_reg_i_5__1_n_0;
  wire ram_reg_i_63__1_n_0;
  wire ram_reg_i_67_n_0;
  wire ram_reg_i_6__1_n_0;
  wire ram_reg_i_7__1_n_0;
  wire ram_reg_i_8__3_n_0;
  wire ram_reg_i_9__15_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__2_n_0,ram_reg_i_4__2_n_0,ram_reg_i_5__1_n_0,ram_reg_i_6__1_n_0,ram_reg_i_7__1_n_0,ram_reg_i_8__3_n_0,ram_reg_i_9__15_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF8 ram_reg_i_10__10
       (.I0(ram_reg_i_23__4_n_0),
        .I1(ram_reg_14),
        .O(DIADI[7]),
        .S(ram_reg_13));
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_10__12
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I1(ram_reg_3),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .O(ram_reg_i_10__12_n_0));
  MUXF8 ram_reg_i_11__6
       (.I0(ram_reg_i_25__4_n_0),
        .I1(ram_reg_16),
        .O(DIADI[6]),
        .S(ram_reg_13));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    ram_reg_i_11__7
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_2[0]),
        .I4(ram_reg_5),
        .I5(ram_reg_2[2]),
        .O(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ));
  MUXF8 ram_reg_i_12__6
       (.I0(ram_reg_i_27__4_n_0),
        .I1(ram_reg_18),
        .O(DIADI[5]),
        .S(ram_reg_13));
  MUXF8 ram_reg_i_13__6
       (.I0(ram_reg_i_29__4_n_0),
        .I1(ram_reg_20),
        .O(DIADI[4]),
        .S(ram_reg_13));
  MUXF8 ram_reg_i_14__5
       (.I0(ram_reg_i_31__4_n_0),
        .I1(ram_reg_22),
        .O(DIADI[3]),
        .S(ram_reg_13));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    ram_reg_i_14__6
       (.I0(ram_reg_2[2]),
        .I1(ram_reg_2[1]),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .I4(ram_reg_2[0]),
        .I5(ram_reg_5),
        .O(ram_reg_i_14__6_n_0));
  MUXF8 ram_reg_i_15__6
       (.I0(ram_reg_i_33__4_n_0),
        .I1(ram_reg_24),
        .O(DIADI[2]),
        .S(ram_reg_13));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    ram_reg_i_15__7
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_6),
        .I2(ram_reg_2[0]),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(ram_reg_3),
        .O(ram_reg_i_15__7_n_0));
  MUXF8 ram_reg_i_16__5
       (.I0(ram_reg_i_35__4_n_0),
        .I1(ram_reg_26),
        .O(DIADI[1]),
        .S(ram_reg_13));
  MUXF8 ram_reg_i_17__4
       (.I0(ram_reg_i_37__4_n_0),
        .I1(ram_reg_28),
        .O(DIADI[0]),
        .S(ram_reg_13));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_i_1__13
       (.I0(ram_reg_9),
        .I1(ram_reg_10),
        .I2(trunc_ln29_reg_7864[0]),
        .I3(trunc_ln29_reg_7864[1]),
        .I4(trunc_ln29_reg_7864[2]),
        .I5(trunc_ln29_reg_7864[3]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce0_local));
  MUXF7 ram_reg_i_23__4
       (.I0(ram_reg_i_39__4_n_0),
        .I1(ram_reg_15),
        .O(ram_reg_i_23__4_n_0),
        .S(ram_reg_7));
  MUXF7 ram_reg_i_25__4
       (.I0(ram_reg_i_43__4_n_0),
        .I1(ram_reg_17),
        .O(ram_reg_i_25__4_n_0),
        .S(ram_reg_7));
  MUXF7 ram_reg_i_27__4
       (.I0(ram_reg_i_47__4_n_0),
        .I1(ram_reg_19),
        .O(ram_reg_i_27__4_n_0),
        .S(ram_reg_7));
  MUXF7 ram_reg_i_29__4
       (.I0(ram_reg_i_51__4_n_0),
        .I1(ram_reg_21),
        .O(ram_reg_i_29__4_n_0),
        .S(ram_reg_7));
  LUT6 #(
    .INIT(64'h0014000000000000)) 
    ram_reg_i_2__9
       (.I0(ram_reg_8),
        .I1(ram_reg_7),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_10),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce1_local));
  MUXF7 ram_reg_i_31__4
       (.I0(ram_reg_i_55__4_n_0),
        .I1(ram_reg_23),
        .O(ram_reg_i_31__4_n_0),
        .S(ram_reg_7));
  MUXF7 ram_reg_i_33__4
       (.I0(ram_reg_i_59__1_n_0),
        .I1(ram_reg_25),
        .O(ram_reg_i_33__4_n_0),
        .S(ram_reg_7));
  MUXF7 ram_reg_i_35__4
       (.I0(ram_reg_i_63__1_n_0),
        .I1(ram_reg_27),
        .O(ram_reg_i_35__4_n_0),
        .S(ram_reg_7));
  MUXF7 ram_reg_i_37__4
       (.I0(ram_reg_i_67_n_0),
        .I1(ram_reg_29),
        .O(ram_reg_i_37__4_n_0),
        .S(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_39__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[7]),
        .I1(DOADO[7]),
        .I2(ram_reg_i_33__4_0),
        .I3(ram_reg_i_23__4_0[7]),
        .I4(ram_reg_i_37__4_0),
        .I5(ram_reg_i_23__4_1[7]),
        .O(ram_reg_i_39__4_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8B88BB8B8B8)) 
    ram_reg_i_3__2
       (.I0(Q[6]),
        .I1(ram_reg_i_10__12_n_0),
        .I2(ram_reg_2[5]),
        .I3(ram_reg_2[4]),
        .I4(ram_reg_2[3]),
        .I5(\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep ),
        .O(ram_reg_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_43__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[6]),
        .I1(DOADO[6]),
        .I2(ram_reg_i_33__4_0),
        .I3(ram_reg_i_23__4_0[6]),
        .I4(ram_reg_i_37__4_0),
        .I5(ram_reg_i_23__4_1[6]),
        .O(ram_reg_i_43__4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_47__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[5]),
        .I1(DOADO[5]),
        .I2(ram_reg_i_33__4_0),
        .I3(ram_reg_i_23__4_0[5]),
        .I4(ram_reg_i_37__4_0),
        .I5(ram_reg_i_23__4_1[5]),
        .O(ram_reg_i_47__4_n_0));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B8B8B8)) 
    ram_reg_i_4__2
       (.I0(Q[5]),
        .I1(ram_reg_i_10__12_n_0),
        .I2(ram_reg_2[4]),
        .I3(ram_reg_11),
        .I4(ram_reg_2[2]),
        .I5(ram_reg_2[3]),
        .O(ram_reg_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_51__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[4]),
        .I1(DOADO[4]),
        .I2(ram_reg_i_33__4_0),
        .I3(ram_reg_i_23__4_0[4]),
        .I4(ram_reg_i_37__4_0),
        .I5(ram_reg_i_23__4_1[4]),
        .O(ram_reg_i_51__4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_55__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[3]),
        .I1(DOADO[3]),
        .I2(ram_reg_i_33__4_0),
        .I3(ram_reg_i_23__4_0[3]),
        .I4(ram_reg_i_37__4_0),
        .I5(ram_reg_i_23__4_1[3]),
        .O(ram_reg_i_55__4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_59__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[2]),
        .I1(DOADO[2]),
        .I2(ram_reg_i_33__4_0),
        .I3(ram_reg_i_23__4_0[2]),
        .I4(ram_reg_i_37__4_0),
        .I5(ram_reg_i_23__4_1[2]),
        .O(ram_reg_i_59__1_n_0));
  LUT6 #(
    .INIT(64'hBA8ABA8A8ABABA8A)) 
    ram_reg_i_5__1
       (.I0(Q[4]),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I2(ram_reg_12),
        .I3(ram_reg_2[3]),
        .I4(ram_reg_2[2]),
        .I5(ram_reg_11),
        .O(ram_reg_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_63__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[1]),
        .I1(DOADO[1]),
        .I2(ram_reg_i_37__4_1),
        .I3(ram_reg_i_23__4_0[1]),
        .I4(ram_reg_i_37__4_0),
        .I5(ram_reg_i_23__4_1[1]),
        .O(ram_reg_i_63__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_67
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0[0]),
        .I1(DOADO[0]),
        .I2(ram_reg_i_37__4_1),
        .I3(ram_reg_i_23__4_0[0]),
        .I4(ram_reg_i_37__4_0),
        .I5(ram_reg_i_23__4_1[0]),
        .O(ram_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_6__1
       (.I0(Q[3]),
        .I1(ram_reg_8),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_7),
        .I5(ram_reg_i_14__6_n_0),
        .O(ram_reg_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_7__1
       (.I0(Q[2]),
        .I1(ram_reg_8),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_7),
        .I5(ram_reg_i_15__7_n_0),
        .O(ram_reg_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    ram_reg_i_8__3
       (.I0(Q[1]),
        .I1(ram_reg_i_10__12_n_0),
        .I2(ram_reg_6),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(ram_reg_2[0]),
        .O(ram_reg_i_8__3_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    ram_reg_i_9__15
       (.I0(Q[0]),
        .I1(ram_reg_8),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_7),
        .I5(ram_reg_2[0]),
        .O(ram_reg_i_9__15_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_78
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local,
    DIADI,
    ap_clk,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ram_reg_3,
    ADDRBWRADDR,
    ram_reg_4,
    WEA,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    DOBDO,
    ram_reg_i_24__3_0,
    ram_reg_i_10__9_0,
    ram_reg_i_24__3_1,
    ram_reg_i_10__9_1,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26);
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local;
  output [7:0]DIADI;
  input ap_clk;
  input ram_reg_1;
  input [4:0]ADDRARDADDR;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_4;
  input [0:0]WEA;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [7:0]DOBDO;
  input ram_reg_i_24__3_0;
  input [7:0]ram_reg_i_10__9_0;
  input ram_reg_i_24__3_1;
  input [7:0]ram_reg_i_10__9_1;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;

  wire [4:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire [0:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_10__9_0;
  wire [7:0]ram_reg_i_10__9_1;
  wire ram_reg_i_10__9_n_0;
  wire ram_reg_i_12__5_n_0;
  wire ram_reg_i_14__4_n_0;
  wire ram_reg_i_16__4_n_0;
  wire ram_reg_i_18__3_n_0;
  wire ram_reg_i_20__4_n_0;
  wire ram_reg_i_22__4_n_0;
  wire ram_reg_i_24__3_0;
  wire ram_reg_i_24__3_1;
  wire ram_reg_i_24__3_n_0;
  wire ram_reg_i_26__3_n_0;
  wire ram_reg_i_30__3_n_0;
  wire ram_reg_i_34__3_n_0;
  wire ram_reg_i_38__3_n_0;
  wire ram_reg_i_42__3_n_0;
  wire ram_reg_i_46__3_n_0;
  wire ram_reg_i_50__3_n_0;
  wire ram_reg_i_54__3_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,ram_reg_2,ram_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_4}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 ram_reg_i_10__9
       (.I0(ram_reg_i_26__3_n_0),
        .I1(ram_reg_12),
        .O(ram_reg_i_10__9_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_12__5
       (.I0(ram_reg_i_30__3_n_0),
        .I1(ram_reg_14),
        .O(ram_reg_i_12__5_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_14__4
       (.I0(ram_reg_i_34__3_n_0),
        .I1(ram_reg_16),
        .O(ram_reg_i_14__4_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_16__4
       (.I0(ram_reg_i_38__3_n_0),
        .I1(ram_reg_18),
        .O(ram_reg_i_16__4_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_18__3
       (.I0(ram_reg_i_42__3_n_0),
        .I1(ram_reg_20),
        .O(ram_reg_i_18__3_n_0),
        .S(ram_reg_11));
  LUT6 #(
    .INIT(64'h0008080000000008)) 
    ram_reg_i_1__49
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local));
  MUXF7 ram_reg_i_20__4
       (.I0(ram_reg_i_46__3_n_0),
        .I1(ram_reg_22),
        .O(ram_reg_i_20__4_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_22__4
       (.I0(ram_reg_i_50__3_n_0),
        .I1(ram_reg_24),
        .O(ram_reg_i_22__4_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_24__3
       (.I0(ram_reg_i_54__3_n_0),
        .I1(ram_reg_26),
        .O(ram_reg_i_24__3_n_0),
        .S(ram_reg_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_26__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_24__3_0),
        .I3(ram_reg_i_10__9_0[7]),
        .I4(ram_reg_i_24__3_1),
        .I5(ram_reg_i_10__9_1[7]),
        .O(ram_reg_i_26__3_n_0));
  MUXF8 ram_reg_i_2__37
       (.I0(ram_reg_i_10__9_n_0),
        .I1(ram_reg_10),
        .O(DIADI[7]),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_30__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_24__3_0),
        .I3(ram_reg_i_10__9_0[6]),
        .I4(ram_reg_i_24__3_1),
        .I5(ram_reg_i_10__9_1[6]),
        .O(ram_reg_i_30__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_34__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_24__3_0),
        .I3(ram_reg_i_10__9_0[5]),
        .I4(ram_reg_i_24__3_1),
        .I5(ram_reg_i_10__9_1[5]),
        .O(ram_reg_i_34__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_38__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_24__3_0),
        .I3(ram_reg_i_10__9_0[4]),
        .I4(ram_reg_i_24__3_1),
        .I5(ram_reg_i_10__9_1[4]),
        .O(ram_reg_i_38__3_n_0));
  MUXF8 ram_reg_i_3__39
       (.I0(ram_reg_i_12__5_n_0),
        .I1(ram_reg_13),
        .O(DIADI[6]),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_42__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_24__3_0),
        .I3(ram_reg_i_10__9_0[3]),
        .I4(ram_reg_i_24__3_1),
        .I5(ram_reg_i_10__9_1[3]),
        .O(ram_reg_i_42__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_46__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_24__3_0),
        .I3(ram_reg_i_10__9_0[2]),
        .I4(ram_reg_i_24__3_1),
        .I5(ram_reg_i_10__9_1[2]),
        .O(ram_reg_i_46__3_n_0));
  MUXF8 ram_reg_i_4__39
       (.I0(ram_reg_i_14__4_n_0),
        .I1(ram_reg_15),
        .O(DIADI[5]),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_50__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_24__3_0),
        .I3(ram_reg_i_10__9_0[1]),
        .I4(ram_reg_i_24__3_1),
        .I5(ram_reg_i_10__9_1[1]),
        .O(ram_reg_i_50__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_54__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_24__3_0),
        .I3(ram_reg_i_10__9_0[0]),
        .I4(ram_reg_i_24__3_1),
        .I5(ram_reg_i_10__9_1[0]),
        .O(ram_reg_i_54__3_n_0));
  MUXF8 ram_reg_i_5__39
       (.I0(ram_reg_i_16__4_n_0),
        .I1(ram_reg_17),
        .O(DIADI[4]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_6__39
       (.I0(ram_reg_i_18__3_n_0),
        .I1(ram_reg_19),
        .O(DIADI[3]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_7__39
       (.I0(ram_reg_i_20__4_n_0),
        .I1(ram_reg_21),
        .O(DIADI[2]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_8__37
       (.I0(ram_reg_i_22__4_n_0),
        .I1(ram_reg_23),
        .O(DIADI[1]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_9__26
       (.I0(ram_reg_i_24__3_n_0),
        .I1(ram_reg_25),
        .O(DIADI[0]),
        .S(ram_reg_9));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_79
   (ram_reg_0,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ram_reg_9,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_10,
    WEA,
    ram_reg_11,
    ap_enable_reg_pp0_iter2,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    \bright_cont_10_reg_9750_reg[0]_i_21 ,
    \bright_cont_10_reg_9750_reg[0]_i_31 ,
    DOADO,
    \bright_cont_10_reg_9750_reg[0]_i_31_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_21_0 );
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input ram_reg_9;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_10;
  input [0:0]WEA;
  input ram_reg_11;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_21 ;
  input \bright_cont_10_reg_9750_reg[0]_i_31 ;
  input [7:0]DOADO;
  input \bright_cont_10_reg_9750_reg[0]_i_31_0 ;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_21_0 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_21 ;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_21_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_31 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_31_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_37 
       (.I0(ram_reg_0[6]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21 [6]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31 ),
        .I3(DOADO[6]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_41 
       (.I0(ram_reg_0[7]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21 [7]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31 ),
        .I3(DOADO[7]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_45 
       (.I0(ram_reg_0[4]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21 [4]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31 ),
        .I3(DOADO[4]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_49 
       (.I0(ram_reg_0[5]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21 [5]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31 ),
        .I3(DOADO[5]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_53 
       (.I0(ram_reg_0[2]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21 [2]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31 ),
        .I3(DOADO[2]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_57 
       (.I0(ram_reg_0[3]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21 [3]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31 ),
        .I3(DOADO[3]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_61 
       (.I0(ram_reg_0[0]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21 [0]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31 ),
        .I3(DOADO[0]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_65 
       (.I0(ram_reg_0[1]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21 [1]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31 ),
        .I3(DOADO[1]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_0 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_10}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8000000000800800)) 
    ram_reg_i_1__52
       (.I0(ram_reg_11),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_12),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_80
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local,
    ap_enable_reg_pp0_iter1_reg,
    ADDRARDADDR,
    ack_in_t_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ADDRBWRADDR,
    ram_reg_9,
    WEA,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ap_enable_reg_pp0_iter2,
    dst_axi_TREADY_int_regslice,
    Q,
    \dark_cont_16_reg_9827_reg[0] ,
    \dark_cont_16_reg_9827_reg[0]_0 ,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    DOBDO,
    ram_reg_i_25__3,
    ram_reg_i_11__5,
    ram_reg_i_11__5_0);
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local;
  output ap_enable_reg_pp0_iter1_reg;
  output [6:0]ADDRARDADDR;
  output ack_in_t_reg;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_9;
  input [0:0]WEA;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ap_enable_reg_pp0_iter2;
  input dst_axi_TREADY_int_regslice;
  input [0:0]Q;
  input \dark_cont_16_reg_9827_reg[0] ;
  input [0:0]\dark_cont_16_reg_9827_reg[0]_0 ;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [5:0]ram_reg_17;
  input [0:0]ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input [7:0]DOBDO;
  input ram_reg_i_25__3;
  input [7:0]ram_reg_i_11__5;
  input [7:0]ram_reg_i_11__5_0;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ack_in_t_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire \dark_cont_16_reg_9827_reg[0] ;
  wire [0:0]\dark_cont_16_reg_9827_reg[0]_0 ;
  wire dst_axi_TREADY_int_regslice;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire [5:0]ram_reg_17;
  wire [0:0]ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire ram_reg_i_10__0_n_0;
  wire [7:0]ram_reg_i_11__5;
  wire [7:0]ram_reg_i_11__5_0;
  wire ram_reg_i_25__3;
  wire ram_reg_i_9__11_n_0;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h8F008F8F)) 
    \center_reg_8514[7]_i_1 
       (.I0(dst_axi_TREADY_int_regslice),
        .I1(Q),
        .I2(\dark_cont_16_reg_9827_reg[0] ),
        .I3(\dark_cont_16_reg_9827_reg[0]_0 ),
        .I4(ram_reg_13),
        .O(ack_in_t_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local),
        .ENBWREN(ap_enable_reg_pp0_iter1_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    ram_reg_i_10__0
       (.I0(ram_reg_18),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I2(ram_reg_20),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I4(ram_reg_10),
        .I5(ram_reg_17[0]),
        .O(ram_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h8108000000000000)) 
    ram_reg_i_1__37
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I1(ram_reg_10),
        .I2(ram_reg_11),
        .I3(ram_reg_12),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ack_in_t_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__64
       (.I0(ram_reg_13),
        .I1(ack_in_t_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_29__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_25__3),
        .I3(ram_reg_i_11__5[7]),
        .I4(ram_reg_11),
        .I5(ram_reg_i_11__5_0[7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    ram_reg_i_2__24
       (.I0(ram_reg_17[4]),
        .I1(ram_reg_17[3]),
        .I2(ram_reg_i_9__11_n_0),
        .I3(ram_reg_17[2]),
        .I4(ram_reg_20),
        .I5(ram_reg_17[5]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_33__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_25__3),
        .I3(ram_reg_i_11__5[6]),
        .I4(ram_reg_11),
        .I5(ram_reg_i_11__5_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_37__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_25__3),
        .I3(ram_reg_i_11__5[5]),
        .I4(ram_reg_11),
        .I5(ram_reg_i_11__5_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    ram_reg_i_3__18
       (.I0(ram_reg_17[2]),
        .I1(ram_reg_i_10__0_n_0),
        .I2(ram_reg_17[1]),
        .I3(ram_reg_17[3]),
        .I4(ram_reg_20),
        .I5(ram_reg_17[4]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_41__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_25__3),
        .I3(ram_reg_i_11__5[4]),
        .I4(ram_reg_11),
        .I5(ram_reg_i_11__5_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_45__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_25__3),
        .I3(ram_reg_i_11__5[3]),
        .I4(ram_reg_11),
        .I5(ram_reg_i_11__5_0[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_49__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_25__3),
        .I3(ram_reg_i_11__5[2]),
        .I4(ram_reg_11),
        .I5(ram_reg_i_11__5_0[2]),
        .O(ram_reg_6));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    ram_reg_i_4__18
       (.I0(ram_reg_17[1]),
        .I1(ram_reg_i_10__0_n_0),
        .I2(ram_reg_17[2]),
        .I3(ram_reg_20),
        .I4(ram_reg_17[3]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_53__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_25__3),
        .I3(ram_reg_i_11__5[1]),
        .I4(ram_reg_11),
        .I5(ram_reg_i_11__5_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_57__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_25__3),
        .I3(ram_reg_i_11__5[0]),
        .I4(ram_reg_11),
        .I5(ram_reg_i_11__5_0[0]),
        .O(ram_reg_8));
  LUT4 #(
    .INIT(16'hEF10)) 
    ram_reg_i_5__18
       (.I0(ram_reg_i_10__0_n_0),
        .I1(ram_reg_17[1]),
        .I2(ram_reg_20),
        .I3(ram_reg_17[2]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    ram_reg_i_6__18
       (.I0(ram_reg_17[0]),
        .I1(ram_reg_19),
        .I2(ram_reg_16),
        .I3(ram_reg_18),
        .I4(ram_reg_12),
        .I5(ram_reg_17[1]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    ram_reg_i_7__18
       (.I0(ram_reg_16),
        .I1(ram_reg_15),
        .I2(ram_reg_14),
        .I3(ram_reg_17[0]),
        .I4(ram_reg_12),
        .I5(ram_reg_18),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    ram_reg_i_8__17
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(ram_reg_16),
        .I3(ram_reg_12),
        .I4(ram_reg_17[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    ram_reg_i_9__11
       (.I0(ram_reg_17[1]),
        .I1(ram_reg_17[0]),
        .I2(ram_reg_19),
        .I3(ram_reg_20),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_18),
        .O(ram_reg_i_9__11_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_81
   (DOADO,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ,
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ,
    ap_clk,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    WEA,
    ram_reg_2,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \bright_cont_10_reg_9750_reg[0]_i_16 ,
    \bright_cont_10_reg_9750_reg[0]_i_11 ,
    \bright_cont_10_reg_9750_reg[0]_i_21_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_31_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_21_1 ,
    \bright_cont_10_reg_9750_reg[0]_i_31_1 ,
    \bright_cont_10_reg_9750_reg[0]_i_21_2 ,
    \bright_cont_10_reg_9750_reg[0]_i_10 ,
    \bright_cont_10_reg_9750_reg[0]_i_13 ,
    \bright_cont_10_reg_9750_reg[0]_i_12 ,
    \bright_cont_10_reg_9750_reg[0]_i_15 ,
    \bright_cont_10_reg_9750_reg[0]_i_14 ,
    \bright_cont_10_reg_9750_reg[0]_i_17 ,
    \bright_cont_10_reg_9750_reg[0]_i_16_0 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ;
  output \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ;
  input ap_clk;
  input ram_reg_0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input \bright_cont_10_reg_9750_reg[0]_i_16 ;
  input \bright_cont_10_reg_9750_reg[0]_i_11 ;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_21_0 ;
  input \bright_cont_10_reg_9750_reg[0]_i_31_0 ;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_21_1 ;
  input \bright_cont_10_reg_9750_reg[0]_i_31_1 ;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_21_2 ;
  input \bright_cont_10_reg_9750_reg[0]_i_10 ;
  input \bright_cont_10_reg_9750_reg[0]_i_13 ;
  input \bright_cont_10_reg_9750_reg[0]_i_12 ;
  input \bright_cont_10_reg_9750_reg[0]_i_15 ;
  input \bright_cont_10_reg_9750_reg[0]_i_14 ;
  input \bright_cont_10_reg_9750_reg[0]_i_17 ;
  input \bright_cont_10_reg_9750_reg[0]_i_16_0 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_10_reg_9750[0]_i_36_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_40_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_44_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_48_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_52_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_56_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_60_n_0 ;
  wire \bright_cont_10_reg_9750[0]_i_64_n_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_10 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_11 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_12 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_13 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_14 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_15 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_16 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_16_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_17 ;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_21_0 ;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_21_1 ;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_21_2 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_31_0 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_31_1 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_36 
       (.I0(DOADO[6]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21_0 [6]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_21_1 [6]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_2 [6]),
        .O(\bright_cont_10_reg_9750[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_40 
       (.I0(DOADO[7]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21_0 [7]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_21_1 [7]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_2 [7]),
        .O(\bright_cont_10_reg_9750[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_44 
       (.I0(DOADO[4]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21_0 [4]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_21_1 [4]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_2 [4]),
        .O(\bright_cont_10_reg_9750[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_48 
       (.I0(DOADO[5]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21_0 [5]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_21_1 [5]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_2 [5]),
        .O(\bright_cont_10_reg_9750[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_52 
       (.I0(DOADO[2]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21_0 [2]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_21_1 [2]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_2 [2]),
        .O(\bright_cont_10_reg_9750[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_56 
       (.I0(DOADO[3]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21_0 [3]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_21_1 [3]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_2 [3]),
        .O(\bright_cont_10_reg_9750[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_60 
       (.I0(DOADO[0]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21_0 [0]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_21_1 [0]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_2 [0]),
        .O(\bright_cont_10_reg_9750[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_64 
       (.I0(DOADO[1]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_21_0 [1]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_31_0 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_21_1 [1]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_31_1 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_21_2 [1]),
        .O(\bright_cont_10_reg_9750[0]_i_64_n_0 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_19 
       (.I0(\bright_cont_10_reg_9750[0]_i_36_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_10 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_21 
       (.I0(\bright_cont_10_reg_9750[0]_i_40_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_11 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_23 
       (.I0(\bright_cont_10_reg_9750[0]_i_44_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_12 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_25 
       (.I0(\bright_cont_10_reg_9750[0]_i_48_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_13 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_27 
       (.I0(\bright_cont_10_reg_9750[0]_i_52_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_14 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_29 
       (.I0(\bright_cont_10_reg_9750[0]_i_56_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_15 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_31 
       (.I0(\bright_cont_10_reg_9750[0]_i_60_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_16_0 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16 ));
  MUXF7 \bright_cont_10_reg_9750_reg[0]_i_33 
       (.I0(\bright_cont_10_reg_9750[0]_i_64_n_0 ),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_17 ),
        .O(\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5 ),
        .S(\bright_cont_10_reg_9750_reg[0]_i_16 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0080000080000800)) 
    ram_reg_i_1__38
       (.I0(ram_reg_2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_3),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_82
   (ram_reg_0,
    ram_reg_1,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local,
    ap_clk,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_9,
    WEA,
    ram_reg_10,
    ram_reg_11,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_12,
    ap_enable_reg_pp0_iter2,
    ram_reg_13);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local;
  input ap_clk;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_9;
  input [0:0]WEA;
  input ram_reg_10;
  input ram_reg_11;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_12;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_13;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_3,ram_reg_4,ram_reg_5,ram_reg_6,ram_reg_7,ram_reg_8,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local),
        .ENBWREN(ram_reg_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4021000000000000)) 
    ram_reg_i_1__31
       (.I0(ram_reg_10),
        .I1(ram_reg_11),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_12),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_13),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_83
   (ram_reg_0,
    ram_reg_1,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ap_clk,
    ram_reg_10,
    ram_reg_11,
    ADDRARDADDR,
    ram_reg_12,
    ram_reg_13,
    ADDRBWRADDR,
    ram_reg_14,
    WEA,
    ram_reg_15,
    ap_enable_reg_pp0_iter2,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    \dark_cont_22_reg_9893_reg[0]_i_21 ,
    \dark_cont_22_reg_9893_reg[0]_i_31 ,
    DOADO,
    \dark_cont_22_reg_9893_reg[0]_i_31_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_21_0 );
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  input ap_clk;
  input ram_reg_10;
  input [1:0]ram_reg_11;
  input [2:0]ADDRARDADDR;
  input ram_reg_12;
  input [0:0]ram_reg_13;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_14;
  input [0:0]WEA;
  input ram_reg_15;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_21 ;
  input \dark_cont_22_reg_9893_reg[0]_i_31 ;
  input [7:0]DOADO;
  input \dark_cont_22_reg_9893_reg[0]_i_31_0 ;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_21_0 ;

  wire [2:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_21 ;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_21_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_31 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_31_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire [1:0]ram_reg_11;
  wire ram_reg_12;
  wire [0:0]ram_reg_13;
  wire [7:0]ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_37 
       (.I0(ram_reg_0[6]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21 [6]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31 ),
        .I3(DOADO[6]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_0 [6]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_41 
       (.I0(ram_reg_0[7]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21 [7]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31 ),
        .I3(DOADO[7]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_0 [7]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_45 
       (.I0(ram_reg_0[4]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21 [4]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31 ),
        .I3(DOADO[4]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_0 [4]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_49 
       (.I0(ram_reg_0[5]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21 [5]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31 ),
        .I3(DOADO[5]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_0 [5]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_53 
       (.I0(ram_reg_0[2]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21 [2]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31 ),
        .I3(DOADO[2]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_0 [2]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_57 
       (.I0(ram_reg_0[3]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21 [3]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31 ),
        .I3(DOADO[3]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_0 [3]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_61 
       (.I0(ram_reg_0[0]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21 [0]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31 ),
        .I3(DOADO[0]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_0 [0]),
        .O(ram_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_65 
       (.I0(ram_reg_0[1]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_21 [1]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_31 ),
        .I3(DOADO[1]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_31_0 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_21_0 [1]),
        .O(ram_reg_8));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_11,ADDRARDADDR,ram_reg_12,ram_reg_13,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_14}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local),
        .ENBWREN(ram_reg_10),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8008080000000000)) 
    ram_reg_i_1__23
       (.I0(ram_reg_15),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_16),
        .I3(ram_reg_17),
        .I4(ram_reg_18),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_84
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ,
    ap_clk,
    ram_reg_1,
    ADDRARDADDR,
    ram_reg_2,
    ram_reg_3,
    ADDRBWRADDR,
    ram_reg_4,
    WEA,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    DOBDO,
    ram_reg_i_25__3_0,
    ram_reg_i_11__5_0,
    ram_reg_i_25__3_1,
    ram_reg_i_11__5_1,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17);
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  input ap_clk;
  input ram_reg_1;
  input [4:0]ADDRARDADDR;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_4;
  input [0:0]WEA;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input [7:0]DOBDO;
  input ram_reg_i_25__3_0;
  input [7:0]ram_reg_i_11__5_0;
  input ram_reg_i_25__3_1;
  input [7:0]ram_reg_i_11__5_1;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;

  wire [4:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_11__5_0;
  wire [7:0]ram_reg_i_11__5_1;
  wire ram_reg_i_25__3_0;
  wire ram_reg_i_25__3_1;
  wire ram_reg_i_28__3_n_0;
  wire ram_reg_i_32__3_n_0;
  wire ram_reg_i_36__3_n_0;
  wire ram_reg_i_40__3_n_0;
  wire ram_reg_i_44__3_n_0;
  wire ram_reg_i_48__3_n_0;
  wire ram_reg_i_52__3_n_0;
  wire ram_reg_i_56__3_n_0;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,ram_reg_2,ram_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_4}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 ram_reg_i_11__5
       (.I0(ram_reg_i_28__3_n_0),
        .I1(ram_reg_10),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_13__5
       (.I0(ram_reg_i_32__3_n_0),
        .I1(ram_reg_11),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_15__5
       (.I0(ram_reg_i_36__3_n_0),
        .I1(ram_reg_12),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_17__3
       (.I0(ram_reg_i_40__3_n_0),
        .I1(ram_reg_13),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_19__4
       (.I0(ram_reg_i_44__3_n_0),
        .I1(ram_reg_14),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3 ),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'h0080000080000080)) 
    ram_reg_i_1__39
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local));
  MUXF7 ram_reg_i_21__4
       (.I0(ram_reg_i_48__3_n_0),
        .I1(ram_reg_15),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_23__3
       (.I0(ram_reg_i_52__3_n_0),
        .I1(ram_reg_16),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5 ),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_25__3
       (.I0(ram_reg_i_56__3_n_0),
        .I1(ram_reg_17),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6 ),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_28__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_25__3_0),
        .I3(ram_reg_i_11__5_0[7]),
        .I4(ram_reg_i_25__3_1),
        .I5(ram_reg_i_11__5_1[7]),
        .O(ram_reg_i_28__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_32__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_25__3_0),
        .I3(ram_reg_i_11__5_0[6]),
        .I4(ram_reg_i_25__3_1),
        .I5(ram_reg_i_11__5_1[6]),
        .O(ram_reg_i_32__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_36__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_25__3_0),
        .I3(ram_reg_i_11__5_0[5]),
        .I4(ram_reg_i_25__3_1),
        .I5(ram_reg_i_11__5_1[5]),
        .O(ram_reg_i_36__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_40__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_25__3_0),
        .I3(ram_reg_i_11__5_0[4]),
        .I4(ram_reg_i_25__3_1),
        .I5(ram_reg_i_11__5_1[4]),
        .O(ram_reg_i_40__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_44__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_25__3_0),
        .I3(ram_reg_i_11__5_0[3]),
        .I4(ram_reg_i_25__3_1),
        .I5(ram_reg_i_11__5_1[3]),
        .O(ram_reg_i_44__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_48__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_25__3_0),
        .I3(ram_reg_i_11__5_0[2]),
        .I4(ram_reg_i_25__3_1),
        .I5(ram_reg_i_11__5_1[2]),
        .O(ram_reg_i_48__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_52__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_25__3_0),
        .I3(ram_reg_i_11__5_0[1]),
        .I4(ram_reg_i_25__3_1),
        .I5(ram_reg_i_11__5_1[1]),
        .O(ram_reg_i_52__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_56__3
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_25__3_0),
        .I3(ram_reg_i_11__5_0[0]),
        .I4(ram_reg_i_25__3_1),
        .I5(ram_reg_i_11__5_1[0]),
        .O(ram_reg_i_56__3_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_85
   (DOADO,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    ram_reg_8,
    ram_reg_9,
    ADDRARDADDR,
    ram_reg_10,
    ram_reg_11,
    ADDRBWRADDR,
    ram_reg_12,
    WEA,
    ram_reg_13,
    ap_enable_reg_pp0_iter2,
    ram_reg_14,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_15,
    ram_reg_16,
    \bright_cont_10_reg_9750_reg[0]_i_20 ,
    \bright_cont_10_reg_9750_reg[0]_i_30 ,
    \bright_cont_10_reg_9750_reg[0]_i_20_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_30_0 ,
    \bright_cont_10_reg_9750_reg[0]_i_20_1 );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input ram_reg_8;
  input [0:0]ram_reg_9;
  input [3:0]ADDRARDADDR;
  input ram_reg_10;
  input [0:0]ram_reg_11;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_12;
  input [0:0]WEA;
  input ram_reg_13;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_14;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_15;
  input ram_reg_16;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_20 ;
  input \bright_cont_10_reg_9750_reg[0]_i_30 ;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_20_0 ;
  input \bright_cont_10_reg_9750_reg[0]_i_30_0 ;
  input [7:0]\bright_cont_10_reg_9750_reg[0]_i_20_1 ;

  wire [3:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_20 ;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_10_reg_9750_reg[0]_i_20_1 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_30 ;
  wire \bright_cont_10_reg_9750_reg[0]_i_30_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [7:0]ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_35 
       (.I0(DOADO[6]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20 [6]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_20_0 [6]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_39 
       (.I0(DOADO[7]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20 [7]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_20_0 [7]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_43 
       (.I0(DOADO[4]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20 [4]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_20_0 [4]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_47 
       (.I0(DOADO[5]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20 [5]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_20_0 [5]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_51 
       (.I0(DOADO[2]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20 [2]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_20_0 [2]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_55 
       (.I0(DOADO[3]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20 [3]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_20_0 [3]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_59 
       (.I0(DOADO[0]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20 [0]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_20_0 [0]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_10_reg_9750[0]_i_63 
       (.I0(DOADO[1]),
        .I1(\bright_cont_10_reg_9750_reg[0]_i_20 [1]),
        .I2(\bright_cont_10_reg_9750_reg[0]_i_30 ),
        .I3(\bright_cont_10_reg_9750_reg[0]_i_20_0 [1]),
        .I4(\bright_cont_10_reg_9750_reg[0]_i_30_0 ),
        .I5(\bright_cont_10_reg_9750_reg[0]_i_20_1 [1]),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_9,ADDRARDADDR,ram_reg_10,ram_reg_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_12}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local),
        .ENBWREN(ram_reg_8),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0080080080000000)) 
    ram_reg_i_1__30
       (.I0(ram_reg_13),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_14),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I4(ram_reg_15),
        .I5(ram_reg_16),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_86
   (ram_reg_0,
    ram_reg_1,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local,
    ap_clk,
    ram_reg_2,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_3,
    WEA,
    ram_reg_4,
    ap_enable_reg_pp0_iter2,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    trunc_ln29_reg_7864_pp0_iter1_reg);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local;
  input ap_clk;
  input ram_reg_2;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_3;
  input [0:0]WEA;
  input ram_reg_4;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local),
        .ENBWREN(ram_reg_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0800000000080080)) 
    ram_reg_i_1__63
       (.I0(ram_reg_4),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_87
   (DOADO,
    ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local,
    ADDRARDADDR,
    CO,
    \bright_cont_22_reg_9882[0]_i_9_0 ,
    ap_clk,
    ram_reg_1,
    ADDRBWRADDR,
    ram_reg_2,
    WEA,
    ram_reg_3,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_enable_reg_pp0_iter2,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    th_low_fu_6110_p20_out,
    th_high_fu_6106_p2,
    Q,
    \dark_cont_22_reg_9893[0]_i_6_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_11_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_20_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_30_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_20_1 ,
    \dark_cont_22_reg_9893_reg[0]_i_30_1 ,
    \dark_cont_22_reg_9893_reg[0]_i_20_2 ,
    \dark_cont_22_reg_9893[0]_i_6_1 ,
    \dark_cont_22_reg_9893_reg[0]_i_10_0 ,
    \dark_cont_22_reg_9893[0]_i_7_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_13_0 ,
    \dark_cont_22_reg_9893[0]_i_7_1 ,
    \dark_cont_22_reg_9893_reg[0]_i_12_0 ,
    \dark_cont_22_reg_9893[0]_i_8_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_15_0 ,
    \dark_cont_22_reg_9893[0]_i_8_1 ,
    \dark_cont_22_reg_9893_reg[0]_i_14_0 ,
    \dark_cont_22_reg_9893[0]_i_9_0 ,
    \dark_cont_22_reg_9893_reg[0]_i_17_0 ,
    \dark_cont_22_reg_9893[0]_i_9_1 ,
    \dark_cont_22_reg_9893_reg[0]_i_16_0 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local;
  output [6:0]ADDRARDADDR;
  output [0:0]CO;
  output [0:0]\bright_cont_22_reg_9882[0]_i_9_0 ;
  input ap_clk;
  input ram_reg_1;
  input [6:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input [0:0]WEA;
  input [5:0]ram_reg_3;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input [7:0]th_low_fu_6110_p20_out;
  input [7:0]th_high_fu_6106_p2;
  input [1:0]Q;
  input \dark_cont_22_reg_9893[0]_i_6_0 ;
  input \dark_cont_22_reg_9893_reg[0]_i_11_0 ;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_0 ;
  input \dark_cont_22_reg_9893_reg[0]_i_30_0 ;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_1 ;
  input \dark_cont_22_reg_9893_reg[0]_i_30_1 ;
  input [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_2 ;
  input \dark_cont_22_reg_9893[0]_i_6_1 ;
  input \dark_cont_22_reg_9893_reg[0]_i_10_0 ;
  input \dark_cont_22_reg_9893[0]_i_7_0 ;
  input \dark_cont_22_reg_9893_reg[0]_i_13_0 ;
  input \dark_cont_22_reg_9893[0]_i_7_1 ;
  input \dark_cont_22_reg_9893_reg[0]_i_12_0 ;
  input \dark_cont_22_reg_9893[0]_i_8_0 ;
  input \dark_cont_22_reg_9893_reg[0]_i_15_0 ;
  input \dark_cont_22_reg_9893[0]_i_8_1 ;
  input \dark_cont_22_reg_9893_reg[0]_i_14_0 ;
  input \dark_cont_22_reg_9893[0]_i_9_0 ;
  input \dark_cont_22_reg_9893_reg[0]_i_17_0 ;
  input \dark_cont_22_reg_9893[0]_i_9_1 ;
  input \dark_cont_22_reg_9893_reg[0]_i_16_0 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DOADO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_22_reg_9882[0]_i_2_n_0 ;
  wire \bright_cont_22_reg_9882[0]_i_3_n_0 ;
  wire \bright_cont_22_reg_9882[0]_i_4_n_0 ;
  wire \bright_cont_22_reg_9882[0]_i_5_n_0 ;
  wire \bright_cont_22_reg_9882[0]_i_6_n_0 ;
  wire \bright_cont_22_reg_9882[0]_i_7_n_0 ;
  wire \bright_cont_22_reg_9882[0]_i_8_n_0 ;
  wire [0:0]\bright_cont_22_reg_9882[0]_i_9_0 ;
  wire \bright_cont_22_reg_9882[0]_i_9_n_0 ;
  wire \bright_cont_22_reg_9882_reg[0]_i_1_n_1 ;
  wire \bright_cont_22_reg_9882_reg[0]_i_1_n_2 ;
  wire \bright_cont_22_reg_9882_reg[0]_i_1_n_3 ;
  wire \dark_cont_22_reg_9893[0]_i_2_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_34_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_38_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_3_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_42_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_46_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_4_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_50_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_54_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_58_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_5_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_62_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_6_0 ;
  wire \dark_cont_22_reg_9893[0]_i_6_1 ;
  wire \dark_cont_22_reg_9893[0]_i_6_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_7_0 ;
  wire \dark_cont_22_reg_9893[0]_i_7_1 ;
  wire \dark_cont_22_reg_9893[0]_i_7_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_8_0 ;
  wire \dark_cont_22_reg_9893[0]_i_8_1 ;
  wire \dark_cont_22_reg_9893[0]_i_8_n_0 ;
  wire \dark_cont_22_reg_9893[0]_i_9_0 ;
  wire \dark_cont_22_reg_9893[0]_i_9_1 ;
  wire \dark_cont_22_reg_9893[0]_i_9_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_10_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_10_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_11_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_11_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_12_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_12_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_13_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_13_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_14_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_14_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_15_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_15_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_16_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_16_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_17_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_17_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_18_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_1_n_1 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_1_n_2 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_1_n_3 ;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_0 ;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_1 ;
  wire [7:0]\dark_cont_22_reg_9893_reg[0]_i_20_2 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_20_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_22_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_24_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_26_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_28_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_30_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_30_1 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_30_n_0 ;
  wire \dark_cont_22_reg_9893_reg[0]_i_32_n_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire [7:0]ram_reg_2;
  wire [5:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_18__4_n_0;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [3:0]\NLW_bright_cont_22_reg_9882_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_22_reg_9893_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_22_reg_9882[0]_i_2 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_11_n_0 ),
        .O(\bright_cont_22_reg_9882[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_22_reg_9882[0]_i_3 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_13_n_0 ),
        .O(\bright_cont_22_reg_9882[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_22_reg_9882[0]_i_4 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_15_n_0 ),
        .O(\bright_cont_22_reg_9882[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_22_reg_9882[0]_i_5 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_17_n_0 ),
        .O(\bright_cont_22_reg_9882[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_22_reg_9882[0]_i_6 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_22_reg_9882[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_22_reg_9882[0]_i_7 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_22_reg_9882[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_22_reg_9882[0]_i_8 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_22_reg_9882[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_22_reg_9882[0]_i_9 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_22_reg_9882[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_22_reg_9882_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\bright_cont_22_reg_9882[0]_i_9_0 ,\bright_cont_22_reg_9882_reg[0]_i_1_n_1 ,\bright_cont_22_reg_9882_reg[0]_i_1_n_2 ,\bright_cont_22_reg_9882_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_22_reg_9882[0]_i_2_n_0 ,\bright_cont_22_reg_9882[0]_i_3_n_0 ,\bright_cont_22_reg_9882[0]_i_4_n_0 ,\bright_cont_22_reg_9882[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_22_reg_9882_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_22_reg_9882[0]_i_6_n_0 ,\bright_cont_22_reg_9882[0]_i_7_n_0 ,\bright_cont_22_reg_9882[0]_i_8_n_0 ,\bright_cont_22_reg_9882[0]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_22_reg_9893[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_10_n_0 ),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_22_reg_9893[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_22_reg_9893[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_12_n_0 ),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_22_reg_9893[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_34 
       (.I0(DOADO[6]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20_0 [6]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_1 [6]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_2 [6]),
        .O(\dark_cont_22_reg_9893[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_38 
       (.I0(DOADO[7]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20_0 [7]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_1 [7]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_2 [7]),
        .O(\dark_cont_22_reg_9893[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_22_reg_9893[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_14_n_0 ),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_22_reg_9893[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_42 
       (.I0(DOADO[4]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20_0 [4]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_1 [4]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_2 [4]),
        .O(\dark_cont_22_reg_9893[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_46 
       (.I0(DOADO[5]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20_0 [5]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_1 [5]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_2 [5]),
        .O(\dark_cont_22_reg_9893[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_22_reg_9893[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_16_n_0 ),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_22_reg_9893[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_50 
       (.I0(DOADO[2]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20_0 [2]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_1 [2]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_2 [2]),
        .O(\dark_cont_22_reg_9893[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_54 
       (.I0(DOADO[3]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20_0 [3]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_1 [3]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_2 [3]),
        .O(\dark_cont_22_reg_9893[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_58 
       (.I0(DOADO[0]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20_0 [0]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_1 [0]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_2 [0]),
        .O(\dark_cont_22_reg_9893[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_22_reg_9893[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_11_n_0 ),
        .O(\dark_cont_22_reg_9893[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dark_cont_22_reg_9893[0]_i_62 
       (.I0(DOADO[1]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_20_0 [1]),
        .I2(\dark_cont_22_reg_9893_reg[0]_i_30_0 ),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_20_1 [1]),
        .I4(\dark_cont_22_reg_9893_reg[0]_i_30_1 ),
        .I5(\dark_cont_22_reg_9893_reg[0]_i_20_2 [1]),
        .O(\dark_cont_22_reg_9893[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_22_reg_9893[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_13_n_0 ),
        .O(\dark_cont_22_reg_9893[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_22_reg_9893[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_15_n_0 ),
        .O(\dark_cont_22_reg_9893[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_22_reg_9893[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\dark_cont_22_reg_9893_reg[0]_i_17_n_0 ),
        .O(\dark_cont_22_reg_9893[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_22_reg_9893_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\dark_cont_22_reg_9893_reg[0]_i_1_n_1 ,\dark_cont_22_reg_9893_reg[0]_i_1_n_2 ,\dark_cont_22_reg_9893_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_22_reg_9893[0]_i_2_n_0 ,\dark_cont_22_reg_9893[0]_i_3_n_0 ,\dark_cont_22_reg_9893[0]_i_4_n_0 ,\dark_cont_22_reg_9893[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_22_reg_9893_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_22_reg_9893[0]_i_6_n_0 ,\dark_cont_22_reg_9893[0]_i_7_n_0 ,\dark_cont_22_reg_9893[0]_i_8_n_0 ,\dark_cont_22_reg_9893[0]_i_9_n_0 }));
  MUXF8 \dark_cont_22_reg_9893_reg[0]_i_10 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_18_n_0 ),
        .I1(\dark_cont_22_reg_9893[0]_i_6_1 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_10_n_0 ),
        .S(Q[1]));
  MUXF8 \dark_cont_22_reg_9893_reg[0]_i_11 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_20_n_0 ),
        .I1(\dark_cont_22_reg_9893[0]_i_6_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_11_n_0 ),
        .S(Q[1]));
  MUXF8 \dark_cont_22_reg_9893_reg[0]_i_12 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_22_n_0 ),
        .I1(\dark_cont_22_reg_9893[0]_i_7_1 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_12_n_0 ),
        .S(Q[1]));
  MUXF8 \dark_cont_22_reg_9893_reg[0]_i_13 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_24_n_0 ),
        .I1(\dark_cont_22_reg_9893[0]_i_7_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_13_n_0 ),
        .S(Q[1]));
  MUXF8 \dark_cont_22_reg_9893_reg[0]_i_14 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_26_n_0 ),
        .I1(\dark_cont_22_reg_9893[0]_i_8_1 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_14_n_0 ),
        .S(Q[1]));
  MUXF8 \dark_cont_22_reg_9893_reg[0]_i_15 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_28_n_0 ),
        .I1(\dark_cont_22_reg_9893[0]_i_8_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_15_n_0 ),
        .S(Q[1]));
  MUXF8 \dark_cont_22_reg_9893_reg[0]_i_16 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_30_n_0 ),
        .I1(\dark_cont_22_reg_9893[0]_i_9_1 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_16_n_0 ),
        .S(Q[1]));
  MUXF8 \dark_cont_22_reg_9893_reg[0]_i_17 
       (.I0(\dark_cont_22_reg_9893_reg[0]_i_32_n_0 ),
        .I1(\dark_cont_22_reg_9893[0]_i_9_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_17_n_0 ),
        .S(Q[1]));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_18 
       (.I0(\dark_cont_22_reg_9893[0]_i_34_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_10_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_18_n_0 ),
        .S(Q[0]));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_20 
       (.I0(\dark_cont_22_reg_9893[0]_i_38_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_11_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_20_n_0 ),
        .S(Q[0]));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_22 
       (.I0(\dark_cont_22_reg_9893[0]_i_42_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_12_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_22_n_0 ),
        .S(Q[0]));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_24 
       (.I0(\dark_cont_22_reg_9893[0]_i_46_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_13_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_24_n_0 ),
        .S(Q[0]));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_26 
       (.I0(\dark_cont_22_reg_9893[0]_i_50_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_14_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_26_n_0 ),
        .S(Q[0]));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_28 
       (.I0(\dark_cont_22_reg_9893[0]_i_54_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_15_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_28_n_0 ),
        .S(Q[0]));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_30 
       (.I0(\dark_cont_22_reg_9893[0]_i_58_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_16_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_30_n_0 ),
        .S(Q[0]));
  MUXF7 \dark_cont_22_reg_9893_reg[0]_i_32 
       (.I0(\dark_cont_22_reg_9893[0]_i_62_n_0 ),
        .I1(\dark_cont_22_reg_9893_reg[0]_i_17_0 ),
        .O(\dark_cont_22_reg_9893_reg[0]_i_32_n_0 ),
        .S(Q[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    ram_reg_i_18__4
       (.I0(ram_reg_3[0]),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I2(ram_reg_4),
        .I3(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I4(ram_reg_5),
        .I5(ram_reg_6),
        .O(ram_reg_i_18__4_n_0));
  LUT6 #(
    .INIT(64'h0800000000008008)) 
    ram_reg_i_1__32
       (.I0(ram_reg_7),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_8),
        .I3(ram_reg_9),
        .I4(ram_reg_4),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local));
  LUT6 #(
    .INIT(64'hCCCCCCCC9CCCCCCC)) 
    ram_reg_i_3__5
       (.I0(ram_reg_5),
        .I1(ram_reg_3[5]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[2]),
        .I5(ram_reg_10),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hCC9CCCCCCCCCCCCC)) 
    ram_reg_i_4__5
       (.I0(ram_reg_5),
        .I1(ram_reg_3[4]),
        .I2(ram_reg_3[1]),
        .I3(ram_reg_i_18__4_n_0),
        .I4(ram_reg_3[2]),
        .I5(ram_reg_3[3]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hCC9CCCCC)) 
    ram_reg_i_5__6
       (.I0(ram_reg_5),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3[2]),
        .I3(ram_reg_i_18__4_n_0),
        .I4(ram_reg_3[1]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hCC9C)) 
    ram_reg_i_6__6
       (.I0(ram_reg_5),
        .I1(ram_reg_3[2]),
        .I2(ram_reg_3[1]),
        .I3(ram_reg_i_18__4_n_0),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hCCCC9CCCCCCCCCCC)) 
    ram_reg_i_7__6
       (.I0(ram_reg_11),
        .I1(ram_reg_3[1]),
        .I2(ram_reg_6),
        .I3(ram_reg_12),
        .I4(ram_reg_13),
        .I5(ram_reg_3[0]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCCC)) 
    ram_reg_i_8__6
       (.I0(ram_reg_11),
        .I1(ram_reg_6),
        .I2(ram_reg_3[0]),
        .I3(ram_reg_14),
        .I4(ram_reg_15),
        .I5(ram_reg_12),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h9CCCCCCC)) 
    ram_reg_i_9__4
       (.I0(ram_reg_11),
        .I1(ram_reg_3[0]),
        .I2(ram_reg_12),
        .I3(ram_reg_15),
        .I4(ram_reg_14),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_88
   (DOADO,
    ram_reg_0,
    CO,
    \dark_cont_30_reg_9981[0]_i_9_0 ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_1,
    trunc_ln29_reg_7864,
    ram_reg_2,
    ram_reg_3,
    Q,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ap_enable_reg_pp0_iter2,
    ram_reg_16,
    ram_reg_17,
    th_high_fu_6106_p2,
    th_low_fu_6110_p20_out,
    \bright_cont_30_reg_9970[0]_i_9_0 ,
    \bright_cont_30_reg_9970[0]_i_6_0 ,
    \bright_cont_30_reg_9970_reg[0]_i_11_0 ,
    DOBDO,
    \bright_cont_30_reg_9970_reg[0]_i_30_0 ,
    \bright_cont_30_reg_9970_reg[0]_i_20_0 ,
    \bright_cont_30_reg_9970_reg[0]_i_30_1 ,
    \bright_cont_30_reg_9970_reg[0]_i_20_1 ,
    \bright_cont_30_reg_9970[0]_i_6_1 ,
    \bright_cont_30_reg_9970_reg[0]_i_10_0 ,
    \bright_cont_30_reg_9970[0]_i_7_0 ,
    \bright_cont_30_reg_9970_reg[0]_i_13_0 ,
    \bright_cont_30_reg_9970[0]_i_7_1 ,
    \bright_cont_30_reg_9970_reg[0]_i_12_0 ,
    \bright_cont_30_reg_9970[0]_i_8_0 ,
    \bright_cont_30_reg_9970_reg[0]_i_15_0 ,
    \bright_cont_30_reg_9970[0]_i_8_1 ,
    \bright_cont_30_reg_9970_reg[0]_i_14_0 ,
    \bright_cont_30_reg_9970[0]_i_9_1 ,
    \bright_cont_30_reg_9970_reg[0]_i_17_0 ,
    \bright_cont_30_reg_9970[0]_i_9_2 ,
    \bright_cont_30_reg_9970_reg[0]_i_16_0 );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output [0:0]CO;
  output [0:0]\dark_cont_30_reg_9981[0]_i_9_0 ;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_2;
  input ram_reg_3;
  input [6:0]Q;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [0:0]ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_16;
  input ram_reg_17;
  input [7:0]th_high_fu_6106_p2;
  input [7:0]th_low_fu_6110_p20_out;
  input [1:0]\bright_cont_30_reg_9970[0]_i_9_0 ;
  input \bright_cont_30_reg_9970[0]_i_6_0 ;
  input \bright_cont_30_reg_9970_reg[0]_i_11_0 ;
  input [7:0]DOBDO;
  input \bright_cont_30_reg_9970_reg[0]_i_30_0 ;
  input [7:0]\bright_cont_30_reg_9970_reg[0]_i_20_0 ;
  input \bright_cont_30_reg_9970_reg[0]_i_30_1 ;
  input [7:0]\bright_cont_30_reg_9970_reg[0]_i_20_1 ;
  input \bright_cont_30_reg_9970[0]_i_6_1 ;
  input \bright_cont_30_reg_9970_reg[0]_i_10_0 ;
  input \bright_cont_30_reg_9970[0]_i_7_0 ;
  input \bright_cont_30_reg_9970_reg[0]_i_13_0 ;
  input \bright_cont_30_reg_9970[0]_i_7_1 ;
  input \bright_cont_30_reg_9970_reg[0]_i_12_0 ;
  input \bright_cont_30_reg_9970[0]_i_8_0 ;
  input \bright_cont_30_reg_9970_reg[0]_i_15_0 ;
  input \bright_cont_30_reg_9970[0]_i_8_1 ;
  input \bright_cont_30_reg_9970_reg[0]_i_14_0 ;
  input \bright_cont_30_reg_9970[0]_i_9_1 ;
  input \bright_cont_30_reg_9970_reg[0]_i_17_0 ;
  input \bright_cont_30_reg_9970[0]_i_9_2 ;
  input \bright_cont_30_reg_9970_reg[0]_i_16_0 ;

  wire [6:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \bright_cont_30_reg_9970[0]_i_2_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_34_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_38_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_3_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_42_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_46_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_4_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_50_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_54_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_58_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_5_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_62_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_6_0 ;
  wire \bright_cont_30_reg_9970[0]_i_6_1 ;
  wire \bright_cont_30_reg_9970[0]_i_6_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_7_0 ;
  wire \bright_cont_30_reg_9970[0]_i_7_1 ;
  wire \bright_cont_30_reg_9970[0]_i_7_n_0 ;
  wire \bright_cont_30_reg_9970[0]_i_8_0 ;
  wire \bright_cont_30_reg_9970[0]_i_8_1 ;
  wire \bright_cont_30_reg_9970[0]_i_8_n_0 ;
  wire [1:0]\bright_cont_30_reg_9970[0]_i_9_0 ;
  wire \bright_cont_30_reg_9970[0]_i_9_1 ;
  wire \bright_cont_30_reg_9970[0]_i_9_2 ;
  wire \bright_cont_30_reg_9970[0]_i_9_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_10_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_10_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_11_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_11_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_12_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_12_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_13_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_13_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_14_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_14_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_15_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_15_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_16_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_16_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_17_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_17_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_18_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_1_n_1 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_1_n_2 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_1_n_3 ;
  wire [7:0]\bright_cont_30_reg_9970_reg[0]_i_20_0 ;
  wire [7:0]\bright_cont_30_reg_9970_reg[0]_i_20_1 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_20_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_22_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_24_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_26_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_28_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_30_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_30_1 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_30_n_0 ;
  wire \bright_cont_30_reg_9970_reg[0]_i_32_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_2_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_3_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_4_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_5_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_6_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_7_n_0 ;
  wire \dark_cont_30_reg_9981[0]_i_8_n_0 ;
  wire [0:0]\dark_cont_30_reg_9981[0]_i_9_0 ;
  wire \dark_cont_30_reg_9981[0]_i_9_n_0 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_1_n_1 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_1_n_2 ;
  wire \dark_cont_30_reg_9981_reg[0]_i_1_n_3 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce1_local;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_3__20_n_0;
  wire ram_reg_i_4__20_n_0;
  wire ram_reg_i_5__20_n_0;
  wire ram_reg_i_6__20_n_0;
  wire ram_reg_i_7__20_n_0;
  wire ram_reg_i_8__38_n_0;
  wire ram_reg_i_9__14_n_0;
  wire [7:0]th_high_fu_6106_p2;
  wire [7:0]th_low_fu_6110_p20_out;
  wire [3:0]trunc_ln29_reg_7864;
  wire [3:0]\NLW_bright_cont_30_reg_9970_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_dark_cont_30_reg_9981_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_30_reg_9970[0]_i_2 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(th_high_fu_6106_p2[7]),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_11_n_0 ),
        .O(\bright_cont_30_reg_9970[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_30_reg_9970[0]_i_3 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(th_high_fu_6106_p2[5]),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_13_n_0 ),
        .O(\bright_cont_30_reg_9970[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_34 
       (.I0(ram_reg_0[6]),
        .I1(DOBDO[6]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_20_0 [6]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_1 [6]),
        .O(\bright_cont_30_reg_9970[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_38 
       (.I0(ram_reg_0[7]),
        .I1(DOBDO[7]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_20_0 [7]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_1 [7]),
        .O(\bright_cont_30_reg_9970[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_30_reg_9970[0]_i_4 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(th_high_fu_6106_p2[3]),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_15_n_0 ),
        .O(\bright_cont_30_reg_9970[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_42 
       (.I0(ram_reg_0[4]),
        .I1(DOBDO[4]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_20_0 [4]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_1 [4]),
        .O(\bright_cont_30_reg_9970[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_46 
       (.I0(ram_reg_0[5]),
        .I1(DOBDO[5]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_20_0 [5]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_1 [5]),
        .O(\bright_cont_30_reg_9970[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \bright_cont_30_reg_9970[0]_i_5 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(th_high_fu_6106_p2[1]),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_17_n_0 ),
        .O(\bright_cont_30_reg_9970[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_50 
       (.I0(ram_reg_0[2]),
        .I1(DOBDO[2]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_20_0 [2]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_1 [2]),
        .O(\bright_cont_30_reg_9970[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_54 
       (.I0(ram_reg_0[3]),
        .I1(DOBDO[3]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_20_0 [3]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_1 [3]),
        .O(\bright_cont_30_reg_9970[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_58 
       (.I0(ram_reg_0[0]),
        .I1(DOBDO[0]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_20_0 [0]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_1 [0]),
        .O(\bright_cont_30_reg_9970[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_30_reg_9970[0]_i_6 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_10_n_0 ),
        .I1(th_high_fu_6106_p2[6]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_11_n_0 ),
        .I3(th_high_fu_6106_p2[7]),
        .O(\bright_cont_30_reg_9970[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_30_reg_9970[0]_i_62 
       (.I0(ram_reg_0[1]),
        .I1(DOBDO[1]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_30_0 ),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_20_0 [1]),
        .I4(\bright_cont_30_reg_9970_reg[0]_i_30_1 ),
        .I5(\bright_cont_30_reg_9970_reg[0]_i_20_1 [1]),
        .O(\bright_cont_30_reg_9970[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_30_reg_9970[0]_i_7 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_12_n_0 ),
        .I1(th_high_fu_6106_p2[4]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_13_n_0 ),
        .I3(th_high_fu_6106_p2[5]),
        .O(\bright_cont_30_reg_9970[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_30_reg_9970[0]_i_8 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_14_n_0 ),
        .I1(th_high_fu_6106_p2[2]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_15_n_0 ),
        .I3(th_high_fu_6106_p2[3]),
        .O(\bright_cont_30_reg_9970[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bright_cont_30_reg_9970[0]_i_9 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_16_n_0 ),
        .I1(th_high_fu_6106_p2[0]),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_17_n_0 ),
        .I3(th_high_fu_6106_p2[1]),
        .O(\bright_cont_30_reg_9970[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \bright_cont_30_reg_9970_reg[0]_i_1 
       (.CI(1'b0),
        .CO({CO,\bright_cont_30_reg_9970_reg[0]_i_1_n_1 ,\bright_cont_30_reg_9970_reg[0]_i_1_n_2 ,\bright_cont_30_reg_9970_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bright_cont_30_reg_9970[0]_i_2_n_0 ,\bright_cont_30_reg_9970[0]_i_3_n_0 ,\bright_cont_30_reg_9970[0]_i_4_n_0 ,\bright_cont_30_reg_9970[0]_i_5_n_0 }),
        .O(\NLW_bright_cont_30_reg_9970_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\bright_cont_30_reg_9970[0]_i_6_n_0 ,\bright_cont_30_reg_9970[0]_i_7_n_0 ,\bright_cont_30_reg_9970[0]_i_8_n_0 ,\bright_cont_30_reg_9970[0]_i_9_n_0 }));
  MUXF8 \bright_cont_30_reg_9970_reg[0]_i_10 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_18_n_0 ),
        .I1(\bright_cont_30_reg_9970[0]_i_6_1 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_10_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [1]));
  MUXF8 \bright_cont_30_reg_9970_reg[0]_i_11 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_20_n_0 ),
        .I1(\bright_cont_30_reg_9970[0]_i_6_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_11_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [1]));
  MUXF8 \bright_cont_30_reg_9970_reg[0]_i_12 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_22_n_0 ),
        .I1(\bright_cont_30_reg_9970[0]_i_7_1 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_12_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [1]));
  MUXF8 \bright_cont_30_reg_9970_reg[0]_i_13 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_24_n_0 ),
        .I1(\bright_cont_30_reg_9970[0]_i_7_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_13_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [1]));
  MUXF8 \bright_cont_30_reg_9970_reg[0]_i_14 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_26_n_0 ),
        .I1(\bright_cont_30_reg_9970[0]_i_8_1 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_14_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [1]));
  MUXF8 \bright_cont_30_reg_9970_reg[0]_i_15 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_28_n_0 ),
        .I1(\bright_cont_30_reg_9970[0]_i_8_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_15_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [1]));
  MUXF8 \bright_cont_30_reg_9970_reg[0]_i_16 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_30_n_0 ),
        .I1(\bright_cont_30_reg_9970[0]_i_9_2 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_16_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [1]));
  MUXF8 \bright_cont_30_reg_9970_reg[0]_i_17 
       (.I0(\bright_cont_30_reg_9970_reg[0]_i_32_n_0 ),
        .I1(\bright_cont_30_reg_9970[0]_i_9_1 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_17_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [1]));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_18 
       (.I0(\bright_cont_30_reg_9970[0]_i_34_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_10_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_18_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [0]));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_20 
       (.I0(\bright_cont_30_reg_9970[0]_i_38_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_11_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_20_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [0]));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_22 
       (.I0(\bright_cont_30_reg_9970[0]_i_42_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_12_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_22_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [0]));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_24 
       (.I0(\bright_cont_30_reg_9970[0]_i_46_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_13_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_24_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [0]));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_26 
       (.I0(\bright_cont_30_reg_9970[0]_i_50_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_14_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_26_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [0]));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_28 
       (.I0(\bright_cont_30_reg_9970[0]_i_54_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_15_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_28_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [0]));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_30 
       (.I0(\bright_cont_30_reg_9970[0]_i_58_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_16_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_30_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [0]));
  MUXF7 \bright_cont_30_reg_9970_reg[0]_i_32 
       (.I0(\bright_cont_30_reg_9970[0]_i_62_n_0 ),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_17_0 ),
        .O(\bright_cont_30_reg_9970_reg[0]_i_32_n_0 ),
        .S(\bright_cont_30_reg_9970[0]_i_9_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_30_reg_9981[0]_i_2 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_10_n_0 ),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_11_n_0 ),
        .I3(th_low_fu_6110_p20_out[7]),
        .O(\dark_cont_30_reg_9981[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_30_reg_9981[0]_i_3 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_12_n_0 ),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_13_n_0 ),
        .I3(th_low_fu_6110_p20_out[5]),
        .O(\dark_cont_30_reg_9981[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_30_reg_9981[0]_i_4 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_14_n_0 ),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_15_n_0 ),
        .I3(th_low_fu_6110_p20_out[3]),
        .O(\dark_cont_30_reg_9981[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dark_cont_30_reg_9981[0]_i_5 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_16_n_0 ),
        .I2(\bright_cont_30_reg_9970_reg[0]_i_17_n_0 ),
        .I3(th_low_fu_6110_p20_out[1]),
        .O(\dark_cont_30_reg_9981[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_30_reg_9981[0]_i_6 
       (.I0(th_low_fu_6110_p20_out[6]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_10_n_0 ),
        .I2(th_low_fu_6110_p20_out[7]),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_11_n_0 ),
        .O(\dark_cont_30_reg_9981[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_30_reg_9981[0]_i_7 
       (.I0(th_low_fu_6110_p20_out[4]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_12_n_0 ),
        .I2(th_low_fu_6110_p20_out[5]),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_13_n_0 ),
        .O(\dark_cont_30_reg_9981[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_30_reg_9981[0]_i_8 
       (.I0(th_low_fu_6110_p20_out[2]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_14_n_0 ),
        .I2(th_low_fu_6110_p20_out[3]),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_15_n_0 ),
        .O(\dark_cont_30_reg_9981[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dark_cont_30_reg_9981[0]_i_9 
       (.I0(th_low_fu_6110_p20_out[0]),
        .I1(\bright_cont_30_reg_9970_reg[0]_i_16_n_0 ),
        .I2(th_low_fu_6110_p20_out[1]),
        .I3(\bright_cont_30_reg_9970_reg[0]_i_17_n_0 ),
        .O(\dark_cont_30_reg_9981[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \dark_cont_30_reg_9981_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dark_cont_30_reg_9981[0]_i_9_0 ,\dark_cont_30_reg_9981_reg[0]_i_1_n_1 ,\dark_cont_30_reg_9981_reg[0]_i_1_n_2 ,\dark_cont_30_reg_9981_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dark_cont_30_reg_9981[0]_i_2_n_0 ,\dark_cont_30_reg_9981[0]_i_3_n_0 ,\dark_cont_30_reg_9981[0]_i_4_n_0 ,\dark_cont_30_reg_9981[0]_i_5_n_0 }),
        .O(\NLW_dark_cont_30_reg_9981_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\dark_cont_30_reg_9981[0]_i_6_n_0 ,\dark_cont_30_reg_9981[0]_i_7_n_0 ,\dark_cont_30_reg_9981[0]_i_8_n_0 ,\dark_cont_30_reg_9981[0]_i_9_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__20_n_0,ram_reg_i_4__20_n_0,ram_reg_i_5__20_n_0,ram_reg_i_6__20_n_0,ram_reg_i_7__20_n_0,ram_reg_i_8__38_n_0,ram_reg_i_9__14_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    ram_reg_i_1__5
       (.I0(trunc_ln29_reg_7864[0]),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(trunc_ln29_reg_7864[1]),
        .I4(trunc_ln29_reg_7864[2]),
        .I5(trunc_ln29_reg_7864[3]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce0_local));
  LUT5 #(
    .INIT(32'h10000000)) 
    ram_reg_i_2__38
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(ram_reg_6),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ram_reg_3),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce1_local));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    ram_reg_i_3__20
       (.I0(Q[6]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_15),
        .O(ram_reg_i_3__20_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    ram_reg_i_4__20
       (.I0(Q[5]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_14),
        .O(ram_reg_i_4__20_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    ram_reg_i_5__20
       (.I0(Q[4]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_13),
        .O(ram_reg_i_5__20_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    ram_reg_i_6__20
       (.I0(Q[3]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_12),
        .O(ram_reg_i_6__20_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    ram_reg_i_7__20
       (.I0(Q[2]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_9),
        .I4(ram_reg_10),
        .I5(ram_reg_11),
        .O(ram_reg_i_7__20_n_0));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    ram_reg_i_8__38
       (.I0(Q[1]),
        .I1(ram_reg_16),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .I4(ram_reg_17),
        .O(ram_reg_i_8__38_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    ram_reg_i_9__14
       (.I0(Q[0]),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(ram_reg_i_9__14_n_0));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_89
   (DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_12,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    DOADO,
    \bright_cont_20_reg_9860[0]_i_16 ,
    \bright_cont_20_reg_9860[0]_i_11 ,
    \bright_cont_20_reg_9860[0]_i_16_0 ,
    \bright_cont_20_reg_9860[0]_i_11_0 );
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input ram_reg_8;
  input [4:0]ram_reg_9;
  input [0:0]ram_reg_10;
  input [0:0]ram_reg_11;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_12;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input [7:0]DOADO;
  input \bright_cont_20_reg_9860[0]_i_16 ;
  input [7:0]\bright_cont_20_reg_9860[0]_i_11 ;
  input \bright_cont_20_reg_9860[0]_i_16_0 ;
  input [7:0]\bright_cont_20_reg_9860[0]_i_11_0 ;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_20_reg_9860[0]_i_11 ;
  wire [7:0]\bright_cont_20_reg_9860[0]_i_11_0 ;
  wire \bright_cont_20_reg_9860[0]_i_16 ;
  wire \bright_cont_20_reg_9860[0]_i_16_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [4:0]ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_20 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0[6]),
        .I1(DOADO[6]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [6]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_24 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0[7]),
        .I1(DOADO[7]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [7]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [7]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_28 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0[4]),
        .I1(DOADO[4]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [4]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [4]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_32 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0[5]),
        .I1(DOADO[5]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [5]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_36 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0[2]),
        .I1(DOADO[2]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [2]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_40 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0[3]),
        .I1(DOADO[3]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [3]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_44 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0[0]),
        .I1(DOADO[0]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [0]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_48 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0[1]),
        .I1(DOADO[1]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [1]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [1]),
        .O(ram_reg_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_9,ram_reg_10,ram_reg_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local),
        .ENBWREN(ram_reg_8),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0800000080008000)) 
    ram_reg_i_1__18
       (.I0(ram_reg_12),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_13),
        .I4(ram_reg_14),
        .I5(ram_reg_15),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_90
   (DOADO,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_4,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local;
  input ap_clk;
  input ram_reg_0;
  input [4:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_4;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_1,ram_reg_2,ram_reg_3,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0008008000000080)) 
    ram_reg_i_1__42
       (.I0(ram_reg_4),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_7),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_91
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_13,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    DOBDO,
    ram_reg_i_30__0,
    ram_reg_i_18__1,
    ram_reg_i_18__1_0,
    ram_reg_i_32__0);
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input ram_reg_9;
  input [4:0]ram_reg_10;
  input [0:0]ram_reg_11;
  input [0:0]ram_reg_12;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_13;
  input ap_enable_reg_pp0_iter2;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [7:0]DOBDO;
  input ram_reg_i_30__0;
  input [7:0]ram_reg_i_18__1;
  input [7:0]ram_reg_i_18__1_0;
  input ram_reg_i_32__0;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [0:0]ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_18__1;
  wire [7:0]ram_reg_i_18__1_0;
  wire ram_reg_i_30__0;
  wire ram_reg_i_32__0;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_10,ram_reg_11,ram_reg_12,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0800000008008000)) 
    ram_reg_i_1__21
       (.I0(ram_reg_13),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I3(ram_reg_14),
        .I4(ram_reg_15),
        .I5(ram_reg_16),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_35__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_30__0),
        .I3(ram_reg_i_18__1[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_0[7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_39__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_30__0),
        .I3(ram_reg_i_18__1[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_43__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_30__0),
        .I3(ram_reg_i_18__1[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_47__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_30__0),
        .I3(ram_reg_i_18__1[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_51__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_30__0),
        .I3(ram_reg_i_18__1[3]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_0[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_55__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_30__0),
        .I3(ram_reg_i_18__1[2]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_0[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_59
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_30__0),
        .I3(ram_reg_i_18__1[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_63
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_32__0),
        .I3(ram_reg_i_18__1[0]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_0[0]),
        .O(ram_reg_8));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_92
   (ram_reg_0,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local;
  input ap_clk;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ram_reg_3,ram_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0008000000080080)) 
    ram_reg_i_1__45
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_93
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_13,
    ap_enable_reg_pp0_iter2,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    DOADO,
    \bright_cont_20_reg_9860[0]_i_16 ,
    \bright_cont_20_reg_9860[0]_i_11 ,
    \bright_cont_20_reg_9860[0]_i_16_0 ,
    \bright_cont_20_reg_9860[0]_i_11_0 );
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input ram_reg_9;
  input [4:0]ram_reg_10;
  input [0:0]ram_reg_11;
  input [0:0]ram_reg_12;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_13;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [7:0]DOADO;
  input \bright_cont_20_reg_9860[0]_i_16 ;
  input [7:0]\bright_cont_20_reg_9860[0]_i_11 ;
  input \bright_cont_20_reg_9860[0]_i_16_0 ;
  input [7:0]\bright_cont_20_reg_9860[0]_i_11_0 ;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [7:0]\bright_cont_20_reg_9860[0]_i_11 ;
  wire [7:0]\bright_cont_20_reg_9860[0]_i_11_0 ;
  wire \bright_cont_20_reg_9860[0]_i_16 ;
  wire \bright_cont_20_reg_9860[0]_i_16_0 ;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [0:0]ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_21 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0[6]),
        .I1(DOADO[6]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [6]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_25 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0[7]),
        .I1(DOADO[7]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [7]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_29 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0[4]),
        .I1(DOADO[4]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [4]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_33 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0[5]),
        .I1(DOADO[5]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [5]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_37 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0[2]),
        .I1(DOADO[2]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [2]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_41 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0[3]),
        .I1(DOADO[3]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [3]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_45 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0[0]),
        .I1(DOADO[0]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [0]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bright_cont_12_reg_9772[0]_i_49 
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0[1]),
        .I1(DOADO[1]),
        .I2(\bright_cont_20_reg_9860[0]_i_16 ),
        .I3(\bright_cont_20_reg_9860[0]_i_11 [1]),
        .I4(\bright_cont_20_reg_9860[0]_i_16_0 ),
        .I5(\bright_cont_20_reg_9860[0]_i_11_0 [1]),
        .O(ram_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_10,ram_reg_11,ram_reg_12,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local),
        .ENBWREN(ram_reg_9),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0800080008000000)) 
    ram_reg_i_1__47
       (.I0(ram_reg_13),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_14),
        .I4(ram_reg_15),
        .I5(ram_reg_16),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_94
   (DOADO,
    ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    trunc_ln29_reg_7864_pp0_iter1_reg);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local;
  input ap_clk;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ram_reg_3,ram_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000008080800)) 
    ram_reg_i_1__51
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_95
   (ram_reg_0,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep ,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    DOBDO,
    ram_reg_i_30__0_0,
    ram_reg_i_18__1_0,
    ram_reg_i_18__1_1,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_i_32__0_0);
  output [7:0]ram_reg_0;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local;
  output [7:0]\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep ;
  input ap_clk;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [7:0]DOBDO;
  input ram_reg_i_30__0_0;
  input [7:0]ram_reg_i_18__1_0;
  input [7:0]ram_reg_i_18__1_1;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_i_32__0_0;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [4:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_18__1_0;
  wire [7:0]ram_reg_i_18__1_1;
  wire ram_reg_i_18__1_n_0;
  wire ram_reg_i_20__1_n_0;
  wire ram_reg_i_22__1_n_0;
  wire ram_reg_i_24__0_n_0;
  wire ram_reg_i_26__0_n_0;
  wire ram_reg_i_28__0_n_0;
  wire ram_reg_i_30__0_0;
  wire ram_reg_i_30__0_n_0;
  wire ram_reg_i_32__0_0;
  wire ram_reg_i_32__0_n_0;
  wire ram_reg_i_34__0_n_0;
  wire ram_reg_i_38__0_n_0;
  wire ram_reg_i_42__0_n_0;
  wire ram_reg_i_46__0_n_0;
  wire ram_reg_i_50__0_n_0;
  wire ram_reg_i_54__0_n_0;
  wire ram_reg_i_58_n_0;
  wire ram_reg_i_62_n_0;
  wire [1:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [7:0]\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ram_reg_3,ram_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF8 ram_reg_i_10__6
       (.I0(ram_reg_i_20__1_n_0),
        .I1(ram_reg_13),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [6]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_11__2
       (.I0(ram_reg_i_22__1_n_0),
        .I1(ram_reg_15),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [5]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_12__2
       (.I0(ram_reg_i_24__0_n_0),
        .I1(ram_reg_17),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [4]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_13__2
       (.I0(ram_reg_i_26__0_n_0),
        .I1(ram_reg_19),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [3]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_14__1
       (.I0(ram_reg_i_28__0_n_0),
        .I1(ram_reg_21),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [2]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_15__2
       (.I0(ram_reg_i_30__0_n_0),
        .I1(ram_reg_23),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [1]),
        .S(ram_reg_9));
  MUXF8 ram_reg_i_16__1
       (.I0(ram_reg_i_32__0_n_0),
        .I1(ram_reg_25),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [0]),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_18__1
       (.I0(ram_reg_i_34__0_n_0),
        .I1(ram_reg_12),
        .O(ram_reg_i_18__1_n_0),
        .S(ram_reg_11));
  LUT6 #(
    .INIT(64'h0000000000808080)) 
    ram_reg_i_1__59
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local));
  MUXF7 ram_reg_i_20__1
       (.I0(ram_reg_i_38__0_n_0),
        .I1(ram_reg_14),
        .O(ram_reg_i_20__1_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_22__1
       (.I0(ram_reg_i_42__0_n_0),
        .I1(ram_reg_16),
        .O(ram_reg_i_22__1_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_24__0
       (.I0(ram_reg_i_46__0_n_0),
        .I1(ram_reg_18),
        .O(ram_reg_i_24__0_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_26__0
       (.I0(ram_reg_i_50__0_n_0),
        .I1(ram_reg_20),
        .O(ram_reg_i_26__0_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_28__0
       (.I0(ram_reg_i_54__0_n_0),
        .I1(ram_reg_22),
        .O(ram_reg_i_28__0_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_30__0
       (.I0(ram_reg_i_58_n_0),
        .I1(ram_reg_24),
        .O(ram_reg_i_30__0_n_0),
        .S(ram_reg_11));
  MUXF7 ram_reg_i_32__0
       (.I0(ram_reg_i_62_n_0),
        .I1(ram_reg_26),
        .O(ram_reg_i_32__0_n_0),
        .S(ram_reg_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_34__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_30__0_0),
        .I3(ram_reg_i_18__1_0[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_1[7]),
        .O(ram_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_38__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_30__0_0),
        .I3(ram_reg_i_18__1_0[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_1[6]),
        .O(ram_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_42__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_30__0_0),
        .I3(ram_reg_i_18__1_0[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_1[5]),
        .O(ram_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_46__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_30__0_0),
        .I3(ram_reg_i_18__1_0[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_1[4]),
        .O(ram_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_50__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_30__0_0),
        .I3(ram_reg_i_18__1_0[3]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_1[3]),
        .O(ram_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_54__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_30__0_0),
        .I3(ram_reg_i_18__1_0[2]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_1[2]),
        .O(ram_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_58
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_30__0_0),
        .I3(ram_reg_i_18__1_0[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_1[1]),
        .O(ram_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_62
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_32__0_0),
        .I3(ram_reg_i_18__1_0[0]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_18__1_1[0]),
        .O(ram_reg_i_62_n_0));
  MUXF8 ram_reg_i_9__24
       (.I0(ram_reg_i_18__1_n_0),
        .I1(ram_reg_10),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep [7]),
        .S(ram_reg_9));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_96
   (ram_reg_0,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    trunc_ln29_reg_7864_pp0_iter1_reg);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local;
  input ap_clk;
  input ram_reg_1;
  input [4:0]ram_reg_2;
  input [0:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_2,ram_reg_3,ram_reg_4,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000080808)) 
    ram_reg_i_1__55
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_97
   (DOADO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local,
    ap_enable_reg_pp0_iter1_reg,
    ADDRARDADDR,
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ap_enable_reg_pp0_iter2,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    DOBDO,
    ram_reg_i_31__0,
    ram_reg_i_19__1,
    ram_reg_i_19__1_0,
    ram_reg_i_33__0);
  output [7:0]DOADO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local;
  output ap_enable_reg_pp0_iter1_reg;
  output [6:0]ADDRARDADDR;
  output \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  input ap_clk;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_8;
  input ram_reg_9;
  input [4:0]ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_17;
  input ram_reg_18;
  input [0:0]ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input [0:0]ram_reg_24;
  input [7:0]DOBDO;
  input ram_reg_i_31__0;
  input [7:0]ram_reg_i_19__1;
  input [7:0]ram_reg_i_19__1_0;
  input ram_reg_i_33__0;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [4:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire [0:0]ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire [0:0]ram_reg_24;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]ram_reg_i_19__1;
  wire [7:0]ram_reg_i_19__1_0;
  wire ram_reg_i_31__0;
  wire ram_reg_i_33__0;
  wire [2:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local),
        .ENBWREN(ap_enable_reg_pp0_iter1_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hBBFCFFFF44030000)) 
    ram_reg_i_10
       (.I0(ram_reg_21),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I2(ram_reg_22),
        .I3(ram_reg_10[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_10[2]),
        .O(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__15
       (.I0(ram_reg_12),
        .I1(ram_reg_13),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8800000000000800)) 
    ram_reg_i_1__27
       (.I0(ram_reg_13),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_14),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local));
  LUT4 #(
    .INIT(16'hF0B8)) 
    ram_reg_i_2__50
       (.I0(ram_reg_8),
        .I1(ram_reg_9),
        .I2(ram_reg_10[4]),
        .I3(ram_reg_11),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_37__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1[7]),
        .I1(DOBDO[7]),
        .I2(ram_reg_i_31__0),
        .I3(ram_reg_i_19__1[7]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_0[7]),
        .O(ram_reg_0));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_3__4
       (.I0(ram_reg_17),
        .I1(ram_reg_20),
        .I2(ram_reg_9),
        .I3(ram_reg_10[3]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_41__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1[6]),
        .I1(DOBDO[6]),
        .I2(ram_reg_i_31__0),
        .I3(ram_reg_i_19__1[6]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_0[6]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_45__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1[5]),
        .I1(DOBDO[5]),
        .I2(ram_reg_i_31__0),
        .I3(ram_reg_i_19__1[5]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_0[5]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_49__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1[4]),
        .I1(DOBDO[4]),
        .I2(ram_reg_i_31__0),
        .I3(ram_reg_i_19__1[4]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_0[4]),
        .O(ram_reg_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__4
       (.I0(ram_reg_10[2]),
        .I1(ram_reg_17),
        .I2(\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3] ),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_53__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1[3]),
        .I1(DOBDO[3]),
        .I2(ram_reg_i_31__0),
        .I3(ram_reg_i_19__1[3]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_0[3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_57__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1[2]),
        .I1(DOBDO[2]),
        .I2(ram_reg_i_31__0),
        .I3(ram_reg_i_19__1[2]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_0[2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hEFEAFFFF10150000)) 
    ram_reg_i_5__4
       (.I0(trunc_ln29_reg_7864_pp0_iter1_reg[1]),
        .I1(ram_reg_21),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg[2]),
        .I3(ram_reg_22),
        .I4(ram_reg_9),
        .I5(ram_reg_10[1]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_61
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1[1]),
        .I1(DOBDO[1]),
        .I2(ram_reg_i_31__0),
        .I3(ram_reg_i_19__1[1]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_0[1]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_65
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1[0]),
        .I1(DOBDO[0]),
        .I2(ram_reg_i_33__0),
        .I3(ram_reg_i_19__1[0]),
        .I4(trunc_ln29_reg_7864_pp0_iter1_reg[0]),
        .I5(ram_reg_i_19__1_0[0]),
        .O(ram_reg_7));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_i_6__4
       (.I0(ram_reg_16),
        .I1(ram_reg_23),
        .I2(ram_reg_9),
        .I3(ram_reg_10[0]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    ram_reg_i_7__4
       (.I0(ram_reg_17),
        .I1(ram_reg_18),
        .I2(ram_reg_14),
        .I3(ram_reg_19),
        .I4(ram_reg_9),
        .I5(ram_reg_24),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    ram_reg_i_8__2
       (.I0(ram_reg_17),
        .I1(ram_reg_18),
        .I2(ram_reg_14),
        .I3(ram_reg_9),
        .I4(ram_reg_19),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_98
   (DOADO,
    DOBDO,
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    ram_reg_7,
    ap_enable_reg_pp0_iter2,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    trunc_ln29_reg_7864_pp0_iter1_reg);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local;
  input ap_clk;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input ram_reg_7;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;

  wire [0:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_1,ram_reg_2,ram_reg_3,ram_reg_4,ram_reg_5,ram_reg_6,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0088000000000008)) 
    ram_reg_i_1__36
       (.I0(ram_reg_7),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ram_reg_8),
        .I3(ram_reg_9),
        .I4(ram_reg_10),
        .I5(trunc_ln29_reg_7864_pp0_iter1_reg),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local));
endmodule

(* ORIG_REF_NAME = "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_99
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_clk,
    ADDRARDADDR,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    trunc_ln29_reg_7864,
    ram_reg_12,
    trunc_ln29_reg_7864_pp0_iter1_reg,
    ram_reg_13,
    ram_reg_14,
    ap_enable_reg_pp0_iter2,
    Q,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    DOADO,
    ram_reg_i_34__4,
    ram_reg_i_24__4,
    ram_reg_i_38__4,
    ram_reg_i_24__4_0);
  output [7:0]ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  input ap_clk;
  input [6:0]ADDRARDADDR;
  input [7:0]ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input [3:0]trunc_ln29_reg_7864;
  input ram_reg_12;
  input [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  input ram_reg_13;
  input ram_reg_14;
  input ap_enable_reg_pp0_iter2;
  input [6:0]Q;
  input [0:0]ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input [7:0]DOADO;
  input ram_reg_i_34__4;
  input [7:0]ram_reg_i_24__4;
  input ram_reg_i_38__4;
  input [7:0]ram_reg_i_24__4_0;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce0_local;
  wire p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce1_local;
  wire [7:0]p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire [0:0]ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire [7:0]ram_reg_i_24__4;
  wire [7:0]ram_reg_i_24__4_0;
  wire ram_reg_i_34__4;
  wire ram_reg_i_38__4;
  wire ram_reg_i_3__23_n_0;
  wire ram_reg_i_4__23_n_0;
  wire ram_reg_i_5__23_n_0;
  wire ram_reg_i_6__23_n_0;
  wire ram_reg_i_7__23_n_0;
  wire ram_reg_i_8__21_n_0;
  wire ram_reg_i_9__17_n_0;
  wire [3:0]trunc_ln29_reg_7864;
  wire [0:0]trunc_ln29_reg_7864_pp0_iter1_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "960" *) 
  (* RTL_RAM_NAME = "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ram_reg_i_3__23_n_0,ram_reg_i_4__23_n_0,ram_reg_i_5__23_n_0,ram_reg_i_6__23_n_0,ram_reg_i_7__23_n_0,ram_reg_i_8__21_n_0,ram_reg_i_9__17_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_9}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce0_local),
        .ENBWREN(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce1_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_i_1__7
       (.I0(ram_reg_10),
        .I1(ram_reg_11),
        .I2(trunc_ln29_reg_7864[0]),
        .I3(trunc_ln29_reg_7864[1]),
        .I4(trunc_ln29_reg_7864[2]),
        .I5(trunc_ln29_reg_7864[3]),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce0_local));
  LUT6 #(
    .INIT(64'h0081000000000000)) 
    ram_reg_i_2__14
       (.I0(ram_reg_12),
        .I1(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I2(ram_reg_13),
        .I3(ram_reg_14),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_11),
        .O(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce1_local));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    ram_reg_i_3__23
       (.I0(Q[6]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_14),
        .I4(ram_reg_13),
        .I5(ram_reg_24),
        .O(ram_reg_i_3__23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_42__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0[7]),
        .I1(DOADO[7]),
        .I2(ram_reg_i_34__4),
        .I3(ram_reg_i_24__4[7]),
        .I4(ram_reg_i_38__4),
        .I5(ram_reg_i_24__4_0[7]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_46__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0[6]),
        .I1(DOADO[6]),
        .I2(ram_reg_i_34__4),
        .I3(ram_reg_i_24__4[6]),
        .I4(ram_reg_i_38__4),
        .I5(ram_reg_i_24__4_0[6]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    ram_reg_i_4__23
       (.I0(Q[5]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_14),
        .I4(ram_reg_13),
        .I5(ram_reg_23),
        .O(ram_reg_i_4__23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_50__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0[5]),
        .I1(DOADO[5]),
        .I2(ram_reg_i_34__4),
        .I3(ram_reg_i_24__4[5]),
        .I4(ram_reg_i_38__4),
        .I5(ram_reg_i_24__4_0[5]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_54__4
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0[4]),
        .I1(DOADO[4]),
        .I2(ram_reg_i_34__4),
        .I3(ram_reg_i_24__4[4]),
        .I4(ram_reg_i_38__4),
        .I5(ram_reg_i_24__4_0[4]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_58__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0[3]),
        .I1(DOADO[3]),
        .I2(ram_reg_i_34__4),
        .I3(ram_reg_i_24__4[3]),
        .I4(ram_reg_i_38__4),
        .I5(ram_reg_i_24__4_0[3]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    ram_reg_i_5__23
       (.I0(Q[4]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_14),
        .I4(ram_reg_13),
        .I5(ram_reg_22),
        .O(ram_reg_i_5__23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_62__1
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0[2]),
        .I1(DOADO[2]),
        .I2(ram_reg_i_34__4),
        .I3(ram_reg_i_24__4[2]),
        .I4(ram_reg_i_38__4),
        .I5(ram_reg_i_24__4_0[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_66__0
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0[1]),
        .I1(DOADO[1]),
        .I2(ram_reg_19),
        .I3(ram_reg_i_24__4[1]),
        .I4(ram_reg_i_38__4),
        .I5(ram_reg_i_24__4_0[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    ram_reg_i_6__23
       (.I0(Q[3]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_14),
        .I4(ram_reg_13),
        .I5(ram_reg_21),
        .O(ram_reg_i_6__23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_70
       (.I0(p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0[0]),
        .I1(DOADO[0]),
        .I2(ram_reg_19),
        .I3(ram_reg_i_24__4[0]),
        .I4(ram_reg_i_38__4),
        .I5(ram_reg_i_24__4_0[0]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    ram_reg_i_7__23
       (.I0(Q[2]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_18),
        .I4(ram_reg_19),
        .I5(ram_reg_20),
        .O(ram_reg_i_7__23_n_0));
  LUT6 #(
    .INIT(64'hAAABAAA8AAA8AAAB)) 
    ram_reg_i_8__21
       (.I0(Q[1]),
        .I1(ram_reg_16),
        .I2(ram_reg_14),
        .I3(ram_reg_13),
        .I4(ram_reg_15),
        .I5(ram_reg_17),
        .O(ram_reg_i_8__21_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAB)) 
    ram_reg_i_9__17
       (.I0(Q[0]),
        .I1(ram_reg_12),
        .I2(trunc_ln29_reg_7864_pp0_iter1_reg),
        .I3(ram_reg_14),
        .I4(ram_reg_13),
        .I5(ram_reg_15),
        .O(ram_reg_i_9__17_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_flow_control_loop_pipe_sequential_init
   (D,
    \ap_CS_fsm_reg[2] ,
    \x_fu_356_reg[30] ,
    p_0_in,
    CO,
    ap_rst_n_0,
    E,
    SR,
    mask_last_fu_4134_p2,
    icmp_ln42_fu_4106_p2,
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
    ap_loop_exit_ready_pp0_iter3_reg,
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg,
    \x_fu_356_reg[30]_i_4_0 ,
    \icmp_ln42_1_reg_7907_reg[0]__0 ,
    sub_reg_674,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    cmp123_reg_712,
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 );
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output [30:0]\x_fu_356_reg[30] ;
  output [10:0]p_0_in;
  output [0:0]CO;
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]SR;
  output mask_last_fu_4134_p2;
  output icmp_ln42_fu_4106_p2;
  output grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg;
  input [31:0]\x_fu_356_reg[30]_i_4_0 ;
  input [30:0]\icmp_ln42_1_reg_7907_reg[0]__0 ;
  input [31:0]sub_reg_674;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input cmp123_reg_712;
  input [30:0]\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire cmp123_reg_712;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg;
  wire icmp_ln29_fu_4076_p2;
  wire \icmp_ln42_1_reg_7907[0]__0_i_10_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_12_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_13_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_14_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_15_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_16_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_17_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_18_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_19_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_21_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_22_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_23_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_24_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_25_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_26_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_27_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_28_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_29_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_30_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_31_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_32_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_33_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_34_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_35_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_36_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_3_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_4_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_5_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_6_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_7_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_8_n_0 ;
  wire \icmp_ln42_1_reg_7907[0]__0_i_9_n_0 ;
  wire [30:0]\icmp_ln42_1_reg_7907_reg[0]__0 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_0 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_1 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_2 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_3 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_1 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_2 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_3 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_0 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_1 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_2 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_3 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_0 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_1 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_2 ;
  wire \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_3 ;
  wire icmp_ln42_fu_4106_p2;
  wire \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_12_n_0 ;
  wire \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_13_n_0 ;
  wire \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_14_n_0 ;
  wire \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_5_n_0 ;
  wire \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_6_n_0 ;
  wire \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_7_n_0 ;
  wire \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8_n_0 ;
  wire \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_9_n_0 ;
  wire icmp_ln86_fu_4128_p2;
  wire mask_last_fu_4134_p2;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_10_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_11_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_16_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_17_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_18_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_19_n_0 ;
  wire [30:0]\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_n_2 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_n_3 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_1 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_2 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_3 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_4_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_5_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_6_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_1 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_2 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_3 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_8_n_0 ;
  wire \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_9_n_0 ;
  wire [10:0]p_0_in;
  wire [30:11]p_0_in__1;
  wire [31:0]sub_reg_674;
  wire \x_fu_356[12]_i_2_n_0 ;
  wire \x_fu_356[12]_i_3_n_0 ;
  wire \x_fu_356[12]_i_4_n_0 ;
  wire \x_fu_356[12]_i_5_n_0 ;
  wire \x_fu_356[16]_i_2_n_0 ;
  wire \x_fu_356[16]_i_3_n_0 ;
  wire \x_fu_356[16]_i_4_n_0 ;
  wire \x_fu_356[16]_i_5_n_0 ;
  wire \x_fu_356[20]_i_2_n_0 ;
  wire \x_fu_356[20]_i_3_n_0 ;
  wire \x_fu_356[20]_i_4_n_0 ;
  wire \x_fu_356[20]_i_5_n_0 ;
  wire \x_fu_356[24]_i_2_n_0 ;
  wire \x_fu_356[24]_i_3_n_0 ;
  wire \x_fu_356[24]_i_4_n_0 ;
  wire \x_fu_356[24]_i_5_n_0 ;
  wire \x_fu_356[28]_i_2_n_0 ;
  wire \x_fu_356[28]_i_3_n_0 ;
  wire \x_fu_356[28]_i_4_n_0 ;
  wire \x_fu_356[28]_i_5_n_0 ;
  wire \x_fu_356[30]_i_10_n_0 ;
  wire \x_fu_356[30]_i_11_n_0 ;
  wire \x_fu_356[30]_i_12_n_0 ;
  wire \x_fu_356[30]_i_13_n_0 ;
  wire \x_fu_356[30]_i_14_n_0 ;
  wire \x_fu_356[30]_i_15_n_0 ;
  wire \x_fu_356[30]_i_17_n_0 ;
  wire \x_fu_356[30]_i_18_n_0 ;
  wire \x_fu_356[30]_i_19_n_0 ;
  wire \x_fu_356[30]_i_20_n_0 ;
  wire \x_fu_356[30]_i_21_n_0 ;
  wire \x_fu_356[30]_i_22_n_0 ;
  wire \x_fu_356[30]_i_23_n_0 ;
  wire \x_fu_356[30]_i_24_n_0 ;
  wire \x_fu_356[30]_i_26_n_0 ;
  wire \x_fu_356[30]_i_27_n_0 ;
  wire \x_fu_356[30]_i_28_n_0 ;
  wire \x_fu_356[30]_i_29_n_0 ;
  wire \x_fu_356[30]_i_30_n_0 ;
  wire \x_fu_356[30]_i_31_n_0 ;
  wire \x_fu_356[30]_i_32_n_0 ;
  wire \x_fu_356[30]_i_33_n_0 ;
  wire \x_fu_356[30]_i_34_n_0 ;
  wire \x_fu_356[30]_i_35_n_0 ;
  wire \x_fu_356[30]_i_36_n_0 ;
  wire \x_fu_356[30]_i_37_n_0 ;
  wire \x_fu_356[30]_i_38_n_0 ;
  wire \x_fu_356[30]_i_39_n_0 ;
  wire \x_fu_356[30]_i_40_n_0 ;
  wire \x_fu_356[30]_i_41_n_0 ;
  wire \x_fu_356[30]_i_6_n_0 ;
  wire \x_fu_356[30]_i_8_n_0 ;
  wire \x_fu_356[30]_i_9_n_0 ;
  wire \x_fu_356[4]_i_2_n_0 ;
  wire \x_fu_356[4]_i_3_n_0 ;
  wire \x_fu_356[4]_i_4_n_0 ;
  wire \x_fu_356[4]_i_5_n_0 ;
  wire \x_fu_356[8]_i_2_n_0 ;
  wire \x_fu_356[8]_i_3_n_0 ;
  wire \x_fu_356[8]_i_4_n_0 ;
  wire \x_fu_356[8]_i_5_n_0 ;
  wire \x_fu_356_reg[12]_i_1_n_0 ;
  wire \x_fu_356_reg[12]_i_1_n_1 ;
  wire \x_fu_356_reg[12]_i_1_n_2 ;
  wire \x_fu_356_reg[12]_i_1_n_3 ;
  wire \x_fu_356_reg[16]_i_1_n_0 ;
  wire \x_fu_356_reg[16]_i_1_n_1 ;
  wire \x_fu_356_reg[16]_i_1_n_2 ;
  wire \x_fu_356_reg[16]_i_1_n_3 ;
  wire \x_fu_356_reg[20]_i_1_n_0 ;
  wire \x_fu_356_reg[20]_i_1_n_1 ;
  wire \x_fu_356_reg[20]_i_1_n_2 ;
  wire \x_fu_356_reg[20]_i_1_n_3 ;
  wire \x_fu_356_reg[24]_i_1_n_0 ;
  wire \x_fu_356_reg[24]_i_1_n_1 ;
  wire \x_fu_356_reg[24]_i_1_n_2 ;
  wire \x_fu_356_reg[24]_i_1_n_3 ;
  wire \x_fu_356_reg[28]_i_1_n_0 ;
  wire \x_fu_356_reg[28]_i_1_n_1 ;
  wire \x_fu_356_reg[28]_i_1_n_2 ;
  wire \x_fu_356_reg[28]_i_1_n_3 ;
  wire [30:0]\x_fu_356_reg[30] ;
  wire \x_fu_356_reg[30]_i_16_n_0 ;
  wire \x_fu_356_reg[30]_i_16_n_1 ;
  wire \x_fu_356_reg[30]_i_16_n_2 ;
  wire \x_fu_356_reg[30]_i_16_n_3 ;
  wire \x_fu_356_reg[30]_i_25_n_0 ;
  wire \x_fu_356_reg[30]_i_25_n_1 ;
  wire \x_fu_356_reg[30]_i_25_n_2 ;
  wire \x_fu_356_reg[30]_i_25_n_3 ;
  wire \x_fu_356_reg[30]_i_3_n_3 ;
  wire [31:0]\x_fu_356_reg[30]_i_4_0 ;
  wire \x_fu_356_reg[30]_i_4_n_1 ;
  wire \x_fu_356_reg[30]_i_4_n_2 ;
  wire \x_fu_356_reg[30]_i_4_n_3 ;
  wire \x_fu_356_reg[30]_i_7_n_0 ;
  wire \x_fu_356_reg[30]_i_7_n_1 ;
  wire \x_fu_356_reg[30]_i_7_n_2 ;
  wire \x_fu_356_reg[30]_i_7_n_3 ;
  wire \x_fu_356_reg[4]_i_1_n_0 ;
  wire \x_fu_356_reg[4]_i_1_n_1 ;
  wire \x_fu_356_reg[4]_i_1_n_2 ;
  wire \x_fu_356_reg[4]_i_1_n_3 ;
  wire \x_fu_356_reg[8]_i_1_n_0 ;
  wire \x_fu_356_reg[8]_i_1_n_1 ;
  wire \x_fu_356_reg[8]_i_1_n_2 ;
  wire \x_fu_356_reg[8]_i_1_n_3 ;
  wire [3:0]\NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_x_fu_356_reg[30]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_x_fu_356_reg[30]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_x_fu_356_reg[30]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_fu_356_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_x_fu_356_reg[30]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_x_fu_356_reg[30]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAFBFBFBAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[1]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1
       (.I0(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hA0008888)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(icmp_ln29_fu_4076_p2),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg),
        .O(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I1(icmp_ln29_fu_4076_p2),
        .O(grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEAFA)) 
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(icmp_ln29_fu_4076_p2),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_10 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [25]),
        .I1(sub_reg_674[25]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [24]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[24]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_12 
       (.I0(sub_reg_674[23]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [23]),
        .I4(sub_reg_674[22]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [22]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_13 
       (.I0(sub_reg_674[21]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [21]),
        .I4(sub_reg_674[20]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [20]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_14 
       (.I0(sub_reg_674[19]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [19]),
        .I4(sub_reg_674[18]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [18]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_15 
       (.I0(sub_reg_674[17]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [17]),
        .I4(sub_reg_674[16]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [16]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_16 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [23]),
        .I1(sub_reg_674[23]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [22]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[22]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_17 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [21]),
        .I1(sub_reg_674[21]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [20]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[20]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_18 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [19]),
        .I1(sub_reg_674[19]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [18]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[18]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_19 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [17]),
        .I1(sub_reg_674[17]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [16]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[16]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_21 
       (.I0(sub_reg_674[15]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [15]),
        .I4(sub_reg_674[14]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [14]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_22 
       (.I0(sub_reg_674[13]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [13]),
        .I4(sub_reg_674[12]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [12]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_23 
       (.I0(sub_reg_674[11]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [11]),
        .I4(sub_reg_674[10]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [10]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_24 
       (.I0(sub_reg_674[9]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [9]),
        .I4(sub_reg_674[8]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [8]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_25 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [15]),
        .I1(sub_reg_674[15]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [14]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[14]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_26 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [13]),
        .I1(sub_reg_674[13]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [12]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[12]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_27 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [11]),
        .I1(sub_reg_674[11]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[10]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_28 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [9]),
        .I1(sub_reg_674[9]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[8]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_29 
       (.I0(sub_reg_674[7]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [7]),
        .I4(sub_reg_674[6]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [6]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h44040404)) 
    \icmp_ln42_1_reg_7907[0]__0_i_3 
       (.I0(sub_reg_674[31]),
        .I1(sub_reg_674[30]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [30]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_30 
       (.I0(sub_reg_674[5]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [5]),
        .I4(sub_reg_674[4]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [4]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_31 
       (.I0(sub_reg_674[3]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [3]),
        .I4(sub_reg_674[2]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [2]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_32 
       (.I0(sub_reg_674[1]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [1]),
        .I4(sub_reg_674[0]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [0]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_33 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [7]),
        .I1(sub_reg_674[7]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[6]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_34 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [5]),
        .I1(sub_reg_674[5]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[4]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_35 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [3]),
        .I1(sub_reg_674[3]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[2]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_36 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [1]),
        .I1(sub_reg_674[1]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[0]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_4 
       (.I0(sub_reg_674[29]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [29]),
        .I4(sub_reg_674[28]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [28]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_5 
       (.I0(sub_reg_674[27]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [27]),
        .I4(sub_reg_674[26]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [26]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln42_1_reg_7907[0]__0_i_6 
       (.I0(sub_reg_674[25]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [25]),
        .I4(sub_reg_674[24]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [24]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04445111)) 
    \icmp_ln42_1_reg_7907[0]__0_i_7 
       (.I0(sub_reg_674[31]),
        .I1(\icmp_ln42_1_reg_7907_reg[0]__0 [30]),
        .I2(ap_loop_init_int),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I4(sub_reg_674[30]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_8 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [29]),
        .I1(sub_reg_674[29]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [28]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[28]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln42_1_reg_7907[0]__0_i_9 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [27]),
        .I1(sub_reg_674[27]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [26]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(sub_reg_674[26]),
        .O(\icmp_ln42_1_reg_7907[0]__0_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln42_1_reg_7907_reg[0]__0_i_1 
       (.CI(\icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_0 ),
        .CO({CO,\icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_1 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_2 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln42_1_reg_7907[0]__0_i_3_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_4_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_5_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_6_n_0 }),
        .O(\NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln42_1_reg_7907[0]__0_i_7_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_8_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_9_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln42_1_reg_7907_reg[0]__0_i_11 
       (.CI(\icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_0 ),
        .CO({\icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_0 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_1 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_2 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln42_1_reg_7907[0]__0_i_21_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_22_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_23_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_24_n_0 }),
        .O(\NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln42_1_reg_7907[0]__0_i_25_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_26_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_27_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln42_1_reg_7907_reg[0]__0_i_2 
       (.CI(\icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_0 ),
        .CO({\icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_0 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_1 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_2 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln42_1_reg_7907[0]__0_i_12_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_13_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_14_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_15_n_0 }),
        .O(\NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln42_1_reg_7907[0]__0_i_16_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_17_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_18_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln42_1_reg_7907_reg[0]__0_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_0 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_1 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_2 ,\icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln42_1_reg_7907[0]__0_i_29_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_30_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_31_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_32_n_0 }),
        .O(\NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln42_1_reg_7907[0]__0_i_33_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_34_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_35_n_0 ,\icmp_ln42_1_reg_7907[0]__0_i_36_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(p_0_in__1[21]),
        .I1(p_0_in__1[23]),
        .I2(p_0_in__1[16]),
        .I3(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_5_n_0 ),
        .I4(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_6_n_0 ),
        .I5(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_7_n_0 ),
        .O(icmp_ln42_fu_4106_p2));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_10 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [28]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[28]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_11 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [24]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[24]));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_12 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [26]),
        .I1(\icmp_ln42_1_reg_7907_reg[0]__0 [19]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [22]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [14]),
        .O(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_13 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [6]),
        .I1(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8_n_0 ),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [30]),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [3]),
        .I4(\icmp_ln42_1_reg_7907_reg[0]__0 [17]),
        .I5(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_14_n_0 ),
        .O(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_14 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [20]),
        .I1(\icmp_ln42_1_reg_7907_reg[0]__0 [7]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [27]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [18]),
        .O(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_2 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [21]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_3 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [23]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[23]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_4 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [16]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[16]));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_5 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [29]),
        .I1(\icmp_ln42_1_reg_7907_reg[0]__0 [4]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [8]),
        .O(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCD)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_6 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [9]),
        .I1(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8_n_0 ),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [13]),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [2]),
        .I4(\icmp_ln42_1_reg_7907_reg[0]__0 [5]),
        .I5(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_9_n_0 ),
        .O(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_7 
       (.I0(p_0_in[0]),
        .I1(\icmp_ln42_1_reg_7907_reg[0]__0 [1]),
        .I2(p_0_in__1[28]),
        .I3(p_0_in__1[24]),
        .I4(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_12_n_0 ),
        .I5(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_13_n_0 ),
        .O(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8 
       (.I0(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_9 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [12]),
        .I1(\icmp_ln42_1_reg_7907_reg[0]__0 [11]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [25]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [15]),
        .O(\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_7897[0]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_7897[1]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_7897[2]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_7897[3]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_7897[4]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_7897[5]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \lshr_ln_reg_7897[6]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(icmp_ln86_fu_4128_p2),
        .I1(cmp123_reg_712),
        .O(mask_last_fu_4134_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_10 
       (.I0(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [14]),
        .I1(p_0_in__1[15]),
        .I2(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [16]),
        .I3(p_0_in__1[17]),
        .I4(p_0_in__1[16]),
        .I5(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [15]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_11 
       (.I0(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [11]),
        .I1(p_0_in__1[12]),
        .I2(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [13]),
        .I3(p_0_in__1[14]),
        .I4(p_0_in__1[13]),
        .I5(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [12]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_12 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [27]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[27]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_13 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [29]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[29]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_14 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [25]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[25]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_15 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [26]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[26]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_16 
       (.I0(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [8]),
        .I1(p_0_in[9]),
        .I2(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [10]),
        .I3(p_0_in__1[11]),
        .I4(p_0_in[10]),
        .I5(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [9]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_17 
       (.I0(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [5]),
        .I1(p_0_in[6]),
        .I2(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [7]),
        .I3(p_0_in[8]),
        .I4(p_0_in[7]),
        .I5(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [6]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_18 
       (.I0(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [2]),
        .I1(p_0_in[3]),
        .I2(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [4]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [3]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_19 
       (.I0(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [0]),
        .I1(p_0_in[1]),
        .I2(sub_reg_674[0]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [1]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_19_n_0 ));
  CARRY4 \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2 
       (.CI(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_0 ),
        .CO({\NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_CO_UNCONNECTED [3],icmp_ln86_fu_4128_p2,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_n_2 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_4_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_5_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_20 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [22]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[22]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_21 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [19]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[19]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_22 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [18]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_23 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [20]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[20]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_24 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_25 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [17]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[17]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_26 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_27 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[14]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_28 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [13]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[13]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_29 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[11]));
  CARRY4 \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3 
       (.CI(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_0 ),
        .CO({\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_1 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_2 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_O_UNCONNECTED [3:0]),
        .S({\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_8_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_9_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_10_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_11_n_0 }));
  LUT5 #(
    .INIT(32'h04445111)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_4 
       (.I0(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [30]),
        .I1(\icmp_ln42_1_reg_7907_reg[0]__0 [30]),
        .I2(ap_loop_init_int),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I4(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [29]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_5 
       (.I0(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [26]),
        .I1(p_0_in__1[27]),
        .I2(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [28]),
        .I3(p_0_in__1[29]),
        .I4(p_0_in__1[28]),
        .I5(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [27]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_6 
       (.I0(p_0_in__1[25]),
        .I1(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [24]),
        .I2(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [23]),
        .I3(p_0_in__1[24]),
        .I4(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [25]),
        .I5(p_0_in__1[26]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_6_n_0 ));
  CARRY4 \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7 
       (.CI(1'b0),
        .CO({\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_1 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_2 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_O_UNCONNECTED [3:0]),
        .S({\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_16_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_17_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_18_n_0 ,\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_19_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_8 
       (.I0(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [20]),
        .I1(p_0_in__1[21]),
        .I2(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [22]),
        .I3(p_0_in__1[23]),
        .I4(p_0_in__1[22]),
        .I5(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [21]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_9 
       (.I0(p_0_in__1[19]),
        .I1(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [18]),
        .I2(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [17]),
        .I3(p_0_in__1[18]),
        .I4(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0 [19]),
        .I5(p_0_in__1[20]),
        .O(\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln29_reg_7864[0]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln29_reg_7864[1]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln29_reg_7864[2]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln29_reg_7864[3]_i_1 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_356[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln42_1_reg_7907_reg[0]__0 [0]),
        .O(\x_fu_356_reg[30] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[12]_i_2 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[12]_i_3 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[12]_i_4 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[12]_i_5 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[16]_i_2 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [16]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[16]_i_3 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[16]_i_4 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[16]_i_5 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [13]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[20]_i_2 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [20]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[20]_i_3 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [19]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[20]_i_4 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [18]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[20]_i_5 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [17]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[24]_i_2 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [24]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[24]_i_3 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [23]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[24]_i_4 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [22]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[24]_i_5 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [21]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[28]_i_2 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [28]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[28]_i_3 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [27]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[28]_i_4 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [26]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[28]_i_5 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [25]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[28]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \x_fu_356[30]_i_1 
       (.I0(ap_loop_init_int),
        .I1(icmp_ln29_fu_4076_p2),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_10 
       (.I0(\x_fu_356_reg[30]_i_4_0 [27]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [27]),
        .I4(\x_fu_356_reg[30]_i_4_0 [26]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [26]),
        .O(\x_fu_356[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_11 
       (.I0(\x_fu_356_reg[30]_i_4_0 [25]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [25]),
        .I4(\x_fu_356_reg[30]_i_4_0 [24]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [24]),
        .O(\x_fu_356[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h04445111)) 
    \x_fu_356[30]_i_12 
       (.I0(\x_fu_356_reg[30]_i_4_0 [31]),
        .I1(\icmp_ln42_1_reg_7907_reg[0]__0 [30]),
        .I2(ap_loop_init_int),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I4(\x_fu_356_reg[30]_i_4_0 [30]),
        .O(\x_fu_356[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_13 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [29]),
        .I1(\x_fu_356_reg[30]_i_4_0 [29]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [28]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [28]),
        .O(\x_fu_356[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_14 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [27]),
        .I1(\x_fu_356_reg[30]_i_4_0 [27]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [26]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [26]),
        .O(\x_fu_356[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_15 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [25]),
        .I1(\x_fu_356_reg[30]_i_4_0 [25]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [24]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [24]),
        .O(\x_fu_356[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_17 
       (.I0(\x_fu_356_reg[30]_i_4_0 [23]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [23]),
        .I4(\x_fu_356_reg[30]_i_4_0 [22]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [22]),
        .O(\x_fu_356[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F00FF8F8F00)) 
    \x_fu_356[30]_i_18 
       (.I0(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [21]),
        .I3(\x_fu_356_reg[30]_i_4_0 [21]),
        .I4(\x_fu_356_reg[30]_i_4_0 [20]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [20]),
        .O(\x_fu_356[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_19 
       (.I0(\x_fu_356_reg[30]_i_4_0 [19]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [19]),
        .I4(\x_fu_356_reg[30]_i_4_0 [18]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [18]),
        .O(\x_fu_356[30]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_fu_356[30]_i_2 
       (.I0(icmp_ln29_fu_4076_p2),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_20 
       (.I0(\x_fu_356_reg[30]_i_4_0 [17]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [17]),
        .I4(\x_fu_356_reg[30]_i_4_0 [16]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [16]),
        .O(\x_fu_356[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_21 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [23]),
        .I1(\x_fu_356_reg[30]_i_4_0 [23]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [22]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [22]),
        .O(\x_fu_356[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_22 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [21]),
        .I1(\x_fu_356_reg[30]_i_4_0 [21]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [20]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [20]),
        .O(\x_fu_356[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_23 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [19]),
        .I1(\x_fu_356_reg[30]_i_4_0 [19]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [18]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [18]),
        .O(\x_fu_356[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_24 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [17]),
        .I1(\x_fu_356_reg[30]_i_4_0 [17]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [16]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [16]),
        .O(\x_fu_356[30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F00FF8F8F00)) 
    \x_fu_356[30]_i_26 
       (.I0(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [15]),
        .I3(\x_fu_356_reg[30]_i_4_0 [15]),
        .I4(\x_fu_356_reg[30]_i_4_0 [14]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [14]),
        .O(\x_fu_356[30]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_27 
       (.I0(\x_fu_356_reg[30]_i_4_0 [13]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [13]),
        .I4(\x_fu_356_reg[30]_i_4_0 [12]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [12]),
        .O(\x_fu_356[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_28 
       (.I0(\x_fu_356_reg[30]_i_4_0 [11]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [11]),
        .I4(\x_fu_356_reg[30]_i_4_0 [10]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [10]),
        .O(\x_fu_356[30]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_29 
       (.I0(\x_fu_356_reg[30]_i_4_0 [9]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [9]),
        .I4(\x_fu_356_reg[30]_i_4_0 [8]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [8]),
        .O(\x_fu_356[30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_30 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [15]),
        .I1(\x_fu_356_reg[30]_i_4_0 [15]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [14]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [14]),
        .O(\x_fu_356[30]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_31 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [13]),
        .I1(\x_fu_356_reg[30]_i_4_0 [13]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [12]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [12]),
        .O(\x_fu_356[30]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_32 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [11]),
        .I1(\x_fu_356_reg[30]_i_4_0 [11]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [10]),
        .O(\x_fu_356[30]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_33 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [9]),
        .I1(\x_fu_356_reg[30]_i_4_0 [9]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [8]),
        .O(\x_fu_356[30]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_34 
       (.I0(\x_fu_356_reg[30]_i_4_0 [7]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [7]),
        .I4(\x_fu_356_reg[30]_i_4_0 [6]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [6]),
        .O(\x_fu_356[30]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_35 
       (.I0(\x_fu_356_reg[30]_i_4_0 [5]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [5]),
        .I4(\x_fu_356_reg[30]_i_4_0 [4]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [4]),
        .O(\x_fu_356[30]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_36 
       (.I0(\x_fu_356_reg[30]_i_4_0 [3]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [3]),
        .I4(\x_fu_356_reg[30]_i_4_0 [2]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [2]),
        .O(\x_fu_356[30]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_37 
       (.I0(\x_fu_356_reg[30]_i_4_0 [1]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [1]),
        .I4(\x_fu_356_reg[30]_i_4_0 [0]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [0]),
        .O(\x_fu_356[30]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_38 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [7]),
        .I1(\x_fu_356_reg[30]_i_4_0 [7]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [6]),
        .O(\x_fu_356[30]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_39 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [5]),
        .I1(\x_fu_356_reg[30]_i_4_0 [5]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [4]),
        .O(\x_fu_356[30]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_40 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [3]),
        .I1(\x_fu_356_reg[30]_i_4_0 [3]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [2]),
        .O(\x_fu_356[30]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \x_fu_356[30]_i_41 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [1]),
        .I1(\x_fu_356_reg[30]_i_4_0 [1]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I5(\x_fu_356_reg[30]_i_4_0 [0]),
        .O(\x_fu_356[30]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[30]_i_5 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [30]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(p_0_in__1[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[30]_i_6 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [29]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h44040404)) 
    \x_fu_356[30]_i_8 
       (.I0(\x_fu_356_reg[30]_i_4_0 [31]),
        .I1(\x_fu_356_reg[30]_i_4_0 [30]),
        .I2(\icmp_ln42_1_reg_7907_reg[0]__0 [30]),
        .I3(ap_loop_init_int),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \x_fu_356[30]_i_9 
       (.I0(\x_fu_356_reg[30]_i_4_0 [29]),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln42_1_reg_7907_reg[0]__0 [29]),
        .I4(\x_fu_356_reg[30]_i_4_0 [28]),
        .I5(\icmp_ln42_1_reg_7907_reg[0]__0 [28]),
        .O(\x_fu_356[30]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[4]_i_2 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[4]_i_3 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[4]_i_4 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[4]_i_5 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[8]_i_2 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[8]_i_3 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[8]_i_4 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_356[8]_i_5 
       (.I0(\icmp_ln42_1_reg_7907_reg[0]__0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg),
        .O(\x_fu_356[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_356_reg[12]_i_1 
       (.CI(\x_fu_356_reg[8]_i_1_n_0 ),
        .CO({\x_fu_356_reg[12]_i_1_n_0 ,\x_fu_356_reg[12]_i_1_n_1 ,\x_fu_356_reg[12]_i_1_n_2 ,\x_fu_356_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_356_reg[30] [12:9]),
        .S({\x_fu_356[12]_i_2_n_0 ,\x_fu_356[12]_i_3_n_0 ,\x_fu_356[12]_i_4_n_0 ,\x_fu_356[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_356_reg[16]_i_1 
       (.CI(\x_fu_356_reg[12]_i_1_n_0 ),
        .CO({\x_fu_356_reg[16]_i_1_n_0 ,\x_fu_356_reg[16]_i_1_n_1 ,\x_fu_356_reg[16]_i_1_n_2 ,\x_fu_356_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_356_reg[30] [16:13]),
        .S({\x_fu_356[16]_i_2_n_0 ,\x_fu_356[16]_i_3_n_0 ,\x_fu_356[16]_i_4_n_0 ,\x_fu_356[16]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_356_reg[20]_i_1 
       (.CI(\x_fu_356_reg[16]_i_1_n_0 ),
        .CO({\x_fu_356_reg[20]_i_1_n_0 ,\x_fu_356_reg[20]_i_1_n_1 ,\x_fu_356_reg[20]_i_1_n_2 ,\x_fu_356_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_356_reg[30] [20:17]),
        .S({\x_fu_356[20]_i_2_n_0 ,\x_fu_356[20]_i_3_n_0 ,\x_fu_356[20]_i_4_n_0 ,\x_fu_356[20]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_356_reg[24]_i_1 
       (.CI(\x_fu_356_reg[20]_i_1_n_0 ),
        .CO({\x_fu_356_reg[24]_i_1_n_0 ,\x_fu_356_reg[24]_i_1_n_1 ,\x_fu_356_reg[24]_i_1_n_2 ,\x_fu_356_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_356_reg[30] [24:21]),
        .S({\x_fu_356[24]_i_2_n_0 ,\x_fu_356[24]_i_3_n_0 ,\x_fu_356[24]_i_4_n_0 ,\x_fu_356[24]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_356_reg[28]_i_1 
       (.CI(\x_fu_356_reg[24]_i_1_n_0 ),
        .CO({\x_fu_356_reg[28]_i_1_n_0 ,\x_fu_356_reg[28]_i_1_n_1 ,\x_fu_356_reg[28]_i_1_n_2 ,\x_fu_356_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_356_reg[30] [28:25]),
        .S({\x_fu_356[28]_i_2_n_0 ,\x_fu_356[28]_i_3_n_0 ,\x_fu_356[28]_i_4_n_0 ,\x_fu_356[28]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \x_fu_356_reg[30]_i_16 
       (.CI(\x_fu_356_reg[30]_i_25_n_0 ),
        .CO({\x_fu_356_reg[30]_i_16_n_0 ,\x_fu_356_reg[30]_i_16_n_1 ,\x_fu_356_reg[30]_i_16_n_2 ,\x_fu_356_reg[30]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_fu_356[30]_i_26_n_0 ,\x_fu_356[30]_i_27_n_0 ,\x_fu_356[30]_i_28_n_0 ,\x_fu_356[30]_i_29_n_0 }),
        .O(\NLW_x_fu_356_reg[30]_i_16_O_UNCONNECTED [3:0]),
        .S({\x_fu_356[30]_i_30_n_0 ,\x_fu_356[30]_i_31_n_0 ,\x_fu_356[30]_i_32_n_0 ,\x_fu_356[30]_i_33_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \x_fu_356_reg[30]_i_25 
       (.CI(1'b0),
        .CO({\x_fu_356_reg[30]_i_25_n_0 ,\x_fu_356_reg[30]_i_25_n_1 ,\x_fu_356_reg[30]_i_25_n_2 ,\x_fu_356_reg[30]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_fu_356[30]_i_34_n_0 ,\x_fu_356[30]_i_35_n_0 ,\x_fu_356[30]_i_36_n_0 ,\x_fu_356[30]_i_37_n_0 }),
        .O(\NLW_x_fu_356_reg[30]_i_25_O_UNCONNECTED [3:0]),
        .S({\x_fu_356[30]_i_38_n_0 ,\x_fu_356[30]_i_39_n_0 ,\x_fu_356[30]_i_40_n_0 ,\x_fu_356[30]_i_41_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_356_reg[30]_i_3 
       (.CI(\x_fu_356_reg[28]_i_1_n_0 ),
        .CO({\NLW_x_fu_356_reg[30]_i_3_CO_UNCONNECTED [3:1],\x_fu_356_reg[30]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_356_reg[30]_i_3_O_UNCONNECTED [3:2],\x_fu_356_reg[30] [30:29]}),
        .S({1'b0,1'b0,p_0_in__1[30],\x_fu_356[30]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \x_fu_356_reg[30]_i_4 
       (.CI(\x_fu_356_reg[30]_i_7_n_0 ),
        .CO({icmp_ln29_fu_4076_p2,\x_fu_356_reg[30]_i_4_n_1 ,\x_fu_356_reg[30]_i_4_n_2 ,\x_fu_356_reg[30]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_fu_356[30]_i_8_n_0 ,\x_fu_356[30]_i_9_n_0 ,\x_fu_356[30]_i_10_n_0 ,\x_fu_356[30]_i_11_n_0 }),
        .O(\NLW_x_fu_356_reg[30]_i_4_O_UNCONNECTED [3:0]),
        .S({\x_fu_356[30]_i_12_n_0 ,\x_fu_356[30]_i_13_n_0 ,\x_fu_356[30]_i_14_n_0 ,\x_fu_356[30]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \x_fu_356_reg[30]_i_7 
       (.CI(\x_fu_356_reg[30]_i_16_n_0 ),
        .CO({\x_fu_356_reg[30]_i_7_n_0 ,\x_fu_356_reg[30]_i_7_n_1 ,\x_fu_356_reg[30]_i_7_n_2 ,\x_fu_356_reg[30]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_fu_356[30]_i_17_n_0 ,\x_fu_356[30]_i_18_n_0 ,\x_fu_356[30]_i_19_n_0 ,\x_fu_356[30]_i_20_n_0 }),
        .O(\NLW_x_fu_356_reg[30]_i_7_O_UNCONNECTED [3:0]),
        .S({\x_fu_356[30]_i_21_n_0 ,\x_fu_356[30]_i_22_n_0 ,\x_fu_356[30]_i_23_n_0 ,\x_fu_356[30]_i_24_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_356_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_356_reg[4]_i_1_n_0 ,\x_fu_356_reg[4]_i_1_n_1 ,\x_fu_356_reg[4]_i_1_n_2 ,\x_fu_356_reg[4]_i_1_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_356_reg[30] [4:1]),
        .S({\x_fu_356[4]_i_2_n_0 ,\x_fu_356[4]_i_3_n_0 ,\x_fu_356[4]_i_4_n_0 ,\x_fu_356[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_356_reg[8]_i_1 
       (.CI(\x_fu_356_reg[4]_i_1_n_0 ),
        .CO({\x_fu_356_reg[8]_i_1_n_0 ,\x_fu_356_reg[8]_i_1_n_1 ,\x_fu_356_reg[8]_i_1_n_2 ,\x_fu_356_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_356_reg[30] [8:5]),
        .S({\x_fu_356[8]_i_2_n_0 ,\x_fu_356[8]_i_3_n_0 ,\x_fu_356[8]_i_4_n_0 ,\x_fu_356[8]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both
   (dst_axi_TREADY_int_regslice,
    \data_p2_reg[0]_0 ,
    dst_axi_TDATA,
    dst_axi_TVALID,
    D,
    CO,
    ap_done,
    SR,
    ap_clk,
    \data_p2_reg[0]_1 ,
    dst_axi_TREADY,
    ap_enable_reg_pp0_iter4,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_start,
    \ap_CS_fsm_reg[5]_i_2_0 ,
    \ap_CS_fsm_reg[5]_i_2_1 ,
    dst_axi_TDATA_int_regslice);
  output dst_axi_TREADY_int_regslice;
  output \data_p2_reg[0]_0 ;
  output [0:0]dst_axi_TDATA;
  output dst_axi_TVALID;
  output [1:0]D;
  output [0:0]CO;
  output ap_done;
  input [0:0]SR;
  input ap_clk;
  input \data_p2_reg[0]_1 ;
  input dst_axi_TREADY;
  input ap_enable_reg_pp0_iter4;
  input ap_block_pp0_stage0_subdone;
  input [2:0]Q;
  input ap_start;
  input [31:0]\ap_CS_fsm_reg[5]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[5]_i_2_1 ;
  input [0:0]dst_axi_TDATA_int_regslice;

  wire [0:0]CO;
  wire [1:0]D;
  wire \FSM_sequential_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_state[1]_i_1__2_n_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ack_in_t_i_1__2_n_0;
  wire \ap_CS_fsm[5]_i_10_n_0 ;
  wire \ap_CS_fsm[5]_i_11_n_0 ;
  wire \ap_CS_fsm[5]_i_13_n_0 ;
  wire \ap_CS_fsm[5]_i_14_n_0 ;
  wire \ap_CS_fsm[5]_i_15_n_0 ;
  wire \ap_CS_fsm[5]_i_16_n_0 ;
  wire \ap_CS_fsm[5]_i_17_n_0 ;
  wire \ap_CS_fsm[5]_i_18_n_0 ;
  wire \ap_CS_fsm[5]_i_19_n_0 ;
  wire \ap_CS_fsm[5]_i_20_n_0 ;
  wire \ap_CS_fsm[5]_i_22_n_0 ;
  wire \ap_CS_fsm[5]_i_23_n_0 ;
  wire \ap_CS_fsm[5]_i_24_n_0 ;
  wire \ap_CS_fsm[5]_i_25_n_0 ;
  wire \ap_CS_fsm[5]_i_26_n_0 ;
  wire \ap_CS_fsm[5]_i_27_n_0 ;
  wire \ap_CS_fsm[5]_i_28_n_0 ;
  wire \ap_CS_fsm[5]_i_29_n_0 ;
  wire \ap_CS_fsm[5]_i_30_n_0 ;
  wire \ap_CS_fsm[5]_i_31_n_0 ;
  wire \ap_CS_fsm[5]_i_32_n_0 ;
  wire \ap_CS_fsm[5]_i_33_n_0 ;
  wire \ap_CS_fsm[5]_i_34_n_0 ;
  wire \ap_CS_fsm[5]_i_35_n_0 ;
  wire \ap_CS_fsm[5]_i_36_n_0 ;
  wire \ap_CS_fsm[5]_i_37_n_0 ;
  wire \ap_CS_fsm[5]_i_4_n_0 ;
  wire \ap_CS_fsm[5]_i_5_n_0 ;
  wire \ap_CS_fsm[5]_i_6_n_0 ;
  wire \ap_CS_fsm[5]_i_7_n_0 ;
  wire \ap_CS_fsm[5]_i_8_n_0 ;
  wire \ap_CS_fsm[5]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_21_n_3 ;
  wire [31:0]\ap_CS_fsm_reg[5]_i_2_0 ;
  wire [30:0]\ap_CS_fsm_reg[5]_i_2_1 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_3 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter4;
  wire ap_start;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire [0:0]dst_axi_TDATA;
  wire [0:0]dst_axi_TDATA_int_regslice;
  wire dst_axi_TREADY;
  wire dst_axi_TREADY_int_regslice;
  wire dst_axi_TVALID;
  wire load_p1;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAEEEFFFF)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(dst_axi_TREADY),
        .I1(state__0[0]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFCCC4C4C4C4C4C4C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(dst_axi_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(dst_axi_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\FSM_sequential_state[1]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__2_n_0 ),
        .Q(state__0[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__2_n_0 ),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBF00FFFFFFAAFF00)) 
    ack_in_t_i_1__2
       (.I0(dst_axi_TREADY),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(dst_axi_TREADY_int_regslice),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(ack_in_t_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_0),
        .Q(dst_axi_TREADY_int_regslice),
        .R(SR));
  LUT6 #(
    .INIT(64'hF2F222F222F222F2)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(dst_axi_TREADY),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2222F222F222F222)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Q[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(dst_axi_TREADY),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_10 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [26]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [26]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [27]),
        .O(\ap_CS_fsm[5]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_11 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [24]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [24]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [25]),
        .O(\ap_CS_fsm[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_13 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [22]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [22]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [23]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [23]),
        .O(\ap_CS_fsm[5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_14 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [20]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [20]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [21]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [21]),
        .O(\ap_CS_fsm[5]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_15 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [18]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [18]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [19]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [19]),
        .O(\ap_CS_fsm[5]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_16 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [16]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [16]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [17]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [17]),
        .O(\ap_CS_fsm[5]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_17 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [22]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [22]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [23]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [23]),
        .O(\ap_CS_fsm[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_18 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [20]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [20]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [21]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [21]),
        .O(\ap_CS_fsm[5]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_19 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [18]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [18]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [19]),
        .O(\ap_CS_fsm[5]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_20 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [16]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [16]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [17]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [17]),
        .O(\ap_CS_fsm[5]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_22 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [14]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [14]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [15]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [15]),
        .O(\ap_CS_fsm[5]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_23 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [12]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [12]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [13]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [13]),
        .O(\ap_CS_fsm[5]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_24 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [10]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [10]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [11]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [11]),
        .O(\ap_CS_fsm[5]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_25 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [8]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [8]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [9]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [9]),
        .O(\ap_CS_fsm[5]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_26 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [14]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [14]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [15]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [15]),
        .O(\ap_CS_fsm[5]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_27 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [12]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [12]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [13]),
        .O(\ap_CS_fsm[5]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_28 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [10]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [10]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [11]),
        .O(\ap_CS_fsm[5]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_29 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [8]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [8]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [9]),
        .O(\ap_CS_fsm[5]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_30 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [6]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [6]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [7]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [7]),
        .O(\ap_CS_fsm[5]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_31 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [4]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [4]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [5]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [5]),
        .O(\ap_CS_fsm[5]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_32 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [2]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [2]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [3]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [3]),
        .O(\ap_CS_fsm[5]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_33 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [0]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [0]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [1]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [1]),
        .O(\ap_CS_fsm[5]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_34 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [6]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [6]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [7]),
        .O(\ap_CS_fsm[5]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_35 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [4]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [4]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [5]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [5]),
        .O(\ap_CS_fsm[5]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_36 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [2]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [2]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [3]),
        .O(\ap_CS_fsm[5]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_37 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [0]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [0]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [1]),
        .O(\ap_CS_fsm[5]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(\ap_CS_fsm_reg[5]_i_2_1 [30]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [31]),
        .O(\ap_CS_fsm[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [28]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [28]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [29]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [29]),
        .O(\ap_CS_fsm[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [26]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [26]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [27]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [27]),
        .O(\ap_CS_fsm[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [24]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [24]),
        .I2(\ap_CS_fsm_reg[5]_i_2_1 [25]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [25]),
        .O(\ap_CS_fsm[5]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[5]_i_8 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [30]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [31]),
        .O(\ap_CS_fsm[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [28]),
        .I1(\ap_CS_fsm_reg[5]_i_2_1 [28]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [29]),
        .I3(\ap_CS_fsm_reg[5]_i_2_1 [29]),
        .O(\ap_CS_fsm[5]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_12 
       (.CI(\ap_CS_fsm_reg[5]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[5]_i_12_n_0 ,\ap_CS_fsm_reg[5]_i_12_n_1 ,\ap_CS_fsm_reg[5]_i_12_n_2 ,\ap_CS_fsm_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_22_n_0 ,\ap_CS_fsm[5]_i_23_n_0 ,\ap_CS_fsm[5]_i_24_n_0 ,\ap_CS_fsm[5]_i_25_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_26_n_0 ,\ap_CS_fsm[5]_i_27_n_0 ,\ap_CS_fsm[5]_i_28_n_0 ,\ap_CS_fsm[5]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(\ap_CS_fsm_reg[5]_i_3_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[5]_i_2_n_1 ,\ap_CS_fsm_reg[5]_i_2_n_2 ,\ap_CS_fsm_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_4_n_0 ,\ap_CS_fsm[5]_i_5_n_0 ,\ap_CS_fsm[5]_i_6_n_0 ,\ap_CS_fsm[5]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_8_n_0 ,\ap_CS_fsm[5]_i_9_n_0 ,\ap_CS_fsm[5]_i_10_n_0 ,\ap_CS_fsm[5]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_21_n_0 ,\ap_CS_fsm_reg[5]_i_21_n_1 ,\ap_CS_fsm_reg[5]_i_21_n_2 ,\ap_CS_fsm_reg[5]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_30_n_0 ,\ap_CS_fsm[5]_i_31_n_0 ,\ap_CS_fsm[5]_i_32_n_0 ,\ap_CS_fsm[5]_i_33_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_34_n_0 ,\ap_CS_fsm[5]_i_35_n_0 ,\ap_CS_fsm[5]_i_36_n_0 ,\ap_CS_fsm[5]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_3 
       (.CI(\ap_CS_fsm_reg[5]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[5]_i_3_n_0 ,\ap_CS_fsm_reg[5]_i_3_n_1 ,\ap_CS_fsm_reg[5]_i_3_n_2 ,\ap_CS_fsm_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_13_n_0 ,\ap_CS_fsm[5]_i_14_n_0 ,\ap_CS_fsm[5]_i_15_n_0 ,\ap_CS_fsm[5]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_17_n_0 ,\ap_CS_fsm[5]_i_18_n_0 ,\ap_CS_fsm[5]_i_19_n_0 ,\ap_CS_fsm[5]_i_20_n_0 }));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(dst_axi_TDATA_int_regslice),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(load_p1),
        .I5(dst_axi_TDATA),
        .O(\data_p1[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hE2224000)) 
    \data_p1[0]_i_2__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(dst_axi_TREADY),
        .O(load_p1));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(dst_axi_TDATA),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_1 ),
        .Q(\data_p2_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(dst_axi_TREADY),
        .O(ap_done));
  LUT6 #(
    .INIT(64'hFCCC4C4C4C4C4C4C)) 
    \state[0]_i_1 
       (.I0(dst_axi_TREADY),
        .I1(dst_axi_TVALID),
        .I2(state),
        .I3(dst_axi_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEFFFF)) 
    \state[1]_i_1 
       (.I0(dst_axi_TREADY),
        .I1(state),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(dst_axi_TVALID),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(dst_axi_TVALID),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fast_ip_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both_1
   (ack_in_t_reg_0,
    Q,
    \state_reg[1]_0 ,
    \data_p1_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    src_axi_TVALID,
    ack_in_t_reg_1,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter1,
    grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY,
    src_axi_TDATA,
    D,
    \state_reg[1]_1 );
  output ack_in_t_reg_0;
  output [1:0]Q;
  output [1:0]\state_reg[1]_0 ;
  output [7:0]\data_p1_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input src_axi_TVALID;
  input [0:0]ack_in_t_reg_1;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter1;
  input grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY;
  input [7:0]src_axi_TDATA;
  input [0:0]D;
  input [0:0]\state_reg[1]_1 ;

  wire [0:0]D;
  wire \FSM_sequential_state[1]_i_1__3_n_0 ;
  wire [1:0]Q;
  wire ack_in_t_i_2_n_0;
  wire ack_in_t_reg_0;
  wire [0:0]ack_in_t_reg_1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire [7:0]\data_p1_reg[7]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY;
  wire load_p1;
  wire load_p2;
  wire [7:0]p_0_in;
  wire [7:0]src_axi_TDATA;
  wire src_axi_TVALID;
  wire \state[0]_i_1__0_n_0 ;
  wire [1:0]\state_reg[1]_0 ;
  wire [0:0]\state_reg[1]_1 ;

  LUT6 #(
    .INIT(64'hFFF0F0F070F070F0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(ack_in_t_reg_1),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ack_in_t_reg_0),
        .I5(src_axi_TVALID),
        .O(\FSM_sequential_state[1]_i_1__3_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F00FFFFFF88FF00)) 
    ack_in_t_i_2
       (.I0(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .I1(ack_in_t_reg_1),
        .I2(src_axi_TVALID),
        .I3(ack_in_t_reg_0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(ack_in_t_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_2_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(src_axi_TDATA[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(src_axi_TDATA[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(src_axi_TDATA[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(src_axi_TDATA[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(src_axi_TDATA[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(src_axi_TDATA[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(src_axi_TDATA[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hE240404040404040)) 
    \data_p1[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(src_axi_TVALID),
        .I3(ack_in_t_reg_1),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(ap_enable_reg_pp0_iter1),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(src_axi_TDATA[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(\data_p1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(\data_p1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(\data_p1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(\data_p1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(\data_p1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(\data_p1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(\data_p1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(\data_p1_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(src_axi_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(src_axi_TDATA[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(src_axi_TDATA[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(src_axi_TDATA[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(src_axi_TDATA[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(src_axi_TDATA[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(src_axi_TDATA[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(src_axi_TDATA[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(src_axi_TDATA[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0F0F070F070F0)) 
    \state[0]_i_1__0 
       (.I0(ack_in_t_reg_1),
        .I1(grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY),
        .I2(\state_reg[1]_0 [0]),
        .I3(\state_reg[1]_0 [1]),
        .I4(ack_in_t_reg_0),
        .I5(src_axi_TVALID),
        .O(\state[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state_reg[1]_1 ),
        .Q(\state_reg[1]_0 [1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fast_ip_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0
   (ack_in_t_reg_0,
    data_p2,
    dst_axi_TKEEP,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    Q,
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID,
    dst_axi_TKEEP_reg,
    dst_axi_TREADY,
    ap_enable_reg_pp0_iter4,
    ap_block_pp0_stage0_subdone);
  output ack_in_t_reg_0;
  output [0:0]data_p2;
  output [0:0]dst_axi_TKEEP;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]Q;
  input grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID;
  input [0:0]dst_axi_TKEEP_reg;
  input dst_axi_TREADY;
  input ap_enable_reg_pp0_iter4;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]Q;
  wire ack_in_t_i_1_n_0;
  wire ack_in_t_reg_0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__3_n_0 ;
  wire \data_p1[0]_i_2__1_n_0 ;
  wire [0:0]data_p2;
  wire \data_p2_reg[0]_0 ;
  wire [0:0]dst_axi_TKEEP;
  wire [0:0]dst_axi_TKEEP_reg;
  wire dst_axi_TREADY;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'hAEEEFFFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(dst_axi_TREADY),
        .I1(state__0[0]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'hFCCC4C4C4C4C4C4C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(dst_axi_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_block_pp0_stage0_subdone),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBF00FFFFFFAAFF00)) 
    ack_in_t_i_1
       (.I0(dst_axi_TREADY),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ack_in_t_reg_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(ack_in_t_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__3 
       (.I0(\data_p1[0]_i_2__1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID),
        .I4(dst_axi_TREADY),
        .I5(dst_axi_TKEEP),
        .O(\data_p1[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB080808)) 
    \data_p1[0]_i_2__1 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(Q),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID),
        .I5(dst_axi_TKEEP_reg),
        .O(\data_p1[0]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__3_n_0 ),
        .Q(dst_axi_TKEEP),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fast_ip_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0_0
   (ack_in_t_reg_0,
    data_p2,
    dst_axi_TSTRB,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    Q,
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID,
    dst_axi_TSTRB_reg,
    dst_axi_TREADY,
    ap_enable_reg_pp0_iter4,
    ap_block_pp0_stage0_subdone);
  output ack_in_t_reg_0;
  output [0:0]data_p2;
  output [0:0]dst_axi_TSTRB;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]Q;
  input grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID;
  input [0:0]dst_axi_TSTRB_reg;
  input dst_axi_TREADY;
  input ap_enable_reg_pp0_iter4;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]Q;
  wire ack_in_t_i_1__0_n_0;
  wire ack_in_t_reg_0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__2_n_0 ;
  wire \data_p1[0]_i_2__0_n_0 ;
  wire [0:0]data_p2;
  wire \data_p2_reg[0]_0 ;
  wire dst_axi_TREADY;
  wire [0:0]dst_axi_TSTRB;
  wire [0:0]dst_axi_TSTRB_reg;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'hAEEEFFFF)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(dst_axi_TREADY),
        .I1(state__0[0]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'hFCCC4C4C4C4C4C4C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(dst_axi_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_block_pp0_stage0_subdone),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBF00FFFFFFAAFF00)) 
    ack_in_t_i_1__0
       (.I0(dst_axi_TREADY),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ack_in_t_reg_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(ack_in_t_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p1[0]_i_2__0_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID),
        .I4(dst_axi_TREADY),
        .I5(dst_axi_TSTRB),
        .O(\data_p1[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB080808)) 
    \data_p1[0]_i_2__0 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(Q),
        .I4(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID),
        .I5(dst_axi_TSTRB_reg),
        .O(\data_p1[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__2_n_0 ),
        .Q(dst_axi_TSTRB),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fast_ip_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized1
   (ack_in_t_reg_0,
    data_p2,
    dst_axi_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST,
    dst_axi_TDATA_reg1,
    dst_axi_TLAST_reg,
    dst_axi_TREADY,
    ap_enable_reg_pp0_iter4,
    ap_block_pp0_stage0_subdone,
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]dst_axi_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST;
  input dst_axi_TDATA_reg1;
  input dst_axi_TLAST_reg;
  input dst_axi_TREADY;
  input ap_enable_reg_pp0_iter4;
  input ap_block_pp0_stage0_subdone;
  input grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID;

  wire ack_in_t_i_1__1_n_0;
  wire ack_in_t_reg_0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[0]_i_2_n_0 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire dst_axi_TDATA_reg1;
  wire [0:0]dst_axi_TLAST;
  wire dst_axi_TLAST_reg;
  wire dst_axi_TREADY;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST;
  wire grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'hAEEEFFFF)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(dst_axi_TREADY),
        .I1(state__0[0]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'hFCCC4C4C4C4C4C4C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(dst_axi_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_block_pp0_stage0_subdone),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBF00FFFFFFAAFF00)) 
    ack_in_t_i_1__1
       (.I0(dst_axi_TREADY),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ack_in_t_reg_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(ack_in_t_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1[0]_i_2_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID),
        .I4(dst_axi_TREADY),
        .I5(dst_axi_TLAST),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_2 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST),
        .I4(dst_axi_TDATA_reg1),
        .I5(dst_axi_TLAST_reg),
        .O(\data_p1[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(dst_axi_TLAST),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
