

================================================================
== Vitis HLS Report for 'MLP_PE_147'
================================================================
* Date:           Mon Apr 12 16:08:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      316|      316|  3.160 us|  3.160 us|  316|  316|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1  |      314|      314|        16|          1|          1|   300|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      147|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|      340|      257|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      115|    -|
|Register             |        -|     -|      157|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      497|      551|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+------------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_54_1_1_U86      |mul_32s_32s_54_1_1      |        0|   0|    0|   20|    0|
    |urem_11ns_11ns_11_15_1_U85  |urem_11ns_11ns_11_15_1  |        0|   0|  340|  237|    0|
    +----------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                       |                        |        0|   0|  340|  257|    0|
    +----------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1118_fu_179_p2                |         +|   0|  0|  20|          13|          13|
    |add_ln86_fu_155_p2                  |         +|   0|  0|  16|           9|           1|
    |ret_V_fu_228_p2                     |         +|   0|  0|  61|          54|          54|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |icmp_ln86_fu_161_p2                 |      icmp|   0|  0|  11|           9|           9|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter15  |        or|   0|  0|   2|           1|           1|
    |select_ln92_fu_256_p3               |    select|   0|  0|  31|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 147|          90|          83|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15         |  14|          3|    1|          3|
    |i_reg_134                        |   9|          2|    9|         18|
    |lhs_reg_145                      |   9|          2|   32|         64|
    |mlp_1_bias_V_load_loc_blk_n      |   9|          2|    1|          2|
    |mlp_1_bias_V_load_loc_out_blk_n  |   9|          2|    1|          2|
    |mlp_1_weight_fifo_2_V_V_blk_n    |   9|          2|    1|          2|
    |mlp_1_weight_fifo_3_V_V_blk_n    |   9|          2|    1|          2|
    |mlp_out_local5                   |   9|          2|   31|         62|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 115|         25|   80|        163|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_reg_134                 |   9|   0|    9|          0|
    |icmp_ln86_reg_275         |   1|   0|    1|          0|
    |lhs_reg_145               |  32|   0|   32|          0|
    |mlp_out_local5_preg       |  31|   0|   31|          0|
    |icmp_ln86_reg_275         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 157|  32|   94|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|                 MLP_PE.147|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|                 MLP_PE.147|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|                 MLP_PE.147|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|                 MLP_PE.147|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|                 MLP_PE.147|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|                 MLP_PE.147|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|                 MLP_PE.147|  return value|
|mlp_in_local2_address0            |  out|   10|   ap_memory|              mlp_in_local2|         array|
|mlp_in_local2_ce0                 |  out|    1|   ap_memory|              mlp_in_local2|         array|
|mlp_in_local2_q0                  |   in|   32|   ap_memory|              mlp_in_local2|         array|
|mlp_1_weight_fifo_2_V_V_dout      |   in|   32|     ap_fifo|    mlp_1_weight_fifo_2_V_V|       pointer|
|mlp_1_weight_fifo_2_V_V_empty_n   |   in|    1|     ap_fifo|    mlp_1_weight_fifo_2_V_V|       pointer|
|mlp_1_weight_fifo_2_V_V_read      |  out|    1|     ap_fifo|    mlp_1_weight_fifo_2_V_V|       pointer|
|mlp_1_weight_fifo_3_V_V_din       |  out|   32|     ap_fifo|    mlp_1_weight_fifo_3_V_V|       pointer|
|mlp_1_weight_fifo_3_V_V_full_n    |   in|    1|     ap_fifo|    mlp_1_weight_fifo_3_V_V|       pointer|
|mlp_1_weight_fifo_3_V_V_write     |  out|    1|     ap_fifo|    mlp_1_weight_fifo_3_V_V|       pointer|
|mlp_1_bias_V_load_loc_dout        |   in|   32|     ap_fifo|      mlp_1_bias_V_load_loc|       pointer|
|mlp_1_bias_V_load_loc_empty_n     |   in|    1|     ap_fifo|      mlp_1_bias_V_load_loc|       pointer|
|mlp_1_bias_V_load_loc_read        |  out|    1|     ap_fifo|      mlp_1_bias_V_load_loc|       pointer|
|mlp_out_local5                    |  out|   31|      ap_vld|             mlp_out_local5|       pointer|
|mlp_out_local5_ap_vld             |  out|    1|      ap_vld|             mlp_out_local5|       pointer|
|mlp_1_bias_V_load_loc_out_din     |  out|   32|     ap_fifo|  mlp_1_bias_V_load_loc_out|       pointer|
|mlp_1_bias_V_load_loc_out_full_n  |   in|    1|     ap_fifo|  mlp_1_bias_V_load_loc_out|       pointer|
|mlp_1_bias_V_load_loc_out_write   |  out|    1|     ap_fifo|  mlp_1_bias_V_load_loc_out|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_2_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_3_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.39ns)   --->   "%mlp_1_bias_V_load_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mlp_1_bias_V_load_loc"   --->   Operation 22 'read' 'mlp_1_bias_V_load_loc_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mlp_1_bias_V_load_loc_out, i32 %mlp_1_bias_V_load_loc_read"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_3_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_weight_fifo_2_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 27 'br' 'br_ln86' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i9 0, void %entry, i9 %add_ln86, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.71ns)   --->   "%add_ln86 = add i9 %i, i9 1" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 29 'add' 'add_ln86' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.59ns)   --->   "%icmp_ln86 = icmp_eq  i9 %i, i9 300" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 30 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i, void %.exit" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 31 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %i, i2 0"   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i11 %shl_ln"   --->   Operation 33 'zext' 'zext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.75ns)   --->   "%add_ln1118 = add i13 %zext_ln1118, i13 4800"   --->   Operation 34 'add' 'add_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1118, i32 2, i32 12"   --->   Operation 35 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 36 [15/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 36 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.95>
ST_3 : Operation 37 [14/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 37 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.95>
ST_4 : Operation 38 [13/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 38 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 39 [12/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 39 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 40 [11/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 40 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 41 [10/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 41 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 42 [9/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 42 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 43 [8/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 43 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 44 [7/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 44 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 45 [6/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 45 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 46 [5/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 46 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 47 [4/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 47 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 48 [3/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 48 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 49 [2/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 49 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%lhs = phi i32 %mlp_1_bias_V_load_loc_read, void %entry, i32 %trunc_ln9, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i"   --->   Operation 50 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/15] (0.95ns)   --->   "%urem_ln1118 = urem i11 %trunc_ln8, i11 600"   --->   Operation 52 'urem' 'urem_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i11 %urem_ln1118"   --->   Operation 53 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%mlp_in_local2_addr = getelementptr i32 %mlp_in_local2, i64 0, i64 %zext_ln1118_2"   --->   Operation 54 'getelementptr' 'mlp_in_local2_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 55 [2/2] (1.20ns)   --->   "%mlp_in_local2_load = load i10 %mlp_in_local2_addr"   --->   Operation 55 'load' 'mlp_in_local2_load' <Predicate = (!icmp_ln86)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>

State 17 <SV = 16> <Delay = 5.58>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 58 [1/1] (1.39ns)   --->   "%w_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mlp_1_weight_fifo_2_V_V" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'w_V' <Predicate = (!icmp_ln86)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %w_V"   --->   Operation 59 'sext' 'sext_ln1115' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 60 [1/2] (1.20ns)   --->   "%mlp_in_local2_load = load i10 %mlp_in_local2_addr"   --->   Operation 60 'load' 'mlp_in_local2_load' <Predicate = (!icmp_ln86)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %mlp_in_local2_load"   --->   Operation 61 'sext' 'sext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 62 [1/1] (3.17ns)   --->   "%r_V_4 = mul i54 %sext_ln1118, i54 %sext_ln1115"   --->   Operation 62 'mul' 'r_V_4' <Predicate = (!icmp_ln86)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %lhs, i22 0"   --->   Operation 63 'bitconcatenate' 'lhs_4' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (1.01ns)   --->   "%ret_V = add i54 %r_V_4, i54 %lhs_4"   --->   Operation 64 'add' 'ret_V' <Predicate = (!icmp_ln86)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53"   --->   Operation 65 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mlp_1_weight_fifo_3_V_V, i32 %w_V" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'write' 'write_ln174' <Predicate = (!icmp_ln86)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 0.25>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %lhs" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 68 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lhs, i32 31"   --->   Operation 69 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.25ns)   --->   "%select_ln92 = select i1 %tmp, i31 0, i31 %trunc_ln86" [GIN_compute.cpp:92->GIN_compute.cpp:113]   --->   Operation 70 'select' 'select_ln92' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %mlp_out_local5, i31 %select_ln92" [GIN_compute.cpp:92->GIN_compute.cpp:113]   --->   Operation 71 'write' 'write_ln92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mlp_in_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlp_1_weight_fifo_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_1_weight_fifo_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_1_bias_V_load_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_out_local5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mlp_1_bias_V_load_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface    ) [ 0000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000]
mlp_1_bias_V_load_loc_read (read             ) [ 0111111111111111110]
specinterface_ln0          (specinterface    ) [ 0000000000000000000]
write_ln0                  (write            ) [ 0000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000]
br_ln86                    (br               ) [ 0111111111111111110]
i                          (phi              ) [ 0010000000000000000]
add_ln86                   (add              ) [ 0111111111111111110]
icmp_ln86                  (icmp             ) [ 0011111111111111110]
br_ln86                    (br               ) [ 0000000000000000000]
shl_ln                     (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118                (zext             ) [ 0000000000000000000]
add_ln1118                 (add              ) [ 0000000000000000000]
trunc_ln8                  (partselect       ) [ 0011111111111111100]
lhs                        (phi              ) [ 0011111111111111111]
empty                      (speclooptripcount) [ 0000000000000000000]
urem_ln1118                (urem             ) [ 0000000000000000000]
zext_ln1118_2              (zext             ) [ 0000000000000000000]
mlp_in_local2_addr         (getelementptr    ) [ 0010000000000000010]
specpipeline_ln0           (specpipeline     ) [ 0000000000000000000]
specloopname_ln0           (specloopname     ) [ 0000000000000000000]
w_V                        (read             ) [ 0000000000000000000]
sext_ln1115                (sext             ) [ 0000000000000000000]
mlp_in_local2_load         (load             ) [ 0000000000000000000]
sext_ln1118                (sext             ) [ 0000000000000000000]
r_V_4                      (mul              ) [ 0000000000000000000]
lhs_4                      (bitconcatenate   ) [ 0000000000000000000]
ret_V                      (add              ) [ 0000000000000000000]
trunc_ln9                  (partselect       ) [ 0111111111111111110]
write_ln174                (write            ) [ 0000000000000000000]
br_ln0                     (br               ) [ 0111111111111111110]
trunc_ln86                 (trunc            ) [ 0000000000000000000]
tmp                        (bitselect        ) [ 0000000000000000000]
select_ln92                (select           ) [ 0000000000000000000]
write_ln92                 (write            ) [ 0000000000000000000]
ret_ln0                    (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mlp_in_local2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_in_local2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mlp_1_weight_fifo_2_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weight_fifo_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mlp_1_weight_fifo_3_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weight_fifo_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mlp_1_bias_V_load_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_V_load_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mlp_out_local5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_out_local5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mlp_1_bias_V_load_loc_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_V_load_loc_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i32.i22"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="mlp_1_bias_V_load_loc_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlp_1_bias_V_load_loc_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="w_V_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_V/17 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln174_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/17 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln92_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="31" slack="0"/>
<pin id="117" dir="0" index="2" bw="31" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/18 "/>
</bind>
</comp>

<comp id="121" class="1004" name="mlp_in_local2_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_in_local2_addr/16 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlp_in_local2_load/16 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="1"/>
<pin id="136" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="lhs_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="lhs_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="15"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs/16 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln86_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln86_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln1118_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln1118_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="13" slack="0"/>
<pin id="182" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln8_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="0" index="1" bw="13" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="0" index="3" bw="5" slack="0"/>
<pin id="190" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="11" slack="0"/>
<pin id="198" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln1118/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln1118_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/16 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln1115_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/17 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln1118_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/17 "/>
</bind>
</comp>

<comp id="214" class="1004" name="r_V_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/17 "/>
</bind>
</comp>

<comp id="220" class="1004" name="lhs_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="54" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/17 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ret_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="54" slack="0"/>
<pin id="230" dir="0" index="1" bw="54" slack="0"/>
<pin id="231" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/17 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln9_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="54" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="7" slack="0"/>
<pin id="239" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/17 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln86_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/18 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln92_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="31" slack="0"/>
<pin id="259" dir="0" index="2" bw="31" slack="0"/>
<pin id="260" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/18 "/>
</bind>
</comp>

<comp id="265" class="1005" name="mlp_1_bias_V_load_loc_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="15"/>
<pin id="267" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="mlp_1_bias_V_load_loc_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_ln86_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln86_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="279" class="1005" name="trunc_ln8_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="284" class="1005" name="mlp_in_local2_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="1"/>
<pin id="286" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mlp_in_local2_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="trunc_ln9_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="86" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="76" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="100" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="84" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="154"><net_src comp="148" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="159"><net_src comp="138" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="138" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="138" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="199"><net_src comp="185" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="209"><net_src comp="100" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="128" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="145" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="214" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="220" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="72" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="74" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="145" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="78" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="145" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="80" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="82" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="244" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="256" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="268"><net_src comp="86" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="273"><net_src comp="155" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="278"><net_src comp="161" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="185" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="287"><net_src comp="121" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="292"><net_src comp="234" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mlp_in_local2 | {}
	Port: mlp_1_weight_fifo_3_V_V | {17 }
	Port: mlp_out_local5 | {18 }
	Port: mlp_1_bias_V_load_loc_out | {1 }
 - Input state : 
	Port: MLP_PE.147 : mlp_in_local2 | {16 17 }
	Port: MLP_PE.147 : mlp_1_weight_fifo_2_V_V | {17 }
	Port: MLP_PE.147 : mlp_1_bias_V_load_loc | {1 }
	Port: MLP_PE.147 : mlp_out_local5 | {}
  - Chain level:
	State 1
	State 2
		add_ln86 : 1
		icmp_ln86 : 1
		br_ln86 : 2
		shl_ln : 1
		zext_ln1118 : 2
		add_ln1118 : 3
		trunc_ln8 : 4
		urem_ln1118 : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		zext_ln1118_2 : 1
		mlp_in_local2_addr : 2
		mlp_in_local2_load : 3
	State 17
		sext_ln1118 : 1
		r_V_4 : 2
		ret_V : 3
		trunc_ln9 : 4
	State 18
		select_ln92 : 1
		write_ln92 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   urem   |               grp_fu_195              |    0    |   340   |   237   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln86_fu_155            |    0    |    0    |    16   |
|    add   |           add_ln1118_fu_179           |    0    |    0    |    20   |
|          |              ret_V_fu_228             |    0    |    0    |    61   |
|----------|---------------------------------------|---------|---------|---------|
|  select  |           select_ln92_fu_256          |    0    |    0    |    31   |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |              r_V_4_fu_214             |    0    |    0    |    20   |
|----------|---------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln86_fu_161           |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|
|   read   | mlp_1_bias_V_load_loc_read_read_fu_86 |    0    |    0    |    0    |
|          |            w_V_read_fu_100            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |         write_ln0_write_fu_92         |    0    |    0    |    0    |
|   write  |        write_ln174_write_fu_106       |    0    |    0    |    0    |
|          |        write_ln92_write_fu_114        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|bitconcatenate|             shl_ln_fu_167             |    0    |    0    |    0    |
|          |              lhs_4_fu_220             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   zext   |           zext_ln1118_fu_175          |    0    |    0    |    0    |
|          |          zext_ln1118_2_fu_201         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|partselect|            trunc_ln8_fu_185           |    0    |    0    |    0    |
|          |            trunc_ln9_fu_234           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   sext   |           sext_ln1115_fu_206          |    0    |    0    |    0    |
|          |           sext_ln1118_fu_210          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln86_fu_244           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| bitselect|               tmp_fu_248              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    0    |   340   |   396   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln86_reg_270         |    9   |
|             i_reg_134            |    9   |
|         icmp_ln86_reg_275        |    1   |
|            lhs_reg_145           |   32   |
|mlp_1_bias_V_load_loc_read_reg_265|   32   |
|    mlp_in_local2_addr_reg_284    |   10   |
|         trunc_ln8_reg_279        |   11   |
|         trunc_ln9_reg_289        |   32   |
+----------------------------------+--------+
|               Total              |   136  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_195    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   340  |   396  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   136  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   476  |   414  |
+-----------+--------+--------+--------+--------+
