// Seed: 253964359
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    input wire id_3,
    input wire id_4,
    output wire id_5,
    output supply0 id_6,
    input wire id_7,
    input uwire id_8,
    output tri0 id_9,
    output wor id_10,
    output supply1 id_11,
    output wire id_12,
    output wor id_13,
    input supply0 id_14,
    input supply0 id_15
);
  always assume (1) id_10 = ((1));
  `define pp_17 0
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wor id_6,
    input tri id_7,
    input supply0 id_8,
    input wire id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output wor id_16,
    output tri id_17,
    input supply0 id_18,
    input supply0 id_19,
    input wand id_20,
    input uwire id_21,
    output tri0 id_22,
    input supply1 id_23,
    input wand id_24
    , id_30,
    input wor id_25,
    input supply0 id_26,
    inout tri id_27,
    output wire id_28
);
  wire id_31;
  assign id_22 = id_24;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_13,
      id_11,
      id_13,
      id_22,
      id_10,
      id_21,
      id_4,
      id_22,
      id_10,
      id_22,
      id_10,
      id_27,
      id_2,
      id_20
  );
  assign modCall_1.id_5 = 0;
endmodule
