
01_Blinker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001a4  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800034c  08000354  00010354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800034c  0800034c  00010354  2**0
                  CONTENTS
  4 .ARM          00000000  0800034c  0800034c  00010354  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800034c  08000354  00010354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800034c  0800034c  0001034c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000350  08000350  00010350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000354  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000354  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010354  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000016b  00000000  00000000  00010384  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000000d3  00000000  00000000  000104ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000050  00000000  00000000  000105c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000038  00000000  00000000  00010618  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001091  00000000  00000000  00010650  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000044d  00000000  00000000  000116e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00003e75  00000000  00000000  00011b2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000159a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000084  00000000  00000000  00015a20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000334 	.word	0x08000334

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000334 	.word	0x08000334

080001e8 <delay>:
    volatile uint32_t PULL_REG;          /* Address offset: 0x0C */
    volatile uint32_t INPUT_DATA_REG;    /* Address offset: 0x10 */
    volatile uint32_t OUTPUT_DATA_REG;   /* Address offset: 0x14 */
} GPIO_RegDef;

void delay(void) {
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
    for (volatile uint32_t i = 0; i < 500000; i++);
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e002      	b.n	80001fa <delay+0x12>
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	3301      	adds	r3, #1
 80001f8:	607b      	str	r3, [r7, #4]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a04      	ldr	r2, [pc, #16]	; (8000210 <delay+0x28>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d9f8      	bls.n	80001f4 <delay+0xc>
}
 8000202:	bf00      	nop
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	0007a11f 	.word	0x0007a11f

08000214 <main>:

int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b082      	sub	sp, #8
 8000218:	af00      	add	r7, sp, #0
	volatile GPIO_RegDef *GPIOD = (GPIO_RegDef*) (GPIOD_BASEADDR);
 800021a:	4b1d      	ldr	r3, [pc, #116]	; (8000290 <main+0x7c>)
 800021c:	607b      	str	r3, [r7, #4]
    //activate clock for PortD
    *((volatile uint32_t*) AHB1_CLOCK_BASEADDR) |= (1 << 3);
 800021e:	4b1d      	ldr	r3, [pc, #116]	; (8000294 <main+0x80>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	4a1c      	ldr	r2, [pc, #112]	; (8000294 <main+0x80>)
 8000224:	f043 0308 	orr.w	r3, r3, #8
 8000228:	6013      	str	r3, [r2, #0]

    //set PortD's I/O Direction (off.val. 0x00) to Output on Pin 12-15
    GPIOD->MODE_REG |= ((1 << 30));
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	601a      	str	r2, [r3, #0]
    GPIOD->MODE_REG |= ((1 << 28));
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	601a      	str	r2, [r3, #0]
    GPIOD->MODE_REG |= ((1 << 26));
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	601a      	str	r2, [r3, #0]
    GPIOD->MODE_REG |= ((1 << 24));
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	601a      	str	r2, [r3, #0]

    for(;;) {
        //toggle PORTD's 13th pin/ User LED
        GPIOD->OUTPUT_DATA_REG ^= (1 << 15);
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	695b      	ldr	r3, [r3, #20]
 800025e:	f483 4200 	eor.w	r2, r3, #32768	; 0x8000
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	615a      	str	r2, [r3, #20]
        GPIOD->OUTPUT_DATA_REG ^= (1 << 14);
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	695b      	ldr	r3, [r3, #20]
 800026a:	f483 4280 	eor.w	r2, r3, #16384	; 0x4000
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	615a      	str	r2, [r3, #20]
        GPIOD->OUTPUT_DATA_REG ^= (1 << 13);
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	695b      	ldr	r3, [r3, #20]
 8000276:	f483 5200 	eor.w	r2, r3, #8192	; 0x2000
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	615a      	str	r2, [r3, #20]
        GPIOD->OUTPUT_DATA_REG ^= (1 << 12);
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	695b      	ldr	r3, [r3, #20]
 8000282:	f483 5280 	eor.w	r2, r3, #4096	; 0x1000
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	615a      	str	r2, [r3, #20]
        delay();
 800028a:	f7ff ffad 	bl	80001e8 <delay>
        GPIOD->OUTPUT_DATA_REG ^= (1 << 15);
 800028e:	e7e4      	b.n	800025a <main+0x46>
 8000290:	40020c00 	.word	0x40020c00
 8000294:	40023830 	.word	0x40023830

08000298 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000298:	480d      	ldr	r0, [pc, #52]	; (80002d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800029a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800029c:	480d      	ldr	r0, [pc, #52]	; (80002d4 <LoopForever+0x6>)
  ldr r1, =_edata
 800029e:	490e      	ldr	r1, [pc, #56]	; (80002d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002a0:	4a0e      	ldr	r2, [pc, #56]	; (80002dc <LoopForever+0xe>)
  movs r3, #0
 80002a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002a4:	e002      	b.n	80002ac <LoopCopyDataInit>

080002a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002aa:	3304      	adds	r3, #4

080002ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002b0:	d3f9      	bcc.n	80002a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002b2:	4a0b      	ldr	r2, [pc, #44]	; (80002e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002b4:	4c0b      	ldr	r4, [pc, #44]	; (80002e4 <LoopForever+0x16>)
  movs r3, #0
 80002b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002b8:	e001      	b.n	80002be <LoopFillZerobss>

080002ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002bc:	3204      	adds	r2, #4

080002be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002c0:	d3fb      	bcc.n	80002ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002c2:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80002c6:	f000 f811 	bl	80002ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ca:	f7ff ffa3 	bl	8000214 <main>

080002ce <LoopForever>:

LoopForever:
    b LoopForever
 80002ce:	e7fe      	b.n	80002ce <LoopForever>
  ldr   r0, =_estack
 80002d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002d8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002dc:	08000354 	.word	0x08000354
  ldr r2, =_sbss
 80002e0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002e4:	2000001c 	.word	0x2000001c

080002e8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002e8:	e7fe      	b.n	80002e8 <ADC_IRQHandler>
	...

080002ec <__libc_init_array>:
 80002ec:	b570      	push	{r4, r5, r6, lr}
 80002ee:	4e0d      	ldr	r6, [pc, #52]	; (8000324 <__libc_init_array+0x38>)
 80002f0:	4c0d      	ldr	r4, [pc, #52]	; (8000328 <__libc_init_array+0x3c>)
 80002f2:	1ba4      	subs	r4, r4, r6
 80002f4:	10a4      	asrs	r4, r4, #2
 80002f6:	2500      	movs	r5, #0
 80002f8:	42a5      	cmp	r5, r4
 80002fa:	d109      	bne.n	8000310 <__libc_init_array+0x24>
 80002fc:	4e0b      	ldr	r6, [pc, #44]	; (800032c <__libc_init_array+0x40>)
 80002fe:	4c0c      	ldr	r4, [pc, #48]	; (8000330 <__libc_init_array+0x44>)
 8000300:	f000 f818 	bl	8000334 <_init>
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	10a4      	asrs	r4, r4, #2
 8000308:	2500      	movs	r5, #0
 800030a:	42a5      	cmp	r5, r4
 800030c:	d105      	bne.n	800031a <__libc_init_array+0x2e>
 800030e:	bd70      	pop	{r4, r5, r6, pc}
 8000310:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000314:	4798      	blx	r3
 8000316:	3501      	adds	r5, #1
 8000318:	e7ee      	b.n	80002f8 <__libc_init_array+0xc>
 800031a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800031e:	4798      	blx	r3
 8000320:	3501      	adds	r5, #1
 8000322:	e7f2      	b.n	800030a <__libc_init_array+0x1e>
 8000324:	0800034c 	.word	0x0800034c
 8000328:	0800034c 	.word	0x0800034c
 800032c:	0800034c 	.word	0x0800034c
 8000330:	08000350 	.word	0x08000350

08000334 <_init>:
 8000334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000336:	bf00      	nop
 8000338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800033a:	bc08      	pop	{r3}
 800033c:	469e      	mov	lr, r3
 800033e:	4770      	bx	lr

08000340 <_fini>:
 8000340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000342:	bf00      	nop
 8000344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000346:	bc08      	pop	{r3}
 8000348:	469e      	mov	lr, r3
 800034a:	4770      	bx	lr
