$comment
	File created using the following command:
		vcd file arch.msim.vcd -direction
$end
$date
	Wed Mar 12 11:44:18 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module shifter_vlg_vec_tst $end
$var reg 8 ! D [7:0] $end
$var reg 1 " LM $end
$var reg 1 # RM $end
$var wire 1 $ Q [7] $end
$var wire 1 % Q [6] $end
$var wire 1 & Q [5] $end
$var wire 1 ' Q [4] $end
$var wire 1 ( Q [3] $end
$var wire 1 ) Q [2] $end
$var wire 1 * Q [1] $end
$var wire 1 + Q [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 RM~combout $end
$var wire 1 4 LM~combout $end
$var wire 1 5 inst3|inst4|inst2[7]~0_combout $end
$var wire 1 6 inst3|inst4|inst2[6]~1_combout $end
$var wire 1 7 inst3|inst4|inst2[6]~2_combout $end
$var wire 1 8 inst3|inst4|inst2[5]~3_combout $end
$var wire 1 9 inst3|inst4|inst2[5]~4_combout $end
$var wire 1 : inst3|inst4|inst2[4]~5_combout $end
$var wire 1 ; inst3|inst4|inst2[4]~6_combout $end
$var wire 1 < inst3|inst4|inst2[3]~7_combout $end
$var wire 1 = inst3|inst4|inst2[3]~8_combout $end
$var wire 1 > inst3|inst4|inst2[2]~9_combout $end
$var wire 1 ? inst3|inst4|inst2[2]~10_combout $end
$var wire 1 @ inst3|inst4|inst2[1]~11_combout $end
$var wire 1 A inst3|inst4|inst2[1]~12_combout $end
$var wire 1 B inst3|inst4|inst2[0]~13_combout $end
$var wire 1 C D~combout [7] $end
$var wire 1 D D~combout [6] $end
$var wire 1 E D~combout [5] $end
$var wire 1 F D~combout [4] $end
$var wire 1 G D~combout [3] $end
$var wire 1 H D~combout [2] $end
$var wire 1 I D~combout [1] $end
$var wire 1 J D~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111110 !
0"
1#
1+
1*
1)
1(
1'
1&
1%
0$
x,
0-
1.
x/
10
11
12
13
04
15
16
17
18
19
1:
1;
1<
1=
1>
1?
1@
1A
0B
0J
1I
1H
1G
1F
1E
1D
1C
$end
#1000000
