{"sourceFile": [{
      "name": "",
      "directive": [{
          "functionName": "basicInputOutput",
          "label": "",
          "functionLabel": "",
          "id": "1",
          "sourceFile": "D:\/FPGA_HLS\/Basic_Input_Output\/basicInputOutput\/sol\/csynth.tcl",
          "sourceLine": "13",
          "pragma": {
            "name": "TOP",
            "option": [{
                "name": "name",
                "value": "basicInputOutput"
              }]
          }
        }]
    }]}
