

================================================================
== Vivado HLS Report for 'calcHaarPattern_xy'
================================================================
* Date:           Tue Aug 18 14:33:22 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   29|   29|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 4, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.59>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%box_0_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_3_read)"   --->   Operation 31 'read' 'box_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%box_0_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_2_read)"   --->   Operation 32 'read' 'box_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%box_0_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_1_read)"   --->   Operation 33 'read' 'box_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%box_0_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_0_read)"   --->   Operation 34 'read' 'box_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (7.59ns)   --->   "%tmp_s = call fastcc i32 @__hls_fptosi_float_i(float %box_0_2_read_1)" [mSURF.cpp:129]   --->   Operation 35 'call' 'tmp_s' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (7.59ns)   --->   "%tmp_52 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_3_read_1)" [mSURF.cpp:130]   --->   Operation 36 'call' 'tmp_52' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_248 = trunc i32 %tmp_52 to i29" [mSURF.cpp:130]   --->   Operation 37 'trunc' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (7.59ns)   --->   "%tmp_58 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_0_read_1)" [mSURF.cpp:130]   --->   Operation 38 'call' 'tmp_58' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 39 [1/1] (7.59ns)   --->   "%tmp_62 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_1_read_1)" [mSURF.cpp:132]   --->   Operation 39 'call' 'tmp_62' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_267 = trunc i32 %tmp_62 to i29" [mSURF.cpp:132]   --->   Operation 40 'trunc' 'tmp_267' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.59>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cOffset_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %cOffset)"   --->   Operation 41 'read' 'cOffset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%rOffset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %rOffset)"   --->   Operation 42 'read' 'rOffset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%box_1_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_3_read)"   --->   Operation 43 'read' 'box_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%box_1_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_2_read)"   --->   Operation 44 'read' 'box_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%box_1_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_1_read)"   --->   Operation 45 'read' 'box_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%box_1_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_0_read)"   --->   Operation 46 'read' 'box_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%rOffset_cast = sext i5 %rOffset_read to i10"   --->   Operation 47 'sext' 'rOffset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%cOffset_cast = zext i11 %cOffset_read to i32"   --->   Operation 48 'zext' 'cOffset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = zext i10 %rOffset_cast to i29"   --->   Operation 49 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %rOffset_cast to i11" [mSURF.cpp:129]   --->   Operation 50 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.89ns)   --->   "%tmp_50 = add nsw i32 %cOffset_cast, %tmp_s" [mSURF.cpp:129]   --->   Operation 51 'add' 'tmp_50' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_51 = sext i32 %tmp_50 to i64" [mSURF.cpp:129]   --->   Operation 52 'sext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.41ns)   --->   "%tmp_49 = add i11 %tmp_cast, 1" [mSURF.cpp:129]   --->   Operation 53 'add' 'tmp_49' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i11 %tmp_49 to i29" [mSURF.cpp:129]   --->   Operation 54 'zext' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.82ns)   --->   "%tmp_53 = add i29 %tmp_248, %tmp_49_cast" [mSURF.cpp:130]   --->   Operation 55 'add' 'tmp_53' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_53, i3 0)" [mSURF.cpp:130]   --->   Operation 56 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.89ns)   --->   "%Hi_assign = add nsw i32 %tmp_55, -1" [mSURF.cpp:130]   --->   Operation 57 'add' 'Hi_assign' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%tmp_56 = add i29 %tmp, %tmp_248" [mSURF.cpp:130]   --->   Operation 58 'add' 'tmp_56' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_249 = trunc i29 %tmp_56 to i5" [mSURF.cpp:130]   --->   Operation 59 'trunc' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%Lo_assign = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_56, i3 0)" [mSURF.cpp:130]   --->   Operation 60 'bitconcatenate' 'Lo_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.96ns)   --->   "%tmp_250 = icmp ugt i32 %Lo_assign, %Hi_assign" [mSURF.cpp:130]   --->   Operation 61 'icmp' 'tmp_250' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_251 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_249, i3 0)" [mSURF.cpp:130]   --->   Operation 62 'bitconcatenate' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_252 = trunc i32 %Hi_assign to i8" [mSURF.cpp:130]   --->   Operation 63 'trunc' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.30ns)   --->   "%tmp_255 = sub i8 -81, %tmp_251" [mSURF.cpp:130]   --->   Operation 64 'sub' 'tmp_255' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sumBuf_0_addr = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 65 'getelementptr' 'sumBuf_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.77ns)   --->   "%sumBuf_0_load = load i32* %sumBuf_0_addr, align 4" [mSURF.cpp:130]   --->   Operation 66 'load' 'sumBuf_0_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sumBuf_1_addr = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 67 'getelementptr' 'sumBuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.77ns)   --->   "%sumBuf_1_load = load i32* %sumBuf_1_addr, align 4" [mSURF.cpp:130]   --->   Operation 68 'load' 'sumBuf_1_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sumBuf_2_addr = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 69 'getelementptr' 'sumBuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.77ns)   --->   "%sumBuf_2_load = load i32* %sumBuf_2_addr, align 4" [mSURF.cpp:130]   --->   Operation 70 'load' 'sumBuf_2_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sumBuf_3_addr = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 71 'getelementptr' 'sumBuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.77ns)   --->   "%sumBuf_3_load = load i32* %sumBuf_3_addr, align 4" [mSURF.cpp:130]   --->   Operation 72 'load' 'sumBuf_3_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sumBuf_4_addr = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 73 'getelementptr' 'sumBuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.77ns)   --->   "%sumBuf_4_load = load i32* %sumBuf_4_addr, align 4" [mSURF.cpp:130]   --->   Operation 74 'load' 'sumBuf_4_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sumBuf_5_addr = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 75 'getelementptr' 'sumBuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.77ns)   --->   "%sumBuf_5_load = load i32* %sumBuf_5_addr, align 4" [mSURF.cpp:130]   --->   Operation 76 'load' 'sumBuf_5_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sumBuf_6_addr = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 77 'getelementptr' 'sumBuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.77ns)   --->   "%sumBuf_6_load = load i32* %sumBuf_6_addr, align 4" [mSURF.cpp:130]   --->   Operation 78 'load' 'sumBuf_6_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sumBuf_7_addr = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 79 'getelementptr' 'sumBuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.77ns)   --->   "%sumBuf_7_load = load i32* %sumBuf_7_addr, align 4" [mSURF.cpp:130]   --->   Operation 80 'load' 'sumBuf_7_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sumBuf_8_addr = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 81 'getelementptr' 'sumBuf_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.77ns)   --->   "%sumBuf_8_load = load i32* %sumBuf_8_addr, align 4" [mSURF.cpp:130]   --->   Operation 82 'load' 'sumBuf_8_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sumBuf_9_addr = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 83 'getelementptr' 'sumBuf_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.77ns)   --->   "%sumBuf_9_load = load i32* %sumBuf_9_addr, align 4" [mSURF.cpp:130]   --->   Operation 84 'load' 'sumBuf_9_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sumBuf_10_addr = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 85 'getelementptr' 'sumBuf_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.77ns)   --->   "%sumBuf_10_load = load i32* %sumBuf_10_addr, align 4" [mSURF.cpp:130]   --->   Operation 86 'load' 'sumBuf_10_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sumBuf_11_addr = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 87 'getelementptr' 'sumBuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.77ns)   --->   "%sumBuf_11_load = load i32* %sumBuf_11_addr, align 4" [mSURF.cpp:130]   --->   Operation 88 'load' 'sumBuf_11_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sumBuf_12_addr = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 89 'getelementptr' 'sumBuf_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.77ns)   --->   "%sumBuf_12_load = load i32* %sumBuf_12_addr, align 4" [mSURF.cpp:130]   --->   Operation 90 'load' 'sumBuf_12_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sumBuf_13_addr = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 91 'getelementptr' 'sumBuf_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.77ns)   --->   "%sumBuf_13_load = load i32* %sumBuf_13_addr, align 4" [mSURF.cpp:130]   --->   Operation 92 'load' 'sumBuf_13_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sumBuf_14_addr = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 93 'getelementptr' 'sumBuf_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (2.77ns)   --->   "%sumBuf_14_load = load i32* %sumBuf_14_addr, align 4" [mSURF.cpp:130]   --->   Operation 94 'load' 'sumBuf_14_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sumBuf_15_addr = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 95 'getelementptr' 'sumBuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.77ns)   --->   "%sumBuf_15_load = load i32* %sumBuf_15_addr, align 4" [mSURF.cpp:130]   --->   Operation 96 'load' 'sumBuf_15_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sumBuf_16_addr = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 97 'getelementptr' 'sumBuf_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.77ns)   --->   "%sumBuf_16_load = load i32* %sumBuf_16_addr, align 4" [mSURF.cpp:130]   --->   Operation 98 'load' 'sumBuf_16_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sumBuf_17_addr = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 99 'getelementptr' 'sumBuf_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (2.77ns)   --->   "%sumBuf_17_load = load i32* %sumBuf_17_addr, align 4" [mSURF.cpp:130]   --->   Operation 100 'load' 'sumBuf_17_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sumBuf_18_addr = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 101 'getelementptr' 'sumBuf_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (2.77ns)   --->   "%sumBuf_18_load = load i32* %sumBuf_18_addr, align 4" [mSURF.cpp:130]   --->   Operation 102 'load' 'sumBuf_18_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sumBuf_19_addr = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 103 'getelementptr' 'sumBuf_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (2.77ns)   --->   "%sumBuf_19_load = load i32* %sumBuf_19_addr, align 4" [mSURF.cpp:130]   --->   Operation 104 'load' 'sumBuf_19_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sumBuf_20_addr = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 105 'getelementptr' 'sumBuf_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (2.77ns)   --->   "%sumBuf_20_load = load i32* %sumBuf_20_addr, align 4" [mSURF.cpp:130]   --->   Operation 106 'load' 'sumBuf_20_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sumBuf_21_addr = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_51" [mSURF.cpp:130]   --->   Operation 107 'getelementptr' 'sumBuf_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (2.77ns)   --->   "%sumBuf_21_load = load i32* %sumBuf_21_addr, align 4" [mSURF.cpp:130]   --->   Operation 108 'load' 'sumBuf_21_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 109 [1/1] (1.89ns)   --->   "%tmp_59 = add nsw i32 %cOffset_cast, %tmp_58" [mSURF.cpp:130]   --->   Operation 109 'add' 'tmp_59' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_60 = sext i32 %tmp_59 to i64" [mSURF.cpp:130]   --->   Operation 110 'sext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_1 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 111 'getelementptr' 'sumBuf_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (2.77ns)   --->   "%sumBuf_0_load_1 = load i32* %sumBuf_0_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 112 'load' 'sumBuf_0_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_1 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 113 'getelementptr' 'sumBuf_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (2.77ns)   --->   "%sumBuf_1_load_1 = load i32* %sumBuf_1_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 114 'load' 'sumBuf_1_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_1 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 115 'getelementptr' 'sumBuf_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (2.77ns)   --->   "%sumBuf_2_load_1 = load i32* %sumBuf_2_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 116 'load' 'sumBuf_2_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_1 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 117 'getelementptr' 'sumBuf_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (2.77ns)   --->   "%sumBuf_3_load_1 = load i32* %sumBuf_3_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 118 'load' 'sumBuf_3_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_1 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 119 'getelementptr' 'sumBuf_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (2.77ns)   --->   "%sumBuf_4_load_1 = load i32* %sumBuf_4_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 120 'load' 'sumBuf_4_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_1 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 121 'getelementptr' 'sumBuf_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (2.77ns)   --->   "%sumBuf_5_load_1 = load i32* %sumBuf_5_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 122 'load' 'sumBuf_5_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_1 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 123 'getelementptr' 'sumBuf_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (2.77ns)   --->   "%sumBuf_6_load_1 = load i32* %sumBuf_6_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 124 'load' 'sumBuf_6_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_1 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 125 'getelementptr' 'sumBuf_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (2.77ns)   --->   "%sumBuf_7_load_1 = load i32* %sumBuf_7_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 126 'load' 'sumBuf_7_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_1 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 127 'getelementptr' 'sumBuf_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (2.77ns)   --->   "%sumBuf_8_load_1 = load i32* %sumBuf_8_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 128 'load' 'sumBuf_8_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_1 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 129 'getelementptr' 'sumBuf_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (2.77ns)   --->   "%sumBuf_9_load_1 = load i32* %sumBuf_9_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 130 'load' 'sumBuf_9_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_1 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 131 'getelementptr' 'sumBuf_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (2.77ns)   --->   "%sumBuf_10_load_1 = load i32* %sumBuf_10_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 132 'load' 'sumBuf_10_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_1 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 133 'getelementptr' 'sumBuf_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (2.77ns)   --->   "%sumBuf_11_load_1 = load i32* %sumBuf_11_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 134 'load' 'sumBuf_11_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_1 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 135 'getelementptr' 'sumBuf_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (2.77ns)   --->   "%sumBuf_12_load_1 = load i32* %sumBuf_12_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 136 'load' 'sumBuf_12_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_1 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 137 'getelementptr' 'sumBuf_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (2.77ns)   --->   "%sumBuf_13_load_1 = load i32* %sumBuf_13_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 138 'load' 'sumBuf_13_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_1 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 139 'getelementptr' 'sumBuf_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (2.77ns)   --->   "%sumBuf_14_load_1 = load i32* %sumBuf_14_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 140 'load' 'sumBuf_14_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_1 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 141 'getelementptr' 'sumBuf_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (2.77ns)   --->   "%sumBuf_15_load_1 = load i32* %sumBuf_15_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 142 'load' 'sumBuf_15_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_1 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 143 'getelementptr' 'sumBuf_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (2.77ns)   --->   "%sumBuf_16_load_1 = load i32* %sumBuf_16_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 144 'load' 'sumBuf_16_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_1 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 145 'getelementptr' 'sumBuf_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (2.77ns)   --->   "%sumBuf_17_load_1 = load i32* %sumBuf_17_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 146 'load' 'sumBuf_17_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_1 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 147 'getelementptr' 'sumBuf_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (2.77ns)   --->   "%sumBuf_18_load_1 = load i32* %sumBuf_18_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 148 'load' 'sumBuf_18_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_1 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 149 'getelementptr' 'sumBuf_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (2.77ns)   --->   "%sumBuf_19_load_1 = load i32* %sumBuf_19_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 150 'load' 'sumBuf_19_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_1 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 151 'getelementptr' 'sumBuf_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (2.77ns)   --->   "%sumBuf_20_load_1 = load i32* %sumBuf_20_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 152 'load' 'sumBuf_20_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_1 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_60" [mSURF.cpp:131]   --->   Operation 153 'getelementptr' 'sumBuf_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (2.77ns)   --->   "%sumBuf_21_load_1 = load i32* %sumBuf_21_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 154 'load' 'sumBuf_21_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 155 [1/1] (1.82ns)   --->   "%tmp_63 = add i29 %tmp_267, %tmp_49_cast" [mSURF.cpp:132]   --->   Operation 155 'add' 'tmp_63' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_63, i3 0)" [mSURF.cpp:132]   --->   Operation 156 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.89ns)   --->   "%Hi_assign_2 = add nsw i32 %tmp_65, -1" [mSURF.cpp:132]   --->   Operation 157 'add' 'Hi_assign_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (1.82ns)   --->   "%tmp_66 = add i29 %tmp, %tmp_267" [mSURF.cpp:132]   --->   Operation 158 'add' 'tmp_66' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_268 = trunc i29 %tmp_66 to i5" [mSURF.cpp:132]   --->   Operation 159 'trunc' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%Lo_assign_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_66, i3 0)" [mSURF.cpp:132]   --->   Operation 160 'bitconcatenate' 'Lo_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.96ns)   --->   "%tmp_269 = icmp ugt i32 %Lo_assign_2, %Hi_assign_2" [mSURF.cpp:132]   --->   Operation 161 'icmp' 'tmp_269' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_270 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_268, i3 0)" [mSURF.cpp:132]   --->   Operation 162 'bitconcatenate' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_271 = trunc i32 %Hi_assign_2 to i8" [mSURF.cpp:132]   --->   Operation 163 'trunc' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.30ns)   --->   "%tmp_274 = sub i8 -81, %tmp_270" [mSURF.cpp:132]   --->   Operation 164 'sub' 'tmp_274' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (7.59ns)   --->   "%tmp_110_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_2_read_1)" [mSURF.cpp:129]   --->   Operation 165 'call' 'tmp_110_1' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 166 [1/1] (7.59ns)   --->   "%tmp_113_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_3_read_1)" [mSURF.cpp:130]   --->   Operation 166 'call' 'tmp_113_1' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_286 = trunc i32 %tmp_113_1 to i29" [mSURF.cpp:130]   --->   Operation 167 'trunc' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (7.59ns)   --->   "%tmp_119_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_0_read_1)" [mSURF.cpp:130]   --->   Operation 168 'call' 'tmp_119_1' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 169 [1/1] (7.59ns)   --->   "%tmp_131_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_1_read_1)" [mSURF.cpp:132]   --->   Operation 169 'call' 'tmp_131_1' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_305 = trunc i32 %tmp_131_1 to i29" [mSURF.cpp:132]   --->   Operation 170 'trunc' 'tmp_305' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.64>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sumBufIndex_V_read = call i176 @_ssdm_op_Read.ap_auto.i176(i176 %sumBufIndex_V)"   --->   Operation 171 'read' 'sumBufIndex_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%box_2_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_3_read)"   --->   Operation 172 'read' 'box_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%box_2_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_2_read)"   --->   Operation 173 'read' 'box_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%box_2_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_1_read)"   --->   Operation 174 'read' 'box_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%box_2_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_0_read)"   --->   Operation 175 'read' 'box_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_263)   --->   "%tmp_253 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:130]   --->   Operation 176 'partselect' 'tmp_253' <Predicate = (tmp_250)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.30ns)   --->   "%tmp_254 = sub i8 %tmp_251, %tmp_252" [mSURF.cpp:130]   --->   Operation 177 'sub' 'tmp_254' <Predicate = (tmp_250)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (1.30ns)   --->   "%tmp_256 = sub i8 %tmp_252, %tmp_251" [mSURF.cpp:130]   --->   Operation 178 'sub' 'tmp_256' <Predicate = (!tmp_250)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_260)   --->   "%tmp_257 = select i1 %tmp_250, i8 %tmp_254, i8 %tmp_256" [mSURF.cpp:130]   --->   Operation 179 'select' 'tmp_257' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_263)   --->   "%tmp_258 = select i1 %tmp_250, i176 %tmp_253, i176 %sumBufIndex_V_read" [mSURF.cpp:130]   --->   Operation 180 'select' 'tmp_258' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_263)   --->   "%tmp_259 = select i1 %tmp_250, i8 %tmp_255, i8 %tmp_251" [mSURF.cpp:130]   --->   Operation 181 'select' 'tmp_259' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_260 = sub i8 -81, %tmp_257" [mSURF.cpp:130]   --->   Operation 182 'sub' 'tmp_260' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_263)   --->   "%tmp_261 = zext i8 %tmp_259 to i176" [mSURF.cpp:130]   --->   Operation 183 'zext' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_265)   --->   "%tmp_262 = zext i8 %tmp_260 to i176" [mSURF.cpp:130]   --->   Operation 184 'zext' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_263 = lshr i176 %tmp_258, %tmp_261" [mSURF.cpp:130]   --->   Operation 185 'lshr' 'tmp_263' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_265)   --->   "%tmp_264 = lshr i176 -1, %tmp_262" [mSURF.cpp:130]   --->   Operation 186 'lshr' 'tmp_264' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_265 = and i176 %tmp_263, %tmp_264" [mSURF.cpp:130]   --->   Operation 187 'and' 'tmp_265' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_266 = trunc i176 %tmp_265 to i5" [mSURF.cpp:130]   --->   Operation 188 'trunc' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/2] (2.77ns)   --->   "%sumBuf_0_load = load i32* %sumBuf_0_addr, align 4" [mSURF.cpp:130]   --->   Operation 189 'load' 'sumBuf_0_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 190 [1/2] (2.77ns)   --->   "%sumBuf_1_load = load i32* %sumBuf_1_addr, align 4" [mSURF.cpp:130]   --->   Operation 190 'load' 'sumBuf_1_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 191 [1/2] (2.77ns)   --->   "%sumBuf_2_load = load i32* %sumBuf_2_addr, align 4" [mSURF.cpp:130]   --->   Operation 191 'load' 'sumBuf_2_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 192 [1/2] (2.77ns)   --->   "%sumBuf_3_load = load i32* %sumBuf_3_addr, align 4" [mSURF.cpp:130]   --->   Operation 192 'load' 'sumBuf_3_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 193 [1/2] (2.77ns)   --->   "%sumBuf_4_load = load i32* %sumBuf_4_addr, align 4" [mSURF.cpp:130]   --->   Operation 193 'load' 'sumBuf_4_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 194 [1/2] (2.77ns)   --->   "%sumBuf_5_load = load i32* %sumBuf_5_addr, align 4" [mSURF.cpp:130]   --->   Operation 194 'load' 'sumBuf_5_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 195 [1/2] (2.77ns)   --->   "%sumBuf_6_load = load i32* %sumBuf_6_addr, align 4" [mSURF.cpp:130]   --->   Operation 195 'load' 'sumBuf_6_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 196 [1/2] (2.77ns)   --->   "%sumBuf_7_load = load i32* %sumBuf_7_addr, align 4" [mSURF.cpp:130]   --->   Operation 196 'load' 'sumBuf_7_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 197 [1/2] (2.77ns)   --->   "%sumBuf_8_load = load i32* %sumBuf_8_addr, align 4" [mSURF.cpp:130]   --->   Operation 197 'load' 'sumBuf_8_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 198 [1/2] (2.77ns)   --->   "%sumBuf_9_load = load i32* %sumBuf_9_addr, align 4" [mSURF.cpp:130]   --->   Operation 198 'load' 'sumBuf_9_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 199 [1/2] (2.77ns)   --->   "%sumBuf_10_load = load i32* %sumBuf_10_addr, align 4" [mSURF.cpp:130]   --->   Operation 199 'load' 'sumBuf_10_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 200 [1/2] (2.77ns)   --->   "%sumBuf_11_load = load i32* %sumBuf_11_addr, align 4" [mSURF.cpp:130]   --->   Operation 200 'load' 'sumBuf_11_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 201 [1/2] (2.77ns)   --->   "%sumBuf_12_load = load i32* %sumBuf_12_addr, align 4" [mSURF.cpp:130]   --->   Operation 201 'load' 'sumBuf_12_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 202 [1/2] (2.77ns)   --->   "%sumBuf_13_load = load i32* %sumBuf_13_addr, align 4" [mSURF.cpp:130]   --->   Operation 202 'load' 'sumBuf_13_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 203 [1/2] (2.77ns)   --->   "%sumBuf_14_load = load i32* %sumBuf_14_addr, align 4" [mSURF.cpp:130]   --->   Operation 203 'load' 'sumBuf_14_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 204 [1/2] (2.77ns)   --->   "%sumBuf_15_load = load i32* %sumBuf_15_addr, align 4" [mSURF.cpp:130]   --->   Operation 204 'load' 'sumBuf_15_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 205 [1/2] (2.77ns)   --->   "%sumBuf_16_load = load i32* %sumBuf_16_addr, align 4" [mSURF.cpp:130]   --->   Operation 205 'load' 'sumBuf_16_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 206 [1/2] (2.77ns)   --->   "%sumBuf_17_load = load i32* %sumBuf_17_addr, align 4" [mSURF.cpp:130]   --->   Operation 206 'load' 'sumBuf_17_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 207 [1/2] (2.77ns)   --->   "%sumBuf_18_load = load i32* %sumBuf_18_addr, align 4" [mSURF.cpp:130]   --->   Operation 207 'load' 'sumBuf_18_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 208 [1/2] (2.77ns)   --->   "%sumBuf_19_load = load i32* %sumBuf_19_addr, align 4" [mSURF.cpp:130]   --->   Operation 208 'load' 'sumBuf_19_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 209 [1/2] (2.77ns)   --->   "%sumBuf_20_load = load i32* %sumBuf_20_addr, align 4" [mSURF.cpp:130]   --->   Operation 209 'load' 'sumBuf_20_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 210 [1/2] (2.77ns)   --->   "%sumBuf_21_load = load i32* %sumBuf_21_addr, align 4" [mSURF.cpp:130]   --->   Operation 210 'load' 'sumBuf_21_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 211 [1/1] (2.45ns)   --->   "%tmp_203 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load, i32 %sumBuf_1_load, i32 %sumBuf_2_load, i32 %sumBuf_3_load, i32 %sumBuf_4_load, i32 %sumBuf_5_load, i32 %sumBuf_6_load, i32 %sumBuf_7_load, i32 %sumBuf_8_load, i32 %sumBuf_9_load, i32 %sumBuf_10_load, i32 %sumBuf_11_load, i32 %sumBuf_12_load, i32 %sumBuf_13_load, i32 %sumBuf_14_load, i32 %sumBuf_15_load, i32 %sumBuf_16_load, i32 %sumBuf_17_load, i32 %sumBuf_18_load, i32 %sumBuf_19_load, i32 %sumBuf_20_load, i32 %sumBuf_21_load, i5 %tmp_266)" [mSURF.cpp:130]   --->   Operation 211 'mux' 'tmp_203' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/2] (2.77ns)   --->   "%sumBuf_0_load_1 = load i32* %sumBuf_0_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 212 'load' 'sumBuf_0_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 213 [1/2] (2.77ns)   --->   "%sumBuf_1_load_1 = load i32* %sumBuf_1_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 213 'load' 'sumBuf_1_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 214 [1/2] (2.77ns)   --->   "%sumBuf_2_load_1 = load i32* %sumBuf_2_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 214 'load' 'sumBuf_2_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 215 [1/2] (2.77ns)   --->   "%sumBuf_3_load_1 = load i32* %sumBuf_3_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 215 'load' 'sumBuf_3_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 216 [1/2] (2.77ns)   --->   "%sumBuf_4_load_1 = load i32* %sumBuf_4_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 216 'load' 'sumBuf_4_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 217 [1/2] (2.77ns)   --->   "%sumBuf_5_load_1 = load i32* %sumBuf_5_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 217 'load' 'sumBuf_5_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 218 [1/2] (2.77ns)   --->   "%sumBuf_6_load_1 = load i32* %sumBuf_6_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 218 'load' 'sumBuf_6_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 219 [1/2] (2.77ns)   --->   "%sumBuf_7_load_1 = load i32* %sumBuf_7_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 219 'load' 'sumBuf_7_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 220 [1/2] (2.77ns)   --->   "%sumBuf_8_load_1 = load i32* %sumBuf_8_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 220 'load' 'sumBuf_8_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 221 [1/2] (2.77ns)   --->   "%sumBuf_9_load_1 = load i32* %sumBuf_9_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 221 'load' 'sumBuf_9_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 222 [1/2] (2.77ns)   --->   "%sumBuf_10_load_1 = load i32* %sumBuf_10_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 222 'load' 'sumBuf_10_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 223 [1/2] (2.77ns)   --->   "%sumBuf_11_load_1 = load i32* %sumBuf_11_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 223 'load' 'sumBuf_11_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 224 [1/2] (2.77ns)   --->   "%sumBuf_12_load_1 = load i32* %sumBuf_12_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 224 'load' 'sumBuf_12_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 225 [1/2] (2.77ns)   --->   "%sumBuf_13_load_1 = load i32* %sumBuf_13_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 225 'load' 'sumBuf_13_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 226 [1/2] (2.77ns)   --->   "%sumBuf_14_load_1 = load i32* %sumBuf_14_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 226 'load' 'sumBuf_14_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 227 [1/2] (2.77ns)   --->   "%sumBuf_15_load_1 = load i32* %sumBuf_15_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 227 'load' 'sumBuf_15_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 228 [1/2] (2.77ns)   --->   "%sumBuf_16_load_1 = load i32* %sumBuf_16_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 228 'load' 'sumBuf_16_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 229 [1/2] (2.77ns)   --->   "%sumBuf_17_load_1 = load i32* %sumBuf_17_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 229 'load' 'sumBuf_17_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 230 [1/2] (2.77ns)   --->   "%sumBuf_18_load_1 = load i32* %sumBuf_18_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 230 'load' 'sumBuf_18_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 231 [1/2] (2.77ns)   --->   "%sumBuf_19_load_1 = load i32* %sumBuf_19_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 231 'load' 'sumBuf_19_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 232 [1/2] (2.77ns)   --->   "%sumBuf_20_load_1 = load i32* %sumBuf_20_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 232 'load' 'sumBuf_20_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 233 [1/2] (2.77ns)   --->   "%sumBuf_21_load_1 = load i32* %sumBuf_21_addr_1, align 4" [mSURF.cpp:131]   --->   Operation 233 'load' 'sumBuf_21_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 234 [1/1] (2.45ns)   --->   "%tmp_204 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_1, i32 %sumBuf_1_load_1, i32 %sumBuf_2_load_1, i32 %sumBuf_3_load_1, i32 %sumBuf_4_load_1, i32 %sumBuf_5_load_1, i32 %sumBuf_6_load_1, i32 %sumBuf_7_load_1, i32 %sumBuf_8_load_1, i32 %sumBuf_9_load_1, i32 %sumBuf_10_load_1, i32 %sumBuf_11_load_1, i32 %sumBuf_12_load_1, i32 %sumBuf_13_load_1, i32 %sumBuf_14_load_1, i32 %sumBuf_15_load_1, i32 %sumBuf_16_load_1, i32 %sumBuf_17_load_1, i32 %sumBuf_18_load_1, i32 %sumBuf_19_load_1, i32 %sumBuf_20_load_1, i32 %sumBuf_21_load_1, i5 %tmp_266)" [mSURF.cpp:131]   --->   Operation 234 'mux' 'tmp_204' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp_282)   --->   "%tmp_272 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:132]   --->   Operation 235 'partselect' 'tmp_272' <Predicate = (tmp_269)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.30ns)   --->   "%tmp_273 = sub i8 %tmp_270, %tmp_271" [mSURF.cpp:132]   --->   Operation 236 'sub' 'tmp_273' <Predicate = (tmp_269)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (1.30ns)   --->   "%tmp_275 = sub i8 %tmp_271, %tmp_270" [mSURF.cpp:132]   --->   Operation 237 'sub' 'tmp_275' <Predicate = (!tmp_269)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_279)   --->   "%tmp_276 = select i1 %tmp_269, i8 %tmp_273, i8 %tmp_275" [mSURF.cpp:132]   --->   Operation 238 'select' 'tmp_276' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp_282)   --->   "%tmp_277 = select i1 %tmp_269, i176 %tmp_272, i176 %sumBufIndex_V_read" [mSURF.cpp:132]   --->   Operation 239 'select' 'tmp_277' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp_282)   --->   "%tmp_278 = select i1 %tmp_269, i8 %tmp_274, i8 %tmp_270" [mSURF.cpp:132]   --->   Operation 240 'select' 'tmp_278' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_279 = sub i8 -81, %tmp_276" [mSURF.cpp:132]   --->   Operation 241 'sub' 'tmp_279' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_282)   --->   "%tmp_280 = zext i8 %tmp_278 to i176" [mSURF.cpp:132]   --->   Operation 242 'zext' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_284)   --->   "%tmp_281 = zext i8 %tmp_279 to i176" [mSURF.cpp:132]   --->   Operation 243 'zext' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_282 = lshr i176 %tmp_277, %tmp_280" [mSURF.cpp:132]   --->   Operation 244 'lshr' 'tmp_282' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node tmp_284)   --->   "%tmp_283 = lshr i176 -1, %tmp_281" [mSURF.cpp:132]   --->   Operation 245 'lshr' 'tmp_283' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_284 = and i176 %tmp_282, %tmp_283" [mSURF.cpp:132]   --->   Operation 246 'and' 'tmp_284' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_285 = trunc i176 %tmp_284 to i5" [mSURF.cpp:132]   --->   Operation 247 'trunc' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (2.45ns)   --->   "%tmp_205 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load, i32 %sumBuf_1_load, i32 %sumBuf_2_load, i32 %sumBuf_3_load, i32 %sumBuf_4_load, i32 %sumBuf_5_load, i32 %sumBuf_6_load, i32 %sumBuf_7_load, i32 %sumBuf_8_load, i32 %sumBuf_9_load, i32 %sumBuf_10_load, i32 %sumBuf_11_load, i32 %sumBuf_12_load, i32 %sumBuf_13_load, i32 %sumBuf_14_load, i32 %sumBuf_15_load, i32 %sumBuf_16_load, i32 %sumBuf_17_load, i32 %sumBuf_18_load, i32 %sumBuf_19_load, i32 %sumBuf_20_load, i32 %sumBuf_21_load, i5 %tmp_285)" [mSURF.cpp:132]   --->   Operation 248 'mux' 'tmp_205' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (2.45ns)   --->   "%tmp_206 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_1, i32 %sumBuf_1_load_1, i32 %sumBuf_2_load_1, i32 %sumBuf_3_load_1, i32 %sumBuf_4_load_1, i32 %sumBuf_5_load_1, i32 %sumBuf_6_load_1, i32 %sumBuf_7_load_1, i32 %sumBuf_8_load_1, i32 %sumBuf_9_load_1, i32 %sumBuf_10_load_1, i32 %sumBuf_11_load_1, i32 %sumBuf_12_load_1, i32 %sumBuf_13_load_1, i32 %sumBuf_14_load_1, i32 %sumBuf_15_load_1, i32 %sumBuf_16_load_1, i32 %sumBuf_17_load_1, i32 %sumBuf_18_load_1, i32 %sumBuf_19_load_1, i32 %sumBuf_20_load_1, i32 %sumBuf_21_load_1, i5 %tmp_285)" [mSURF.cpp:133]   --->   Operation 249 'mux' 'tmp_206' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (1.89ns)   --->   "%tmp_111_1 = add nsw i32 %cOffset_cast, %tmp_110_1" [mSURF.cpp:129]   --->   Operation 250 'add' 'tmp_111_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_112_1 = sext i32 %tmp_111_1 to i64" [mSURF.cpp:129]   --->   Operation 251 'sext' 'tmp_112_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (1.82ns)   --->   "%tmp_11425_1 = add i29 %tmp_286, %tmp_49_cast" [mSURF.cpp:130]   --->   Operation 252 'add' 'tmp_11425_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_115_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11425_1, i3 0)" [mSURF.cpp:130]   --->   Operation 253 'bitconcatenate' 'tmp_115_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.89ns)   --->   "%Hi_assign_s = add nsw i32 %tmp_115_1, -1" [mSURF.cpp:130]   --->   Operation 254 'add' 'Hi_assign_s' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (1.82ns)   --->   "%tmp_11723_1 = add i29 %tmp, %tmp_286" [mSURF.cpp:130]   --->   Operation 255 'add' 'tmp_11723_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_287 = trunc i29 %tmp_11723_1 to i5" [mSURF.cpp:130]   --->   Operation 256 'trunc' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%Lo_assign_s = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11723_1, i3 0)" [mSURF.cpp:130]   --->   Operation 257 'bitconcatenate' 'Lo_assign_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (1.96ns)   --->   "%tmp_288 = icmp ugt i32 %Lo_assign_s, %Hi_assign_s" [mSURF.cpp:130]   --->   Operation 258 'icmp' 'tmp_288' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_289 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_287, i3 0)" [mSURF.cpp:130]   --->   Operation 259 'bitconcatenate' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_290 = trunc i32 %Hi_assign_s to i8" [mSURF.cpp:130]   --->   Operation 260 'trunc' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (1.30ns)   --->   "%tmp_293 = sub i8 -81, %tmp_289" [mSURF.cpp:130]   --->   Operation 261 'sub' 'tmp_293' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_2 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 262 'getelementptr' 'sumBuf_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [2/2] (2.77ns)   --->   "%sumBuf_0_load_2 = load i32* %sumBuf_0_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 263 'load' 'sumBuf_0_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_2 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 264 'getelementptr' 'sumBuf_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [2/2] (2.77ns)   --->   "%sumBuf_1_load_2 = load i32* %sumBuf_1_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 265 'load' 'sumBuf_1_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_2 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 266 'getelementptr' 'sumBuf_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [2/2] (2.77ns)   --->   "%sumBuf_2_load_2 = load i32* %sumBuf_2_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 267 'load' 'sumBuf_2_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_2 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 268 'getelementptr' 'sumBuf_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [2/2] (2.77ns)   --->   "%sumBuf_3_load_2 = load i32* %sumBuf_3_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 269 'load' 'sumBuf_3_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_2 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 270 'getelementptr' 'sumBuf_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [2/2] (2.77ns)   --->   "%sumBuf_4_load_2 = load i32* %sumBuf_4_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 271 'load' 'sumBuf_4_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_2 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 272 'getelementptr' 'sumBuf_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [2/2] (2.77ns)   --->   "%sumBuf_5_load_2 = load i32* %sumBuf_5_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 273 'load' 'sumBuf_5_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_2 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 274 'getelementptr' 'sumBuf_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [2/2] (2.77ns)   --->   "%sumBuf_6_load_2 = load i32* %sumBuf_6_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 275 'load' 'sumBuf_6_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_2 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 276 'getelementptr' 'sumBuf_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [2/2] (2.77ns)   --->   "%sumBuf_7_load_2 = load i32* %sumBuf_7_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 277 'load' 'sumBuf_7_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_2 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 278 'getelementptr' 'sumBuf_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [2/2] (2.77ns)   --->   "%sumBuf_8_load_2 = load i32* %sumBuf_8_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 279 'load' 'sumBuf_8_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_2 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 280 'getelementptr' 'sumBuf_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [2/2] (2.77ns)   --->   "%sumBuf_9_load_2 = load i32* %sumBuf_9_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 281 'load' 'sumBuf_9_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_2 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 282 'getelementptr' 'sumBuf_10_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [2/2] (2.77ns)   --->   "%sumBuf_10_load_2 = load i32* %sumBuf_10_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 283 'load' 'sumBuf_10_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_2 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 284 'getelementptr' 'sumBuf_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [2/2] (2.77ns)   --->   "%sumBuf_11_load_2 = load i32* %sumBuf_11_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 285 'load' 'sumBuf_11_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_2 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 286 'getelementptr' 'sumBuf_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [2/2] (2.77ns)   --->   "%sumBuf_12_load_2 = load i32* %sumBuf_12_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 287 'load' 'sumBuf_12_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_2 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 288 'getelementptr' 'sumBuf_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [2/2] (2.77ns)   --->   "%sumBuf_13_load_2 = load i32* %sumBuf_13_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 289 'load' 'sumBuf_13_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_2 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 290 'getelementptr' 'sumBuf_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [2/2] (2.77ns)   --->   "%sumBuf_14_load_2 = load i32* %sumBuf_14_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 291 'load' 'sumBuf_14_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_2 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 292 'getelementptr' 'sumBuf_15_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [2/2] (2.77ns)   --->   "%sumBuf_15_load_2 = load i32* %sumBuf_15_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 293 'load' 'sumBuf_15_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_2 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 294 'getelementptr' 'sumBuf_16_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [2/2] (2.77ns)   --->   "%sumBuf_16_load_2 = load i32* %sumBuf_16_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 295 'load' 'sumBuf_16_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_2 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 296 'getelementptr' 'sumBuf_17_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [2/2] (2.77ns)   --->   "%sumBuf_17_load_2 = load i32* %sumBuf_17_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 297 'load' 'sumBuf_17_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_2 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 298 'getelementptr' 'sumBuf_18_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [2/2] (2.77ns)   --->   "%sumBuf_18_load_2 = load i32* %sumBuf_18_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 299 'load' 'sumBuf_18_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_2 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 300 'getelementptr' 'sumBuf_19_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [2/2] (2.77ns)   --->   "%sumBuf_19_load_2 = load i32* %sumBuf_19_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 301 'load' 'sumBuf_19_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_2 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 302 'getelementptr' 'sumBuf_20_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [2/2] (2.77ns)   --->   "%sumBuf_20_load_2 = load i32* %sumBuf_20_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 303 'load' 'sumBuf_20_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_2 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_112_1" [mSURF.cpp:130]   --->   Operation 304 'getelementptr' 'sumBuf_21_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [2/2] (2.77ns)   --->   "%sumBuf_21_load_2 = load i32* %sumBuf_21_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 305 'load' 'sumBuf_21_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 306 [1/1] (1.89ns)   --->   "%tmp_120_1 = add nsw i32 %cOffset_cast, %tmp_119_1" [mSURF.cpp:130]   --->   Operation 306 'add' 'tmp_120_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_121_1 = sext i32 %tmp_120_1 to i64" [mSURF.cpp:130]   --->   Operation 307 'sext' 'tmp_121_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_3 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 308 'getelementptr' 'sumBuf_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [2/2] (2.77ns)   --->   "%sumBuf_0_load_3 = load i32* %sumBuf_0_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 309 'load' 'sumBuf_0_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_3 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 310 'getelementptr' 'sumBuf_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [2/2] (2.77ns)   --->   "%sumBuf_1_load_3 = load i32* %sumBuf_1_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 311 'load' 'sumBuf_1_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_3 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 312 'getelementptr' 'sumBuf_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [2/2] (2.77ns)   --->   "%sumBuf_2_load_3 = load i32* %sumBuf_2_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 313 'load' 'sumBuf_2_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_3 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 314 'getelementptr' 'sumBuf_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [2/2] (2.77ns)   --->   "%sumBuf_3_load_3 = load i32* %sumBuf_3_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 315 'load' 'sumBuf_3_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_3 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 316 'getelementptr' 'sumBuf_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [2/2] (2.77ns)   --->   "%sumBuf_4_load_3 = load i32* %sumBuf_4_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 317 'load' 'sumBuf_4_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_3 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 318 'getelementptr' 'sumBuf_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [2/2] (2.77ns)   --->   "%sumBuf_5_load_3 = load i32* %sumBuf_5_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 319 'load' 'sumBuf_5_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_3 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 320 'getelementptr' 'sumBuf_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [2/2] (2.77ns)   --->   "%sumBuf_6_load_3 = load i32* %sumBuf_6_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 321 'load' 'sumBuf_6_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_3 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 322 'getelementptr' 'sumBuf_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [2/2] (2.77ns)   --->   "%sumBuf_7_load_3 = load i32* %sumBuf_7_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 323 'load' 'sumBuf_7_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_3 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 324 'getelementptr' 'sumBuf_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [2/2] (2.77ns)   --->   "%sumBuf_8_load_3 = load i32* %sumBuf_8_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 325 'load' 'sumBuf_8_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_3 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 326 'getelementptr' 'sumBuf_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [2/2] (2.77ns)   --->   "%sumBuf_9_load_3 = load i32* %sumBuf_9_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 327 'load' 'sumBuf_9_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_3 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 328 'getelementptr' 'sumBuf_10_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [2/2] (2.77ns)   --->   "%sumBuf_10_load_3 = load i32* %sumBuf_10_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 329 'load' 'sumBuf_10_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_3 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 330 'getelementptr' 'sumBuf_11_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [2/2] (2.77ns)   --->   "%sumBuf_11_load_3 = load i32* %sumBuf_11_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 331 'load' 'sumBuf_11_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_3 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 332 'getelementptr' 'sumBuf_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [2/2] (2.77ns)   --->   "%sumBuf_12_load_3 = load i32* %sumBuf_12_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 333 'load' 'sumBuf_12_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_3 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 334 'getelementptr' 'sumBuf_13_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [2/2] (2.77ns)   --->   "%sumBuf_13_load_3 = load i32* %sumBuf_13_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 335 'load' 'sumBuf_13_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_3 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 336 'getelementptr' 'sumBuf_14_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [2/2] (2.77ns)   --->   "%sumBuf_14_load_3 = load i32* %sumBuf_14_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 337 'load' 'sumBuf_14_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_3 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 338 'getelementptr' 'sumBuf_15_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [2/2] (2.77ns)   --->   "%sumBuf_15_load_3 = load i32* %sumBuf_15_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 339 'load' 'sumBuf_15_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_3 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 340 'getelementptr' 'sumBuf_16_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [2/2] (2.77ns)   --->   "%sumBuf_16_load_3 = load i32* %sumBuf_16_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 341 'load' 'sumBuf_16_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_3 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 342 'getelementptr' 'sumBuf_17_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [2/2] (2.77ns)   --->   "%sumBuf_17_load_3 = load i32* %sumBuf_17_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 343 'load' 'sumBuf_17_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_3 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 344 'getelementptr' 'sumBuf_18_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [2/2] (2.77ns)   --->   "%sumBuf_18_load_3 = load i32* %sumBuf_18_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 345 'load' 'sumBuf_18_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_3 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 346 'getelementptr' 'sumBuf_19_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [2/2] (2.77ns)   --->   "%sumBuf_19_load_3 = load i32* %sumBuf_19_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 347 'load' 'sumBuf_19_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_3 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 348 'getelementptr' 'sumBuf_20_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [2/2] (2.77ns)   --->   "%sumBuf_20_load_3 = load i32* %sumBuf_20_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 349 'load' 'sumBuf_20_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_3 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_121_1" [mSURF.cpp:131]   --->   Operation 350 'getelementptr' 'sumBuf_21_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [2/2] (2.77ns)   --->   "%sumBuf_21_load_3 = load i32* %sumBuf_21_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 351 'load' 'sumBuf_21_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 352 [1/1] (1.82ns)   --->   "%tmp_13217_1 = add i29 %tmp_305, %tmp_49_cast" [mSURF.cpp:132]   --->   Operation 352 'add' 'tmp_13217_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_133_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13217_1, i3 0)" [mSURF.cpp:132]   --->   Operation 353 'bitconcatenate' 'tmp_133_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (1.89ns)   --->   "%Hi_assign_2_1 = add nsw i32 %tmp_133_1, -1" [mSURF.cpp:132]   --->   Operation 354 'add' 'Hi_assign_2_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (1.82ns)   --->   "%tmp_13515_1 = add i29 %tmp, %tmp_305" [mSURF.cpp:132]   --->   Operation 355 'add' 'tmp_13515_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_306 = trunc i29 %tmp_13515_1 to i5" [mSURF.cpp:132]   --->   Operation 356 'trunc' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%Lo_assign_2_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13515_1, i3 0)" [mSURF.cpp:132]   --->   Operation 357 'bitconcatenate' 'Lo_assign_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (1.96ns)   --->   "%tmp_307 = icmp ugt i32 %Lo_assign_2_1, %Hi_assign_2_1" [mSURF.cpp:132]   --->   Operation 358 'icmp' 'tmp_307' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_308 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_306, i3 0)" [mSURF.cpp:132]   --->   Operation 359 'bitconcatenate' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_309 = trunc i32 %Hi_assign_2_1 to i8" [mSURF.cpp:132]   --->   Operation 360 'trunc' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (1.30ns)   --->   "%tmp_312 = sub i8 -81, %tmp_308" [mSURF.cpp:132]   --->   Operation 361 'sub' 'tmp_312' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (7.59ns)   --->   "%tmp_110_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_2_read_1)" [mSURF.cpp:129]   --->   Operation 362 'call' 'tmp_110_2' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 363 [1/1] (7.59ns)   --->   "%tmp_113_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_3_read_1)" [mSURF.cpp:130]   --->   Operation 363 'call' 'tmp_113_2' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_324 = trunc i32 %tmp_113_2 to i29" [mSURF.cpp:130]   --->   Operation 364 'trunc' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (7.59ns)   --->   "%tmp_119_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_0_read_1)" [mSURF.cpp:130]   --->   Operation 365 'call' 'tmp_119_2' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 366 [1/1] (7.59ns)   --->   "%tmp_131_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_1_read_1)" [mSURF.cpp:132]   --->   Operation 366 'call' 'tmp_131_2' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_343 = trunc i32 %tmp_131_2 to i29" [mSURF.cpp:132]   --->   Operation 367 'trunc' 'tmp_343' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.64>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%box_3_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_4_read)"   --->   Operation 368 'read' 'box_3_4_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%box_3_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_3_read)"   --->   Operation 369 'read' 'box_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%box_3_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_2_read)"   --->   Operation 370 'read' 'box_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%box_3_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_1_read)"   --->   Operation 371 'read' 'box_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%box_3_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_0_read)"   --->   Operation 372 'read' 'box_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%box_2_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_4_read)"   --->   Operation 373 'read' 'box_2_4_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%box_1_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_4_read)"   --->   Operation 374 'read' 'box_1_4_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%box_0_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_4_read)"   --->   Operation 375 'read' 'box_0_4_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (1.89ns)   --->   "%tmp_68 = sub i32 %tmp_203, %tmp_204" [mSURF.cpp:131]   --->   Operation 376 'sub' 'tmp_68' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_69 = sub i32 %tmp_68, %tmp_205" [mSURF.cpp:132]   --->   Operation 377 'sub' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 378 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_70 = add i32 %tmp_206, %tmp_69" [mSURF.cpp:133]   --->   Operation 378 'add' 'tmp_70' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node tmp_301)   --->   "%tmp_291 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:130]   --->   Operation 379 'partselect' 'tmp_291' <Predicate = (tmp_288)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (1.30ns)   --->   "%tmp_292 = sub i8 %tmp_289, %tmp_290" [mSURF.cpp:130]   --->   Operation 380 'sub' 'tmp_292' <Predicate = (tmp_288)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (1.30ns)   --->   "%tmp_294 = sub i8 %tmp_290, %tmp_289" [mSURF.cpp:130]   --->   Operation 381 'sub' 'tmp_294' <Predicate = (!tmp_288)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node tmp_298)   --->   "%tmp_295 = select i1 %tmp_288, i8 %tmp_292, i8 %tmp_294" [mSURF.cpp:130]   --->   Operation 382 'select' 'tmp_295' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node tmp_301)   --->   "%tmp_296 = select i1 %tmp_288, i176 %tmp_291, i176 %sumBufIndex_V_read" [mSURF.cpp:130]   --->   Operation 383 'select' 'tmp_296' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node tmp_301)   --->   "%tmp_297 = select i1 %tmp_288, i8 %tmp_293, i8 %tmp_289" [mSURF.cpp:130]   --->   Operation 384 'select' 'tmp_297' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_298 = sub i8 -81, %tmp_295" [mSURF.cpp:130]   --->   Operation 385 'sub' 'tmp_298' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_301)   --->   "%tmp_299 = zext i8 %tmp_297 to i176" [mSURF.cpp:130]   --->   Operation 386 'zext' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_303)   --->   "%tmp_300 = zext i8 %tmp_298 to i176" [mSURF.cpp:130]   --->   Operation 387 'zext' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_301 = lshr i176 %tmp_296, %tmp_299" [mSURF.cpp:130]   --->   Operation 388 'lshr' 'tmp_301' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_303)   --->   "%tmp_302 = lshr i176 -1, %tmp_300" [mSURF.cpp:130]   --->   Operation 389 'lshr' 'tmp_302' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_303 = and i176 %tmp_301, %tmp_302" [mSURF.cpp:130]   --->   Operation 390 'and' 'tmp_303' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_304 = trunc i176 %tmp_303 to i5" [mSURF.cpp:130]   --->   Operation 391 'trunc' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/2] (2.77ns)   --->   "%sumBuf_0_load_2 = load i32* %sumBuf_0_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 392 'load' 'sumBuf_0_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 393 [1/2] (2.77ns)   --->   "%sumBuf_1_load_2 = load i32* %sumBuf_1_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 393 'load' 'sumBuf_1_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 394 [1/2] (2.77ns)   --->   "%sumBuf_2_load_2 = load i32* %sumBuf_2_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 394 'load' 'sumBuf_2_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 395 [1/2] (2.77ns)   --->   "%sumBuf_3_load_2 = load i32* %sumBuf_3_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 395 'load' 'sumBuf_3_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 396 [1/2] (2.77ns)   --->   "%sumBuf_4_load_2 = load i32* %sumBuf_4_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 396 'load' 'sumBuf_4_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 397 [1/2] (2.77ns)   --->   "%sumBuf_5_load_2 = load i32* %sumBuf_5_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 397 'load' 'sumBuf_5_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 398 [1/2] (2.77ns)   --->   "%sumBuf_6_load_2 = load i32* %sumBuf_6_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 398 'load' 'sumBuf_6_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 399 [1/2] (2.77ns)   --->   "%sumBuf_7_load_2 = load i32* %sumBuf_7_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 399 'load' 'sumBuf_7_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 400 [1/2] (2.77ns)   --->   "%sumBuf_8_load_2 = load i32* %sumBuf_8_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 400 'load' 'sumBuf_8_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 401 [1/2] (2.77ns)   --->   "%sumBuf_9_load_2 = load i32* %sumBuf_9_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 401 'load' 'sumBuf_9_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 402 [1/2] (2.77ns)   --->   "%sumBuf_10_load_2 = load i32* %sumBuf_10_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 402 'load' 'sumBuf_10_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 403 [1/2] (2.77ns)   --->   "%sumBuf_11_load_2 = load i32* %sumBuf_11_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 403 'load' 'sumBuf_11_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 404 [1/2] (2.77ns)   --->   "%sumBuf_12_load_2 = load i32* %sumBuf_12_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 404 'load' 'sumBuf_12_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 405 [1/2] (2.77ns)   --->   "%sumBuf_13_load_2 = load i32* %sumBuf_13_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 405 'load' 'sumBuf_13_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 406 [1/2] (2.77ns)   --->   "%sumBuf_14_load_2 = load i32* %sumBuf_14_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 406 'load' 'sumBuf_14_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 407 [1/2] (2.77ns)   --->   "%sumBuf_15_load_2 = load i32* %sumBuf_15_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 407 'load' 'sumBuf_15_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 408 [1/2] (2.77ns)   --->   "%sumBuf_16_load_2 = load i32* %sumBuf_16_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 408 'load' 'sumBuf_16_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 409 [1/2] (2.77ns)   --->   "%sumBuf_17_load_2 = load i32* %sumBuf_17_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 409 'load' 'sumBuf_17_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 410 [1/2] (2.77ns)   --->   "%sumBuf_18_load_2 = load i32* %sumBuf_18_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 410 'load' 'sumBuf_18_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 411 [1/2] (2.77ns)   --->   "%sumBuf_19_load_2 = load i32* %sumBuf_19_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 411 'load' 'sumBuf_19_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 412 [1/2] (2.77ns)   --->   "%sumBuf_20_load_2 = load i32* %sumBuf_20_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 412 'load' 'sumBuf_20_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 413 [1/2] (2.77ns)   --->   "%sumBuf_21_load_2 = load i32* %sumBuf_21_addr_2, align 4" [mSURF.cpp:130]   --->   Operation 413 'load' 'sumBuf_21_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 414 [1/1] (2.45ns)   --->   "%tmp_207 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_2, i32 %sumBuf_1_load_2, i32 %sumBuf_2_load_2, i32 %sumBuf_3_load_2, i32 %sumBuf_4_load_2, i32 %sumBuf_5_load_2, i32 %sumBuf_6_load_2, i32 %sumBuf_7_load_2, i32 %sumBuf_8_load_2, i32 %sumBuf_9_load_2, i32 %sumBuf_10_load_2, i32 %sumBuf_11_load_2, i32 %sumBuf_12_load_2, i32 %sumBuf_13_load_2, i32 %sumBuf_14_load_2, i32 %sumBuf_15_load_2, i32 %sumBuf_16_load_2, i32 %sumBuf_17_load_2, i32 %sumBuf_18_load_2, i32 %sumBuf_19_load_2, i32 %sumBuf_20_load_2, i32 %sumBuf_21_load_2, i5 %tmp_304)" [mSURF.cpp:130]   --->   Operation 414 'mux' 'tmp_207' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/2] (2.77ns)   --->   "%sumBuf_0_load_3 = load i32* %sumBuf_0_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 415 'load' 'sumBuf_0_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 416 [1/2] (2.77ns)   --->   "%sumBuf_1_load_3 = load i32* %sumBuf_1_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 416 'load' 'sumBuf_1_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 417 [1/2] (2.77ns)   --->   "%sumBuf_2_load_3 = load i32* %sumBuf_2_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 417 'load' 'sumBuf_2_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 418 [1/2] (2.77ns)   --->   "%sumBuf_3_load_3 = load i32* %sumBuf_3_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 418 'load' 'sumBuf_3_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 419 [1/2] (2.77ns)   --->   "%sumBuf_4_load_3 = load i32* %sumBuf_4_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 419 'load' 'sumBuf_4_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 420 [1/2] (2.77ns)   --->   "%sumBuf_5_load_3 = load i32* %sumBuf_5_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 420 'load' 'sumBuf_5_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 421 [1/2] (2.77ns)   --->   "%sumBuf_6_load_3 = load i32* %sumBuf_6_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 421 'load' 'sumBuf_6_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 422 [1/2] (2.77ns)   --->   "%sumBuf_7_load_3 = load i32* %sumBuf_7_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 422 'load' 'sumBuf_7_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 423 [1/2] (2.77ns)   --->   "%sumBuf_8_load_3 = load i32* %sumBuf_8_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 423 'load' 'sumBuf_8_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 424 [1/2] (2.77ns)   --->   "%sumBuf_9_load_3 = load i32* %sumBuf_9_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 424 'load' 'sumBuf_9_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 425 [1/2] (2.77ns)   --->   "%sumBuf_10_load_3 = load i32* %sumBuf_10_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 425 'load' 'sumBuf_10_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 426 [1/2] (2.77ns)   --->   "%sumBuf_11_load_3 = load i32* %sumBuf_11_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 426 'load' 'sumBuf_11_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 427 [1/2] (2.77ns)   --->   "%sumBuf_12_load_3 = load i32* %sumBuf_12_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 427 'load' 'sumBuf_12_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 428 [1/2] (2.77ns)   --->   "%sumBuf_13_load_3 = load i32* %sumBuf_13_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 428 'load' 'sumBuf_13_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 429 [1/2] (2.77ns)   --->   "%sumBuf_14_load_3 = load i32* %sumBuf_14_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 429 'load' 'sumBuf_14_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 430 [1/2] (2.77ns)   --->   "%sumBuf_15_load_3 = load i32* %sumBuf_15_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 430 'load' 'sumBuf_15_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 431 [1/2] (2.77ns)   --->   "%sumBuf_16_load_3 = load i32* %sumBuf_16_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 431 'load' 'sumBuf_16_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 432 [1/2] (2.77ns)   --->   "%sumBuf_17_load_3 = load i32* %sumBuf_17_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 432 'load' 'sumBuf_17_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 433 [1/2] (2.77ns)   --->   "%sumBuf_18_load_3 = load i32* %sumBuf_18_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 433 'load' 'sumBuf_18_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 434 [1/2] (2.77ns)   --->   "%sumBuf_19_load_3 = load i32* %sumBuf_19_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 434 'load' 'sumBuf_19_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 435 [1/2] (2.77ns)   --->   "%sumBuf_20_load_3 = load i32* %sumBuf_20_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 435 'load' 'sumBuf_20_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 436 [1/2] (2.77ns)   --->   "%sumBuf_21_load_3 = load i32* %sumBuf_21_addr_3, align 4" [mSURF.cpp:131]   --->   Operation 436 'load' 'sumBuf_21_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 437 [1/1] (2.45ns)   --->   "%tmp_208 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_3, i32 %sumBuf_1_load_3, i32 %sumBuf_2_load_3, i32 %sumBuf_3_load_3, i32 %sumBuf_4_load_3, i32 %sumBuf_5_load_3, i32 %sumBuf_6_load_3, i32 %sumBuf_7_load_3, i32 %sumBuf_8_load_3, i32 %sumBuf_9_load_3, i32 %sumBuf_10_load_3, i32 %sumBuf_11_load_3, i32 %sumBuf_12_load_3, i32 %sumBuf_13_load_3, i32 %sumBuf_14_load_3, i32 %sumBuf_15_load_3, i32 %sumBuf_16_load_3, i32 %sumBuf_17_load_3, i32 %sumBuf_18_load_3, i32 %sumBuf_19_load_3, i32 %sumBuf_20_load_3, i32 %sumBuf_21_load_3, i5 %tmp_304)" [mSURF.cpp:131]   --->   Operation 437 'mux' 'tmp_208' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node tmp_320)   --->   "%tmp_310 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:132]   --->   Operation 438 'partselect' 'tmp_310' <Predicate = (tmp_307)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (1.30ns)   --->   "%tmp_311 = sub i8 %tmp_308, %tmp_309" [mSURF.cpp:132]   --->   Operation 439 'sub' 'tmp_311' <Predicate = (tmp_307)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (1.30ns)   --->   "%tmp_313 = sub i8 %tmp_309, %tmp_308" [mSURF.cpp:132]   --->   Operation 440 'sub' 'tmp_313' <Predicate = (!tmp_307)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node tmp_317)   --->   "%tmp_314 = select i1 %tmp_307, i8 %tmp_311, i8 %tmp_313" [mSURF.cpp:132]   --->   Operation 441 'select' 'tmp_314' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node tmp_320)   --->   "%tmp_315 = select i1 %tmp_307, i176 %tmp_310, i176 %sumBufIndex_V_read" [mSURF.cpp:132]   --->   Operation 442 'select' 'tmp_315' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node tmp_320)   --->   "%tmp_316 = select i1 %tmp_307, i8 %tmp_312, i8 %tmp_308" [mSURF.cpp:132]   --->   Operation 443 'select' 'tmp_316' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_317 = sub i8 -81, %tmp_314" [mSURF.cpp:132]   --->   Operation 444 'sub' 'tmp_317' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node tmp_320)   --->   "%tmp_318 = zext i8 %tmp_316 to i176" [mSURF.cpp:132]   --->   Operation 445 'zext' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node tmp_322)   --->   "%tmp_319 = zext i8 %tmp_317 to i176" [mSURF.cpp:132]   --->   Operation 446 'zext' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_320 = lshr i176 %tmp_315, %tmp_318" [mSURF.cpp:132]   --->   Operation 447 'lshr' 'tmp_320' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node tmp_322)   --->   "%tmp_321 = lshr i176 -1, %tmp_319" [mSURF.cpp:132]   --->   Operation 448 'lshr' 'tmp_321' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_322 = and i176 %tmp_320, %tmp_321" [mSURF.cpp:132]   --->   Operation 449 'and' 'tmp_322' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_323 = trunc i176 %tmp_322 to i5" [mSURF.cpp:132]   --->   Operation 450 'trunc' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (2.45ns)   --->   "%tmp_209 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_2, i32 %sumBuf_1_load_2, i32 %sumBuf_2_load_2, i32 %sumBuf_3_load_2, i32 %sumBuf_4_load_2, i32 %sumBuf_5_load_2, i32 %sumBuf_6_load_2, i32 %sumBuf_7_load_2, i32 %sumBuf_8_load_2, i32 %sumBuf_9_load_2, i32 %sumBuf_10_load_2, i32 %sumBuf_11_load_2, i32 %sumBuf_12_load_2, i32 %sumBuf_13_load_2, i32 %sumBuf_14_load_2, i32 %sumBuf_15_load_2, i32 %sumBuf_16_load_2, i32 %sumBuf_17_load_2, i32 %sumBuf_18_load_2, i32 %sumBuf_19_load_2, i32 %sumBuf_20_load_2, i32 %sumBuf_21_load_2, i5 %tmp_323)" [mSURF.cpp:132]   --->   Operation 451 'mux' 'tmp_209' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (2.45ns)   --->   "%tmp_210 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_3, i32 %sumBuf_1_load_3, i32 %sumBuf_2_load_3, i32 %sumBuf_3_load_3, i32 %sumBuf_4_load_3, i32 %sumBuf_5_load_3, i32 %sumBuf_6_load_3, i32 %sumBuf_7_load_3, i32 %sumBuf_8_load_3, i32 %sumBuf_9_load_3, i32 %sumBuf_10_load_3, i32 %sumBuf_11_load_3, i32 %sumBuf_12_load_3, i32 %sumBuf_13_load_3, i32 %sumBuf_14_load_3, i32 %sumBuf_15_load_3, i32 %sumBuf_16_load_3, i32 %sumBuf_17_load_3, i32 %sumBuf_18_load_3, i32 %sumBuf_19_load_3, i32 %sumBuf_20_load_3, i32 %sumBuf_21_load_3, i5 %tmp_323)" [mSURF.cpp:133]   --->   Operation 452 'mux' 'tmp_210' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (1.89ns)   --->   "%tmp_111_2 = add nsw i32 %cOffset_cast, %tmp_110_2" [mSURF.cpp:129]   --->   Operation 453 'add' 'tmp_111_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_112_2 = sext i32 %tmp_111_2 to i64" [mSURF.cpp:129]   --->   Operation 454 'sext' 'tmp_112_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (1.82ns)   --->   "%tmp_11425_2 = add i29 %tmp_324, %tmp_49_cast" [mSURF.cpp:130]   --->   Operation 455 'add' 'tmp_11425_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_115_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11425_2, i3 0)" [mSURF.cpp:130]   --->   Operation 456 'bitconcatenate' 'tmp_115_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (1.89ns)   --->   "%Hi_assign_4 = add nsw i32 %tmp_115_2, -1" [mSURF.cpp:130]   --->   Operation 457 'add' 'Hi_assign_4' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (1.82ns)   --->   "%tmp_11723_2 = add i29 %tmp, %tmp_324" [mSURF.cpp:130]   --->   Operation 458 'add' 'tmp_11723_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_325 = trunc i29 %tmp_11723_2 to i5" [mSURF.cpp:130]   --->   Operation 459 'trunc' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%Lo_assign_4 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11723_2, i3 0)" [mSURF.cpp:130]   --->   Operation 460 'bitconcatenate' 'Lo_assign_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (1.96ns)   --->   "%tmp_326 = icmp ugt i32 %Lo_assign_4, %Hi_assign_4" [mSURF.cpp:130]   --->   Operation 461 'icmp' 'tmp_326' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_327 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_325, i3 0)" [mSURF.cpp:130]   --->   Operation 462 'bitconcatenate' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_328 = trunc i32 %Hi_assign_4 to i8" [mSURF.cpp:130]   --->   Operation 463 'trunc' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (1.30ns)   --->   "%tmp_331 = sub i8 -81, %tmp_327" [mSURF.cpp:130]   --->   Operation 464 'sub' 'tmp_331' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_4 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 465 'getelementptr' 'sumBuf_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [2/2] (2.77ns)   --->   "%sumBuf_0_load_4 = load i32* %sumBuf_0_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 466 'load' 'sumBuf_0_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_4 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 467 'getelementptr' 'sumBuf_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [2/2] (2.77ns)   --->   "%sumBuf_1_load_4 = load i32* %sumBuf_1_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 468 'load' 'sumBuf_1_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_4 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 469 'getelementptr' 'sumBuf_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [2/2] (2.77ns)   --->   "%sumBuf_2_load_4 = load i32* %sumBuf_2_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 470 'load' 'sumBuf_2_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_4 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 471 'getelementptr' 'sumBuf_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [2/2] (2.77ns)   --->   "%sumBuf_3_load_4 = load i32* %sumBuf_3_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 472 'load' 'sumBuf_3_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_4 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 473 'getelementptr' 'sumBuf_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [2/2] (2.77ns)   --->   "%sumBuf_4_load_4 = load i32* %sumBuf_4_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 474 'load' 'sumBuf_4_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_4 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 475 'getelementptr' 'sumBuf_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [2/2] (2.77ns)   --->   "%sumBuf_5_load_4 = load i32* %sumBuf_5_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 476 'load' 'sumBuf_5_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_4 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 477 'getelementptr' 'sumBuf_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [2/2] (2.77ns)   --->   "%sumBuf_6_load_4 = load i32* %sumBuf_6_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 478 'load' 'sumBuf_6_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_4 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 479 'getelementptr' 'sumBuf_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [2/2] (2.77ns)   --->   "%sumBuf_7_load_4 = load i32* %sumBuf_7_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 480 'load' 'sumBuf_7_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_4 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 481 'getelementptr' 'sumBuf_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [2/2] (2.77ns)   --->   "%sumBuf_8_load_4 = load i32* %sumBuf_8_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 482 'load' 'sumBuf_8_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_4 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 483 'getelementptr' 'sumBuf_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [2/2] (2.77ns)   --->   "%sumBuf_9_load_4 = load i32* %sumBuf_9_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 484 'load' 'sumBuf_9_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_4 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 485 'getelementptr' 'sumBuf_10_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [2/2] (2.77ns)   --->   "%sumBuf_10_load_4 = load i32* %sumBuf_10_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 486 'load' 'sumBuf_10_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_4 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 487 'getelementptr' 'sumBuf_11_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [2/2] (2.77ns)   --->   "%sumBuf_11_load_4 = load i32* %sumBuf_11_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 488 'load' 'sumBuf_11_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_4 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 489 'getelementptr' 'sumBuf_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [2/2] (2.77ns)   --->   "%sumBuf_12_load_4 = load i32* %sumBuf_12_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 490 'load' 'sumBuf_12_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_4 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 491 'getelementptr' 'sumBuf_13_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [2/2] (2.77ns)   --->   "%sumBuf_13_load_4 = load i32* %sumBuf_13_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 492 'load' 'sumBuf_13_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_4 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 493 'getelementptr' 'sumBuf_14_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [2/2] (2.77ns)   --->   "%sumBuf_14_load_4 = load i32* %sumBuf_14_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 494 'load' 'sumBuf_14_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_4 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 495 'getelementptr' 'sumBuf_15_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [2/2] (2.77ns)   --->   "%sumBuf_15_load_4 = load i32* %sumBuf_15_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 496 'load' 'sumBuf_15_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_4 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 497 'getelementptr' 'sumBuf_16_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [2/2] (2.77ns)   --->   "%sumBuf_16_load_4 = load i32* %sumBuf_16_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 498 'load' 'sumBuf_16_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_4 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 499 'getelementptr' 'sumBuf_17_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [2/2] (2.77ns)   --->   "%sumBuf_17_load_4 = load i32* %sumBuf_17_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 500 'load' 'sumBuf_17_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_4 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 501 'getelementptr' 'sumBuf_18_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [2/2] (2.77ns)   --->   "%sumBuf_18_load_4 = load i32* %sumBuf_18_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 502 'load' 'sumBuf_18_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_4 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 503 'getelementptr' 'sumBuf_19_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [2/2] (2.77ns)   --->   "%sumBuf_19_load_4 = load i32* %sumBuf_19_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 504 'load' 'sumBuf_19_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_4 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 505 'getelementptr' 'sumBuf_20_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [2/2] (2.77ns)   --->   "%sumBuf_20_load_4 = load i32* %sumBuf_20_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 506 'load' 'sumBuf_20_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_4 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_112_2" [mSURF.cpp:130]   --->   Operation 507 'getelementptr' 'sumBuf_21_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [2/2] (2.77ns)   --->   "%sumBuf_21_load_4 = load i32* %sumBuf_21_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 508 'load' 'sumBuf_21_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 509 [1/1] (1.89ns)   --->   "%tmp_120_2 = add nsw i32 %cOffset_cast, %tmp_119_2" [mSURF.cpp:130]   --->   Operation 509 'add' 'tmp_120_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_121_2 = sext i32 %tmp_120_2 to i64" [mSURF.cpp:130]   --->   Operation 510 'sext' 'tmp_121_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_5 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 511 'getelementptr' 'sumBuf_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [2/2] (2.77ns)   --->   "%sumBuf_0_load_5 = load i32* %sumBuf_0_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 512 'load' 'sumBuf_0_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_5 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 513 'getelementptr' 'sumBuf_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 514 [2/2] (2.77ns)   --->   "%sumBuf_1_load_5 = load i32* %sumBuf_1_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 514 'load' 'sumBuf_1_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_5 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 515 'getelementptr' 'sumBuf_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 516 [2/2] (2.77ns)   --->   "%sumBuf_2_load_5 = load i32* %sumBuf_2_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 516 'load' 'sumBuf_2_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_5 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 517 'getelementptr' 'sumBuf_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [2/2] (2.77ns)   --->   "%sumBuf_3_load_5 = load i32* %sumBuf_3_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 518 'load' 'sumBuf_3_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_5 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 519 'getelementptr' 'sumBuf_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [2/2] (2.77ns)   --->   "%sumBuf_4_load_5 = load i32* %sumBuf_4_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 520 'load' 'sumBuf_4_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_5 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 521 'getelementptr' 'sumBuf_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 522 [2/2] (2.77ns)   --->   "%sumBuf_5_load_5 = load i32* %sumBuf_5_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 522 'load' 'sumBuf_5_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_5 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 523 'getelementptr' 'sumBuf_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [2/2] (2.77ns)   --->   "%sumBuf_6_load_5 = load i32* %sumBuf_6_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 524 'load' 'sumBuf_6_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_5 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 525 'getelementptr' 'sumBuf_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [2/2] (2.77ns)   --->   "%sumBuf_7_load_5 = load i32* %sumBuf_7_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 526 'load' 'sumBuf_7_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_5 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 527 'getelementptr' 'sumBuf_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [2/2] (2.77ns)   --->   "%sumBuf_8_load_5 = load i32* %sumBuf_8_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 528 'load' 'sumBuf_8_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_5 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 529 'getelementptr' 'sumBuf_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [2/2] (2.77ns)   --->   "%sumBuf_9_load_5 = load i32* %sumBuf_9_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 530 'load' 'sumBuf_9_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_5 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 531 'getelementptr' 'sumBuf_10_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 532 [2/2] (2.77ns)   --->   "%sumBuf_10_load_5 = load i32* %sumBuf_10_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 532 'load' 'sumBuf_10_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_5 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 533 'getelementptr' 'sumBuf_11_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [2/2] (2.77ns)   --->   "%sumBuf_11_load_5 = load i32* %sumBuf_11_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 534 'load' 'sumBuf_11_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_5 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 535 'getelementptr' 'sumBuf_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [2/2] (2.77ns)   --->   "%sumBuf_12_load_5 = load i32* %sumBuf_12_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 536 'load' 'sumBuf_12_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_5 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 537 'getelementptr' 'sumBuf_13_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [2/2] (2.77ns)   --->   "%sumBuf_13_load_5 = load i32* %sumBuf_13_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 538 'load' 'sumBuf_13_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_5 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 539 'getelementptr' 'sumBuf_14_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [2/2] (2.77ns)   --->   "%sumBuf_14_load_5 = load i32* %sumBuf_14_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 540 'load' 'sumBuf_14_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_5 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 541 'getelementptr' 'sumBuf_15_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [2/2] (2.77ns)   --->   "%sumBuf_15_load_5 = load i32* %sumBuf_15_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 542 'load' 'sumBuf_15_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_5 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 543 'getelementptr' 'sumBuf_16_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [2/2] (2.77ns)   --->   "%sumBuf_16_load_5 = load i32* %sumBuf_16_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 544 'load' 'sumBuf_16_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_5 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 545 'getelementptr' 'sumBuf_17_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [2/2] (2.77ns)   --->   "%sumBuf_17_load_5 = load i32* %sumBuf_17_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 546 'load' 'sumBuf_17_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_5 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 547 'getelementptr' 'sumBuf_18_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [2/2] (2.77ns)   --->   "%sumBuf_18_load_5 = load i32* %sumBuf_18_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 548 'load' 'sumBuf_18_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_5 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 549 'getelementptr' 'sumBuf_19_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [2/2] (2.77ns)   --->   "%sumBuf_19_load_5 = load i32* %sumBuf_19_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 550 'load' 'sumBuf_19_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_5 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 551 'getelementptr' 'sumBuf_20_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 552 [2/2] (2.77ns)   --->   "%sumBuf_20_load_5 = load i32* %sumBuf_20_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 552 'load' 'sumBuf_20_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_5 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_121_2" [mSURF.cpp:131]   --->   Operation 553 'getelementptr' 'sumBuf_21_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [2/2] (2.77ns)   --->   "%sumBuf_21_load_5 = load i32* %sumBuf_21_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 554 'load' 'sumBuf_21_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 555 [1/1] (1.82ns)   --->   "%tmp_13217_2 = add i29 %tmp_343, %tmp_49_cast" [mSURF.cpp:132]   --->   Operation 555 'add' 'tmp_13217_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_133_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13217_2, i3 0)" [mSURF.cpp:132]   --->   Operation 556 'bitconcatenate' 'tmp_133_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (1.89ns)   --->   "%Hi_assign_2_2 = add nsw i32 %tmp_133_2, -1" [mSURF.cpp:132]   --->   Operation 557 'add' 'Hi_assign_2_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (1.82ns)   --->   "%tmp_13515_2 = add i29 %tmp, %tmp_343" [mSURF.cpp:132]   --->   Operation 558 'add' 'tmp_13515_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_344 = trunc i29 %tmp_13515_2 to i5" [mSURF.cpp:132]   --->   Operation 559 'trunc' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%Lo_assign_2_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13515_2, i3 0)" [mSURF.cpp:132]   --->   Operation 560 'bitconcatenate' 'Lo_assign_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (1.96ns)   --->   "%tmp_345 = icmp ugt i32 %Lo_assign_2_2, %Hi_assign_2_2" [mSURF.cpp:132]   --->   Operation 561 'icmp' 'tmp_345' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_346 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_344, i3 0)" [mSURF.cpp:132]   --->   Operation 562 'bitconcatenate' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_347 = trunc i32 %Hi_assign_2_2 to i8" [mSURF.cpp:132]   --->   Operation 563 'trunc' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (1.30ns)   --->   "%tmp_350 = sub i8 -81, %tmp_346" [mSURF.cpp:132]   --->   Operation 564 'sub' 'tmp_350' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (7.59ns)   --->   "%tmp_110_3 = call fastcc i32 @__hls_fptosi_float_i(float %box_3_2_read_1)" [mSURF.cpp:129]   --->   Operation 565 'call' 'tmp_110_3' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 566 [1/1] (7.59ns)   --->   "%tmp_113_3 = call fastcc i32 @__hls_fptosi_float_i(float %box_3_3_read_1)" [mSURF.cpp:130]   --->   Operation 566 'call' 'tmp_113_3' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_362 = trunc i32 %tmp_113_3 to i29" [mSURF.cpp:130]   --->   Operation 567 'trunc' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (7.59ns)   --->   "%tmp_119_3 = call fastcc i32 @__hls_fptosi_float_i(float %box_3_0_read_1)" [mSURF.cpp:130]   --->   Operation 568 'call' 'tmp_119_3' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 569 [1/1] (7.59ns)   --->   "%tmp_131_3 = call fastcc i32 @__hls_fptosi_float_i(float %box_3_1_read_1)" [mSURF.cpp:132]   --->   Operation 569 'call' 'tmp_131_3' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_381 = trunc i32 %tmp_131_3 to i29" [mSURF.cpp:132]   --->   Operation 570 'trunc' 'tmp_381' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.64>
ST_5 : Operation 571 [4/4] (8.08ns)   --->   "%tmp_71 = sitofp i32 %tmp_70 to float" [mSURF.cpp:133]   --->   Operation 571 'sitofp' 'tmp_71' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (1.89ns)   --->   "%tmp_146_1 = sub i32 %tmp_207, %tmp_208" [mSURF.cpp:131]   --->   Operation 572 'sub' 'tmp_146_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_147_1 = sub i32 %tmp_146_1, %tmp_209" [mSURF.cpp:132]   --->   Operation 573 'sub' 'tmp_147_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 574 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_148_1 = add i32 %tmp_210, %tmp_147_1" [mSURF.cpp:133]   --->   Operation 574 'add' 'tmp_148_1' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node tmp_339)   --->   "%tmp_329 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:130]   --->   Operation 575 'partselect' 'tmp_329' <Predicate = (tmp_326)> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (1.30ns)   --->   "%tmp_330 = sub i8 %tmp_327, %tmp_328" [mSURF.cpp:130]   --->   Operation 576 'sub' 'tmp_330' <Predicate = (tmp_326)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [1/1] (1.30ns)   --->   "%tmp_332 = sub i8 %tmp_328, %tmp_327" [mSURF.cpp:130]   --->   Operation 577 'sub' 'tmp_332' <Predicate = (!tmp_326)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node tmp_336)   --->   "%tmp_333 = select i1 %tmp_326, i8 %tmp_330, i8 %tmp_332" [mSURF.cpp:130]   --->   Operation 578 'select' 'tmp_333' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node tmp_339)   --->   "%tmp_334 = select i1 %tmp_326, i176 %tmp_329, i176 %sumBufIndex_V_read" [mSURF.cpp:130]   --->   Operation 579 'select' 'tmp_334' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node tmp_339)   --->   "%tmp_335 = select i1 %tmp_326, i8 %tmp_331, i8 %tmp_327" [mSURF.cpp:130]   --->   Operation 580 'select' 'tmp_335' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 581 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_336 = sub i8 -81, %tmp_333" [mSURF.cpp:130]   --->   Operation 581 'sub' 'tmp_336' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node tmp_339)   --->   "%tmp_337 = zext i8 %tmp_335 to i176" [mSURF.cpp:130]   --->   Operation 582 'zext' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node tmp_341)   --->   "%tmp_338 = zext i8 %tmp_336 to i176" [mSURF.cpp:130]   --->   Operation 583 'zext' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_339 = lshr i176 %tmp_334, %tmp_337" [mSURF.cpp:130]   --->   Operation 584 'lshr' 'tmp_339' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node tmp_341)   --->   "%tmp_340 = lshr i176 -1, %tmp_338" [mSURF.cpp:130]   --->   Operation 585 'lshr' 'tmp_340' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_341 = and i176 %tmp_339, %tmp_340" [mSURF.cpp:130]   --->   Operation 586 'and' 'tmp_341' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_342 = trunc i176 %tmp_341 to i5" [mSURF.cpp:130]   --->   Operation 587 'trunc' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [1/2] (2.77ns)   --->   "%sumBuf_0_load_4 = load i32* %sumBuf_0_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 588 'load' 'sumBuf_0_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 589 [1/2] (2.77ns)   --->   "%sumBuf_1_load_4 = load i32* %sumBuf_1_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 589 'load' 'sumBuf_1_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 590 [1/2] (2.77ns)   --->   "%sumBuf_2_load_4 = load i32* %sumBuf_2_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 590 'load' 'sumBuf_2_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 591 [1/2] (2.77ns)   --->   "%sumBuf_3_load_4 = load i32* %sumBuf_3_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 591 'load' 'sumBuf_3_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 592 [1/2] (2.77ns)   --->   "%sumBuf_4_load_4 = load i32* %sumBuf_4_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 592 'load' 'sumBuf_4_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 593 [1/2] (2.77ns)   --->   "%sumBuf_5_load_4 = load i32* %sumBuf_5_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 593 'load' 'sumBuf_5_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 594 [1/2] (2.77ns)   --->   "%sumBuf_6_load_4 = load i32* %sumBuf_6_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 594 'load' 'sumBuf_6_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 595 [1/2] (2.77ns)   --->   "%sumBuf_7_load_4 = load i32* %sumBuf_7_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 595 'load' 'sumBuf_7_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 596 [1/2] (2.77ns)   --->   "%sumBuf_8_load_4 = load i32* %sumBuf_8_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 596 'load' 'sumBuf_8_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 597 [1/2] (2.77ns)   --->   "%sumBuf_9_load_4 = load i32* %sumBuf_9_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 597 'load' 'sumBuf_9_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 598 [1/2] (2.77ns)   --->   "%sumBuf_10_load_4 = load i32* %sumBuf_10_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 598 'load' 'sumBuf_10_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 599 [1/2] (2.77ns)   --->   "%sumBuf_11_load_4 = load i32* %sumBuf_11_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 599 'load' 'sumBuf_11_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 600 [1/2] (2.77ns)   --->   "%sumBuf_12_load_4 = load i32* %sumBuf_12_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 600 'load' 'sumBuf_12_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 601 [1/2] (2.77ns)   --->   "%sumBuf_13_load_4 = load i32* %sumBuf_13_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 601 'load' 'sumBuf_13_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 602 [1/2] (2.77ns)   --->   "%sumBuf_14_load_4 = load i32* %sumBuf_14_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 602 'load' 'sumBuf_14_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 603 [1/2] (2.77ns)   --->   "%sumBuf_15_load_4 = load i32* %sumBuf_15_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 603 'load' 'sumBuf_15_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 604 [1/2] (2.77ns)   --->   "%sumBuf_16_load_4 = load i32* %sumBuf_16_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 604 'load' 'sumBuf_16_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 605 [1/2] (2.77ns)   --->   "%sumBuf_17_load_4 = load i32* %sumBuf_17_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 605 'load' 'sumBuf_17_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 606 [1/2] (2.77ns)   --->   "%sumBuf_18_load_4 = load i32* %sumBuf_18_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 606 'load' 'sumBuf_18_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 607 [1/2] (2.77ns)   --->   "%sumBuf_19_load_4 = load i32* %sumBuf_19_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 607 'load' 'sumBuf_19_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 608 [1/2] (2.77ns)   --->   "%sumBuf_20_load_4 = load i32* %sumBuf_20_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 608 'load' 'sumBuf_20_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 609 [1/2] (2.77ns)   --->   "%sumBuf_21_load_4 = load i32* %sumBuf_21_addr_4, align 4" [mSURF.cpp:130]   --->   Operation 609 'load' 'sumBuf_21_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 610 [1/1] (2.45ns)   --->   "%tmp_211 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_4, i32 %sumBuf_1_load_4, i32 %sumBuf_2_load_4, i32 %sumBuf_3_load_4, i32 %sumBuf_4_load_4, i32 %sumBuf_5_load_4, i32 %sumBuf_6_load_4, i32 %sumBuf_7_load_4, i32 %sumBuf_8_load_4, i32 %sumBuf_9_load_4, i32 %sumBuf_10_load_4, i32 %sumBuf_11_load_4, i32 %sumBuf_12_load_4, i32 %sumBuf_13_load_4, i32 %sumBuf_14_load_4, i32 %sumBuf_15_load_4, i32 %sumBuf_16_load_4, i32 %sumBuf_17_load_4, i32 %sumBuf_18_load_4, i32 %sumBuf_19_load_4, i32 %sumBuf_20_load_4, i32 %sumBuf_21_load_4, i5 %tmp_342)" [mSURF.cpp:130]   --->   Operation 610 'mux' 'tmp_211' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/2] (2.77ns)   --->   "%sumBuf_0_load_5 = load i32* %sumBuf_0_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 611 'load' 'sumBuf_0_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 612 [1/2] (2.77ns)   --->   "%sumBuf_1_load_5 = load i32* %sumBuf_1_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 612 'load' 'sumBuf_1_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 613 [1/2] (2.77ns)   --->   "%sumBuf_2_load_5 = load i32* %sumBuf_2_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 613 'load' 'sumBuf_2_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 614 [1/2] (2.77ns)   --->   "%sumBuf_3_load_5 = load i32* %sumBuf_3_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 614 'load' 'sumBuf_3_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 615 [1/2] (2.77ns)   --->   "%sumBuf_4_load_5 = load i32* %sumBuf_4_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 615 'load' 'sumBuf_4_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 616 [1/2] (2.77ns)   --->   "%sumBuf_5_load_5 = load i32* %sumBuf_5_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 616 'load' 'sumBuf_5_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 617 [1/2] (2.77ns)   --->   "%sumBuf_6_load_5 = load i32* %sumBuf_6_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 617 'load' 'sumBuf_6_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 618 [1/2] (2.77ns)   --->   "%sumBuf_7_load_5 = load i32* %sumBuf_7_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 618 'load' 'sumBuf_7_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 619 [1/2] (2.77ns)   --->   "%sumBuf_8_load_5 = load i32* %sumBuf_8_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 619 'load' 'sumBuf_8_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 620 [1/2] (2.77ns)   --->   "%sumBuf_9_load_5 = load i32* %sumBuf_9_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 620 'load' 'sumBuf_9_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 621 [1/2] (2.77ns)   --->   "%sumBuf_10_load_5 = load i32* %sumBuf_10_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 621 'load' 'sumBuf_10_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 622 [1/2] (2.77ns)   --->   "%sumBuf_11_load_5 = load i32* %sumBuf_11_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 622 'load' 'sumBuf_11_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 623 [1/2] (2.77ns)   --->   "%sumBuf_12_load_5 = load i32* %sumBuf_12_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 623 'load' 'sumBuf_12_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 624 [1/2] (2.77ns)   --->   "%sumBuf_13_load_5 = load i32* %sumBuf_13_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 624 'load' 'sumBuf_13_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 625 [1/2] (2.77ns)   --->   "%sumBuf_14_load_5 = load i32* %sumBuf_14_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 625 'load' 'sumBuf_14_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 626 [1/2] (2.77ns)   --->   "%sumBuf_15_load_5 = load i32* %sumBuf_15_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 626 'load' 'sumBuf_15_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 627 [1/2] (2.77ns)   --->   "%sumBuf_16_load_5 = load i32* %sumBuf_16_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 627 'load' 'sumBuf_16_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 628 [1/2] (2.77ns)   --->   "%sumBuf_17_load_5 = load i32* %sumBuf_17_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 628 'load' 'sumBuf_17_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 629 [1/2] (2.77ns)   --->   "%sumBuf_18_load_5 = load i32* %sumBuf_18_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 629 'load' 'sumBuf_18_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 630 [1/2] (2.77ns)   --->   "%sumBuf_19_load_5 = load i32* %sumBuf_19_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 630 'load' 'sumBuf_19_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 631 [1/2] (2.77ns)   --->   "%sumBuf_20_load_5 = load i32* %sumBuf_20_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 631 'load' 'sumBuf_20_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 632 [1/2] (2.77ns)   --->   "%sumBuf_21_load_5 = load i32* %sumBuf_21_addr_5, align 4" [mSURF.cpp:131]   --->   Operation 632 'load' 'sumBuf_21_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 633 [1/1] (2.45ns)   --->   "%tmp_212 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_5, i32 %sumBuf_1_load_5, i32 %sumBuf_2_load_5, i32 %sumBuf_3_load_5, i32 %sumBuf_4_load_5, i32 %sumBuf_5_load_5, i32 %sumBuf_6_load_5, i32 %sumBuf_7_load_5, i32 %sumBuf_8_load_5, i32 %sumBuf_9_load_5, i32 %sumBuf_10_load_5, i32 %sumBuf_11_load_5, i32 %sumBuf_12_load_5, i32 %sumBuf_13_load_5, i32 %sumBuf_14_load_5, i32 %sumBuf_15_load_5, i32 %sumBuf_16_load_5, i32 %sumBuf_17_load_5, i32 %sumBuf_18_load_5, i32 %sumBuf_19_load_5, i32 %sumBuf_20_load_5, i32 %sumBuf_21_load_5, i5 %tmp_342)" [mSURF.cpp:131]   --->   Operation 633 'mux' 'tmp_212' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node tmp_358)   --->   "%tmp_348 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:132]   --->   Operation 634 'partselect' 'tmp_348' <Predicate = (tmp_345)> <Delay = 0.00>
ST_5 : Operation 635 [1/1] (1.30ns)   --->   "%tmp_349 = sub i8 %tmp_346, %tmp_347" [mSURF.cpp:132]   --->   Operation 635 'sub' 'tmp_349' <Predicate = (tmp_345)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 636 [1/1] (1.30ns)   --->   "%tmp_351 = sub i8 %tmp_347, %tmp_346" [mSURF.cpp:132]   --->   Operation 636 'sub' 'tmp_351' <Predicate = (!tmp_345)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node tmp_355)   --->   "%tmp_352 = select i1 %tmp_345, i8 %tmp_349, i8 %tmp_351" [mSURF.cpp:132]   --->   Operation 637 'select' 'tmp_352' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node tmp_358)   --->   "%tmp_353 = select i1 %tmp_345, i176 %tmp_348, i176 %sumBufIndex_V_read" [mSURF.cpp:132]   --->   Operation 638 'select' 'tmp_353' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node tmp_358)   --->   "%tmp_354 = select i1 %tmp_345, i8 %tmp_350, i8 %tmp_346" [mSURF.cpp:132]   --->   Operation 639 'select' 'tmp_354' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 640 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_355 = sub i8 -81, %tmp_352" [mSURF.cpp:132]   --->   Operation 640 'sub' 'tmp_355' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node tmp_358)   --->   "%tmp_356 = zext i8 %tmp_354 to i176" [mSURF.cpp:132]   --->   Operation 641 'zext' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node tmp_360)   --->   "%tmp_357 = zext i8 %tmp_355 to i176" [mSURF.cpp:132]   --->   Operation 642 'zext' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_358 = lshr i176 %tmp_353, %tmp_356" [mSURF.cpp:132]   --->   Operation 643 'lshr' 'tmp_358' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node tmp_360)   --->   "%tmp_359 = lshr i176 -1, %tmp_357" [mSURF.cpp:132]   --->   Operation 644 'lshr' 'tmp_359' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 645 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_360 = and i176 %tmp_358, %tmp_359" [mSURF.cpp:132]   --->   Operation 645 'and' 'tmp_360' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_361 = trunc i176 %tmp_360 to i5" [mSURF.cpp:132]   --->   Operation 646 'trunc' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (2.45ns)   --->   "%tmp_213 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_4, i32 %sumBuf_1_load_4, i32 %sumBuf_2_load_4, i32 %sumBuf_3_load_4, i32 %sumBuf_4_load_4, i32 %sumBuf_5_load_4, i32 %sumBuf_6_load_4, i32 %sumBuf_7_load_4, i32 %sumBuf_8_load_4, i32 %sumBuf_9_load_4, i32 %sumBuf_10_load_4, i32 %sumBuf_11_load_4, i32 %sumBuf_12_load_4, i32 %sumBuf_13_load_4, i32 %sumBuf_14_load_4, i32 %sumBuf_15_load_4, i32 %sumBuf_16_load_4, i32 %sumBuf_17_load_4, i32 %sumBuf_18_load_4, i32 %sumBuf_19_load_4, i32 %sumBuf_20_load_4, i32 %sumBuf_21_load_4, i5 %tmp_361)" [mSURF.cpp:132]   --->   Operation 647 'mux' 'tmp_213' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 648 [1/1] (2.45ns)   --->   "%tmp_214 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_5, i32 %sumBuf_1_load_5, i32 %sumBuf_2_load_5, i32 %sumBuf_3_load_5, i32 %sumBuf_4_load_5, i32 %sumBuf_5_load_5, i32 %sumBuf_6_load_5, i32 %sumBuf_7_load_5, i32 %sumBuf_8_load_5, i32 %sumBuf_9_load_5, i32 %sumBuf_10_load_5, i32 %sumBuf_11_load_5, i32 %sumBuf_12_load_5, i32 %sumBuf_13_load_5, i32 %sumBuf_14_load_5, i32 %sumBuf_15_load_5, i32 %sumBuf_16_load_5, i32 %sumBuf_17_load_5, i32 %sumBuf_18_load_5, i32 %sumBuf_19_load_5, i32 %sumBuf_20_load_5, i32 %sumBuf_21_load_5, i5 %tmp_361)" [mSURF.cpp:133]   --->   Operation 648 'mux' 'tmp_214' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 649 [1/1] (1.89ns)   --->   "%tmp_111_3 = add nsw i32 %cOffset_cast, %tmp_110_3" [mSURF.cpp:129]   --->   Operation 649 'add' 'tmp_111_3' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_112_3 = sext i32 %tmp_111_3 to i64" [mSURF.cpp:129]   --->   Operation 650 'sext' 'tmp_112_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (1.82ns)   --->   "%tmp_11425_3 = add i29 %tmp_362, %tmp_49_cast" [mSURF.cpp:130]   --->   Operation 651 'add' 'tmp_11425_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_115_3 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11425_3, i3 0)" [mSURF.cpp:130]   --->   Operation 652 'bitconcatenate' 'tmp_115_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (1.89ns)   --->   "%Hi_assign_5 = add nsw i32 %tmp_115_3, -1" [mSURF.cpp:130]   --->   Operation 653 'add' 'Hi_assign_5' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 654 [1/1] (1.82ns)   --->   "%tmp_11723_3 = add i29 %tmp, %tmp_362" [mSURF.cpp:130]   --->   Operation 654 'add' 'tmp_11723_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_363 = trunc i29 %tmp_11723_3 to i5" [mSURF.cpp:130]   --->   Operation 655 'trunc' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%Lo_assign_5 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11723_3, i3 0)" [mSURF.cpp:130]   --->   Operation 656 'bitconcatenate' 'Lo_assign_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (1.96ns)   --->   "%tmp_364 = icmp ugt i32 %Lo_assign_5, %Hi_assign_5" [mSURF.cpp:130]   --->   Operation 657 'icmp' 'tmp_364' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_365 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_363, i3 0)" [mSURF.cpp:130]   --->   Operation 658 'bitconcatenate' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_366 = trunc i32 %Hi_assign_5 to i8" [mSURF.cpp:130]   --->   Operation 659 'trunc' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (1.30ns)   --->   "%tmp_369 = sub i8 -81, %tmp_365" [mSURF.cpp:130]   --->   Operation 660 'sub' 'tmp_369' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_6 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 661 'getelementptr' 'sumBuf_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 662 [2/2] (2.77ns)   --->   "%sumBuf_0_load_6 = load i32* %sumBuf_0_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 662 'load' 'sumBuf_0_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_6 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 663 'getelementptr' 'sumBuf_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 664 [2/2] (2.77ns)   --->   "%sumBuf_1_load_6 = load i32* %sumBuf_1_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 664 'load' 'sumBuf_1_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_6 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 665 'getelementptr' 'sumBuf_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 666 [2/2] (2.77ns)   --->   "%sumBuf_2_load_6 = load i32* %sumBuf_2_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 666 'load' 'sumBuf_2_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_6 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 667 'getelementptr' 'sumBuf_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 668 [2/2] (2.77ns)   --->   "%sumBuf_3_load_6 = load i32* %sumBuf_3_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 668 'load' 'sumBuf_3_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_6 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 669 'getelementptr' 'sumBuf_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 670 [2/2] (2.77ns)   --->   "%sumBuf_4_load_6 = load i32* %sumBuf_4_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 670 'load' 'sumBuf_4_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_6 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 671 'getelementptr' 'sumBuf_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 672 [2/2] (2.77ns)   --->   "%sumBuf_5_load_6 = load i32* %sumBuf_5_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 672 'load' 'sumBuf_5_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_6 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 673 'getelementptr' 'sumBuf_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 674 [2/2] (2.77ns)   --->   "%sumBuf_6_load_6 = load i32* %sumBuf_6_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 674 'load' 'sumBuf_6_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_6 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 675 'getelementptr' 'sumBuf_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 676 [2/2] (2.77ns)   --->   "%sumBuf_7_load_6 = load i32* %sumBuf_7_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 676 'load' 'sumBuf_7_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_6 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 677 'getelementptr' 'sumBuf_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 678 [2/2] (2.77ns)   --->   "%sumBuf_8_load_6 = load i32* %sumBuf_8_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 678 'load' 'sumBuf_8_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_6 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 679 'getelementptr' 'sumBuf_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 680 [2/2] (2.77ns)   --->   "%sumBuf_9_load_6 = load i32* %sumBuf_9_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 680 'load' 'sumBuf_9_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_6 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 681 'getelementptr' 'sumBuf_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 682 [2/2] (2.77ns)   --->   "%sumBuf_10_load_6 = load i32* %sumBuf_10_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 682 'load' 'sumBuf_10_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_6 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 683 'getelementptr' 'sumBuf_11_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 684 [2/2] (2.77ns)   --->   "%sumBuf_11_load_6 = load i32* %sumBuf_11_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 684 'load' 'sumBuf_11_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_6 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 685 'getelementptr' 'sumBuf_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 686 [2/2] (2.77ns)   --->   "%sumBuf_12_load_6 = load i32* %sumBuf_12_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 686 'load' 'sumBuf_12_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_6 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 687 'getelementptr' 'sumBuf_13_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 688 [2/2] (2.77ns)   --->   "%sumBuf_13_load_6 = load i32* %sumBuf_13_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 688 'load' 'sumBuf_13_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_6 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 689 'getelementptr' 'sumBuf_14_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 690 [2/2] (2.77ns)   --->   "%sumBuf_14_load_6 = load i32* %sumBuf_14_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 690 'load' 'sumBuf_14_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_6 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 691 'getelementptr' 'sumBuf_15_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 692 [2/2] (2.77ns)   --->   "%sumBuf_15_load_6 = load i32* %sumBuf_15_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 692 'load' 'sumBuf_15_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_6 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 693 'getelementptr' 'sumBuf_16_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 694 [2/2] (2.77ns)   --->   "%sumBuf_16_load_6 = load i32* %sumBuf_16_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 694 'load' 'sumBuf_16_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_6 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 695 'getelementptr' 'sumBuf_17_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 696 [2/2] (2.77ns)   --->   "%sumBuf_17_load_6 = load i32* %sumBuf_17_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 696 'load' 'sumBuf_17_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_6 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 697 'getelementptr' 'sumBuf_18_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 698 [2/2] (2.77ns)   --->   "%sumBuf_18_load_6 = load i32* %sumBuf_18_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 698 'load' 'sumBuf_18_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_6 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 699 'getelementptr' 'sumBuf_19_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 700 [2/2] (2.77ns)   --->   "%sumBuf_19_load_6 = load i32* %sumBuf_19_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 700 'load' 'sumBuf_19_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_6 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 701 'getelementptr' 'sumBuf_20_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 702 [2/2] (2.77ns)   --->   "%sumBuf_20_load_6 = load i32* %sumBuf_20_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 702 'load' 'sumBuf_20_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_6 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_112_3" [mSURF.cpp:130]   --->   Operation 703 'getelementptr' 'sumBuf_21_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 704 [2/2] (2.77ns)   --->   "%sumBuf_21_load_6 = load i32* %sumBuf_21_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 704 'load' 'sumBuf_21_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 705 [1/1] (1.89ns)   --->   "%tmp_120_3 = add nsw i32 %cOffset_cast, %tmp_119_3" [mSURF.cpp:130]   --->   Operation 705 'add' 'tmp_120_3' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_121_3 = sext i32 %tmp_120_3 to i64" [mSURF.cpp:130]   --->   Operation 706 'sext' 'tmp_121_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_7 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 707 'getelementptr' 'sumBuf_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 708 [2/2] (2.77ns)   --->   "%sumBuf_0_load_7 = load i32* %sumBuf_0_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 708 'load' 'sumBuf_0_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_7 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 709 'getelementptr' 'sumBuf_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 710 [2/2] (2.77ns)   --->   "%sumBuf_1_load_7 = load i32* %sumBuf_1_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 710 'load' 'sumBuf_1_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_7 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 711 'getelementptr' 'sumBuf_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 712 [2/2] (2.77ns)   --->   "%sumBuf_2_load_7 = load i32* %sumBuf_2_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 712 'load' 'sumBuf_2_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_7 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 713 'getelementptr' 'sumBuf_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 714 [2/2] (2.77ns)   --->   "%sumBuf_3_load_7 = load i32* %sumBuf_3_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 714 'load' 'sumBuf_3_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_7 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 715 'getelementptr' 'sumBuf_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 716 [2/2] (2.77ns)   --->   "%sumBuf_4_load_7 = load i32* %sumBuf_4_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 716 'load' 'sumBuf_4_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_7 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 717 'getelementptr' 'sumBuf_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 718 [2/2] (2.77ns)   --->   "%sumBuf_5_load_7 = load i32* %sumBuf_5_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 718 'load' 'sumBuf_5_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_7 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 719 'getelementptr' 'sumBuf_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 720 [2/2] (2.77ns)   --->   "%sumBuf_6_load_7 = load i32* %sumBuf_6_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 720 'load' 'sumBuf_6_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 721 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_7 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 721 'getelementptr' 'sumBuf_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 722 [2/2] (2.77ns)   --->   "%sumBuf_7_load_7 = load i32* %sumBuf_7_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 722 'load' 'sumBuf_7_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_7 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 723 'getelementptr' 'sumBuf_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 724 [2/2] (2.77ns)   --->   "%sumBuf_8_load_7 = load i32* %sumBuf_8_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 724 'load' 'sumBuf_8_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_7 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 725 'getelementptr' 'sumBuf_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 726 [2/2] (2.77ns)   --->   "%sumBuf_9_load_7 = load i32* %sumBuf_9_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 726 'load' 'sumBuf_9_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_7 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 727 'getelementptr' 'sumBuf_10_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 728 [2/2] (2.77ns)   --->   "%sumBuf_10_load_7 = load i32* %sumBuf_10_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 728 'load' 'sumBuf_10_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 729 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_7 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 729 'getelementptr' 'sumBuf_11_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 730 [2/2] (2.77ns)   --->   "%sumBuf_11_load_7 = load i32* %sumBuf_11_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 730 'load' 'sumBuf_11_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 731 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_7 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 731 'getelementptr' 'sumBuf_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 732 [2/2] (2.77ns)   --->   "%sumBuf_12_load_7 = load i32* %sumBuf_12_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 732 'load' 'sumBuf_12_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 733 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_7 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 733 'getelementptr' 'sumBuf_13_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 734 [2/2] (2.77ns)   --->   "%sumBuf_13_load_7 = load i32* %sumBuf_13_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 734 'load' 'sumBuf_13_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 735 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_7 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 735 'getelementptr' 'sumBuf_14_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 736 [2/2] (2.77ns)   --->   "%sumBuf_14_load_7 = load i32* %sumBuf_14_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 736 'load' 'sumBuf_14_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 737 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_7 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 737 'getelementptr' 'sumBuf_15_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 738 [2/2] (2.77ns)   --->   "%sumBuf_15_load_7 = load i32* %sumBuf_15_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 738 'load' 'sumBuf_15_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_7 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 739 'getelementptr' 'sumBuf_16_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 740 [2/2] (2.77ns)   --->   "%sumBuf_16_load_7 = load i32* %sumBuf_16_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 740 'load' 'sumBuf_16_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 741 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_7 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 741 'getelementptr' 'sumBuf_17_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 742 [2/2] (2.77ns)   --->   "%sumBuf_17_load_7 = load i32* %sumBuf_17_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 742 'load' 'sumBuf_17_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_7 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 743 'getelementptr' 'sumBuf_18_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 744 [2/2] (2.77ns)   --->   "%sumBuf_18_load_7 = load i32* %sumBuf_18_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 744 'load' 'sumBuf_18_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 745 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_7 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 745 'getelementptr' 'sumBuf_19_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 746 [2/2] (2.77ns)   --->   "%sumBuf_19_load_7 = load i32* %sumBuf_19_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 746 'load' 'sumBuf_19_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 747 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_7 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 747 'getelementptr' 'sumBuf_20_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 748 [2/2] (2.77ns)   --->   "%sumBuf_20_load_7 = load i32* %sumBuf_20_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 748 'load' 'sumBuf_20_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_7 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_121_3" [mSURF.cpp:131]   --->   Operation 749 'getelementptr' 'sumBuf_21_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 750 [2/2] (2.77ns)   --->   "%sumBuf_21_load_7 = load i32* %sumBuf_21_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 750 'load' 'sumBuf_21_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 751 [1/1] (1.82ns)   --->   "%tmp_13217_3 = add i29 %tmp_381, %tmp_49_cast" [mSURF.cpp:132]   --->   Operation 751 'add' 'tmp_13217_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_133_3 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13217_3, i3 0)" [mSURF.cpp:132]   --->   Operation 752 'bitconcatenate' 'tmp_133_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (1.89ns)   --->   "%Hi_assign_2_3 = add nsw i32 %tmp_133_3, -1" [mSURF.cpp:132]   --->   Operation 753 'add' 'Hi_assign_2_3' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 754 [1/1] (1.82ns)   --->   "%tmp_13515_3 = add i29 %tmp, %tmp_381" [mSURF.cpp:132]   --->   Operation 754 'add' 'tmp_13515_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_382 = trunc i29 %tmp_13515_3 to i5" [mSURF.cpp:132]   --->   Operation 755 'trunc' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%Lo_assign_2_3 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13515_3, i3 0)" [mSURF.cpp:132]   --->   Operation 756 'bitconcatenate' 'Lo_assign_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (1.96ns)   --->   "%tmp_383 = icmp ugt i32 %Lo_assign_2_3, %Hi_assign_2_3" [mSURF.cpp:132]   --->   Operation 757 'icmp' 'tmp_383' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_384 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_382, i3 0)" [mSURF.cpp:132]   --->   Operation 758 'bitconcatenate' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_385 = trunc i32 %Hi_assign_2_3 to i8" [mSURF.cpp:132]   --->   Operation 759 'trunc' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 760 [1/1] (1.30ns)   --->   "%tmp_388 = sub i8 -81, %tmp_384" [mSURF.cpp:132]   --->   Operation 760 'sub' 'tmp_388' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.64>
ST_6 : Operation 761 [3/4] (8.08ns)   --->   "%tmp_71 = sitofp i32 %tmp_70 to float" [mSURF.cpp:133]   --->   Operation 761 'sitofp' 'tmp_71' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 762 [4/4] (8.08ns)   --->   "%tmp_149_1 = sitofp i32 %tmp_148_1 to float" [mSURF.cpp:133]   --->   Operation 762 'sitofp' 'tmp_149_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 763 [1/1] (1.89ns)   --->   "%tmp_146_2 = sub i32 %tmp_211, %tmp_212" [mSURF.cpp:131]   --->   Operation 763 'sub' 'tmp_146_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_147_2 = sub i32 %tmp_146_2, %tmp_213" [mSURF.cpp:132]   --->   Operation 764 'sub' 'tmp_147_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 765 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_148_2 = add i32 %tmp_214, %tmp_147_2" [mSURF.cpp:133]   --->   Operation 765 'add' 'tmp_148_2' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node tmp_377)   --->   "%tmp_367 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:130]   --->   Operation 766 'partselect' 'tmp_367' <Predicate = (tmp_364)> <Delay = 0.00>
ST_6 : Operation 767 [1/1] (1.30ns)   --->   "%tmp_368 = sub i8 %tmp_365, %tmp_366" [mSURF.cpp:130]   --->   Operation 767 'sub' 'tmp_368' <Predicate = (tmp_364)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 768 [1/1] (1.30ns)   --->   "%tmp_370 = sub i8 %tmp_366, %tmp_365" [mSURF.cpp:130]   --->   Operation 768 'sub' 'tmp_370' <Predicate = (!tmp_364)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node tmp_374)   --->   "%tmp_371 = select i1 %tmp_364, i8 %tmp_368, i8 %tmp_370" [mSURF.cpp:130]   --->   Operation 769 'select' 'tmp_371' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node tmp_377)   --->   "%tmp_372 = select i1 %tmp_364, i176 %tmp_367, i176 %sumBufIndex_V_read" [mSURF.cpp:130]   --->   Operation 770 'select' 'tmp_372' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node tmp_377)   --->   "%tmp_373 = select i1 %tmp_364, i8 %tmp_369, i8 %tmp_365" [mSURF.cpp:130]   --->   Operation 771 'select' 'tmp_373' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 772 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_374 = sub i8 -81, %tmp_371" [mSURF.cpp:130]   --->   Operation 772 'sub' 'tmp_374' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node tmp_377)   --->   "%tmp_375 = zext i8 %tmp_373 to i176" [mSURF.cpp:130]   --->   Operation 773 'zext' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node tmp_379)   --->   "%tmp_376 = zext i8 %tmp_374 to i176" [mSURF.cpp:130]   --->   Operation 774 'zext' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 775 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_377 = lshr i176 %tmp_372, %tmp_375" [mSURF.cpp:130]   --->   Operation 775 'lshr' 'tmp_377' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node tmp_379)   --->   "%tmp_378 = lshr i176 -1, %tmp_376" [mSURF.cpp:130]   --->   Operation 776 'lshr' 'tmp_378' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 777 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_379 = and i176 %tmp_377, %tmp_378" [mSURF.cpp:130]   --->   Operation 777 'and' 'tmp_379' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_380 = trunc i176 %tmp_379 to i5" [mSURF.cpp:130]   --->   Operation 778 'trunc' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 779 [1/2] (2.77ns)   --->   "%sumBuf_0_load_6 = load i32* %sumBuf_0_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 779 'load' 'sumBuf_0_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 780 [1/2] (2.77ns)   --->   "%sumBuf_1_load_6 = load i32* %sumBuf_1_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 780 'load' 'sumBuf_1_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 781 [1/2] (2.77ns)   --->   "%sumBuf_2_load_6 = load i32* %sumBuf_2_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 781 'load' 'sumBuf_2_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 782 [1/2] (2.77ns)   --->   "%sumBuf_3_load_6 = load i32* %sumBuf_3_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 782 'load' 'sumBuf_3_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 783 [1/2] (2.77ns)   --->   "%sumBuf_4_load_6 = load i32* %sumBuf_4_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 783 'load' 'sumBuf_4_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 784 [1/2] (2.77ns)   --->   "%sumBuf_5_load_6 = load i32* %sumBuf_5_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 784 'load' 'sumBuf_5_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 785 [1/2] (2.77ns)   --->   "%sumBuf_6_load_6 = load i32* %sumBuf_6_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 785 'load' 'sumBuf_6_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 786 [1/2] (2.77ns)   --->   "%sumBuf_7_load_6 = load i32* %sumBuf_7_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 786 'load' 'sumBuf_7_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 787 [1/2] (2.77ns)   --->   "%sumBuf_8_load_6 = load i32* %sumBuf_8_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 787 'load' 'sumBuf_8_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 788 [1/2] (2.77ns)   --->   "%sumBuf_9_load_6 = load i32* %sumBuf_9_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 788 'load' 'sumBuf_9_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 789 [1/2] (2.77ns)   --->   "%sumBuf_10_load_6 = load i32* %sumBuf_10_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 789 'load' 'sumBuf_10_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 790 [1/2] (2.77ns)   --->   "%sumBuf_11_load_6 = load i32* %sumBuf_11_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 790 'load' 'sumBuf_11_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 791 [1/2] (2.77ns)   --->   "%sumBuf_12_load_6 = load i32* %sumBuf_12_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 791 'load' 'sumBuf_12_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 792 [1/2] (2.77ns)   --->   "%sumBuf_13_load_6 = load i32* %sumBuf_13_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 792 'load' 'sumBuf_13_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 793 [1/2] (2.77ns)   --->   "%sumBuf_14_load_6 = load i32* %sumBuf_14_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 793 'load' 'sumBuf_14_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 794 [1/2] (2.77ns)   --->   "%sumBuf_15_load_6 = load i32* %sumBuf_15_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 794 'load' 'sumBuf_15_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 795 [1/2] (2.77ns)   --->   "%sumBuf_16_load_6 = load i32* %sumBuf_16_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 795 'load' 'sumBuf_16_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 796 [1/2] (2.77ns)   --->   "%sumBuf_17_load_6 = load i32* %sumBuf_17_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 796 'load' 'sumBuf_17_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 797 [1/2] (2.77ns)   --->   "%sumBuf_18_load_6 = load i32* %sumBuf_18_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 797 'load' 'sumBuf_18_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 798 [1/2] (2.77ns)   --->   "%sumBuf_19_load_6 = load i32* %sumBuf_19_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 798 'load' 'sumBuf_19_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 799 [1/2] (2.77ns)   --->   "%sumBuf_20_load_6 = load i32* %sumBuf_20_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 799 'load' 'sumBuf_20_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 800 [1/2] (2.77ns)   --->   "%sumBuf_21_load_6 = load i32* %sumBuf_21_addr_6, align 4" [mSURF.cpp:130]   --->   Operation 800 'load' 'sumBuf_21_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 801 [1/1] (2.45ns)   --->   "%tmp_215 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_6, i32 %sumBuf_1_load_6, i32 %sumBuf_2_load_6, i32 %sumBuf_3_load_6, i32 %sumBuf_4_load_6, i32 %sumBuf_5_load_6, i32 %sumBuf_6_load_6, i32 %sumBuf_7_load_6, i32 %sumBuf_8_load_6, i32 %sumBuf_9_load_6, i32 %sumBuf_10_load_6, i32 %sumBuf_11_load_6, i32 %sumBuf_12_load_6, i32 %sumBuf_13_load_6, i32 %sumBuf_14_load_6, i32 %sumBuf_15_load_6, i32 %sumBuf_16_load_6, i32 %sumBuf_17_load_6, i32 %sumBuf_18_load_6, i32 %sumBuf_19_load_6, i32 %sumBuf_20_load_6, i32 %sumBuf_21_load_6, i5 %tmp_380)" [mSURF.cpp:130]   --->   Operation 801 'mux' 'tmp_215' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 802 [1/2] (2.77ns)   --->   "%sumBuf_0_load_7 = load i32* %sumBuf_0_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 802 'load' 'sumBuf_0_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 803 [1/2] (2.77ns)   --->   "%sumBuf_1_load_7 = load i32* %sumBuf_1_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 803 'load' 'sumBuf_1_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 804 [1/2] (2.77ns)   --->   "%sumBuf_2_load_7 = load i32* %sumBuf_2_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 804 'load' 'sumBuf_2_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 805 [1/2] (2.77ns)   --->   "%sumBuf_3_load_7 = load i32* %sumBuf_3_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 805 'load' 'sumBuf_3_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 806 [1/2] (2.77ns)   --->   "%sumBuf_4_load_7 = load i32* %sumBuf_4_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 806 'load' 'sumBuf_4_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 807 [1/2] (2.77ns)   --->   "%sumBuf_5_load_7 = load i32* %sumBuf_5_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 807 'load' 'sumBuf_5_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 808 [1/2] (2.77ns)   --->   "%sumBuf_6_load_7 = load i32* %sumBuf_6_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 808 'load' 'sumBuf_6_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 809 [1/2] (2.77ns)   --->   "%sumBuf_7_load_7 = load i32* %sumBuf_7_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 809 'load' 'sumBuf_7_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 810 [1/2] (2.77ns)   --->   "%sumBuf_8_load_7 = load i32* %sumBuf_8_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 810 'load' 'sumBuf_8_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 811 [1/2] (2.77ns)   --->   "%sumBuf_9_load_7 = load i32* %sumBuf_9_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 811 'load' 'sumBuf_9_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 812 [1/2] (2.77ns)   --->   "%sumBuf_10_load_7 = load i32* %sumBuf_10_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 812 'load' 'sumBuf_10_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 813 [1/2] (2.77ns)   --->   "%sumBuf_11_load_7 = load i32* %sumBuf_11_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 813 'load' 'sumBuf_11_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 814 [1/2] (2.77ns)   --->   "%sumBuf_12_load_7 = load i32* %sumBuf_12_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 814 'load' 'sumBuf_12_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 815 [1/2] (2.77ns)   --->   "%sumBuf_13_load_7 = load i32* %sumBuf_13_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 815 'load' 'sumBuf_13_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 816 [1/2] (2.77ns)   --->   "%sumBuf_14_load_7 = load i32* %sumBuf_14_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 816 'load' 'sumBuf_14_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 817 [1/2] (2.77ns)   --->   "%sumBuf_15_load_7 = load i32* %sumBuf_15_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 817 'load' 'sumBuf_15_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 818 [1/2] (2.77ns)   --->   "%sumBuf_16_load_7 = load i32* %sumBuf_16_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 818 'load' 'sumBuf_16_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 819 [1/2] (2.77ns)   --->   "%sumBuf_17_load_7 = load i32* %sumBuf_17_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 819 'load' 'sumBuf_17_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 820 [1/2] (2.77ns)   --->   "%sumBuf_18_load_7 = load i32* %sumBuf_18_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 820 'load' 'sumBuf_18_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 821 [1/2] (2.77ns)   --->   "%sumBuf_19_load_7 = load i32* %sumBuf_19_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 821 'load' 'sumBuf_19_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 822 [1/2] (2.77ns)   --->   "%sumBuf_20_load_7 = load i32* %sumBuf_20_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 822 'load' 'sumBuf_20_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 823 [1/2] (2.77ns)   --->   "%sumBuf_21_load_7 = load i32* %sumBuf_21_addr_7, align 4" [mSURF.cpp:131]   --->   Operation 823 'load' 'sumBuf_21_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_6 : Operation 824 [1/1] (2.45ns)   --->   "%tmp_216 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_7, i32 %sumBuf_1_load_7, i32 %sumBuf_2_load_7, i32 %sumBuf_3_load_7, i32 %sumBuf_4_load_7, i32 %sumBuf_5_load_7, i32 %sumBuf_6_load_7, i32 %sumBuf_7_load_7, i32 %sumBuf_8_load_7, i32 %sumBuf_9_load_7, i32 %sumBuf_10_load_7, i32 %sumBuf_11_load_7, i32 %sumBuf_12_load_7, i32 %sumBuf_13_load_7, i32 %sumBuf_14_load_7, i32 %sumBuf_15_load_7, i32 %sumBuf_16_load_7, i32 %sumBuf_17_load_7, i32 %sumBuf_18_load_7, i32 %sumBuf_19_load_7, i32 %sumBuf_20_load_7, i32 %sumBuf_21_load_7, i5 %tmp_380)" [mSURF.cpp:131]   --->   Operation 824 'mux' 'tmp_216' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node tmp_396)   --->   "%tmp_386 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:132]   --->   Operation 825 'partselect' 'tmp_386' <Predicate = (tmp_383)> <Delay = 0.00>
ST_6 : Operation 826 [1/1] (1.30ns)   --->   "%tmp_387 = sub i8 %tmp_384, %tmp_385" [mSURF.cpp:132]   --->   Operation 826 'sub' 'tmp_387' <Predicate = (tmp_383)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 827 [1/1] (1.30ns)   --->   "%tmp_389 = sub i8 %tmp_385, %tmp_384" [mSURF.cpp:132]   --->   Operation 827 'sub' 'tmp_389' <Predicate = (!tmp_383)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node tmp_393)   --->   "%tmp_390 = select i1 %tmp_383, i8 %tmp_387, i8 %tmp_389" [mSURF.cpp:132]   --->   Operation 828 'select' 'tmp_390' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node tmp_396)   --->   "%tmp_391 = select i1 %tmp_383, i176 %tmp_386, i176 %sumBufIndex_V_read" [mSURF.cpp:132]   --->   Operation 829 'select' 'tmp_391' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node tmp_396)   --->   "%tmp_392 = select i1 %tmp_383, i8 %tmp_388, i8 %tmp_384" [mSURF.cpp:132]   --->   Operation 830 'select' 'tmp_392' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 831 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_393 = sub i8 -81, %tmp_390" [mSURF.cpp:132]   --->   Operation 831 'sub' 'tmp_393' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node tmp_396)   --->   "%tmp_394 = zext i8 %tmp_392 to i176" [mSURF.cpp:132]   --->   Operation 832 'zext' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node tmp_398)   --->   "%tmp_395 = zext i8 %tmp_393 to i176" [mSURF.cpp:132]   --->   Operation 833 'zext' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 834 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_396 = lshr i176 %tmp_391, %tmp_394" [mSURF.cpp:132]   --->   Operation 834 'lshr' 'tmp_396' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node tmp_398)   --->   "%tmp_397 = lshr i176 -1, %tmp_395" [mSURF.cpp:132]   --->   Operation 835 'lshr' 'tmp_397' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 836 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_398 = and i176 %tmp_396, %tmp_397" [mSURF.cpp:132]   --->   Operation 836 'and' 'tmp_398' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_399 = trunc i176 %tmp_398 to i5" [mSURF.cpp:132]   --->   Operation 837 'trunc' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 838 [1/1] (2.45ns)   --->   "%tmp_217 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_6, i32 %sumBuf_1_load_6, i32 %sumBuf_2_load_6, i32 %sumBuf_3_load_6, i32 %sumBuf_4_load_6, i32 %sumBuf_5_load_6, i32 %sumBuf_6_load_6, i32 %sumBuf_7_load_6, i32 %sumBuf_8_load_6, i32 %sumBuf_9_load_6, i32 %sumBuf_10_load_6, i32 %sumBuf_11_load_6, i32 %sumBuf_12_load_6, i32 %sumBuf_13_load_6, i32 %sumBuf_14_load_6, i32 %sumBuf_15_load_6, i32 %sumBuf_16_load_6, i32 %sumBuf_17_load_6, i32 %sumBuf_18_load_6, i32 %sumBuf_19_load_6, i32 %sumBuf_20_load_6, i32 %sumBuf_21_load_6, i5 %tmp_399)" [mSURF.cpp:132]   --->   Operation 838 'mux' 'tmp_217' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 839 [1/1] (2.45ns)   --->   "%tmp_218 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_7, i32 %sumBuf_1_load_7, i32 %sumBuf_2_load_7, i32 %sumBuf_3_load_7, i32 %sumBuf_4_load_7, i32 %sumBuf_5_load_7, i32 %sumBuf_6_load_7, i32 %sumBuf_7_load_7, i32 %sumBuf_8_load_7, i32 %sumBuf_9_load_7, i32 %sumBuf_10_load_7, i32 %sumBuf_11_load_7, i32 %sumBuf_12_load_7, i32 %sumBuf_13_load_7, i32 %sumBuf_14_load_7, i32 %sumBuf_15_load_7, i32 %sumBuf_16_load_7, i32 %sumBuf_17_load_7, i32 %sumBuf_18_load_7, i32 %sumBuf_19_load_7, i32 %sumBuf_20_load_7, i32 %sumBuf_21_load_7, i5 %tmp_399)" [mSURF.cpp:133]   --->   Operation 839 'mux' 'tmp_218' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.08>
ST_7 : Operation 840 [2/4] (8.08ns)   --->   "%tmp_71 = sitofp i32 %tmp_70 to float" [mSURF.cpp:133]   --->   Operation 840 'sitofp' 'tmp_71' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 841 [3/4] (8.08ns)   --->   "%tmp_149_1 = sitofp i32 %tmp_148_1 to float" [mSURF.cpp:133]   --->   Operation 841 'sitofp' 'tmp_149_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 842 [4/4] (8.08ns)   --->   "%tmp_149_2 = sitofp i32 %tmp_148_2 to float" [mSURF.cpp:133]   --->   Operation 842 'sitofp' 'tmp_149_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 843 [1/1] (1.89ns)   --->   "%tmp_146_3 = sub i32 %tmp_215, %tmp_216" [mSURF.cpp:131]   --->   Operation 843 'sub' 'tmp_146_3' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_147_3 = sub i32 %tmp_146_3, %tmp_217" [mSURF.cpp:132]   --->   Operation 844 'sub' 'tmp_147_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 845 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_148_3 = add i32 %tmp_218, %tmp_147_3" [mSURF.cpp:133]   --->   Operation 845 'add' 'tmp_148_3' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 8.08>
ST_8 : Operation 846 [1/4] (8.08ns)   --->   "%tmp_71 = sitofp i32 %tmp_70 to float" [mSURF.cpp:133]   --->   Operation 846 'sitofp' 'tmp_71' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 847 [2/4] (8.08ns)   --->   "%tmp_149_1 = sitofp i32 %tmp_148_1 to float" [mSURF.cpp:133]   --->   Operation 847 'sitofp' 'tmp_149_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 848 [3/4] (8.08ns)   --->   "%tmp_149_2 = sitofp i32 %tmp_148_2 to float" [mSURF.cpp:133]   --->   Operation 848 'sitofp' 'tmp_149_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 849 [4/4] (8.08ns)   --->   "%tmp_149_3 = sitofp i32 %tmp_148_3 to float" [mSURF.cpp:133]   --->   Operation 849 'sitofp' 'tmp_149_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.43>
ST_9 : Operation 850 [3/3] (8.43ns)   --->   "%tmp_72 = fmul float %tmp_71, %box_0_4_read_1" [mSURF.cpp:133]   --->   Operation 850 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 851 [1/4] (8.08ns)   --->   "%tmp_149_1 = sitofp i32 %tmp_148_1 to float" [mSURF.cpp:133]   --->   Operation 851 'sitofp' 'tmp_149_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 852 [2/4] (8.08ns)   --->   "%tmp_149_2 = sitofp i32 %tmp_148_2 to float" [mSURF.cpp:133]   --->   Operation 852 'sitofp' 'tmp_149_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 853 [3/4] (8.08ns)   --->   "%tmp_149_3 = sitofp i32 %tmp_148_3 to float" [mSURF.cpp:133]   --->   Operation 853 'sitofp' 'tmp_149_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.43>
ST_10 : Operation 854 [2/3] (8.43ns)   --->   "%tmp_72 = fmul float %tmp_71, %box_0_4_read_1" [mSURF.cpp:133]   --->   Operation 854 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 855 [3/3] (8.43ns)   --->   "%tmp_150_1 = fmul float %tmp_149_1, %box_1_4_read_1" [mSURF.cpp:133]   --->   Operation 855 'fmul' 'tmp_150_1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 856 [1/4] (8.08ns)   --->   "%tmp_149_2 = sitofp i32 %tmp_148_2 to float" [mSURF.cpp:133]   --->   Operation 856 'sitofp' 'tmp_149_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 857 [2/4] (8.08ns)   --->   "%tmp_149_3 = sitofp i32 %tmp_148_3 to float" [mSURF.cpp:133]   --->   Operation 857 'sitofp' 'tmp_149_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.43>
ST_11 : Operation 858 [1/3] (8.43ns)   --->   "%tmp_72 = fmul float %tmp_71, %box_0_4_read_1" [mSURF.cpp:133]   --->   Operation 858 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 859 [2/3] (8.43ns)   --->   "%tmp_150_1 = fmul float %tmp_149_1, %box_1_4_read_1" [mSURF.cpp:133]   --->   Operation 859 'fmul' 'tmp_150_1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 860 [3/3] (8.43ns)   --->   "%tmp_150_2 = fmul float %tmp_149_2, %box_2_4_read_1" [mSURF.cpp:133]   --->   Operation 860 'fmul' 'tmp_150_2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 861 [1/4] (8.08ns)   --->   "%tmp_149_3 = sitofp i32 %tmp_148_3 to float" [mSURF.cpp:133]   --->   Operation 861 'sitofp' 'tmp_149_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.58>
ST_12 : Operation 862 [4/4] (8.58ns)   --->   "%d_1 = fadd float %tmp_72, 0.000000e+00" [mSURF.cpp:133]   --->   Operation 862 'fadd' 'd_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 863 [1/3] (8.43ns)   --->   "%tmp_150_1 = fmul float %tmp_149_1, %box_1_4_read_1" [mSURF.cpp:133]   --->   Operation 863 'fmul' 'tmp_150_1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 864 [2/3] (8.43ns)   --->   "%tmp_150_2 = fmul float %tmp_149_2, %box_2_4_read_1" [mSURF.cpp:133]   --->   Operation 864 'fmul' 'tmp_150_2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 865 [3/3] (8.43ns)   --->   "%tmp_150_3 = fmul float %tmp_149_3, %box_3_4_read_1" [mSURF.cpp:133]   --->   Operation 865 'fmul' 'tmp_150_3' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.58>
ST_13 : Operation 866 [3/4] (8.58ns)   --->   "%d_1 = fadd float %tmp_72, 0.000000e+00" [mSURF.cpp:133]   --->   Operation 866 'fadd' 'd_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 867 [1/3] (8.43ns)   --->   "%tmp_150_2 = fmul float %tmp_149_2, %box_2_4_read_1" [mSURF.cpp:133]   --->   Operation 867 'fmul' 'tmp_150_2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 868 [2/3] (8.43ns)   --->   "%tmp_150_3 = fmul float %tmp_149_3, %box_3_4_read_1" [mSURF.cpp:133]   --->   Operation 868 'fmul' 'tmp_150_3' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.58>
ST_14 : Operation 869 [2/4] (8.58ns)   --->   "%d_1 = fadd float %tmp_72, 0.000000e+00" [mSURF.cpp:133]   --->   Operation 869 'fadd' 'd_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 870 [1/3] (8.43ns)   --->   "%tmp_150_3 = fmul float %tmp_149_3, %box_3_4_read_1" [mSURF.cpp:133]   --->   Operation 870 'fmul' 'tmp_150_3' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.58>
ST_15 : Operation 871 [1/4] (8.58ns)   --->   "%d_1 = fadd float %tmp_72, 0.000000e+00" [mSURF.cpp:133]   --->   Operation 871 'fadd' 'd_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.58>
ST_17 : Operation 872 [4/4] (8.58ns)   --->   "%d_1_1 = fadd float %d_1, %tmp_150_1" [mSURF.cpp:133]   --->   Operation 872 'fadd' 'd_1_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.58>
ST_18 : Operation 873 [3/4] (8.58ns)   --->   "%d_1_1 = fadd float %d_1, %tmp_150_1" [mSURF.cpp:133]   --->   Operation 873 'fadd' 'd_1_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.58>
ST_19 : Operation 874 [2/4] (8.58ns)   --->   "%d_1_1 = fadd float %d_1, %tmp_150_1" [mSURF.cpp:133]   --->   Operation 874 'fadd' 'd_1_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.58>
ST_20 : Operation 875 [1/4] (8.58ns)   --->   "%d_1_1 = fadd float %d_1, %tmp_150_1" [mSURF.cpp:133]   --->   Operation 875 'fadd' 'd_1_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.58>
ST_22 : Operation 876 [4/4] (8.58ns)   --->   "%d_1_2 = fadd float %d_1_1, %tmp_150_2" [mSURF.cpp:133]   --->   Operation 876 'fadd' 'd_1_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.58>
ST_23 : Operation 877 [3/4] (8.58ns)   --->   "%d_1_2 = fadd float %d_1_1, %tmp_150_2" [mSURF.cpp:133]   --->   Operation 877 'fadd' 'd_1_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.58>
ST_24 : Operation 878 [2/4] (8.58ns)   --->   "%d_1_2 = fadd float %d_1_1, %tmp_150_2" [mSURF.cpp:133]   --->   Operation 878 'fadd' 'd_1_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.58>
ST_25 : Operation 879 [1/4] (8.58ns)   --->   "%d_1_2 = fadd float %d_1_1, %tmp_150_2" [mSURF.cpp:133]   --->   Operation 879 'fadd' 'd_1_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 8.58>
ST_27 : Operation 880 [4/4] (8.58ns)   --->   "%d_1_3 = fadd float %d_1_2, %tmp_150_3" [mSURF.cpp:133]   --->   Operation 880 'fadd' 'd_1_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.58>
ST_28 : Operation 881 [3/4] (8.58ns)   --->   "%d_1_3 = fadd float %d_1_2, %tmp_150_3" [mSURF.cpp:133]   --->   Operation 881 'fadd' 'd_1_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.58>
ST_29 : Operation 882 [2/4] (8.58ns)   --->   "%d_1_3 = fadd float %d_1_2, %tmp_150_3" [mSURF.cpp:133]   --->   Operation 882 'fadd' 'd_1_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.58>
ST_30 : Operation 883 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [mSURF.cpp:125]   --->   Operation 883 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 884 [1/4] (8.58ns)   --->   "%d_1_3 = fadd float %d_1_2, %tmp_150_3" [mSURF.cpp:133]   --->   Operation 884 'fadd' 'd_1_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 885 [1/1] (0.00ns)   --->   "ret float %d_1_3" [mSURF.cpp:136]   --->   Operation 885 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.6ns
The critical path consists of the following:
	wire read on port 'box_0_3_read' [65]  (0 ns)
	'call' operation ('tmp_52', mSURF.cpp:130) to '__hls_fptosi_float_i' [77]  (7.6 ns)

 <State 2>: 7.6ns
The critical path consists of the following:
	wire read on port 'box_1_3_read' [60]  (0 ns)
	'call' operation ('tmp_113_1', mSURF.cpp:130) to '__hls_fptosi_float_i' [233]  (7.6 ns)

 <State 3>: 8.64ns
The critical path consists of the following:
	wire read on port 'sumBufIndex_V' [48]  (0 ns)
	'select' operation ('tmp_258', mSURF.cpp:130) [95]  (0 ns)
	'lshr' operation ('tmp_263', mSURF.cpp:130) [100]  (3.63 ns)
	'and' operation ('tmp_265', mSURF.cpp:130) [102]  (2.55 ns)
	'mux' operation ('tmp_203', mSURF.cpp:130) [148]  (2.46 ns)

 <State 4>: 8.64ns
The critical path consists of the following:
	'select' operation ('tmp_296', mSURF.cpp:130) [249]  (0 ns)
	'lshr' operation ('tmp_301', mSURF.cpp:130) [254]  (3.63 ns)
	'and' operation ('tmp_303', mSURF.cpp:130) [256]  (2.55 ns)
	'mux' operation ('tmp_207', mSURF.cpp:130) [302]  (2.46 ns)

 <State 5>: 8.64ns
The critical path consists of the following:
	'select' operation ('tmp_334', mSURF.cpp:130) [403]  (0 ns)
	'lshr' operation ('tmp_339', mSURF.cpp:130) [408]  (3.63 ns)
	'and' operation ('tmp_341', mSURF.cpp:130) [410]  (2.55 ns)
	'mux' operation ('tmp_211', mSURF.cpp:130) [456]  (2.46 ns)

 <State 6>: 8.64ns
The critical path consists of the following:
	'select' operation ('tmp_372', mSURF.cpp:130) [557]  (0 ns)
	'lshr' operation ('tmp_377', mSURF.cpp:130) [562]  (3.63 ns)
	'and' operation ('tmp_379', mSURF.cpp:130) [564]  (2.55 ns)
	'mux' operation ('tmp_215', mSURF.cpp:130) [610]  (2.46 ns)

 <State 7>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_71', mSURF.cpp:133) [227]  (8.08 ns)

 <State 8>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_71', mSURF.cpp:133) [227]  (8.08 ns)

 <State 9>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_72', mSURF.cpp:133) [228]  (8.43 ns)

 <State 10>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_72', mSURF.cpp:133) [228]  (8.43 ns)

 <State 11>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_72', mSURF.cpp:133) [228]  (8.43 ns)

 <State 12>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1', mSURF.cpp:133) [229]  (8.59 ns)

 <State 13>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1', mSURF.cpp:133) [229]  (8.59 ns)

 <State 14>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1', mSURF.cpp:133) [229]  (8.59 ns)

 <State 15>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1', mSURF.cpp:133) [229]  (8.59 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_1', mSURF.cpp:133) [383]  (8.59 ns)

 <State 18>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_1', mSURF.cpp:133) [383]  (8.59 ns)

 <State 19>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_1', mSURF.cpp:133) [383]  (8.59 ns)

 <State 20>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_1', mSURF.cpp:133) [383]  (8.59 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_2', mSURF.cpp:133) [537]  (8.59 ns)

 <State 23>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_2', mSURF.cpp:133) [537]  (8.59 ns)

 <State 24>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_2', mSURF.cpp:133) [537]  (8.59 ns)

 <State 25>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_2', mSURF.cpp:133) [537]  (8.59 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_3', mSURF.cpp:133) [691]  (8.59 ns)

 <State 28>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_3', mSURF.cpp:133) [691]  (8.59 ns)

 <State 29>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_3', mSURF.cpp:133) [691]  (8.59 ns)

 <State 30>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_1_3', mSURF.cpp:133) [691]  (8.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
