LSInfo_version: 1.06

iff_filename: "sobel_E.IFF"
rtl_filename: "sobel_E.v"

timestamp_0: 20231031144258_19717_59839
timestamp_5: 20231031144336_25543_24986
timestamp_9: 20231031144337_25543_40064
timestamp_C: 20231031144337_25543_06192
timestamp_E: 20231031144338_25543_55108
timestamp_V: 20231031144339_26010_55890

lang: verilog

gated_clock_register: NONE

stall_register: NONE

module_name: sobel

syn_tool: QTS
start_fpga_info:
	fpga_family: cycloneV
end_fpga_info:
