DECL|CY_SD_HOST_1_8_REG_STABLE_TIME_MS|macro|CY_SD_HOST_1_8_REG_STABLE_TIME_MS
DECL|CY_SD_HOST_3_PERIODS_US|macro|CY_SD_HOST_3_PERIODS_US
DECL|CY_SD_HOST_ACMD41_HCS|macro|CY_SD_HOST_ACMD41_HCS
DECL|CY_SD_HOST_ACMD41_S18R|macro|CY_SD_HOST_ACMD41_S18R
DECL|CY_SD_HOST_ACMD41_TIMEOUT_MS|macro|CY_SD_HOST_ACMD41_TIMEOUT_MS
DECL|CY_SD_HOST_ACMD41_VOLTAGE|macro|CY_SD_HOST_ACMD41_VOLTAGE
DECL|CY_SD_HOST_ACMD_OFFSET_MASK|macro|CY_SD_HOST_ACMD_OFFSET_MASK
DECL|CY_SD_HOST_ADMA2_DESCR_SIZE|macro|CY_SD_HOST_ADMA2_DESCR_SIZE
DECL|CY_SD_HOST_ADMA3_CMD|macro|CY_SD_HOST_ADMA3_CMD
DECL|CY_SD_HOST_ADMA3_INTERGRATED|macro|CY_SD_HOST_ADMA3_INTERGRATED
DECL|CY_SD_HOST_ADMA_ACT_POS|macro|CY_SD_HOST_ADMA_ACT_POS
DECL|CY_SD_HOST_ADMA_ATTR_END_POS|macro|CY_SD_HOST_ADMA_ATTR_END_POS
DECL|CY_SD_HOST_ADMA_ATTR_INT_POS|macro|CY_SD_HOST_ADMA_ATTR_INT_POS
DECL|CY_SD_HOST_ADMA_ATTR_VALID_POS|macro|CY_SD_HOST_ADMA_ATTR_VALID_POS
DECL|CY_SD_HOST_ADMA_ERR|macro|CY_SD_HOST_ADMA_ERR
DECL|CY_SD_HOST_ADMA_LEN_POS|macro|CY_SD_HOST_ADMA_LEN_POS
DECL|CY_SD_HOST_ADMA_LINK|macro|CY_SD_HOST_ADMA_LINK
DECL|CY_SD_HOST_ADMA_NOP|macro|CY_SD_HOST_ADMA_NOP
DECL|CY_SD_HOST_ADMA_RESERVED2_POS|macro|CY_SD_HOST_ADMA_RESERVED2_POS
DECL|CY_SD_HOST_ADMA_RSV|macro|CY_SD_HOST_ADMA_RSV
DECL|CY_SD_HOST_ADMA_TRAN|macro|CY_SD_HOST_ADMA_TRAN
DECL|CY_SD_HOST_ARG_ACMD41_BUSY|macro|CY_SD_HOST_ARG_ACMD41_BUSY
DECL|CY_SD_HOST_AUTO_CMD_12|enumerator|CY_SD_HOST_AUTO_CMD_12 = 1u, /**< Auto command 12 enable. */
DECL|CY_SD_HOST_AUTO_CMD_23|enumerator|CY_SD_HOST_AUTO_CMD_23 = 2u, /**< Auto command 23 enable. */
DECL|CY_SD_HOST_AUTO_CMD_AUTO|enumerator|CY_SD_HOST_AUTO_CMD_AUTO = 3u /**< Auto command Auto enable. */
DECL|CY_SD_HOST_AUTO_CMD_ERR|macro|CY_SD_HOST_AUTO_CMD_ERR
DECL|CY_SD_HOST_AUTO_CMD_NONE|enumerator|CY_SD_HOST_AUTO_CMD_NONE = 0u, /**< Auto command disable. */
DECL|CY_SD_HOST_BGAP|macro|CY_SD_HOST_BGAP
DECL|CY_SD_HOST_BLK_SIZE_MAX|macro|CY_SD_HOST_BLK_SIZE_MAX
DECL|CY_SD_HOST_BLOCK_SIZE|macro|CY_SD_HOST_BLOCK_SIZE
DECL|CY_SD_HOST_BUFFER_RDY_TIMEOUT_MS|macro|CY_SD_HOST_BUFFER_RDY_TIMEOUT_MS
DECL|CY_SD_HOST_BUF_RD_READY|macro|CY_SD_HOST_BUF_RD_READY
DECL|CY_SD_HOST_BUF_WR_READY|macro|CY_SD_HOST_BUF_WR_READY
DECL|CY_SD_HOST_BUS_SPEED_DEFAULT|enumerator|CY_SD_HOST_BUS_SPEED_DEFAULT = 0u, /**< The Default Speed mode: 3.3V signaling at 25 MHz SDClk. */
DECL|CY_SD_HOST_BUS_SPEED_EMMC_HIGHSPEED_SDR|enumerator|CY_SD_HOST_BUS_SPEED_EMMC_HIGHSPEED_SDR = 6u /**< eMMC High speed SDR (52MB/sec max) */
DECL|CY_SD_HOST_BUS_SPEED_EMMC_LEGACY|enumerator|CY_SD_HOST_BUS_SPEED_EMMC_LEGACY = 5u, /**< Backwards Compatibility with legacy MMC card (26MB/sec max). */
DECL|CY_SD_HOST_BUS_SPEED_HIGHSPEED|enumerator|CY_SD_HOST_BUS_SPEED_HIGHSPEED = 1u, /**< The High Speed mode: 3.3V signaling at 50 MHz SDClk. */
DECL|CY_SD_HOST_BUS_SPEED_SDR12_5|enumerator|CY_SD_HOST_BUS_SPEED_SDR12_5 = 2u, /**< SDR12: UHS-I (1.8V signaling) at 25 MHz SDClk (12.5 MB/sec). */
DECL|CY_SD_HOST_BUS_SPEED_SDR25|enumerator|CY_SD_HOST_BUS_SPEED_SDR25 = 3u, /**< SD25: UHS-I (1.8V signaling) at 50 MHz SDClk (25 MB/sec). */
DECL|CY_SD_HOST_BUS_SPEED_SDR50|enumerator|CY_SD_HOST_BUS_SPEED_SDR50 = 4u, /**< SD50: UHS-I (1.8V signaling) at 100 MHz SDClk (50 MB/sec). */
DECL|CY_SD_HOST_BUS_VOLTAGE_1_8V|macro|CY_SD_HOST_BUS_VOLTAGE_1_8V
DECL|CY_SD_HOST_BUS_VOLTAGE_3_0V|macro|CY_SD_HOST_BUS_VOLTAGE_3_0V
DECL|CY_SD_HOST_BUS_VOLTAGE_3_3V|macro|CY_SD_HOST_BUS_VOLTAGE_3_3V
DECL|CY_SD_HOST_BUS_WIDTH_1_BIT|enumerator|CY_SD_HOST_BUS_WIDTH_1_BIT = 0u, /**< The 1-bit mode data transfer width. */
DECL|CY_SD_HOST_BUS_WIDTH_4_BIT|enumerator|CY_SD_HOST_BUS_WIDTH_4_BIT = 1u, /**< The 4-bit mode data transfer width. */
DECL|CY_SD_HOST_BUS_WIDTH_8_BIT|enumerator|CY_SD_HOST_BUS_WIDTH_8_BIT = 2u /**< The 8-bit mode data transfer width. */
DECL|CY_SD_HOST_CARD_DATA|macro|CY_SD_HOST_CARD_DATA
DECL|CY_SD_HOST_CARD_DIS|macro|CY_SD_HOST_CARD_DIS
DECL|CY_SD_HOST_CARD_IDENT|macro|CY_SD_HOST_CARD_IDENT
DECL|CY_SD_HOST_CARD_IDLE|macro|CY_SD_HOST_CARD_IDLE
DECL|CY_SD_HOST_CARD_INSERTION|macro|CY_SD_HOST_CARD_INSERTION
DECL|CY_SD_HOST_CARD_INTERRUPT|macro|CY_SD_HOST_CARD_INTERRUPT
DECL|CY_SD_HOST_CARD_PRG|macro|CY_SD_HOST_CARD_PRG
DECL|CY_SD_HOST_CARD_RCV|macro|CY_SD_HOST_CARD_RCV
DECL|CY_SD_HOST_CARD_READY|macro|CY_SD_HOST_CARD_READY
DECL|CY_SD_HOST_CARD_REMOVAL|macro|CY_SD_HOST_CARD_REMOVAL
DECL|CY_SD_HOST_CARD_STBY|macro|CY_SD_HOST_CARD_STBY
DECL|CY_SD_HOST_CARD_TRAN|macro|CY_SD_HOST_CARD_TRAN
DECL|CY_SD_HOST_CCCR_BUS_INTERFACE_CTR|macro|CY_SD_HOST_CCCR_BUS_INTERFACE_CTR
DECL|CY_SD_HOST_CCCR_BUS_WIDTH_0|macro|CY_SD_HOST_CCCR_BUS_WIDTH_0
DECL|CY_SD_HOST_CCCR_BUS_WIDTH_1|macro|CY_SD_HOST_CCCR_BUS_WIDTH_1
DECL|CY_SD_HOST_CCCR_IO_ABORT_RES_MASK|macro|CY_SD_HOST_CCCR_IO_ABORT_RES_MASK
DECL|CY_SD_HOST_CCCR_IO_ABORT|macro|CY_SD_HOST_CCCR_IO_ABORT
DECL|CY_SD_HOST_CCCR_S8B|macro|CY_SD_HOST_CCCR_S8B
DECL|CY_SD_HOST_CCCR_SPEED_BSS0_MASK|macro|CY_SD_HOST_CCCR_SPEED_BSS0_MASK
DECL|CY_SD_HOST_CCCR_SPEED_BSS1_MASK|macro|CY_SD_HOST_CCCR_SPEED_BSS1_MASK
DECL|CY_SD_HOST_CCCR_SPEED_CONTROL|macro|CY_SD_HOST_CCCR_SPEED_CONTROL
DECL|CY_SD_HOST_CCCR_SPEED_EHS_MASK|macro|CY_SD_HOST_CCCR_SPEED_EHS_MASK
DECL|CY_SD_HOST_CCCR_SPEED_SHS_MASK|macro|CY_SD_HOST_CCCR_SPEED_SHS_MASK
DECL|CY_SD_HOST_CID_SIZE|macro|CY_SD_HOST_CID_SIZE
DECL|CY_SD_HOST_CLK_100K|macro|CY_SD_HOST_CLK_100K
DECL|CY_SD_HOST_CLK_10M|macro|CY_SD_HOST_CLK_10M
DECL|CY_SD_HOST_CLK_20M|macro|CY_SD_HOST_CLK_20M
DECL|CY_SD_HOST_CLK_25M|macro|CY_SD_HOST_CLK_25M
DECL|CY_SD_HOST_CLK_400K|macro|CY_SD_HOST_CLK_400K
DECL|CY_SD_HOST_CLK_40M|macro|CY_SD_HOST_CLK_40M
DECL|CY_SD_HOST_CLK_50M|macro|CY_SD_HOST_CLK_50M
DECL|CY_SD_HOST_CLK_RAMP_UP_TIME_MS|macro|CY_SD_HOST_CLK_RAMP_UP_TIME_MS
DECL|CY_SD_HOST_CMD13_ADDRESS_ERROR|macro|CY_SD_HOST_CMD13_ADDRESS_ERROR
DECL|CY_SD_HOST_CMD13_BLOCK_LEN_ERROR|macro|CY_SD_HOST_CMD13_BLOCK_LEN_ERROR
DECL|CY_SD_HOST_CMD13_CARD_ECC_FAILED|macro|CY_SD_HOST_CMD13_CARD_ECC_FAILED
DECL|CY_SD_HOST_CMD13_CARD_IS_LOCKED|macro|CY_SD_HOST_CMD13_CARD_IS_LOCKED
DECL|CY_SD_HOST_CMD13_CC_ERROR|macro|CY_SD_HOST_CMD13_CC_ERROR
DECL|CY_SD_HOST_CMD13_COM_CRC_ERROR|macro|CY_SD_HOST_CMD13_COM_CRC_ERROR
DECL|CY_SD_HOST_CMD13_CURRENT_STATE_MSK|macro|CY_SD_HOST_CMD13_CURRENT_STATE_MSK
DECL|CY_SD_HOST_CMD13_CURRENT_STATE|macro|CY_SD_HOST_CMD13_CURRENT_STATE
DECL|CY_SD_HOST_CMD13_ERASE_PARAM|macro|CY_SD_HOST_CMD13_ERASE_PARAM
DECL|CY_SD_HOST_CMD13_ERASE_SEQ__ERROR|macro|CY_SD_HOST_CMD13_ERASE_SEQ__ERROR
DECL|CY_SD_HOST_CMD13_ERROR|macro|CY_SD_HOST_CMD13_ERROR
DECL|CY_SD_HOST_CMD13_ILLEGAL_COMMAND|macro|CY_SD_HOST_CMD13_ILLEGAL_COMMAND
DECL|CY_SD_HOST_CMD13_LOCK_ULOCK_FAILED|macro|CY_SD_HOST_CMD13_LOCK_ULOCK_FAILED
DECL|CY_SD_HOST_CMD13_OUT_OF_RANGE|macro|CY_SD_HOST_CMD13_OUT_OF_RANGE
DECL|CY_SD_HOST_CMD13_READY_FOR_DATA|macro|CY_SD_HOST_CMD13_READY_FOR_DATA
DECL|CY_SD_HOST_CMD13_WP_VIOLATION|macro|CY_SD_HOST_CMD13_WP_VIOLATION
DECL|CY_SD_HOST_CMD1_TIMEOUT_MS|macro|CY_SD_HOST_CMD1_TIMEOUT_MS
DECL|CY_SD_HOST_CMD23_BLOCKS_NUM_MASK|macro|CY_SD_HOST_CMD23_BLOCKS_NUM_MASK
DECL|CY_SD_HOST_CMD23_RELIABLE_WRITE_POS|macro|CY_SD_HOST_CMD23_RELIABLE_WRITE_POS
DECL|CY_SD_HOST_CMD52_DATA_MSK|macro|CY_SD_HOST_CMD52_DATA_MSK
DECL|CY_SD_HOST_CMD52_FUNCT_NUM_MSK|macro|CY_SD_HOST_CMD52_FUNCT_NUM_MSK
DECL|CY_SD_HOST_CMD52_FUNCT_NUM_POS|macro|CY_SD_HOST_CMD52_FUNCT_NUM_POS
DECL|CY_SD_HOST_CMD52_RAWFLAG_POS|macro|CY_SD_HOST_CMD52_RAWFLAG_POS
DECL|CY_SD_HOST_CMD52_REG_ADDR_MSK|macro|CY_SD_HOST_CMD52_REG_ADDR_MSK
DECL|CY_SD_HOST_CMD52_REG_ADDR_POS|macro|CY_SD_HOST_CMD52_REG_ADDR_POS
DECL|CY_SD_HOST_CMD52_RWFLAG_POS|macro|CY_SD_HOST_CMD52_RWFLAG_POS
DECL|CY_SD_HOST_CMD5_IO_NUM_MASK|macro|CY_SD_HOST_CMD5_IO_NUM_MASK
DECL|CY_SD_HOST_CMD5_IO_NUM|macro|CY_SD_HOST_CMD5_IO_NUM
DECL|CY_SD_HOST_CMD5_MP_MASK|macro|CY_SD_HOST_CMD5_MP_MASK
DECL|CY_SD_HOST_CMD5_MP|macro|CY_SD_HOST_CMD5_MP
DECL|CY_SD_HOST_CMD8_CHECK_PATTERN|macro|CY_SD_HOST_CMD8_CHECK_PATTERN
DECL|CY_SD_HOST_CMD8_PATTERN_MASK|macro|CY_SD_HOST_CMD8_PATTERN_MASK
DECL|CY_SD_HOST_CMD8_VHS_27_36|macro|CY_SD_HOST_CMD8_VHS_27_36
DECL|CY_SD_HOST_CMD_ABORT|enumerator|CY_SD_HOST_CMD_ABORT = 3u /**< CMD12, CMD52 for writing "I/O Abort" in CCCR */
DECL|CY_SD_HOST_CMD_COMPLETE|macro|CY_SD_HOST_CMD_COMPLETE
DECL|CY_SD_HOST_CMD_CRC_ERR|macro|CY_SD_HOST_CMD_CRC_ERR
DECL|CY_SD_HOST_CMD_END_BIT_ERR|macro|CY_SD_HOST_CMD_END_BIT_ERR
DECL|CY_SD_HOST_CMD_IDX_ERR|macro|CY_SD_HOST_CMD_IDX_ERR
DECL|CY_SD_HOST_CMD_NORMAL|enumerator|CY_SD_HOST_CMD_NORMAL = 0u, /**< Other commands */
DECL|CY_SD_HOST_CMD_RESUME|enumerator|CY_SD_HOST_CMD_RESUME = 2u, /**< CMD52 for writing "Function Select" in CCCR */
DECL|CY_SD_HOST_CMD_SUSPEND|enumerator|CY_SD_HOST_CMD_SUSPEND = 1u, /**< CMD52 for writing "Bus Suspend" in CCCR */
DECL|CY_SD_HOST_CMD_TIMEOUT_MS|macro|CY_SD_HOST_CMD_TIMEOUT_MS
DECL|CY_SD_HOST_CMD_TOUT_ERR|macro|CY_SD_HOST_CMD_TOUT_ERR
DECL|CY_SD_HOST_COMBO|enumerator|CY_SD_HOST_COMBO = 3u, /**< The Combo card (SD + SDIO). */
DECL|CY_SD_HOST_CSD_BLOCKS|macro|CY_SD_HOST_CSD_BLOCKS
DECL|CY_SD_HOST_CSD_COPY|macro|CY_SD_HOST_CSD_COPY
DECL|CY_SD_HOST_CSD_ISBL_MASK|macro|CY_SD_HOST_CSD_ISBL_MASK
DECL|CY_SD_HOST_CSD_ISBR_MASK|macro|CY_SD_HOST_CSD_ISBR_MASK
DECL|CY_SD_HOST_CSD_ISB_SHIFT|macro|CY_SD_HOST_CSD_ISB_SHIFT
DECL|CY_SD_HOST_CSD_LSB_MASK|macro|CY_SD_HOST_CSD_LSB_MASK
DECL|CY_SD_HOST_CSD_MSB_MASK|macro|CY_SD_HOST_CSD_MSB_MASK
DECL|CY_SD_HOST_CSD_PERM_WRITE_PROTECT|macro|CY_SD_HOST_CSD_PERM_WRITE_PROTECT
DECL|CY_SD_HOST_CSD_SIZE|macro|CY_SD_HOST_CSD_SIZE
DECL|CY_SD_HOST_CSD_TEMP_WRITE_PROTECT|macro|CY_SD_HOST_CSD_TEMP_WRITE_PROTECT
DECL|CY_SD_HOST_CSD_V1_1024_SECT_FACTOR|macro|CY_SD_HOST_CSD_V1_1024_SECT_FACTOR
DECL|CY_SD_HOST_CSD_V1_2048_SECT_FACTOR|macro|CY_SD_HOST_CSD_V1_2048_SECT_FACTOR
DECL|CY_SD_HOST_CSD_V1_BL_LEN_1024|macro|CY_SD_HOST_CSD_V1_BL_LEN_1024
DECL|CY_SD_HOST_CSD_V1_BL_LEN_2048|macro|CY_SD_HOST_CSD_V1_BL_LEN_2048
DECL|CY_SD_HOST_CSD_V1_BL_LEN_512|macro|CY_SD_HOST_CSD_V1_BL_LEN_512
DECL|CY_SD_HOST_CSD_V1_C_SIZE_ISB_MASK|macro|CY_SD_HOST_CSD_V1_C_SIZE_ISB_MASK
DECL|CY_SD_HOST_CSD_V1_C_SIZE_ISB_MULT|macro|CY_SD_HOST_CSD_V1_C_SIZE_ISB_MULT
DECL|CY_SD_HOST_CSD_V1_C_SIZE_ISB_POS|macro|CY_SD_HOST_CSD_V1_C_SIZE_ISB_POS
DECL|CY_SD_HOST_CSD_V1_C_SIZE_LSB_MASK|macro|CY_SD_HOST_CSD_V1_C_SIZE_LSB_MASK
DECL|CY_SD_HOST_CSD_V1_C_SIZE_LSB_POS|macro|CY_SD_HOST_CSD_V1_C_SIZE_LSB_POS
DECL|CY_SD_HOST_CSD_V1_C_SIZE_MSB_MASK|macro|CY_SD_HOST_CSD_V1_C_SIZE_MSB_MASK
DECL|CY_SD_HOST_CSD_V1_C_SIZE_MSB_MULT|macro|CY_SD_HOST_CSD_V1_C_SIZE_MSB_MULT
DECL|CY_SD_HOST_CSD_V1_C_SIZE_MSB_POS|macro|CY_SD_HOST_CSD_V1_C_SIZE_MSB_POS
DECL|CY_SD_HOST_CSD_V1_C_SIZE_MULT_MASK|macro|CY_SD_HOST_CSD_V1_C_SIZE_MULT_MASK
DECL|CY_SD_HOST_CSD_V1_C_SIZE_MULT_POS|macro|CY_SD_HOST_CSD_V1_C_SIZE_MULT_POS
DECL|CY_SD_HOST_CSD_V1_READ_BL_LEN_MASK|macro|CY_SD_HOST_CSD_V1_READ_BL_LEN_MASK
DECL|CY_SD_HOST_CSD_V1_READ_BL_LEN_POS|macro|CY_SD_HOST_CSD_V1_READ_BL_LEN_POS
DECL|CY_SD_HOST_CSD_V2_C_SIZE_MASK|macro|CY_SD_HOST_CSD_V2_C_SIZE_MASK
DECL|CY_SD_HOST_CSD_V2_C_SIZE_POS|macro|CY_SD_HOST_CSD_V2_C_SIZE_POS
DECL|CY_SD_HOST_CSD_V2_SECTOR_MULT|macro|CY_SD_HOST_CSD_V2_SECTOR_MULT
DECL|CY_SD_HOST_CUR_LMT_ERR|macro|CY_SD_HOST_CUR_LMT_ERR
DECL|CY_SD_HOST_DAT30_WAIT_TIME_US|macro|CY_SD_HOST_DAT30_WAIT_TIME_US
DECL|CY_SD_HOST_DATA_CRC_ERR|macro|CY_SD_HOST_DATA_CRC_ERR
DECL|CY_SD_HOST_DATA_END_BIT_ERR|macro|CY_SD_HOST_DATA_END_BIT_ERR
DECL|CY_SD_HOST_DATA_TOUT_ERR|macro|CY_SD_HOST_DATA_TOUT_ERR
DECL|CY_SD_HOST_DEFAULT_FUNCTION_MASK|macro|CY_SD_HOST_DEFAULT_FUNCTION_MASK
DECL|CY_SD_HOST_DEFAULT_SPEED|macro|CY_SD_HOST_DEFAULT_SPEED
DECL|CY_SD_HOST_DISCARD_TIMEOUT_MS|macro|CY_SD_HOST_DISCARD_TIMEOUT_MS
DECL|CY_SD_HOST_DMA_ADMA2_ADMA3|enumerator|CY_SD_HOST_DMA_ADMA2_ADMA3 = 3u /**< The ADMA2-ADMA3 mode. */
DECL|CY_SD_HOST_DMA_ADMA2|enumerator|CY_SD_HOST_DMA_ADMA2 = 2u, /**< The ADMA2 mode. */
DECL|CY_SD_HOST_DMA_INTERRUPT|macro|CY_SD_HOST_DMA_INTERRUPT
DECL|CY_SD_HOST_DMA_SDMA|enumerator|CY_SD_HOST_DMA_SDMA = 0u, /**< The SDMA mode. */
DECL|CY_SD_HOST_EMMC_ACCESS_CLEAR_BITS|macro|CY_SD_HOST_EMMC_ACCESS_CLEAR_BITS
DECL|CY_SD_HOST_EMMC_ACCESS_COMMAND_SET|macro|CY_SD_HOST_EMMC_ACCESS_COMMAND_SET
DECL|CY_SD_HOST_EMMC_ACCESS_SET_BITS|macro|CY_SD_HOST_EMMC_ACCESS_SET_BITS
DECL|CY_SD_HOST_EMMC_ACCESS_WRITE_BYTE|macro|CY_SD_HOST_EMMC_ACCESS_WRITE_BYTE
DECL|CY_SD_HOST_EMMC_BUS_WIDTH_ADDR|macro|CY_SD_HOST_EMMC_BUS_WIDTH_ADDR
DECL|CY_SD_HOST_EMMC_CMD6_ACCESS_OFFSET|macro|CY_SD_HOST_EMMC_CMD6_ACCESS_OFFSET
DECL|CY_SD_HOST_EMMC_CMD6_CMD_SET_OFFSET|macro|CY_SD_HOST_EMMC_CMD6_CMD_SET_OFFSET
DECL|CY_SD_HOST_EMMC_CMD6_IDX_OFFSET|macro|CY_SD_HOST_EMMC_CMD6_IDX_OFFSET
DECL|CY_SD_HOST_EMMC_CMD6_TIMEOUT_MULT|macro|CY_SD_HOST_EMMC_CMD6_TIMEOUT_MULT
DECL|CY_SD_HOST_EMMC_CMD6_VALUE_OFFSET|macro|CY_SD_HOST_EMMC_CMD6_VALUE_OFFSET
DECL|CY_SD_HOST_EMMC_DISCARD|macro|CY_SD_HOST_EMMC_DISCARD
DECL|CY_SD_HOST_EMMC_DUAL_VOLTAGE|macro|CY_SD_HOST_EMMC_DUAL_VOLTAGE
DECL|CY_SD_HOST_EMMC_GREATER_2G|enumerator|CY_SD_HOST_EMMC_GREATER_2G = 1u, /**< The eMMC block addressing for greater than 2GB. */
DECL|CY_SD_HOST_EMMC_HS_TIMING_ADDR|macro|CY_SD_HOST_EMMC_HS_TIMING_ADDR
DECL|CY_SD_HOST_EMMC_LESS_2G|enumerator|CY_SD_HOST_EMMC_LESS_2G = 0u, /**< The eMMC block addressing for less than 2GB. */
DECL|CY_SD_HOST_EMMC_SECURE_ERASE|macro|CY_SD_HOST_EMMC_SECURE_ERASE
DECL|CY_SD_HOST_EMMC_SECURE_TRIM_STEP_1|macro|CY_SD_HOST_EMMC_SECURE_TRIM_STEP_1
DECL|CY_SD_HOST_EMMC_SECURE_TRIM_STEP_2|macro|CY_SD_HOST_EMMC_SECURE_TRIM_STEP_2
DECL|CY_SD_HOST_EMMC_TRIM|macro|CY_SD_HOST_EMMC_TRIM
DECL|CY_SD_HOST_EMMC_VOLTAGE_WINDOW|macro|CY_SD_HOST_EMMC_VOLTAGE_WINDOW
DECL|CY_SD_HOST_EMMC|enumerator|CY_SD_HOST_EMMC = 2u, /**< The Embedded Multimedia card (eMMC). */
DECL|CY_SD_HOST_ERASE_DISCARD|enumerator|CY_SD_HOST_ERASE_DISCARD = 1u, /**< The DISCARD operation. */
DECL|CY_SD_HOST_ERASE_ERASE|enumerator|CY_SD_HOST_ERASE_ERASE = 0u, /**< The ERASE operation.*/
DECL|CY_SD_HOST_ERASE_FUJE|enumerator|CY_SD_HOST_ERASE_FUJE = 2u, /**< The FUJE operation. */
DECL|CY_SD_HOST_ERASE_SECURE_TRIM_STEP_1|enumerator|CY_SD_HOST_ERASE_SECURE_TRIM_STEP_1 = 5u, /**< Mark the write blocks, indicated
DECL|CY_SD_HOST_ERASE_SECURE_TRIM_STEP_2|enumerator|CY_SD_HOST_ERASE_SECURE_TRIM_STEP_2 = 4u, /**< The secure purge operation on
DECL|CY_SD_HOST_ERASE_SECURE|enumerator|CY_SD_HOST_ERASE_SECURE = 3u, /**< The secure purge according to
DECL|CY_SD_HOST_ERASE_TIMEOUT_MS|macro|CY_SD_HOST_ERASE_TIMEOUT_MS
DECL|CY_SD_HOST_ERASE_TRIM|enumerator|CY_SD_HOST_ERASE_TRIM = 6u /**< Trim the write blocks identified by
DECL|CY_SD_HOST_ERASE|macro|CY_SD_HOST_ERASE
DECL|CY_SD_HOST_ERROR_INT_MSK|macro|CY_SD_HOST_ERROR_INT_MSK
DECL|CY_SD_HOST_EXTCSD_GENERIC_CMD6_TIME|macro|CY_SD_HOST_EXTCSD_GENERIC_CMD6_TIME
DECL|CY_SD_HOST_EXTCSD_SEC_COUNT|macro|CY_SD_HOST_EXTCSD_SEC_COUNT
DECL|CY_SD_HOST_EXTCSD_SIZE|macro|CY_SD_HOST_EXTCSD_SIZE
DECL|CY_SD_HOST_FREQ_MAX|macro|CY_SD_HOST_FREQ_MAX
DECL|CY_SD_HOST_FREQ_SEL_MSK|macro|CY_SD_HOST_FREQ_SEL_MSK
DECL|CY_SD_HOST_FULE_TIMEOUT_MS|macro|CY_SD_HOST_FULE_TIMEOUT_MS
DECL|CY_SD_HOST_HIGH_SPEED|macro|CY_SD_HOST_HIGH_SPEED
DECL|CY_SD_HOST_INIT_CLK_FREQUENCY_KHZ|macro|CY_SD_HOST_INIT_CLK_FREQUENCY_KHZ
DECL|CY_SD_HOST_INT_CLK_STABLE_TIMEOUT_MS|macro|CY_SD_HOST_INT_CLK_STABLE_TIMEOUT_MS
DECL|CY_SD_HOST_IO_OCR_C|macro|CY_SD_HOST_IO_OCR_C
DECL|CY_SD_HOST_IO_OCR_MASK|macro|CY_SD_HOST_IO_OCR_MASK
DECL|CY_SD_HOST_IO_VOLT_1_8V|enumerator|CY_SD_HOST_IO_VOLT_1_8V = 1u /**< 1.8V. */
DECL|CY_SD_HOST_IO_VOLT_3_3V|enumerator|CY_SD_HOST_IO_VOLT_3_3V = 0u, /**< 3.3V.*/
DECL|CY_SD_HOST_IS_AUTO_CMD_VALID|macro|CY_SD_HOST_IS_AUTO_CMD_VALID
DECL|CY_SD_HOST_IS_BLK_SIZE_VALID|macro|CY_SD_HOST_IS_BLK_SIZE_VALID
DECL|CY_SD_HOST_IS_BUS_WIDTH_VALID|macro|CY_SD_HOST_IS_BUS_WIDTH_VALID
DECL|CY_SD_HOST_IS_CMD_IDX_VALID|macro|CY_SD_HOST_IS_CMD_IDX_VALID
DECL|CY_SD_HOST_IS_CMD_TYPE_VALID|macro|CY_SD_HOST_IS_CMD_TYPE_VALID
DECL|CY_SD_HOST_IS_DMA_VALID|macro|CY_SD_HOST_IS_DMA_VALID
DECL|CY_SD_HOST_IS_DMA_WR_RD_VALID|macro|CY_SD_HOST_IS_DMA_WR_RD_VALID
DECL|CY_SD_HOST_IS_EMMC_BUS_WIDTH_VALID|macro|CY_SD_HOST_IS_EMMC_BUS_WIDTH_VALID
DECL|CY_SD_HOST_IS_ERASE_VALID|macro|CY_SD_HOST_IS_ERASE_VALID
DECL|CY_SD_HOST_IS_FREQ_VALID|macro|CY_SD_HOST_IS_FREQ_VALID
DECL|CY_SD_HOST_IS_SD_BUS_WIDTH_VALID|macro|CY_SD_HOST_IS_SD_BUS_WIDTH_VALID
DECL|CY_SD_HOST_IS_SPEED_MODE_VALID|macro|CY_SD_HOST_IS_SPEED_MODE_VALID
DECL|CY_SD_HOST_IS_TIMEOUT_VALID|macro|CY_SD_HOST_IS_TIMEOUT_VALID
DECL|CY_SD_HOST_MAX_TIMEOUT|macro|CY_SD_HOST_MAX_TIMEOUT
DECL|CY_SD_HOST_MMC_CMD8|macro|CY_SD_HOST_MMC_CMD8
DECL|CY_SD_HOST_MMC_CMD_TAG|macro|CY_SD_HOST_MMC_CMD_TAG
DECL|CY_SD_HOST_MMC_LEGACY_SIZE_BYTES|macro|CY_SD_HOST_MMC_LEGACY_SIZE_BYTES
DECL|CY_SD_HOST_NCC_MIN_CYCLES|macro|CY_SD_HOST_NCC_MIN_CYCLES
DECL|CY_SD_HOST_NCC_MIN_US|macro|CY_SD_HOST_NCC_MIN_US
DECL|CY_SD_HOST_NORMAL_INT_MSK|macro|CY_SD_HOST_NORMAL_INT_MSK
DECL|CY_SD_HOST_OCR_27_28_V|macro|CY_SD_HOST_OCR_27_28_V
DECL|CY_SD_HOST_OCR_28_29_V|macro|CY_SD_HOST_OCR_28_29_V
DECL|CY_SD_HOST_OCR_29_30_V|macro|CY_SD_HOST_OCR_29_30_V
DECL|CY_SD_HOST_OCR_30_31_V|macro|CY_SD_HOST_OCR_30_31_V
DECL|CY_SD_HOST_OCR_31_32_V|macro|CY_SD_HOST_OCR_31_32_V
DECL|CY_SD_HOST_OCR_32_33_V|macro|CY_SD_HOST_OCR_32_33_V
DECL|CY_SD_HOST_OCR_33_34_V|macro|CY_SD_HOST_OCR_33_34_V
DECL|CY_SD_HOST_OCR_34_35_V|macro|CY_SD_HOST_OCR_34_35_V
DECL|CY_SD_HOST_OCR_35_36_V|macro|CY_SD_HOST_OCR_35_36_V
DECL|CY_SD_HOST_OCR_BUSY_BIT|macro|CY_SD_HOST_OCR_BUSY_BIT
DECL|CY_SD_HOST_OCR_CAPACITY_MASK|macro|CY_SD_HOST_OCR_CAPACITY_MASK
DECL|CY_SD_HOST_OCR_S18A|macro|CY_SD_HOST_OCR_S18A
DECL|CY_SD_HOST_PERI_FREQUENCY|macro|CY_SD_HOST_PERI_FREQUENCY
DECL|CY_SD_HOST_RCA_SHIFT|macro|CY_SD_HOST_RCA_SHIFT
DECL|CY_SD_HOST_READ_TIMEOUT_MS|macro|CY_SD_HOST_READ_TIMEOUT_MS
DECL|CY_SD_HOST_RESET_ALL|enumerator|CY_SD_HOST_RESET_ALL = 2u /**< Reset the whole SD Host controller. */
DECL|CY_SD_HOST_RESET_CMD_LINE|enumerator|CY_SD_HOST_RESET_CMD_LINE = 1u, /**< Reset the command circuit only. */
DECL|CY_SD_HOST_RESET_DATALINE|enumerator|CY_SD_HOST_RESET_DATALINE = 0u, /**< Reset the data circuit only. */
DECL|CY_SD_HOST_RESPONSE_LEN_136|enumerator|CY_SD_HOST_RESPONSE_LEN_136 = 1u, /**< Response Length 136. */
DECL|CY_SD_HOST_RESPONSE_LEN_48B|enumerator|CY_SD_HOST_RESPONSE_LEN_48B = 3u /**< Response Length 48. Check Busy after response. */
DECL|CY_SD_HOST_RESPONSE_LEN_48|enumerator|CY_SD_HOST_RESPONSE_LEN_48 = 2u, /**< Response Length 48. */
DECL|CY_SD_HOST_RESPONSE_NONE|enumerator|CY_SD_HOST_RESPONSE_NONE = 0u, /**< No Response. */
DECL|CY_SD_HOST_RESPONSE_SIZE|macro|CY_SD_HOST_RESPONSE_SIZE
DECL|CY_SD_HOST_RESP_ERR|macro|CY_SD_HOST_RESP_ERR
DECL|CY_SD_HOST_RETRY_TIME|macro|CY_SD_HOST_RETRY_TIME
DECL|CY_SD_HOST_SCR_BLOCKS|macro|CY_SD_HOST_SCR_BLOCKS
DECL|CY_SD_HOST_SDHC|enumerator|CY_SD_HOST_SDHC = 1u, /**< SDHC - Secure Digital High Capacity (up to 32 GB). */
DECL|CY_SD_HOST_SDIO_CMD5_TIMEOUT_MS|macro|CY_SD_HOST_SDIO_CMD5_TIMEOUT_MS
DECL|CY_SD_HOST_SDIO|enumerator|CY_SD_HOST_SDIO = 1u, /**< The CD Input Output card (SDIO). */
DECL|CY_SD_HOST_SDMA_BUF_BYTES_128K|macro|CY_SD_HOST_SDMA_BUF_BYTES_128K
DECL|CY_SD_HOST_SDMA_BUF_BYTES_16K|macro|CY_SD_HOST_SDMA_BUF_BYTES_16K
DECL|CY_SD_HOST_SDMA_BUF_BYTES_256K|macro|CY_SD_HOST_SDMA_BUF_BYTES_256K
DECL|CY_SD_HOST_SDMA_BUF_BYTES_32K|macro|CY_SD_HOST_SDMA_BUF_BYTES_32K
DECL|CY_SD_HOST_SDMA_BUF_BYTES_4K|macro|CY_SD_HOST_SDMA_BUF_BYTES_4K
DECL|CY_SD_HOST_SDMA_BUF_BYTES_512K|macro|CY_SD_HOST_SDMA_BUF_BYTES_512K
DECL|CY_SD_HOST_SDMA_BUF_BYTES_64K|macro|CY_SD_HOST_SDMA_BUF_BYTES_64K
DECL|CY_SD_HOST_SDMA_BUF_BYTES_8K|macro|CY_SD_HOST_SDMA_BUF_BYTES_8K
DECL|CY_SD_HOST_SDR12_SPEED|macro|CY_SD_HOST_SDR12_SPEED
DECL|CY_SD_HOST_SDR25_SPEED|macro|CY_SD_HOST_SDR25_SPEED
DECL|CY_SD_HOST_SDR50_SPEED|macro|CY_SD_HOST_SDR50_SPEED
DECL|CY_SD_HOST_SDSC_ADDR_SHIFT|macro|CY_SD_HOST_SDSC_ADDR_SHIFT
DECL|CY_SD_HOST_SDSC|enumerator|CY_SD_HOST_SDSC = 0u, /**< SDSC - Secure Digital Standard Capacity (up to 2 GB). */
DECL|CY_SD_HOST_SD_ACMD13|macro|CY_SD_HOST_SD_ACMD13
DECL|CY_SD_HOST_SD_ACMD41|macro|CY_SD_HOST_SD_ACMD41
DECL|CY_SD_HOST_SD_ACMD51|macro|CY_SD_HOST_SD_ACMD51
DECL|CY_SD_HOST_SD_ACMD6|macro|CY_SD_HOST_SD_ACMD6
DECL|CY_SD_HOST_SD_ACMD_OFFSET|macro|CY_SD_HOST_SD_ACMD_OFFSET
DECL|CY_SD_HOST_SD_CMD0|macro|CY_SD_HOST_SD_CMD0
DECL|CY_SD_HOST_SD_CMD10|macro|CY_SD_HOST_SD_CMD10
DECL|CY_SD_HOST_SD_CMD11|macro|CY_SD_HOST_SD_CMD11
DECL|CY_SD_HOST_SD_CMD12|macro|CY_SD_HOST_SD_CMD12
DECL|CY_SD_HOST_SD_CMD13|macro|CY_SD_HOST_SD_CMD13
DECL|CY_SD_HOST_SD_CMD16|macro|CY_SD_HOST_SD_CMD16
DECL|CY_SD_HOST_SD_CMD17|macro|CY_SD_HOST_SD_CMD17
DECL|CY_SD_HOST_SD_CMD18|macro|CY_SD_HOST_SD_CMD18
DECL|CY_SD_HOST_SD_CMD1|macro|CY_SD_HOST_SD_CMD1
DECL|CY_SD_HOST_SD_CMD23|macro|CY_SD_HOST_SD_CMD23
DECL|CY_SD_HOST_SD_CMD24|macro|CY_SD_HOST_SD_CMD24
DECL|CY_SD_HOST_SD_CMD25|macro|CY_SD_HOST_SD_CMD25
DECL|CY_SD_HOST_SD_CMD27|macro|CY_SD_HOST_SD_CMD27
DECL|CY_SD_HOST_SD_CMD28|macro|CY_SD_HOST_SD_CMD28
DECL|CY_SD_HOST_SD_CMD29|macro|CY_SD_HOST_SD_CMD29
DECL|CY_SD_HOST_SD_CMD2|macro|CY_SD_HOST_SD_CMD2
DECL|CY_SD_HOST_SD_CMD30|macro|CY_SD_HOST_SD_CMD30
DECL|CY_SD_HOST_SD_CMD32|macro|CY_SD_HOST_SD_CMD32
DECL|CY_SD_HOST_SD_CMD33|macro|CY_SD_HOST_SD_CMD33
DECL|CY_SD_HOST_SD_CMD35|macro|CY_SD_HOST_SD_CMD35
DECL|CY_SD_HOST_SD_CMD36|macro|CY_SD_HOST_SD_CMD36
DECL|CY_SD_HOST_SD_CMD38|macro|CY_SD_HOST_SD_CMD38
DECL|CY_SD_HOST_SD_CMD3|macro|CY_SD_HOST_SD_CMD3
DECL|CY_SD_HOST_SD_CMD42|macro|CY_SD_HOST_SD_CMD42
DECL|CY_SD_HOST_SD_CMD52|macro|CY_SD_HOST_SD_CMD52
DECL|CY_SD_HOST_SD_CMD55|macro|CY_SD_HOST_SD_CMD55
DECL|CY_SD_HOST_SD_CMD5|macro|CY_SD_HOST_SD_CMD5
DECL|CY_SD_HOST_SD_CMD6|macro|CY_SD_HOST_SD_CMD6
DECL|CY_SD_HOST_SD_CMD7|macro|CY_SD_HOST_SD_CMD7
DECL|CY_SD_HOST_SD_CMD8|macro|CY_SD_HOST_SD_CMD8
DECL|CY_SD_HOST_SD_CMD9|macro|CY_SD_HOST_SD_CMD9
DECL|CY_SD_HOST_SD_DISCARD|macro|CY_SD_HOST_SD_DISCARD
DECL|CY_SD_HOST_SD_FUJE|macro|CY_SD_HOST_SD_FUJE
DECL|CY_SD_HOST_SD_STATUS_BLOCKS|macro|CY_SD_HOST_SD_STATUS_BLOCKS
DECL|CY_SD_HOST_SD|enumerator|CY_SD_HOST_SD = 0u, /**< The Sequre Digital card (SD). */
DECL|CY_SD_HOST_SUPPLY_RAMP_UP_TIME_MS|macro|CY_SD_HOST_SUPPLY_RAMP_UP_TIME_MS
DECL|CY_SD_HOST_SWITCH_FUNCTION_BIT|macro|CY_SD_HOST_SWITCH_FUNCTION_BIT
DECL|CY_SD_HOST_TUNING_ERR|macro|CY_SD_HOST_TUNING_ERR
DECL|CY_SD_HOST_UNSUPPORTED|enumerator|CY_SD_HOST_UNSUPPORTED = 4u /**< Not supported. */
DECL|CY_SD_HOST_UNUSABLE|enumerator|CY_SD_HOST_UNUSABLE = 4u /**< The unusable or not supported. */
DECL|CY_SD_HOST_UPPER_FREQ_SEL_MSK|macro|CY_SD_HOST_UPPER_FREQ_SEL_MSK
DECL|CY_SD_HOST_UPPER_FREQ_SEL_POS|macro|CY_SD_HOST_UPPER_FREQ_SEL_POS
DECL|CY_SD_HOST_VOLTAGE_CHECK_RETRY|macro|CY_SD_HOST_VOLTAGE_CHECK_RETRY
DECL|CY_SD_HOST_WRITE_TIMEOUT_MS|macro|CY_SD_HOST_WRITE_TIMEOUT_MS
DECL|CY_SD_HOST_XFER_COMPLETE|macro|CY_SD_HOST_XFER_COMPLETE
DECL|Cy_SD_Host_ADMA_LEN_ERR|enumerator|Cy_SD_Host_ADMA_LEN_ERR = 4u, /**< The ADMA Length Mismatch error. */
DECL|Cy_SD_Host_ADMA_ST_FDS|enumerator|Cy_SD_Host_ADMA_ST_FDS = 1u, /**< Fetch Descriptor - The SYS_ADR register
DECL|Cy_SD_Host_ADMA_ST_STOP|enumerator|Cy_SD_Host_ADMA_ST_STOP = 0u, /**< Stop DMA - The SYS_ADR register points to
DECL|Cy_SD_Host_ADMA_ST_TFR|enumerator|Cy_SD_Host_ADMA_ST_TFR = 3u, /**< Transfer Data - SYS_ADR register points
DECL|Cy_SD_Host_AUTO_CMD12_NOT_EXEC|enumerator|Cy_SD_Host_AUTO_CMD12_NOT_EXEC = 0u, /**< Auto CMD12 Not Executed. */
DECL|Cy_SD_Host_AUTO_CMD_CRC_ERR|enumerator|Cy_SD_Host_AUTO_CMD_CRC_ERR = 2u, /**< Auto CMD CRC Error. */
DECL|Cy_SD_Host_AUTO_CMD_EBIT_ERR|enumerator|Cy_SD_Host_AUTO_CMD_EBIT_ERR = 3u, /**< Auto CMD End Bit Error. */
DECL|Cy_SD_Host_AUTO_CMD_IDX_ERR|enumerator|Cy_SD_Host_AUTO_CMD_IDX_ERR = 4u, /**< Auto CMD Index Error. */
DECL|Cy_SD_Host_AUTO_CMD_RESP_ERR|enumerator|Cy_SD_Host_AUTO_CMD_RESP_ERR = 5u, /**< Auto CMD Response Error. */
DECL|Cy_SD_Host_AUTO_CMD_TOUT_ERR|enumerator|Cy_SD_Host_AUTO_CMD_TOUT_ERR = 1u, /**< Auto CMD Timeout Error. */
DECL|Cy_SD_Host_BufferRead|function|__STATIC_INLINE uint32_t Cy_SD_Host_BufferRead(SDHC_Type const *base)
DECL|Cy_SD_Host_BufferWrite|function|__STATIC_INLINE cy_en_sd_host_status_t Cy_SD_Host_BufferWrite(SDHC_Type *base, uint32_t data)
DECL|Cy_SD_Host_CMD_NOT_ISSUED_AUTO_CMD12|enumerator|Cy_SD_Host_CMD_NOT_ISSUED_AUTO_CMD12 = 7u, /**< Command Not Issued By Auto CMD12 Error. */
DECL|Cy_SD_Host_ChangeIoVoltage|function|__STATIC_INLINE void Cy_SD_Host_ChangeIoVoltage(SDHC_Type *base, cy_en_sd_host_io_voltage_t ioVoltage)
DECL|Cy_SD_Host_ClearErrorInterruptStatus|function|__STATIC_INLINE void Cy_SD_Host_ClearErrorInterruptStatus(SDHC_Type *base, uint32_t status)
DECL|Cy_SD_Host_ClearNormalInterruptStatus|function|__STATIC_INLINE void Cy_SD_Host_ClearNormalInterruptStatus(SDHC_Type *base, uint32_t status)
DECL|Cy_SD_Host_ContinueFromBlockGap|function|__STATIC_INLINE void Cy_SD_Host_ContinueFromBlockGap(SDHC_Type *base)
DECL|Cy_SD_Host_DRV_VERSION_MAJOR|macro|Cy_SD_Host_DRV_VERSION_MAJOR
DECL|Cy_SD_Host_DRV_VERSION_MINOR|macro|Cy_SD_Host_DRV_VERSION_MINOR
DECL|Cy_SD_Host_DisableAsyncInterrupt|function|__STATIC_INLINE void Cy_SD_Host_DisableAsyncInterrupt(SDHC_Type *base)
DECL|Cy_SD_Host_DisableAutoCmd23|function|__STATIC_INLINE void Cy_SD_Host_DisableAutoCmd23(SDHC_Type *base)
DECL|Cy_SD_Host_DisableCardVoltage|function|__STATIC_INLINE void Cy_SD_Host_DisableCardVoltage(SDHC_Type *base)
DECL|Cy_SD_Host_DisableSdClk|function|__STATIC_INLINE void Cy_SD_Host_DisableSdClk(SDHC_Type *base)
DECL|Cy_SD_Host_EMMC_Reset|function|__STATIC_INLINE void Cy_SD_Host_EMMC_Reset(SDHC_Type *base)
DECL|Cy_SD_Host_ERROR_DISCONNECTED|enumerator|Cy_SD_Host_ERROR_DISCONNECTED = 8u /**< The card is disconnected. */
DECL|Cy_SD_Host_ERROR_INVALID_PARAMETER|enumerator|Cy_SD_Host_ERROR_INVALID_PARAMETER = 2u, /**< Provided parameter is not valid. */
DECL|Cy_SD_Host_ERROR_OPERATION_IN_PROGRESS|enumerator|Cy_SD_Host_ERROR_OPERATION_IN_PROGRESS = 3u, /**< A conflicting or requested operation is still in progress. */
DECL|Cy_SD_Host_ERROR_TIMEOUT|enumerator|Cy_SD_Host_ERROR_TIMEOUT = 5u, /**< Time Out error occurred */
DECL|Cy_SD_Host_ERROR_UNINITIALIZED|enumerator|Cy_SD_Host_ERROR_UNINITIALIZED = 4u, /**< Module (or part of it) was not initialized properly. */
DECL|Cy_SD_Host_ERROR_UNUSABLE_CARD|enumerator|Cy_SD_Host_ERROR_UNUSABLE_CARD = 7u, /**< The card is unusable. */
DECL|Cy_SD_Host_ERROR|enumerator|Cy_SD_Host_ERROR = 1u, /**< Non-specific error code. */
DECL|Cy_SD_Host_EnableAsyncInterrupt|function|__STATIC_INLINE cy_en_sd_host_status_t Cy_SD_Host_EnableAsyncInterrupt(SDHC_Type *base)
DECL|Cy_SD_Host_EnableAutoCmd23|function|__STATIC_INLINE cy_en_sd_host_status_t Cy_SD_Host_EnableAutoCmd23(SDHC_Type *base)
DECL|Cy_SD_Host_EnableCardVoltage|function|__STATIC_INLINE void Cy_SD_Host_EnableCardVoltage(SDHC_Type *base)
DECL|Cy_SD_Host_EnableSdClk|function|__STATIC_INLINE void Cy_SD_Host_EnableSdClk(SDHC_Type *base)
DECL|Cy_SD_Host_GetAdmaErrorStatus|function|__STATIC_INLINE uint32_t Cy_SD_Host_GetAdmaErrorStatus(SDHC_Type const *base)
DECL|Cy_SD_Host_GetAutoCmdErrStatus|function|__STATIC_INLINE uint32_t Cy_SD_Host_GetAutoCmdErrStatus(SDHC_Type const *base)
DECL|Cy_SD_Host_GetErrorInterruptEnable|function|__STATIC_INLINE uint32_t Cy_SD_Host_GetErrorInterruptEnable(SDHC_Type const *base)
DECL|Cy_SD_Host_GetErrorInterruptMask|function|__STATIC_INLINE uint32_t Cy_SD_Host_GetErrorInterruptMask(SDHC_Type const *base)
DECL|Cy_SD_Host_GetErrorInterruptStatus|function|__STATIC_INLINE uint32_t Cy_SD_Host_GetErrorInterruptStatus(SDHC_Type const *base)
DECL|Cy_SD_Host_GetNormalInterruptEnable|function|__STATIC_INLINE uint32_t Cy_SD_Host_GetNormalInterruptEnable(SDHC_Type const *base)
DECL|Cy_SD_Host_GetNormalInterruptMask|function|__STATIC_INLINE uint32_t Cy_SD_Host_GetNormalInterruptMask(SDHC_Type const *base)
DECL|Cy_SD_Host_GetNormalInterruptStatus|function|__STATIC_INLINE uint32_t Cy_SD_Host_GetNormalInterruptStatus(SDHC_Type const *base)
DECL|Cy_SD_Host_IsCardConnected|function|__STATIC_INLINE bool Cy_SD_Host_IsCardConnected(SDHC_Type const *base)
DECL|Cy_SD_Host_IsWpSet|function|__STATIC_INLINE bool Cy_SD_Host_IsWpSet(SDHC_Type const *base)
DECL|Cy_SD_Host_OPERATION_INPROGRESS|enumerator|Cy_SD_Host_OPERATION_INPROGRESS = 6u, /**< Indicator for operation in progress. */
DECL|Cy_SD_Host_PDL_H|macro|Cy_SD_Host_PDL_H
DECL|Cy_SD_Host_SUCCESS|enumerator|Cy_SD_Host_SUCCESS = 0u, /**< Successful. */
DECL|Cy_SD_Host_SetErrorInterruptEnable|function|__STATIC_INLINE void Cy_SD_Host_SetErrorInterruptEnable(SDHC_Type *base, uint32_t interrupt)
DECL|Cy_SD_Host_SetErrorInterruptMask|function|__STATIC_INLINE void Cy_SD_Host_SetErrorInterruptMask(SDHC_Type *base, uint32_t interruptMask)
DECL|Cy_SD_Host_SetNormalInterruptEnable|function|__STATIC_INLINE void Cy_SD_Host_SetNormalInterruptEnable(SDHC_Type *base, uint32_t interrupt)
DECL|Cy_SD_Host_SetNormalInterruptMask|function|__STATIC_INLINE void Cy_SD_Host_SetNormalInterruptMask(SDHC_Type *base, uint32_t interruptMask)
DECL|Cy_SD_Host_StopAtBlockGap|function|__STATIC_INLINE void Cy_SD_Host_StopAtBlockGap(SDHC_Type *base)
DECL|RCA|member|uint32_t RCA; /**< The relative card address. */
DECL|address|member|uint32_t address; /**< The address to write/read data on the card or eMMC. */
DECL|autoCommand|member|cy_en_sd_host_auto_cmd_t autoCommand; /**< Selects which auto commands are used if any. */
DECL|autoCommand|member|cy_en_sd_host_auto_cmd_t autoCommand; /**< Selects which auto commands are used if any. */
DECL|blockSize|member|uint32_t blockSize; /**< The size of the data block. */
DECL|busWidth|member|cy_en_sd_host_bus_width_t busWidth; /**< The desired bus width. */
DECL|cardCapacity|member|cy_en_sd_host_card_capacity_t *cardCapacity; /**< Stores the card capacity. */
DECL|cardCapacity|member|cy_en_sd_host_card_capacity_t cardCapacity; /**< The standard card or the card with the high capacity. */
DECL|cardType|member|cy_en_sd_host_card_type_t *cardType; /**< The card type. */
DECL|cardType|member|cy_en_sd_host_card_type_t cardType; /**< The card type. */
DECL|cmdType|member|cy_en_sd_host_cmd_type_t cmdType; /**< The command type. */
DECL|commandArgument|member|uint32_t commandArgument; /**< The argument for the command. */
DECL|commandIndex|member|uint32_t commandIndex; /**< The index of the command. */
DECL|csd|member|uint32_t csd[4]; /**< The Card-Specific Data register. */
DECL|cy_en_sd_host_adma_error_t|typedef|}cy_en_sd_host_adma_error_t;
DECL|cy_en_sd_host_auto_cmd_status_t|typedef|} cy_en_sd_host_auto_cmd_status_t;
DECL|cy_en_sd_host_auto_cmd_t|typedef|}cy_en_sd_host_auto_cmd_t;
DECL|cy_en_sd_host_bus_speed_mode_t|typedef|} cy_en_sd_host_bus_speed_mode_t;
DECL|cy_en_sd_host_bus_width_t|typedef|} cy_en_sd_host_bus_width_t;
DECL|cy_en_sd_host_card_capacity_t|typedef|}cy_en_sd_host_card_capacity_t;
DECL|cy_en_sd_host_card_type_t|typedef|} cy_en_sd_host_card_type_t;
DECL|cy_en_sd_host_cmd_type_t|typedef|}cy_en_sd_host_cmd_type_t;
DECL|cy_en_sd_host_dma_type_t|typedef|}cy_en_sd_host_dma_type_t;
DECL|cy_en_sd_host_erase_type_t|typedef|} cy_en_sd_host_erase_type_t;
DECL|cy_en_sd_host_io_voltage_t|typedef|} cy_en_sd_host_io_voltage_t;
DECL|cy_en_sd_host_reset_t|typedef|}cy_en_sd_host_reset_t;
DECL|cy_en_sd_host_response_type_t|typedef|}cy_en_sd_host_response_type_t;
DECL|cy_en_sd_host_status_t|typedef|} cy_en_sd_host_status_t;
DECL|cy_stc_sd_host_cmd_config_t|typedef|} cy_stc_sd_host_cmd_config_t;
DECL|cy_stc_sd_host_context_t|typedef|}cy_stc_sd_host_context_t;
DECL|cy_stc_sd_host_data_config_t|typedef|}cy_stc_sd_host_data_config_t;
DECL|cy_stc_sd_host_init_config_t|typedef|} cy_stc_sd_host_init_config_t;
DECL|cy_stc_sd_host_sd_card_config_t|typedef|}cy_stc_sd_host_sd_card_config_t;
DECL|cy_stc_sd_host_write_read_config_t|typedef|} cy_stc_sd_host_write_read_config_t;
DECL|dataPresent|member|bool dataPresent; /**< true: Data is present and shall
DECL|dataTimeout|member|uint32_t dataTimeout; /**< The timeout value for the transfer. */
DECL|dataTimeout|member|uint32_t dataTimeout; /**< The timeout value for the transfer. */
DECL|data|member|uint32_t* data; /**< The pointer to data to send/receive or
DECL|data|member|uint32_t* data; /**< The pointer to data. */
DECL|dmaType|member|cy_en_sd_host_dma_type_t dmaType; /**< Defines the DMA type to be used. */
DECL|dmaType|member|cy_en_sd_host_dma_type_t dmaType; /**< Selects the DMA type to be used. */
DECL|emmc|member|bool emmc; /**< Set to true of eMMC otherwise false. */
DECL|enReliableWrite|member|bool enReliableWrite; /**< For EMMC cards enable reliable write. */
DECL|enReliableWrite|member|bool enReliableWrite; /**< For EMMC enables the reliable write. */
DECL|enableAutoResponseErrorCheck|member|bool enableAutoResponseErrorCheck; /**< If true the hardware checks the response for errors. */
DECL|enableCrcCheck|member|bool enableCrcCheck; /**< Enables the CRC check on the response. */
DECL|enableDma|member|bool enableDma; /**< Enables DMA for the transaction. */
DECL|enableIdxCheck|member|bool enableIdxCheck; /**< Checks the index of the response. */
DECL|enableIntAtBlockGap|member|bool enableIntAtBlockGap; /**< Enables the interrupt generation at the block gap. */
DECL|enableLedControl|member|bool enableLedControl; /**< If true the SD clock controls one IO
DECL|lowVoltageSignaling|member|bool lowVoltageSignaling; /**< If true then the host supports the 1.8V signaling. */
DECL|maxSectorNum|member|uint32_t maxSectorNum; /**< The SD card maximum number of the sectors. */
DECL|numberOfBlocks|member|uint32_t numberOfBlocks; /**< The number of blocks to write/read. */
DECL|numberOfBlock|member|uint32_t numberOfBlock; /**< The number of blocks to send. */
DECL|rca|member|uint32_t *rca; /**< The pointer to where to store the cards relative card address. */
DECL|read|member|bool read; /**< true = Read from card, false = Write to card. */
DECL|respType|member|cy_en_sd_host_response_type_t respType; /**< The response type. */
