

Implementation tool: Xilinx Vivado v.2022.2
Project:             matrixmul
Solution:            non_pipelined
Device target:       xc7z020-clg484-1
Report date:         Tue Jan 24 16:05:21 IST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:             42
FF:              31
DSP:              3
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.884
Timing met
