INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_processing_system7_0_0/sim/gpio_design_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_design_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_xbar_0/sim/gpio_design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_auto_pc_0/sim/gpio_design_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_design_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/sim/gpio_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_design
INFO: [VRFC 10-311] analyzing module gpio_design_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_186UK1M
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_5Z7FO
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_VZA0VE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/hdl/gpio_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_axi_gpio_0_0/sim/gpio_design_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gpio_design_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_axi_gpio_0_1/sim/gpio_design_axi_gpio_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gpio_design_axi_gpio_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_600_PYNQ_GPIO/XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_rst_ps7_0_50M_0/sim/gpio_design_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gpio_design_rst_ps7_0_50M_0'
