[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LP2985IM5X-3.0 production of TEXAS INSTRUMENTS from the text:LP2985-N 150-mA, Low-Noise, Low-Power, Ultra-Low-Dropout Regulator in a SOT-23 \nPackage\n1 Features\n•VIN range: 2.5 V to 16 V\n•VOUT range (new chip):\n–1.2 V to 5.0 V (fixed, 100-mV steps)\n•VOUT range (legacy chip): 2.5 V to 6.1 V\n•VOUT accuracy:\n–±1% for A-grade legacy chip\n–±1.5% for standard-grade legacy chip\n–±0.5% for new chip only\n•Output accuracy over load, and temperature:\n–±1% for new chip\n•Output current: Up to 150 mA\n•Low I Q (new chip): 71 μA at I LOAD = 0 mA\n•Low I Q (new chip): 750 μA at I LOAD = 150 mA\n•Shutdown current:\n–0.05 μA (typ) for legacy chip\n–1.12 μA (typ) for new chip\n•Low noise: 30 μV RMS with 10-nF bypass capacitor\n•Output current limiting and thermal protection\n•Stable with 2.2-µF ceramic capacitors\n•High PSRR: 70 dB at 1 kHz, 40 dB at 1 MHz\n•Operating junction temperature: –40°C to +125°C\n•Package: 5-pin SOT-23 (DBV) ultra-low dropout \nvoltage\n2 Applications\n•Washers and dryers\n•Land mobile radios\n•Active antenna system mMIMO\n•Cordless power tools\n•Motor drives and control boards3 Description\nThe LP2985-N is a fixed-output, wide-input, low-noise, \nlow-dropout voltage regulator supporting an input \nvoltage range from 2.5 V to 16 V and up to 150 mA of \nload current. The LP2985-N supports an output range \nof 1.2 V to 5.0 V (new chip) and 2.5 V to 6.1 V (legacy \nchip).\nAdditionally, the LP2985-N (new chip) has a 1% \noutput accuracy across load and temperature that \ncan meet the needs of low-voltage microcontrollers \n(MCUs) and processors.\nLow output noise of 30 µV RMS (with 10-nF bypass \ncapacitors) and wide bandwidth PSRR performance \nof greater than 70 dB at 1 kHz and 40 dB at 1 MHz \nhelp attenuate the switching frequency of an upstream \nDC/DC converter and minimize post regulator filtering.\nThe internal soft-start time and current-limit protection \nreduce inrush current during start up, thus minimizing \ninput capacitance. Standard protection features, such \nas overcurrent and overtemperature protection, are \nincluded.\nThe LP2985-N is available in a 5-pin, 2.9-mm × 1.6-\nmm SOT-23 (DBV) package.\nPackage Information\nPART NUMBER PACKAGE(1)PACKAGE SIZE(2)\nLP2985-N DBV (SOT-23, 5) 2.9 mm × 2.8 mm\n(1) For all available packages, see the orderable addendum at \nthe end of the data sheet.\n(2) The package size (length × width) is a nominal value and \nincludes pins, where applicable.\n \nTemperature (°C)Dropout (mV)\n-75 -50 -25 0 25 50 75 100 125 150050100150200250300350400450\nIout\n1mA\n10mA50mA\n150mA\nDropout Voltage vs Temperature for New Chip\nIN OUT\nON/\nOFFBYPASSLP2985\nGNDCIN\nGND\nGNDGNDCOUT\nGND\n10 nFVIN VOUTTypical Application CircuitLP2985-N\nSNVS018AA  – MARCH 2000 – REVISED JULY 2023\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, \nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 3\n6 Specifications .................................................................. 4\n6.1 Absolute Maximum Ratings ........................................ 4\n6.2 ESD Ratings ............................................................... 4\n6.3 Recommended Operating Conditions ......................... 4\n6.4 Thermal Information .................................................... 5\n6.5 Electrical Characteristics ............................................. 5\n6.6 Typical Characteristics ................................................ 9\n7 Detailed Description ...................................................... 15\n7.1 Overview ................................................................... 15\n7.2 Functional Block Diagrams ....................................... 15\n7.3 Feature Description ................................................... 167.4 Device Functional Modes .......................................... 18\n8 Application and Implementation .................................. 19\n8.1 Application Information ............................................. 19\n8.2 Typical Application .................................................... 22\n8.3 Power Supply Recommendations ............................. 27\n8.4 Layout ....................................................................... 27\n9 Device and Documentation Support ............................ 29\n9.1 Documentation Support ............................................ 29\n9.2 Device Nomenclature ................................................ 29\n9.3 Receiving Notification of Documentation Updates ....29\n9.4 Support Resources ................................................... 29\n9.5 Trademarks ............................................................... 29\n9.6 Electrostatic Discharge Caution ................................ 29\n9.7 Glossary .................................................................... 29\n10 Mechanical, Packaging, and Orderable \nInformation .................................................................... 29\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision Z (May 2023) to Revision AA (July 2023) Page\n• Widening IGND spec limits to accommodate complete VOUT range ................................................................ 5\nChanges from Revision Y (December 2016) to Revision Z (May 2023) Page\n•Added M3-suffix devices to document ................................................................................................................ 1\n•Changed entire document to align with new format and updated detailed description of the features, \nfunctions, and applications of the LDO ............................................................................................................... 1\n•Added links to Applications  section .................................................................................................................... 1\n•Added M3-suffix (new chip) curves to Typical Characteristics  section ............................................................... 9\n•Added Block Diagram for New Chip  to Functional Block Diagrams  section ..................................................... 15\n•Added M3-suffix (new chip) curves to Application Curves  section ................................................................... 23LP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n2 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n5 Pin Configuration and Functions\nVOUT\nBYPASS1\n2\n3 45 VIN\nGND\nON/OFF\nFigure 5-1. DBV Package,  5-Pin SOT-23  (Top View) \nTable 5-1. Pin Functions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nBYPASS 4 I/OBYPASS pin to achieve low noise performance. Connecting an external capacitor between \nthe BYPASS pin and ground reduces reference voltage noise. See the Recommended \nOperating Conditions  section for more information.\nGND 2 — Ground\nON/OFF 3 IEnable pin for the LDO. Driving the ON/OFF pin high enables the device. Driving this pin low \ndisables the device. High and low thresholds are listed in the Electrical Characteristics  table. \nTie this pin to V IN if unused.\nVIN 1 IInput supply pin. Use a capacitor with a value of 1 µF or larger from this pin to ground. See \nthe Input and Output Capacitor Requirements  section for more information.\nVOUT 5 OOutput of the regulator. Use a capacitor with a value of 2.2 µF or larger from this pin to \nground.(1) See the Input and Output Capacitor Requirements  section for more information.\n(1) The nominal output capacitance must be greater than 2.2 μF. Throughout this document, the nominal derating on these capacitors is \n50%. Make sure that the effective capacitance at the pin is greater than 1 μF.\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: LP2985-N\n6 Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1) (2)\nMIN MAX UNIT\nVIN Continuous input voltage range (for legacy chip) –0.3 16\nVContinuous input voltage range  (for new chip) –0.3 18\nVOUTOutput voltage range (for legacy chip) –0.3 9\nOutput voltage range  (for new chip) –0.3VIN + 0.3 or 9 (whichever \nis smaller)\nVBYPASS BYPASS pin voltage range (for new chip) –0.3 3\nVON/OFFON/OFF pin voltage range (for legacy chip) –0.3 16\nON/OFF pin voltage range (for new chip) –0.3 18\nCurrent Maximum output Internally limited A\nTemperatureOperating junction, T J –55 150\n°C\nStorage, T stg –65 150\n(1) Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress \nratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under \nRecommended Operating Conditions . Exposure to absolute-maximum-rated conditions for extended periods may affect device \nreliability.\n(2) All voltages with respect to GND.\n6.2 ESD Ratings\nVALUE \n(Legacy \nChip)VALUE \n(New \nChip)UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±2000 ±3000\nV\nCharged device model (CDM), per JEDEC specification JESD22-C101(2)±500 ±1000\n(1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.\n6.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVINSupply input voltage (for legacy chip) 2.2 16\nVSupply input voltage (for new chip) 2.5 16\nVOUTOutput voltage (for legacy chip) 1.2 10.0\nOutput voltage (for new chip) 1.2 5.0\nVBYPASS Bypass voltage 1.2\nVON/OFFEnable voltage (for legacy chip) 0 VIN\nEnable voltage (for new chip) 0 16\nIOUT Output current 0 150 mA\nCIN (2) (1)Input capacitor 1 μF\nCOUTOutput capacitor (for legacy chip) 2.2 4.7\nμF\nOutput capacitance (for new chip) (1)1 2.2 200\nTJ Operating junction temperature –40 125 °C\n(1) All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 μF \nminimum for stability.\n(2) Minimum input capacitor of 2.2 μF is recquired if the source impedance is more than 0.5 Ω.LP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n4 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n6.4 Thermal Information\nTHERMAL METRIC (2) (1)Legacy Chip New Chip\nUNIT DBV (SOT23-5) DBV (SOT23-5)\n5 PINS 5 PINS\nRθJA Junction-to-ambient thermal resistance 205.4 178.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 78.8 77.9 °C/W\nRθJB Junction-to-board thermal resistance 46.7 47.2 °C/W\nψJT Junction-to-top characterization parameter 8.3 15.9 °C/W\nψJB Junction-to-board characterization parameter 46.3 46.9 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nnote.\n(2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be \nfurther improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the Impact of board layout on LDO \nthermal performance  application report.\n6.5 Electrical Characteristics\nspecified at T J = 25°C, V IN = V OUT(nom)  + 1.0 V or VIN = 2.5 V (whichever is greater), I OUT = 1 mA, V ON/OFF  = 2 V, C IN = 1.0 \nµF, and C OUT = 2.2 µF (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n∆VOUT Output voltage toleranceIL = 1 mALegacy chip \n(standard \ngrade)–1.5 1.5\n%Legacy chip \n(A grade)–1.0 1.0\nNew chip –0.5 0.5\n1 mA ≤ I L ≤ 50 mALegacy chip \n(standard \ngrade)–2.5 2.5\nLegacy chip \n(A grade)–1.5 1.5\nNew chip –0.5 0.5\n1 mA ≤ I L ≤ 150 mALegacy chip \n(standard \ngrade)–3.0 3.0\nLegacy chip \n(A grade)–2.5 2.5\nNew chip –0.5 0.5\n1 mA ≤ I L ≤ 50 mA, –40°C ≤ T J ≤ 125°CLegacy chip \n(standard \ngrade)–3.5 3.5\nLegacy chip \n(A grade)–2.5 2.5\nNew chip –1 1\n1 mA ≤ I L ≤ 150 mA, –40°C ≤ T J ≤ 125°CLegacy chip \n(standard \ngrade)–4.0 4.0\nLegacy chip \n(A grade)–3.5 3.5\nNew chip –1 1\nΔVOUT(ΔVIN) Line regulationVO(NOM)  + 1 V ≤ V IN ≤ 16 VLegacy chip 0.007 0.014\n%/VNew chip 0.002 0.014\nVO(NOM)  + 1 V ≤ V IN ≤ 16 V, –40°C ≤ T J ≤ 125°CLegacy chip 0.007 0.032\nNew chip 0.002 0.032\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: LP2985-N\n6.5 Electrical Characteristics (continued)\nspecified at T J = 25°C, V IN = V OUT(nom)  + 1.0 V or VIN = 2.5 V (whichever is greater), I OUT = 1 mA, V ON/OFF  = 2 V, C IN = 1.0 \nµF, and C OUT = 2.2 µF (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN - VOUT Dropout voltage(1)IOUT = 0 mALegacy chip 1 3\nmVNew chip 12.75\nIOUT = 0 mA, –40°C ≤ T J ≤ 125°CLegacy chip 5\nNew chip 3\nIOUT = 1 mALegacy chip 7 10\nNew chip 11.5 14\nIOUT = 1 mA, –40°C ≤ T J ≤ 125°CLegacy chip 15\nNew chip 17\nIOUT = 10 mALegacy chip 40 60\nNew chip 98 115\nIOUT = 10 mA, –40°C ≤ T J ≤ 125°CLegacy chip 90\nNew chip 148\nIOUT = 50 mALegacy chip 120 150\nNew chip 120 145\nIOUT = 50 mA, –40°C ≤ T J ≤ 125°CLegacy chip 225\nNew chip 184\nIOUT = 150 mALegacy chip 280 350\nNew chip 180 198\nIOUT = 150 mA, –40°C ≤ T J ≤ 125°CLegacy chip 575\nNew chip 254LP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n6 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n6.5 Electrical Characteristics (continued)\nspecified at T J = 25°C, V IN = V OUT(nom)  + 1.0 V or VIN = 2.5 V (whichever is greater), I OUT = 1 mA, V ON/OFF  = 2 V, C IN = 1.0 \nµF, and C OUT = 2.2 µF (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIGND   GND pin currentIOUT = 0 mALegacy chip 65 95\nµANew chip 69 95\nIOUT = 0 mA, –40°C ≤ T J ≤ 125°CLegacy chip 125\nNew chip 123\nIOUT = 1 mALegacy chip 75 110\nNew chip 78 110\nIOUT = 1 mA, –40°C ≤ T J ≤ 125°CLegacy chip 170\nNew chip 140\nIOUT = 10 mALegacy chip 120 220\nNew chip 175 210\nIOUT = 10 mA, –40°C ≤ T J ≤ 125°CLegacy chip 400\nNew chip 250\nIOUT = 50 mALegacy chip 350 600\nNew chip 380 440\nIOUT = 50 mA, –40°C ≤ T J ≤ 125°CLegacy chip 900\nNew chip 650\nIOUT = 150 mALegacy chip 850 1200\nNew chip 765 890\nIOUT = 150 mA, –40°C ≤ T J ≤ 125°CLegacy chip 2000\nNew chip 1060\nVON/OFF  < 0.3 V, V IN = 16 VLegacy chip 0.01 0.08\nNew chip 1.25 1.75\nVON/OFF  < 0.15 V, V IN = 16 V, –40°C ≤ T J ≤ 85°CLegacy chip 0 1\nNew chip 1.12 2.25\nVON/OFF  < 0.15 V, V IN = 16 V, –40°C ≤ T J ≤ 125°CLegacy chip 0.01 2\nNew chip 1.12 2.75\nVUVLO+ Rising bias supply UVLO VIN rising, –40°C ≤ T J ≤ 125°C\nNew chip2.2 2.4 V\nVUVLO- Falling bias supply UVLO VIN falling,  –40°C ≤ TJ ≤ 125°C 1.9 V\nVUVLO(HYST) UVLO hysteresis  –40°C ≤ TJ ≤ 125°C 0.130 V\nVON/OFF ON/OFF input voltageLow = Output OFFLegacy chip 0.55\nVNew chip 0.72\nLow = Output OFF, V OUT + 1 ≤ V IN ≤ 16 V, –40°C ≤ T J \n≤ 125°CLegacy chip 0.15\nNew chip 0.15\nHigh = Output ONLegacy chip 1.4\nNew chip 0.85\nHigh = Output ON, V OUT + 1 ≤ V IN ≤ 16 V, –40°C ≤ T J ≤ \n125°CLegacy chip 1.6\nNew chip 1.6\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: LP2985-N\n6.5 Electrical Characteristics (continued)\nspecified at T J = 25°C, V IN = V OUT(nom)  + 1.0 V or VIN = 2.5 V (whichever is greater), I OUT = 1 mA, V ON/OFF  = 2 V, C IN = 1.0 \nµF, and C OUT = 2.2 µF (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nION/OFF ON/OFF input currentVON/OFF  = 0 VLegacy chip 0.01\nµANew chip 0.42\nVON/OFF  = 0 V, V OUT + 1 ≤ V IN ≤ 16 V, –40°C ≤ T J ≤ \n125°CLegacy chip -1\nNew chip -0.9\nVON/OFF  = 5 VLegacy chip 5\nNew chip 0.011\nVON/OFF  = 5 V, V OUT + 1 ≤ V IN ≤ 16 V, –40°C ≤ T J ≤ \n125°CLegacy chip 15\nNew chip 2.20\nIO(PK) Peak output current VOUT ≥ V O(NOM)  –5% (steady state)Legacy chip 300 350\nmANew chip 300 350\nIO(SC) Short output current RL = 0 Ω (steady state)Legacy chip 400\nNew chip 375\nΔVO/ΔV IN Ripple rejection f = 1 kHz, C BYPASS  = 10 nF, C OUT = 10 µFLegacy chip 45\ndB\nNew chip 78\nVn Output noise voltageBandwidth = 300 Hz to 50 kHz, C BYPASS  = 10 nF, C OUT \n= 2.2 µF, V OUT = 3.3 V, I LOAD = 150 mALegacy chip 30\nµVRM\nS Bandwidth = 300 Hz to 50 kHz, C BYPASS  = 10 nF, C OUT \n= 2.2 µF, V OUT = 3.3 V, I LOAD = 150 mANew chip 30\nTsd+ Thermal shutdown \nthresholdShutdown, temperature increasing\nNew chip170\n°C\nTsd- Reset, temperature decreasing 150\n(1) Dropout voltage (V DO) is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured \nwith a 1 V differential. V DO is measured with V IN = V OUT(nom) – 100 mV for fixed output devices.LP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n8 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n6.6 Typical Characteristics\nat operating temperature T J = 25°C, V IN = V OUT(NOM)  + 1.0 V or 2.5 V (whichever is greater), I OUT = 1 mA, \nON/OFF pin tied to V IN, CIN = 1.0 µF, and C OUT = 4.7 µF (unless otherwise noted)\n \nFigure 6-1. VOUT vs Temperature for Legacy ChipTemp \uf0b0COutput Voltage (V)\n-75 -50 -25 0 25 50 75 100 125 1503.283.2853.293.2953.33.3053.313.315\nVI= 4.3 V\nVO= 3.3 V\nIout= 1mA\nCO= 4.7uF\nVIN = 4.3 V, V OUT = 3.3 V\nFigure 6-2. VOUT vs Temperature for New Chip\n \nFigure 6-3. Short-Circuit Current vs Output Voltage for Legacy \nChipVOUT (V)Current Limit (mA)\n0 0.5 1 1.5 2 2.5 3 3.5200220240260280300320340360380\nVI= 4.3 V\nTemperature\n-55 °C\n-40 °C\n0 °C25 °C\n85 °C\n125 °C150 °C\n \nFigure 6-4. Short-Circuit Current vs Output Voltage for New \nChip\n \nFigure 6-5. Ripple Rejection vs Frequency for Legacy Chip\n \nFigure 6-6. Ripple Rejection vs Frequency for Legacy Chip\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: LP2985-N\n6.6 Typical Characteristics (continued)\n \nFigure 6-7. Ripple Rejection vs Frequency for Legacy Chip\n \nFigure 6-8. Ripple Rejection vs Frequency for Legacy Chip\nFrequency - (Hz)Ripple Rejection - (dB)\n1011021031041051061070102030405060708090100110120\nVIN= 5 V\nV0= 3.3 V\nC0= 10 uF\nCbyp= 0 nF1 mA\n150 mA\n50 mA\nVIN = 5 V, V OUT = 3.3 V, C OUT = 10 μF, C BYP = 0 nF\nFigure 6-9. Ripple Rejection vs Frequency for New Chip\n \nFigure 6-10. Ripple Rejection vs Frequency for Legacy Chip\n \nFigure 6-11. Ripple Rejection vs Frequency for Legacy Chip\n \nFigure 6-12. Ripple Rejection vs Frequency for Legacy ChipLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n10 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n6.6 Typical Characteristics (continued)\n \nFigure 6-13. Ripple Rejection vs Frequency for Legacy ChipFrequency - (Hz)Riple Rejection - (dB)\n1x1011x1021x1031x1041x1051x1061x1070102030405060708090100110120\n1 mA\n150 mA\n50 mA\nVIN = 3.7 V, V OUT = 3.3 V, C OUT = 10 μF, C BYP = 0 nF\nFigure 6-14. Ripple Rejection vs Frequency for New Chip\n \nFigure 6-15. Ripple Rejection vs Frequency for Legacy ChipFrequency - (Hz)Ripple Rejection - (dB)\n1x1011x1021x1031x1041x1051x1061x1070102030405060708090100110120\nVIN= 5 V\nV0= 3.3 V\nC0= 4.7 uF\nCbyp= 10 nF1 mA\n150 mA\n50 mA\n \nFigure 6-16. Ripple Rejection vs Frequency for New Chip\n \nFigure 6-17. Output Impedance vs Frequency for Legacy Chip\n \nFigure 6-18. Output Impedance vs Frequency for Legacy Chip\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: LP2985-N\n6.6 Typical Characteristics (continued)\n \nFigure 6-19. Output Noise Density for Legacy ChipFrequency - (Hz)Noise Density - ( \uf06dV / \uf0d6Hz)\n1x1011x1021x1031x1041x1051x1061x1070.0010.0020.0050.010.020.050.10.20.512510\nCBYP\n100 pF\n1 nF\n10 nF\n \nFigure 6-20. Output Noise Density vs Frequency for New Chip\n \nFigure 6-21. Output Noise Density for Legacy ChipFrequency - (Hz)Noise Density - ( \uf06dV/ \uf0d6Hz)\n1x1011x1021x1031x1041x1051x1061x1070.0010.0020.0050.010.020.050.10.20.512510\nILOAD = 1mACBYP\n100pF\n1nF\n10nF\n \nFigure 6-22. Output Noise Density vs Frequency for New Chip\n \nFigure 6-23. Ground Pin vs Load Current for Legacy ChipIOUTIGND(\uf06dA)\n0 20 40 60 80 100 120 140 1600100200300400500600700800900100011001200\nVI= 4.3 V\nVO= 3.3 V\nCO= 4.7uF\nTemperature\n-55 °C\n-40 °C\n0 °C\n25 °C85 °C\n125 °C\n150 °C\n \nFigure 6-24. Ground Pin Current vs Load Current for New ChipLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n12 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n6.6 Typical Characteristics (continued)\n \nFigure 6-25. Dropout Voltage vs Temperature for Legacy ChipTemperature (°C)Dropout (mV)\n-75 -50 -25 0 25 50 75 100 125 150050100150200250300350400450\nIout\n1mA\n10mA50mA\n150mA\n \nFigure 6-26. Dropout Voltage vs Temperature for New Chip\n \nFigure 6-27. Input Current vs V IN for Legacy ChipVINIGND(\uf06dA)\n0 2 4 6 8 10 12 14 16-20002004006008001000\nVO= 3.3 V\nCO= 4.7uFTemperature\n-55 °C\n-40 °C\n0 °C25 °C\n85 °C\n125 °C150 °C\n \nFigure 6-28. Input Current vs V IN for New Chip\n \nFigure 6-29. GND Pin Current vs Temperature for Legacy ChipTemperature \uf0b0CIGND(\uf06dA)\n-75 -50 -25 0 25 50 75 100 125 1500200400600800100012001400\nVI= 4.3 V\nVO= 3.3 VLoad Current\n0\n1mA\n10mA50mA\n150mA\n \nFigure 6-30. GND Pin Current vs Temperature for New Chip\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: LP2985-N\n6.6 Typical Characteristics (continued)\n \nFigure 6-31. Instantaneous Short-Circuit Current for Legacy \nChipTemperature ( \uf0b0C)Current Limit (mA)\n-55 -25 5 35 65 95 125 150348349350351352\nVI= 4.3 V\nCO= 4.7uF\n \nFigure 6-32. Short-Circuit Current vs Temperature for New ChipLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n14 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n7 Detailed Description\n7.1 Overview\nThe LP2985-N is a fixed-output, low-noise, high PSRR, low-dropout regulator that offers exceptional, cost-\neffective performance for both portable and nonportable applications. The LP2985-N has an output tolerance \nof 1% across line, load, and temperature variation (for the new chip) and is capable of delivering 150 mA of \ncontinuous load current.\nThis device features integrated overcurrent protection, thermal shutdown, output enable, and internal output \npulldown and has a built-in soft-start mechanism for controlled inrush current. This device delivers excellent \nline and load transient performance. The operating ambient temperature range of the device is from –40°C to \n+125°C.\n7.2 Functional Block Diagrams\nFigure 7-1. Block Diagram for Legacy Chip\nBandgap\nReference\n+–\nVREF = 1.2 VVIN VOUT\nGNDInternal\nControllerUVLOCurrent\nLimit\nThermal\nShutdownON/OFF\nR1R2\nGND\nOutput\nPull-down\nGNDBYPASS\nGNDRF\nFigure 7-2. Block Diagram for New Chip\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: LP2985-N\n7.3 Feature Description\n7.3.1 Output Enable\nThe ON/ OFF pin for the device is an active-high pin. The output voltage is enabled when the voltage of the \nON/OFF pin is greater than the high-level input voltage of the ON/ OFF pin and disabled with the ON/ OFF pin \nvoltage is less than the low-level input voltage of the ON/ OFF pin. If independent control of the output voltage is \nnot needed, connect the ON/ OFF pin to the input of the device.\nThe device has an internal pulldown circuit that activates when the device is disabled by pulling the ON/ OFF pin \nvoltage lower than the low-level input voltage of the ON/ OFF pin to actively discharge the output voltage.\n7.3.2 Dropout Voltage\nDropout voltage (V DO) is defined as the input voltage minus the output voltage (V IN – V OUT) at the rated output \ncurrent (I RATED ), where the pass transistor is fully on. I RATED  is the maximum I OUT listed in the Recommended \nOperating Conditions  table. The pass transistor is in the ohmic or triode region of operation, and acts as a \nswitch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed \noutput voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than \nthe nominal output regulation, then the output voltage falls as well.\nFor a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance (R DS(ON) ) of the \npass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for \nthat current scales accordingly. The following equation calculates the R DS(ON)  of the device.\nR =DS(ON)VDO\nIRATED\n(1)\n7.3.3 Current Limit\nThe device has an internal current limit circuit that protects the regulator during transient high-load current faults \nor shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme \nlimits the output current to the current limit (I CL). ICL is listed in the Electrical Characteristics  table.\nThe output voltage is not regulated when the device is in current limit. When a current limit event occurs, the \ndevice begins to heat up because of the increase in power dissipation. When the device is in brick-wall current \nlimit, the pass transistor dissipates power [(V IN – V OUT) × I CL]. If thermal shutdown is triggered, the device \nturns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the \noutput current fault condition continues, the device cycles between current limit and thermal shutdown. For more \ninformation on current limits, see the Know Your Limits  application note .\nFigure 7-3  shows a diagram of the current limit.LP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n16 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\nVOUT(NOM)\n0 V\n0 mAVOUT\nICL IRATEDIOUTBrickwallFigure 7-3. Current Limit\n7.3.4 Undervoltage Lockout (UVLO)\nThe device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a \ncontrolled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input \ndrops during turn on, the UVLO has hysteresis as specified in the Electrical Characteristics  table.\n7.3.5 Output Pulldown\nThe new chip has an output pulldown circuit. The output pulldown activates in the following conditions:\n•When the device is disabled (V ON/OFF < V ON/OFF(LOW) )\n•If 1.0 V < V IN < V UVLO\nDo not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input \nsupply has collapsed because reverse current can flow from the output to the input. This reverse current flow \ncan cause damage to the device. See the Reverse Current  section for more details.\n7.3.6 Thermal Shutdown\nThe device contains a thermal shutdown protection circuit to disable the device when the junction temperature \n(TJ) of the pass transistor rises to T SD(shutdown)  (typical). Thermal shutdown hysteresis assures that the device \nresets (turns on) when the temperature falls to T SD(reset)  (typical).\nThe thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off \nwhen thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can \nbe high from large V IN – V OUT voltage drops across the device or from high inrush currents charging large \noutput capacitors. Under some conditions, the thermal shutdown protection disables the device before start up \ncompletes.\nFor reliable operation, limit the junction temperature to the maximum listed in the Recommended Operating \nConditions  table. Operation above this maximum temperature causes the device to exceed operational \nspecifications. Although the internal protection circuitry of the device is designed to protect against thermal \noverall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device \ninto thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: LP2985-N\n7.4 Device Functional Modes\n7.4.1 Device Functional Mode Comparison\nTable 7-1  shows the conditions that lead to the different modes of operation. See the Electrical Characteristics \ntable for parameter values.\nTable 7-1. Device Functional Mode Comparison\nOPERATING MODEPARAMETER\nVIN VON/OFF IOUT TJ\nNormal operation VIN > V OUT(nom)  + V DO and V IN > V IN(min) VON/OFF > V ON/OFF(HI) IOUT < IOUT(max) TJ < T SD(shutdown)\nDropout operation VIN(min)  < V IN < V OUT(nom)  + V DO VON/OFF > V ON/OFF(HI) IOUT < IOUT(max) TJ < T SD(shutdown)\nDisabled\n(any true condition \ndisables the device)VIN < V UVLOVON/OFF < V ON/\nOFF(LOW)Not applicable TJ > T SD(shutdown)\n7.4.2 Normal Operation\nThe device regulates to the nominal output voltage when the following conditions are met:\n•The input voltage is greater than the nominal output voltage plus the dropout voltage (V OUT(nom)  + V DO)\n•The output current is less than the current limit (I OUT < ICL)\n•The device junction temperature is less than the thermal shutdown temperature (T J < T SD)\n•The ON/ OFF voltage has previously exceeded the ON/ OFF rising threshold voltage and has not yet \ndecreased to less than the enable falling threshold\n7.4.3 Dropout Operation\nIf the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other \nconditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage \ntracks the input voltage. During this mode, the transient performance of the device becomes significantly \ndegraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load \ntransients in dropout can result in large output voltage deviations.\nWhen the device is in a steady dropout state (defined as when the device is in dropout, V IN < V OUT(NOM)  + V DO, \ndirectly after being in a normal regulation state, but not during start up), the pass transistor is driven into the \nohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output \nvoltage plus the dropout voltage (V OUT(NOM)  + V DO), the output voltage can overshoot for a short period of time \nwhile the device pulls the pass transistor back into the linear region.\n7.4.4 Disabled\nThe output of the device can be shutdown by forcing the voltage of the ON/ OFF pin to less than the maximum \nON/OFF pin low-level input voltage (see the Electrical Characteristics  table). When disabled, the pass transistor \nis turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal \ndischarge circuit from the output to ground.LP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n18 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n8 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, \nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for \ndetermining suitability of components for their purposes, as well as validating and testing their design \nimplementation to confirm system functionality.\n8.1 Application Information\nThe LP2985-N is a linear voltage regulator operating from 2.5 V to 16 V on the input and regulates voltages \nbetween 1.2 V to 5 V (for the new chip) with 1% accuracy across line, load and temperature (for the new \nchip) and 150-mA maximum output current. The LP2985-N low output noise of 30 µV RMS (with 10-nF bypass \ncapacitors) and wide bandwidth PSRR performance of greater than 70 dB at 1 kHz and 40 dB at 1 MHz help \nattenuate the switching frequency of an upstream DC/DC converter and minimize post regulator filtering.\n8.1.1 Recommended Capacitor Types\nThe device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input \nand output. Multilayer ceramic capacitors have become the industry standard for these types of applications and \nare recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and \nC0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of \nY5V-rated capacitors is discouraged because of large variations in capacitance.\nRegardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage \nand temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and \noutput capacitors listed in the Recommended Operating Conditions  table account for an effective capacitance of \napproximately 50% of the nominal value.\n8.1.2 Input and Output Capacitor Requirements\nAlthough an input capacitor is not required for stability, good analog design practice is to connect a capacitor \nfrom IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, \nand PSRR. Use an input capacitor if the source impedance is more than 0.5 Ω. A higher value capacitor can be \nnecessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches \nfrom the input power source.\nDynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor \nwithin the range specified in the Recommended Operating Conditions  table for stability.\n8.1.3 Noise Bypass Capacitor (C BYPASS )\nThe LP2985-N allows for low-noise performance with the use of a bypass capacitor that is connected to the \ninternal band-gap reference with the BYPASS pin. This high-impedance band-gap circuitry is biased in the \nmicroampere range and, thus, cannot be loaded significantly, otherwise, the output (and, correspondingly, the \noutput of the regulator) changes. Thus, for best output accuracy, dc leakage current through C BYPASS  must be \nminimized as much as possible and must never exceed 100 nA. The C BYPASS  capacitor also impacts the start-up \nbehavior of the regulator. Inrush current and start-up time increase with larger bypass capacitor values.\nUse a 10-nF capacitor for C BYPASS . Ceramic and film capacitors are good choices for this purpose.\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: LP2985-N\n8.1.4 Reverse Current\nExcessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the \npass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the \nlong-term reliability of the device.\nConditions where reverse current can occur are outlined in this section, all of which can exceed the absolute \nmaximum rating of V OUT ≤ V IN + 0.3 V.\n•If the device has a large C OUT and the input supply collapses with little or no load current\n•The output is biased when the input supply is not established\n•The output is biased above the input supply\nIf reverse current flow is expected in the application, use external protection to protect the device. Reverse \ncurrent is not limited in the device, so external limiting is required if extended reverse voltage operation is \nanticipated.\nFigure 8-1  shows one approach for protecting the device.\nIN OUT\nGNDCIN\nGND\nGNDCOUT\nGNDInternal Body DiodeSchottky Diode\nFigure 8-1. Example Circuit for Reverse Current Protection Using a Schottky Diode\n8.1.5 Power Dissipation (P D)\nCircuit reliability requires consideration of the device power dissipation, location of the circuit on the printed \ncircuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few \nor no other heat-generating devices that cause added thermal stress.\nTo first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference \nand load conditions. The following equation calculates power dissipation (P D).\nPD = (V IN – V OUT) × I OUT (2)\nNote\nPower dissipation can be minimized, and therefore greater efficiency can be achieved, by correct \nselection of the system voltage rails. For the lowest power dissipation use the minimum input voltage \nrequired for correct output regulation.\nFor devices with a thermal pad, the primary heat conduction path for the device package is through the thermal \npad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an \narray of plated vias that conduct heat to additional copper planes for increased heat dissipation.\nThe maximum power dissipation determines the maximum allowable ambient temperature (T A) for the device. \nAccording to the following equation, power dissipation and junction temperature are most often related by the \njunction-to-ambient thermal resistance (R θJA) of the combined PCB and device package and the temperature of \nthe ambient air (T A).\nTJ = T A + (R θJA × P D) (3)LP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n20 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\nThermal resistance (R θJA) is highly dependent on the heat-spreading capability built into the particular PCB \ndesign, and therefore varies according to the total copper area, copper weight, and location of the planes. \nThe junction-to-ambient thermal resistance listed in the Thermal Information  table is determined by the JEDEC \nstandard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.\n8.1.6 Estimating Junction Temperature\nThe JEDEC standard now recommends the use of psi ( Ψ) thermal metrics to estimate the junction temperatures \nof the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal \nresistance parameters and instead offer a practical and relative way to estimate junction temperature. These \npsi metrics are determined to be significantly independent of the copper area available for heat-spreading. \nThe Thermal Information  table lists the primary thermal metrics, which are the junction-to-top characterization \nparameter (ψ JT) and junction-to-board characterization parameter ( ψJB). These parameters provide two methods \nfor calculating the junction temperature (T J), as described in the following equations. Use the junction-to-top \ncharacterization parameter ( ψJT) with the temperature at the center-top of device package (T T) to calculate \nthe junction temperature. Use the junction-to-board characterization parameter ( ψJB) with the PCB surface \ntemperature 1 mm from the device package (T B) to calculate the junction temperature.\nTJ = T T + ψ JT × P D (4)\nwhere:\n•PD is the dissipated power\n•TT is the temperature at the center-top of the device package\nTJ = T B + ψ JB × P D (5)\nwhere:\n•TB is the PCB surface temperature measured 1 mm from the device package and centered on the package \nedge\nFor detailed information on the thermal metrics and how to use them, see the Semiconductor and IC Package \nThermal Metrics  application note .\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 21\nProduct Folder Links: LP2985-N\n8.2 Typical Application\nVIN\nGND\nON/OFF1\n2\n35\n4BYPASSVOUT\n1 μF\nGND2.2 μF\nGNDLP2985-N**\n***\n***\n\u2002\u2002*The ON/ OFF input must be actively terminated. Tie to V IN if this function is not used. **Minimum capacitance is shown to ensure \nstability (can be increased without limit). Ceramic capacitor required for output (see the Input and Output Capacitor Requirements \nsection). ***Reduces output noise (can be omitted if application is not noise critical). Use ceramic or film type with very low leakage \ncurrent (see the Noise Bypass Capacitor (C BYPASS ) section).\nFigure 8-2. Typical Application Schematic\n8.2.1 Design Requirements\nTable 8-1  lists the typical design parameters.\nTable 8-1. Design Parameters for the New Chip\nDESIGN PARAMETERS VALUE\nInput voltage 4.3 V, ±10% provided by the DC/DC converter switching at 1 MHz\nOutput voltage 3.3 V, ±1%\nOutput current 0 mA–150 mA (maximum)\nRMS noise, 300 Hz to 50 kHz < 30 µV RMS\nPSRR at 100 kHz > 40 dB\n8.2.2 Detailed Design Procedure\n8.2.2.1 Capacitor Characteristics\nThe LP2985-N was designed to work with ceramic capacitors on the output to take advantage of the benefits \nthese capacitors offer. For capacitance values in the 2.2-µF to 4.7-µF range, ceramics are the least expensive \nand also have the lowest ESR values (which makes these components the most efficient at eliminating high-\nfrequency noise). The ESR of a typical 2.2-µF ceramic capacitor is in the range of 10 m Ω to 20 m Ω, which easily \nmeets the ESR limits required for stability by the LP2985-N.\nOne disadvantage of ceramic capacitors is that the capacitance can vary with temperature. Most large-value \nceramic capacitors ( ≥ 2.2 µF) are manufactured with the Z5U or Y5V temperature characteristic, which results in \nthe capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.\nThis capacitance drop can cause problems if a 2.2-µF capacitor is used on the output because that capacitor \ncan down to approximately 1 µF at high ambient temperatures (which can cause the LM2985 to oscillate). If Z5U \nor Y5V capacitors are used on the output, a minimum capacitance value of 2.2 µF must be observed.\nA better choice for temperature coefficient in ceramic capacitors is X7R, which holds the capacitance within \n±15%. Unfortunately, the larger values of capacitance are not offered by all manufacturers in the X7R dielectric.\nTantalum capacitors are less desirable than ceramics for use as output capacitors because they are more \nexpensive when comparing equivalent capacitance and voltage ratings in the 1-µF to 4.7-µF range.\nAnother important consideration is that tantalum capacitors have higher ESR values than equivalent size \nceramics. Which means that although a tantalum capacitor can possibly have an ESR value within the stable \nrange, the capacitor must be larger in capacitance (which means bigger and more costly) than a ceramic \ncapacitor with the same ESR value.LP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n22 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\nThe ESR of a typical tantalum increases by approximately 2:1 as the temperature goes from 25°C down to \n–40°C, so some guard band must be allowed.\n8.2.2.2 ON/OFF Input Operation\nThe LP2985-N is shut off by driving the ON/ OFF input low, and turned on by pulling the ON/ OFF input high. If \nthis feature is not used, the ON/ OFF input must be tied to V IN to keep the regulator output on at all times.\nTo provide proper operation, the signal source used to drive the ON/ OFF input must be able to swing above \nand below the specified turn-on/turn-off voltage thresholds listed in the Electrical Characteristics  section under \nVON/OFF. For the legacy chip, to prevent misoperation, the turn-on (and turn-off) voltage signals applied to the \nON/OFF input must have a slew rate that is ≥ 40 mV/µs. But for the new chip, there is no restriction on the slew \nrate of the voltage signals applied to the ON/ OFF pin.\n8.2.3 Application Curves\nat operating temperature T J = 25°C, V IN = V OUT(NOM)  + 1.0 V or 2.5 V (whichever is greater), I OUT = 1 mA, ON/ OFF pin tied to \nVIN, CIN = 1.0 µF, and C OUT = 4.7 µF (unless otherwise noted)\n \nFigure 8-3. Short-Circuit Current for Legacy Chip at V IN = 6 V200\uf06ds/divOutput Voltage - (V)\nOutput Current - (mA)\n0 200 400 600 800 1000-6 -600-5 0-4 600-3 1200-2 1800-1 24000 30001 36002 42003 48004 54005 6000\nVIN= 6 V\nCbyp= 10 nF\nVO= 3.3 VVO\nI SC\nVIN = 6 V\nFigure 8-4. Short-Circuit Current for New Chip at V IN = 6 V\n \nFigure 8-5. Short-Circuit Current for Legacy Chip at V IN = 16 V200\uf06ds/divOutput Voltage - (V)\nOutput Current - (mA)\n0 200 400 600 800 1000-6 -600-5 0-4 600-3 1200-2 1800-1 24000 30001 36002 42003 48004 54005 6000\nVIN= 16 V\nCbyp= 10 nF\nVO= 3.3 VVO\nI SC\n \nFigure 8-6. Short-Circuit Current for New Chip at V IN = 16 V\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 23\nProduct Folder Links: LP2985-N\n8.2.3 Application Curves (continued)\nat operating temperature T J = 25°C, V IN = V OUT(NOM)  + 1.0 V or 2.5 V (whichever is greater), I OUT = 1 mA, ON/ OFF pin tied to \nVIN, CIN = 1.0 µF, and C OUT = 4.7 µF (unless otherwise noted)\n \nFigure 8-7. Load Transient Response for Legacy Chip20\uf06ds/divOutput Voltage -(V)\nLoad Current - (mA)\n0 20 40 60 80 100 120 1401503.1 -3003.16 -2503.22 -2003.28 -1503.34 -1003.4 -503.46 03.52 503.58 1003.64 1503.7 2003.76 2503.82 300\nV0= 3.3V\nCbyp= 10nF\n\uf044IL=100mAVO\nIL\ndI/dt = 1 A/μF\nFigure 8-8. Load Transient Response for New Chip\n \nFigure 8-9. Load Transient Response for Legacy Chip20\uf06ds/divOutput Voltage - (V)\nLoad Current - (mA)\n0 20 40 60 80 100 120 1401503.1 -3003.16 -2503.22 -2003.28 -1503.34 -1003.4 -503.46 03.52 503.58 1003.64 1503.7 2003.76 2503.82 300\nVO= 3.3V\nCbyp =10 nF\n\uf044IL=150mAVO\nIL\ndI/dt = 1 A/μF\nFigure 8-10. Load Transient for New Chip\n \nFigure 8-11. Load Transient Response for Legacy Chip20\uf06ds/divOutput Voltage - (V)\nLoad Current - (mA)\n0 20 40 60 80 100 120 1401503.1 -3003.16 -2503.22 -2003.28 -1503.34 -1003.4 -503.46 03.52 503.58 1003.64 1503.7 2003.76 2503.82 300\nV0= 3.3V\nCbyp= 0 nF\n\uf044IL= 150 mAVO\nIL\ndI/dt = 1 A/μF\nFigure 8-12. Load Transient Response for New ChipLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n24 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n8.2.3 Application Curves (continued)\nat operating temperature T J = 25°C, V IN = V OUT(NOM)  + 1.0 V or 2.5 V (whichever is greater), I OUT = 1 mA, ON/ OFF pin tied to \nVIN, CIN = 1.0 µF, and C OUT = 4.7 µF (unless otherwise noted)\n \n \nFigure 8-13. Line Transient Response for Legacy Chip20 \uf06ds/divOutput Voltage - (V)\nInput Voltage - (V)\n0 40 80 120 160 200 240 2803.27 33.29 3.53.31 43.33 4.53.35 53.37 5.53.39 63.41 6.5\nVO\nVIN\nVOUT = 3.3 V, C BYP = 0 nF, ΔV IN = 1 V, I OUT = 1 mA,\ndV/dt = 1 V/μF\nFigure 8-14. Line Transient Response for New Chip\n \n \nFigure 8-15. Line Transient Response for Legacy Chip20 \uf06ds/divOutput Voltage - (V)\nInput Voltage - (V)\n0 40 80 120 160 200 240 2803.27 33.29 3.53.31 43.33 4.53.35 53.37 5.53.39 63.41 6.5\nVO\nVIN\nVOUT = 3.3 V, C BYP = 0 nF, ΔV IN = 1 V, I OUT = 150 mA,\ndV/dt = 1 V/μF\nFigure 8-16. Line Transient Response for New Chip\n \n \nFigure 8-17. Line Transient Response for Legacy Chip20 \uf06ds/divOutput Voltage - (V)\nInput Voltage - (V)\n0 20 40 60 80 100 120 140 1601703.296 33.297 3.253.298 3.53.299 3.753.3 43.301 4.253.302 4.53.303 4.753.304 53.305 5.253.306 5.53.307 5.753.308 63.309 6.253.31 6.53.311 6.753.312 7\nVO\nVIN\nVOUT = 3.3 V, C BYP = 10 nF, ΔV IN = 1 V, I OUT = 1 mA,\ndV/dt = 1 V/μF\nFigure 8-18. Line Transient Response for New Chip\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 25\nProduct Folder Links: LP2985-N\n8.2.3 Application Curves (continued)\nat operating temperature T J = 25°C, V IN = V OUT(NOM)  + 1.0 V or 2.5 V (whichever is greater), I OUT = 1 mA, ON/ OFF pin tied to \nVIN, CIN = 1.0 µF, and C OUT = 4.7 µF (unless otherwise noted)\n \n \nFigure 8-19. Line Transient Response for Legacy Chip20 \uf06ds/divOutput Voltage - (V)\nInput Voltage - (V)\n0 20 40 60 80 100 120 140 160 180 2003.296 33.298 3.53.3 43.302 4.53.304 53.306 5.53.308 63.31 6.53.312 7\nVO\nVIN\nVOUT = 3.3 V, C BYP = 10 nF, ΔV IN = 1 V, I OUT = 150 mA,\ndV/dt = 1 V/μF\nFigure 8-20. Line Transient Response for New Chip\n \nFigure 8-21. Turn-On Time for Legacy Chip100\uf06ds/divOutput Voltage - (V)\nVON- (V)\n0 100 200 300 400 500 600 700-4 0-3 2-2 4-1 60 81 102 123 144 16\nV0= 3.3 V\nCbyp =0\nILOAD = 150 mAVO\nVON\n \nFigure 8-22. Turn-On Time for New Chip\n \nFigure 8-23. Turn-On Time for Legacy Chip200\uf06ds/divOutput Voltage - (V)\nVon- (V)\n0 200 400 600 800 1000 1200-4 0-3 2-2 4-1 60 81 102 123 144 16\nV0= 3.3 V\nCbyp= 100 pF\nILOAD = 150 mAVO\nV0N\n \nFigure 8-24. Turn-On Time for New ChipLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n26 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n8.2.3 Application Curves (continued)\nat operating temperature T J = 25°C, V IN = V OUT(NOM)  + 1.0 V or 2.5 V (whichever is greater), I OUT = 1 mA, ON/ OFF pin tied to \nVIN, CIN = 1.0 µF, and C OUT = 4.7 µF (unless otherwise noted)\n \nFigure 8-25. Turn-On Time for Legacy Chip2 ms/divOutput Voltage - (V)\nVON- (V)\n0 2 4 6 8 10 12-4 0-3 2-2 4-1 60 81 102 123 144 16\nV0= 3.3 V\nCbyp = 1nF\nILOAD = 150mAVo\nVON\nCOUT = 4.7 μF\nFigure 8-26. Turn-On Time for New Chip\n \nFigure 8-27. Turn-On Time for Legacy Chip20ms/divOutput Voltage - (V)\nVON- (V)\n0 20 40 60 80 100 120-4 0-3 2-2 4-1 60 81 102 123 144 16\nV0= 3.3 V\nCbyp= 10 nF\nILOAD = 150 mAVOUT\nVON\nCOUT = 4.7 μF\nFigure 8-28. Turn-On Time for New Chip\n8.3 Power Supply Recommendations\nA power supply can be used at the input voltage within the ranges given in the Recommended Operating \nConditions  table. Use bypass capacitors as described in the Layout Guidelines  section.\n8.4 Layout\n8.4.1 Layout Guidelines\nFor best overall performance, place all circuit components on the same side of the circuit board and as near \nas practical to the respective LDO pin connections. Place ground return connections to the input and output \ncapacitor, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, \ncopper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and \nnegatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and \nthereby reduces load-current transients, minimizes noise, and increases circuit stability.\nA ground reference plane is also recommended and is either embedded in the PCB or located on the bottom \nside of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, \nshield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most \napplications, this ground plane is necessary to meet thermal requirements.\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 27\nProduct Folder Links: LP2985-N\n8.4.2 Layout Example\nIN\nGND\nON/OFFOUT\nBYPASSGroundVOUT VIN\nInput \nCapacitorOutput \nCapacitor\nBypass \nCapacitor\nFigure 8-29. LP2985 SOT-23 Package Typical LayoutLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\n www.ti.com\n28 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: LP2985-N\n9 Device and Documentation Support\n9.1 Documentation Support\n9.1.1 Related Documentation\n•Texas Instruments, Semiconductor and IC Package Thermal Metrics  application note\n•Texas Instruments, Using New Thermal Metrics  application note\n•Texas Instruments, Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs \napplication note\n9.2 Device Nomenclature\nTable 9-1. Available Options(1) \nPRODUCT VOUT\nLP2985 cxxxz -y.y/NOPB\nLegacy chipxxx is the package designator. z is the package quantity. X is for large quantity reel and \nnon-X is for small quantity reel.\ny.y is the nominal output voltage (for example, 3.3 = 3.3 V; 5.0 = 5.0 V). c is the accuracy \nspecification, A for higher accuracy and non-A for standard grade.\nLP2985 Axxxz -y.y/M3\nNew chipxxx is the package designator. z is the package quantity. X is for large quantity reel and \nnon-X is for small quantity reel\ny.y is the nominal output voltage (for example, 3.3 = 3.3 V; 5.0 = 5.0 V).\nM3 is a suffix designator for newer chip redesigns, fabricated on the latest TI process \ntechnology.\n(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the \ndevice product folder at www.ti.com .\n9.3 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on \nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For \nchange details, review the revision history included in any revised document.\n9.4 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight \nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do \nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n9.5 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\n9.6 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled \nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may \nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published \nspecifications.\n9.7 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n10 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most \ncurrent data available for the designated devices. This data is subject to change without notice and revision of \nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.\nwww.ti.comLP2985-N\nSNVS018AA – MARCH 2000 – REVISED JULY 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 29\nProduct Folder Links: LP2985-N\nPACKAGE OPTION ADDENDUM\nwww.ti.com 21-Jul-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP2985AIM5-2.5/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LAUASamples\nLP2985AIM5-2.7/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LALA\nLP2985AIM5-2.8/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0KASamples\nLP2985AIM5-2.9/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LAXA\nLP2985AIM5-3.0/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0OASamples\nLP2985AIM5-3.1/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0PA\nLP2985AIM5-3.3 NRND SOT-23 DBV 51000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0RA\nLP2985AIM5-3.3/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0RASamples\nLP2985AIM5-3.6/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0SASamples\nLP2985AIM5-3.8/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0YASamples\nLP2985AIM5-4.0/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0TASamples\nLP2985AIM5-4.5/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LA7ASamples\nLP2985AIM5-5.0 NRND SOT-23 DBV 51000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0UA\nLP2985AIM5-5.0/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green Call TI | SN Level-1-260C-UNLIM -40 to 125 L0UASamples\nLP2985AIM5-5.7/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM LKTASamples\nLP2985AIM5-6.1/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LF6A\nLP2985AIM5X-2.5/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LAUASamples\nLP2985AIM5X-2.6/NOPB LIFEBUY SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LCEA\nLP2985AIM5X-2.8/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0KASamples\nLP2985AIM5X-2.9/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LAXASamples\nLP2985AIM5X-3.0/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0OASamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 21-Jul-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP2985AIM5X-3.1/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0PASamples\nLP2985AIM5X-3.3/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0RASamples\nLP2985AIM5X-3.6/M3 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 L0SASamples\nLP2985AIM5X-3.6/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0SASamples\nLP2985AIM5X-3.8/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0YASamples\nLP2985AIM5X-4.0/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0TASamples\nLP2985AIM5X-4.5/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LA7ASamples\nLP2985AIM5X-5.0/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0UASamples\nLP2985AIM5X-6.1/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LF6ASamples\nLP2985IM5-2.5 NRND SOT-23 DBV 51000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 LAUB\nLP2985IM5-2.5/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LAUBSamples\nLP2985IM5-2.7/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM LALB\nLP2985IM5-2.8/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0KBSamples\nLP2985IM5-2.9/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LAXB\nLP2985IM5-3.0/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0OBSamples\nLP2985IM5-3.1/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0PBSamples\nLP2985IM5-3.2/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0QB\nLP2985IM5-3.3 NRND SOT-23 DBV 51000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0RB\nLP2985IM5-3.3/NOM3 ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0RBSamples\nLP2985IM5-3.3/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 L0RBSamples\nLP2985IM5-3.5/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LAIBSamples\nLP2985IM5-3.6/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0SBSamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 21-Jul-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP2985IM5-3.8/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0YBSamples\nLP2985IM5-4.0/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0TBSamples\nLP2985IM5-4.5/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM LA7BSamples\nLP2985IM5-5.0 NRND SOT-23 DBV 51000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0UB\nLP2985IM5-5.0/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 L0UBSamples\nLP2985IM5-5.7/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM LKTB\nLP2985IM5-6.1/NOPB LIFEBUY SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM LF6B\nLP2985IM5X-2.5/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LAUBSamples\nLP2985IM5X-2.7/NOPB LIFEBUY SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM LALB\nLP2985IM5X-2.8/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0KBSamples\nLP2985IM5X-3.0/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0OBSamples\nLP2985IM5X-3.3/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 L0RBSamples\nLP2985IM5X-3.6/NOPB LIFEBUY SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0SB\nLP2985IM5X-4.0/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0TBSamples\nLP2985IM5X-4.5/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM LA7BSamples\nLP2985IM5X-5.0 NRND SOT-23 DBV 53000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0UB\nLP2985IM5X-5.0/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 L0UBSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 21-Jul-2023\n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Jul-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLP2985AIM5-2.5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-2.7/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-2.8/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-2.9/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-3.0/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-3.1/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-3.3 SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-3.3/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-3.6/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-3.8/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-4.0/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-4.5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-5.0 SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-5.0/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-5.7/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5-6.1/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Jul-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLP2985AIM5X-2.5/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-2.6/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-2.8/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-2.9/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-3.0/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-3.1/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-3.3/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-3.6/M3 SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-3.6/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-3.8/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-4.0/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-4.5/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-5.0/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985AIM5X-6.1/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-2.5 SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-2.5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-2.7/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-2.8/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-2.9/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.0/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.1/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.2/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.3 SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.3/NOM3 SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.3/NOPB SOT-23 DBV 51000 180.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.3/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.6/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-3.8/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-4.0/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-4.5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-5.0 SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-5.0/NOPB SOT-23 DBV 51000 180.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-5.0/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-5.7/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5-6.1/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-2.5/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-2.7/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-2.8/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-3.0/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-3.3/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Jul-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLP2985IM5X-3.3/NOPB SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-3.6/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-4.0/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-4.5/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-5.0 SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-5.0/NOPB SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nLP2985IM5X-5.0/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Jul-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLP2985AIM5-2.5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-2.7/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-2.8/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-2.9/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-3.0/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-3.1/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-3.3 SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-3.3/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-3.6/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-3.8/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-4.0/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-4.5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-5.0 SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-5.0/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-5.7/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5-6.1/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985AIM5X-2.5/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-2.6/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Jul-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLP2985AIM5X-2.8/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-2.9/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-3.0/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-3.1/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-3.3/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-3.6/M3 SOT-23 DBV 53000 210.0 185.0 35.0\nLP2985AIM5X-3.6/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-3.8/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-4.0/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-4.5/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-5.0/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985AIM5X-6.1/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985IM5-2.5 SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-2.5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-2.7/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-2.8/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-2.9/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-3.0/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-3.1/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-3.2/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-3.3 SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-3.3/NOM3 SOT-23 DBV 53000 210.0 185.0 35.0\nLP2985IM5-3.3/NOPB SOT-23 DBV 51000 210.0 185.0 35.0\nLP2985IM5-3.3/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-3.5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-3.6/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-3.8/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-4.0/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-4.5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-5.0 SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-5.0/NOPB SOT-23 DBV 51000 210.0 185.0 35.0\nLP2985IM5-5.0/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-5.7/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5-6.1/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP2985IM5X-2.5/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985IM5X-2.7/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985IM5X-2.8/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985IM5X-3.0/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985IM5X-3.3/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985IM5X-3.3/NOPB SOT-23 DBV 53000 210.0 185.0 35.0\nLP2985IM5X-3.6/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985IM5X-4.0/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985IM5X-4.5/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Jul-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLP2985IM5X-5.0 SOT-23 DBV 53000 208.0 191.0 35.0\nLP2985IM5X-5.0/NOPB SOT-23 DBV 53000 210.0 185.0 35.0\nLP2985IM5X-5.0/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nPack Materials-Page 6\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9(0.1)\n(0.15)A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.5. Support pin may differ or may not be present.0.2 C A B1\n345\n2INDEX AREAPIN 1\n NOTE 5\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/G   03/2023SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LP2985IM5X-3.0

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 2.5 V to 16 V
  - Output Voltage (VOUT): Fixed at 3.0 V
- **Current Ratings:**
  - Maximum Output Current: 150 mA
- **Power Consumption:**
  - Quiescent Current (I_Q): 71 µA (at I_LOAD = 0 mA), 750 µA (at I_LOAD = 150 mA)
  - Shutdown Current: 1.12 µA (typical for new chip)
- **Operating Temperature Range:**
  - Junction Temperature (T_J): -40°C to +125°C
- **Package Type:**
  - 5-pin SOT-23 (DBV)
- **Special Features:**
  - Low noise: 30 µV RMS with a 10-nF bypass capacitor
  - High Power Supply Rejection Ratio (PSRR): 70 dB at 1 kHz, 40 dB at 1 MHz
  - Output current limiting and thermal protection
  - Stable with 2.2 µF ceramic capacitors
- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The LP2985IM5X-3.0 is a low-noise, low-power, ultra-low-dropout (LDO) voltage regulator designed to provide a stable output voltage of 3.0 V with a maximum output current of 150 mA. It operates with an input voltage range of 2.5 V to 16 V, making it suitable for various applications requiring efficient voltage regulation. The device features a low quiescent current, making it ideal for battery-powered devices.

#### Typical Applications:
The LP2985IM5X-3.0 is commonly used in:
- **Consumer Electronics:** Such as portable devices, mobile phones, and tablets where low noise and low power consumption are critical.
- **Communication Equipment:** Including land mobile radios and active antenna systems.
- **Industrial Applications:** Such as motor drives and control boards, where stable voltage is necessary for reliable operation.
- **Home Appliances:** Including washers and dryers, where efficient power management is essential.

This component is particularly beneficial in applications where low output noise is crucial, such as in sensitive analog circuits and RF applications. Its thermal protection and current limiting features enhance reliability in various operating conditions.