#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000221049361c0 .scope module, "MIPSSingleCycle_tb" "MIPSSingleCycle_tb" 2 3;
 .timescale 0 0;
v00000221049c6b10_0 .var "clock", 0 0;
v00000221049c7bf0_0 .net "dataMemAddress", 31 0, L_00000221049c8c20;  1 drivers
v00000221049c7b50_0 .net "dataMemRead", 0 0, L_0000022104a24880;  1 drivers
v00000221049c7c90_0 .net "dataMemWrite", 0 0, L_0000022104a255a0;  1 drivers
v00000221049c8370 .array "dataMemory", 1023 0, 31 0;
v00000221049c7e70_0 .var "dataReadValue", 31 0;
v00000221049c8050_0 .net "dataWriteValue", 31 0, L_00000221049c9470;  1 drivers
v00000221049c8550_0 .var/i "i", 31 0;
v00000221049c6890_0 .net "insMemAddress", 31 0, L_0000022104a24100;  1 drivers
v00000221049c7150_0 .net "insMemRead", 0 0, v00000221049c5330_0;  1 drivers
v00000221049c7650_0 .var "insReadValue", 31 0;
v00000221049c6c50 .array "instruction", 0 1023, 255 0;
v00000221049c8690 .array "instructionMemory", 1023 0, 31 0;
E_00000221049259b0 .event anyedge, v00000221049c4430_0, v00000221049c4cf0_0, v00000221049c55b0_0, v00000221049c4bb0_0;
E_00000221049256b0 .event anyedge, v00000221049c5330_0, v00000221049c5830_0;
S_00000221048ca090 .scope task, "printHeader" "printHeader" 2 15, 2 15 0, S_00000221049361c0;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.printHeader ;
    %vpi_call 2 17 "$display", "pc, nextPC, $at, $a0, $v0, $t0, $t1, $t2, $s0, $s1, $s2, $s3, $s4, $s5, $s6, $s7, $ra, $sp, opcode, rs, rt, rd, shamt, funct, extended, aluOut, mem[0], mem[4], mem[8], mem[c], mem[10], mem[14], stk[3ec], stk[3f0], stk[3f4], stk[3f8], stk[3fc], V, N, Z, C, instruction" {0 0 0};
    %end;
S_00000221048ca220 .scope task, "printRow" "printRow" 2 21, 2 21 0, S_00000221049361c0;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.printRow ;
    %load/vec4 v00000221049c41b0_0;
    %pad/u 33;
    %subi 4194304, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000221049c6c50, 4;
    %vpi_call 2 23 "$display", "0x%0h, 0x%0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0b, %0b, %0b, %0b, %0h, %0h, %s", v00000221049c41b0_0, v00000221049c5a10_0, &A<v00000221049c2920, 1>, &A<v00000221049c2920, 4>, &A<v00000221049c2920, 2>, &A<v00000221049c2920, 8>, &A<v00000221049c2920, 9>, &A<v00000221049c2920, 10>, &A<v00000221049c2920, 16>, &A<v00000221049c2920, 17>, &A<v00000221049c2920, 18>, &A<v00000221049c2920, 19>, &A<v00000221049c2920, 20>, &A<v00000221049c2920, 21>, &A<v00000221049c2920, 22>, &A<v00000221049c2920, 23>, &A<v00000221049c2920, 31>, &A<v00000221049c2920, 29>, v00000221049c46b0_0, v00000221049c5dd0_0, v00000221049c5e70_0, v00000221049c49d0_0, v00000221049c42f0_0, v00000221049c4e30_0, v00000221049c5650_0, v00000221049c5010_0, &A<v00000221049c8370, 0>, &A<v00000221049c8370, 4>, &A<v00000221049c8370, 8>, &A<v00000221049c8370, 12>, &A<v00000221049c8370, 16>, &A<v00000221049c8370, 20>, &A<v00000221049c8370, 1004>, &A<v00000221049c8370, 1008>, &A<v00000221049c8370, 1012>, &A<v00000221049c8370, 1016>, &A<v00000221049c8370, 1020>, &PV<v00000221049c85f0_0, 3, 1>, &PV<v00000221049c85f0_0, 2, 1>, &PV<v00000221049c85f0_0, 1, 1>, &PV<v00000221049c85f0_0, 0, 1>, S<0,vec4,u256> {1 0 0};
    %end;
S_00000221048ddf50 .scope module, "ss" "SingleCycleDataPath" 2 104, 3 197 0, S_00000221049361c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "insMemAddress";
    .port_info 4 /OUTPUT 1 "insMemRead";
    .port_info 5 /OUTPUT 32 "dataMemAddress";
    .port_info 6 /OUTPUT 1 "dataMemRead";
    .port_info 7 /OUTPUT 1 "dataMemWrite";
    .port_info 8 /OUTPUT 32 "dataWriteValue";
P_00000221049117b0 .param/l "ADDRESS_WIDTH" 0 3 199, +C4<00000000000000000000000000100000>;
P_00000221049117e8 .param/l "DATA_WIDTH" 0 3 200, +C4<00000000000000000000000000100000>;
L_00000221049c96a0 .functor BUFZ 6, v00000221049c5150_0, C4<000000>, C4<000000>, C4<000000>;
L_00000221049c8bb0 .functor BUFZ 16, v00000221049c50b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000221049c9080 .functor BUFZ 4, v00000221049c85f0_0, C4<0000>, C4<0000>, C4<0000>;
RS_0000022104939c28 .resolv tri, L_00000221049c9080, L_00000221049c78d0;
L_00000221049c8a60 .functor BUFZ 4, RS_0000022104939c28, C4<0000>, C4<0000>, C4<0000>;
L_00000221049c8c20 .functor BUFZ 32, v00000221049c2e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000221049c9470 .functor BUFZ 32, L_00000221049c8b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000221049c27e0_0 .net "ALU_result", 31 0, L_0000022104a24ec0;  1 drivers
L_00000221049c9868 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000221049c2d80_0 .net/2u *"_ivl_14", 31 0, L_00000221049c9868;  1 drivers
v00000221049c2100_0 .net *"_ivl_16", 31 0, L_00000221049c7dd0;  1 drivers
v00000221049c2380_0 .net *"_ivl_23", 0 0, L_00000221049c8190;  1 drivers
v00000221049c2ec0_0 .net *"_ivl_42", 3 0, L_00000221049c8a60;  1 drivers
v00000221049c2f60_0 .net *"_ivl_44", 0 0, L_00000221049c7010;  1 drivers
L_00000221049c9af0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000221049c3000_0 .net/2u *"_ivl_45", 31 0, L_00000221049c9af0;  1 drivers
v00000221049c4b10_0 .net *"_ivl_51", 29 0, L_0000022104a24600;  1 drivers
L_00000221049c9b38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000221049c51f0_0 .net *"_ivl_53", 1 0, L_00000221049c9b38;  1 drivers
v00000221049c5510_0 .net *"_ivl_55", 31 0, L_0000022104a23a20;  1 drivers
L_00000221049c9b80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221049c4c50_0 .net *"_ivl_58", 30 0, L_00000221049c9b80;  1 drivers
L_00000221049c9bc8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221049c56f0_0 .net *"_ivl_68", 30 0, L_00000221049c9bc8;  1 drivers
v00000221049c5290_0 .net *"_ivl_74", 0 0, L_0000022104a24740;  1 drivers
v00000221049c4750_0 .net *"_ivl_75", 31 0, L_0000022104a256e0;  1 drivers
L_00000221049c9c10 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221049c4070_0 .net *"_ivl_78", 30 0, L_00000221049c9c10;  1 drivers
L_00000221049c9c58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000221049c4f70_0 .net/2u *"_ivl_79", 31 0, L_00000221049c9c58;  1 drivers
v00000221049c47f0_0 .net *"_ivl_81", 0 0, L_0000022104a24560;  1 drivers
v00000221049c5b50_0 .net "address", 15 0, L_00000221049c8bb0;  1 drivers
v00000221049c5010_0 .net "aluOut", 31 0, v00000221049c2e20_0;  1 drivers
v00000221049c4890_0 .net "alu_input_b", 31 0, L_0000022104a25780;  1 drivers
v00000221049c4a70_0 .net "carry", 0 0, L_00000221049c6e30;  1 drivers
v00000221049c5790_0 .net "clock", 0 0, v00000221049c6b10_0;  1 drivers
v00000221049c4570_0 .net "control", 18 0, v00000221049c2c40_0;  1 drivers
v00000221049c5c90_0 .net "data", 31 0, v00000221049c7e70_0;  1 drivers
v00000221049c4bb0_0 .net "dataMemAddress", 31 0, L_00000221049c8c20;  alias, 1 drivers
v00000221049c55b0_0 .net "dataMemRead", 0 0, L_0000022104a24880;  alias, 1 drivers
v00000221049c4cf0_0 .net "dataMemWrite", 0 0, L_0000022104a255a0;  alias, 1 drivers
v00000221049c4430_0 .net "dataWriteValue", 31 0, L_00000221049c9470;  alias, 1 drivers
v00000221049c4d90_0 .net "data_1", 31 0, L_00000221049c9240;  1 drivers
v00000221049c4610_0 .net "data_2", 31 0, L_00000221049c8b40;  1 drivers
v00000221049c5650_0 .net "extended", 31 0, L_00000221049c7330;  1 drivers
v00000221049c4e30_0 .net "funct", 5 0, L_00000221049c96a0;  1 drivers
v00000221049c5830_0 .net "insMemAddress", 31 0, L_0000022104a24100;  alias, 1 drivers
v00000221049c5330_0 .var "insMemRead", 0 0;
v00000221049c53d0_0 .net "instruction", 31 0, v00000221049c7650_0;  1 drivers
o0000022104939dd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000221049c5470_0 .net "jr", 0 0, o0000022104939dd8;  0 drivers
v00000221049c4110_0 .net "negative", 0 0, L_00000221049c70b0;  1 drivers
v00000221049c46b0_0 .net "opcode", 5 0, L_00000221049c7790;  1 drivers
v00000221049c58d0_0 .net "operation", 4 0, v00000221049c3e60_0;  1 drivers
v00000221049c4930_0 .net "overflow", 0 0, L_00000221049c6cf0;  1 drivers
v00000221049c41b0_0 .net "pc", 31 0, v00000221049c3780_0;  1 drivers
v00000221049c5970_0 .net "pcPlus4", 0 0, L_00000221049c71f0;  1 drivers
v00000221049c49d0_0 .net "rd", 4 0, v00000221049c5ab0_0;  1 drivers
v00000221049c4ed0_0 .net "regWrite", 0 0, L_00000221049c8410;  1 drivers
v00000221049c50b0_0 .var "reg_address", 15 0;
v00000221049c5150_0 .var "reg_funct", 5 0;
v00000221049c5a10_0 .var "reg_nextPC", 31 0;
v00000221049c5ab0_0 .var "reg_rd", 4 0;
v00000221049c5bf0_0 .var "reg_rs", 4 0;
v00000221049c4250_0 .var "reg_rt", 4 0;
v00000221049c5d30_0 .var "reg_shamt", 4 0;
v00000221049c5dd0_0 .net "rs", 4 0, v00000221049c5bf0_0;  1 drivers
v00000221049c5e70_0 .net "rt", 4 0, v00000221049c4250_0;  1 drivers
v00000221049c5f10_0 .net "samt", 0 0, L_00000221049c7470;  1 drivers
o000002210493aca8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000221049c42f0_0 .net "shamt", 4 0, o000002210493aca8;  0 drivers
v00000221049c4390_0 .net "shifted", 31 0, L_0000022104a246a0;  1 drivers
v00000221049c44d0_0 .net8 "status_out", 3 0, RS_0000022104939c28;  2 drivers
v00000221049c85f0_0 .var "status_reg", 3 0;
v00000221049c8230_0 .net "writeRegAddress", 4 0, L_00000221049c73d0;  1 drivers
v00000221049c6bb0_0 .net "writeRegData", 31 0, L_0000022104a24420;  1 drivers
v00000221049c6a70_0 .net "zero", 0 0, L_00000221049c6d90;  1 drivers
E_0000022104925770 .event anyedge, v00000221049c2c40_0, v00000221049c6a70_0, v00000221049c27e0_0, v00000221049c5970_0;
E_0000022104925bb0 .event anyedge, v00000221049c4e30_0, v00000221049c46b0_0;
L_00000221049c7470 .part v00000221049c5d30_0, 0, 1;
L_00000221049c7790 .part v00000221049c7650_0, 26, 6;
L_00000221049c7dd0 .arith/sum 32, v00000221049c3780_0, L_00000221049c9868;
L_00000221049c71f0 .part L_00000221049c7dd0, 0, 1;
L_00000221049c7970 .part v00000221049c7650_0, 26, 6;
L_00000221049c8190 .part v00000221049c2c40_0, 12, 1;
L_00000221049c73d0 .functor MUXZ 5, v00000221049c4250_0, v00000221049c5ab0_0, L_00000221049c8190, C4<>;
L_00000221049c8410 .part v00000221049c2c40_0, 0, 1;
L_00000221049c8730 .part v00000221049c7650_0, 0, 16;
L_00000221049c7a10 .part v00000221049c2c40_0, 3, 3;
L_00000221049c7d30 .part v00000221049c7650_0, 0, 6;
L_00000221049c6cf0 .part L_00000221049c8a60, 3, 1;
L_00000221049c70b0 .part L_00000221049c8a60, 2, 1;
L_00000221049c6d90 .part L_00000221049c8a60, 1, 1;
L_00000221049c6e30 .part L_00000221049c8a60, 0, 1;
L_00000221049c7010 .part v00000221049c2c40_0, 1, 1;
L_0000022104a25780 .functor MUXZ 32, L_00000221049c8b40, L_00000221049c9af0, L_00000221049c7010, C4<>;
L_0000022104a24600 .part L_00000221049c7330, 0, 30;
L_0000022104a246a0 .concat [ 2 30 0 0], L_00000221049c9b38, L_0000022104a24600;
L_0000022104a23a20 .concat [ 1 31 0 0], L_00000221049c71f0, L_00000221049c9b80;
L_0000022104a24ec0 .arith/sum 32, L_0000022104a23a20, L_0000022104a246a0;
L_0000022104a255a0 .part v00000221049c2c40_0, 2, 1;
L_0000022104a24100 .concat [ 1 31 0 0], L_00000221049c71f0, L_00000221049c9bc8;
L_0000022104a24880 .part v00000221049c2c40_0, 8, 1;
L_0000022104a24740 .part v00000221049c2c40_0, 6, 1;
L_0000022104a256e0 .concat [ 1 31 0 0], L_0000022104a24740, L_00000221049c9c10;
L_0000022104a24560 .cmp/eq 32, L_0000022104a256e0, L_00000221049c9c58;
L_0000022104a24420 .functor MUXZ 32, v00000221049c2e20_0, v00000221049c7e70_0, L_0000022104a24560, C4<>;
S_00000221048de0e0 .scope module, "alu" "ALU" 3 341, 4 28 0, S_00000221048ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 4 "statusIn";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 4 "statusOut";
P_0000022104925430 .param/l "DATA_WIDTH" 0 4 29, +C4<00000000000000000000000000100000>;
L_00000221049c9400 .functor BUFZ 1, L_00000221049c6930, C4<0>, C4<0>, C4<0>;
v00000221049c2b00_0 .net *"_ivl_13", 0 0, L_00000221049c6f70;  1 drivers
v00000221049c29c0_0 .net *"_ivl_24", 0 0, L_00000221049c9400;  1 drivers
v00000221049c24c0_0 .net *"_ivl_3", 0 0, L_00000221049c7f10;  1 drivers
L_00000221049c9940 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221049c38c0_0 .net/2u *"_ivl_6", 32 0, L_00000221049c9940;  1 drivers
v00000221049c2ba0_0 .net *"_ivl_8", 0 0, L_00000221049c80f0;  1 drivers
v00000221049c3a00_0 .net "a", 31 0, L_00000221049c9240;  alias, 1 drivers
v00000221049c2a60_0 .net "b", 31 0, L_00000221049c8b40;  alias, 1 drivers
v00000221049c33c0_0 .net "control", 4 0, v00000221049c3e60_0;  alias, 1 drivers
v00000221049c2e20_0 .var "out", 31 0;
v00000221049c3960_0 .net "overflow_wire", 0 0, L_00000221049c6930;  1 drivers
v00000221049c3f00_0 .var "result", 32 0;
v00000221049c3140_0 .net "statusIn", 3 0, v00000221049c85f0_0;  1 drivers
v00000221049c3500_0 .net8 "statusOut", 3 0, RS_0000022104939c28;  alias, 2 drivers
E_0000022104925bf0 .event anyedge, v00000221049c3140_0, v00000221049c2a60_0, v00000221049c3a00_0, v0000022104923440_0;
L_00000221049c7f10 .part v00000221049c3f00_0, 32, 1;
L_00000221049c80f0 .cmp/eq 33, v00000221049c3f00_0, L_00000221049c9940;
L_00000221049c6f70 .part v00000221049c3f00_0, 31, 1;
L_00000221049c84b0 .part L_00000221049c9240, 31, 1;
L_00000221049c7830 .part L_00000221049c8b40, 31, 1;
L_00000221049c69d0 .part v00000221049c3f00_0, 31, 1;
L_00000221049c78d0 .concat8 [ 1 1 1 1], L_00000221049c7f10, L_00000221049c80f0, L_00000221049c6f70, L_00000221049c9400;
S_00000221048d3da0 .scope module, "f" "overflow" 4 78, 4 82 0, S_00000221048de0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "result";
    .port_info 3 /INPUT 5 "ALU_CNTRL";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000221049c9160 .functor OR 1, L_00000221049c82d0, L_00000221049c6ed0, C4<0>, C4<0>;
L_00000221049c8e50 .functor NOT 1, L_00000221049c84b0, C4<0>, C4<0>, C4<0>;
L_00000221049c8d70 .functor NOT 1, L_00000221049c7830, C4<0>, C4<0>, C4<0>;
L_00000221049c89f0 .functor AND 1, L_00000221049c8e50, L_00000221049c8d70, C4<1>, C4<1>;
L_00000221049c9390 .functor AND 1, L_00000221049c89f0, L_00000221049c69d0, C4<1>, C4<1>;
L_00000221049c92b0 .functor AND 1, L_00000221049c84b0, L_00000221049c7830, C4<1>, C4<1>;
L_00000221049c9010 .functor NOT 1, L_00000221049c69d0, C4<0>, C4<0>, C4<0>;
L_00000221049c90f0 .functor AND 1, L_00000221049c92b0, L_00000221049c9010, C4<1>, C4<1>;
L_00000221049c9320 .functor OR 1, L_00000221049c9390, L_00000221049c90f0, C4<0>, C4<0>;
v0000022104923440_0 .net "ALU_CNTRL", 4 0, v00000221049c3e60_0;  alias, 1 drivers
v0000022104924ca0_0 .net *"_ivl_0", 31 0, L_00000221049c75b0;  1 drivers
L_00000221049c9a18 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022104923120_0 .net *"_ivl_11", 26 0, L_00000221049c9a18;  1 drivers
L_00000221049c9a60 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000022104922f40_0 .net/2u *"_ivl_12", 31 0, L_00000221049c9a60;  1 drivers
v0000022104923a80_0 .net *"_ivl_14", 0 0, L_00000221049c6ed0;  1 drivers
v0000022104924980_0 .net *"_ivl_16", 0 0, L_00000221049c9160;  1 drivers
v0000022104924700_0 .net *"_ivl_18", 0 0, L_00000221049c8e50;  1 drivers
v0000022104923940_0 .net *"_ivl_20", 0 0, L_00000221049c8d70;  1 drivers
v00000221049248e0_0 .net *"_ivl_22", 0 0, L_00000221049c89f0;  1 drivers
v0000022104924b60_0 .net *"_ivl_24", 0 0, L_00000221049c9390;  1 drivers
v0000022104923e40_0 .net *"_ivl_26", 0 0, L_00000221049c92b0;  1 drivers
v0000022104923ee0_0 .net *"_ivl_28", 0 0, L_00000221049c9010;  1 drivers
L_00000221049c9988 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022104924d40_0 .net *"_ivl_3", 26 0, L_00000221049c9988;  1 drivers
v0000022104924de0_0 .net *"_ivl_30", 0 0, L_00000221049c90f0;  1 drivers
v0000022104923260_0 .net *"_ivl_32", 0 0, L_00000221049c9320;  1 drivers
L_00000221049c9aa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022104923300_0 .net/2u *"_ivl_34", 0 0, L_00000221049c9aa8;  1 drivers
L_00000221049c99d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002210491e790_0 .net/2u *"_ivl_4", 31 0, L_00000221049c99d0;  1 drivers
v000002210491e970_0 .net *"_ivl_6", 0 0, L_00000221049c82d0;  1 drivers
v000002210491ed30_0 .net *"_ivl_8", 31 0, L_00000221049c76f0;  1 drivers
v00000221049c3320_0 .net "a", 0 0, L_00000221049c84b0;  1 drivers
v00000221049c3640_0 .net "b", 0 0, L_00000221049c7830;  1 drivers
v00000221049c3b40_0 .net "overflow", 0 0, L_00000221049c6930;  alias, 1 drivers
v00000221049c3280_0 .net "result", 0 0, L_00000221049c69d0;  1 drivers
L_00000221049c75b0 .concat [ 5 27 0 0], v00000221049c3e60_0, L_00000221049c9988;
L_00000221049c82d0 .cmp/eq 32, L_00000221049c75b0, L_00000221049c99d0;
L_00000221049c76f0 .concat [ 5 27 0 0], v00000221049c3e60_0, L_00000221049c9a18;
L_00000221049c6ed0 .cmp/eq 32, L_00000221049c76f0, L_00000221049c9a60;
L_00000221049c6930 .functor MUXZ 1, L_00000221049c9aa8, L_00000221049c9320, L_00000221049c9160, C4<>;
S_00000221048d3f30 .scope module, "aluctrl" "ALUControl" 3 336, 3 169 0, S_00000221048ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 5 "operation";
    .port_info 3 /OUTPUT 1 "jr";
v00000221049c3460_0 .net "aluOp", 2 0, L_00000221049c7a10;  1 drivers
v00000221049c2560_0 .net "funct", 5 0, L_00000221049c7d30;  1 drivers
v00000221049c35a0_0 .net "jr", 0 0, o0000022104939dd8;  alias, 0 drivers
v00000221049c3e60_0 .var "operation", 4 0;
E_0000022104924fb0 .event anyedge, v00000221049c3460_0, v00000221049c2560_0;
S_00000221048cf7f0 .scope module, "mainControl" "Control" 3 325, 3 139 0, S_00000221048ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 19 "control";
v00000221049c2c40_0 .var "control", 18 0;
v00000221049c21a0_0 .net "opcode", 5 0, L_00000221049c7970;  1 drivers
E_0000022104925570 .event anyedge, v00000221049c21a0_0;
S_00000221048cf980 .scope module, "pcRegister" "Register" 3 311, 4 92 0, S_00000221048ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "Q";
P_00000221049250b0 .param/l "DATA_WIDTH" 0 4 93, +C4<00000000000000000000000000100000>;
v00000221049c36e0_0 .net "D", 31 0, v00000221049c5a10_0;  1 drivers
v00000221049c3780_0 .var "Q", 31 0;
v00000221049c2240_0 .net "clock", 0 0, v00000221049c6b10_0;  alias, 1 drivers
E_0000022104926130 .event posedge, v00000221049c2240_0;
S_00000221048cded0 .scope module, "rf" "RegisterFile" 3 330, 4 107 0, S_00000221048ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "address1";
    .port_info 2 /INPUT 5 "address2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "outData1";
    .port_info 7 /OUTPUT 32 "outData2";
P_0000022104910f30 .param/l "ADDRESS_WIDTH" 0 4 108, +C4<00000000000000000000000000000101>;
P_0000022104910f68 .param/l "DATA_WIDTH" 0 4 108, +C4<00000000000000000000000000100000>;
L_00000221049c9240 .functor BUFZ 32, L_00000221049c7fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000221049c8b40 .functor BUFZ 32, L_00000221049c7510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000221049c22e0_0 .net *"_ivl_0", 31 0, L_00000221049c7fb0;  1 drivers
v00000221049c3820_0 .net *"_ivl_10", 6 0, L_00000221049c7290;  1 drivers
L_00000221049c98f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000221049c2600_0 .net *"_ivl_13", 1 0, L_00000221049c98f8;  1 drivers
v00000221049c3aa0_0 .net *"_ivl_2", 6 0, L_00000221049c7ab0;  1 drivers
L_00000221049c98b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000221049c2ce0_0 .net *"_ivl_5", 1 0, L_00000221049c98b0;  1 drivers
v00000221049c26a0_0 .net *"_ivl_8", 31 0, L_00000221049c7510;  1 drivers
v00000221049c2740_0 .net "address1", 4 0, v00000221049c5bf0_0;  alias, 1 drivers
v00000221049c3be0_0 .net "address2", 4 0, v00000221049c4250_0;  alias, 1 drivers
v00000221049c3dc0_0 .net "clock", 0 0, v00000221049c6b10_0;  alias, 1 drivers
v00000221049c2920 .array "data", 0 32, 31 0;
v00000221049c30a0_0 .net "outData1", 31 0, L_00000221049c9240;  alias, 1 drivers
v00000221049c3c80_0 .net "outData2", 31 0, L_00000221049c8b40;  alias, 1 drivers
v00000221049c31e0_0 .net "regWrite", 0 0, L_00000221049c8410;  alias, 1 drivers
v00000221049c3d20_0 .net "writeAddress", 4 0, L_00000221049c73d0;  alias, 1 drivers
v00000221049c2880_0 .net "writeData", 31 0, L_0000022104a24420;  alias, 1 drivers
L_00000221049c7fb0 .array/port v00000221049c2920, L_00000221049c7ab0;
L_00000221049c7ab0 .concat [ 5 2 0 0], v00000221049c5bf0_0, L_00000221049c98b0;
L_00000221049c7510 .array/port v00000221049c2920, L_00000221049c7290;
L_00000221049c7290 .concat [ 5 2 0 0], v00000221049c4250_0, L_00000221049c98f8;
S_00000221048ce060 .scope module, "se" "SignExtend" 3 333, 4 130 0, S_00000221048ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "unextended";
    .port_info 1 /OUTPUT 32 "extended";
P_0000022104911ab0 .param/l "FROM_WIDTH" 0 4 131, +C4<00000000000000000000000000010000>;
P_0000022104911ae8 .param/l "TO_WIDTH" 0 4 131, +C4<00000000000000000000000000100000>;
v00000221049c2420_0 .net "extended", 31 0, L_00000221049c7330;  alias, 1 drivers
v00000221049c2060_0 .net "unextended", 15 0, L_00000221049c8730;  1 drivers
L_00000221049c7330 .extend/s 32, L_00000221049c8730;
S_00000221048f9450 .scope task, "tick" "tick" 2 6, 2 6 0, S_00000221049361c0;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.tick ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221049c6b10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221049c6b10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221049c6b10_0, 0, 1;
    %end;
    .scope S_00000221048cf980;
T_3 ;
    %wait E_0000022104926130;
    %load/vec4 v00000221049c36e0_0;
    %assign/vec4 v00000221049c3780_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000221048cf7f0;
T_4 ;
    %wait E_0000022104925570;
    %load/vec4 v00000221049c21a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 131103, 0, 19;
    %assign/vec4 v00000221049c2c40_0, 0;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 20513, 0, 19;
    %assign/vec4 v00000221049c2c40_0, 0;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 16707, 0, 19;
    %assign/vec4 v00000221049c2c40_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 6, 0, 19;
    %assign/vec4 v00000221049c2c40_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 2056, 0, 19;
    %assign/vec4 v00000221049c2c40_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 11, 0, 19;
    %assign/vec4 v00000221049c2c40_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v00000221049c2c40_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v00000221049c2c40_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 16577, 0, 19;
    %assign/vec4 v00000221049c2c40_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000221048cded0;
T_5 ;
    %wait E_0000022104926130;
    %load/vec4 v00000221049c31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000221049c2880_0;
    %load/vec4 v00000221049c3d20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000221048d3f30;
T_6 ;
    %wait E_0000022104924fb0;
    %load/vec4 v00000221049c3460_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000221049c3460_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000221049c3460_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000221049c3460_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v00000221049c3460_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000221049c2560_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000221049c3e60_0, 0;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000221048de0e0;
T_7 ;
    %wait E_0000022104925bf0;
    %load/vec4 v00000221049c33c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000221049c2e20_0, 0;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v00000221049c3a00_0;
    %pad/u 33;
    %load/vec4 v00000221049c2a60_0;
    %pad/u 33;
    %and;
    %store/vec4 v00000221049c3f00_0, 0, 33;
    %load/vec4 v00000221049c3f00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000221049c2e20_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v00000221049c3a00_0;
    %pad/u 33;
    %load/vec4 v00000221049c2a60_0;
    %pad/u 33;
    %or;
    %assign/vec4 v00000221049c3f00_0, 0;
    %load/vec4 v00000221049c3f00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000221049c2e20_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v00000221049c3a00_0;
    %pad/u 33;
    %load/vec4 v00000221049c2a60_0;
    %pad/u 33;
    %add;
    %load/vec4 v00000221049c3140_0;
    %parti/s 1, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v00000221049c3f00_0, 0, 33;
    %load/vec4 v00000221049c3f00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000221049c2e20_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v00000221049c3a00_0;
    %pad/u 33;
    %load/vec4 v00000221049c2a60_0;
    %pad/u 33;
    %sub;
    %store/vec4 v00000221049c3f00_0, 0, 33;
    %load/vec4 v00000221049c3f00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000221049c2e20_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v00000221049c3a00_0;
    %load/vec4 v00000221049c2a60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v00000221049c3f00_0, 0, 33;
    %load/vec4 v00000221049c3f00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000221049c2e20_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v00000221049c3a00_0;
    %load/vec4 v00000221049c2a60_0;
    %or;
    %nor/r;
    %pad/u 33;
    %store/vec4 v00000221049c3f00_0, 0, 33;
    %load/vec4 v00000221049c3f00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000221049c2e20_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000221048ddf50;
T_8 ;
    %wait E_0000022104925bb0;
    %load/vec4 v00000221049c46b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000221049c5bf0_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000221049c4250_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v00000221049c5ab0_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v00000221049c5d30_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000221049c5150_0, 0, 6;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000221049c5bf0_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000221049c4250_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000221049c50b0_0, 0, 16;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000221049c5bf0_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000221049c4250_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000221049c50b0_0, 0, 16;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000221049c5bf0_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000221049c4250_0, 0, 5;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000221049c50b0_0, 0, 16;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v00000221049c53d0_0;
    %parti/s 26, 0, 2;
    %pad/u 16;
    %store/vec4 v00000221049c50b0_0, 0, 16;
    %jmp T_8.6;
T_8.5 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000221048ddf50;
T_9 ;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v00000221049c5a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221049c5330_0, 0;
    %end;
    .thread T_9;
    .scope S_00000221048ddf50;
T_10 ;
    %pushi/vec4 268502012, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000221049c2920, 4, 0;
    %end;
    .thread T_10;
    .scope S_00000221048ddf50;
T_11 ;
    %wait E_0000022104925770;
    %load/vec4 v00000221049c4570_0;
    %parti/s 1, 9, 5;
    %load/vec4 v00000221049c6a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000221049c27e0_0;
    %store/vec4 v00000221049c5a10_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000221049c5970_0;
    %pad/u 32;
    %store/vec4 v00000221049c5a10_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000221049361c0;
T_12 ;
    %wait E_00000221049256b0;
    %load/vec4 v00000221049c7150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000221049c6890_0;
    %pad/u 33;
    %subi 4194304, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000221049c8690, 4;
    %assign/vec4 v00000221049c7650_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000221049361c0;
T_13 ;
    %wait E_00000221049259b0;
    %load/vec4 v00000221049c7b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000221049c7bf0_0;
    %pad/u 33;
    %subi 268500992, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000221049c8370, 4;
    %assign/vec4 v00000221049c7e70_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000221049361c0;
T_14 ;
    %wait E_0000022104926130;
    %load/vec4 v00000221049c7c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000221049c8050_0;
    %load/vec4 v00000221049c7bf0_0;
    %pad/u 33;
    %subi 268500992, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c8370, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000221049361c0;
T_15 ;
    %fork TD_MIPSSingleCycle_tb.printHeader, S_00000221048ca090;
    %join;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c2920, 0, 4;
    %pushi/vec4 604569700, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c8690, 0, 4;
    %pushi/vec4 604635336, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c8690, 0, 4;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c8690, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 24932, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684632864, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 607726628, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808202360, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808465204, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c6c50, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 24932, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684632864, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 607661092, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808202360, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c6c50, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25189, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1897931832, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 740571436, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 813183024, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808788000, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221049c6c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000221049c8550_0, 0, 32;
T_15.0 ;
    %load/vec4 v00000221049c8550_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_15.1, 5;
    %fork TD_MIPSSingleCycle_tb.tick, S_00000221048f9450;
    %join;
    %fork TD_MIPSSingleCycle_tb.printRow, S_00000221048ca220;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000221049c8550_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000221049c8550_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %fork TD_MIPSSingleCycle_tb.tick, S_00000221048f9450;
    %join;
    %fork TD_MIPSSingleCycle_tb.printRow, S_00000221048ca220;
    %join;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MIPSSingleCycle_tb.v";
    "./MIPSSingleCycle.v";
    "./MIPSComponents.v";
