// Seed: 1176386252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  assign module_2.id_10 = "";
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd68
) (
    output supply0 _id_0,
    output tri1 id_1
);
  wire ["" : ~  id_0] id_3;
  assign id_1 = id_3 - +id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  wire  id_0,
    output logic id_1,
    input  wor   id_2,
    input  tri0  id_3
    , id_8,
    input  wire  id_4,
    output wire  id_5,
    input  tri0  id_6
);
  logic id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
  always @(*) id_1 = -1;
  string [-1 : 1 'h0] id_10;
  assign id_10 = "";
  assign {-1, id_8} = id_6;
endmodule
