!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	0	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	0.0.0	/9b28d8ce/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
__anone8948f2d0108	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^{$/;"	kind:s	line:66	file:	roles:def	end:71
messageId	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t messageId;$/;"	kind:m	line:67	scope:struct:__anone8948f2d0108	typeref:typename:int8_t	file:	roles:def
Temperature	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t Temperature;$/;"	kind:m	line:68	scope:struct:__anone8948f2d0108	typeref:typename:int8_t	file:	roles:def
Humidity	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t Humidity;$/;"	kind:m	line:69	scope:struct:__anone8948f2d0108	typeref:typename:int8_t	file:	roles:def
Luminance	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    uint16_t Luminance;$/;"	kind:m	line:70	scope:struct:__anone8948f2d0108	typeref:typename:uint16_t	file:	roles:def
tag_app_Agriculture	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^} tag_app_Agriculture;$/;"	kind:t	line:71	typeref:struct:__anone8948f2d0108	file:	roles:def
__anone8948f2d0208	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^{$/;"	kind:s	line:74	file:	roles:def	end:79
messageId	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t messageId;$/;"	kind:m	line:75	scope:struct:__anone8948f2d0208	typeref:typename:int8_t	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    uint16_t mid;$/;"	kind:m	line:76	scope:struct:__anone8948f2d0208	typeref:typename:uint16_t	file:	roles:def
errcode	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t errcode;$/;"	kind:m	line:77	scope:struct:__anone8948f2d0208	typeref:typename:int8_t	file:	roles:def
Light_State	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t Light_State;$/;"	kind:m	line:78	scope:struct:__anone8948f2d0208	typeref:typename:int8_t	file:	roles:def
tag_app_Response_Agriculture_Control_Light	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^} tag_app_Response_Agriculture_Control_Light;$/;"	kind:t	line:79	typeref:struct:__anone8948f2d0208	file:	roles:def
__anone8948f2d0308	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^{$/;"	kind:s	line:82	file:	roles:def	end:87
messageId	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t messageId;$/;"	kind:m	line:83	scope:struct:__anone8948f2d0308	typeref:typename:int8_t	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    uint16_t mid;$/;"	kind:m	line:84	scope:struct:__anone8948f2d0308	typeref:typename:uint16_t	file:	roles:def
errcode	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t errcode;$/;"	kind:m	line:85	scope:struct:__anone8948f2d0308	typeref:typename:int8_t	file:	roles:def
Motor_State	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t Motor_State;$/;"	kind:m	line:86	scope:struct:__anone8948f2d0308	typeref:typename:int8_t	file:	roles:def
tag_app_Response_Agriculture_Control_Motor	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^} tag_app_Response_Agriculture_Control_Motor;$/;"	kind:t	line:87	typeref:struct:__anone8948f2d0308	file:	roles:def
__anone8948f2d0408	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^{$/;"	kind:s	line:90	file:	roles:def	end:94
messageId	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    int8_t messageId;$/;"	kind:m	line:91	scope:struct:__anone8948f2d0408	typeref:typename:int8_t	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    uint16_t mid;$/;"	kind:m	line:92	scope:struct:__anone8948f2d0408	typeref:typename:uint16_t	file:	roles:def
Light	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    char Light[3];$/;"	kind:m	line:93	scope:struct:__anone8948f2d0408	typeref:typename:char[3]	file:	roles:def
tag_app_Agriculture_Control_Light	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^} tag_app_Agriculture_Control_Light;$/;"	kind:t	line:94	typeref:struct:__anone8948f2d0408	file:	roles:def
__anone8948f2d0508	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^{$/;"	kind:s	line:97	file:	roles:def	end:101
messageId	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    uint8_t messageId;$/;"	kind:m	line:98	scope:struct:__anone8948f2d0508	typeref:typename:uint8_t	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    uint16_t mid;$/;"	kind:m	line:99	scope:struct:__anone8948f2d0508	typeref:typename:uint16_t	file:	roles:def
Motor	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^    char Motor[3];$/;"	kind:m	line:100	scope:struct:__anone8948f2d0508	typeref:typename:char[3]	file:	roles:def
tag_app_Agriculture_Control_Motor	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^} tag_app_Agriculture_Control_Motor;$/;"	kind:t	line:101	typeref:struct:__anone8948f2d0508	file:	roles:def
gImage_Huawei_IoT_QR_Code	targets\\STM32L431_BearPi\\Demos\\oc_agriculture_template\\oc_agriculture_template.c	/^extern const unsigned char gImage_Huawei_IoT_QR_Code[114720];$/;"	kind:x	line:106	typeref:typename:const unsigned char[114720]	roles:def
int8u	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef unsigned char int8u;$/;"	kind:t	line:58	typeref:typename:unsigned char	file:	roles:def
int8s	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef char int8s;$/;"	kind:t	line:59	typeref:typename:char	file:	roles:def
int16u	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef unsigned short int16u;$/;"	kind:t	line:60	typeref:typename:unsigned short	file:	roles:def
int16s	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef short int16s;$/;"	kind:t	line:61	typeref:typename:short	file:	roles:def
int24u	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef unsigned char int24u;$/;"	kind:t	line:62	typeref:typename:unsigned char	file:	roles:def
int24s	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef char int24s;$/;"	kind:t	line:63	typeref:typename:char	file:	roles:def
int32s	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef int int32s;$/;"	kind:t	line:64	typeref:typename:int	file:	roles:def
string	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef char string;$/;"	kind:t	line:65	typeref:typename:char	file:	roles:def
array	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef char array;$/;"	kind:t	line:66	typeref:typename:char	file:	roles:def
varstring	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef char varstring;$/;"	kind:t	line:67	typeref:typename:char	file:	roles:def
variant	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^typedef char variant;$/;"	kind:t	line:68	typeref:typename:char	file:	roles:def
__anonab2fc29d0108	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^{$/;"	kind:s	line:76	file:	roles:def	end:79
messageId	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^    int8u messageId;$/;"	kind:m	line:77	scope:struct:__anonab2fc29d0108	typeref:typename:int8u	file:	roles:def
Smoke_Value	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^    int16u Smoke_Value;$/;"	kind:m	line:78	scope:struct:__anonab2fc29d0108	typeref:typename:int16u	file:	roles:def
tag_app_Smoke	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^} tag_app_Smoke;$/;"	kind:t	line:79	typeref:struct:__anonab2fc29d0108	file:	roles:def
__anonab2fc29d0208	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^{$/;"	kind:s	line:82	file:	roles:def	end:87
messageId	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^    int8u messageId;$/;"	kind:m	line:83	scope:struct:__anonab2fc29d0208	typeref:typename:int8u	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^    int16u mid;$/;"	kind:m	line:84	scope:struct:__anonab2fc29d0208	typeref:typename:int16u	file:	roles:def
errcode	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^    int8u errcode;$/;"	kind:m	line:85	scope:struct:__anonab2fc29d0208	typeref:typename:int8u	file:	roles:def
Beep_State	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^    int8u Beep_State;$/;"	kind:m	line:86	scope:struct:__anonab2fc29d0208	typeref:typename:int8u	file:	roles:def
tag_app_Response_Smoke_Control_Beep	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^} tag_app_Response_Smoke_Control_Beep;$/;"	kind:t	line:87	typeref:struct:__anonab2fc29d0208	file:	roles:def
__anonab2fc29d0308	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^{$/;"	kind:s	line:90	file:	roles:def	end:94
messageId	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^    int8u messageId;$/;"	kind:m	line:91	scope:struct:__anonab2fc29d0308	typeref:typename:int8u	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^    int16u mid;$/;"	kind:m	line:92	scope:struct:__anonab2fc29d0308	typeref:typename:int16u	file:	roles:def
Beep	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^    string Beep[3];$/;"	kind:m	line:93	scope:struct:__anonab2fc29d0308	typeref:typename:string[3]	file:	roles:def
tag_app_Smoke_Control_Beep	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^} tag_app_Smoke_Control_Beep;$/;"	kind:t	line:94	typeref:struct:__anonab2fc29d0308	file:	roles:def
gImage_Huawei_IoT_QR_Code	targets\\STM32L431_BearPi\\Demos\\oc_smoke_template\\oc_smoke_template.c	/^extern const unsigned char gImage_Huawei_IoT_QR_Code[114720];$/;"	kind:x	line:99	typeref:typename:const unsigned char[114720]	roles:def
__anonddc370310108	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^{$/;"	kind:s	line:107	file:	roles:def	end:113
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int8_t msgid;$/;"	kind:m	line:108	scope:struct:__anonddc370310108	typeref:typename:int8_t	file:	roles:def
rsrp	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int16_t rsrp;$/;"	kind:m	line:109	scope:struct:__anonddc370310108	typeref:typename:int16_t	file:	roles:def
ecl	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int16_t ecl;$/;"	kind:m	line:110	scope:struct:__anonddc370310108	typeref:typename:int16_t	file:	roles:def
snr	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int16_t snr;$/;"	kind:m	line:111	scope:struct:__anonddc370310108	typeref:typename:int16_t	file:	roles:def
cellid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int32_t cellid;$/;"	kind:m	line:112	scope:struct:__anonddc370310108	typeref:typename:int32_t	file:	roles:def
app_connectivity_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^}app_connectivity_t;$/;"	kind:t	line:113	typeref:struct:__anonddc370310108	file:	roles:def
__anonddc370310208	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^{$/;"	kind:s	line:116	file:	roles:def	end:119
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int8_t msgid;$/;"	kind:m	line:117	scope:struct:__anonddc370310208	typeref:typename:int8_t	file:	roles:def
tog	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int16_t tog;$/;"	kind:m	line:118	scope:struct:__anonddc370310208	typeref:typename:int16_t	file:	roles:def
app_toggle_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^}app_toggle_t;$/;"	kind:t	line:119	typeref:struct:__anonddc370310208	file:	roles:def
__anonddc370310308	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^{$/;"	kind:s	line:122	file:	roles:def	end:125
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int8_t msgid;$/;"	kind:m	line:123	scope:struct:__anonddc370310308	typeref:typename:int8_t	file:	roles:def
intensity	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int16_t intensity;$/;"	kind:m	line:124	scope:struct:__anonddc370310308	typeref:typename:int16_t	file:	roles:def
app_light_intensity_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^}app_light_intensity_t;$/;"	kind:t	line:125	typeref:struct:__anonddc370310308	file:	roles:def
__anonddc370310408	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^{$/;"	kind:s	line:129	file:	roles:def	end:133
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int8_t msgid;$/;"	kind:m	line:130	scope:struct:__anonddc370310408	typeref:typename:int8_t	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    uint16_t mid;$/;"	kind:m	line:131	scope:struct:__anonddc370310408	typeref:typename:uint16_t	file:	roles:def
led	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    char led[3];$/;"	kind:m	line:132	scope:struct:__anonddc370310408	typeref:typename:char[3]	file:	roles:def
app_led_cmd_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^}app_led_cmd_t;$/;"	kind:t	line:133	typeref:struct:__anonddc370310408	file:	roles:def
__anonddc370310508	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^{$/;"	kind:s	line:136	file:	roles:def	end:141
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int8_t msgid;$/;"	kind:m	line:137	scope:struct:__anonddc370310508	typeref:typename:int8_t	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    uint16_t mid;$/;"	kind:m	line:138	scope:struct:__anonddc370310508	typeref:typename:uint16_t	file:	roles:def
errorcode	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    int8_t errorcode;$/;"	kind:m	line:139	scope:struct:__anonddc370310508	typeref:typename:int8_t	file:	roles:def
curstats	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^    char curstats[3];$/;"	kind:m	line:140	scope:struct:__anonddc370310508	typeref:typename:char[3]	file:	roles:def
app_cmdreply_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^}app_cmdreply_t;$/;"	kind:t	line:141	typeref:struct:__anonddc370310508	file:	roles:def
gImage_Huawei_IoT_QR_Code	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_infrared_template\\oc_streetlight_infrared_template.c	/^extern const unsigned char gImage_Huawei_IoT_QR_Code[114720];$/;"	kind:x	line:153	typeref:typename:const unsigned char[114720]	roles:def
__anonb68b007d0108	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^{$/;"	kind:s	line:66	file:	roles:def	end:72
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int8_t msgid;$/;"	kind:m	line:67	scope:struct:__anonb68b007d0108	typeref:typename:int8_t	file:	roles:def
rsrp	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int16_t rsrp;$/;"	kind:m	line:68	scope:struct:__anonb68b007d0108	typeref:typename:int16_t	file:	roles:def
ecl	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int16_t ecl;$/;"	kind:m	line:69	scope:struct:__anonb68b007d0108	typeref:typename:int16_t	file:	roles:def
snr	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int16_t snr;$/;"	kind:m	line:70	scope:struct:__anonb68b007d0108	typeref:typename:int16_t	file:	roles:def
cellid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int32_t cellid;$/;"	kind:m	line:71	scope:struct:__anonb68b007d0108	typeref:typename:int32_t	file:	roles:def
app_connectivity_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^}app_connectivity_t;$/;"	kind:t	line:72	typeref:struct:__anonb68b007d0108	file:	roles:def
__anonb68b007d0208	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^{$/;"	kind:s	line:75	file:	roles:def	end:78
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int8_t msgid;$/;"	kind:m	line:76	scope:struct:__anonb68b007d0208	typeref:typename:int8_t	file:	roles:def
tog	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int16_t tog;$/;"	kind:m	line:77	scope:struct:__anonb68b007d0208	typeref:typename:int16_t	file:	roles:def
app_toggle_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^}app_toggle_t;$/;"	kind:t	line:78	typeref:struct:__anonb68b007d0208	file:	roles:def
__anonb68b007d0308	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^{$/;"	kind:s	line:81	file:	roles:def	end:84
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int8_t msgid;$/;"	kind:m	line:82	scope:struct:__anonb68b007d0308	typeref:typename:int8_t	file:	roles:def
intensity	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int16_t intensity;$/;"	kind:m	line:83	scope:struct:__anonb68b007d0308	typeref:typename:int16_t	file:	roles:def
app_light_intensity_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^}app_light_intensity_t;$/;"	kind:t	line:84	typeref:struct:__anonb68b007d0308	file:	roles:def
__anonb68b007d0408	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^{$/;"	kind:s	line:88	file:	roles:def	end:92
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int8_t msgid;$/;"	kind:m	line:89	scope:struct:__anonb68b007d0408	typeref:typename:int8_t	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    uint16_t mid;$/;"	kind:m	line:90	scope:struct:__anonb68b007d0408	typeref:typename:uint16_t	file:	roles:def
led	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    char led[3];$/;"	kind:m	line:91	scope:struct:__anonb68b007d0408	typeref:typename:char[3]	file:	roles:def
app_led_cmd_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^}app_led_cmd_t;$/;"	kind:t	line:92	typeref:struct:__anonb68b007d0408	file:	roles:def
__anonb68b007d0508	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^{$/;"	kind:s	line:95	file:	roles:def	end:100
msgid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int8_t msgid;$/;"	kind:m	line:96	scope:struct:__anonb68b007d0508	typeref:typename:int8_t	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    uint16_t mid;$/;"	kind:m	line:97	scope:struct:__anonb68b007d0508	typeref:typename:uint16_t	file:	roles:def
errorcode	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    int8_t errorcode;$/;"	kind:m	line:98	scope:struct:__anonb68b007d0508	typeref:typename:int8_t	file:	roles:def
curstats	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^    char curstats[3];$/;"	kind:m	line:99	scope:struct:__anonb68b007d0508	typeref:typename:char[3]	file:	roles:def
app_cmdreply_t	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^}app_cmdreply_t;$/;"	kind:t	line:100	typeref:struct:__anonb68b007d0508	file:	roles:def
gImage_Huawei_IoT_QR_Code	targets\\STM32L431_BearPi\\Demos\\oc_streetlight_template\\oc_streetlight_template.c	/^extern const unsigned char gImage_Huawei_IoT_QR_Code[114720];$/;"	kind:x	line:111	typeref:typename:const unsigned char[114720]	roles:def
int8u	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef unsigned char int8u;$/;"	kind:t	line:58	typeref:typename:unsigned char	file:	roles:def
int8s	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef char int8s;$/;"	kind:t	line:59	typeref:typename:char	file:	roles:def
int16u	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef unsigned short int16u;$/;"	kind:t	line:60	typeref:typename:unsigned short	file:	roles:def
int16s	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef short int16s;$/;"	kind:t	line:61	typeref:typename:short	file:	roles:def
int24u	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef unsigned char int24u;$/;"	kind:t	line:62	typeref:typename:unsigned char	file:	roles:def
int24s	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef char int24s;$/;"	kind:t	line:63	typeref:typename:char	file:	roles:def
int32s	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef int int32s;$/;"	kind:t	line:64	typeref:typename:int	file:	roles:def
string	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef char string;$/;"	kind:t	line:65	typeref:typename:char	file:	roles:def
array	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef char array;$/;"	kind:t	line:66	typeref:typename:char	file:	roles:def
varstring	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef char varstring;$/;"	kind:t	line:67	typeref:typename:char	file:	roles:def
variant	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^typedef char variant;$/;"	kind:t	line:68	typeref:typename:char	file:	roles:def
__anon8b8c9c490108	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^{$/;"	kind:s	line:76	file:	roles:def	end:80
messageId	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    int8u messageId;$/;"	kind:m	line:77	scope:struct:__anon8b8c9c490108	typeref:typename:int8u	file:	roles:def
Longitude	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    string Longitude[9];$/;"	kind:m	line:78	scope:struct:__anon8b8c9c490108	typeref:typename:string[9]	file:	roles:def
Latitude	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    string Latitude[8];$/;"	kind:m	line:79	scope:struct:__anon8b8c9c490108	typeref:typename:string[8]	file:	roles:def
tag_app_Track	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^} tag_app_Track;$/;"	kind:t	line:80	typeref:struct:__anon8b8c9c490108	file:	roles:def
__anon8b8c9c490208	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^{$/;"	kind:s	line:83	file:	roles:def	end:88
messageId	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    int8u messageId;$/;"	kind:m	line:84	scope:struct:__anon8b8c9c490208	typeref:typename:int8u	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    int16u mid;$/;"	kind:m	line:85	scope:struct:__anon8b8c9c490208	typeref:typename:int16u	file:	roles:def
errcode	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    int8u errcode;$/;"	kind:m	line:86	scope:struct:__anon8b8c9c490208	typeref:typename:int8u	file:	roles:def
Beep_State	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    int8u Beep_State;$/;"	kind:m	line:87	scope:struct:__anon8b8c9c490208	typeref:typename:int8u	file:	roles:def
tag_app_Response_Track_Control_Beep	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^} tag_app_Response_Track_Control_Beep;$/;"	kind:t	line:88	typeref:struct:__anon8b8c9c490208	file:	roles:def
__anon8b8c9c490308	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^{$/;"	kind:s	line:91	file:	roles:def	end:95
messageId	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    int8u messageId;$/;"	kind:m	line:92	scope:struct:__anon8b8c9c490308	typeref:typename:int8u	file:	roles:def
mid	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    int16u mid;$/;"	kind:m	line:93	scope:struct:__anon8b8c9c490308	typeref:typename:int16u	file:	roles:def
Beep	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^    string Beep[3];$/;"	kind:m	line:94	scope:struct:__anon8b8c9c490308	typeref:typename:string[3]	file:	roles:def
tag_app_Track_Control_Beep	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^} tag_app_Track_Control_Beep;$/;"	kind:t	line:95	typeref:struct:__anon8b8c9c490308	file:	roles:def
gImage_Huawei_IoT_QR_Code	targets\\STM32L431_BearPi\\Demos\\oc_track_template\\oc_track_template.c	/^extern const unsigned char gImage_Huawei_IoT_QR_Code[114720];$/;"	kind:x	line:100	typeref:typename:const unsigned char[114720]	roles:def
__anon760099700108	targets\\STM32L431_BearPi\\Hardware\\E53_IA1\\E53_IA1.h	/^{$/;"	kind:s	line:29	roles:def	end:33
Lux	targets\\STM32L431_BearPi\\Hardware\\E53_IA1\\E53_IA1.h	/^		float    Lux;							\/\/光照强度$/;"	kind:m	line:30	scope:struct:__anon760099700108	typeref:typename:float	roles:def
Humidity	targets\\STM32L431_BearPi\\Hardware\\E53_IA1\\E53_IA1.h	/^		float    Humidity;        \/\/湿度$/;"	kind:m	line:31	scope:struct:__anon760099700108	typeref:typename:float	roles:def
Temperature	targets\\STM32L431_BearPi\\Hardware\\E53_IA1\\E53_IA1.h	/^    float    Temperature;     \/\/温度$/;"	kind:m	line:32	scope:struct:__anon760099700108	typeref:typename:float	roles:def
E53_IA1_Data_TypeDef	targets\\STM32L431_BearPi\\Hardware\\E53_IA1\\E53_IA1.h	/^} E53_IA1_Data_TypeDef;$/;"	kind:t	line:33	typeref:struct:__anon760099700108	roles:def
E53_IA1_Data	targets\\STM32L431_BearPi\\Hardware\\E53_IA1\\E53_IA1.h	/^extern E53_IA1_Data_TypeDef E53_IA1_Data;$/;"	kind:x	line:35	typeref:typename:E53_IA1_Data_TypeDef	roles:def
__anonf253c1080108	targets\\STM32L431_BearPi\\Hardware\\E53_SC1\\E53_SC1.h	/^{$/;"	kind:s	line:26	roles:def	end:28
Lux	targets\\STM32L431_BearPi\\Hardware\\E53_SC1\\E53_SC1.h	/^		float    Lux;							\/\/光照强度$/;"	kind:m	line:27	scope:struct:__anonf253c1080108	typeref:typename:float	roles:def
E53_SC1_Data_TypeDef	targets\\STM32L431_BearPi\\Hardware\\E53_SC1\\E53_SC1.h	/^} E53_SC1_Data_TypeDef;$/;"	kind:t	line:28	typeref:struct:__anonf253c1080108	roles:def
E53_SC1_Data	targets\\STM32L431_BearPi\\Hardware\\E53_SC1\\E53_SC1.h	/^extern E53_SC1_Data_TypeDef E53_SC1_Data;$/;"	kind:x	line:30	typeref:typename:E53_SC1_Data_TypeDef	roles:def
__anonf661d13c0108	targets\\STM32L431_BearPi\\Hardware\\E53_SC1_Infrared\\E53_SC1_Infrared.h	/^{$/;"	kind:s	line:30	roles:def	end:32
Lux	targets\\STM32L431_BearPi\\Hardware\\E53_SC1_Infrared\\E53_SC1_Infrared.h	/^		float    Lux;							\/\/光照强度$/;"	kind:m	line:31	scope:struct:__anonf661d13c0108	typeref:typename:float	roles:def
E53_SC1_Data_TypeDef	targets\\STM32L431_BearPi\\Hardware\\E53_SC1_Infrared\\E53_SC1_Infrared.h	/^} E53_SC1_Data_TypeDef;$/;"	kind:t	line:32	typeref:struct:__anonf661d13c0108	roles:def
E53_SC1_Data	targets\\STM32L431_BearPi\\Hardware\\E53_SC1_Infrared\\E53_SC1_Infrared.h	/^extern E53_SC1_Data_TypeDef E53_SC1_Data;$/;"	kind:x	line:34	typeref:typename:E53_SC1_Data_TypeDef	roles:def
hadc1	targets\\STM32L431_BearPi\\Hardware\\E53_SF1\\E53_SF1.h	/^extern ADC_HandleTypeDef hadc1;$/;"	kind:x	line:18	typeref:typename:ADC_HandleTypeDef	roles:def
htim16	targets\\STM32L431_BearPi\\Hardware\\E53_SF1\\E53_SF1.h	/^extern TIM_HandleTypeDef htim16;$/;"	kind:x	line:19	typeref:typename:TIM_HandleTypeDef	roles:def
__anon852f7e4e0108	targets\\STM32L431_BearPi\\Hardware\\E53_SF1\\E53_SF1.h	/^{$/;"	kind:s	line:34	roles:def	end:36
Smoke_Value	targets\\STM32L431_BearPi\\Hardware\\E53_SF1\\E53_SF1.h	/^		int Smoke_Value;$/;"	kind:m	line:35	scope:struct:__anon852f7e4e0108	typeref:typename:int	roles:def
E53_SF1_Data_TypeDef	targets\\STM32L431_BearPi\\Hardware\\E53_SF1\\E53_SF1.h	/^} E53_SF1_Data_TypeDef;$/;"	kind:t	line:36	typeref:struct:__anon852f7e4e0108	roles:def
E53_SF1_Data	targets\\STM32L431_BearPi\\Hardware\\E53_SF1\\E53_SF1.h	/^extern E53_SF1_Data_TypeDef E53_SF1_Data;$/;"	kind:x	line:38	typeref:typename:E53_SF1_Data_TypeDef	roles:def
E53_SF1_Status_ENUM	targets\\STM32L431_BearPi\\Hardware\\E53_SF1\\E53_SF1.h	/^} E53_SF1_Status_ENUM;$/;"	kind:t	line:48	typeref:enum:__anon852f7e4e0203	roles:def
E53_ST1_Status_ENUM	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^} E53_ST1_Status_ENUM;$/;"	kind:t	line:38	typeref:enum:__anon328646ea0103	roles:def
__anon328646ea0208	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^{$/;"	kind:s	line:45	roles:def	end:50
latitude_bd	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^	uint32_t latitude_bd;					\/\/纬度   分扩大100000倍，实际要除以100000$/;"	kind:m	line:46	scope:struct:__anon328646ea0208	typeref:typename:uint32_t	roles:def
nshemi_bd	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^	uint8_t nshemi_bd;						\/\/北纬\/南纬,N:北纬;S:南纬	$/;"	kind:m	line:47	scope:struct:__anon328646ea0208	typeref:typename:uint8_t	roles:def
longitude_bd	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^	uint32_t longitude_bd;			  \/\/经度 分扩大100000倍,实际要除以100000$/;"	kind:m	line:48	scope:struct:__anon328646ea0208	typeref:typename:uint32_t	roles:def
ewhemi_bd	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^	uint8_t ewhemi_bd;						\/\/东经\/西经,E:东经;W:西经$/;"	kind:m	line:49	scope:struct:__anon328646ea0208	typeref:typename:uint8_t	roles:def
gps_msg	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^}gps_msg;$/;"	kind:t	line:50	typeref:struct:__anon328646ea0208	roles:def
__anon328646ea0308	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^{$/;"	kind:s	line:54	roles:def	end:57
Longitude	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^		float    Longitude;				\/\/经度$/;"	kind:m	line:55	scope:struct:__anon328646ea0308	typeref:typename:float	roles:def
Latitude	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^		float    Latitude;        \/\/纬度$/;"	kind:m	line:56	scope:struct:__anon328646ea0308	typeref:typename:float	roles:def
E53_ST1_Data_TypeDef	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^} E53_ST1_Data_TypeDef;$/;"	kind:t	line:57	typeref:struct:__anon328646ea0308	roles:def
E53_ST1_Data	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^extern E53_ST1_Data_TypeDef E53_ST1_Data;$/;"	kind:x	line:59	typeref:typename:E53_ST1_Data_TypeDef	roles:def
__anon328646ea0408	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^{$/;"	kind:s	line:62	roles:def	end:65
Longitude	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^		char    Longitude[9];				\/\/经度$/;"	kind:m	line:63	scope:struct:__anon328646ea0408	typeref:typename:char[9]	roles:def
Latitude	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^		char    Latitude[8];        \/\/纬度$/;"	kind:m	line:64	scope:struct:__anon328646ea0408	typeref:typename:char[8]	roles:def
E53_ST1_Send_TypeDef	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^} E53_ST1_Send_TypeDef;$/;"	kind:t	line:65	typeref:struct:__anon328646ea0408	roles:def
E53_ST1_Send	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^extern E53_ST1_Send_TypeDef E53_ST1_Send;$/;"	kind:x	line:67	typeref:typename:E53_ST1_Send_TypeDef	roles:def
htim16	targets\\STM32L431_BearPi\\Hardware\\E53_ST1\\E53_ST1.h	/^extern TIM_HandleTypeDef htim16;$/;"	kind:x	line:69	typeref:typename:TIM_HandleTypeDef	roles:def
POINT_COLOR	targets\\STM32L431_BearPi\\Hardware\\LCD\\lcd.h	/^extern uint16_t	POINT_COLOR;		\/\/Default brush color$/;"	kind:x	line:18	typeref:typename:uint16_t	roles:def
BACK_COLOR	targets\\STM32L431_BearPi\\Hardware\\LCD\\lcd.h	/^extern uint16_t	BACK_COLOR;		\/\/Default background color$/;"	kind:x	line:19	typeref:typename:uint16_t	roles:def
hi2c1	targets\\STM32L431_BearPi\\Inc\\i2c.h	/^extern I2C_HandleTypeDef hi2c1;$/;"	kind:x	line:54	typeref:typename:I2C_HandleTypeDef	roles:def
hi2c2	targets\\STM32L431_BearPi\\Inc\\i2c.h	/^extern I2C_HandleTypeDef hi2c2;$/;"	kind:x	line:55	typeref:typename:I2C_HandleTypeDef	roles:def
hi2c3	targets\\STM32L431_BearPi\\Inc\\i2c.h	/^extern I2C_HandleTypeDef hi2c3;$/;"	kind:x	line:56	typeref:typename:I2C_HandleTypeDef	roles:def
hspi2	targets\\STM32L431_BearPi\\Inc\\spi.h	/^extern SPI_HandleTypeDef hspi2;$/;"	kind:x	line:54	typeref:typename:SPI_HandleTypeDef	roles:def
IRQn_Type	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} IRQn_Type;$/;"	kind:t	line:159	typeref:enum:__anonfb0795ff0103	roles:def
__anonfb0795ff0208	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:178	roles:def	end:217
ISR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ISR;          \/*!< ADC interrupt and status register,             Address offset: 0x00 *\/$/;"	kind:m	line:179	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
IER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IER;          \/*!< ADC interrupt enable register,                 Address offset: 0x04 *\/$/;"	kind:m	line:180	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;           \/*!< ADC control register,                          Address offset: 0x08 *\/$/;"	kind:m	line:181	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
CFGR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CFGR;         \/*!< ADC configuration register 1,                  Address offset: 0x0C *\/$/;"	kind:m	line:182	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
CFGR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CFGR2;        \/*!< ADC configuration register 2,                  Address offset: 0x10 *\/$/;"	kind:m	line:183	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
SMPR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SMPR1;        \/*!< ADC sampling time register 1,                  Address offset: 0x14 *\/$/;"	kind:m	line:184	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
SMPR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SMPR2;        \/*!< ADC sampling time register 2,                  Address offset: 0x18 *\/$/;"	kind:m	line:185	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t RESERVED1;    \/*!< Reserved,                                                      0x1C *\/$/;"	kind:m	line:186	scope:struct:__anonfb0795ff0208	typeref:typename:uint32_t	roles:def
TR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TR1;          \/*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 *\/$/;"	kind:m	line:187	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
TR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TR2;          \/*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 *\/$/;"	kind:m	line:188	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
TR3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TR3;          \/*!< ADC analog watchdog 3 threshold register,      Address offset: 0x28 *\/$/;"	kind:m	line:189	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t RESERVED2;    \/*!< Reserved,                                                      0x2C *\/$/;"	kind:m	line:190	scope:struct:__anonfb0795ff0208	typeref:typename:uint32_t	roles:def
SQR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SQR1;         \/*!< ADC group regular sequencer register 1,        Address offset: 0x30 *\/$/;"	kind:m	line:191	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
SQR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SQR2;         \/*!< ADC group regular sequencer register 2,        Address offset: 0x34 *\/$/;"	kind:m	line:192	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
SQR3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SQR3;         \/*!< ADC group regular sequencer register 3,        Address offset: 0x38 *\/$/;"	kind:m	line:193	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
SQR4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SQR4;         \/*!< ADC group regular sequencer register 4,        Address offset: 0x3C *\/$/;"	kind:m	line:194	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
DR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DR;           \/*!< ADC group regular data register,               Address offset: 0x40 *\/$/;"	kind:m	line:195	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
RESERVED3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t RESERVED3;    \/*!< Reserved,                                                      0x44 *\/$/;"	kind:m	line:196	scope:struct:__anonfb0795ff0208	typeref:typename:uint32_t	roles:def
RESERVED4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t RESERVED4;    \/*!< Reserved,                                                      0x48 *\/$/;"	kind:m	line:197	scope:struct:__anonfb0795ff0208	typeref:typename:uint32_t	roles:def
JSQR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t JSQR;         \/*!< ADC group injected sequencer register,         Address offset: 0x4C *\/$/;"	kind:m	line:198	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
RESERVED5	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t RESERVED5[4]; \/*!< Reserved,                                               0x50 - 0x5C *\/$/;"	kind:m	line:199	scope:struct:__anonfb0795ff0208	typeref:typename:uint32_t[4]	roles:def
OFR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OFR1;         \/*!< ADC offset register 1,                         Address offset: 0x60 *\/$/;"	kind:m	line:200	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
OFR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OFR2;         \/*!< ADC offset register 2,                         Address offset: 0x64 *\/$/;"	kind:m	line:201	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
OFR3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OFR3;         \/*!< ADC offset register 3,                         Address offset: 0x68 *\/$/;"	kind:m	line:202	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
OFR4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OFR4;         \/*!< ADC offset register 4,                         Address offset: 0x6C *\/$/;"	kind:m	line:203	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
RESERVED6	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t RESERVED6[4]; \/*!< Reserved,                                               0x70 - 0x7C *\/$/;"	kind:m	line:204	scope:struct:__anonfb0795ff0208	typeref:typename:uint32_t[4]	roles:def
JDR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t JDR1;         \/*!< ADC group injected rank 1 data register,       Address offset: 0x80 *\/$/;"	kind:m	line:205	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
JDR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t JDR2;         \/*!< ADC group injected rank 2 data register,       Address offset: 0x84 *\/$/;"	kind:m	line:206	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
JDR3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t JDR3;         \/*!< ADC group injected rank 3 data register,       Address offset: 0x88 *\/$/;"	kind:m	line:207	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
JDR4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t JDR4;         \/*!< ADC group injected rank 4 data register,       Address offset: 0x8C *\/$/;"	kind:m	line:208	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
RESERVED7	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t RESERVED7[4]; \/*!< Reserved,                                             0x090 - 0x09C *\/$/;"	kind:m	line:209	scope:struct:__anonfb0795ff0208	typeref:typename:uint32_t[4]	roles:def
AWD2CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AWD2CR;       \/*!< ADC analog watchdog 1 configuration register,  Address offset: 0xA0 *\/$/;"	kind:m	line:210	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
AWD3CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AWD3CR;       \/*!< ADC analog watchdog 3 Configuration Register,  Address offset: 0xA4 *\/$/;"	kind:m	line:211	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
RESERVED8	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t RESERVED8;    \/*!< Reserved,                                                     0x0A8 *\/$/;"	kind:m	line:212	scope:struct:__anonfb0795ff0208	typeref:typename:uint32_t	roles:def
RESERVED9	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t RESERVED9;    \/*!< Reserved,                                                     0x0AC *\/$/;"	kind:m	line:213	scope:struct:__anonfb0795ff0208	typeref:typename:uint32_t	roles:def
DIFSEL	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DIFSEL;       \/*!< ADC differential mode selection register,      Address offset: 0xB0 *\/$/;"	kind:m	line:214	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
CALFACT	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CALFACT;      \/*!< ADC calibration factors,                       Address offset: 0xB4 *\/$/;"	kind:m	line:215	scope:struct:__anonfb0795ff0208	typeref:typename:__IO uint32_t	roles:def
ADC_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} ADC_TypeDef;$/;"	kind:t	line:217	typeref:struct:__anonfb0795ff0208	roles:def
__anonfb0795ff0308	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:220	roles:def	end:225
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED1;    \/*!< Reserved,                                      Address offset: ADC1 base address + 0x300 *\/$/;"	kind:m	line:221	scope:struct:__anonfb0795ff0308	typeref:typename:uint32_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED2;    \/*!< Reserved,                                      Address offset: ADC1 base address + 0x304 *\/$/;"	kind:m	line:222	scope:struct:__anonfb0795ff0308	typeref:typename:uint32_t	roles:def
CCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR;          \/*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 *\/$/;"	kind:m	line:223	scope:struct:__anonfb0795ff0308	typeref:typename:__IO uint32_t	roles:def
RESERVED3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED3;    \/*!< Reserved,                                      Address offset: ADC1 base address + 0x30C *\/$/;"	kind:m	line:224	scope:struct:__anonfb0795ff0308	typeref:typename:uint32_t	roles:def
ADC_Common_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} ADC_Common_TypeDef;$/;"	kind:t	line:225	typeref:struct:__anonfb0795ff0308	roles:def
__anonfb0795ff0408	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:233	roles:def	end:238
TIR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TIR;  \/*!< CAN TX mailbox identifier register *\/$/;"	kind:m	line:234	scope:struct:__anonfb0795ff0408	typeref:typename:__IO uint32_t	roles:def
TDTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TDTR; \/*!< CAN mailbox data length control and time stamp register *\/$/;"	kind:m	line:235	scope:struct:__anonfb0795ff0408	typeref:typename:__IO uint32_t	roles:def
TDLR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TDLR; \/*!< CAN mailbox data low register *\/$/;"	kind:m	line:236	scope:struct:__anonfb0795ff0408	typeref:typename:__IO uint32_t	roles:def
TDHR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TDHR; \/*!< CAN mailbox data high register *\/$/;"	kind:m	line:237	scope:struct:__anonfb0795ff0408	typeref:typename:__IO uint32_t	roles:def
CAN_TxMailBox_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} CAN_TxMailBox_TypeDef;$/;"	kind:t	line:238	typeref:struct:__anonfb0795ff0408	roles:def
__anonfb0795ff0508	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:245	roles:def	end:250
RIR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RIR;  \/*!< CAN receive FIFO mailbox identifier register *\/$/;"	kind:m	line:246	scope:struct:__anonfb0795ff0508	typeref:typename:__IO uint32_t	roles:def
RDTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RDTR; \/*!< CAN receive FIFO mailbox data length control and time stamp register *\/$/;"	kind:m	line:247	scope:struct:__anonfb0795ff0508	typeref:typename:__IO uint32_t	roles:def
RDLR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RDLR; \/*!< CAN receive FIFO mailbox data low register *\/$/;"	kind:m	line:248	scope:struct:__anonfb0795ff0508	typeref:typename:__IO uint32_t	roles:def
RDHR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RDHR; \/*!< CAN receive FIFO mailbox data high register *\/$/;"	kind:m	line:249	scope:struct:__anonfb0795ff0508	typeref:typename:__IO uint32_t	roles:def
CAN_FIFOMailBox_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} CAN_FIFOMailBox_TypeDef;$/;"	kind:t	line:250	typeref:struct:__anonfb0795ff0508	roles:def
__anonfb0795ff0608	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:257	roles:def	end:260
FR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t FR1; \/*!< CAN Filter bank register 1 *\/$/;"	kind:m	line:258	scope:struct:__anonfb0795ff0608	typeref:typename:__IO uint32_t	roles:def
FR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t FR2; \/*!< CAN Filter bank register 1 *\/$/;"	kind:m	line:259	scope:struct:__anonfb0795ff0608	typeref:typename:__IO uint32_t	roles:def
CAN_FilterRegister_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} CAN_FilterRegister_TypeDef;$/;"	kind:t	line:260	typeref:struct:__anonfb0795ff0608	roles:def
__anonfb0795ff0708	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:267	roles:def	end:290
MCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              MCR;                 \/*!< CAN master control register,         Address offset: 0x00          *\/$/;"	kind:m	line:268	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
MSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              MSR;                 \/*!< CAN master status register,          Address offset: 0x04          *\/$/;"	kind:m	line:269	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
TSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              TSR;                 \/*!< CAN transmit status register,        Address offset: 0x08          *\/$/;"	kind:m	line:270	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
RF0R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              RF0R;                \/*!< CAN receive FIFO 0 register,         Address offset: 0x0C          *\/$/;"	kind:m	line:271	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
RF1R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              RF1R;                \/*!< CAN receive FIFO 1 register,         Address offset: 0x10          *\/$/;"	kind:m	line:272	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
IER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              IER;                 \/*!< CAN interrupt enable register,       Address offset: 0x14          *\/$/;"	kind:m	line:273	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
ESR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              ESR;                 \/*!< CAN error status register,           Address offset: 0x18          *\/$/;"	kind:m	line:274	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
BTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              BTR;                 \/*!< CAN bit timing register,             Address offset: 0x1C          *\/$/;"	kind:m	line:275	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
RESERVED0	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t                   RESERVED0[88];       \/*!< Reserved, 0x020 - 0x17F                                            *\/$/;"	kind:m	line:276	scope:struct:__anonfb0795ff0708	typeref:typename:uint32_t[88]	roles:def
sTxMailBox	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  CAN_TxMailBox_TypeDef      sTxMailBox[3];       \/*!< CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC *\/$/;"	kind:m	line:277	scope:struct:__anonfb0795ff0708	typeref:typename:CAN_TxMailBox_TypeDef[3]	roles:def
sFIFOMailBox	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     \/*!< CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC *\/$/;"	kind:m	line:278	scope:struct:__anonfb0795ff0708	typeref:typename:CAN_FIFOMailBox_TypeDef[2]	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t                   RESERVED1[12];       \/*!< Reserved, 0x1D0 - 0x1FF                                            *\/$/;"	kind:m	line:279	scope:struct:__anonfb0795ff0708	typeref:typename:uint32_t[12]	roles:def
FMR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              FMR;                 \/*!< CAN filter master register,          Address offset: 0x200         *\/$/;"	kind:m	line:280	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
FM1R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              FM1R;                \/*!< CAN filter mode register,            Address offset: 0x204         *\/$/;"	kind:m	line:281	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t                   RESERVED2;           \/*!< Reserved, 0x208                                                    *\/$/;"	kind:m	line:282	scope:struct:__anonfb0795ff0708	typeref:typename:uint32_t	roles:def
FS1R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              FS1R;                \/*!< CAN filter scale register,           Address offset: 0x20C         *\/$/;"	kind:m	line:283	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
RESERVED3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t                   RESERVED3;           \/*!< Reserved, 0x210                                                    *\/$/;"	kind:m	line:284	scope:struct:__anonfb0795ff0708	typeref:typename:uint32_t	roles:def
FFA1R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              FFA1R;               \/*!< CAN filter FIFO assignment register, Address offset: 0x214         *\/$/;"	kind:m	line:285	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
RESERVED4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t                   RESERVED4;           \/*!< Reserved, 0x218                                                    *\/$/;"	kind:m	line:286	scope:struct:__anonfb0795ff0708	typeref:typename:uint32_t	roles:def
FA1R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t              FA1R;                \/*!< CAN filter activation register,      Address offset: 0x21C         *\/$/;"	kind:m	line:287	scope:struct:__anonfb0795ff0708	typeref:typename:__IO uint32_t	roles:def
RESERVED5	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t                   RESERVED5[8];        \/*!< Reserved, 0x220-0x23F                                              *\/$/;"	kind:m	line:288	scope:struct:__anonfb0795ff0708	typeref:typename:uint32_t[8]	roles:def
sFilterRegister	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  CAN_FilterRegister_TypeDef sFilterRegister[28]; \/*!< CAN Filter Register,                 Address offset: 0x240-0x31C   *\/$/;"	kind:m	line:289	scope:struct:__anonfb0795ff0708	typeref:typename:CAN_FilterRegister_TypeDef[28]	roles:def
CAN_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} CAN_TypeDef;$/;"	kind:t	line:290	typeref:struct:__anonfb0795ff0708	roles:def
__anonfb0795ff0808	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:298	roles:def	end:300
CSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CSR;         \/*!< COMP control and status register, Address offset: 0x00 *\/$/;"	kind:m	line:299	scope:struct:__anonfb0795ff0808	typeref:typename:__IO uint32_t	roles:def
COMP_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} COMP_TypeDef;$/;"	kind:t	line:300	typeref:struct:__anonfb0795ff0808	roles:def
__anonfb0795ff0908	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:303	roles:def	end:305
CSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CSR;         \/*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 *\/$/;"	kind:m	line:304	scope:struct:__anonfb0795ff0908	typeref:typename:__IO uint32_t	roles:def
COMP_Common_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} COMP_Common_TypeDef;$/;"	kind:t	line:305	typeref:struct:__anonfb0795ff0908	roles:def
__anonfb0795ff0a08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:312	roles:def	end:321
DR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DR;          \/*!< CRC Data register,                           Address offset: 0x00 *\/$/;"	kind:m	line:313	scope:struct:__anonfb0795ff0a08	typeref:typename:__IO uint32_t	roles:def
IDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint8_t  IDR;         \/*!< CRC Independent data register,               Address offset: 0x04 *\/$/;"	kind:m	line:314	scope:struct:__anonfb0795ff0a08	typeref:typename:__IO uint8_t	roles:def
RESERVED0	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint8_t       RESERVED0;   \/*!< Reserved,                                                    0x05 *\/$/;"	kind:m	line:315	scope:struct:__anonfb0795ff0a08	typeref:typename:uint8_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint16_t      RESERVED1;   \/*!< Reserved,                                                    0x06 *\/$/;"	kind:m	line:316	scope:struct:__anonfb0795ff0a08	typeref:typename:uint16_t	roles:def
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;          \/*!< CRC Control register,                        Address offset: 0x08 *\/$/;"	kind:m	line:317	scope:struct:__anonfb0795ff0a08	typeref:typename:__IO uint32_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED2;   \/*!< Reserved,                                                    0x0C *\/$/;"	kind:m	line:318	scope:struct:__anonfb0795ff0a08	typeref:typename:uint32_t	roles:def
INIT	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t INIT;        \/*!< Initial CRC value register,                  Address offset: 0x10 *\/$/;"	kind:m	line:319	scope:struct:__anonfb0795ff0a08	typeref:typename:__IO uint32_t	roles:def
POL	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t POL;         \/*!< CRC polynomial register,                     Address offset: 0x14 *\/$/;"	kind:m	line:320	scope:struct:__anonfb0795ff0a08	typeref:typename:__IO uint32_t	roles:def
CRC_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} CRC_TypeDef;$/;"	kind:t	line:321	typeref:struct:__anonfb0795ff0a08	roles:def
__anonfb0795ff0b08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:327	roles:def	end:332
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^__IO uint32_t CR;            \/*!< CRS ccontrol register,              Address offset: 0x00 *\/$/;"	kind:m	line:328	scope:struct:__anonfb0795ff0b08	typeref:typename:__IO uint32_t	roles:def
CFGR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^__IO uint32_t CFGR;          \/*!< CRS configuration register,         Address offset: 0x04 *\/$/;"	kind:m	line:329	scope:struct:__anonfb0795ff0b08	typeref:typename:__IO uint32_t	roles:def
ISR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^__IO uint32_t ISR;           \/*!< CRS interrupt and status register,  Address offset: 0x08 *\/$/;"	kind:m	line:330	scope:struct:__anonfb0795ff0b08	typeref:typename:__IO uint32_t	roles:def
ICR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^__IO uint32_t ICR;           \/*!< CRS interrupt flag clear register,  Address offset: 0x0C *\/$/;"	kind:m	line:331	scope:struct:__anonfb0795ff0b08	typeref:typename:__IO uint32_t	roles:def
CRS_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} CRS_TypeDef;$/;"	kind:t	line:332	typeref:struct:__anonfb0795ff0b08	roles:def
__anonfb0795ff0c08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:339	roles:def	end:360
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;          \/*!< DAC control register,                                    Address offset: 0x00 *\/$/;"	kind:m	line:340	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
SWTRIGR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SWTRIGR;     \/*!< DAC software trigger register,                           Address offset: 0x04 *\/$/;"	kind:m	line:341	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DHR12R1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DHR12R1;     \/*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 *\/$/;"	kind:m	line:342	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DHR12L1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DHR12L1;     \/*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C *\/$/;"	kind:m	line:343	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DHR8R1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DHR8R1;      \/*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 *\/$/;"	kind:m	line:344	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DHR12R2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DHR12R2;     \/*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 *\/$/;"	kind:m	line:345	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DHR12L2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DHR12L2;     \/*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 *\/$/;"	kind:m	line:346	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DHR8R2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DHR8R2;      \/*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C *\/$/;"	kind:m	line:347	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DHR12RD	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DHR12RD;     \/*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 *\/$/;"	kind:m	line:348	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DHR12LD	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DHR12LD;     \/*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 *\/$/;"	kind:m	line:349	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DHR8RD	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DHR8RD;      \/*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 *\/$/;"	kind:m	line:350	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DOR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DOR1;        \/*!< DAC channel1 data output register,                       Address offset: 0x2C *\/$/;"	kind:m	line:351	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DOR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DOR2;        \/*!< DAC channel2 data output register,                       Address offset: 0x30 *\/$/;"	kind:m	line:352	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR;          \/*!< DAC status register,                                     Address offset: 0x34 *\/$/;"	kind:m	line:353	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
CCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR;         \/*!< DAC calibration control register,                        Address offset: 0x38 *\/$/;"	kind:m	line:354	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
MCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t MCR;         \/*!< DAC mode control register,                               Address offset: 0x3C *\/$/;"	kind:m	line:355	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
SHSR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SHSR1;       \/*!< DAC Sample and Hold sample time register 1,              Address offset: 0x40 *\/$/;"	kind:m	line:356	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
SHSR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SHSR2;       \/*!< DAC Sample and Hold sample time register 2,              Address offset: 0x44 *\/$/;"	kind:m	line:357	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
SHHR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SHHR;        \/*!< DAC Sample and Hold hold time register,                  Address offset: 0x48 *\/$/;"	kind:m	line:358	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
SHRR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SHRR;        \/*!< DAC Sample and Hold refresh time register,               Address offset: 0x4C *\/$/;"	kind:m	line:359	scope:struct:__anonfb0795ff0c08	typeref:typename:__IO uint32_t	roles:def
DAC_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} DAC_TypeDef;$/;"	kind:t	line:360	typeref:struct:__anonfb0795ff0c08	roles:def
__anonfb0795ff0d08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:368	roles:def	end:374
IDCODE	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IDCODE;      \/*!< MCU device ID code,                 Address offset: 0x00 *\/$/;"	kind:m	line:369	scope:struct:__anonfb0795ff0d08	typeref:typename:__IO uint32_t	roles:def
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;          \/*!< Debug MCU configuration register,   Address offset: 0x04 *\/$/;"	kind:m	line:370	scope:struct:__anonfb0795ff0d08	typeref:typename:__IO uint32_t	roles:def
APB1FZR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB1FZR1;    \/*!< Debug MCU APB1 freeze register 1,   Address offset: 0x08 *\/$/;"	kind:m	line:371	scope:struct:__anonfb0795ff0d08	typeref:typename:__IO uint32_t	roles:def
APB1FZR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB1FZR2;    \/*!< Debug MCU APB1 freeze register 2,   Address offset: 0x0C *\/$/;"	kind:m	line:372	scope:struct:__anonfb0795ff0d08	typeref:typename:__IO uint32_t	roles:def
APB2FZ	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB2FZ;      \/*!< Debug MCU APB2 freeze register,     Address offset: 0x10 *\/$/;"	kind:m	line:373	scope:struct:__anonfb0795ff0d08	typeref:typename:__IO uint32_t	roles:def
DBGMCU_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} DBGMCU_TypeDef;$/;"	kind:t	line:374	typeref:struct:__anonfb0795ff0d08	roles:def
__anonfb0795ff0e08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:382	roles:def	end:387
CCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR;         \/*!< DMA channel x configuration register        *\/$/;"	kind:m	line:383	scope:struct:__anonfb0795ff0e08	typeref:typename:__IO uint32_t	roles:def
CNDTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CNDTR;       \/*!< DMA channel x number of data register       *\/$/;"	kind:m	line:384	scope:struct:__anonfb0795ff0e08	typeref:typename:__IO uint32_t	roles:def
CPAR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CPAR;        \/*!< DMA channel x peripheral address register   *\/$/;"	kind:m	line:385	scope:struct:__anonfb0795ff0e08	typeref:typename:__IO uint32_t	roles:def
CMAR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CMAR;        \/*!< DMA channel x memory address register       *\/$/;"	kind:m	line:386	scope:struct:__anonfb0795ff0e08	typeref:typename:__IO uint32_t	roles:def
DMA_Channel_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} DMA_Channel_TypeDef;$/;"	kind:t	line:387	typeref:struct:__anonfb0795ff0e08	roles:def
__anonfb0795ff0f08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:390	roles:def	end:393
ISR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ISR;         \/*!< DMA interrupt status register,                 Address offset: 0x00 *\/$/;"	kind:m	line:391	scope:struct:__anonfb0795ff0f08	typeref:typename:__IO uint32_t	roles:def
IFCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IFCR;        \/*!< DMA interrupt flag clear register,             Address offset: 0x04 *\/$/;"	kind:m	line:392	scope:struct:__anonfb0795ff0f08	typeref:typename:__IO uint32_t	roles:def
DMA_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} DMA_TypeDef;$/;"	kind:t	line:393	typeref:struct:__anonfb0795ff0f08	roles:def
__anonfb0795ff1008	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:396	roles:def	end:398
CSELR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CSELR;       \/*!< DMA channel selection register              *\/$/;"	kind:m	line:397	scope:struct:__anonfb0795ff1008	typeref:typename:__IO uint32_t	roles:def
DMA_Request_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} DMA_Request_TypeDef;$/;"	kind:t	line:398	typeref:struct:__anonfb0795ff1008	roles:def
__anonfb0795ff1108	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:409	roles:def	end:424
IMR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IMR1;        \/*!< EXTI Interrupt mask register 1,             Address offset: 0x00 *\/$/;"	kind:m	line:410	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
EMR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t EMR1;        \/*!< EXTI Event mask register 1,                 Address offset: 0x04 *\/$/;"	kind:m	line:411	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
RTSR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RTSR1;       \/*!< EXTI Rising trigger selection register 1,   Address offset: 0x08 *\/$/;"	kind:m	line:412	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
FTSR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t FTSR1;       \/*!< EXTI Falling trigger selection register 1,  Address offset: 0x0C *\/$/;"	kind:m	line:413	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
SWIER1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SWIER1;      \/*!< EXTI Software interrupt event register 1,   Address offset: 0x10 *\/$/;"	kind:m	line:414	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
PR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PR1;         \/*!< EXTI Pending register 1,                    Address offset: 0x14 *\/$/;"	kind:m	line:415	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED1;   \/*!< Reserved, 0x18                                                   *\/$/;"	kind:m	line:416	scope:struct:__anonfb0795ff1108	typeref:typename:uint32_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED2;   \/*!< Reserved, 0x1C                                                   *\/$/;"	kind:m	line:417	scope:struct:__anonfb0795ff1108	typeref:typename:uint32_t	roles:def
IMR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IMR2;        \/*!< EXTI Interrupt mask register 2,             Address offset: 0x20 *\/$/;"	kind:m	line:418	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
EMR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t EMR2;        \/*!< EXTI Event mask register 2,                 Address offset: 0x24 *\/$/;"	kind:m	line:419	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
RTSR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RTSR2;       \/*!< EXTI Rising trigger selection register 2,   Address offset: 0x28 *\/$/;"	kind:m	line:420	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
FTSR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t FTSR2;       \/*!< EXTI Falling trigger selection register 2,  Address offset: 0x2C *\/$/;"	kind:m	line:421	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
SWIER2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SWIER2;      \/*!< EXTI Software interrupt event register 2,   Address offset: 0x30 *\/$/;"	kind:m	line:422	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
PR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PR2;         \/*!< EXTI Pending register 2,                    Address offset: 0x34 *\/$/;"	kind:m	line:423	scope:struct:__anonfb0795ff1108	typeref:typename:__IO uint32_t	roles:def
EXTI_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} EXTI_TypeDef;$/;"	kind:t	line:424	typeref:struct:__anonfb0795ff1108	roles:def
__anonfb0795ff1208	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:432	roles:def	end:442
CSSA	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CSSA;        \/*!< Code Segment Start Address register,              Address offset: 0x00 *\/$/;"	kind:m	line:433	scope:struct:__anonfb0795ff1208	typeref:typename:__IO uint32_t	roles:def
CSL	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CSL;         \/*!< Code Segment Length register,                      Address offset: 0x04 *\/$/;"	kind:m	line:434	scope:struct:__anonfb0795ff1208	typeref:typename:__IO uint32_t	roles:def
NVDSSA	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t NVDSSA;      \/*!< NON volatile data Segment Start Address register,  Address offset: 0x08 *\/$/;"	kind:m	line:435	scope:struct:__anonfb0795ff1208	typeref:typename:__IO uint32_t	roles:def
NVDSL	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t NVDSL;       \/*!< NON volatile data Segment Length register,         Address offset: 0x0C *\/$/;"	kind:m	line:436	scope:struct:__anonfb0795ff1208	typeref:typename:__IO uint32_t	roles:def
VDSSA	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t VDSSA ;      \/*!< Volatile data Segment Start Address register,      Address offset: 0x10 *\/$/;"	kind:m	line:437	scope:struct:__anonfb0795ff1208	typeref:typename:__IO uint32_t	roles:def
VDSL	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t VDSL ;       \/*!< Volatile data Segment Length register,             Address offset: 0x14 *\/$/;"	kind:m	line:438	scope:struct:__anonfb0795ff1208	typeref:typename:__IO uint32_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED1;   \/*!< Reserved1,                                         Address offset: 0x18 *\/$/;"	kind:m	line:439	scope:struct:__anonfb0795ff1208	typeref:typename:uint32_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED2;   \/*!< Reserved2,                                         Address offset: 0x1C *\/$/;"	kind:m	line:440	scope:struct:__anonfb0795ff1208	typeref:typename:uint32_t	roles:def
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR ;         \/*!< Configuration  register,                           Address offset: 0x20 *\/$/;"	kind:m	line:441	scope:struct:__anonfb0795ff1208	typeref:typename:__IO uint32_t	roles:def
FIREWALL_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} FIREWALL_TypeDef;$/;"	kind:t	line:442	typeref:struct:__anonfb0795ff1208	roles:def
__anonfb0795ff1308	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:450	roles:def	end:464
ACR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ACR;              \/*!< FLASH access control register,            Address offset: 0x00 *\/$/;"	kind:m	line:451	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
PDKEYR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PDKEYR;           \/*!< FLASH power down key register,            Address offset: 0x04 *\/$/;"	kind:m	line:452	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
KEYR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t KEYR;             \/*!< FLASH key register,                       Address offset: 0x08 *\/$/;"	kind:m	line:453	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
OPTKEYR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OPTKEYR;          \/*!< FLASH option key register,                Address offset: 0x0C *\/$/;"	kind:m	line:454	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR;               \/*!< FLASH status register,                    Address offset: 0x10 *\/$/;"	kind:m	line:455	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;               \/*!< FLASH control register,                   Address offset: 0x14 *\/$/;"	kind:m	line:456	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
ECCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ECCR;             \/*!< FLASH ECC register,                       Address offset: 0x18 *\/$/;"	kind:m	line:457	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RESERVED1;        \/*!< Reserved1,                                Address offset: 0x1C *\/$/;"	kind:m	line:458	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
OPTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OPTR;             \/*!< FLASH option register,                    Address offset: 0x20 *\/$/;"	kind:m	line:459	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
PCROP1SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PCROP1SR;         \/*!< FLASH bank1 PCROP start address register, Address offset: 0x24 *\/$/;"	kind:m	line:460	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
PCROP1ER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PCROP1ER;         \/*!< FLASH bank1 PCROP end address register,   Address offset: 0x28 *\/$/;"	kind:m	line:461	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
WRP1AR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t WRP1AR;           \/*!< FLASH bank1 WRP area A address register,  Address offset: 0x2C *\/$/;"	kind:m	line:462	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
WRP1BR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t WRP1BR;           \/*!< FLASH bank1 WRP area B address register,  Address offset: 0x30 *\/$/;"	kind:m	line:463	scope:struct:__anonfb0795ff1308	typeref:typename:__IO uint32_t	roles:def
FLASH_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} FLASH_TypeDef;$/;"	kind:t	line:464	typeref:struct:__anonfb0795ff1308	roles:def
__anonfb0795ff1408	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:473	roles:def	end:485
MODER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t MODER;       \/*!< GPIO port mode register,               Address offset: 0x00      *\/$/;"	kind:m	line:474	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t	roles:def
OTYPER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OTYPER;      \/*!< GPIO port output type register,        Address offset: 0x04      *\/$/;"	kind:m	line:475	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t	roles:def
OSPEEDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OSPEEDR;     \/*!< GPIO port output speed register,       Address offset: 0x08      *\/$/;"	kind:m	line:476	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t	roles:def
PUPDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PUPDR;       \/*!< GPIO port pull-up\/pull-down register,  Address offset: 0x0C      *\/$/;"	kind:m	line:477	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t	roles:def
IDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IDR;         \/*!< GPIO port input data register,         Address offset: 0x10      *\/$/;"	kind:m	line:478	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t	roles:def
ODR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ODR;         \/*!< GPIO port output data register,        Address offset: 0x14      *\/$/;"	kind:m	line:479	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t	roles:def
BSRR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BSRR;        \/*!< GPIO port bit set\/reset  register,     Address offset: 0x18      *\/$/;"	kind:m	line:480	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t	roles:def
LCKR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t LCKR;        \/*!< GPIO port configuration lock register, Address offset: 0x1C      *\/$/;"	kind:m	line:481	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t	roles:def
AFR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AFR[2];      \/*!< GPIO alternate function registers,     Address offset: 0x20-0x24 *\/$/;"	kind:m	line:482	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t[2]	roles:def
BRR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BRR;         \/*!< GPIO Bit Reset register,               Address offset: 0x28      *\/$/;"	kind:m	line:483	scope:struct:__anonfb0795ff1408	typeref:typename:__IO uint32_t	roles:def
GPIO_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} GPIO_TypeDef;$/;"	kind:t	line:485	typeref:struct:__anonfb0795ff1408	roles:def
__anonfb0795ff1508	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:493	roles:def	end:505
CR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR1;         \/*!< I2C Control register 1,            Address offset: 0x00 *\/$/;"	kind:m	line:494	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
CR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR2;         \/*!< I2C Control register 2,            Address offset: 0x04 *\/$/;"	kind:m	line:495	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
OAR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OAR1;        \/*!< I2C Own address 1 register,        Address offset: 0x08 *\/$/;"	kind:m	line:496	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
OAR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OAR2;        \/*!< I2C Own address 2 register,        Address offset: 0x0C *\/$/;"	kind:m	line:497	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
TIMINGR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TIMINGR;     \/*!< I2C Timing register,               Address offset: 0x10 *\/$/;"	kind:m	line:498	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
TIMEOUTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TIMEOUTR;    \/*!< I2C Timeout register,              Address offset: 0x14 *\/$/;"	kind:m	line:499	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
ISR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ISR;         \/*!< I2C Interrupt and status register, Address offset: 0x18 *\/$/;"	kind:m	line:500	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
ICR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ICR;         \/*!< I2C Interrupt clear register,      Address offset: 0x1C *\/$/;"	kind:m	line:501	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
PECR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PECR;        \/*!< I2C PEC register,                  Address offset: 0x20 *\/$/;"	kind:m	line:502	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
RXDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RXDR;        \/*!< I2C Receive data register,         Address offset: 0x24 *\/$/;"	kind:m	line:503	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
TXDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TXDR;        \/*!< I2C Transmit data register,        Address offset: 0x28 *\/$/;"	kind:m	line:504	scope:struct:__anonfb0795ff1508	typeref:typename:__IO uint32_t	roles:def
I2C_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} I2C_TypeDef;$/;"	kind:t	line:505	typeref:struct:__anonfb0795ff1508	roles:def
__anonfb0795ff1608	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:512	roles:def	end:518
KR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t KR;          \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	kind:m	line:513	scope:struct:__anonfb0795ff1608	typeref:typename:__IO uint32_t	roles:def
PR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PR;          \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	kind:m	line:514	scope:struct:__anonfb0795ff1608	typeref:typename:__IO uint32_t	roles:def
RLR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RLR;         \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	kind:m	line:515	scope:struct:__anonfb0795ff1608	typeref:typename:__IO uint32_t	roles:def
SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR;          \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	kind:m	line:516	scope:struct:__anonfb0795ff1608	typeref:typename:__IO uint32_t	roles:def
WINR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t WINR;        \/*!< IWDG Window register,    Address offset: 0x10 *\/$/;"	kind:m	line:517	scope:struct:__anonfb0795ff1608	typeref:typename:__IO uint32_t	roles:def
IWDG_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} IWDG_TypeDef;$/;"	kind:t	line:518	typeref:struct:__anonfb0795ff1608	roles:def
__anonfb0795ff1708	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:524	roles:def	end:534
ISR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ISR;         \/*!< LPTIM Interrupt and Status register,                Address offset: 0x00 *\/$/;"	kind:m	line:525	scope:struct:__anonfb0795ff1708	typeref:typename:__IO uint32_t	roles:def
ICR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ICR;         \/*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 *\/$/;"	kind:m	line:526	scope:struct:__anonfb0795ff1708	typeref:typename:__IO uint32_t	roles:def
IER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IER;         \/*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 *\/$/;"	kind:m	line:527	scope:struct:__anonfb0795ff1708	typeref:typename:__IO uint32_t	roles:def
CFGR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CFGR;        \/*!< LPTIM Configuration register,                       Address offset: 0x0C *\/$/;"	kind:m	line:528	scope:struct:__anonfb0795ff1708	typeref:typename:__IO uint32_t	roles:def
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;          \/*!< LPTIM Control register,                             Address offset: 0x10 *\/$/;"	kind:m	line:529	scope:struct:__anonfb0795ff1708	typeref:typename:__IO uint32_t	roles:def
CMP	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CMP;         \/*!< LPTIM Compare register,                             Address offset: 0x14 *\/$/;"	kind:m	line:530	scope:struct:__anonfb0795ff1708	typeref:typename:__IO uint32_t	roles:def
ARR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ARR;         \/*!< LPTIM Autoreload register,                          Address offset: 0x18 *\/$/;"	kind:m	line:531	scope:struct:__anonfb0795ff1708	typeref:typename:__IO uint32_t	roles:def
CNT	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CNT;         \/*!< LPTIM Counter register,                             Address offset: 0x1C *\/$/;"	kind:m	line:532	scope:struct:__anonfb0795ff1708	typeref:typename:__IO uint32_t	roles:def
OR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OR;          \/*!< LPTIM Option register,                              Address offset: 0x20 *\/$/;"	kind:m	line:533	scope:struct:__anonfb0795ff1708	typeref:typename:__IO uint32_t	roles:def
LPTIM_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} LPTIM_TypeDef;$/;"	kind:t	line:534	typeref:struct:__anonfb0795ff1708	roles:def
__anonfb0795ff1808	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:541	roles:def	end:545
CSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CSR;         \/*!< OPAMP control\/status register,                     Address offset: 0x00 *\/$/;"	kind:m	line:542	scope:struct:__anonfb0795ff1808	typeref:typename:__IO uint32_t	roles:def
OTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OTR;         \/*!< OPAMP offset trimming register for normal mode,    Address offset: 0x04 *\/$/;"	kind:m	line:543	scope:struct:__anonfb0795ff1808	typeref:typename:__IO uint32_t	roles:def
LPOTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t LPOTR;       \/*!< OPAMP offset trimming register for low power mode, Address offset: 0x08 *\/$/;"	kind:m	line:544	scope:struct:__anonfb0795ff1808	typeref:typename:__IO uint32_t	roles:def
OPAMP_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} OPAMP_TypeDef;$/;"	kind:t	line:545	typeref:struct:__anonfb0795ff1808	roles:def
__anonfb0795ff1908	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:548	roles:def	end:550
CSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CSR;         \/*!< OPAMP control\/status register, used for bits common to several OPAMP instances, Address offset: 0x00 *\/$/;"	kind:m	line:549	scope:struct:__anonfb0795ff1908	typeref:typename:__IO uint32_t	roles:def
OPAMP_Common_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} OPAMP_Common_TypeDef;$/;"	kind:t	line:550	typeref:struct:__anonfb0795ff1908	roles:def
__anonfb0795ff1a08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:557	roles:def	end:582
CR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR1;   \/*!< PWR power control register 1,        Address offset: 0x00 *\/$/;"	kind:m	line:558	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
CR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR2;   \/*!< PWR power control register 2,        Address offset: 0x04 *\/$/;"	kind:m	line:559	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
CR3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR3;   \/*!< PWR power control register 3,        Address offset: 0x08 *\/$/;"	kind:m	line:560	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
CR4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR4;   \/*!< PWR power control register 4,        Address offset: 0x0C *\/$/;"	kind:m	line:561	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
SR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR1;   \/*!< PWR power status register 1,         Address offset: 0x10 *\/$/;"	kind:m	line:562	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
SR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR2;   \/*!< PWR power status register 2,         Address offset: 0x14 *\/$/;"	kind:m	line:563	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
SCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SCR;   \/*!< PWR power status reset register,     Address offset: 0x18 *\/$/;"	kind:m	line:564	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
RESERVED	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t RESERVED;   \/*!< Reserved,                            Address offset: 0x1C *\/$/;"	kind:m	line:565	scope:struct:__anonfb0795ff1a08	typeref:typename:uint32_t	roles:def
PUCRA	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PUCRA; \/*!< Pull_up control register of portA,   Address offset: 0x20 *\/$/;"	kind:m	line:566	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PDCRA	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PDCRA; \/*!< Pull_Down control register of portA, Address offset: 0x24 *\/$/;"	kind:m	line:567	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PUCRB	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PUCRB; \/*!< Pull_up control register of portB,   Address offset: 0x28 *\/$/;"	kind:m	line:568	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PDCRB	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PDCRB; \/*!< Pull_Down control register of portB, Address offset: 0x2C *\/$/;"	kind:m	line:569	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PUCRC	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PUCRC; \/*!< Pull_up control register of portC,   Address offset: 0x30 *\/$/;"	kind:m	line:570	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PDCRC	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PDCRC; \/*!< Pull_Down control register of portC, Address offset: 0x34 *\/$/;"	kind:m	line:571	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PUCRD	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PUCRD; \/*!< Pull_up control register of portD,   Address offset: 0x38 *\/$/;"	kind:m	line:572	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PDCRD	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PDCRD; \/*!< Pull_Down control register of portD, Address offset: 0x3C *\/$/;"	kind:m	line:573	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PUCRE	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PUCRE; \/*!< Pull_up control register of portE,   Address offset: 0x40 *\/$/;"	kind:m	line:574	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PDCRE	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PDCRE; \/*!< Pull_Down control register of portE, Address offset: 0x44 *\/$/;"	kind:m	line:575	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t RESERVED1;  \/*!< Reserved,                            Address offset: 0x48 *\/$/;"	kind:m	line:576	scope:struct:__anonfb0795ff1a08	typeref:typename:uint32_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t RESERVED2;  \/*!< Reserved,                            Address offset: 0x4C *\/$/;"	kind:m	line:577	scope:struct:__anonfb0795ff1a08	typeref:typename:uint32_t	roles:def
RESERVED3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t RESERVED3;  \/*!< Reserved,                            Address offset: 0x50 *\/$/;"	kind:m	line:578	scope:struct:__anonfb0795ff1a08	typeref:typename:uint32_t	roles:def
RESERVED4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t RESERVED4;  \/*!< Reserved,                            Address offset: 0x54 *\/$/;"	kind:m	line:579	scope:struct:__anonfb0795ff1a08	typeref:typename:uint32_t	roles:def
PUCRH	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PUCRH; \/*!< Pull_up control register of portH,   Address offset: 0x58 *\/$/;"	kind:m	line:580	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PDCRH	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PDCRH; \/*!< Pull_Down control register of portH, Address offset: 0x5C *\/$/;"	kind:m	line:581	scope:struct:__anonfb0795ff1a08	typeref:typename:__IO uint32_t	roles:def
PWR_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} PWR_TypeDef;$/;"	kind:t	line:582	typeref:struct:__anonfb0795ff1a08	roles:def
__anonfb0795ff1b08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:590	roles:def	end:604
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;          \/*!< QUADSPI Control register,                           Address offset: 0x00 *\/$/;"	kind:m	line:591	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
DCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DCR;         \/*!< QUADSPI Device Configuration register,              Address offset: 0x04 *\/$/;"	kind:m	line:592	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR;          \/*!< QUADSPI Status register,                            Address offset: 0x08 *\/$/;"	kind:m	line:593	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
FCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t FCR;         \/*!< QUADSPI Flag Clear register,                        Address offset: 0x0C *\/$/;"	kind:m	line:594	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
DLR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DLR;         \/*!< QUADSPI Data Length register,                       Address offset: 0x10 *\/$/;"	kind:m	line:595	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
CCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR;         \/*!< QUADSPI Communication Configuration register,       Address offset: 0x14 *\/$/;"	kind:m	line:596	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
AR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AR;          \/*!< QUADSPI Address register,                           Address offset: 0x18 *\/$/;"	kind:m	line:597	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
ABR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ABR;         \/*!< QUADSPI Alternate Bytes register,                   Address offset: 0x1C *\/$/;"	kind:m	line:598	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
DR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DR;          \/*!< QUADSPI Data register,                              Address offset: 0x20 *\/$/;"	kind:m	line:599	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
PSMKR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PSMKR;       \/*!< QUADSPI Polling Status Mask register,               Address offset: 0x24 *\/$/;"	kind:m	line:600	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
PSMAR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PSMAR;       \/*!< QUADSPI Polling Status Match register,              Address offset: 0x28 *\/$/;"	kind:m	line:601	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
PIR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PIR;         \/*!< QUADSPI Polling Interval register,                  Address offset: 0x2C *\/$/;"	kind:m	line:602	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
LPTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t LPTR;        \/*!< QUADSPI Low Power Timeout register,                 Address offset: 0x30 *\/$/;"	kind:m	line:603	scope:struct:__anonfb0795ff1b08	typeref:typename:__IO uint32_t	roles:def
QUADSPI_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} QUADSPI_TypeDef;$/;"	kind:t	line:604	typeref:struct:__anonfb0795ff1b08	roles:def
__anonfb0795ff1c08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:612	roles:def	end:652
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;          \/*!< RCC clock control register,                                              Address offset: 0x00 *\/$/;"	kind:m	line:613	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
ICSCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ICSCR;       \/*!< RCC internal clock sources calibration register,                         Address offset: 0x04 *\/$/;"	kind:m	line:614	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
CFGR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CFGR;        \/*!< RCC clock configuration register,                                        Address offset: 0x08 *\/$/;"	kind:m	line:615	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
PLLCFGR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PLLCFGR;     \/*!< RCC system PLL configuration register,                                   Address offset: 0x0C *\/$/;"	kind:m	line:616	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
PLLSAI1CFGR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PLLSAI1CFGR; \/*!< RCC PLL SAI1 configuration register,                                     Address offset: 0x10 *\/$/;"	kind:m	line:617	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RESERVED	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED;    \/*!< Reserved,                                                                Address offset: 0x14 *\/$/;"	kind:m	line:618	scope:struct:__anonfb0795ff1c08	typeref:typename:uint32_t	roles:def
CIER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CIER;        \/*!< RCC clock interrupt enable register,                                     Address offset: 0x18 *\/$/;"	kind:m	line:619	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
CIFR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CIFR;        \/*!< RCC clock interrupt flag register,                                       Address offset: 0x1C *\/$/;"	kind:m	line:620	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
CICR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CICR;        \/*!< RCC clock interrupt clear register,                                      Address offset: 0x20 *\/$/;"	kind:m	line:621	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RESERVED0	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED0;   \/*!< Reserved,                                                                Address offset: 0x24 *\/$/;"	kind:m	line:622	scope:struct:__anonfb0795ff1c08	typeref:typename:uint32_t	roles:def
AHB1RSTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AHB1RSTR;    \/*!< RCC AHB1 peripheral reset register,                                      Address offset: 0x28 *\/$/;"	kind:m	line:623	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
AHB2RSTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AHB2RSTR;    \/*!< RCC AHB2 peripheral reset register,                                      Address offset: 0x2C *\/$/;"	kind:m	line:624	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
AHB3RSTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AHB3RSTR;    \/*!< RCC AHB3 peripheral reset register,                                      Address offset: 0x30 *\/$/;"	kind:m	line:625	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED1;   \/*!< Reserved,                                                                Address offset: 0x34 *\/$/;"	kind:m	line:626	scope:struct:__anonfb0795ff1c08	typeref:typename:uint32_t	roles:def
APB1RSTR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB1RSTR1;   \/*!< RCC APB1 peripheral reset register 1,                                    Address offset: 0x38 *\/$/;"	kind:m	line:627	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
APB1RSTR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB1RSTR2;   \/*!< RCC APB1 peripheral reset register 2,                                    Address offset: 0x3C *\/$/;"	kind:m	line:628	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
APB2RSTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB2RSTR;    \/*!< RCC APB2 peripheral reset register,                                      Address offset: 0x40 *\/$/;"	kind:m	line:629	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED2;   \/*!< Reserved,                                                                Address offset: 0x44 *\/$/;"	kind:m	line:630	scope:struct:__anonfb0795ff1c08	typeref:typename:uint32_t	roles:def
AHB1ENR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AHB1ENR;     \/*!< RCC AHB1 peripheral clocks enable register,                              Address offset: 0x48 *\/$/;"	kind:m	line:631	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
AHB2ENR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AHB2ENR;     \/*!< RCC AHB2 peripheral clocks enable register,                              Address offset: 0x4C *\/$/;"	kind:m	line:632	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
AHB3ENR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AHB3ENR;     \/*!< RCC AHB3 peripheral clocks enable register,                              Address offset: 0x50 *\/$/;"	kind:m	line:633	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RESERVED3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED3;   \/*!< Reserved,                                                                Address offset: 0x54 *\/$/;"	kind:m	line:634	scope:struct:__anonfb0795ff1c08	typeref:typename:uint32_t	roles:def
APB1ENR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB1ENR1;    \/*!< RCC APB1 peripheral clocks enable register 1,                            Address offset: 0x58 *\/$/;"	kind:m	line:635	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
APB1ENR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB1ENR2;    \/*!< RCC APB1 peripheral clocks enable register 2,                            Address offset: 0x5C *\/$/;"	kind:m	line:636	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
APB2ENR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB2ENR;     \/*!< RCC APB2 peripheral clocks enable register,                              Address offset: 0x60 *\/$/;"	kind:m	line:637	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RESERVED4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED4;   \/*!< Reserved,                                                                Address offset: 0x64 *\/$/;"	kind:m	line:638	scope:struct:__anonfb0795ff1c08	typeref:typename:uint32_t	roles:def
AHB1SMENR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AHB1SMENR;   \/*!< RCC AHB1 peripheral clocks enable in sleep and stop modes register,      Address offset: 0x68 *\/$/;"	kind:m	line:639	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
AHB2SMENR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AHB2SMENR;   \/*!< RCC AHB2 peripheral clocks enable in sleep and stop modes register,      Address offset: 0x6C *\/$/;"	kind:m	line:640	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
AHB3SMENR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t AHB3SMENR;   \/*!< RCC AHB3 peripheral clocks enable in sleep and stop modes register,      Address offset: 0x70 *\/$/;"	kind:m	line:641	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RESERVED5	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED5;   \/*!< Reserved,                                                                Address offset: 0x74 *\/$/;"	kind:m	line:642	scope:struct:__anonfb0795ff1c08	typeref:typename:uint32_t	roles:def
APB1SMENR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB1SMENR1;  \/*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 *\/$/;"	kind:m	line:643	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
APB1SMENR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB1SMENR2;  \/*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C *\/$/;"	kind:m	line:644	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
APB2SMENR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t APB2SMENR;   \/*!< RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 *\/$/;"	kind:m	line:645	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RESERVED6	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED6;   \/*!< Reserved,                                                                Address offset: 0x84 *\/$/;"	kind:m	line:646	scope:struct:__anonfb0795ff1c08	typeref:typename:uint32_t	roles:def
CCIPR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCIPR;       \/*!< RCC peripherals independent clock configuration register,                Address offset: 0x88 *\/$/;"	kind:m	line:647	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RESERVED7	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED7;   \/*!< Reserved,                                                                Address offset: 0x8C *\/$/;"	kind:m	line:648	scope:struct:__anonfb0795ff1c08	typeref:typename:uint32_t	roles:def
BDCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BDCR;        \/*!< RCC backup domain control register,                                      Address offset: 0x90 *\/$/;"	kind:m	line:649	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
CSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CSR;         \/*!< RCC clock control & status register,                                     Address offset: 0x94 *\/$/;"	kind:m	line:650	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
CRRCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CRRCR;       \/*!< RCC clock recovery RC register,                                          Address offset: 0x98 *\/$/;"	kind:m	line:651	scope:struct:__anonfb0795ff1c08	typeref:typename:__IO uint32_t	roles:def
RCC_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} RCC_TypeDef;$/;"	kind:t	line:652	typeref:struct:__anonfb0795ff1c08	roles:def
__anonfb0795ff1d08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:659	roles:def	end:712
TR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TR;          \/*!< RTC time register,                                         Address offset: 0x00 *\/$/;"	kind:m	line:660	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
DR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DR;          \/*!< RTC date register,                                         Address offset: 0x04 *\/$/;"	kind:m	line:661	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;          \/*!< RTC control register,                                      Address offset: 0x08 *\/$/;"	kind:m	line:662	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
ISR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ISR;         \/*!< RTC initialization and status register,                    Address offset: 0x0C *\/$/;"	kind:m	line:663	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
PRER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PRER;        \/*!< RTC prescaler register,                                    Address offset: 0x10 *\/$/;"	kind:m	line:664	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
WUTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t WUTR;        \/*!< RTC wakeup timer register,                                 Address offset: 0x14 *\/$/;"	kind:m	line:665	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
reserved	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^       uint32_t reserved;    \/*!< Reserved  *\/$/;"	kind:m	line:666	scope:struct:__anonfb0795ff1d08	typeref:typename:uint32_t	roles:def
ALRMAR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ALRMAR;      \/*!< RTC alarm A register,                                      Address offset: 0x1C *\/$/;"	kind:m	line:667	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
ALRMBR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ALRMBR;      \/*!< RTC alarm B register,                                      Address offset: 0x20 *\/$/;"	kind:m	line:668	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
WPR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t WPR;         \/*!< RTC write protection register,                             Address offset: 0x24 *\/$/;"	kind:m	line:669	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
SSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SSR;         \/*!< RTC sub second register,                                   Address offset: 0x28 *\/$/;"	kind:m	line:670	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
SHIFTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SHIFTR;      \/*!< RTC shift control register,                                Address offset: 0x2C *\/$/;"	kind:m	line:671	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
TSTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TSTR;        \/*!< RTC time stamp time register,                              Address offset: 0x30 *\/$/;"	kind:m	line:672	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
TSDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TSDR;        \/*!< RTC time stamp date register,                              Address offset: 0x34 *\/$/;"	kind:m	line:673	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
TSSSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TSSSR;       \/*!< RTC time-stamp sub second register,                        Address offset: 0x38 *\/$/;"	kind:m	line:674	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
CALR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CALR;        \/*!< RTC calibration register,                                  Address offset: 0x3C *\/$/;"	kind:m	line:675	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
TAMPCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TAMPCR;      \/*!< RTC tamper configuration register,                         Address offset: 0x40 *\/$/;"	kind:m	line:676	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
ALRMASSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ALRMASSR;    \/*!< RTC alarm A sub second register,                           Address offset: 0x44 *\/$/;"	kind:m	line:677	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
ALRMBSSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ALRMBSSR;    \/*!< RTC alarm B sub second register,                           Address offset: 0x48 *\/$/;"	kind:m	line:678	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
OR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OR;          \/*!< RTC option register,                                       Address offset: 0x4C *\/$/;"	kind:m	line:679	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP0R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP0R;       \/*!< RTC backup register 0,                                     Address offset: 0x50 *\/$/;"	kind:m	line:680	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP1R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP1R;       \/*!< RTC backup register 1,                                     Address offset: 0x54 *\/$/;"	kind:m	line:681	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP2R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP2R;       \/*!< RTC backup register 2,                                     Address offset: 0x58 *\/$/;"	kind:m	line:682	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP3R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP3R;       \/*!< RTC backup register 3,                                     Address offset: 0x5C *\/$/;"	kind:m	line:683	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP4R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP4R;       \/*!< RTC backup register 4,                                     Address offset: 0x60 *\/$/;"	kind:m	line:684	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP5R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP5R;       \/*!< RTC backup register 5,                                     Address offset: 0x64 *\/$/;"	kind:m	line:685	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP6R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP6R;       \/*!< RTC backup register 6,                                     Address offset: 0x68 *\/$/;"	kind:m	line:686	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP7R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP7R;       \/*!< RTC backup register 7,                                     Address offset: 0x6C *\/$/;"	kind:m	line:687	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP8R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP8R;       \/*!< RTC backup register 8,                                     Address offset: 0x70 *\/$/;"	kind:m	line:688	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP9R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP9R;       \/*!< RTC backup register 9,                                     Address offset: 0x74 *\/$/;"	kind:m	line:689	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP10R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP10R;      \/*!< RTC backup register 10,                                    Address offset: 0x78 *\/$/;"	kind:m	line:690	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP11R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP11R;      \/*!< RTC backup register 11,                                    Address offset: 0x7C *\/$/;"	kind:m	line:691	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP12R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP12R;      \/*!< RTC backup register 12,                                    Address offset: 0x80 *\/$/;"	kind:m	line:692	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP13R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP13R;      \/*!< RTC backup register 13,                                    Address offset: 0x84 *\/$/;"	kind:m	line:693	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP14R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP14R;      \/*!< RTC backup register 14,                                    Address offset: 0x88 *\/$/;"	kind:m	line:694	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP15R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP15R;      \/*!< RTC backup register 15,                                    Address offset: 0x8C *\/$/;"	kind:m	line:695	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP16R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP16R;      \/*!< RTC backup register 16,                                    Address offset: 0x90 *\/$/;"	kind:m	line:696	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP17R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP17R;      \/*!< RTC backup register 17,                                    Address offset: 0x94 *\/$/;"	kind:m	line:697	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP18R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP18R;      \/*!< RTC backup register 18,                                    Address offset: 0x98 *\/$/;"	kind:m	line:698	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP19R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP19R;      \/*!< RTC backup register 19,                                    Address offset: 0x9C *\/$/;"	kind:m	line:699	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP20R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP20R;      \/*!< RTC backup register 20,                                    Address offset: 0xA0 *\/$/;"	kind:m	line:700	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP21R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP21R;      \/*!< RTC backup register 21,                                    Address offset: 0xA4 *\/$/;"	kind:m	line:701	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP22R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP22R;      \/*!< RTC backup register 22,                                    Address offset: 0xA8 *\/$/;"	kind:m	line:702	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP23R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP23R;      \/*!< RTC backup register 23,                                    Address offset: 0xAC *\/$/;"	kind:m	line:703	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP24R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP24R;      \/*!< RTC backup register 24,                                    Address offset: 0xB0 *\/$/;"	kind:m	line:704	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP25R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP25R;      \/*!< RTC backup register 25,                                    Address offset: 0xB4 *\/$/;"	kind:m	line:705	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP26R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP26R;      \/*!< RTC backup register 26,                                    Address offset: 0xB8 *\/$/;"	kind:m	line:706	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP27R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP27R;      \/*!< RTC backup register 27,                                    Address offset: 0xBC *\/$/;"	kind:m	line:707	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP28R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP28R;      \/*!< RTC backup register 28,                                    Address offset: 0xC0 *\/$/;"	kind:m	line:708	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP29R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP29R;      \/*!< RTC backup register 29,                                    Address offset: 0xC4 *\/$/;"	kind:m	line:709	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP30R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP30R;      \/*!< RTC backup register 30,                                    Address offset: 0xC8 *\/$/;"	kind:m	line:710	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
BKP31R	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BKP31R;      \/*!< RTC backup register 31,                                    Address offset: 0xCC *\/$/;"	kind:m	line:711	scope:struct:__anonfb0795ff1d08	typeref:typename:__IO uint32_t	roles:def
RTC_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} RTC_TypeDef;$/;"	kind:t	line:712	typeref:struct:__anonfb0795ff1d08	roles:def
__anonfb0795ff1e08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:720	roles:def	end:722
GCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t GCR;         \/*!< SAI global configuration register,        Address offset: 0x00 *\/$/;"	kind:m	line:721	scope:struct:__anonfb0795ff1e08	typeref:typename:__IO uint32_t	roles:def
SAI_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} SAI_TypeDef;$/;"	kind:t	line:722	typeref:struct:__anonfb0795ff1e08	roles:def
__anonfb0795ff1f08	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:725	roles:def	end:734
CR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR1;         \/*!< SAI block x configuration register 1,     Address offset: 0x04 *\/$/;"	kind:m	line:726	scope:struct:__anonfb0795ff1f08	typeref:typename:__IO uint32_t	roles:def
CR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR2;         \/*!< SAI block x configuration register 2,     Address offset: 0x08 *\/$/;"	kind:m	line:727	scope:struct:__anonfb0795ff1f08	typeref:typename:__IO uint32_t	roles:def
FRCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t FRCR;        \/*!< SAI block x frame configuration register, Address offset: 0x0C *\/$/;"	kind:m	line:728	scope:struct:__anonfb0795ff1f08	typeref:typename:__IO uint32_t	roles:def
SLOTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SLOTR;       \/*!< SAI block x slot register,                Address offset: 0x10 *\/$/;"	kind:m	line:729	scope:struct:__anonfb0795ff1f08	typeref:typename:__IO uint32_t	roles:def
IMR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IMR;         \/*!< SAI block x interrupt mask register,      Address offset: 0x14 *\/$/;"	kind:m	line:730	scope:struct:__anonfb0795ff1f08	typeref:typename:__IO uint32_t	roles:def
SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR;          \/*!< SAI block x status register,              Address offset: 0x18 *\/$/;"	kind:m	line:731	scope:struct:__anonfb0795ff1f08	typeref:typename:__IO uint32_t	roles:def
CLRFR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CLRFR;       \/*!< SAI block x clear flag register,          Address offset: 0x1C *\/$/;"	kind:m	line:732	scope:struct:__anonfb0795ff1f08	typeref:typename:__IO uint32_t	roles:def
DR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DR;          \/*!< SAI block x data register,                Address offset: 0x20 *\/$/;"	kind:m	line:733	scope:struct:__anonfb0795ff1f08	typeref:typename:__IO uint32_t	roles:def
SAI_Block_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} SAI_Block_TypeDef;$/;"	kind:t	line:734	typeref:struct:__anonfb0795ff1f08	roles:def
__anonfb0795ff2008	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:742	roles:def	end:763
POWER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t POWER;          \/*!< SDMMC power control register,    Address offset: 0x00 *\/$/;"	kind:m	line:743	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
CLKCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CLKCR;          \/*!< SDMMC clock control register,    Address offset: 0x04 *\/$/;"	kind:m	line:744	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
ARG	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ARG;            \/*!< SDMMC argument register,         Address offset: 0x08 *\/$/;"	kind:m	line:745	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
CMD	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CMD;            \/*!< SDMMC command register,          Address offset: 0x0C *\/$/;"	kind:m	line:746	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
RESPCMD	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __I uint32_t  RESPCMD;        \/*!< SDMMC command response register, Address offset: 0x10 *\/$/;"	kind:m	line:747	scope:struct:__anonfb0795ff2008	typeref:typename:__I uint32_t	roles:def
RESP1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __I uint32_t  RESP1;          \/*!< SDMMC response 1 register,       Address offset: 0x14 *\/$/;"	kind:m	line:748	scope:struct:__anonfb0795ff2008	typeref:typename:__I uint32_t	roles:def
RESP2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __I uint32_t  RESP2;          \/*!< SDMMC response 2 register,       Address offset: 0x18 *\/$/;"	kind:m	line:749	scope:struct:__anonfb0795ff2008	typeref:typename:__I uint32_t	roles:def
RESP3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __I uint32_t  RESP3;          \/*!< SDMMC response 3 register,       Address offset: 0x1C *\/$/;"	kind:m	line:750	scope:struct:__anonfb0795ff2008	typeref:typename:__I uint32_t	roles:def
RESP4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __I uint32_t  RESP4;          \/*!< SDMMC response 4 register,       Address offset: 0x20 *\/$/;"	kind:m	line:751	scope:struct:__anonfb0795ff2008	typeref:typename:__I uint32_t	roles:def
DTIMER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DTIMER;         \/*!< SDMMC data timer register,       Address offset: 0x24 *\/$/;"	kind:m	line:752	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
DLEN	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DLEN;           \/*!< SDMMC data length register,      Address offset: 0x28 *\/$/;"	kind:m	line:753	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
DCTRL	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DCTRL;          \/*!< SDMMC data control register,     Address offset: 0x2C *\/$/;"	kind:m	line:754	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
DCOUNT	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __I uint32_t  DCOUNT;         \/*!< SDMMC data counter register,     Address offset: 0x30 *\/$/;"	kind:m	line:755	scope:struct:__anonfb0795ff2008	typeref:typename:__I uint32_t	roles:def
STA	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __I uint32_t  STA;            \/*!< SDMMC status register,           Address offset: 0x34 *\/$/;"	kind:m	line:756	scope:struct:__anonfb0795ff2008	typeref:typename:__I uint32_t	roles:def
ICR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ICR;            \/*!< SDMMC interrupt clear register,  Address offset: 0x38 *\/$/;"	kind:m	line:757	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
MASK	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t MASK;           \/*!< SDMMC mask register,             Address offset: 0x3C *\/$/;"	kind:m	line:758	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
RESERVED0	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED0[2];   \/*!< Reserved, 0x40-0x44                                  *\/$/;"	kind:m	line:759	scope:struct:__anonfb0795ff2008	typeref:typename:uint32_t[2]	roles:def
FIFOCNT	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __I uint32_t  FIFOCNT;        \/*!< SDMMC FIFO counter register,     Address offset: 0x48 *\/$/;"	kind:m	line:760	scope:struct:__anonfb0795ff2008	typeref:typename:__I uint32_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED1[13];  \/*!< Reserved, 0x4C-0x7C                                  *\/$/;"	kind:m	line:761	scope:struct:__anonfb0795ff2008	typeref:typename:uint32_t[13]	roles:def
FIFO	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t FIFO;           \/*!< SDMMC data FIFO register,        Address offset: 0x80 *\/$/;"	kind:m	line:762	scope:struct:__anonfb0795ff2008	typeref:typename:__IO uint32_t	roles:def
SDMMC_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} SDMMC_TypeDef;$/;"	kind:t	line:763	typeref:struct:__anonfb0795ff2008	roles:def
__anonfb0795ff2108	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:771	roles:def	end:779
CR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR1;         \/*!< SPI Control register 1,                              Address offset: 0x00 *\/$/;"	kind:m	line:772	scope:struct:__anonfb0795ff2108	typeref:typename:__IO uint32_t	roles:def
CR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR2;         \/*!< SPI Control register 2,                              Address offset: 0x04 *\/$/;"	kind:m	line:773	scope:struct:__anonfb0795ff2108	typeref:typename:__IO uint32_t	roles:def
SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR;          \/*!< SPI Status register,                                 Address offset: 0x08 *\/$/;"	kind:m	line:774	scope:struct:__anonfb0795ff2108	typeref:typename:__IO uint32_t	roles:def
DR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DR;          \/*!< SPI data register,                                   Address offset: 0x0C *\/$/;"	kind:m	line:775	scope:struct:__anonfb0795ff2108	typeref:typename:__IO uint32_t	roles:def
CRCPR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CRCPR;       \/*!< SPI CRC polynomial register,                         Address offset: 0x10 *\/$/;"	kind:m	line:776	scope:struct:__anonfb0795ff2108	typeref:typename:__IO uint32_t	roles:def
RXCRCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RXCRCR;      \/*!< SPI Rx CRC register,                                 Address offset: 0x14 *\/$/;"	kind:m	line:777	scope:struct:__anonfb0795ff2108	typeref:typename:__IO uint32_t	roles:def
TXCRCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TXCRCR;      \/*!< SPI Tx CRC register,                                 Address offset: 0x18 *\/$/;"	kind:m	line:778	scope:struct:__anonfb0795ff2108	typeref:typename:__IO uint32_t	roles:def
SPI_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} SPI_TypeDef;$/;"	kind:t	line:779	typeref:struct:__anonfb0795ff2108	roles:def
__anonfb0795ff2208	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:787	roles:def	end:798
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;          \/*!< SWPMI Configuration\/Control register,     Address offset: 0x00 *\/$/;"	kind:m	line:788	scope:struct:__anonfb0795ff2208	typeref:typename:__IO uint32_t	roles:def
BRR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BRR;         \/*!< SWPMI bitrate register,                   Address offset: 0x04 *\/$/;"	kind:m	line:789	scope:struct:__anonfb0795ff2208	typeref:typename:__IO uint32_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^    uint32_t  RESERVED1;     \/*!< Reserved, 0x08                                                 *\/$/;"	kind:m	line:790	scope:struct:__anonfb0795ff2208	typeref:typename:uint32_t	roles:def
ISR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ISR;         \/*!< SWPMI Interrupt and Status register,      Address offset: 0x0C *\/$/;"	kind:m	line:791	scope:struct:__anonfb0795ff2208	typeref:typename:__IO uint32_t	roles:def
ICR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ICR;         \/*!< SWPMI Interrupt Flag Clear register,      Address offset: 0x10 *\/$/;"	kind:m	line:792	scope:struct:__anonfb0795ff2208	typeref:typename:__IO uint32_t	roles:def
IER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IER;         \/*!< SWPMI Interrupt Enable register,          Address offset: 0x14 *\/$/;"	kind:m	line:793	scope:struct:__anonfb0795ff2208	typeref:typename:__IO uint32_t	roles:def
RFL	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RFL;         \/*!< SWPMI Receive Frame Length register,      Address offset: 0x18 *\/$/;"	kind:m	line:794	scope:struct:__anonfb0795ff2208	typeref:typename:__IO uint32_t	roles:def
TDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t TDR;         \/*!< SWPMI Transmit data register,             Address offset: 0x1C *\/$/;"	kind:m	line:795	scope:struct:__anonfb0795ff2208	typeref:typename:__IO uint32_t	roles:def
RDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RDR;         \/*!< SWPMI Receive data register,              Address offset: 0x20 *\/$/;"	kind:m	line:796	scope:struct:__anonfb0795ff2208	typeref:typename:__IO uint32_t	roles:def
OR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OR;          \/*!< SWPMI Option register,                    Address offset: 0x24 *\/$/;"	kind:m	line:797	scope:struct:__anonfb0795ff2208	typeref:typename:__IO uint32_t	roles:def
SWPMI_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} SWPMI_TypeDef;$/;"	kind:t	line:798	typeref:struct:__anonfb0795ff2208	roles:def
__anonfb0795ff2308	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:806	roles:def	end:814
MEMRMP	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t MEMRMP;      \/*!< SYSCFG memory remap register,                      Address offset: 0x00      *\/$/;"	kind:m	line:807	scope:struct:__anonfb0795ff2308	typeref:typename:__IO uint32_t	roles:def
CFGR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CFGR1;       \/*!< SYSCFG configuration register 1,                   Address offset: 0x04      *\/$/;"	kind:m	line:808	scope:struct:__anonfb0795ff2308	typeref:typename:__IO uint32_t	roles:def
EXTICR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t EXTICR[4];   \/*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 *\/$/;"	kind:m	line:809	scope:struct:__anonfb0795ff2308	typeref:typename:__IO uint32_t[4]	roles:def
SCSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SCSR;        \/*!< SYSCFG SRAM2 control and status register,          Address offset: 0x18      *\/$/;"	kind:m	line:810	scope:struct:__anonfb0795ff2308	typeref:typename:__IO uint32_t	roles:def
CFGR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CFGR2;       \/*!< SYSCFG configuration register 2,                   Address offset: 0x1C      *\/$/;"	kind:m	line:811	scope:struct:__anonfb0795ff2308	typeref:typename:__IO uint32_t	roles:def
SWPR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SWPR;        \/*!< SYSCFG SRAM2 write protection register,            Address offset: 0x20      *\/$/;"	kind:m	line:812	scope:struct:__anonfb0795ff2308	typeref:typename:__IO uint32_t	roles:def
SKR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SKR;         \/*!< SYSCFG SRAM2 key register,                         Address offset: 0x24      *\/$/;"	kind:m	line:813	scope:struct:__anonfb0795ff2308	typeref:typename:__IO uint32_t	roles:def
SYSCFG_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} SYSCFG_TypeDef;$/;"	kind:t	line:814	typeref:struct:__anonfb0795ff2308	roles:def
__anonfb0795ff2408	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:822	roles:def	end:849
CR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR1;         \/*!< TIM control register 1,                   Address offset: 0x00 *\/$/;"	kind:m	line:823	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR2;         \/*!< TIM control register 2,                   Address offset: 0x04 *\/$/;"	kind:m	line:824	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
SMCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SMCR;        \/*!< TIM slave mode control register,          Address offset: 0x08 *\/$/;"	kind:m	line:825	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
DIER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DIER;        \/*!< TIM DMA\/interrupt enable register,        Address offset: 0x0C *\/$/;"	kind:m	line:826	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR;          \/*!< TIM status register,                      Address offset: 0x10 *\/$/;"	kind:m	line:827	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
EGR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t EGR;         \/*!< TIM event generation register,            Address offset: 0x14 *\/$/;"	kind:m	line:828	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCMR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCMR1;       \/*!< TIM capture\/compare mode register 1,      Address offset: 0x18 *\/$/;"	kind:m	line:829	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCMR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCMR2;       \/*!< TIM capture\/compare mode register 2,      Address offset: 0x1C *\/$/;"	kind:m	line:830	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCER;        \/*!< TIM capture\/compare enable register,      Address offset: 0x20 *\/$/;"	kind:m	line:831	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CNT	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CNT;         \/*!< TIM counter register,                     Address offset: 0x24 *\/$/;"	kind:m	line:832	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
PSC	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t PSC;         \/*!< TIM prescaler,                            Address offset: 0x28 *\/$/;"	kind:m	line:833	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
ARR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ARR;         \/*!< TIM auto-reload register,                 Address offset: 0x2C *\/$/;"	kind:m	line:834	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
RCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RCR;         \/*!< TIM repetition counter register,          Address offset: 0x30 *\/$/;"	kind:m	line:835	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR1;        \/*!< TIM capture\/compare register 1,           Address offset: 0x34 *\/$/;"	kind:m	line:836	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR2;        \/*!< TIM capture\/compare register 2,           Address offset: 0x38 *\/$/;"	kind:m	line:837	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCR3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR3;        \/*!< TIM capture\/compare register 3,           Address offset: 0x3C *\/$/;"	kind:m	line:838	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCR4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR4;        \/*!< TIM capture\/compare register 4,           Address offset: 0x40 *\/$/;"	kind:m	line:839	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
BDTR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BDTR;        \/*!< TIM break and dead-time register,         Address offset: 0x44 *\/$/;"	kind:m	line:840	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
DCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DCR;         \/*!< TIM DMA control register,                 Address offset: 0x48 *\/$/;"	kind:m	line:841	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
DMAR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DMAR;        \/*!< TIM DMA address for full transfer,        Address offset: 0x4C *\/$/;"	kind:m	line:842	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
OR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OR1;         \/*!< TIM option register 1,                    Address offset: 0x50 *\/$/;"	kind:m	line:843	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCMR3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCMR3;       \/*!< TIM capture\/compare mode register 3,      Address offset: 0x54 *\/$/;"	kind:m	line:844	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCR5	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR5;        \/*!< TIM capture\/compare register5,            Address offset: 0x58 *\/$/;"	kind:m	line:845	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
CCR6	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR6;        \/*!< TIM capture\/compare register6,            Address offset: 0x5C *\/$/;"	kind:m	line:846	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
OR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OR2;         \/*!< TIM option register 2,                    Address offset: 0x60 *\/$/;"	kind:m	line:847	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
OR3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t OR3;         \/*!< TIM option register 3,                    Address offset: 0x64 *\/$/;"	kind:m	line:848	scope:struct:__anonfb0795ff2408	typeref:typename:__IO uint32_t	roles:def
TIM_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} TIM_TypeDef;$/;"	kind:t	line:849	typeref:struct:__anonfb0795ff2408	roles:def
__anonfb0795ff2508	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:857	roles:def	end:872
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;            \/*!< TSC control register,                                     Address offset: 0x00 *\/$/;"	kind:m	line:858	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t	roles:def
IER	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IER;           \/*!< TSC interrupt enable register,                            Address offset: 0x04 *\/$/;"	kind:m	line:859	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t	roles:def
ICR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ICR;           \/*!< TSC interrupt clear register,                             Address offset: 0x08 *\/$/;"	kind:m	line:860	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t	roles:def
ISR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ISR;           \/*!< TSC interrupt status register,                            Address offset: 0x0C *\/$/;"	kind:m	line:861	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t	roles:def
IOHCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IOHCR;         \/*!< TSC I\/O hysteresis control register,                      Address offset: 0x10 *\/$/;"	kind:m	line:862	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t	roles:def
RESERVED1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED1;     \/*!< Reserved,                                                 Address offset: 0x14 *\/$/;"	kind:m	line:863	scope:struct:__anonfb0795ff2508	typeref:typename:uint32_t	roles:def
IOASCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IOASCR;        \/*!< TSC I\/O analog switch control register,                   Address offset: 0x18 *\/$/;"	kind:m	line:864	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED2;     \/*!< Reserved,                                                 Address offset: 0x1C *\/$/;"	kind:m	line:865	scope:struct:__anonfb0795ff2508	typeref:typename:uint32_t	roles:def
IOSCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IOSCR;         \/*!< TSC I\/O sampling control register,                        Address offset: 0x20 *\/$/;"	kind:m	line:866	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t	roles:def
RESERVED3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED3;     \/*!< Reserved,                                                 Address offset: 0x24 *\/$/;"	kind:m	line:867	scope:struct:__anonfb0795ff2508	typeref:typename:uint32_t	roles:def
IOCCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IOCCR;         \/*!< TSC I\/O channel control register,                         Address offset: 0x28 *\/$/;"	kind:m	line:868	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t	roles:def
RESERVED4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint32_t      RESERVED4;     \/*!< Reserved,                                                 Address offset: 0x2C *\/$/;"	kind:m	line:869	scope:struct:__anonfb0795ff2508	typeref:typename:uint32_t	roles:def
IOGCSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IOGCSR;        \/*!< TSC I\/O group control status register,                    Address offset: 0x30 *\/$/;"	kind:m	line:870	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t	roles:def
IOGXCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t IOGXCR[7];     \/*!< TSC I\/O group x counter register,                         Address offset: 0x34-4C *\/$/;"	kind:m	line:871	scope:struct:__anonfb0795ff2508	typeref:typename:__IO uint32_t[7]	roles:def
TSC_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} TSC_TypeDef;$/;"	kind:t	line:872	typeref:struct:__anonfb0795ff2508	roles:def
__anonfb0795ff2608	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:879	roles:def	end:895
CR1	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR1;         \/*!< USART Control register 1,                 Address offset: 0x00 *\/$/;"	kind:m	line:880	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint32_t	roles:def
CR2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR2;         \/*!< USART Control register 2,                 Address offset: 0x04 *\/$/;"	kind:m	line:881	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint32_t	roles:def
CR3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR3;         \/*!< USART Control register 3,                 Address offset: 0x08 *\/$/;"	kind:m	line:882	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint32_t	roles:def
BRR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t BRR;         \/*!< USART Baud rate register,                 Address offset: 0x0C *\/$/;"	kind:m	line:883	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint32_t	roles:def
GTPR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint16_t GTPR;        \/*!< USART Guard time and prescaler register,  Address offset: 0x10 *\/$/;"	kind:m	line:884	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint16_t	roles:def
RESERVED2	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint16_t  RESERVED2;       \/*!< Reserved, 0x12                                                 *\/$/;"	kind:m	line:885	scope:struct:__anonfb0795ff2608	typeref:typename:uint16_t	roles:def
RTOR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t RTOR;        \/*!< USART Receiver Time Out register,         Address offset: 0x14 *\/$/;"	kind:m	line:886	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint32_t	roles:def
RQR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint16_t RQR;         \/*!< USART Request register,                   Address offset: 0x18 *\/$/;"	kind:m	line:887	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint16_t	roles:def
RESERVED3	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint16_t  RESERVED3;       \/*!< Reserved, 0x1A                                                 *\/$/;"	kind:m	line:888	scope:struct:__anonfb0795ff2608	typeref:typename:uint16_t	roles:def
ISR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ISR;         \/*!< USART Interrupt and status register,      Address offset: 0x1C *\/$/;"	kind:m	line:889	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint32_t	roles:def
ICR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t ICR;         \/*!< USART Interrupt flag Clear register,      Address offset: 0x20 *\/$/;"	kind:m	line:890	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint32_t	roles:def
RDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint16_t RDR;         \/*!< USART Receive Data register,              Address offset: 0x24 *\/$/;"	kind:m	line:891	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint16_t	roles:def
RESERVED4	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint16_t  RESERVED4;       \/*!< Reserved, 0x26                                                 *\/$/;"	kind:m	line:892	scope:struct:__anonfb0795ff2608	typeref:typename:uint16_t	roles:def
TDR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint16_t TDR;         \/*!< USART Transmit Data register,             Address offset: 0x28 *\/$/;"	kind:m	line:893	scope:struct:__anonfb0795ff2608	typeref:typename:__IO uint16_t	roles:def
RESERVED5	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  uint16_t  RESERVED5;       \/*!< Reserved, 0x2A                                                 *\/$/;"	kind:m	line:894	scope:struct:__anonfb0795ff2608	typeref:typename:uint16_t	roles:def
USART_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} USART_TypeDef;$/;"	kind:t	line:895	typeref:struct:__anonfb0795ff2608	roles:def
__anonfb0795ff2708	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:902	roles:def	end:905
CSR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CSR;         \/*!< VREFBUF control and status register,         Address offset: 0x00 *\/$/;"	kind:m	line:903	scope:struct:__anonfb0795ff2708	typeref:typename:__IO uint32_t	roles:def
CCR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CCR;         \/*!< VREFBUF calibration and control register,    Address offset: 0x04 *\/$/;"	kind:m	line:904	scope:struct:__anonfb0795ff2708	typeref:typename:__IO uint32_t	roles:def
VREFBUF_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} VREFBUF_TypeDef;$/;"	kind:t	line:905	typeref:struct:__anonfb0795ff2708	roles:def
__anonfb0795ff2808	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:912	roles:def	end:916
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;          \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	kind:m	line:913	scope:struct:__anonfb0795ff2808	typeref:typename:__IO uint32_t	roles:def
CFR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CFR;         \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	kind:m	line:914	scope:struct:__anonfb0795ff2808	typeref:typename:__IO uint32_t	roles:def
SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR;          \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	kind:m	line:915	scope:struct:__anonfb0795ff2808	typeref:typename:__IO uint32_t	roles:def
WWDG_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} WWDG_TypeDef;$/;"	kind:t	line:916	typeref:struct:__anonfb0795ff2808	roles:def
__anonfb0795ff2908	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^{$/;"	kind:s	line:923	roles:def	end:927
CR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t CR;  \/*!< RNG control register, Address offset: 0x00 *\/$/;"	kind:m	line:924	scope:struct:__anonfb0795ff2908	typeref:typename:__IO uint32_t	roles:def
SR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t SR;  \/*!< RNG status register,  Address offset: 0x04 *\/$/;"	kind:m	line:925	scope:struct:__anonfb0795ff2908	typeref:typename:__IO uint32_t	roles:def
DR	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^  __IO uint32_t DR;  \/*!< RNG data register,    Address offset: 0x08 *\/$/;"	kind:m	line:926	scope:struct:__anonfb0795ff2908	typeref:typename:__IO uint32_t	roles:def
RNG_TypeDef	targets\\STM32L431_BearPi\\Inc\\stm32l431xx.h	/^} RNG_TypeDef;$/;"	kind:t	line:927	typeref:struct:__anonfb0795ff2908	roles:def
FlagStatus	targets\\STM32L431_BearPi\\Inc\\stm32l4xx.h	/^} FlagStatus, ITStatus;$/;"	kind:t	line:193	typeref:enum:__anon2d848bfb0103	roles:def
ITStatus	targets\\STM32L431_BearPi\\Inc\\stm32l4xx.h	/^} FlagStatus, ITStatus;$/;"	kind:t	line:193	typeref:enum:__anon2d848bfb0103	roles:def
FunctionalState	targets\\STM32L431_BearPi\\Inc\\stm32l4xx.h	/^} FunctionalState;$/;"	kind:t	line:199	typeref:enum:__anon2d848bfb0203	roles:def
ErrorStatus	targets\\STM32L431_BearPi\\Inc\\stm32l4xx.h	/^} ErrorStatus;$/;"	kind:t	line:206	typeref:enum:__anon2d848bfb0303	roles:def
SystemCoreClock	targets\\STM32L431_BearPi\\Inc\\system_stm32l4xx.h	/^extern uint32_t SystemCoreClock;            \/*!< System Clock Frequency (Core Clock) *\/$/;"	kind:x	line:74	typeref:typename:uint32_t	roles:def
AHBPrescTable	targets\\STM32L431_BearPi\\Inc\\system_stm32l4xx.h	/^extern const uint8_t  AHBPrescTable[16];    \/*!< AHB prescalers table values *\/$/;"	kind:x	line:76	typeref:typename:const uint8_t[16]	roles:def
APBPrescTable	targets\\STM32L431_BearPi\\Inc\\system_stm32l4xx.h	/^extern const uint8_t  APBPrescTable[8];     \/*!< APB prescalers table values *\/$/;"	kind:x	line:77	typeref:typename:const uint8_t[8]	roles:def
MSIRangeTable	targets\\STM32L431_BearPi\\Inc\\system_stm32l4xx.h	/^extern const uint32_t MSIRangeTable[12];    \/*!< MSI ranges table values     *\/$/;"	kind:x	line:78	typeref:typename:const uint32_t[12]	roles:def
hlpuart1	targets\\STM32L431_BearPi\\Inc\\usart.h	/^extern UART_HandleTypeDef hlpuart1;$/;"	kind:x	line:53	typeref:typename:UART_HandleTypeDef	roles:def
huart1	targets\\STM32L431_BearPi\\Inc\\usart.h	/^extern UART_HandleTypeDef huart1;$/;"	kind:x	line:54	typeref:typename:UART_HandleTypeDef	roles:def
huart2	targets\\STM32L431_BearPi\\Inc\\usart.h	/^extern UART_HandleTypeDef huart2;$/;"	kind:x	line:55	typeref:typename:UART_HandleTypeDef	roles:def
huart3	targets\\STM32L431_BearPi\\Inc\\usart.h	/^extern UART_HandleTypeDef huart3;$/;"	kind:x	line:56	typeref:typename:UART_HandleTypeDef	roles:def
Image$$RW_IRAM1$$ZI$$Limit	targets\\STM32L431_BearPi\\Src\\main.c	/^extern char Image$$RW_IRAM1$$ZI$$Limit [];$/;"	kind:x	line:44	typeref:typename:char[]	roles:def
Image$$ARM_LIB_STACKHEAP$$Base	targets\\STM32L431_BearPi\\Src\\main.c	/^extern char Image$$ARM_LIB_STACKHEAP$$Base [];$/;"	kind:x	line:45	typeref:typename:char[]	roles:def
__los_heap_addr_start__	targets\\STM32L431_BearPi\\Src\\main.c	/^extern char __los_heap_addr_start__ [];$/;"	kind:x	line:47	typeref:typename:char[]	roles:def
__los_heap_addr_end__	targets\\STM32L431_BearPi\\Src\\main.c	/^extern char __los_heap_addr_end__ [];$/;"	kind:x	line:48	typeref:typename:char[]	roles:def
huart1	targets\\STM32L431_BearPi\\Src\\stm32l4xx_it.c	/^extern UART_HandleTypeDef huart1;$/;"	kind:x	line:43	typeref:typename:UART_HandleTypeDef	roles:def
huart2	targets\\STM32L431_BearPi\\Src\\stm32l4xx_it.c	/^extern UART_HandleTypeDef huart2;$/;"	kind:x	line:44	typeref:typename:UART_HandleTypeDef	roles:def
huart3	targets\\STM32L431_BearPi\\Src\\stm32l4xx_it.c	/^extern UART_HandleTypeDef huart3;$/;"	kind:x	line:45	typeref:typename:UART_HandleTypeDef	roles:def
atio_cb	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^struct atio_cb$/;"	kind:s	line:53	file:	roles:def	end:68
w_next	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned short        w_next;    \/\/the next position to be write$/;"	kind:m	line:55	scope:struct:atio_cb	typeref:typename:unsigned short	file:	roles:def
rcvsync	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    osal_semp_t           rcvsync;   \/\/if a frame has been written to the ring, then active it$/;"	kind:m	line:56	scope:struct:atio_cb	typeref:typename:osal_semp_t	file:	roles:def
rcvring	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    tag_ring_buffer_t     rcvring;$/;"	kind:m	line:57	scope:struct:atio_cb	typeref:typename:tag_ring_buffer_t	file:	roles:def
rcvbuf	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned char         rcvbuf[CN_RCVBUF_LEN];$/;"	kind:m	line:58	scope:struct:atio_cb	typeref:typename:unsigned char[]	file:	roles:def
rcvringmem	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned char         rcvringmem[CN_RCVMEM_LEN];$/;"	kind:m	line:59	scope:struct:atio_cb	typeref:typename:unsigned char[]	file:	roles:def
rframeover	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned int          rframeover; \/\/how many times the frame has been over the max length$/;"	kind:m	line:61	scope:struct:atio_cb	typeref:typename:unsigned int	file:	roles:def
rframedrop	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned int          rframedrop; \/\/how many frame has been droped for memmory$/;"	kind:m	line:62	scope:struct:atio_cb	typeref:typename:unsigned int	file:	roles:def
sndlen	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned int          sndlen;     \/\/how many bytes has been sent$/;"	kind:m	line:63	scope:struct:atio_cb	typeref:typename:unsigned int	file:	roles:def
rcvlen	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned int          rcvlen;     \/\/how many bytes has been received$/;"	kind:m	line:64	scope:struct:atio_cb	typeref:typename:unsigned int	file:	roles:def
sndframe	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned int          sndframe;   \/\/how many frame has been sent$/;"	kind:m	line:65	scope:struct:atio_cb	typeref:typename:unsigned int	file:	roles:def
rcvframe	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned int          rcvframe;   \/\/how many frame has been received$/;"	kind:m	line:66	scope:struct:atio_cb	typeref:typename:unsigned int	file:	roles:def
rcvringrst	targets\\STM32L431_BearPi\\uart_at\\uart_at.c	/^    unsigned int          rcvringrst; \/\/how many times the receive ring has been reset$/;"	kind:m	line:67	scope:struct:atio_cb	typeref:typename:unsigned int	file:	roles:def
