// Seed: 1357139496
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  wire id_4;
  assign id_1 = id_3;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (id_4);
  assign id_1 = -1;
  wire id_5;
endmodule
module module_2 #(
    parameter id_39 = 32'd70,
    parameter id_40 = 32'd37,
    parameter id_41 = 32'd53,
    parameter id_42 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34#(
        .id_35(1'b0),
        .id_36(id_37 && id_38[_id_39[(_id_40) : _id_41[_id_42]]]),
        .id_43(1),
        .id_44(id_40)
    ),
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54
);
  output wire id_44;
  input wire id_43;
  output wire _id_42;
  output wire _id_41;
  input wire _id_40;
  input wire _id_39;
  output wire id_38;
  output wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  inout wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_28 = 1;
  genvar id_55;
  wire id_56, id_57;
  wire id_58;
  module_0 modCall_1 (id_46);
  wire id_59;
  assign id_26 = -1;
endmodule
