/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_6z ? celloutsig_1_1z : celloutsig_1_2z[0];
  assign celloutsig_0_4z = celloutsig_0_3z ? in_data[27] : celloutsig_0_0z[0];
  assign celloutsig_1_8z = !(celloutsig_1_0z[3] ? celloutsig_1_7z : celloutsig_1_1z);
  assign celloutsig_0_19z = !(celloutsig_0_0z[0] ? celloutsig_0_1z : celloutsig_0_7z);
  assign celloutsig_0_31z = ~(celloutsig_0_29z | celloutsig_0_26z);
  assign celloutsig_0_32z = ~(celloutsig_0_26z | celloutsig_0_8z[8]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z[1] | celloutsig_1_2z[0]);
  assign celloutsig_0_5z = ~(_00_ | celloutsig_0_1z);
  assign celloutsig_0_24z = ~(celloutsig_0_23z | celloutsig_0_12z);
  assign celloutsig_1_9z = ~celloutsig_1_1z;
  assign celloutsig_0_7z = ~celloutsig_0_6z;
  assign celloutsig_0_20z = ~celloutsig_0_4z;
  assign celloutsig_1_1z = ~(in_data[168] ^ celloutsig_1_0z[1]);
  assign celloutsig_1_12z = ~(in_data[137] ^ in_data[163]);
  assign celloutsig_1_19z = ~(celloutsig_1_17z ^ celloutsig_1_12z);
  assign celloutsig_0_26z = ~(celloutsig_0_17z ^ celloutsig_0_7z);
  reg [2:0] _18_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 3'h0;
    else _18_ <= celloutsig_0_0z;
  assign { _01_[2], _00_, _01_[0] } = _18_;
  assign celloutsig_0_0z = in_data[79:77] & in_data[56:54];
  assign celloutsig_0_33z = { celloutsig_0_28z[3], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_31z } & { celloutsig_0_25z[3:0], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[166:161] & in_data[158:153];
  assign celloutsig_1_18z = { celloutsig_1_2z[3:1], celloutsig_1_2z, celloutsig_1_2z } & { in_data[159:151], celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_5z } & { celloutsig_0_8z[4:1], celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_21z = { in_data[75:62], celloutsig_0_9z } & { in_data[29:23], celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_1_3z = { celloutsig_1_0z[5:1], celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[4:0] };
  assign celloutsig_0_16z = celloutsig_0_10z[7:4] / { 1'h1, celloutsig_0_14z[4:2] };
  assign celloutsig_0_28z = { celloutsig_0_1z, _01_[2], _00_, _01_[0], celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_24z } / { 1'h1, in_data[18:17], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_22z };
  assign celloutsig_0_13z = celloutsig_0_10z[5:3] == { celloutsig_0_10z[4:3], celloutsig_0_9z };
  assign celloutsig_0_3z = in_data[56:45] === in_data[33:22];
  assign celloutsig_0_29z = { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_10z } === { celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_1_17z = { celloutsig_1_3z[3:2], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_16z } > { celloutsig_1_3z[2:0], celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_6z = { in_data[22], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z } && { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_0z, _01_[2], _00_, _01_[0], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_6z } && celloutsig_0_21z[3:1];
  assign celloutsig_1_6z = { celloutsig_1_0z[3:0], celloutsig_1_1z } < celloutsig_1_2z;
  assign celloutsig_0_12z = celloutsig_0_10z[9:2] < { celloutsig_0_0z[2:1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_14z[6:3] < celloutsig_0_15z[3:0];
  assign celloutsig_0_23z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z } < { celloutsig_0_14z[10:6], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_17z, celloutsig_0_8z } < { celloutsig_0_10z[4:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_5z & ~(celloutsig_1_8z);
  assign celloutsig_1_11z = celloutsig_1_3z[3] & ~(celloutsig_1_0z[0]);
  assign celloutsig_0_11z = celloutsig_0_5z & ~(celloutsig_0_5z);
  assign celloutsig_0_17z = celloutsig_0_5z & ~(celloutsig_0_16z[0]);
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_5z } * { in_data[27:24], celloutsig_0_22z };
  assign celloutsig_0_8z = in_data[70:62] << { in_data[14:12], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_14z = { _01_[2], _00_, _01_[0], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z } << { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, _01_[2], _00_, _01_[0], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_10z = in_data[92:83] >> { celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[128:124] ^ { celloutsig_1_0z[3:0], celloutsig_1_1z };
  assign celloutsig_1_16z = ~((celloutsig_1_9z & celloutsig_1_11z) | (celloutsig_1_0z[3] & celloutsig_1_8z));
  assign celloutsig_0_9z = ~((in_data[89] & celloutsig_0_0z[2]) | (celloutsig_0_7z & celloutsig_0_8z[1]));
  assign celloutsig_0_1z = ~((in_data[57] & celloutsig_0_0z[1]) | (in_data[17] & in_data[14]));
  assign _01_[1] = _00_;
  assign { out_data[140:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
