<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab7_projects.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DCM_50M.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSD_1dig.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bin2BCD3en.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lab6_experimen3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment5_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment6_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment7_1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment7_2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab7_shiftreg4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab7_shiftreg4.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab7_shiftreg4.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab7_shiftreg4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_shiftreg4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab7_shiftreg4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab7_shiftreg4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab7_shiftreg4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab7_shiftreg4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab7_shiftreg4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab7_shiftreg4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab7_shiftreg4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab7_shiftreg4.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lab7_shiftreg4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab7_shiftreg4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab7_shiftreg4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="lab7_shiftreg4.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab7_shiftreg4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab7_shiftreg4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab7_shiftreg4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_shiftreg4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab7_shiftreg4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab7_shiftreg4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_shiftreg4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab7_shiftreg4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7_shiftreg4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7_shiftreg4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab7_shiftreg4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab7_shiftreg4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7_shiftreg4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab7_shiftreg4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab7_shiftreg4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab7_shiftreg4_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab7_shiftreg4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7_shiftreg4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4SSD.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sel_strobeB.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520962736" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1520962736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520962738" xil_pn:in_ck="-812596881134399003" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1320120755986742243" xil_pn:start_ts="1520962736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="lab7_shiftreg4.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1520962738" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3393367047021597971" xil_pn:start_ts="1520962738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520962738" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1520962738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520962738" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3579393028648215195" xil_pn:start_ts="1520962738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520962738" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1520962738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1520962738" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9109715478161482679" xil_pn:start_ts="1520962738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1520962748" xil_pn:in_ck="-1631402724703210603" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5061845576066950275" xil_pn:start_ts="1520962738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab7_shiftreg4.jhd"/>
      <outfile xil_pn:name="lab7_shiftreg4.lso"/>
      <outfile xil_pn:name="lab7_shiftreg4.ngc"/>
      <outfile xil_pn:name="lab7_shiftreg4.ngr"/>
      <outfile xil_pn:name="lab7_shiftreg4.prj"/>
      <outfile xil_pn:name="lab7_shiftreg4.stx"/>
      <outfile xil_pn:name="lab7_shiftreg4.syr"/>
      <outfile xil_pn:name="lab7_shiftreg4.xst"/>
      <outfile xil_pn:name="lab7_shiftreg4_vhdl.prj"/>
      <outfile xil_pn:name="lab7_shiftreg4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1520962748" xil_pn:in_ck="5638735442663145392" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6012549183759948567" xil_pn:start_ts="1520962748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1520962754" xil_pn:in_ck="-5856107130140320821" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="786460304512209306" xil_pn:start_ts="1520962748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab7_shiftreg4.bld"/>
      <outfile xil_pn:name="lab7_shiftreg4.ngd"/>
      <outfile xil_pn:name="lab7_shiftreg4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1520962758" xil_pn:in_ck="-2675331158950739444" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1520962754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab7_shiftreg4.pcf"/>
      <outfile xil_pn:name="lab7_shiftreg4_map.map"/>
      <outfile xil_pn:name="lab7_shiftreg4_map.mrp"/>
      <outfile xil_pn:name="lab7_shiftreg4_map.ncd"/>
      <outfile xil_pn:name="lab7_shiftreg4_map.ngm"/>
      <outfile xil_pn:name="lab7_shiftreg4_map.xrpt"/>
      <outfile xil_pn:name="lab7_shiftreg4_summary.xml"/>
      <outfile xil_pn:name="lab7_shiftreg4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1520962764" xil_pn:in_ck="-4561567450933729691" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1520962758">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab7_shiftreg4.ncd"/>
      <outfile xil_pn:name="lab7_shiftreg4.pad"/>
      <outfile xil_pn:name="lab7_shiftreg4.par"/>
      <outfile xil_pn:name="lab7_shiftreg4.unroutes"/>
      <outfile xil_pn:name="lab7_shiftreg4.xpi"/>
      <outfile xil_pn:name="lab7_shiftreg4_pad.csv"/>
      <outfile xil_pn:name="lab7_shiftreg4_pad.txt"/>
      <outfile xil_pn:name="lab7_shiftreg4_par.xrpt"/>
    </transform>
  </transforms>

</generated_project>
