#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17d1410 .scope module, "spiMemory" "spiMemory" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /INPUT 1 "fault_pin"
    .port_info 6 /OUTPUT 4 "leds"
v0x1814680_0 .net "ADDR_WE", 0 0, v0x1812860_0;  1 drivers
o0x7fcef4ed2ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1814790_0 .net "CS_conditioned", 0 0, o0x7fcef4ed2ac8;  0 drivers
v0x1814850_0 .net "DM_WE", 0 0, v0x1812a10_0;  1 drivers
v0x1814940_0 .net "MISO_BUFF", 0 0, v0x1812ae0_0;  1 drivers
v0x1814a30_0 .net "MOSI_conditioned", 0 0, v0x1810090_0;  1 drivers
v0x1814b70_0 .net "Paralell_out", 7 0, L_0x18158d0;  1 drivers
RS_0x7fcef4ed20a8 .resolv tri, v0x180f0e0_0, v0x1810d20_0;
v0x1814c10_0 .net8 "SCLK_neeg", 0 0, RS_0x7fcef4ed20a8;  2 drivers
RS_0x7fcef4ed2108 .resolv tri, v0x180f2b0_0, v0x1810ee0_0;
v0x1814cb0_0 .net8 "SCLK_poeg", 0 0, RS_0x7fcef4ed2108;  2 drivers
v0x1814de0_0 .net "SR_WE", 0 0, v0x1812bb0_0;  1 drivers
v0x1814f10_0 .net "Serial_out", 0 0, L_0x18157a0;  1 drivers
v0x1814fb0_0 .net "address_out", 7 0, v0x1811670_0;  1 drivers
o0x7fcef4ed2018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1815050_0 .net "clk", 0 0, o0x7fcef4ed2018;  0 drivers
o0x7fcef4ed2f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x18150f0_0 .net "cs_pin", 0 0, o0x7fcef4ed2f48;  0 drivers
v0x1815190_0 .net "dff_out", 0 0, v0x1811e20_0;  1 drivers
o0x7fcef4ed2f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1815230_0 .net "fault_pin", 0 0, o0x7fcef4ed2f78;  0 drivers
o0x7fcef4ed2fa8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x18152d0_0 .net "leds", 3 0, o0x7fcef4ed2fa8;  0 drivers
v0x1815390_0 .net "memory_out", 7 0, v0x1813850_0;  1 drivers
v0x1815540_0 .net "miso_pin", 0 0, L_0x1815b50;  1 drivers
o0x7fcef4ed2468 .functor BUFZ 1, C4<z>; HiZ drive
v0x18155e0_0 .net "mosi_pin", 0 0, o0x7fcef4ed2468;  0 drivers
o0x7fcef4ed20d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1815680_0 .net "sclk_pin", 0 0, o0x7fcef4ed20d8;  0 drivers
L_0x1815a10 .part L_0x18158d0, 0, 1;
L_0x1815ab0 .part v0x1811670_0, 0, 7;
S_0x17f1470 .scope module, "CS" "inputconditioner" 2 51, 3 8 0, S_0x17d1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x17e8110 .param/l "counterwidth" 0 3 17, +C4<00000000000000000000000000000011>;
P_0x17e8150 .param/l "waittime" 0 3 18, +C4<00000000000000000000000000000011>;
v0x17cf650_0 .net "clk", 0 0, o0x7fcef4ed2018;  alias, 0 drivers
v0x180ef30_0 .var "conditioned", 0 0;
v0x180eff0_0 .var "counter", 2 0;
v0x180f0e0_0 .var "negativeedge", 0 0;
v0x180f1a0_0 .net "noisysignal", 0 0, o0x7fcef4ed20d8;  alias, 0 drivers
v0x180f2b0_0 .var "positiveedge", 0 0;
v0x180f370_0 .var "synchronizer0", 0 0;
v0x180f430_0 .var "synchronizer1", 0 0;
E_0x17f07a0 .event posedge, v0x17cf650_0;
S_0x180f590 .scope module, "MISObuffer" "MISObuffer" 2 107, 4 5 0, S_0x17d1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "q"
o0x7fcef4ed2288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x180f7d0_0 name=_s0
v0x180f8d0_0 .net "d", 0 0, L_0x18157a0;  alias, 1 drivers
v0x180f990_0 .net "enable", 0 0, v0x1812ae0_0;  alias, 1 drivers
v0x180fa30_0 .net "q", 0 0, L_0x1815b50;  alias, 1 drivers
L_0x1815b50 .functor MUXZ 1, o0x7fcef4ed2288, L_0x18157a0, v0x1812ae0_0, C4<>;
S_0x180fb70 .scope module, "MOSI" "inputconditioner" 2 33, 3 8 0, S_0x17d1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x180fd70 .param/l "counterwidth" 0 3 17, +C4<00000000000000000000000000000011>;
P_0x180fdb0 .param/l "waittime" 0 3 18, +C4<00000000000000000000000000000011>;
v0x180ffc0_0 .net "clk", 0 0, o0x7fcef4ed2018;  alias, 0 drivers
v0x1810090_0 .var "conditioned", 0 0;
v0x1810130_0 .var "counter", 2 0;
v0x1810200_0 .var "negativeedge", 0 0;
v0x18102c0_0 .net "noisysignal", 0 0, o0x7fcef4ed2468;  alias, 0 drivers
v0x18103d0_0 .var "positiveedge", 0 0;
v0x1810490_0 .var "synchronizer0", 0 0;
v0x1810550_0 .var "synchronizer1", 0 0;
S_0x18106b0 .scope module, "SCLK" "inputconditioner" 2 42, 3 8 0, S_0x17d1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1810880 .param/l "counterwidth" 0 3 17, +C4<00000000000000000000000000000011>;
P_0x18108c0 .param/l "waittime" 0 3 18, +C4<00000000000000000000000000000011>;
v0x1810af0_0 .net "clk", 0 0, o0x7fcef4ed2018;  alias, 0 drivers
v0x1810be0_0 .var "conditioned", 0 0;
v0x1810c80_0 .var "counter", 2 0;
v0x1810d20_0 .var "negativeedge", 0 0;
v0x1810df0_0 .net "noisysignal", 0 0, o0x7fcef4ed20d8;  alias, 0 drivers
v0x1810ee0_0 .var "positiveedge", 0 0;
v0x1810fb0_0 .var "synchronizer0", 0 0;
v0x1811050_0 .var "synchronizer1", 0 0;
S_0x18111a0 .scope module, "addresslatch" "addresslatch" 2 91, 5 1 0, S_0x17d1410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "q"
    .port_info 1 /INPUT 8 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x18113c0 .param/l "W" 0 5 2, +C4<00000000000000000000000000001000>;
v0x18114d0_0 .net "clk", 0 0, o0x7fcef4ed2018;  alias, 0 drivers
v0x1811590_0 .net "d", 7 0, L_0x18158d0;  alias, 1 drivers
v0x1811670_0 .var "q", 7 0;
v0x1811760_0 .net "wrenable", 0 0, v0x1812860_0;  alias, 1 drivers
S_0x18118d0 .scope module, "dff" "dff" 2 99, 6 5 0, S_0x17d1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
v0x1811b10_0 .net "clk", 0 0, o0x7fcef4ed2018;  alias, 0 drivers
v0x1811c60_0 .net "d", 0 0, L_0x18157a0;  alias, 1 drivers
v0x1811d50_0 .net8 "enable", 0 0, RS_0x7fcef4ed20a8;  alias, 2 drivers
v0x1811e20_0 .var "q", 0 0;
S_0x1811f00 .scope module, "fsm" "finitestatemachine" 2 71, 7 4 0, S_0x17d1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cs"
    .port_info 1 /INPUT 1 "sclk"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /OUTPUT 1 "MISO_BUFF"
    .port_info 4 /OUTPUT 1 "DM_WE"
    .port_info 5 /OUTPUT 1 "ADDR_WE"
    .port_info 6 /OUTPUT 1 "SR_WE"
P_0x18120d0 .param/l "STATE_Done" 1 7 26, +C4<00000000000000000000000000000111>;
P_0x1812110 .param/l "STATE_Get" 1 7 19, +C4<00000000000000000000000000000000>;
P_0x1812150 .param/l "STATE_Got" 1 7 20, +C4<00000000000000000000000000000001>;
P_0x1812190 .param/l "STATE_Read1" 1 7 21, +C4<00000000000000000000000000000010>;
P_0x18121d0 .param/l "STATE_Read2" 1 7 22, +C4<00000000000000000000000000000011>;
P_0x1812210 .param/l "STATE_Read3" 1 7 23, +C4<00000000000000000000000000000100>;
P_0x1812250 .param/l "STATE_Write1" 1 7 24, +C4<00000000000000000000000000000101>;
P_0x1812290 .param/l "STATE_Write2" 1 7 25, +C4<00000000000000000000000000000110>;
v0x1812860_0 .var "ADDR_WE", 0 0;
v0x1812950_0 .var "CurrentState", 2 0;
v0x1812a10_0 .var "DM_WE", 0 0;
v0x1812ae0_0 .var "MISO_BUFF", 0 0;
v0x1812bb0_0 .var "SR_WE", 0 0;
v0x1812ca0_0 .var "counter", 3 0;
v0x1812d80_0 .net "cs", 0 0, o0x7fcef4ed2ac8;  alias, 0 drivers
v0x1812e40_0 .net "rw", 0 0, L_0x1815a10;  1 drivers
v0x1812f00_0 .net8 "sclk", 0 0, RS_0x7fcef4ed2108;  alias, 2 drivers
E_0x18126f0 .event posedge, v0x180f2b0_0;
S_0x1813150 .scope module, "memory" "datamemory" 2 82, 8 8 0, S_0x17d1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x1813320 .param/l "addresswidth" 0 8 10, +C4<00000000000000000000000000000111>;
P_0x1813360 .param/l "depth" 0 8 11, +C4<00000000000000000000000010000000>;
P_0x18133a0 .param/l "width" 0 8 12, +C4<00000000000000000000000000001000>;
v0x1813590_0 .net "address", 6 0, L_0x1815ab0;  1 drivers
v0x1813690_0 .net "clk", 0 0, o0x7fcef4ed2018;  alias, 0 drivers
v0x1813750_0 .net "dataIn", 7 0, L_0x18158d0;  alias, 1 drivers
v0x1813850_0 .var "dataOut", 7 0;
v0x18138f0 .array "memory", 0 127, 7 0;
v0x1813a00_0 .net "writeEnable", 0 0, v0x1812a10_0;  alias, 1 drivers
S_0x1813b50 .scope module, "shiftregister" "shiftregister" 2 60, 9 9 0, S_0x17d1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x1811370 .param/l "width" 0 9 10, +C4<00000000000000000000000000001000>;
L_0x18158d0 .functor BUFZ 8, v0x18144e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1813ef0_0 .net "clk", 0 0, o0x7fcef4ed2018;  alias, 0 drivers
v0x1813fb0_0 .net "parallelDataIn", 7 0, v0x1813850_0;  alias, 1 drivers
v0x18140a0_0 .net "parallelDataOut", 7 0, L_0x18158d0;  alias, 1 drivers
v0x18141c0_0 .net "parallelLoad", 0 0, v0x1812bb0_0;  alias, 1 drivers
v0x1814260_0 .net8 "peripheralClkEdge", 0 0, RS_0x7fcef4ed2108;  alias, 2 drivers
v0x1814350_0 .net "serialDataIn", 0 0, v0x1810090_0;  alias, 1 drivers
v0x18143f0_0 .net "serialDataOut", 0 0, L_0x18157a0;  alias, 1 drivers
v0x18144e0_0 .var "shiftregistermem", 7 0;
L_0x18157a0 .part v0x18144e0_0, 7, 1;
    .scope S_0x180fb70;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1810130_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x180fb70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1810490_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x180fb70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1810550_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x180fb70;
T_3 ;
    %wait E_0x17f07a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18103d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1810200_0, 0;
    %load/vec4 v0x1810090_0;
    %load/vec4 v0x1810550_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1810130_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1810130_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1810130_0, 0;
    %load/vec4 v0x1810550_0;
    %assign/vec4 v0x1810090_0, 0;
    %load/vec4 v0x1810550_0;
    %assign/vec4 v0x18103d0_0, 0;
    %load/vec4 v0x1810550_0;
    %nor/r;
    %assign/vec4 v0x1810200_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1810130_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1810130_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x18102c0_0;
    %assign/vec4 v0x1810490_0, 0;
    %load/vec4 v0x1810490_0;
    %assign/vec4 v0x1810550_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x18106b0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1810c80_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x18106b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1810fb0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x18106b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1811050_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x18106b0;
T_7 ;
    %wait E_0x17f07a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1810ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1810d20_0, 0;
    %load/vec4 v0x1810be0_0;
    %load/vec4 v0x1811050_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1810c80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1810c80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1810c80_0, 0;
    %load/vec4 v0x1811050_0;
    %assign/vec4 v0x1810be0_0, 0;
    %load/vec4 v0x1811050_0;
    %assign/vec4 v0x1810ee0_0, 0;
    %load/vec4 v0x1811050_0;
    %nor/r;
    %assign/vec4 v0x1810d20_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1810c80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1810c80_0, 0;
T_7.3 ;
T_7.1 ;
    %load/vec4 v0x1810df0_0;
    %assign/vec4 v0x1810fb0_0, 0;
    %load/vec4 v0x1810fb0_0;
    %assign/vec4 v0x1811050_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x17f1470;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x180eff0_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x17f1470;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180f370_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x17f1470;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180f430_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x17f1470;
T_11 ;
    %wait E_0x17f07a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x180f2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x180f0e0_0, 0;
    %load/vec4 v0x180ef30_0;
    %load/vec4 v0x180f430_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x180eff0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x180eff0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x180eff0_0, 0;
    %load/vec4 v0x180f430_0;
    %assign/vec4 v0x180ef30_0, 0;
    %load/vec4 v0x180f430_0;
    %assign/vec4 v0x180f2b0_0, 0;
    %load/vec4 v0x180f430_0;
    %nor/r;
    %assign/vec4 v0x180f0e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x180eff0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x180eff0_0, 0;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x180f1a0_0;
    %assign/vec4 v0x180f370_0, 0;
    %load/vec4 v0x180f370_0;
    %assign/vec4 v0x180f430_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1813b50;
T_12 ;
    %wait E_0x17f07a0;
    %load/vec4 v0x18141c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1813fb0_0;
    %assign/vec4 v0x18144e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1814260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x18144e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x18144e0_0, 0;
    %load/vec4 v0x1814350_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18144e0_0, 4, 5;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1811f00;
T_13 ;
    %wait E_0x18126f0;
    %load/vec4 v0x1812d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1812950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1812ca0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1812ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1812a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1812860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1812bb0_0, 0;
    %load/vec4 v0x1812950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0x1812ca0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.11, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1812950_0, 0;
    %jmp T_13.12;
T_13.11 ;
    %load/vec4 v0x1812ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1812ca0_0, 0;
T_13.12 ;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1812ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1812860_0, 0;
    %load/vec4 v0x1812e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1812950_0, 0;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1812950_0, 0;
T_13.14 ;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1812950_0, 0;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1812bb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1812950_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1812ae0_0, 0;
    %load/vec4 v0x1812ca0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.15, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1812950_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x1812ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1812ca0_0, 0;
T_13.16 ;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x1812ca0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1812950_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x1812ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1812ca0_0, 0;
T_13.18 ;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1812a10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1812950_0, 0;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1812ca0_0, 0;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1813150;
T_14 ;
    %wait E_0x17f07a0;
    %load/vec4 v0x1813a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1813750_0;
    %load/vec4 v0x1813590_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18138f0, 0, 4;
T_14.0 ;
    %load/vec4 v0x1813590_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x18138f0, 4;
    %assign/vec4 v0x1813850_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x18111a0;
T_15 ;
    %wait E_0x17f07a0;
    %load/vec4 v0x1811760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1811590_0;
    %store/vec4 v0x1811670_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x18118d0;
T_16 ;
    %wait E_0x17f07a0;
    %load/vec4 v0x1811d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1811c60_0;
    %assign/vec4 v0x1811e20_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../verilog/spimemory.v";
    "../verilog/inputconditioner.v";
    "../verilog/MISObuffer.v";
    "../verilog/addresslatch.v";
    "../verilog/dff.v";
    "../verilog/finitestatemachine.v";
    "../verilog/datamemory.v";
    "../verilog/shiftregister.v";
