** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=22e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=5e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=23e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=19e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=515e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=5e-6 W=600e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=1e-6 W=11e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=22e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=1e-6 W=11e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=92e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=25e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=396e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=38e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=52e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=38e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=93e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=93e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 3.20001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 100 dB
** Power consumption: 2.99501 mW
** Area: 8702 (mu_m)^2
** Transit frequency: 13.8281 MHz
** Transit frequency with error factor: 13.8178 MHz
** Slew rate: 13.0325 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 104 dB
** negPSRR: 127 dB
** posPSRR: 106 dB
** VoutMax: 4.80001 V
** VoutMin: 0.160001 V
** VcmMax: 5.11001 V
** VcmMin: 1.32001 V


** Expected Currents: 
** NormalTransistorNmos: 10.1181 muA
** NormalTransistorNmos: 233.528 muA
** NormalTransistorPmos: -27.4589 muA
** NormalTransistorPmos: -20.9519 muA
** NormalTransistorPmos: -20.9529 muA
** NormalTransistorPmos: -20.9519 muA
** NormalTransistorPmos: -20.9529 muA
** NormalTransistorNmos: 41.9011 muA
** NormalTransistorNmos: 41.9001 muA
** NormalTransistorNmos: 20.9511 muA
** NormalTransistorNmos: 20.9511 muA
** NormalTransistorNmos: 275.97 muA
** NormalTransistorPmos: -275.969 muA
** DiodeTransistorNmos: 27.4581 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -10.1189 muA
** DiodeTransistorPmos: -233.527 muA


** Expected Voltages: 
** ibias: 0.569001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 4.23801  V
** outVoltageBiasXXnXX1: 0.767001  V
** outVoltageBiasXXpXX0: 3.94801  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.13801  V
** innerStageBias: 0.164001  V
** innerTransistorStack1Load1: 4.42501  V
** innerTransistorStack2Load1: 4.42501  V
** sourceTransconductance: 1.94501  V


.END