
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000004 cycles: 2593580 heartbeat IPC: 3.85568 cumulative IPC: 3.85568 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5182709 heartbeat IPC: 3.8623 cumulative IPC: 3.85899 (Simulation time: 0 hr 0 min 58 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6477591 (Simulation time: 0 hr 1 min 12 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 29968226 heartbeat IPC: 0.403461 cumulative IPC: 0.212851 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76871865 heartbeat IPC: 0.213203 cumulative IPC: 0.213086 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 124846371 heartbeat IPC: 0.208444 cumulative IPC: 0.211204 (Simulation time: 0 hr 8 min 55 sec) 
Finished CPU 0 instructions: 25000002 cycles: 118368780 cumulative IPC: 0.211204 (Simulation time: 0 hr 8 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.211204 instructions: 25000002 cycles: 118368780
cpu0_DTLB TOTAL     ACCESS:    4487554  HIT:    4453507  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1990621  HIT:    1986000  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2496933  HIT:    2467507  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 532.966 cycles
cpu0_ITLB TOTAL     ACCESS:     469430  HIT:     469430  MISS:          0
cpu0_ITLB LOAD      ACCESS:     469430  HIT:     469430  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     547705  HIT:     547705  MISS:          0
cpu0_L1I LOAD      ACCESS:     547705  HIT:     547705  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 965.403 cycles
cpu0_L1D TOTAL     ACCESS:    5903284  HIT:    3951566  MISS:    1951718
cpu0_L1D LOAD      ACCESS:    1399805  HIT:    1104251  MISS:     295554
cpu0_L1D RFO       ACCESS:    4471138  HIT:    2816122  MISS:    1655016
cpu0_L1D PREFETCH  ACCESS:      14628  HIT:      13489  MISS:       1139
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17713  HIT:      17704  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:      39027  ISSUED:      15398  USEFUL:        321  USELESS:        818
cpu0_L1D AVERAGE MISS LATENCY: 749.676 cycles
cpu0_L2C TOTAL     ACCESS:    3732085  HIT:    2521107  MISS:    1210978
cpu0_L2C LOAD      ACCESS:     295554  HIT:      71797  MISS:     223757
cpu0_L2C RFO       ACCESS:    1655016  HIT:     740140  MISS:     914876
cpu0_L2C PREFETCH  ACCESS:     126463  HIT:      54185  MISS:      72278
cpu0_L2C WRITEBACK ACCESS:    1655043  HIT:    1654985  MISS:         58
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     215364  ISSUED:     215347  USEFUL:      81182  USELESS:         84
cpu0_L2C AVERAGE MISS LATENCY: 1252.42 cycles
LLC TOTAL     ACCESS:    2169047  HIT:     986697  MISS:    1182350
LLC LOAD      ACCESS:     214419  HIT:      23217  MISS:     191202
LLC RFO       ACCESS:     914825  HIT:      28244  MISS:     886581
LLC PREFETCH  ACCESS:     124797  HIT:      20284  MISS:     104513
LLC WRITEBACK ACCESS:     914997  HIT:     914952  MISS:         45
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1322.12 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      59165  ROW_BUFFER_MISS:    1123140
 DBUS AVG_CONGESTED_CYCLE:    3.99821
 WQ ROW_BUFFER_HIT:      21736  ROW_BUFFER_MISS:     865011  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.465
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

