<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>PDP8KA</title><link rel="Prev" href="pdp16ka.htm" title="Previous" /><link rel="Next" href="pdp8kb.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/p.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pGn_002fK58IyusbRcEPbwed_002fog" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/pdp8ka.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1369318">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1369318">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="p.htm#1369318">P</a> &gt; PDP8KA</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1369318" class="Heading3"><span></span>PDP8KA</h4><h5 id="ww1369319" class="Heading4"><span></span>8K Pseudo Dual Port Block RAM</h5><p id="ww1369320" class="Body"><span></span>Architectures Supported:</p><div id="ww1369321" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP/EC</div><div id="ww1369322" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeXP</div><div class="ww_skin_page_overflow"><p id="ww1369326" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/pdp8ka.gif" width="100%" style="display: block; left: 0.0pt; max-height: 287px; max-width: 224px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1369581" class="Body"><span></span>INPUTS: CEW, CLKW, CSW0, CSW1, CSW2, WE, CER, CLKR, CSR0, CSR1, CSR2, RST, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, DI18, DI19, DI20, DI21, DI22, DI23, DI24, DI25, DI26, DI27, DI28, DI29, DI30, DI31, DI32, DI33, DI34, DI35, ADW0, ADW1, ADW2, ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADW9, ADW10, ADW11, ADW12, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12</p><p id="ww1369328" class="Body"><span></span>OUTPUTS: DO0, DO1, DO2, DO3, DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, DO17, DO18, DO19, DO20, DO21, DO22, DO23, DO24, DO25, DO26, DO27, DO28, DO29, DO30, DO31, DO32, DO33, DO34, DO35</p><p id="ww1369330" class="Body"><span></span>ATTRIBUTES (LatticeXP/EC):</p><p id="ww1369331" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026976" title="List of Primitive-Specific HDL Attributes">DATA_WIDTH_W</a></span>: 1, 2, 4, 9, 18, 36 (default)</p><p id="ww1369332" class="Body"><span></span>DATA_WIDTH_R: 1, 2, 4, 9, 18, 36 (default)</p><p id="ww1369333" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027719" title="List of Primitive-Specific HDL Attributes">REGMODE</a></span>: "NOREG" (default), "OUTREG"</p><p id="ww1369334" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027742" title="List of Primitive-Specific HDL Attributes">RESETMODE</a></span>: "SYNC" (default), "ASYNC"</p><p id="ww1383755" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026964" title="List of Primitive-Specific HDL Attributes">CSDECODE_W</a></span>: any 3-bit binary value (default: 111)</p><p id="ww1383759" class="Body"><span></span>CSDECODE_R: any 3-bit binary value (default: 111)</p><p id="ww1369335" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1369977" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027334" title="List of Primitive-Specific HDL Attributes">INITVAL_00</a></span> to INITVAL_1F:	(<span style="font-style: italic">Verilog</span>) 320'hXXX...X (80-bit hexadecimal value)<br />	(<span style="font-style: italic">VHDL</span>) 0xXXX...X (80-bit hexadecimal value)<br />	Default: all zeros</p><h5 id="ww1369340" class="Heading4"><span></span>Description</h5><p id="ww1369341" class="BodyAfterHead"><span></span>You can refer to the following technical note on the Lattice web site on details of EBR port definition, attribute definition and usage.</p><div id="ww1369343" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=8521" target="_blank">TN1051 - Memory Usage Guide for LatticeECP/EC and LatticeXP Devices</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>