<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>The ZipCPU by Gisselquist Technology</title>
  <meta name="description" content="The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstreeam FPGA design courses such as how to debug an FPGA design.
">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="http://zipcpu.com/blog.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="http://zipcpu.com/feed.xml">
</head>


  <body>

    <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-102570964-1', 'auto');
  ga('send', 'pageview');

</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<li><a HREF="https://www.patreon.com/ZipCPU">Support this Blog</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <div class="home">

  <h1 class="page-heading">Posts</h1>

  <ul class="post-list">
    
      <li>
        <span class="post-meta">Aug 21, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/08/21/rules-for-newbies.html">Rules for new FPGA designers</a>
        </h2>
	
	<DIV ID=<post-meta"><P>This year many students will try to take up digital design.  Some of these students will enjoy their experience, many will not.  Here's some tips to help keep you out of trouble, so your experience will be one of the more enjoyable ones.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 19, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/08/19/simple-filter.html">Two of the Simplest Digital filters</a>
        </h2>
	
	<DIV ID=<post-meta"><P>The simplest digital FIR filter out there is a simple adjacent sample averager.  Here we present not only that filter, but also discuss how any Digital filter may be tested and proven.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 14, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/08/14/strategies-for-pipelining.html">Strategies for pipelining logic</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Pipelining logic is one of the most basic digital logic concepts.  Many processing algorithms can naturally be pipelined--reducing logic and speeding up algorithm completion.  However, most pipelines require some form of handshake signals.  This post, therefore, discusses those handshaking signals, presenting several options that can be used depending upon the circumstances.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 12, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/08/12/caused-to-lie.html">What would cause you to lie?</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Engineering integrity should not need to be discussed on any engineering forum.  The honesty of every engineer should be assumed.  That this is not the case, and that this needs to be discussed is unfortunate.  It is, however reality.  So, let's ask, what would it take for you to compromise your integrity?</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 11, 2017</span>

        <h2>
          <a class="post-link" href="/zipcpu/2017/08/11/simple-alu.html">A Simple ALU, drawn from the ZipCPU</a>
        </h2>
	
	<DIV ID=<post-meta"><P>When it comes to building a CPU, an ALU may be the simplest part.  This discussion examines how simple an ALU can be made to be, by examining the ALU within the ZipCPU.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 9, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/08/09/series-debouncing.html">Series: Debouncing in Digital Logic</a>
        </h2>
	
	<DIV ID=<post-meta"><P>This completes our series on button bouncing, and the logic necessary to both measure and to eliminate button bouncing.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 7, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/08/07/bounce-dbgbus.html">Using a debug-bus to Measure Bouncing</a>
        </h2>
	
	<DIV ID=<post-meta"><P>While many other FPGA web sites discuss contact bounce and how to get rid of it, let's take a different approach here.  Let's combine our debouncer with our measurement code, connect it to our debugging bus, a get a trace from within the FPGA indicating what was taking place.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 5, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/08/05/bounce-metric.html">Measuring Contact Bounce</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Now that we know that buttons don't behave like we would like, what would it take to measure that behavior?  Let's measure not only the number of times a button changes, but also how long it takes from the initial change to the final change.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 4, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/08/04/debouncing.html">How to eliminate button bounces with digital logic</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Unilke LEDs, pushbuttons have a series of problems associated with them that make them difficult to use as part of debugging a design.  They can be useful, but only after your debouncing logic has first been proven</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 2, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/08/02/debounce-teaser.html">Visualizing Contact Bounce</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Buttons when pressed often report more than one contact, or even more than one release.  This post presents the result of measuring several such bounces.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Aug 1, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/08/01/advertising.html">ZipCPU Advertising</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Disqus support has been removed, since their advertising was not consistent with my strong Christian scruples.  The ZipCPU blog is not, nor has it ever been, supported by advertising.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 31, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/07/31/vcd.html">Writing your own VCD File</a>
        </h2>
	
	<DIV ID=<post-meta"><P>If you ever decide you want to create your own scope, but not your own viewer, than knowing how to write a Value-Change Dump (VCD) file may be required.  Here, we'll go over the basics of how to write such a file, as well as discuss the meanings of the most common parts of one.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 29, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/29/series-linear-interpolation.html">Linear Interpolation</a>
        </h2>
	
	<DIV ID=<post-meta"><P>An Overview of the Linear Interpolation Series</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 29, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/07/29/fifo.html">Getting the basic FIFO right</a>
        </h2>
	
	<DIV ID=<post-meta"><P>A FIFO is a very basic component of any digital logic system.  Getting the components and the timing right, though, can be a careful chore.  Here, let's examine how to build a basic FIFO.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 28, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/07/28/cygwin-fpga.html">Windows FPGA designers may not need a Linux machine ... yet</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Many of the programs I use for FPGA design and debugging, such as verilator or GTKWave, run just fine under Windows when using Cygwin.  Here's how to set up some Linux FPGA tools under Windows.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 26, 2017</span>

        <h2>
          <a class="post-link" href="/zipcpu/2017/07/26/cpu-sim-debugger.html">How to build a simulation based debugger for your own soft-core CPU</a>
        </h2>
	
	<DIV ID=<post-meta"><P>While Verilator makes for a great simulator, gtkwave isn't the most intuitive way to debug a CPU.  Rather than staring at incomprehensible wires, give your simulator the feel of a proper debugger using these techniques</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 24, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/24/dsp-debugging.html">How to Debug a DSP algorithm</a>
        </h2>
	
	<DIV ID=<post-meta"><P>DSP algorithms are not like other algorithms when it comes to debugging.  printf() and gtkwave just don't work as well.  Let's look into an alternative.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 22, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/22/rounding.html">Rounding Numbers without Adding a Bias</a>
        </h2>
	
	<DIV ID=<post-meta"><P>If every operation adds to the number of bits required to represent the result, how do you get rid of bits?  It's not nearly as simple as it sounds, since most of the methods for getting rid of bits bias the result one way or another.  Here we'll examine a couple rounding methods, and discuss their problems, and also describe a solution.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 21, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/21/bit-growth.html">Bit growth in FPGA arithmetic</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Integer arithmetic from a small domain, creates larger and larger numbers.  Here, we'll quantify that effect.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 19, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/19/linear-upsampling.html">A Basic Upsampling Linear Interpolator</a>
        </h2>
	
	<DIV ID=<post-meta"><P>This blog article is the second in a series on rate conversion within DSP's.  Specifically, we'll look at how to upsample an incoming signal from whatever rate it was given to you at, on up to any rate at or less than your FPGA's clock rate.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 17, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/07/17/debugging-dbgbus.html">Verilator doesn't find everything (today)</a>
        </h2>
	
	<DIV ID=<post-meta"><P>After posting the debugging bus stories, I was embarrassed to implement it on my own FPGA and not get immediate and perfect success.  Verilator just doesn't find everything (today).</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 14, 2017</span>

        <h2>
          <a class="post-link" href="/zipcpu/2017/07/14/cpu-debugging-needs.html">Design Needs when Debugging a SoftCore CPU</a>
        </h2>
	
	<DIV ID=<post-meta"><P>There's more to designing a CPU than picking the instructions that the CPU must support.  This blog post discusses the debugging facilities you are likely to want while you work to bring your design to fruition.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 11, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/07/11/simplest-sinewave-generator.html">The simplest sine wave generator within an FPGA</a>
        </h2>
	
	<DIV ID=<post-meta"><P>If you find yourself needing a sine wave within an FPGA, here's the simplest method(s) I know of creating one.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jul 8, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/07/08/getting-started-with-wbscope.html">Getting Started with the Wishbone Scope</a>
        </h2>
	
	<DIV ID=<post-meta"><P>This post describes how to get started with the wishbone scope in your own design.  As a fun end result, we'll draw the information necessary to create a VCD file and thus a GTKWave plot from logic within your design</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 29, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/29/sw-dbg-interface.html">Finishing off the debugging bus: building a software interface</a>
        </h2>
	
	<DIV ID=<post-meta"><P>This post completes the sequence on what it takes to build a debugging bus, by building a software controller to encode commands for and decode responses from the FPGA.  Once built and integrated into your design, the dbgbus controller should be able to help you communicate with components within your FPGA</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 28, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/28/dbgbus-goal.html">Why you want a debug port into your FPGA</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Just a quick picture of what you can do with the dbgbus once finished</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 26, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/26/dbgbus-verilator.html">Simulating an FPGA through the debugging interface</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Given the debugging interface just created, this post goes into how to go about simulating it via Verilator</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 23, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/23/my-dbg-philosophy.html">My own FPGA debugging philosophy</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Many individuals have read my previous posts and have wondered what my design philosophy actually is.  This post attempts to outline the general approaches I used to debugging my own FPGA designs</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 22, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/22/simple-wb-interconnect.html">Building a very simple wishbone interconnect</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Having now built all of the components of a UART to wishbone bridge, it's time to build a test design that would use it.  This article, therefore, discusses how to build the interconnect that will connect a single wishbone master to multiple wishbone slaves</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 21, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/21/looking-at-verilator.html">Taking a New Look at Verilator</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Verilator is not a simulator in the sense of any of the other commercial HDL simulators on the market, yet it has some very unique capabilities when it comes to simulating components that you won't find in other simulation tools</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 20, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/20/dbg-put-together.html">Putting our Debugging Bus RTL Components Together</a>
        </h2>
	
	<DIV ID=<post-meta"><P>We've now built all the individual components of an RTL based debugging bus.  This post discusses how to put them all together.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 19, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/19/debug-idles.html">Sending bus idle notifications down the line</a>
        </h2>
	
	<DIV ID=<post-meta"><P>One difficult part of dealing with multiple serial interfaces is knowing which one has what port on it.  We'll solve this problem on our FPGA debugging interface by adding a simple idle indication into our debugging port.  With this capability, if we watch long enough, we can tell if the port is the right port or not.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 17, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/17/why-network-debugging.html">Why Use a Network Interface to your FPGA</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Several of you have asked why the debug interface needs to be networked.  What does that mean?  and, is it worth the pain of a capability I don't think I need?  This article discusses what it takes to network a debugging interface, therefore, and outlines why it isn't as difficult to do as it might sound.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 17, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/17/patreon.html">Support me on Patreon</a>
        </h2>
	
	<DIV ID=<post-meta"><P>The ZipCPU blog now has Patreon support!  If you'd like to see this blog continue ...</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 16, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/16/dbg-bus-forest.html">The debugging bus: a goal for FPGA interaction</a>
        </h2>
	
	<DIV ID=<post-meta"><P>We're now halfway through describing how to build a debugging bus within an FPGA for command, control, and feedback from that FPGA.  This post takes a quick review of why we wish to do this.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 16, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/16/adding-ints.html">Adding interrupt reporting to our debugging bus</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Now that we have a mostly working bus, let's add interrupt reporting as a simple feature to it</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 15, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/15/words-back-to-bytes.html">How to send our bus results back out the serial port</a>
        </h2>
	
	<DIV ID=<post-meta"><P>We're close to having a working demonstration debug port to our design, but not quite there yet.  This lesson focuses on how to turn the output words from our hexadecimal bus back into characters that we can then read on the output.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 15, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/06/15/no-pi-for-you.html">No PI for you</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Neither the units of degrees nor Radians make sense within an FPGA.  This article discusses a better unit for angles within an FPGA.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 14, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/14/creating-words-from-bytes.html">How to create bus command words, from a 7-bit data stream</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Continuing our series on how to make a debugging bus, this article discusses how you can create bus command words from a stream of printable bytes.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 12, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/12/minimizing-luts.html">Minimizing FPGA Resource Utilization</a>
        </h2>
	
	<DIV ID=<post-meta"><P>At some time, every project will come face to face with the fact that FPGA resources equal dollars.  Keep your dollar commitment small.  Use the techniques in this post to keep your resource usage to a minimum.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 10, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/10/lost-college-student.html">A College Student's Response to the FPGA Design Process</a>
        </h2>
	
	<DIV ID=<post-meta"><P>When I wrote the blog article about the FPGA design process, and how it differed between students, experts, and reality, one particular student's experiences were fresh in my mind.  Here, he writes about his experiences from his own perspective.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 8, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/08/simple-wb-master.html">Building a Simple Wishbone Master</a>
        </h2>
	
	<DIV ID=<post-meta"><P>A discussion of how to build a simple bus master, such as you might wish to use to debug a wishbone-based system</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 8, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/08/simple-scope.html">Building A Simple In-Circuit Logic Analyzer</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Building your own in-circuit logic analyzer is a whole lot easier than it sounds</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 6, 2017</span>

        <h2>
          <a class="post-link" href="/dsp/2017/06/06/simple-interpolator.html">Nearest Neighbor Interpolation</a>
        </h2>
	
	<DIV ID=<post-meta"><P>A simple presentation of how to handle resampling via a nearest-neightbor interpolation scheme.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 5, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/05/wb-bridge-overview.html">An Overview of a Wishbone-UART Bridge</a>
        </h2>
	
	<DIV ID=<post-meta"><P>I'd like to describe how to control a wishbone bus from an external command and control port.  It's not that simple.  This article discusses instead how one such approach works, decomposing the parts and pieces of it.  It then outlines what a simplified control port structure might look like.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 3, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/03/building-sidewalks.html">Campus Sidewalks and FPGA Design</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Sometimes you need to build something to fill a gap, before you know what to build.  Here's an example.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 2, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/02/generating-timing.html">Controlling Timing within an FPGA</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Every FPGA design needs to carefully control the timing of events.  Here, we'll explore several ways to control timing within your design.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">Jun 2, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/06/02/design-process.html">The Actual FPGA Design Process</a>
        </h2>
	
	<DIV ID=<post-meta"><P>There seems to be a disconnect between the FPGA design process used by experts, and the students who request help from the online forums.  This post examines that disconnect, pointing out the detail that's often missed.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 29, 2017</span>

        <h2>
          <a class="post-link" href="/zipcpu/2017/05/29/simple-wishbone.html">Building a simple wishbone slave</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Bus slave interaction is actually fairly easy.  Let's walk through an example wishbone bus slave and look at how it works.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 29, 2017</span>

        <h2>
          <a class="post-link" href="/zipcpu/2017/05/29/select-lines.html">Bus Select Lines</a>
        </h2>
	
	<DIV ID=<post-meta"><P>If you want 8-bit access to a 32-bit bus, you'll need to incorporate the bus select lines into your logic.  See how it's done here.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 29, 2017</span>

        <h2>
          <a class="post-link" href="/digilent/2017/05/29/fft-debugging.html">FFT debugging</a>
        </h2>
	
	<DIV ID=<post-meta"><P>If you find you need to debug an FFT and that you are struggling to do so, the answer is that you need to go back to the basics of engineering.  Working from the basics, debugging either an FFT or any other block will become straight-forward.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 26, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/05/26/simpledbg.html">Debugging an FPGA through the serial port--first steps</a>
        </h2>
	
	<DIV ID=<post-meta"><P>If you have a serial port, how might you use it to get information from your FPGA?  Can you use it to help debug the rest of your design?</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 24, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/05/24/serial-port.html">That first serial port: Debugging when you are blind</a>
        </h2>
	
	<DIV ID=<post-meta"><P>A serial port can be a very useful way to get information from an FPGA.  How can you avoid FPGA Hell when you are trying to get that first serial port up and running?</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 23, 2017</span>

        <h2>
          <a class="post-link" href="/zipcpu/2017/05/23/simplebus.html">Building a simple bus</a>
        </h2>
	
	<DIV ID=<post-meta"><P>For this article, we'll discuss the logic necessary to implement a very simple bus slave.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 22, 2017</span>

        <h2>
          <a class="post-link" href="/digilent/2017/05/22/moving-to-memory.html">Moving to memory</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Blinking LEDs is a fun exercise, but eventually you will need to learn to walk to grow up.  Within FPGA's, that means you'll need to learn how to deal with memory.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 22, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/05/22/a-vision-for-controlling-fpgas.html">A Vision for Controlling FPGA Logic</a>
        </h2>
	
	<DIV ID=<post-meta"><P>My approach to controlling and debugging an FPGA seems to be unique among those I share it with.  Here I describe that approach for you, as a vision for where we might go here.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 20, 2017</span>

        <h2>
          <a class="post-link" href="/zipcpu/2017/05/20/which-came-first.html">Which comes first: the CPU or the peripherals?</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Not whether or not the chicken or the egg came first, but in digital design which comes first: the CPU or the peripherals?</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 20, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/05/20/knight-rider.html">Knight Rider</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Knight Rider's car: KIT's LEDs can be a fun twist on a beginners first FPGA design</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 19, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/05/19/fpga-hell.html">FPGA Hell</a>
        </h2>
	
	<DIV ID=<post-meta"><P>FPGA Hell is where your design doesn't work, and you don't know why not.  Here, we'll discuss basic approaches to avoiding FPGA Hell.</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 19, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/05/19/blinky.html">Blinky</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Your first FPGA design -- blinking an LED</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 18, 2017</span>

        <h2>
          <a class="post-link" href="/digilent/2017/05/18/most-common-digilent-support-requests.html">Most common Digilent FPGA support requests</a>
        </h2>
	
	<DIV ID=<post-meta"><P>After watching Digilent forum support requests for a year, they start to repeat into these categories</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 18, 2017</span>

        <h2>
          <a class="post-link" href="/digilent/2017/05/18/cannot-be-done.html">Cannot be done</a>
        </h2>
	
	<DIV ID=<post-meta"><P>Never underestimate someone's creativity to make things work outside of spec</P></DIV>
	
      </li>
    
      <li>
        <span class="post-meta">May 17, 2017</span>

        <h2>
          <a class="post-link" href="/blog/2017/05/17/welcome.html">Welcome to the ZipCPU blog!</a>
        </h2>
	
      </li>
    
  </ul>

  <p class="rss-subscribe">subscribe <a href="/feed.xml">via RSS</a></p>

</div>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="social-media-list">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">zipcpu</span></a>

          </li>
          
        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstreeam FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
