bound cacherel preemption delay realtim system abstractcach memori use almost comput system today bridg ever increas speed gap processor main memori howev use multitask comput system introduc addit preemption delay due reload memori block replac preemption cacherel preemption delay pose seriou problem realtim comput system predict utmost import paper propos enhanc techniqu analyz thu bound cacherel preemption delay fixedprior preemptiv schedul focus instruct cach propos techniqu improv upon previou techniqu two import way first techniqu take account relationship preempt task set task execut preemption calcul cacherel preemption delay second techniqu consid phase task elimin mani infeas task interact two featur express constraint linear program problem whose solut give guarante upper bound cacherel preemption delay paper also compar propos techniqu previou techniqu use randomli gener task set result show improv worstcas respons time predict propos techniqu previou techniqu rang 5 percent percent depend cach refil time task set util 06 result also show cach refil time increas improv increas indic accur predict cacherel preemption delay propos techniqu becom increasingli import current trend widen speed gap processor main memori continu b introduct realtim comput system task time constraint term deadlin must met correct oper guarante time constraint extens research perform schedul analysi 1 2 3 4 5 6 studi variou assumpt usual made simplifi analysi one simplifi assumpt cost task preemption zero assumpt howev hold gener actual system invalid result schedul analysi exampl task preemption incur cost process interrupt 7 8 9 10 manipul task queue 7 8 10 actual perform context switch 8 10 mani direct cost address number recent studi schedul analysi focu practic aspect task schedul 7 8 9 10 addit direct cost task preemption introduc form indirect cost due cach memori use almost comput system today comput system cach memori task preempt larg number memori block 1 belong task displac cach memori time task preempt time task resum execut task resum execut spend substanti amount execut time reload cach memori block displac preemption cach reload greatli increas preemption delay may invalid result schedul analysi overlook indirect cost two way address unpredict result cacherel preemption delay first way use cach partit cach memori divid disjoint partit one partit dedic realtim task 12 13 14 15 cach partit techniqu task allow access partit thu cacherel preemption delay avoid howev cach partit 1 block minimum unit inform either present present cachemain memori hierarchi 11 assum without loss gener memori refer made block unit number drawback one drawback requir modif exist hardwar softwar anoth drawback limit amount cach memori use individu task second way address unpredict result cacherel preemption delay take account effect schedul analysi 16 basumallick nilsen propos one techniqu techniqu use follow schedul condit set n task extend wellknown liu layland schedul condit 4 condit u total util task set c worst case execut time wcet period respect 2 addit term fl upper bound cacherel preemption cost impos preempt task one drawback techniqu suffer pessimist util bound approach 0693 larg n 4 mani task set total util higher bound success schedul 3 rectifi problem busquetsmataix et al 17 propos techniqu base respons time approach 2 6 techniqu incorpor respons time equat follow e theta c j r worst case respons time hpi set task whose prioriti higher recurs equat solv iter result worst case respons time r task compar deadlin determin schedul notat use throughout paper along denot deadlin assum without loss gener higher prioriti main memori cach memori preempt preempt preempt preempt cach map b worst case preemption scenario respons time preempt fig 1 overestim cacherel preemption delay use techniqu comput multipli number cach block use task time need refil cach block estim base pessimist assumpt cach block use replac cach memori block need preempt task pessimist assumpt lead overestim cacherel preemption delay sinc possibl replac memori block one longer need one replac without rereferenc even preemption overestim address lee et al 18 use concept use cach block comput cacherel preemption delay use cach block defin cach block contain memori block may rereferenc replac anoth memori block techniqu consist two step first step analyz task estim maximum number use cach block task base result first step second step comput upper bound cacherel preemption delay use linear program techniqu busquet mataix et al techniqu upper bound incorpor respons time equat comput worst case respons time although lee et al techniqu accur techniqu consid use cach block still subject number overestim sourc explain sourc use exampl fig 1 exampl three task assum without loss gener higher prioriti highest prioriti task 3 lowest prioriti suppos main memori region use three task map cach fig 1a also suppos maximum number use cach block 2 3 5 2 respect time need refil cach block singl cycl set linear program method use lee et al techniqu would give solut preempt three time 1 3 preempt twice 2 3 respons time r 3 result preemption delay 3 theta 5 solut howev suffer two type overestim first task preempt use cach block replac cach exampl 2 preempt 1 small portion 2 use cach block replac cach correspond conflict cach block use 1 ie cach block frame thick border fig 1a second worst case preemption scenario given solut may feasibl actual execut exampl preempt three time 1 sinc 2 wcet 20 thu first invoc 2 certainli complet second invoc 1 rectifi problem paper propos novel techniqu incorpor follow two import featur first propos techniqu take account relationship preempt task set task execut preemption calcul maximum number use cach block reload preemption second techniqu consid phase task elimin mani infeas task interact two featur express constraint linear program problem whose solut bound cacherel preemption delay paper focu cacherel preemption delay result instruct cach analysi data cacherel preemption delay equal import research issu handl method explain 18 paper also compar propos techniqu previou techniqu result show propos techniqu give 60 tighter predict worst case respons time previou techniqu result also show cach refil time increas gap worst case respons time predict made propos techniqu previou techniqu increas final result show cach refil time increas cacherel preemption delay take proport larg percentag worst case respons time indic accur predict cacherel preemption delay becom increasingli import current trend widen speed gap processor main memori continu 11 rest paper organ follow next section describ detail lee et al techniqu serv basi propos techniqu section iii describ overal approach propos techniqu along constraint need incorpor scenariosensit preemption cost advanc constraint take account task phase discuss section iv section v discuss optim aim reduc amount comput need propos techniqu section vi present result experi assess effect propos techniqu final conclud paper section vii ii linear programmingbas analysi cacherel preemption delay section describ detail lee et al linear programmingbas techniqu analyz cacherel preemption delay techniqu respons time equat given follow pc r term guarante upper bound cacherel preemption delay given respons time r term includ delay due preemption also delay due preemption higher prioriti task respons time equat solv iter follow r 0 r k1 r k iter procedur termin r converg r valu compar deadlin determin schedul comput pc r k iter techniqu use two step approach first step task analyz estim maximum number use cach block task may execut estim use data flow analysi techniqu 19 gener follow two type inform execut point p cach block c 1 set memori block may resid cach block c execut point p 2 set memori block may first refer cach block c execut point p cach block c defin use point p two set common element mean may execut memori block cach block c p rereferenc total number use cach block p determin addit cach reload time incur task preempt p obvious worst case preemption occur task preempt execut point maximum total number use cach block case give worst case cacherel preemption cost task final result first step tabl call preemption cost tabl give task worst case preemption cost f 3 second step use preemption cost tabl linear program techniqu deriv upper bound pc r requir iter respons time calcul step first defin g j number preemption j r g j valu give worst case preemption scenario among task known worst case cacherel preemption delay interv r ie pc r calcul follow total cacherel preemption delay includ delay due preemption higher prioriti task note highest prioriti task 1 includ summat sinc never preempt gener howev exact g j valu give worst case preemption delay determin thu analysi safe scenario guarante wors actual preemption scenario assum conserv scenario deriv follow two constraint valid g j combin satisfi 3 techniqu defin gener preemption cost f ij cost task pay worst case jth preemption j gamma 1th preemption howev sinc case execut point maximum total number use cach block contain within loop nest gener preemption cost littl effect f product iter bound contain loop first total number preemption r larger total number invoc second total number preemption j r larger number invoc j r multipli maximum number time singl invoc preempt higher prioriti task e theta note sinc techniqu comput worst case respons time highest prioriti task lowest prioriti task worst case respons time r 1 avail r comput summar lee et al techniqu problem comput safe upper bound formul linear program problem object function valu maxim satisfi two constraint side note linear program increasingli use realtim research area strong theoret ground exampl use bound worst case execut time task 20 bound interfer program execut dma oper 21 bound number retri lockfre realtim system 22 iii overal approach one problem lee et al techniqu preemption cost task fix regardless task execut task preemption may result sever overestim cacherel preemption delay cach block share among task exampl cach block use preempt task use task execut preemption disjoint preemption cost particular preemption would zero nevertheless lee et al techniqu assum preemption cost still time need reload use cach block preempt task address problem techniqu propos paper take account relationship preempt task set task execut preemption comput preemption cost purpos propos techniqu categor preemption task number disjoint group accord task execut preemption number disjoint group k higher prioriti task exampl three higher prioriti task 1 2 3 lower prioriti task 4 number possibl preemption scenario 4 7 correspond f 1 g f 2 g f 3 g f accord set task execut 4 preemption task j denot p j gamma1 set possibl preemption scenario higher prioriti task set p j gamma1 equal power set 23 set f exclud empti set sinc task j preempt least one higher prioriti task must involv addit denot p j h preemption task j task set h execut exampl denot preemption 4 task 1 preemption cost task differ preemption scenario given follow augment preemption cost tabl exampl block u u u u u u u u u u c 6 c 7 execut point cach block u fig 2 calcul scenariosensit preemption cost comput f j h preemption cost scenario p j h follow three step taken base inform set use cach block obtain analysi explain 18 first execut point task j comput intersect set use cach block j execut point set cach block use task h second determin execut point j largest element ie use cach block intersect final comput worst case preemption cost preemption scenario multipli number use cach block intersect cach refil time exampl consid fig 2 show set use cach block denot us figur execut point lower prioriti task 4 set cach block use higher prioriti task 1 2 3 exampl worst case preemption cost 4 case task 1 3 execut preemption ie f 4 f multipli cach refil time preemption cost determin execut point shade figur largest number use cach block conflict cach block use 1 3 sinc preemption scenario k higher prioriti task need comput number preemption cost worst case may requir enorm amount comput k larg comput requir reduc substanti note need consid higher prioriti task whose cach block conflict cach block use task preemption cost comput exampl fig 2 sinc none cach block use conflict use 4 need consid preemption scenario includ 2 comput preemption cost 4 instead preemption cost scenario includ 2 deriv includ 2 note problem formul formul problem comput safe upper bound pc r linear program problem base augment preemption cost f j hs defin new variabl j h denot number preemption j task set h number preemption scenario p j h correspond object function object function state cacherel preemption delay r sum delay due preemption higher prioriti task r delay due preemption task defin sum count mutual disjoint preemption scenario task multipli correspond preemption cost lee et al techniqu determin exact g j h valu give worst case preemption delay thu use variou constraint g j hs bound object function valu next subsect give two constraint extens lee et al origin constraint section c discuss advanc constraint relat invoc higher prioriti task preemption lower prioriti task higher prioriti task involv section iv give advanc constraint consid phase task elimin mani infeas task preemption scenario final section v discuss optim reduc comput requir propos techniqu b extens lee et al constraint subsect describ extens base scenariosensit preemption cost two constraint use lee et al techniqu extend constraint given term g j hs see later subsum lee et al origin two constraint first constraint lee et al techniqu state total number preemption r larger total number invoc r straightforwardli extend use g j hs follow g k h note sinc k h equal g k constraint equival first constraint lee et al techniqu similarli second constraint origin state total number preemption j r larger number invoc j r multipli maximum number time singl j invoc preempt higher prioriti task extend follow e theta r j constraint state number preemption j higher prioriti execut bound number invoc j multipli maximum number time singl j invoc preempt k show constraint subsum second constraint lee et al techniqu sum side constraint e theta j h j h e theta show new constraint subsum second constraint lee et al techniqu addit sinc number preemption j higher prioriti task k execut bound number k invoc combin constraint 4 5 e theta sinc new constraint describ subsect either equival stringent origin two constraint lee et al techniqu f j h alway less equal f j h result object function valu alway smaller equal object function valu lee et al tech cach map b preemption cost tabl c task invoc task r 4 fig 3 exampl task set niqu yield tighter predict cacherel preemption delay exampl consid task set fig 3 consist four task 1 2 3 highest prioriti task 4 lowest one assum task map cach memori shown fig 3a use cach block task 1 denot number 1 2 3 4 respect cach map distribut use cach block task give preemption cost tabl fig 3b assum cach refil time singl cycl 4 assum interest comput cacherel preemption delay respons time task 4 denot r 4 fig 3c also assum r 4 4 exampl simplifi explan assum set use cach block task shown fig 3a includ set use cach block execut point task assumpt hold gener exampl fig 2 illustr four invoc 1 three invoc 2 two invoc 3 whose respons time denot figur r 1 r 2 r 3 respect note respons time avail comput r 4 sinc calcul respons time highest prioriti task lowest prioriti task first constraint ie constraint 3 follow three inequalitiesx r 4 similarli second constraint ie constraint 6 follow inequ e theta r 4 g 3 e theta r 3 g 3 e theta r 3 g 4 mind r 4 e theta r 4 g 4 mind r 4 e theta r 4 g 4 mind r 4 e theta r 4 2 maximum object function valu satisfi two set constraint valu g j hs give maximum follow comparison purpos lee et al techniqu use instead maximum object function valu would 54 significantli larger given propos techniqu maximum object function valu deriv preemption cost f determin number use cach block task shown fig 3a note solut correspond case nine invoc task 1 2 3 preempt task largest preemption cost constraint use arex r 4 r 4 e theta r 4 e theta r 3 e theta r 4 c advanc constraint relationship task invoc preemption although new constraint stringent lee et al techniqu elimin infeas preemption scenario fact even combin g j h valu give maximum object function valu previou exampl infeas sinc requir least eight invoc 1 wherea four invoc 1 exampl cf fig 3c among eight requir invoc four invoc g 3 f 1 mean four preemption 3 1 execut four requir invoc g 4 f 1 four preemption 4 1 execut reason earlier constraint elimin infeas preemption scenario relat invoc higher prioriti task preemption lower prioriti task higher prioriti task involv exampl fig 3 trivial shown sum number preemption 2 3 1 execut bound number 1 invoc give follow constraint elimin infeas preemption scenario first sight appear problem solv bound number preemption lower prioriti task higher prioriti task execut number invoc higher prioriti task j express follow constraint g k h r constraint cast exampl fig 3 translat follow constraint 1 higher prioriti task involv particular constraint constraint 7 gener howev safe mean valid preemption scenario may satisfi singl invoc higher prioriti task involv one preemption lower prioriti task thu count multipl time summat lefthand side constraint 7 exampl 3 preempt 2 2 turn preempt 1 invoc doubli count first g 2 f 1 g second g 3 f gener invoc k doubli count g j h g captur observ symmetr relat 23 call dc stand doubli count relat denot dc relat associ two preemption scenario g exampl four task 1 2 3 4 possibl pair preemption scenario relat dc follow use relat safe constraint deriv follow consid combin preemption scenario higher prioriti task involv pair preemption scenario combin relat dc sum number preemption combin bound number invoc higher prioriti task exampl follow constraint elimin infeas preemption scenario safe sinc pair preemption scenario appear lefthand side relat dc hand follow constraint safe p 3 f relat dc e set possibl safe constraint deriv rule follow higher prioriti task involv r 4 r 4 e maximum number preemption preemption b minimum number r r fig 4 exampl infeas task phase constraint case higher prioriti task involv 2 3 deriv similarli iv advanc constraint task phase among two problem lee et al techniqu explain introduct first problem address previou section introduc scenariosensit preemption cost section address second problem name problem techniqu consid phase among task thu may allow mani infeas preemption scenario exampl techniqu assum number preemption lower prioriti task higher prioriti task involv potenti rang zero number invoc higher prioriti task howev fig 4a illustr invoc higher prioriti task denot j figur involv preemption lower prioriti task denot k figur even assum worst case respons time denot r k figur lower prioriti task similarli fig 4b illustr invoc higher prioriti task inevit involv preemption lower prioriti task even assum best case respons time b k lower prioriti task section incorpor constraint other task phase framework develop previou section first defin follow four number two task j k j prioriti higher worst case respons time r jk n 0 jk let set interv length r hyperperiod form j k lcmt least common multipl number jk maximum number preemption lower prioriti higher prioriti task j execut interv similarli n jk minimum number preemption lower prioriti task k higher prioriti task j execut set interv hand 0 jk maximum number time instanc lower prioriti task k overlap instanc higher prioriti task j technic maximum number levelk busi period 24 j k interv final n 0 jk minimum number time instanc lower prioriti task k overlap instanc higher prioriti task j ie minimum number levelk busi period j k interv assum worst case respons time j k r j r k respect avail comput r likewis assum best case respons time j k b j b k respect best case execut time use four number given follow min x1 min x1 deriv lengthi present interest reader refer extend version paper 25 first two number jk n jk use bound number preemption two number 0 jk n 0 jk use bound number preemption certain type first 0 jk use bound number preemption execut cours without multipli count use techniqu explain previou section hand n jk use bound number preemption either j k execut exampl number preemption j execut k bound r jk likewis number preemption k execut j bound jk follow give exampl constraint use 0 jk n 0 jk assum four task 1 2 3 4 1 2 correspond j k constraint respect exampl ten possibl preemption scenario 3 among three preemption scenario 1 2 execut relat dc thu subject multipli count one particip summat number preemption restrict lead follow two inequ similarli three preemption scenario 1 execut 2 relat dc follow two inequ final three preemption scenario 2 execut 1 relat dc follow two inequ v optim base task set decomposit one potenti problem propos techniqu requir larg amount comput larg number task sinc number variabl use o2 n n number task task set section discuss simpl optim base task set decomposit drastic reduc amount fig 5 exampl task decomposit comput requir consid exampl fig 5 show cach block use four task 4 figur notic although cach block share 1 2 also 3 4 overlap cach block use 1 2 use 3 4 mean neither 1 2 affect cacherel preemption delay either 3 4 vice versa base observ decompos given task set collect subset way two task two differ subset share cach block task subset analyz independ task subset use constraint given previou two section exampl fig 5 given task set decompos two subset g calcul worst case respons time lowest prioriti task 4 use iter procedur explain section ii task one subset analyz independ task subset two result combin follow r k1 r k r k r k 4 cacherel preemption delay 4 due interact share cach block comput maximizex constraint involv 1 2 similarli pc 2 r k 4 cacherel preemption delay 4 due interact 3 4 comput maximizex constraint involv 3 4 maxim benefit optim explain number subset analyz independ larg interest topic futur research devis scheme alloc main memori task result cach map give larg number subset vi experiment result section compar worst case respons time predict propos techniqu previou techniqu use sampl task set target machin idt7rs383 board 20 mhz r3000 risc cpu r3010 fpa float point acceler instruct cach data cach 16 kbyte cach direct map block size 4 byte sram static ram use target machin main memori cach refil time 4 cycl task set specif task period wcet unit cycl experi use sampl task set whose specif given tabl tabl first column list task task set four task use experi fft lud lm fir fft task perform fft invers fft oper array 8 float point number use cooleytukey algorithm 26 simultan linear equat doolittl method lu decomposit 27 fir implement 35 point finit impuls respons fir filter 28 gener signal final lm 21 point adapt fir filter filter coeffici updat input signal 28 tabl also give period wcet task second third column respect sinc target machin use sram main memori cach refil time 4 cycl much smaller current comput system rang 8 cycl 100 cycl dram use main memori 11 obtain wcet task realist cach refil time divid wcet two compon first compon execut time task memori refer cach hit independ cach refil time measur target machin execut task code data preload cach second compon time need servic cach miss occur task execut depend cach refil time compon comput multipli total number cach miss cach refil time ref ill experi total number cach miss obtain follow procedur 1 two differ execut time measur task one code data preload cach without preload denot 2 divid differ 1 2 4 cycl cach refil time target machin comput total number cach miss task execut use three differ cach map code use four task shown lud lm fft cach map 1 cach map 2 cach map 3 fig 6 three differ cach map task fig 6 first map code use task map cach region hand second map cach region use task overlap 70 final third map code use task map disjoint region cach specul three map repres reason well spectrum possibl overlap among cach region use task ii give preemption cost tabl three map note preemption cost task decreas overlap cach region decreas less use cach block displac preemption eventu cach region disjoint preemption cost zero use publicdomain linear program tool call lp solv michel berkelaar url ftpftpeseletuenlpublp solv solv linear program problem pose propos techniqu total number constraint task set took less 3 minut user cpu time 5 minut system cpu time comput data point present section propos techniqu axil ii preemption cost tabl three cach map preemption cost tabl cach map 1 unit cycl preemption cost tabl cach map 2 unit cycl preemption cost tabl cach map 3 unit cycl workstat run suno 54 50 mhz supersparc cpu ti tms390z80 128 mbyte main memori experi also implement simpl fixedprior schedul base tick schedul explain 7 implement schedul invok everi 160000 cycl take account overhead associ schedul use analysi techniqu explain 7 techniqu schedul overhead respons time r given number schedul invoc r number time schedul move task delay queue task wait next invoc run queue r ffl c int time need servic timer interrupt measur 413 cycl target machin ffl c ql time need move first task delay queue run queue measur 142 cycl target machin ffl c qs time need move addit task delay queue run queue measur 132 cycl target machin detail explan equat beyond scope paper interest reader refer 7 fig 7a b show predict worst case respons time lowest prioriti task 4 percentag cacherel preemption delay worst case respons time respect cach refil time increas 4 cycl 200 cycl three differ techniqu use predict worst case respons time first techniqu propos paper 1 2 3 predict three differ cach map explain earlier second c techniqu explain 17 assum cach block use preempt task replac cach memori block need preempt task final p lee et al techniqu present 18 preemption cost assum time need reload use cach block note unlik propos techniqu worst case respons time predict c p insensit cach map sinc preemption cost assum independ cach map cach refil time10000000worst case respons time m3 cach refil time05cacherel preemption worst case respons m3 b fig 7 worst case respons time cacherel preemption delayworst case respons time vs cach refil time result fig 7a show propos techniqu give significantli tighter predict worst case respons time previou techniqu exampl cach refil time 100 cycl second cach map use propos techniqu give worst case respons time predict 60 tighter best previou approach 5323620 cycl 2 vs 13411402 cycl p superior perform propos techniqu becom evid cach region use task becom less overlap move 1 3 fig 7a jump worst case respons time predict three techniqu jump occur increas worst case respons time due increas cach refil time caus addit invoc higher prioriti task result number bump fig 7b result fig 7a also show cach refil time increas gap increas worst case respons time predict two tech cach map 1 cach map 2 cach map 36000000worst case respons time cach refil cach map 1 cach map 2 cach map 36000000worst case respons time cach refil b fig 8 impact differ constraint group accuraci worst case respons time predict niqu eventu task set deem unschedul c p cach refil time 90 100 cycl respect hand task set schedul even cach refil time 200 cycl cach map 3 use final result fig 7b show cach refil time increas cacherel preemption delay take proport larg percentag worst case respons time result even method cacherel preemption delay take 30 worst case respons time cach refil time 100 cycl cach map 2 use indic accur predict cacherel preemption delay becom increasingli import cach refil time increas current trend widen speed gap processor main memori continu 11 assess impact variou constraint use propos techniqu accuraci result worst case respons time predict classifi constraint two group calcul reduct worst case respons time predict group constraint set classifi follow three constraint section iii deal scenariosensit preemption cost classifi group 1 wherea section iv elimin infeas task phase classifi group 2 fig 8a b show reduct worst case respons time predict two constraint group appli cach refil time 60 cycl 80 cycl respect comparison purpos also give worst case respons time predict techniqu result show cach refil time cach region use task complet overlap ie cach map 1 reduct come constraint group 2 sinc case scenariosensit preemption cost degener preemption cost use techniqu p howev cach region use task becom less overlap impact constraint group 1 becom signific eventu cach region disjoint reduct come constraint group 1 alon sinc case scenariosensit preemption cost zero perform experi use number task set result similar given section interest reader refer 25 result task set present vii conclus paper propos enhanc schedul analysi techniqu analyz cacherel preemption delay requir cach memori use multitask realtim system propos techniqu use linear program follow two novel featur express term constraint linear program first techniqu take account relationship preempt task set task execut preemption calcul number memori block reload cach preempt task resum execut second techniqu consid phase task elimin mani infeas task interact experiment result show incorpor two featur yield 60 accur predict worst case respons time compar predict made previou techniqu result also show cach refil time increas gap increas worst case respons time predict propos techniqu previou techniqu final result show cach refil time increas cacherel preemption delay take proport larg percentag worst case respons time indic accur predict cacherel preemption delay becom increasingli import current trend widen speed gap processor main memori continu acknowledg author grate sam h noh help suggest comment earlier version paper r result earliest deadlin schedul al gorithm find respons time realtim system rate monoton schedul algorithm exact character averag case behavior schedul algorithm multiprogram hard realtim environ dynam schedul hard realtim task realtim thread extend approach analyz fix prioriti hard realtim task effect analysi engin realtim fix prioriti schedul impact ada runtim system perform characterist schedul model account interrupt handl cost dynam prioriti task system engin analysi fix prioriti schedul comput architectur quantit approach smart strateg memori alloc realtim cach design oscontrol cach predict realtim system compil support softwarebas cach partit softwarebas cach partit realtim applic cach issu realtim system ad instruct cach effect schedul analysi preemptiv realtim system analysi cacherel preemption delay fixedprior preemptiv schedul effici microarchitectur model path analysi realtim softwar method bound effect dma io interfer program execut time framework implement object schedul task lockfre realtim system scienc research associ fix prioriti schedul period task set arbitrari dead line bound cacherel preemption delay realtim system dftfft convolut algorithm theori elementari numer analysi c algorithm realtim dsp tr compil principl techniqu tool result earliest deadlin schedul algorithm dynam schedul hard realtim task realtim thread extend approach analyz fix prioriti hard realtim task c languag algorithm realtim dsp compil support softwarebas cach partit analysi cacherel preemption delay fixedprior preemptiv schedul comput architectur 2nd ed schedul algorithm multiprogram hardrealtim environ elementari numer analysi engin analysi fix prioriti schedul effect analysi engin realtim fix prioriti schedul impact ada runtim system perform characterist schedul model ad instruct cach effect schedul analysi preemptiv realtim system oscontrol cach predict realtim system effici microarchitectur model path analysi realtim softwar analysi cacherel preemption delay fixedprior preemptiv schedul method bound effect dma io interfer program execut time framework implement object schedul task lockfre realtim system ctr jaudelic c de oliveira caterina scoglio ian f akyildiz georg uhl new preemption polici diffservawar traffic engin minim rerout mpl network ieeeacm transact network ton v12 n4 p733745 august 2004 account cacherel preemption delay dynam prioriti schedul analysi proceed confer design autom test europ april 1620 2007 nice franc hemendra singh negi tulika mitra abhik roychoudhuri accur estim cacherel preemption delay proceed 1st ieeeacmifip intern confer hardwaresoftwar codesign system synthesi octob 0103 2003 newport beach ca usa jan staschulat rolf ernst scalabl precis cach analysi preemptiv schedul acm sigplan notic v40 n7 juli 2005 chanik park jaeyu seo sunghwan bae hyojun kim shinhan kim bumsoo kim lowcost memori architectur nand xip mobil embed system proceed 1st ieeeacmifip intern confer hardwaresoftwar codesign system synthesi octob 0103 2003 newport beach ca usa jan staschulat rolf ernst multipl process execut cach relat preemption delay analysi proceed 4th acm intern confer embed softwar septemb 2729 2004 pisa itali