#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Fri Oct 22 11:09:31 2021
# Process ID: 11572
# Current directory: C:/Scanway/Vivado/ScanEye_trigger
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13648 C:\Scanway\Vivado\ScanEye_trigger\ScanEye_trigger.xpr
# Log file: C:/Scanway/Vivado/ScanEye_trigger/vivado.log
# Journal file: C:/Scanway/Vivado/ScanEye_trigger\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/ip_repo/XCMV_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/divider_presc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/divide_count_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/prescaler_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1353.273 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd}
Reading block design file <C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:user:XCMV:1.0 - XCMV_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - SPI
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <scaneye_trigger> from block design file <C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1438.156 ; gain = 66.586
ipx::edit_ip_in_project -upgrade true -name XCMV_v1_0_project -directory C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.tmp/XCMV_v1_0_project c:/Scanway/Vivado/ip_repo/XCMV_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/ip_repo/XCMV_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/divider_presc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/divide_count_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/prescaler_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.383 ; gain = 15.824
update_compile_order -fileset sources_1
set_property supported_families {zynq Pre-Production zynquplus Beta} [ipx::current_core]
set_property supported_families {zynq Pre-Production zynquplus Pre-Production} [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Scanway/Vivado/ip_repo/XCMV_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Scanway/Vivado/ip_repo/XCMV_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:XCMV:1.0 [get_ips  scaneye_trigger_XCMV_0_4] -log ip_upgrade.log
Upgrading 'C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.runs/scaneye_trigger_XCMV_0_4_synth_1

INFO: [IP_Flow 19-3422] Upgraded scaneye_trigger_XCMV_0_4 (XCMV_v1.0 1.0) from revision 17 to revision 18
Wrote  : <C:\Scanway\Vivado\ScanEye_trigger\ScanEye_trigger.srcs\sources_1\bd\scaneye_trigger\scaneye_trigger.bd> 
Wrote  : <C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/ui/bd_4912aaed.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Scanway/Vivado/ScanEye_trigger/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips scaneye_trigger_XCMV_0_4] -no_script -sync -force -quiet
generate_target all [get_files  C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd]
WARNING: [IP_Flow 19-4684] Expected long value for param C_ILA_CLK_FREQ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param C_ILA_CLK_FREQ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /SPI 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /SPI 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Scanway\Vivado\ScanEye_trigger\ScanEye_trigger.srcs\sources_1\bd\scaneye_trigger\scaneye_trigger.bd> 
Wrote  : <C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/ui/bd_4912aaed.ui> 
VHDL Output written to : c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/synth/scaneye_trigger.vhd
VHDL Output written to : c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/sim/scaneye_trigger.vhd
VHDL Output written to : c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/hdl/scaneye_trigger_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block XCMV_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/ip/scaneye_trigger_auto_pc_0/scaneye_trigger_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/hw_handoff/scaneye_trigger.hwh
Generated Block Design Tcl file c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/hw_handoff/scaneye_trigger_bd.tcl
Generated Hardware Definition File c:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.gen/sources_1/bd/scaneye_trigger/synth/scaneye_trigger.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.371 ; gain = 133.547
catch { config_ip_cache -export [get_ips -all scaneye_trigger_XCMV_0_4] }
catch { config_ip_cache -export [get_ips -all scaneye_trigger_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP scaneye_trigger_auto_pc_0, cache-ID = 710db29b798493ef; cache size = 19.823 MB.
export_ip_user_files -of_objects [get_files C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd]
launch_runs scaneye_trigger_XCMV_0_4_synth_1 -jobs 6
[Fri Oct 22 11:22:58 2021] Launched scaneye_trigger_XCMV_0_4_synth_1...
Run output will be captured here: C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.runs/scaneye_trigger_XCMV_0_4_synth_1/runme.log
export_simulation -of_objects [get_files C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd] -directory C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.ip_user_files/sim_scripts -ip_user_files_dir C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.ip_user_files -ipstatic_source_dir C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.cache/compile_simlib/modelsim} {questa=C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.cache/compile_simlib/questa} {riviera=C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.cache/compile_simlib/riviera} {activehdl=C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 22 13:42:03 2021...
