{
  "design": {
    "design_info": {
      "boundary_crc": "0xC59E3C516BF304D",
      "device": "xc7a35tcpg236-1",
      "name": "Decade_counter",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "c_counter_binary_0": ""
    },
    "ports": {
      "Q": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 4}",
            "value_src": "ip_prop"
          }
        }
      },
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Decade_counter_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "Decade_counter_c_counter_binary_0_0",
        "parameters": {
          "Final_Count_Value": {
            "value": "9"
          },
          "Output_Width": {
            "value": "4"
          },
          "Restrict_Count": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "Q"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK",
          "c_counter_binary_0/CLK"
        ]
      }
    }
  }
}