<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsGenAsmWriter.inc source code [llvm/build/lib/Target/Mips/MipsGenAsmWriter.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Mips/MipsGenAsmWriter.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsGenAsmWriter.inc.html'>MipsGenAsmWriter.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Assembly Writer Source Fragment                                            *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>/// getMnemonic - This method is automatically generated by tablegen</i></td></tr>
<tr><th id="10">10</th><td><i>/// from the instruction set description.</i></td></tr>
<tr><th id="11">11</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>const</em> <em>char</em> *, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <a class="type" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#llvm::MipsInstPrinter" title='llvm::MipsInstPrinter' data-ref="llvm::MipsInstPrinter" data-ref-filename="llvm..MipsInstPrinter">MipsInstPrinter</a>::<dfn class="virtual decl def fn" id="_ZN4llvm15MipsInstPrinter11getMnemonicEPKNS_6MCInstE" title='llvm::MipsInstPrinter::getMnemonic' data-ref="_ZN4llvm15MipsInstPrinter11getMnemonicEPKNS_6MCInstE" data-ref-filename="_ZN4llvm15MipsInstPrinter11getMnemonicEPKNS_6MCInstE">getMnemonic</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col4 decl" id="154MI" title='MI' data-type='const llvm::MCInst *' data-ref="154MI" data-ref-filename="154MI">MI</dfn>) {</td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="14">14</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="15">15</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="17">17</th><td>  <em>static</em> <em>const</em> <em>char</em> <dfn class="local col5 decl" id="155AsmStrs" title='AsmStrs' data-type='const char [10640]' data-ref="155AsmStrs" data-ref-filename="155AsmStrs">AsmStrs</dfn>[] = {</td></tr>
<tr><th id="18">18</th><td>  <i>/* 0 */</i> <q>"dmfc0\t\0"</q></td></tr>
<tr><th id="19">19</th><td>  <i>/* 7 */</i> <q>"dmfgc0\t\0"</q></td></tr>
<tr><th id="20">20</th><td>  <i>/* 15 */</i> <q>"mfhgc0\t\0"</q></td></tr>
<tr><th id="21">21</th><td>  <i>/* 23 */</i> <q>"mthgc0\t\0"</q></td></tr>
<tr><th id="22">22</th><td>  <i>/* 31 */</i> <q>"dmtgc0\t\0"</q></td></tr>
<tr><th id="23">23</th><td>  <i>/* 39 */</i> <q>"mfhc0\t\0"</q></td></tr>
<tr><th id="24">24</th><td>  <i>/* 46 */</i> <q>"mthc0\t\0"</q></td></tr>
<tr><th id="25">25</th><td>  <i>/* 53 */</i> <q>"dmtc0\t\0"</q></td></tr>
<tr><th id="26">26</th><td>  <i>/* 60 */</i> <q>"vmm0\t\0"</q></td></tr>
<tr><th id="27">27</th><td>  <i>/* 66 */</i> <q>"mtm0\t\0"</q></td></tr>
<tr><th id="28">28</th><td>  <i>/* 72 */</i> <q>"mtp0\t\0"</q></td></tr>
<tr><th id="29">29</th><td>  <i>/* 78 */</i> <q>"bbit0\t\0"</q></td></tr>
<tr><th id="30">30</th><td>  <i>/* 85 */</i> <q>"ldc1\t\0"</q></td></tr>
<tr><th id="31">31</th><td>  <i>/* 91 */</i> <q>"sdc1\t\0"</q></td></tr>
<tr><th id="32">32</th><td>  <i>/* 97 */</i> <q>"cfc1\t\0"</q></td></tr>
<tr><th id="33">33</th><td>  <i>/* 103 */</i> <q>"dmfc1\t\0"</q></td></tr>
<tr><th id="34">34</th><td>  <i>/* 110 */</i> <q>"mfhc1\t\0"</q></td></tr>
<tr><th id="35">35</th><td>  <i>/* 117 */</i> <q>"mthc1\t\0"</q></td></tr>
<tr><th id="36">36</th><td>  <i>/* 124 */</i> <q>"ctc1\t\0"</q></td></tr>
<tr><th id="37">37</th><td>  <i>/* 130 */</i> <q>"dmtc1\t\0"</q></td></tr>
<tr><th id="38">38</th><td>  <i>/* 137 */</i> <q>"lwc1\t\0"</q></td></tr>
<tr><th id="39">39</th><td>  <i>/* 143 */</i> <q>"swc1\t\0"</q></td></tr>
<tr><th id="40">40</th><td>  <i>/* 149 */</i> <q>"ldxc1\t\0"</q></td></tr>
<tr><th id="41">41</th><td>  <i>/* 156 */</i> <q>"sdxc1\t\0"</q></td></tr>
<tr><th id="42">42</th><td>  <i>/* 163 */</i> <q>"luxc1\t\0"</q></td></tr>
<tr><th id="43">43</th><td>  <i>/* 170 */</i> <q>"suxc1\t\0"</q></td></tr>
<tr><th id="44">44</th><td>  <i>/* 177 */</i> <q>"lwxc1\t\0"</q></td></tr>
<tr><th id="45">45</th><td>  <i>/* 184 */</i> <q>"swxc1\t\0"</q></td></tr>
<tr><th id="46">46</th><td>  <i>/* 191 */</i> <q>"mtm1\t\0"</q></td></tr>
<tr><th id="47">47</th><td>  <i>/* 197 */</i> <q>"mtp1\t\0"</q></td></tr>
<tr><th id="48">48</th><td>  <i>/* 203 */</i> <q>"bbit1\t\0"</q></td></tr>
<tr><th id="49">49</th><td>  <i>/* 210 */</i> <q>"bbit032\t\0"</q></td></tr>
<tr><th id="50">50</th><td>  <i>/* 219 */</i> <q>"bbit132\t\0"</q></td></tr>
<tr><th id="51">51</th><td>  <i>/* 228 */</i> <q>"dsra32\t\0"</q></td></tr>
<tr><th id="52">52</th><td>  <i>/* 236 */</i> <q>"bposge32\t\0"</q></td></tr>
<tr><th id="53">53</th><td>  <i>/* 246 */</i> <q>"dsll32\t\0"</q></td></tr>
<tr><th id="54">54</th><td>  <i>/* 254 */</i> <q>"dsrl32\t\0"</q></td></tr>
<tr><th id="55">55</th><td>  <i>/* 262 */</i> <q>"lwm32\t\0"</q></td></tr>
<tr><th id="56">56</th><td>  <i>/* 269 */</i> <q>"swm32\t\0"</q></td></tr>
<tr><th id="57">57</th><td>  <i>/* 276 */</i> <q>"drotr32\t\0"</q></td></tr>
<tr><th id="58">58</th><td>  <i>/* 285 */</i> <q>"cins32\t\0"</q></td></tr>
<tr><th id="59">59</th><td>  <i>/* 293 */</i> <q>"exts32\t\0"</q></td></tr>
<tr><th id="60">60</th><td>  <i>/* 301 */</i> <q>"ldc2\t\0"</q></td></tr>
<tr><th id="61">61</th><td>  <i>/* 307 */</i> <q>"sdc2\t\0"</q></td></tr>
<tr><th id="62">62</th><td>  <i>/* 313 */</i> <q>"cfc2\t\0"</q></td></tr>
<tr><th id="63">63</th><td>  <i>/* 319 */</i> <q>"dmfc2\t\0"</q></td></tr>
<tr><th id="64">64</th><td>  <i>/* 326 */</i> <q>"mfhc2\t\0"</q></td></tr>
<tr><th id="65">65</th><td>  <i>/* 333 */</i> <q>"mthc2\t\0"</q></td></tr>
<tr><th id="66">66</th><td>  <i>/* 340 */</i> <q>"ctc2\t\0"</q></td></tr>
<tr><th id="67">67</th><td>  <i>/* 346 */</i> <q>"dmtc2\t\0"</q></td></tr>
<tr><th id="68">68</th><td>  <i>/* 353 */</i> <q>"lwc2\t\0"</q></td></tr>
<tr><th id="69">69</th><td>  <i>/* 359 */</i> <q>"swc2\t\0"</q></td></tr>
<tr><th id="70">70</th><td>  <i>/* 365 */</i> <q>"mtm2\t\0"</q></td></tr>
<tr><th id="71">71</th><td>  <i>/* 371 */</i> <q>"mtp2\t\0"</q></td></tr>
<tr><th id="72">72</th><td>  <i>/* 377 */</i> <q>"addiur2\t\0"</q></td></tr>
<tr><th id="73">73</th><td>  <i>/* 386 */</i> <q>"ldc3\t\0"</q></td></tr>
<tr><th id="74">74</th><td>  <i>/* 392 */</i> <q>"sdc3\t\0"</q></td></tr>
<tr><th id="75">75</th><td>  <i>/* 398 */</i> <q>"lwc3\t\0"</q></td></tr>
<tr><th id="76">76</th><td>  <i>/* 404 */</i> <q>"swc3\t\0"</q></td></tr>
<tr><th id="77">77</th><td>  <i>/* 410 */</i> <q>"addius5\t\0"</q></td></tr>
<tr><th id="78">78</th><td>  <i>/* 419 */</i> <q>"sb16\t\0"</q></td></tr>
<tr><th id="79">79</th><td>  <i>/* 425 */</i> <q>"bc16\t\0"</q></td></tr>
<tr><th id="80">80</th><td>  <i>/* 431 */</i> <q>"jrc16\t\0"</q></td></tr>
<tr><th id="81">81</th><td>  <i>/* 438 */</i> <q>"bnezc16\t\0"</q></td></tr>
<tr><th id="82">82</th><td>  <i>/* 447 */</i> <q>"beqzc16\t\0"</q></td></tr>
<tr><th id="83">83</th><td>  <i>/* 456 */</i> <q>"and16\t\0"</q></td></tr>
<tr><th id="84">84</th><td>  <i>/* 463 */</i> <q>"move16\t\0"</q></td></tr>
<tr><th id="85">85</th><td>  <i>/* 471 */</i> <q>"sh16\t\0"</q></td></tr>
<tr><th id="86">86</th><td>  <i>/* 477 */</i> <q>"andi16\t\0"</q></td></tr>
<tr><th id="87">87</th><td>  <i>/* 485 */</i> <q>"mfhi16\t\0"</q></td></tr>
<tr><th id="88">88</th><td>  <i>/* 493 */</i> <q>"li16\t\0"</q></td></tr>
<tr><th id="89">89</th><td>  <i>/* 499 */</i> <q>"break16\t\0"</q></td></tr>
<tr><th id="90">90</th><td>  <i>/* 508 */</i> <q>"sll16\t\0"</q></td></tr>
<tr><th id="91">91</th><td>  <i>/* 515 */</i> <q>"srl16\t\0"</q></td></tr>
<tr><th id="92">92</th><td>  <i>/* 522 */</i> <q>"lwm16\t\0"</q></td></tr>
<tr><th id="93">93</th><td>  <i>/* 529 */</i> <q>"swm16\t\0"</q></td></tr>
<tr><th id="94">94</th><td>  <i>/* 536 */</i> <q>"mflo16\t\0"</q></td></tr>
<tr><th id="95">95</th><td>  <i>/* 544 */</i> <q>"sdbbp16\t\0"</q></td></tr>
<tr><th id="96">96</th><td>  <i>/* 553 */</i> <q>"jr16\t\0"</q></td></tr>
<tr><th id="97">97</th><td>  <i>/* 559 */</i> <q>"xor16\t\0"</q></td></tr>
<tr><th id="98">98</th><td>  <i>/* 566 */</i> <q>"jalrs16\t\0"</q></td></tr>
<tr><th id="99">99</th><td>  <i>/* 575 */</i> <q>"not16\t\0"</q></td></tr>
<tr><th id="100">100</th><td>  <i>/* 582 */</i> <q>"lbu16\t\0"</q></td></tr>
<tr><th id="101">101</th><td>  <i>/* 589 */</i> <q>"subu16\t\0"</q></td></tr>
<tr><th id="102">102</th><td>  <i>/* 597 */</i> <q>"addu16\t\0"</q></td></tr>
<tr><th id="103">103</th><td>  <i>/* 605 */</i> <q>"lhu16\t\0"</q></td></tr>
<tr><th id="104">104</th><td>  <i>/* 612 */</i> <q>"lw16\t\0"</q></td></tr>
<tr><th id="105">105</th><td>  <i>/* 618 */</i> <q>"sw16\t\0"</q></td></tr>
<tr><th id="106">106</th><td>  <i>/* 624 */</i> <q>"bnez16\t\0"</q></td></tr>
<tr><th id="107">107</th><td>  <i>/* 632 */</i> <q>"beqz16\t\0"</q></td></tr>
<tr><th id="108">108</th><td>  <i>/* 640 */</i> <q>"saa\t\0"</q></td></tr>
<tr><th id="109">109</th><td>  <i>/* 645 */</i> <q>"preceu.ph.qbla\t\0"</q></td></tr>
<tr><th id="110">110</th><td>  <i>/* 661 */</i> <q>"precequ.ph.qbla\t\0"</q></td></tr>
<tr><th id="111">111</th><td>  <i>/* 678 */</i> <q>"dla\t\0"</q></td></tr>
<tr><th id="112">112</th><td>  <i>/* 683 */</i> <q>"preceu.ph.qbra\t\0"</q></td></tr>
<tr><th id="113">113</th><td>  <i>/* 699 */</i> <q>"precequ.ph.qbra\t\0"</q></td></tr>
<tr><th id="114">114</th><td>  <i>/* 716 */</i> <q>"dsra\t\0"</q></td></tr>
<tr><th id="115">115</th><td>  <i>/* 722 */</i> <q>"dlsa\t\0"</q></td></tr>
<tr><th id="116">116</th><td>  <i>/* 728 */</i> <q>"cfcmsa\t\0"</q></td></tr>
<tr><th id="117">117</th><td>  <i>/* 736 */</i> <q>"ctcmsa\t\0"</q></td></tr>
<tr><th id="118">118</th><td>  <i>/* 744 */</i> <q>"add_a.b\t\0"</q></td></tr>
<tr><th id="119">119</th><td>  <i>/* 753 */</i> <q>"min_a.b\t\0"</q></td></tr>
<tr><th id="120">120</th><td>  <i>/* 762 */</i> <q>"adds_a.b\t\0"</q></td></tr>
<tr><th id="121">121</th><td>  <i>/* 772 */</i> <q>"max_a.b\t\0"</q></td></tr>
<tr><th id="122">122</th><td>  <i>/* 781 */</i> <q>"sra.b\t\0"</q></td></tr>
<tr><th id="123">123</th><td>  <i>/* 788 */</i> <q>"nloc.b\t\0"</q></td></tr>
<tr><th id="124">124</th><td>  <i>/* 796 */</i> <q>"nlzc.b\t\0"</q></td></tr>
<tr><th id="125">125</th><td>  <i>/* 804 */</i> <q>"sld.b\t\0"</q></td></tr>
<tr><th id="126">126</th><td>  <i>/* 811 */</i> <q>"pckod.b\t\0"</q></td></tr>
<tr><th id="127">127</th><td>  <i>/* 820 */</i> <q>"ilvod.b\t\0"</q></td></tr>
<tr><th id="128">128</th><td>  <i>/* 829 */</i> <q>"insve.b\t\0"</q></td></tr>
<tr><th id="129">129</th><td>  <i>/* 838 */</i> <q>"vshf.b\t\0"</q></td></tr>
<tr><th id="130">130</th><td>  <i>/* 846 */</i> <q>"bneg.b\t\0"</q></td></tr>
<tr><th id="131">131</th><td>  <i>/* 854 */</i> <q>"srai.b\t\0"</q></td></tr>
<tr><th id="132">132</th><td>  <i>/* 862 */</i> <q>"sldi.b\t\0"</q></td></tr>
<tr><th id="133">133</th><td>  <i>/* 870 */</i> <q>"andi.b\t\0"</q></td></tr>
<tr><th id="134">134</th><td>  <i>/* 878 */</i> <q>"bnegi.b\t\0"</q></td></tr>
<tr><th id="135">135</th><td>  <i>/* 887 */</i> <q>"bseli.b\t\0"</q></td></tr>
<tr><th id="136">136</th><td>  <i>/* 896 */</i> <q>"slli.b\t\0"</q></td></tr>
<tr><th id="137">137</th><td>  <i>/* 904 */</i> <q>"srli.b\t\0"</q></td></tr>
<tr><th id="138">138</th><td>  <i>/* 912 */</i> <q>"binsli.b\t\0"</q></td></tr>
<tr><th id="139">139</th><td>  <i>/* 922 */</i> <q>"ceqi.b\t\0"</q></td></tr>
<tr><th id="140">140</th><td>  <i>/* 930 */</i> <q>"srari.b\t\0"</q></td></tr>
<tr><th id="141">141</th><td>  <i>/* 939 */</i> <q>"bclri.b\t\0"</q></td></tr>
<tr><th id="142">142</th><td>  <i>/* 948 */</i> <q>"srlri.b\t\0"</q></td></tr>
<tr><th id="143">143</th><td>  <i>/* 957 */</i> <q>"nori.b\t\0"</q></td></tr>
<tr><th id="144">144</th><td>  <i>/* 965 */</i> <q>"xori.b\t\0"</q></td></tr>
<tr><th id="145">145</th><td>  <i>/* 973 */</i> <q>"binsri.b\t\0"</q></td></tr>
<tr><th id="146">146</th><td>  <i>/* 983 */</i> <q>"splati.b\t\0"</q></td></tr>
<tr><th id="147">147</th><td>  <i>/* 993 */</i> <q>"bseti.b\t\0"</q></td></tr>
<tr><th id="148">148</th><td>  <i>/* 1002 */</i> <q>"subvi.b\t\0"</q></td></tr>
<tr><th id="149">149</th><td>  <i>/* 1011 */</i> <q>"addvi.b\t\0"</q></td></tr>
<tr><th id="150">150</th><td>  <i>/* 1020 */</i> <q>"bmzi.b\t\0"</q></td></tr>
<tr><th id="151">151</th><td>  <i>/* 1028 */</i> <q>"bmnzi.b\t\0"</q></td></tr>
<tr><th id="152">152</th><td>  <i>/* 1037 */</i> <q>"fill.b\t\0"</q></td></tr>
<tr><th id="153">153</th><td>  <i>/* 1045 */</i> <q>"sll.b\t\0"</q></td></tr>
<tr><th id="154">154</th><td>  <i>/* 1052 */</i> <q>"srl.b\t\0"</q></td></tr>
<tr><th id="155">155</th><td>  <i>/* 1059 */</i> <q>"binsl.b\t\0"</q></td></tr>
<tr><th id="156">156</th><td>  <i>/* 1068 */</i> <q>"ilvl.b\t\0"</q></td></tr>
<tr><th id="157">157</th><td>  <i>/* 1076 */</i> <q>"ceq.b\t\0"</q></td></tr>
<tr><th id="158">158</th><td>  <i>/* 1083 */</i> <q>"srar.b\t\0"</q></td></tr>
<tr><th id="159">159</th><td>  <i>/* 1091 */</i> <q>"bclr.b\t\0"</q></td></tr>
<tr><th id="160">160</th><td>  <i>/* 1099 */</i> <q>"srlr.b\t\0"</q></td></tr>
<tr><th id="161">161</th><td>  <i>/* 1107 */</i> <q>"binsr.b\t\0"</q></td></tr>
<tr><th id="162">162</th><td>  <i>/* 1116 */</i> <q>"ilvr.b\t\0"</q></td></tr>
<tr><th id="163">163</th><td>  <i>/* 1124 */</i> <q>"asub_s.b\t\0"</q></td></tr>
<tr><th id="164">164</th><td>  <i>/* 1134 */</i> <q>"mod_s.b\t\0"</q></td></tr>
<tr><th id="165">165</th><td>  <i>/* 1143 */</i> <q>"cle_s.b\t\0"</q></td></tr>
<tr><th id="166">166</th><td>  <i>/* 1152 */</i> <q>"ave_s.b\t\0"</q></td></tr>
<tr><th id="167">167</th><td>  <i>/* 1161 */</i> <q>"clei_s.b\t\0"</q></td></tr>
<tr><th id="168">168</th><td>  <i>/* 1171 */</i> <q>"mini_s.b\t\0"</q></td></tr>
<tr><th id="169">169</th><td>  <i>/* 1181 */</i> <q>"clti_s.b\t\0"</q></td></tr>
<tr><th id="170">170</th><td>  <i>/* 1191 */</i> <q>"maxi_s.b\t\0"</q></td></tr>
<tr><th id="171">171</th><td>  <i>/* 1201 */</i> <q>"min_s.b\t\0"</q></td></tr>
<tr><th id="172">172</th><td>  <i>/* 1210 */</i> <q>"aver_s.b\t\0"</q></td></tr>
<tr><th id="173">173</th><td>  <i>/* 1220 */</i> <q>"subs_s.b\t\0"</q></td></tr>
<tr><th id="174">174</th><td>  <i>/* 1230 */</i> <q>"adds_s.b\t\0"</q></td></tr>
<tr><th id="175">175</th><td>  <i>/* 1240 */</i> <q>"sat_s.b\t\0"</q></td></tr>
<tr><th id="176">176</th><td>  <i>/* 1249 */</i> <q>"clt_s.b\t\0"</q></td></tr>
<tr><th id="177">177</th><td>  <i>/* 1258 */</i> <q>"subsuu_s.b\t\0"</q></td></tr>
<tr><th id="178">178</th><td>  <i>/* 1270 */</i> <q>"div_s.b\t\0"</q></td></tr>
<tr><th id="179">179</th><td>  <i>/* 1279 */</i> <q>"max_s.b\t\0"</q></td></tr>
<tr><th id="180">180</th><td>  <i>/* 1288 */</i> <q>"copy_s.b\t\0"</q></td></tr>
<tr><th id="181">181</th><td>  <i>/* 1298 */</i> <q>"splat.b\t\0"</q></td></tr>
<tr><th id="182">182</th><td>  <i>/* 1307 */</i> <q>"bset.b\t\0"</q></td></tr>
<tr><th id="183">183</th><td>  <i>/* 1315 */</i> <q>"pcnt.b\t\0"</q></td></tr>
<tr><th id="184">184</th><td>  <i>/* 1323 */</i> <q>"insert.b\t\0"</q></td></tr>
<tr><th id="185">185</th><td>  <i>/* 1333 */</i> <q>"st.b\t\0"</q></td></tr>
<tr><th id="186">186</th><td>  <i>/* 1339 */</i> <q>"asub_u.b\t\0"</q></td></tr>
<tr><th id="187">187</th><td>  <i>/* 1349 */</i> <q>"mod_u.b\t\0"</q></td></tr>
<tr><th id="188">188</th><td>  <i>/* 1358 */</i> <q>"cle_u.b\t\0"</q></td></tr>
<tr><th id="189">189</th><td>  <i>/* 1367 */</i> <q>"ave_u.b\t\0"</q></td></tr>
<tr><th id="190">190</th><td>  <i>/* 1376 */</i> <q>"clei_u.b\t\0"</q></td></tr>
<tr><th id="191">191</th><td>  <i>/* 1386 */</i> <q>"mini_u.b\t\0"</q></td></tr>
<tr><th id="192">192</th><td>  <i>/* 1396 */</i> <q>"clti_u.b\t\0"</q></td></tr>
<tr><th id="193">193</th><td>  <i>/* 1406 */</i> <q>"maxi_u.b\t\0"</q></td></tr>
<tr><th id="194">194</th><td>  <i>/* 1416 */</i> <q>"min_u.b\t\0"</q></td></tr>
<tr><th id="195">195</th><td>  <i>/* 1425 */</i> <q>"aver_u.b\t\0"</q></td></tr>
<tr><th id="196">196</th><td>  <i>/* 1435 */</i> <q>"subs_u.b\t\0"</q></td></tr>
<tr><th id="197">197</th><td>  <i>/* 1445 */</i> <q>"adds_u.b\t\0"</q></td></tr>
<tr><th id="198">198</th><td>  <i>/* 1455 */</i> <q>"subsus_u.b\t\0"</q></td></tr>
<tr><th id="199">199</th><td>  <i>/* 1467 */</i> <q>"sat_u.b\t\0"</q></td></tr>
<tr><th id="200">200</th><td>  <i>/* 1476 */</i> <q>"clt_u.b\t\0"</q></td></tr>
<tr><th id="201">201</th><td>  <i>/* 1485 */</i> <q>"div_u.b\t\0"</q></td></tr>
<tr><th id="202">202</th><td>  <i>/* 1494 */</i> <q>"max_u.b\t\0"</q></td></tr>
<tr><th id="203">203</th><td>  <i>/* 1503 */</i> <q>"copy_u.b\t\0"</q></td></tr>
<tr><th id="204">204</th><td>  <i>/* 1513 */</i> <q>"msubv.b\t\0"</q></td></tr>
<tr><th id="205">205</th><td>  <i>/* 1522 */</i> <q>"maddv.b\t\0"</q></td></tr>
<tr><th id="206">206</th><td>  <i>/* 1531 */</i> <q>"pckev.b\t\0"</q></td></tr>
<tr><th id="207">207</th><td>  <i>/* 1540 */</i> <q>"ilvev.b\t\0"</q></td></tr>
<tr><th id="208">208</th><td>  <i>/* 1549 */</i> <q>"mulv.b\t\0"</q></td></tr>
<tr><th id="209">209</th><td>  <i>/* 1557 */</i> <q>"bz.b\t\0"</q></td></tr>
<tr><th id="210">210</th><td>  <i>/* 1563 */</i> <q>"bnz.b\t\0"</q></td></tr>
<tr><th id="211">211</th><td>  <i>/* 1570 */</i> <q>"crc32b\t\0"</q></td></tr>
<tr><th id="212">212</th><td>  <i>/* 1578 */</i> <q>"crc32cb\t\0"</q></td></tr>
<tr><th id="213">213</th><td>  <i>/* 1587 */</i> <q>"seb\t\0"</q></td></tr>
<tr><th id="214">214</th><td>  <i>/* 1592 */</i> <q>"jalrc.hb\t\0"</q></td></tr>
<tr><th id="215">215</th><td>  <i>/* 1602 */</i> <q>"jr.hb\t\0"</q></td></tr>
<tr><th id="216">216</th><td>  <i>/* 1609 */</i> <q>"jalr.hb\t\0"</q></td></tr>
<tr><th id="217">217</th><td>  <i>/* 1618 */</i> <q>"lb\t\0"</q></td></tr>
<tr><th id="218">218</th><td>  <i>/* 1622 */</i> <q>"shra.qb\t\0"</q></td></tr>
<tr><th id="219">219</th><td>  <i>/* 1631 */</i> <q>"cmpgdu.le.qb\t\0"</q></td></tr>
<tr><th id="220">220</th><td>  <i>/* 1645 */</i> <q>"cmpgu.le.qb\t\0"</q></td></tr>
<tr><th id="221">221</th><td>  <i>/* 1658 */</i> <q>"cmpu.le.qb\t\0"</q></td></tr>
<tr><th id="222">222</th><td>  <i>/* 1670 */</i> <q>"subuh.qb\t\0"</q></td></tr>
<tr><th id="223">223</th><td>  <i>/* 1680 */</i> <q>"adduh.qb\t\0"</q></td></tr>
<tr><th id="224">224</th><td>  <i>/* 1690 */</i> <q>"pick.qb\t\0"</q></td></tr>
<tr><th id="225">225</th><td>  <i>/* 1699 */</i> <q>"shll.qb\t\0"</q></td></tr>
<tr><th id="226">226</th><td>  <i>/* 1708 */</i> <q>"repl.qb\t\0"</q></td></tr>
<tr><th id="227">227</th><td>  <i>/* 1717 */</i> <q>"shrl.qb\t\0"</q></td></tr>
<tr><th id="228">228</th><td>  <i>/* 1726 */</i> <q>"cmpgdu.eq.qb\t\0"</q></td></tr>
<tr><th id="229">229</th><td>  <i>/* 1740 */</i> <q>"cmpgu.eq.qb\t\0"</q></td></tr>
<tr><th id="230">230</th><td>  <i>/* 1753 */</i> <q>"cmpu.eq.qb\t\0"</q></td></tr>
<tr><th id="231">231</th><td>  <i>/* 1765 */</i> <q>"shra_r.qb\t\0"</q></td></tr>
<tr><th id="232">232</th><td>  <i>/* 1776 */</i> <q>"subuh_r.qb\t\0"</q></td></tr>
<tr><th id="233">233</th><td>  <i>/* 1788 */</i> <q>"adduh_r.qb\t\0"</q></td></tr>
<tr><th id="234">234</th><td>  <i>/* 1800 */</i> <q>"shrav_r.qb\t\0"</q></td></tr>
<tr><th id="235">235</th><td>  <i>/* 1812 */</i> <q>"absq_s.qb\t\0"</q></td></tr>
<tr><th id="236">236</th><td>  <i>/* 1823 */</i> <q>"subu_s.qb\t\0"</q></td></tr>
<tr><th id="237">237</th><td>  <i>/* 1834 */</i> <q>"addu_s.qb\t\0"</q></td></tr>
<tr><th id="238">238</th><td>  <i>/* 1845 */</i> <q>"cmpgdu.lt.qb\t\0"</q></td></tr>
<tr><th id="239">239</th><td>  <i>/* 1859 */</i> <q>"cmpgu.lt.qb\t\0"</q></td></tr>
<tr><th id="240">240</th><td>  <i>/* 1872 */</i> <q>"cmpu.lt.qb\t\0"</q></td></tr>
<tr><th id="241">241</th><td>  <i>/* 1884 */</i> <q>"subu.qb\t\0"</q></td></tr>
<tr><th id="242">242</th><td>  <i>/* 1893 */</i> <q>"addu.qb\t\0"</q></td></tr>
<tr><th id="243">243</th><td>  <i>/* 1902 */</i> <q>"shrav.qb\t\0"</q></td></tr>
<tr><th id="244">244</th><td>  <i>/* 1912 */</i> <q>"shllv.qb\t\0"</q></td></tr>
<tr><th id="245">245</th><td>  <i>/* 1922 */</i> <q>"replv.qb\t\0"</q></td></tr>
<tr><th id="246">246</th><td>  <i>/* 1932 */</i> <q>"shrlv.qb\t\0"</q></td></tr>
<tr><th id="247">247</th><td>  <i>/* 1942 */</i> <q>"raddu.w.qb\t\0"</q></td></tr>
<tr><th id="248">248</th><td>  <i>/* 1954 */</i> <q>"sb\t\0"</q></td></tr>
<tr><th id="249">249</th><td>  <i>/* 1958 */</i> <q>"modsub\t\0"</q></td></tr>
<tr><th id="250">250</th><td>  <i>/* 1966 */</i> <q>"msub\t\0"</q></td></tr>
<tr><th id="251">251</th><td>  <i>/* 1972 */</i> <q>"bposge32c\t\0"</q></td></tr>
<tr><th id="252">252</th><td>  <i>/* 1983 */</i> <q>"bc\t\0"</q></td></tr>
<tr><th id="253">253</th><td>  <i>/* 1987 */</i> <q>"bgec\t\0"</q></td></tr>
<tr><th id="254">254</th><td>  <i>/* 1993 */</i> <q>"bnec\t\0"</q></td></tr>
<tr><th id="255">255</th><td>  <i>/* 1999 */</i> <q>"jic\t\0"</q></td></tr>
<tr><th id="256">256</th><td>  <i>/* 2004 */</i> <q>"balc\t\0"</q></td></tr>
<tr><th id="257">257</th><td>  <i>/* 2010 */</i> <q>"jialc\t\0"</q></td></tr>
<tr><th id="258">258</th><td>  <i>/* 2017 */</i> <q>"bgezalc\t\0"</q></td></tr>
<tr><th id="259">259</th><td>  <i>/* 2026 */</i> <q>"blezalc\t\0"</q></td></tr>
<tr><th id="260">260</th><td>  <i>/* 2035 */</i> <q>"bnezalc\t\0"</q></td></tr>
<tr><th id="261">261</th><td>  <i>/* 2044 */</i> <q>"beqzalc\t\0"</q></td></tr>
<tr><th id="262">262</th><td>  <i>/* 2053 */</i> <q>"bgtzalc\t\0"</q></td></tr>
<tr><th id="263">263</th><td>  <i>/* 2062 */</i> <q>"bltzalc\t\0"</q></td></tr>
<tr><th id="264">264</th><td>  <i>/* 2071 */</i> <q>"sync\t\0"</q></td></tr>
<tr><th id="265">265</th><td>  <i>/* 2077 */</i> <q>"ldpc\t\0"</q></td></tr>
<tr><th id="266">266</th><td>  <i>/* 2083 */</i> <q>"auipc\t\0"</q></td></tr>
<tr><th id="267">267</th><td>  <i>/* 2090 */</i> <q>"aluipc\t\0"</q></td></tr>
<tr><th id="268">268</th><td>  <i>/* 2098 */</i> <q>"addiupc\t\0"</q></td></tr>
<tr><th id="269">269</th><td>  <i>/* 2107 */</i> <q>"lwupc\t\0"</q></td></tr>
<tr><th id="270">270</th><td>  <i>/* 2114 */</i> <q>"lwpc\t\0"</q></td></tr>
<tr><th id="271">271</th><td>  <i>/* 2120 */</i> <q>"beqc\t\0"</q></td></tr>
<tr><th id="272">272</th><td>  <i>/* 2126 */</i> <q>"jrc\t\0"</q></td></tr>
<tr><th id="273">273</th><td>  <i>/* 2131 */</i> <q>"jalrc\t\0"</q></td></tr>
<tr><th id="274">274</th><td>  <i>/* 2138 */</i> <q>"addsc\t\0"</q></td></tr>
<tr><th id="275">275</th><td>  <i>/* 2145 */</i> <q>"bltc\t\0"</q></td></tr>
<tr><th id="276">276</th><td>  <i>/* 2151 */</i> <q>"bgeuc\t\0"</q></td></tr>
<tr><th id="277">277</th><td>  <i>/* 2158 */</i> <q>"bltuc\t\0"</q></td></tr>
<tr><th id="278">278</th><td>  <i>/* 2165 */</i> <q>"bnvc\t\0"</q></td></tr>
<tr><th id="279">279</th><td>  <i>/* 2171 */</i> <q>"bovc\t\0"</q></td></tr>
<tr><th id="280">280</th><td>  <i>/* 2177 */</i> <q>"addwc\t\0"</q></td></tr>
<tr><th id="281">281</th><td>  <i>/* 2184 */</i> <q>"bgezc\t\0"</q></td></tr>
<tr><th id="282">282</th><td>  <i>/* 2191 */</i> <q>"blezc\t\0"</q></td></tr>
<tr><th id="283">283</th><td>  <i>/* 2198 */</i> <q>"bc1nezc\t\0"</q></td></tr>
<tr><th id="284">284</th><td>  <i>/* 2207 */</i> <q>"bc2nezc\t\0"</q></td></tr>
<tr><th id="285">285</th><td>  <i>/* 2216 */</i> <q>"bnezc\t\0"</q></td></tr>
<tr><th id="286">286</th><td>  <i>/* 2223 */</i> <q>"bc1eqzc\t\0"</q></td></tr>
<tr><th id="287">287</th><td>  <i>/* 2232 */</i> <q>"bc2eqzc\t\0"</q></td></tr>
<tr><th id="288">288</th><td>  <i>/* 2241 */</i> <q>"beqzc\t\0"</q></td></tr>
<tr><th id="289">289</th><td>  <i>/* 2248 */</i> <q>"bgtzc\t\0"</q></td></tr>
<tr><th id="290">290</th><td>  <i>/* 2255 */</i> <q>"bltzc\t\0"</q></td></tr>
<tr><th id="291">291</th><td>  <i>/* 2262 */</i> <q>"flog2.d\t\0"</q></td></tr>
<tr><th id="292">292</th><td>  <i>/* 2271 */</i> <q>"fexp2.d\t\0"</q></td></tr>
<tr><th id="293">293</th><td>  <i>/* 2280 */</i> <q>"add_a.d\t\0"</q></td></tr>
<tr><th id="294">294</th><td>  <i>/* 2289 */</i> <q>"fmin_a.d\t\0"</q></td></tr>
<tr><th id="295">295</th><td>  <i>/* 2299 */</i> <q>"adds_a.d\t\0"</q></td></tr>
<tr><th id="296">296</th><td>  <i>/* 2309 */</i> <q>"fmax_a.d\t\0"</q></td></tr>
<tr><th id="297">297</th><td>  <i>/* 2319 */</i> <q>"mina.d\t\0"</q></td></tr>
<tr><th id="298">298</th><td>  <i>/* 2327 */</i> <q>"sra.d\t\0"</q></td></tr>
<tr><th id="299">299</th><td>  <i>/* 2334 */</i> <q>"maxa.d\t\0"</q></td></tr>
<tr><th id="300">300</th><td>  <i>/* 2342 */</i> <q>"fsub.d\t\0"</q></td></tr>
<tr><th id="301">301</th><td>  <i>/* 2350 */</i> <q>"fmsub.d\t\0"</q></td></tr>
<tr><th id="302">302</th><td>  <i>/* 2359 */</i> <q>"nmsub.d\t\0"</q></td></tr>
<tr><th id="303">303</th><td>  <i>/* 2368 */</i> <q>"nloc.d\t\0"</q></td></tr>
<tr><th id="304">304</th><td>  <i>/* 2376 */</i> <q>"nlzc.d\t\0"</q></td></tr>
<tr><th id="305">305</th><td>  <i>/* 2384 */</i> <q>"fadd.d\t\0"</q></td></tr>
<tr><th id="306">306</th><td>  <i>/* 2392 */</i> <q>"fmadd.d\t\0"</q></td></tr>
<tr><th id="307">307</th><td>  <i>/* 2401 */</i> <q>"nmadd.d\t\0"</q></td></tr>
<tr><th id="308">308</th><td>  <i>/* 2410 */</i> <q>"sld.d\t\0"</q></td></tr>
<tr><th id="309">309</th><td>  <i>/* 2417 */</i> <q>"pckod.d\t\0"</q></td></tr>
<tr><th id="310">310</th><td>  <i>/* 2426 */</i> <q>"ilvod.d\t\0"</q></td></tr>
<tr><th id="311">311</th><td>  <i>/* 2435 */</i> <q>"c.nge.d\t\0"</q></td></tr>
<tr><th id="312">312</th><td>  <i>/* 2444 */</i> <q>"c.le.d\t\0"</q></td></tr>
<tr><th id="313">313</th><td>  <i>/* 2452 */</i> <q>"cmp.le.d\t\0"</q></td></tr>
<tr><th id="314">314</th><td>  <i>/* 2462 */</i> <q>"fcle.d\t\0"</q></td></tr>
<tr><th id="315">315</th><td>  <i>/* 2470 */</i> <q>"c.ngle.d\t\0"</q></td></tr>
<tr><th id="316">316</th><td>  <i>/* 2480 */</i> <q>"c.ole.d\t\0"</q></td></tr>
<tr><th id="317">317</th><td>  <i>/* 2489 */</i> <q>"cmp.sle.d\t\0"</q></td></tr>
<tr><th id="318">318</th><td>  <i>/* 2500 */</i> <q>"fsle.d\t\0"</q></td></tr>
<tr><th id="319">319</th><td>  <i>/* 2508 */</i> <q>"c.ule.d\t\0"</q></td></tr>
<tr><th id="320">320</th><td>  <i>/* 2517 */</i> <q>"cmp.ule.d\t\0"</q></td></tr>
<tr><th id="321">321</th><td>  <i>/* 2528 */</i> <q>"fcule.d\t\0"</q></td></tr>
<tr><th id="322">322</th><td>  <i>/* 2537 */</i> <q>"cmp.sule.d\t\0"</q></td></tr>
<tr><th id="323">323</th><td>  <i>/* 2549 */</i> <q>"fsule.d\t\0"</q></td></tr>
<tr><th id="324">324</th><td>  <i>/* 2558 */</i> <q>"fcne.d\t\0"</q></td></tr>
<tr><th id="325">325</th><td>  <i>/* 2566 */</i> <q>"fsne.d\t\0"</q></td></tr>
<tr><th id="326">326</th><td>  <i>/* 2574 */</i> <q>"fcune.d\t\0"</q></td></tr>
<tr><th id="327">327</th><td>  <i>/* 2583 */</i> <q>"fsune.d\t\0"</q></td></tr>
<tr><th id="328">328</th><td>  <i>/* 2592 */</i> <q>"insve.d\t\0"</q></td></tr>
<tr><th id="329">329</th><td>  <i>/* 2601 */</i> <q>"c.f.d\t\0"</q></td></tr>
<tr><th id="330">330</th><td>  <i>/* 2608 */</i> <q>"cmp.af.d\t\0"</q></td></tr>
<tr><th id="331">331</th><td>  <i>/* 2618 */</i> <q>"fcaf.d\t\0"</q></td></tr>
<tr><th id="332">332</th><td>  <i>/* 2626 */</i> <q>"cmp.saf.d\t\0"</q></td></tr>
<tr><th id="333">333</th><td>  <i>/* 2637 */</i> <q>"fsaf.d\t\0"</q></td></tr>
<tr><th id="334">334</th><td>  <i>/* 2645 */</i> <q>"msubf.d\t\0"</q></td></tr>
<tr><th id="335">335</th><td>  <i>/* 2654 */</i> <q>"maddf.d\t\0"</q></td></tr>
<tr><th id="336">336</th><td>  <i>/* 2663 */</i> <q>"vshf.d\t\0"</q></td></tr>
<tr><th id="337">337</th><td>  <i>/* 2671 */</i> <q>"c.sf.d\t\0"</q></td></tr>
<tr><th id="338">338</th><td>  <i>/* 2679 */</i> <q>"movf.d\t\0"</q></td></tr>
<tr><th id="339">339</th><td>  <i>/* 2687 */</i> <q>"bneg.d\t\0"</q></td></tr>
<tr><th id="340">340</th><td>  <i>/* 2695 */</i> <q>"srai.d\t\0"</q></td></tr>
<tr><th id="341">341</th><td>  <i>/* 2703 */</i> <q>"sldi.d\t\0"</q></td></tr>
<tr><th id="342">342</th><td>  <i>/* 2711 */</i> <q>"bnegi.d\t\0"</q></td></tr>
<tr><th id="343">343</th><td>  <i>/* 2720 */</i> <q>"slli.d\t\0"</q></td></tr>
<tr><th id="344">344</th><td>  <i>/* 2728 */</i> <q>"srli.d\t\0"</q></td></tr>
<tr><th id="345">345</th><td>  <i>/* 2736 */</i> <q>"binsli.d\t\0"</q></td></tr>
<tr><th id="346">346</th><td>  <i>/* 2746 */</i> <q>"ceqi.d\t\0"</q></td></tr>
<tr><th id="347">347</th><td>  <i>/* 2754 */</i> <q>"srari.d\t\0"</q></td></tr>
<tr><th id="348">348</th><td>  <i>/* 2763 */</i> <q>"bclri.d\t\0"</q></td></tr>
<tr><th id="349">349</th><td>  <i>/* 2772 */</i> <q>"srlri.d\t\0"</q></td></tr>
<tr><th id="350">350</th><td>  <i>/* 2781 */</i> <q>"binsri.d\t\0"</q></td></tr>
<tr><th id="351">351</th><td>  <i>/* 2791 */</i> <q>"splati.d\t\0"</q></td></tr>
<tr><th id="352">352</th><td>  <i>/* 2801 */</i> <q>"bseti.d\t\0"</q></td></tr>
<tr><th id="353">353</th><td>  <i>/* 2810 */</i> <q>"subvi.d\t\0"</q></td></tr>
<tr><th id="354">354</th><td>  <i>/* 2819 */</i> <q>"addvi.d\t\0"</q></td></tr>
<tr><th id="355">355</th><td>  <i>/* 2828 */</i> <q>"trunc.l.d\t\0"</q></td></tr>
<tr><th id="356">356</th><td>  <i>/* 2839 */</i> <q>"round.l.d\t\0"</q></td></tr>
<tr><th id="357">357</th><td>  <i>/* 2850 */</i> <q>"ceil.l.d\t\0"</q></td></tr>
<tr><th id="358">358</th><td>  <i>/* 2860 */</i> <q>"floor.l.d\t\0"</q></td></tr>
<tr><th id="359">359</th><td>  <i>/* 2871 */</i> <q>"cvt.l.d\t\0"</q></td></tr>
<tr><th id="360">360</th><td>  <i>/* 2880 */</i> <q>"sel.d\t\0"</q></td></tr>
<tr><th id="361">361</th><td>  <i>/* 2887 */</i> <q>"c.ngl.d\t\0"</q></td></tr>
<tr><th id="362">362</th><td>  <i>/* 2896 */</i> <q>"fill.d\t\0"</q></td></tr>
<tr><th id="363">363</th><td>  <i>/* 2904 */</i> <q>"sll.d\t\0"</q></td></tr>
<tr><th id="364">364</th><td>  <i>/* 2911 */</i> <q>"fexupl.d\t\0"</q></td></tr>
<tr><th id="365">365</th><td>  <i>/* 2921 */</i> <q>"ffql.d\t\0"</q></td></tr>
<tr><th id="366">366</th><td>  <i>/* 2929 */</i> <q>"srl.d\t\0"</q></td></tr>
<tr><th id="367">367</th><td>  <i>/* 2936 */</i> <q>"binsl.d\t\0"</q></td></tr>
<tr><th id="368">368</th><td>  <i>/* 2945 */</i> <q>"fmul.d\t\0"</q></td></tr>
<tr><th id="369">369</th><td>  <i>/* 2953 */</i> <q>"ilvl.d\t\0"</q></td></tr>
<tr><th id="370">370</th><td>  <i>/* 2961 */</i> <q>"fmin.d\t\0"</q></td></tr>
<tr><th id="371">371</th><td>  <i>/* 2969 */</i> <q>"c.un.d\t\0"</q></td></tr>
<tr><th id="372">372</th><td>  <i>/* 2977 */</i> <q>"cmp.un.d\t\0"</q></td></tr>
<tr><th id="373">373</th><td>  <i>/* 2987 */</i> <q>"fcun.d\t\0"</q></td></tr>
<tr><th id="374">374</th><td>  <i>/* 2995 */</i> <q>"cmp.sun.d\t\0"</q></td></tr>
<tr><th id="375">375</th><td>  <i>/* 3006 */</i> <q>"fsun.d\t\0"</q></td></tr>
<tr><th id="376">376</th><td>  <i>/* 3014 */</i> <q>"movn.d\t\0"</q></td></tr>
<tr><th id="377">377</th><td>  <i>/* 3022 */</i> <q>"frcp.d\t\0"</q></td></tr>
<tr><th id="378">378</th><td>  <i>/* 3030 */</i> <q>"recip.d\t\0"</q></td></tr>
<tr><th id="379">379</th><td>  <i>/* 3039 */</i> <q>"c.eq.d\t\0"</q></td></tr>
<tr><th id="380">380</th><td>  <i>/* 3047 */</i> <q>"cmp.eq.d\t\0"</q></td></tr>
<tr><th id="381">381</th><td>  <i>/* 3057 */</i> <q>"fceq.d\t\0"</q></td></tr>
<tr><th id="382">382</th><td>  <i>/* 3065 */</i> <q>"c.seq.d\t\0"</q></td></tr>
<tr><th id="383">383</th><td>  <i>/* 3074 */</i> <q>"cmp.seq.d\t\0"</q></td></tr>
<tr><th id="384">384</th><td>  <i>/* 3085 */</i> <q>"fseq.d\t\0"</q></td></tr>
<tr><th id="385">385</th><td>  <i>/* 3093 */</i> <q>"c.ueq.d\t\0"</q></td></tr>
<tr><th id="386">386</th><td>  <i>/* 3102 */</i> <q>"cmp.ueq.d\t\0"</q></td></tr>
<tr><th id="387">387</th><td>  <i>/* 3113 */</i> <q>"fcueq.d\t\0"</q></td></tr>
<tr><th id="388">388</th><td>  <i>/* 3122 */</i> <q>"cmp.sueq.d\t\0"</q></td></tr>
<tr><th id="389">389</th><td>  <i>/* 3134 */</i> <q>"fsueq.d\t\0"</q></td></tr>
<tr><th id="390">390</th><td>  <i>/* 3143 */</i> <q>"srar.d\t\0"</q></td></tr>
<tr><th id="391">391</th><td>  <i>/* 3151 */</i> <q>"bclr.d\t\0"</q></td></tr>
<tr><th id="392">392</th><td>  <i>/* 3159 */</i> <q>"srlr.d\t\0"</q></td></tr>
<tr><th id="393">393</th><td>  <i>/* 3167 */</i> <q>"fcor.d\t\0"</q></td></tr>
<tr><th id="394">394</th><td>  <i>/* 3175 */</i> <q>"fsor.d\t\0"</q></td></tr>
<tr><th id="395">395</th><td>  <i>/* 3183 */</i> <q>"fexupr.d\t\0"</q></td></tr>
<tr><th id="396">396</th><td>  <i>/* 3193 */</i> <q>"ffqr.d\t\0"</q></td></tr>
<tr><th id="397">397</th><td>  <i>/* 3201 */</i> <q>"binsr.d\t\0"</q></td></tr>
<tr><th id="398">398</th><td>  <i>/* 3210 */</i> <q>"ilvr.d\t\0"</q></td></tr>
<tr><th id="399">399</th><td>  <i>/* 3218 */</i> <q>"cvt.s.d\t\0"</q></td></tr>
<tr><th id="400">400</th><td>  <i>/* 3227 */</i> <q>"asub_s.d\t\0"</q></td></tr>
<tr><th id="401">401</th><td>  <i>/* 3237 */</i> <q>"hsub_s.d\t\0"</q></td></tr>
<tr><th id="402">402</th><td>  <i>/* 3247 */</i> <q>"dpsub_s.d\t\0"</q></td></tr>
<tr><th id="403">403</th><td>  <i>/* 3258 */</i> <q>"ftrunc_s.d\t\0"</q></td></tr>
<tr><th id="404">404</th><td>  <i>/* 3270 */</i> <q>"hadd_s.d\t\0"</q></td></tr>
<tr><th id="405">405</th><td>  <i>/* 3280 */</i> <q>"dpadd_s.d\t\0"</q></td></tr>
<tr><th id="406">406</th><td>  <i>/* 3291 */</i> <q>"mod_s.d\t\0"</q></td></tr>
<tr><th id="407">407</th><td>  <i>/* 3300 */</i> <q>"cle_s.d\t\0"</q></td></tr>
<tr><th id="408">408</th><td>  <i>/* 3309 */</i> <q>"ave_s.d\t\0"</q></td></tr>
<tr><th id="409">409</th><td>  <i>/* 3318 */</i> <q>"clei_s.d\t\0"</q></td></tr>
<tr><th id="410">410</th><td>  <i>/* 3328 */</i> <q>"mini_s.d\t\0"</q></td></tr>
<tr><th id="411">411</th><td>  <i>/* 3338 */</i> <q>"clti_s.d\t\0"</q></td></tr>
<tr><th id="412">412</th><td>  <i>/* 3348 */</i> <q>"maxi_s.d\t\0"</q></td></tr>
<tr><th id="413">413</th><td>  <i>/* 3358 */</i> <q>"min_s.d\t\0"</q></td></tr>
<tr><th id="414">414</th><td>  <i>/* 3367 */</i> <q>"dotp_s.d\t\0"</q></td></tr>
<tr><th id="415">415</th><td>  <i>/* 3377 */</i> <q>"aver_s.d\t\0"</q></td></tr>
<tr><th id="416">416</th><td>  <i>/* 3387 */</i> <q>"subs_s.d\t\0"</q></td></tr>
<tr><th id="417">417</th><td>  <i>/* 3397 */</i> <q>"adds_s.d\t\0"</q></td></tr>
<tr><th id="418">418</th><td>  <i>/* 3407 */</i> <q>"sat_s.d\t\0"</q></td></tr>
<tr><th id="419">419</th><td>  <i>/* 3416 */</i> <q>"clt_s.d\t\0"</q></td></tr>
<tr><th id="420">420</th><td>  <i>/* 3425 */</i> <q>"ffint_s.d\t\0"</q></td></tr>
<tr><th id="421">421</th><td>  <i>/* 3436 */</i> <q>"ftint_s.d\t\0"</q></td></tr>
<tr><th id="422">422</th><td>  <i>/* 3447 */</i> <q>"subsuu_s.d\t\0"</q></td></tr>
<tr><th id="423">423</th><td>  <i>/* 3459 */</i> <q>"div_s.d\t\0"</q></td></tr>
<tr><th id="424">424</th><td>  <i>/* 3468 */</i> <q>"max_s.d\t\0"</q></td></tr>
<tr><th id="425">425</th><td>  <i>/* 3477 */</i> <q>"copy_s.d\t\0"</q></td></tr>
<tr><th id="426">426</th><td>  <i>/* 3487 */</i> <q>"abs.d\t\0"</q></td></tr>
<tr><th id="427">427</th><td>  <i>/* 3494 */</i> <q>"fclass.d\t\0"</q></td></tr>
<tr><th id="428">428</th><td>  <i>/* 3504 */</i> <q>"splat.d\t\0"</q></td></tr>
<tr><th id="429">429</th><td>  <i>/* 3513 */</i> <q>"bset.d\t\0"</q></td></tr>
<tr><th id="430">430</th><td>  <i>/* 3521 */</i> <q>"c.ngt.d\t\0"</q></td></tr>
<tr><th id="431">431</th><td>  <i>/* 3530 */</i> <q>"c.lt.d\t\0"</q></td></tr>
<tr><th id="432">432</th><td>  <i>/* 3538 */</i> <q>"cmp.lt.d\t\0"</q></td></tr>
<tr><th id="433">433</th><td>  <i>/* 3548 */</i> <q>"fclt.d\t\0"</q></td></tr>
<tr><th id="434">434</th><td>  <i>/* 3556 */</i> <q>"c.olt.d\t\0"</q></td></tr>
<tr><th id="435">435</th><td>  <i>/* 3565 */</i> <q>"cmp.slt.d\t\0"</q></td></tr>
<tr><th id="436">436</th><td>  <i>/* 3576 */</i> <q>"fslt.d\t\0"</q></td></tr>
<tr><th id="437">437</th><td>  <i>/* 3584 */</i> <q>"c.ult.d\t\0"</q></td></tr>
<tr><th id="438">438</th><td>  <i>/* 3593 */</i> <q>"cmp.ult.d\t\0"</q></td></tr>
<tr><th id="439">439</th><td>  <i>/* 3604 */</i> <q>"fcult.d\t\0"</q></td></tr>
<tr><th id="440">440</th><td>  <i>/* 3613 */</i> <q>"cmp.sult.d\t\0"</q></td></tr>
<tr><th id="441">441</th><td>  <i>/* 3625 */</i> <q>"fsult.d\t\0"</q></td></tr>
<tr><th id="442">442</th><td>  <i>/* 3634 */</i> <q>"pcnt.d\t\0"</q></td></tr>
<tr><th id="443">443</th><td>  <i>/* 3642 */</i> <q>"frint.d\t\0"</q></td></tr>
<tr><th id="444">444</th><td>  <i>/* 3651 */</i> <q>"insert.d\t\0"</q></td></tr>
<tr><th id="445">445</th><td>  <i>/* 3661 */</i> <q>"fsqrt.d\t\0"</q></td></tr>
<tr><th id="446">446</th><td>  <i>/* 3670 */</i> <q>"frsqrt.d\t\0"</q></td></tr>
<tr><th id="447">447</th><td>  <i>/* 3680 */</i> <q>"st.d\t\0"</q></td></tr>
<tr><th id="448">448</th><td>  <i>/* 3686 */</i> <q>"movt.d\t\0"</q></td></tr>
<tr><th id="449">449</th><td>  <i>/* 3694 */</i> <q>"asub_u.d\t\0"</q></td></tr>
<tr><th id="450">450</th><td>  <i>/* 3704 */</i> <q>"hsub_u.d\t\0"</q></td></tr>
<tr><th id="451">451</th><td>  <i>/* 3714 */</i> <q>"dpsub_u.d\t\0"</q></td></tr>
<tr><th id="452">452</th><td>  <i>/* 3725 */</i> <q>"ftrunc_u.d\t\0"</q></td></tr>
<tr><th id="453">453</th><td>  <i>/* 3737 */</i> <q>"hadd_u.d\t\0"</q></td></tr>
<tr><th id="454">454</th><td>  <i>/* 3747 */</i> <q>"dpadd_u.d\t\0"</q></td></tr>
<tr><th id="455">455</th><td>  <i>/* 3758 */</i> <q>"mod_u.d\t\0"</q></td></tr>
<tr><th id="456">456</th><td>  <i>/* 3767 */</i> <q>"cle_u.d\t\0"</q></td></tr>
<tr><th id="457">457</th><td>  <i>/* 3776 */</i> <q>"ave_u.d\t\0"</q></td></tr>
<tr><th id="458">458</th><td>  <i>/* 3785 */</i> <q>"clei_u.d\t\0"</q></td></tr>
<tr><th id="459">459</th><td>  <i>/* 3795 */</i> <q>"mini_u.d\t\0"</q></td></tr>
<tr><th id="460">460</th><td>  <i>/* 3805 */</i> <q>"clti_u.d\t\0"</q></td></tr>
<tr><th id="461">461</th><td>  <i>/* 3815 */</i> <q>"maxi_u.d\t\0"</q></td></tr>
<tr><th id="462">462</th><td>  <i>/* 3825 */</i> <q>"min_u.d\t\0"</q></td></tr>
<tr><th id="463">463</th><td>  <i>/* 3834 */</i> <q>"dotp_u.d\t\0"</q></td></tr>
<tr><th id="464">464</th><td>  <i>/* 3844 */</i> <q>"aver_u.d\t\0"</q></td></tr>
<tr><th id="465">465</th><td>  <i>/* 3854 */</i> <q>"subs_u.d\t\0"</q></td></tr>
<tr><th id="466">466</th><td>  <i>/* 3864 */</i> <q>"adds_u.d\t\0"</q></td></tr>
<tr><th id="467">467</th><td>  <i>/* 3874 */</i> <q>"subsus_u.d\t\0"</q></td></tr>
<tr><th id="468">468</th><td>  <i>/* 3886 */</i> <q>"sat_u.d\t\0"</q></td></tr>
<tr><th id="469">469</th><td>  <i>/* 3895 */</i> <q>"clt_u.d\t\0"</q></td></tr>
<tr><th id="470">470</th><td>  <i>/* 3904 */</i> <q>"ffint_u.d\t\0"</q></td></tr>
<tr><th id="471">471</th><td>  <i>/* 3915 */</i> <q>"ftint_u.d\t\0"</q></td></tr>
<tr><th id="472">472</th><td>  <i>/* 3926 */</i> <q>"div_u.d\t\0"</q></td></tr>
<tr><th id="473">473</th><td>  <i>/* 3935 */</i> <q>"max_u.d\t\0"</q></td></tr>
<tr><th id="474">474</th><td>  <i>/* 3944 */</i> <q>"msubv.d\t\0"</q></td></tr>
<tr><th id="475">475</th><td>  <i>/* 3953 */</i> <q>"maddv.d\t\0"</q></td></tr>
<tr><th id="476">476</th><td>  <i>/* 3962 */</i> <q>"pckev.d\t\0"</q></td></tr>
<tr><th id="477">477</th><td>  <i>/* 3971 */</i> <q>"ilvev.d\t\0"</q></td></tr>
<tr><th id="478">478</th><td>  <i>/* 3980 */</i> <q>"fdiv.d\t\0"</q></td></tr>
<tr><th id="479">479</th><td>  <i>/* 3988 */</i> <q>"mulv.d\t\0"</q></td></tr>
<tr><th id="480">480</th><td>  <i>/* 3996 */</i> <q>"mov.d\t\0"</q></td></tr>
<tr><th id="481">481</th><td>  <i>/* 4003 */</i> <q>"trunc.w.d\t\0"</q></td></tr>
<tr><th id="482">482</th><td>  <i>/* 4014 */</i> <q>"round.w.d\t\0"</q></td></tr>
<tr><th id="483">483</th><td>  <i>/* 4025 */</i> <q>"ceil.w.d\t\0"</q></td></tr>
<tr><th id="484">484</th><td>  <i>/* 4035 */</i> <q>"floor.w.d\t\0"</q></td></tr>
<tr><th id="485">485</th><td>  <i>/* 4046 */</i> <q>"cvt.w.d\t\0"</q></td></tr>
<tr><th id="486">486</th><td>  <i>/* 4055 */</i> <q>"fmax.d\t\0"</q></td></tr>
<tr><th id="487">487</th><td>  <i>/* 4063 */</i> <q>"bz.d\t\0"</q></td></tr>
<tr><th id="488">488</th><td>  <i>/* 4069 */</i> <q>"selnez.d\t\0"</q></td></tr>
<tr><th id="489">489</th><td>  <i>/* 4079 */</i> <q>"bnz.d\t\0"</q></td></tr>
<tr><th id="490">490</th><td>  <i>/* 4086 */</i> <q>"seleqz.d\t\0"</q></td></tr>
<tr><th id="491">491</th><td>  <i>/* 4096 */</i> <q>"movz.d\t\0"</q></td></tr>
<tr><th id="492">492</th><td>  <i>/* 4104 */</i> <q>"crc32d\t\0"</q></td></tr>
<tr><th id="493">493</th><td>  <i>/* 4112 */</i> <q>"saad\t\0"</q></td></tr>
<tr><th id="494">494</th><td>  <i>/* 4118 */</i> <q>"crc32cd\t\0"</q></td></tr>
<tr><th id="495">495</th><td>  <i>/* 4127 */</i> <q>"scd\t\0"</q></td></tr>
<tr><th id="496">496</th><td>  <i>/* 4132 */</i> <q>"dadd\t\0"</q></td></tr>
<tr><th id="497">497</th><td>  <i>/* 4138 */</i> <q>"madd\t\0"</q></td></tr>
<tr><th id="498">498</th><td>  <i>/* 4144 */</i> <q>"dshd\t\0"</q></td></tr>
<tr><th id="499">499</th><td>  <i>/* 4150 */</i> <q>"yield\t\0"</q></td></tr>
<tr><th id="500">500</th><td>  <i>/* 4157 */</i> <q>"lld\t\0"</q></td></tr>
<tr><th id="501">501</th><td>  <i>/* 4162 */</i> <q>"and\t\0"</q></td></tr>
<tr><th id="502">502</th><td>  <i>/* 4167 */</i> <q>"prepend\t\0"</q></td></tr>
<tr><th id="503">503</th><td>  <i>/* 4176 */</i> <q>"append\t\0"</q></td></tr>
<tr><th id="504">504</th><td>  <i>/* 4184 */</i> <q>"dmod\t\0"</q></td></tr>
<tr><th id="505">505</th><td>  <i>/* 4190 */</i> <q>"sd\t\0"</q></td></tr>
<tr><th id="506">506</th><td>  <i>/* 4194 */</i> <q>"lbe\t\0"</q></td></tr>
<tr><th id="507">507</th><td>  <i>/* 4199 */</i> <q>"sbe\t\0"</q></td></tr>
<tr><th id="508">508</th><td>  <i>/* 4204 */</i> <q>"sce\t\0"</q></td></tr>
<tr><th id="509">509</th><td>  <i>/* 4209 */</i> <q>"cachee\t\0"</q></td></tr>
<tr><th id="510">510</th><td>  <i>/* 4217 */</i> <q>"prefe\t\0"</q></td></tr>
<tr><th id="511">511</th><td>  <i>/* 4224 */</i> <q>"bge\t\0"</q></td></tr>
<tr><th id="512">512</th><td>  <i>/* 4229 */</i> <q>"sge\t\0"</q></td></tr>
<tr><th id="513">513</th><td>  <i>/* 4234 */</i> <q>"tge\t\0"</q></td></tr>
<tr><th id="514">514</th><td>  <i>/* 4239 */</i> <q>"cache\t\0"</q></td></tr>
<tr><th id="515">515</th><td>  <i>/* 4246 */</i> <q>"lhe\t\0"</q></td></tr>
<tr><th id="516">516</th><td>  <i>/* 4251 */</i> <q>"she\t\0"</q></td></tr>
<tr><th id="517">517</th><td>  <i>/* 4256 */</i> <q>"sigrie\t\0"</q></td></tr>
<tr><th id="518">518</th><td>  <i>/* 4264 */</i> <q>"ble\t\0"</q></td></tr>
<tr><th id="519">519</th><td>  <i>/* 4269 */</i> <q>"lle\t\0"</q></td></tr>
<tr><th id="520">520</th><td>  <i>/* 4274 */</i> <q>"sle\t\0"</q></td></tr>
<tr><th id="521">521</th><td>  <i>/* 4279 */</i> <q>"lwle\t\0"</q></td></tr>
<tr><th id="522">522</th><td>  <i>/* 4285 */</i> <q>"swle\t\0"</q></td></tr>
<tr><th id="523">523</th><td>  <i>/* 4291 */</i> <q>"bne\t\0"</q></td></tr>
<tr><th id="524">524</th><td>  <i>/* 4296 */</i> <q>"sne\t\0"</q></td></tr>
<tr><th id="525">525</th><td>  <i>/* 4301 */</i> <q>"tne\t\0"</q></td></tr>
<tr><th id="526">526</th><td>  <i>/* 4306 */</i> <q>"dvpe\t\0"</q></td></tr>
<tr><th id="527">527</th><td>  <i>/* 4312 */</i> <q>"evpe\t\0"</q></td></tr>
<tr><th id="528">528</th><td>  <i>/* 4318 */</i> <q>"lwre\t\0"</q></td></tr>
<tr><th id="529">529</th><td>  <i>/* 4324 */</i> <q>"swre\t\0"</q></td></tr>
<tr><th id="530">530</th><td>  <i>/* 4330 */</i> <q>"lbue\t\0"</q></td></tr>
<tr><th id="531">531</th><td>  <i>/* 4336 */</i> <q>"lhue\t\0"</q></td></tr>
<tr><th id="532">532</th><td>  <i>/* 4342 */</i> <q>"move\t\0"</q></td></tr>
<tr><th id="533">533</th><td>  <i>/* 4348 */</i> <q>"lwe\t\0"</q></td></tr>
<tr><th id="534">534</th><td>  <i>/* 4353 */</i> <q>"swe\t\0"</q></td></tr>
<tr><th id="535">535</th><td>  <i>/* 4358 */</i> <q>"bc1f\t\0"</q></td></tr>
<tr><th id="536">536</th><td>  <i>/* 4364 */</i> <q>"pref\t\0"</q></td></tr>
<tr><th id="537">537</th><td>  <i>/* 4370 */</i> <q>"movf\t\0"</q></td></tr>
<tr><th id="538">538</th><td>  <i>/* 4376 */</i> <q>"neg\t\0"</q></td></tr>
<tr><th id="539">539</th><td>  <i>/* 4381 */</i> <q>"add_a.h\t\0"</q></td></tr>
<tr><th id="540">540</th><td>  <i>/* 4390 */</i> <q>"min_a.h\t\0"</q></td></tr>
<tr><th id="541">541</th><td>  <i>/* 4399 */</i> <q>"adds_a.h\t\0"</q></td></tr>
<tr><th id="542">542</th><td>  <i>/* 4409 */</i> <q>"max_a.h\t\0"</q></td></tr>
<tr><th id="543">543</th><td>  <i>/* 4418 */</i> <q>"sra.h\t\0"</q></td></tr>
<tr><th id="544">544</th><td>  <i>/* 4425 */</i> <q>"nloc.h\t\0"</q></td></tr>
<tr><th id="545">545</th><td>  <i>/* 4433 */</i> <q>"nlzc.h\t\0"</q></td></tr>
<tr><th id="546">546</th><td>  <i>/* 4441 */</i> <q>"sld.h\t\0"</q></td></tr>
<tr><th id="547">547</th><td>  <i>/* 4448 */</i> <q>"pckod.h\t\0"</q></td></tr>
<tr><th id="548">548</th><td>  <i>/* 4457 */</i> <q>"ilvod.h\t\0"</q></td></tr>
<tr><th id="549">549</th><td>  <i>/* 4466 */</i> <q>"insve.h\t\0"</q></td></tr>
<tr><th id="550">550</th><td>  <i>/* 4475 */</i> <q>"vshf.h\t\0"</q></td></tr>
<tr><th id="551">551</th><td>  <i>/* 4483 */</i> <q>"bneg.h\t\0"</q></td></tr>
<tr><th id="552">552</th><td>  <i>/* 4491 */</i> <q>"srai.h\t\0"</q></td></tr>
<tr><th id="553">553</th><td>  <i>/* 4499 */</i> <q>"sldi.h\t\0"</q></td></tr>
<tr><th id="554">554</th><td>  <i>/* 4507 */</i> <q>"bnegi.h\t\0"</q></td></tr>
<tr><th id="555">555</th><td>  <i>/* 4516 */</i> <q>"slli.h\t\0"</q></td></tr>
<tr><th id="556">556</th><td>  <i>/* 4524 */</i> <q>"srli.h\t\0"</q></td></tr>
<tr><th id="557">557</th><td>  <i>/* 4532 */</i> <q>"binsli.h\t\0"</q></td></tr>
<tr><th id="558">558</th><td>  <i>/* 4542 */</i> <q>"ceqi.h\t\0"</q></td></tr>
<tr><th id="559">559</th><td>  <i>/* 4550 */</i> <q>"srari.h\t\0"</q></td></tr>
<tr><th id="560">560</th><td>  <i>/* 4559 */</i> <q>"bclri.h\t\0"</q></td></tr>
<tr><th id="561">561</th><td>  <i>/* 4568 */</i> <q>"srlri.h\t\0"</q></td></tr>
<tr><th id="562">562</th><td>  <i>/* 4577 */</i> <q>"binsri.h\t\0"</q></td></tr>
<tr><th id="563">563</th><td>  <i>/* 4587 */</i> <q>"splati.h\t\0"</q></td></tr>
<tr><th id="564">564</th><td>  <i>/* 4597 */</i> <q>"bseti.h\t\0"</q></td></tr>
<tr><th id="565">565</th><td>  <i>/* 4606 */</i> <q>"subvi.h\t\0"</q></td></tr>
<tr><th id="566">566</th><td>  <i>/* 4615 */</i> <q>"addvi.h\t\0"</q></td></tr>
<tr><th id="567">567</th><td>  <i>/* 4624 */</i> <q>"fill.h\t\0"</q></td></tr>
<tr><th id="568">568</th><td>  <i>/* 4632 */</i> <q>"sll.h\t\0"</q></td></tr>
<tr><th id="569">569</th><td>  <i>/* 4639 */</i> <q>"srl.h\t\0"</q></td></tr>
<tr><th id="570">570</th><td>  <i>/* 4646 */</i> <q>"binsl.h\t\0"</q></td></tr>
<tr><th id="571">571</th><td>  <i>/* 4655 */</i> <q>"ilvl.h\t\0"</q></td></tr>
<tr><th id="572">572</th><td>  <i>/* 4663 */</i> <q>"fexdo.h\t\0"</q></td></tr>
<tr><th id="573">573</th><td>  <i>/* 4672 */</i> <q>"msub_q.h\t\0"</q></td></tr>
<tr><th id="574">574</th><td>  <i>/* 4682 */</i> <q>"madd_q.h\t\0"</q></td></tr>
<tr><th id="575">575</th><td>  <i>/* 4692 */</i> <q>"mul_q.h\t\0"</q></td></tr>
<tr><th id="576">576</th><td>  <i>/* 4701 */</i> <q>"msubr_q.h\t\0"</q></td></tr>
<tr><th id="577">577</th><td>  <i>/* 4712 */</i> <q>"maddr_q.h\t\0"</q></td></tr>
<tr><th id="578">578</th><td>  <i>/* 4723 */</i> <q>"mulr_q.h\t\0"</q></td></tr>
<tr><th id="579">579</th><td>  <i>/* 4733 */</i> <q>"ceq.h\t\0"</q></td></tr>
<tr><th id="580">580</th><td>  <i>/* 4740 */</i> <q>"ftq.h\t\0"</q></td></tr>
<tr><th id="581">581</th><td>  <i>/* 4747 */</i> <q>"srar.h\t\0"</q></td></tr>
<tr><th id="582">582</th><td>  <i>/* 4755 */</i> <q>"bclr.h\t\0"</q></td></tr>
<tr><th id="583">583</th><td>  <i>/* 4763 */</i> <q>"srlr.h\t\0"</q></td></tr>
<tr><th id="584">584</th><td>  <i>/* 4771 */</i> <q>"binsr.h\t\0"</q></td></tr>
<tr><th id="585">585</th><td>  <i>/* 4780 */</i> <q>"ilvr.h\t\0"</q></td></tr>
<tr><th id="586">586</th><td>  <i>/* 4788 */</i> <q>"asub_s.h\t\0"</q></td></tr>
<tr><th id="587">587</th><td>  <i>/* 4798 */</i> <q>"hsub_s.h\t\0"</q></td></tr>
<tr><th id="588">588</th><td>  <i>/* 4808 */</i> <q>"dpsub_s.h\t\0"</q></td></tr>
<tr><th id="589">589</th><td>  <i>/* 4819 */</i> <q>"hadd_s.h\t\0"</q></td></tr>
<tr><th id="590">590</th><td>  <i>/* 4829 */</i> <q>"dpadd_s.h\t\0"</q></td></tr>
<tr><th id="591">591</th><td>  <i>/* 4840 */</i> <q>"mod_s.h\t\0"</q></td></tr>
<tr><th id="592">592</th><td>  <i>/* 4849 */</i> <q>"cle_s.h\t\0"</q></td></tr>
<tr><th id="593">593</th><td>  <i>/* 4858 */</i> <q>"ave_s.h\t\0"</q></td></tr>
<tr><th id="594">594</th><td>  <i>/* 4867 */</i> <q>"clei_s.h\t\0"</q></td></tr>
<tr><th id="595">595</th><td>  <i>/* 4877 */</i> <q>"mini_s.h\t\0"</q></td></tr>
<tr><th id="596">596</th><td>  <i>/* 4887 */</i> <q>"clti_s.h\t\0"</q></td></tr>
<tr><th id="597">597</th><td>  <i>/* 4897 */</i> <q>"maxi_s.h\t\0"</q></td></tr>
<tr><th id="598">598</th><td>  <i>/* 4907 */</i> <q>"min_s.h\t\0"</q></td></tr>
<tr><th id="599">599</th><td>  <i>/* 4916 */</i> <q>"dotp_s.h\t\0"</q></td></tr>
<tr><th id="600">600</th><td>  <i>/* 4926 */</i> <q>"aver_s.h\t\0"</q></td></tr>
<tr><th id="601">601</th><td>  <i>/* 4936 */</i> <q>"extr_s.h\t\0"</q></td></tr>
<tr><th id="602">602</th><td>  <i>/* 4946 */</i> <q>"subs_s.h\t\0"</q></td></tr>
<tr><th id="603">603</th><td>  <i>/* 4956 */</i> <q>"adds_s.h\t\0"</q></td></tr>
<tr><th id="604">604</th><td>  <i>/* 4966 */</i> <q>"sat_s.h\t\0"</q></td></tr>
<tr><th id="605">605</th><td>  <i>/* 4975 */</i> <q>"clt_s.h\t\0"</q></td></tr>
<tr><th id="606">606</th><td>  <i>/* 4984 */</i> <q>"subsuu_s.h\t\0"</q></td></tr>
<tr><th id="607">607</th><td>  <i>/* 4996 */</i> <q>"div_s.h\t\0"</q></td></tr>
<tr><th id="608">608</th><td>  <i>/* 5005 */</i> <q>"extrv_s.h\t\0"</q></td></tr>
<tr><th id="609">609</th><td>  <i>/* 5016 */</i> <q>"max_s.h\t\0"</q></td></tr>
<tr><th id="610">610</th><td>  <i>/* 5025 */</i> <q>"copy_s.h\t\0"</q></td></tr>
<tr><th id="611">611</th><td>  <i>/* 5035 */</i> <q>"splat.h\t\0"</q></td></tr>
<tr><th id="612">612</th><td>  <i>/* 5044 */</i> <q>"bset.h\t\0"</q></td></tr>
<tr><th id="613">613</th><td>  <i>/* 5052 */</i> <q>"pcnt.h\t\0"</q></td></tr>
<tr><th id="614">614</th><td>  <i>/* 5060 */</i> <q>"insert.h\t\0"</q></td></tr>
<tr><th id="615">615</th><td>  <i>/* 5070 */</i> <q>"st.h\t\0"</q></td></tr>
<tr><th id="616">616</th><td>  <i>/* 5076 */</i> <q>"asub_u.h\t\0"</q></td></tr>
<tr><th id="617">617</th><td>  <i>/* 5086 */</i> <q>"hsub_u.h\t\0"</q></td></tr>
<tr><th id="618">618</th><td>  <i>/* 5096 */</i> <q>"dpsub_u.h\t\0"</q></td></tr>
<tr><th id="619">619</th><td>  <i>/* 5107 */</i> <q>"hadd_u.h\t\0"</q></td></tr>
<tr><th id="620">620</th><td>  <i>/* 5117 */</i> <q>"dpadd_u.h\t\0"</q></td></tr>
<tr><th id="621">621</th><td>  <i>/* 5128 */</i> <q>"mod_u.h\t\0"</q></td></tr>
<tr><th id="622">622</th><td>  <i>/* 5137 */</i> <q>"cle_u.h\t\0"</q></td></tr>
<tr><th id="623">623</th><td>  <i>/* 5146 */</i> <q>"ave_u.h\t\0"</q></td></tr>
<tr><th id="624">624</th><td>  <i>/* 5155 */</i> <q>"clei_u.h\t\0"</q></td></tr>
<tr><th id="625">625</th><td>  <i>/* 5165 */</i> <q>"mini_u.h\t\0"</q></td></tr>
<tr><th id="626">626</th><td>  <i>/* 5175 */</i> <q>"clti_u.h\t\0"</q></td></tr>
<tr><th id="627">627</th><td>  <i>/* 5185 */</i> <q>"maxi_u.h\t\0"</q></td></tr>
<tr><th id="628">628</th><td>  <i>/* 5195 */</i> <q>"min_u.h\t\0"</q></td></tr>
<tr><th id="629">629</th><td>  <i>/* 5204 */</i> <q>"dotp_u.h\t\0"</q></td></tr>
<tr><th id="630">630</th><td>  <i>/* 5214 */</i> <q>"aver_u.h\t\0"</q></td></tr>
<tr><th id="631">631</th><td>  <i>/* 5224 */</i> <q>"subs_u.h\t\0"</q></td></tr>
<tr><th id="632">632</th><td>  <i>/* 5234 */</i> <q>"adds_u.h\t\0"</q></td></tr>
<tr><th id="633">633</th><td>  <i>/* 5244 */</i> <q>"subsus_u.h\t\0"</q></td></tr>
<tr><th id="634">634</th><td>  <i>/* 5256 */</i> <q>"sat_u.h\t\0"</q></td></tr>
<tr><th id="635">635</th><td>  <i>/* 5265 */</i> <q>"clt_u.h\t\0"</q></td></tr>
<tr><th id="636">636</th><td>  <i>/* 5274 */</i> <q>"div_u.h\t\0"</q></td></tr>
<tr><th id="637">637</th><td>  <i>/* 5283 */</i> <q>"max_u.h\t\0"</q></td></tr>
<tr><th id="638">638</th><td>  <i>/* 5292 */</i> <q>"copy_u.h\t\0"</q></td></tr>
<tr><th id="639">639</th><td>  <i>/* 5302 */</i> <q>"msubv.h\t\0"</q></td></tr>
<tr><th id="640">640</th><td>  <i>/* 5311 */</i> <q>"maddv.h\t\0"</q></td></tr>
<tr><th id="641">641</th><td>  <i>/* 5320 */</i> <q>"pckev.h\t\0"</q></td></tr>
<tr><th id="642">642</th><td>  <i>/* 5329 */</i> <q>"ilvev.h\t\0"</q></td></tr>
<tr><th id="643">643</th><td>  <i>/* 5338 */</i> <q>"mulv.h\t\0"</q></td></tr>
<tr><th id="644">644</th><td>  <i>/* 5346 */</i> <q>"bz.h\t\0"</q></td></tr>
<tr><th id="645">645</th><td>  <i>/* 5352 */</i> <q>"bnz.h\t\0"</q></td></tr>
<tr><th id="646">646</th><td>  <i>/* 5359 */</i> <q>"crc32h\t\0"</q></td></tr>
<tr><th id="647">647</th><td>  <i>/* 5367 */</i> <q>"dsbh\t\0"</q></td></tr>
<tr><th id="648">648</th><td>  <i>/* 5373 */</i> <q>"wsbh\t\0"</q></td></tr>
<tr><th id="649">649</th><td>  <i>/* 5379 */</i> <q>"crc32ch\t\0"</q></td></tr>
<tr><th id="650">650</th><td>  <i>/* 5388 */</i> <q>"seh\t\0"</q></td></tr>
<tr><th id="651">651</th><td>  <i>/* 5393 */</i> <q>"ulh\t\0"</q></td></tr>
<tr><th id="652">652</th><td>  <i>/* 5398 */</i> <q>"shra.ph\t\0"</q></td></tr>
<tr><th id="653">653</th><td>  <i>/* 5407 */</i> <q>"precrq.qb.ph\t\0"</q></td></tr>
<tr><th id="654">654</th><td>  <i>/* 5421 */</i> <q>"precr.qb.ph\t\0"</q></td></tr>
<tr><th id="655">655</th><td>  <i>/* 5434 */</i> <q>"precrqu_s.qb.ph\t\0"</q></td></tr>
<tr><th id="656">656</th><td>  <i>/* 5451 */</i> <q>"cmp.le.ph\t\0"</q></td></tr>
<tr><th id="657">657</th><td>  <i>/* 5462 */</i> <q>"subqh.ph\t\0"</q></td></tr>
<tr><th id="658">658</th><td>  <i>/* 5472 */</i> <q>"addqh.ph\t\0"</q></td></tr>
<tr><th id="659">659</th><td>  <i>/* 5482 */</i> <q>"pick.ph\t\0"</q></td></tr>
<tr><th id="660">660</th><td>  <i>/* 5491 */</i> <q>"shll.ph\t\0"</q></td></tr>
<tr><th id="661">661</th><td>  <i>/* 5500 */</i> <q>"repl.ph\t\0"</q></td></tr>
<tr><th id="662">662</th><td>  <i>/* 5509 */</i> <q>"shrl.ph\t\0"</q></td></tr>
<tr><th id="663">663</th><td>  <i>/* 5518 */</i> <q>"packrl.ph\t\0"</q></td></tr>
<tr><th id="664">664</th><td>  <i>/* 5529 */</i> <q>"mul.ph\t\0"</q></td></tr>
<tr><th id="665">665</th><td>  <i>/* 5537 */</i> <q>"subq.ph\t\0"</q></td></tr>
<tr><th id="666">666</th><td>  <i>/* 5546 */</i> <q>"addq.ph\t\0"</q></td></tr>
<tr><th id="667">667</th><td>  <i>/* 5555 */</i> <q>"cmp.eq.ph\t\0"</q></td></tr>
<tr><th id="668">668</th><td>  <i>/* 5566 */</i> <q>"shra_r.ph\t\0"</q></td></tr>
<tr><th id="669">669</th><td>  <i>/* 5577 */</i> <q>"subqh_r.ph\t\0"</q></td></tr>
<tr><th id="670">670</th><td>  <i>/* 5589 */</i> <q>"addqh_r.ph\t\0"</q></td></tr>
<tr><th id="671">671</th><td>  <i>/* 5601 */</i> <q>"shrav_r.ph\t\0"</q></td></tr>
<tr><th id="672">672</th><td>  <i>/* 5613 */</i> <q>"shll_s.ph\t\0"</q></td></tr>
<tr><th id="673">673</th><td>  <i>/* 5624 */</i> <q>"mul_s.ph\t\0"</q></td></tr>
<tr><th id="674">674</th><td>  <i>/* 5634 */</i> <q>"subq_s.ph\t\0"</q></td></tr>
<tr><th id="675">675</th><td>  <i>/* 5645 */</i> <q>"addq_s.ph\t\0"</q></td></tr>
<tr><th id="676">676</th><td>  <i>/* 5656 */</i> <q>"mulq_s.ph\t\0"</q></td></tr>
<tr><th id="677">677</th><td>  <i>/* 5667 */</i> <q>"absq_s.ph\t\0"</q></td></tr>
<tr><th id="678">678</th><td>  <i>/* 5678 */</i> <q>"subu_s.ph\t\0"</q></td></tr>
<tr><th id="679">679</th><td>  <i>/* 5689 */</i> <q>"addu_s.ph\t\0"</q></td></tr>
<tr><th id="680">680</th><td>  <i>/* 5700 */</i> <q>"shllv_s.ph\t\0"</q></td></tr>
<tr><th id="681">681</th><td>  <i>/* 5712 */</i> <q>"mulq_rs.ph\t\0"</q></td></tr>
<tr><th id="682">682</th><td>  <i>/* 5724 */</i> <q>"cmp.lt.ph\t\0"</q></td></tr>
<tr><th id="683">683</th><td>  <i>/* 5735 */</i> <q>"subu.ph\t\0"</q></td></tr>
<tr><th id="684">684</th><td>  <i>/* 5744 */</i> <q>"addu.ph\t\0"</q></td></tr>
<tr><th id="685">685</th><td>  <i>/* 5753 */</i> <q>"shrav.ph\t\0"</q></td></tr>
<tr><th id="686">686</th><td>  <i>/* 5763 */</i> <q>"shllv.ph\t\0"</q></td></tr>
<tr><th id="687">687</th><td>  <i>/* 5773 */</i> <q>"replv.ph\t\0"</q></td></tr>
<tr><th id="688">688</th><td>  <i>/* 5783 */</i> <q>"shrlv.ph\t\0"</q></td></tr>
<tr><th id="689">689</th><td>  <i>/* 5793 */</i> <q>"dpa.w.ph\t\0"</q></td></tr>
<tr><th id="690">690</th><td>  <i>/* 5803 */</i> <q>"dpaqx_sa.w.ph\t\0"</q></td></tr>
<tr><th id="691">691</th><td>  <i>/* 5818 */</i> <q>"dpsqx_sa.w.ph\t\0"</q></td></tr>
<tr><th id="692">692</th><td>  <i>/* 5833 */</i> <q>"mulsa.w.ph\t\0"</q></td></tr>
<tr><th id="693">693</th><td>  <i>/* 5845 */</i> <q>"dpaq_s.w.ph\t\0"</q></td></tr>
<tr><th id="694">694</th><td>  <i>/* 5858 */</i> <q>"mulsaq_s.w.ph\t\0"</q></td></tr>
<tr><th id="695">695</th><td>  <i>/* 5873 */</i> <q>"dpsq_s.w.ph\t\0"</q></td></tr>
<tr><th id="696">696</th><td>  <i>/* 5886 */</i> <q>"dpaqx_s.w.ph\t\0"</q></td></tr>
<tr><th id="697">697</th><td>  <i>/* 5900 */</i> <q>"dpsqx_s.w.ph\t\0"</q></td></tr>
<tr><th id="698">698</th><td>  <i>/* 5914 */</i> <q>"dps.w.ph\t\0"</q></td></tr>
<tr><th id="699">699</th><td>  <i>/* 5924 */</i> <q>"dpax.w.ph\t\0"</q></td></tr>
<tr><th id="700">700</th><td>  <i>/* 5935 */</i> <q>"dpsx.w.ph\t\0"</q></td></tr>
<tr><th id="701">701</th><td>  <i>/* 5946 */</i> <q>"ush\t\0"</q></td></tr>
<tr><th id="702">702</th><td>  <i>/* 5951 */</i> <q>"dmuh\t\0"</q></td></tr>
<tr><th id="703">703</th><td>  <i>/* 5957 */</i> <q>"synci\t\0"</q></td></tr>
<tr><th id="704">704</th><td>  <i>/* 5964 */</i> <q>"daddi\t\0"</q></td></tr>
<tr><th id="705">705</th><td>  <i>/* 5971 */</i> <q>"andi\t\0"</q></td></tr>
<tr><th id="706">706</th><td>  <i>/* 5977 */</i> <q>"tgei\t\0"</q></td></tr>
<tr><th id="707">707</th><td>  <i>/* 5983 */</i> <q>"snei\t\0"</q></td></tr>
<tr><th id="708">708</th><td>  <i>/* 5989 */</i> <q>"tnei\t\0"</q></td></tr>
<tr><th id="709">709</th><td>  <i>/* 5995 */</i> <q>"dahi\t\0"</q></td></tr>
<tr><th id="710">710</th><td>  <i>/* 6001 */</i> <q>"mfhi\t\0"</q></td></tr>
<tr><th id="711">711</th><td>  <i>/* 6007 */</i> <q>"mthi\t\0"</q></td></tr>
<tr><th id="712">712</th><td>  <i>/* 6013 */</i> <q>".align 2\n\tli\t\0"</q></td></tr>
<tr><th id="713">713</th><td>  <i>/* 6027 */</i> <q>"dli\t\0"</q></td></tr>
<tr><th id="714">714</th><td>  <i>/* 6032 */</i> <q>"cmpi\t\0"</q></td></tr>
<tr><th id="715">715</th><td>  <i>/* 6038 */</i> <q>"seqi\t\0"</q></td></tr>
<tr><th id="716">716</th><td>  <i>/* 6044 */</i> <q>"teqi\t\0"</q></td></tr>
<tr><th id="717">717</th><td>  <i>/* 6050 */</i> <q>"xori\t\0"</q></td></tr>
<tr><th id="718">718</th><td>  <i>/* 6056 */</i> <q>"dati\t\0"</q></td></tr>
<tr><th id="719">719</th><td>  <i>/* 6062 */</i> <q>"slti\t\0"</q></td></tr>
<tr><th id="720">720</th><td>  <i>/* 6068 */</i> <q>"tlti\t\0"</q></td></tr>
<tr><th id="721">721</th><td>  <i>/* 6074 */</i> <q>"daui\t\0"</q></td></tr>
<tr><th id="722">722</th><td>  <i>/* 6080 */</i> <q>"lui\t\0"</q></td></tr>
<tr><th id="723">723</th><td>  <i>/* 6085 */</i> <q>"ginvi\t\0"</q></td></tr>
<tr><th id="724">724</th><td>  <i>/* 6092 */</i> <q>"j\t\0"</q></td></tr>
<tr><th id="725">725</th><td>  <i>/* 6095 */</i> <q>"break\t\0"</q></td></tr>
<tr><th id="726">726</th><td>  <i>/* 6102 */</i> <q>"fork\t\0"</q></td></tr>
<tr><th id="727">727</th><td>  <i>/* 6108 */</i> <q>"cvt.d.l\t\0"</q></td></tr>
<tr><th id="728">728</th><td>  <i>/* 6117 */</i> <q>"cvt.s.l\t\0"</q></td></tr>
<tr><th id="729">729</th><td>  <i>/* 6126 */</i> <q>"bal\t\0"</q></td></tr>
<tr><th id="730">730</th><td>  <i>/* 6131 */</i> <q>"jal\t\0"</q></td></tr>
<tr><th id="731">731</th><td>  <i>/* 6136 */</i> <q>"bgezal\t\0"</q></td></tr>
<tr><th id="732">732</th><td>  <i>/* 6144 */</i> <q>"bltzal\t\0"</q></td></tr>
<tr><th id="733">733</th><td>  <i>/* 6152 */</i> <q>"dpau.h.qbl\t\0"</q></td></tr>
<tr><th id="734">734</th><td>  <i>/* 6164 */</i> <q>"dpsu.h.qbl\t\0"</q></td></tr>
<tr><th id="735">735</th><td>  <i>/* 6176 */</i> <q>"muleu_s.ph.qbl\t\0"</q></td></tr>
<tr><th id="736">736</th><td>  <i>/* 6192 */</i> <q>"preceu.ph.qbl\t\0"</q></td></tr>
<tr><th id="737">737</th><td>  <i>/* 6207 */</i> <q>"precequ.ph.qbl\t\0"</q></td></tr>
<tr><th id="738">738</th><td>  <i>/* 6223 */</i> <q>"ldl\t\0"</q></td></tr>
<tr><th id="739">739</th><td>  <i>/* 6228 */</i> <q>"sdl\t\0"</q></td></tr>
<tr><th id="740">740</th><td>  <i>/* 6233 */</i> <q>"bgel\t\0"</q></td></tr>
<tr><th id="741">741</th><td>  <i>/* 6239 */</i> <q>"blel\t\0"</q></td></tr>
<tr><th id="742">742</th><td>  <i>/* 6245 */</i> <q>"bnel\t\0"</q></td></tr>
<tr><th id="743">743</th><td>  <i>/* 6251 */</i> <q>"bc1fl\t\0"</q></td></tr>
<tr><th id="744">744</th><td>  <i>/* 6258 */</i> <q>"maq_sa.w.phl\t\0"</q></td></tr>
<tr><th id="745">745</th><td>  <i>/* 6272 */</i> <q>"preceq.w.phl\t\0"</q></td></tr>
<tr><th id="746">746</th><td>  <i>/* 6286 */</i> <q>"maq_s.w.phl\t\0"</q></td></tr>
<tr><th id="747">747</th><td>  <i>/* 6299 */</i> <q>"muleq_s.w.phl\t\0"</q></td></tr>
<tr><th id="748">748</th><td>  <i>/* 6314 */</i> <q>"hypcall\t\0"</q></td></tr>
<tr><th id="749">749</th><td>  <i>/* 6323 */</i> <q>"syscall\t\0"</q></td></tr>
<tr><th id="750">750</th><td>  <i>/* 6332 */</i> <q>"bgezall\t\0"</q></td></tr>
<tr><th id="751">751</th><td>  <i>/* 6341 */</i> <q>"bltzall\t\0"</q></td></tr>
<tr><th id="752">752</th><td>  <i>/* 6350 */</i> <q>"dsll\t\0"</q></td></tr>
<tr><th id="753">753</th><td>  <i>/* 6356 */</i> <q>"drol\t\0"</q></td></tr>
<tr><th id="754">754</th><td>  <i>/* 6362 */</i> <q>"cvt.s.pl\t\0"</q></td></tr>
<tr><th id="755">755</th><td>  <i>/* 6372 */</i> <q>"beql\t\0"</q></td></tr>
<tr><th id="756">756</th><td>  <i>/* 6378 */</i> <q>"dsrl\t\0"</q></td></tr>
<tr><th id="757">757</th><td>  <i>/* 6384 */</i> <q>"bc1tl\t\0"</q></td></tr>
<tr><th id="758">758</th><td>  <i>/* 6391 */</i> <q>"bgtl\t\0"</q></td></tr>
<tr><th id="759">759</th><td>  <i>/* 6397 */</i> <q>"bltl\t\0"</q></td></tr>
<tr><th id="760">760</th><td>  <i>/* 6403 */</i> <q>"bgeul\t\0"</q></td></tr>
<tr><th id="761">761</th><td>  <i>/* 6410 */</i> <q>"bleul\t\0"</q></td></tr>
<tr><th id="762">762</th><td>  <i>/* 6417 */</i> <q>"dmul\t\0"</q></td></tr>
<tr><th id="763">763</th><td>  <i>/* 6423 */</i> <q>"bgtul\t\0"</q></td></tr>
<tr><th id="764">764</th><td>  <i>/* 6430 */</i> <q>"bltul\t\0"</q></td></tr>
<tr><th id="765">765</th><td>  <i>/* 6437 */</i> <q>"lwl\t\0"</q></td></tr>
<tr><th id="766">766</th><td>  <i>/* 6442 */</i> <q>"swl\t\0"</q></td></tr>
<tr><th id="767">767</th><td>  <i>/* 6447 */</i> <q>"bgezl\t\0"</q></td></tr>
<tr><th id="768">768</th><td>  <i>/* 6454 */</i> <q>"blezl\t\0"</q></td></tr>
<tr><th id="769">769</th><td>  <i>/* 6461 */</i> <q>"bgtzl\t\0"</q></td></tr>
<tr><th id="770">770</th><td>  <i>/* 6468 */</i> <q>"bltzl\t\0"</q></td></tr>
<tr><th id="771">771</th><td>  <i>/* 6475 */</i> <q>"drem\t\0"</q></td></tr>
<tr><th id="772">772</th><td>  <i>/* 6481 */</i> <q>"dinsm\t\0"</q></td></tr>
<tr><th id="773">773</th><td>  <i>/* 6488 */</i> <q>"dextm\t\0"</q></td></tr>
<tr><th id="774">774</th><td>  <i>/* 6495 */</i> <q>"lwm\t\0"</q></td></tr>
<tr><th id="775">775</th><td>  <i>/* 6500 */</i> <q>"swm\t\0"</q></td></tr>
<tr><th id="776">776</th><td>  <i>/* 6505 */</i> <q>"balign\t\0"</q></td></tr>
<tr><th id="777">777</th><td>  <i>/* 6513 */</i> <q>"dalign\t\0"</q></td></tr>
<tr><th id="778">778</th><td>  <i>/* 6521 */</i> <q>"movn\t\0"</q></td></tr>
<tr><th id="779">779</th><td>  <i>/* 6527 */</i> <q>"dclo\t\0"</q></td></tr>
<tr><th id="780">780</th><td>  <i>/* 6533 */</i> <q>"mflo\t\0"</q></td></tr>
<tr><th id="781">781</th><td>  <i>/* 6539 */</i> <q>"shilo\t\0"</q></td></tr>
<tr><th id="782">782</th><td>  <i>/* 6546 */</i> <q>"mtlo\t\0"</q></td></tr>
<tr><th id="783">783</th><td>  <i>/* 6552 */</i> <q>"dmulo\t\0"</q></td></tr>
<tr><th id="784">784</th><td>  <i>/* 6559 */</i> <q>"dbitswap\t\0"</q></td></tr>
<tr><th id="785">785</th><td>  <i>/* 6569 */</i> <q>"sdbbp\t\0"</q></td></tr>
<tr><th id="786">786</th><td>  <i>/* 6576 */</i> <q>"extpdp\t\0"</q></td></tr>
<tr><th id="787">787</th><td>  <i>/* 6584 */</i> <q>"movep\t\0"</q></td></tr>
<tr><th id="788">788</th><td>  <i>/* 6591 */</i> <q>"mthlip\t\0"</q></td></tr>
<tr><th id="789">789</th><td>  <i>/* 6599 */</i> <q>"cmp\t\0"</q></td></tr>
<tr><th id="790">790</th><td>  <i>/* 6604 */</i> <q>"dpop\t\0"</q></td></tr>
<tr><th id="791">791</th><td>  <i>/* 6610 */</i> <q>"addiur1sp\t\0"</q></td></tr>
<tr><th id="792">792</th><td>  <i>/* 6621 */</i> <q>"load_ccond_dsp\t\0"</q></td></tr>
<tr><th id="793">793</th><td>  <i>/* 6637 */</i> <q>"store_ccond_dsp\t\0"</q></td></tr>
<tr><th id="794">794</th><td>  <i>/* 6654 */</i> <q>"rddsp\t\0"</q></td></tr>
<tr><th id="795">795</th><td>  <i>/* 6661 */</i> <q>"wrdsp\t\0"</q></td></tr>
<tr><th id="796">796</th><td>  <i>/* 6668 */</i> <q>"jrcaddiusp\t\0"</q></td></tr>
<tr><th id="797">797</th><td>  <i>/* 6680 */</i> <q>"jraddiusp\t\0"</q></td></tr>
<tr><th id="798">798</th><td>  <i>/* 6691 */</i> <q>"swsp\t\0"</q></td></tr>
<tr><th id="799">799</th><td>  <i>/* 6697 */</i> <q>"extp\t\0"</q></td></tr>
<tr><th id="800">800</th><td>  <i>/* 6703 */</i> <q>"dvp\t\0"</q></td></tr>
<tr><th id="801">801</th><td>  <i>/* 6708 */</i> <q>"evp\t\0"</q></td></tr>
<tr><th id="802">802</th><td>  <i>/* 6713 */</i> <q>"lwp\t\0"</q></td></tr>
<tr><th id="803">803</th><td>  <i>/* 6718 */</i> <q>"swp\t\0"</q></td></tr>
<tr><th id="804">804</th><td>  <i>/* 6723 */</i> <q>"beq\t\0"</q></td></tr>
<tr><th id="805">805</th><td>  <i>/* 6728 */</i> <q>"seq\t\0"</q></td></tr>
<tr><th id="806">806</th><td>  <i>/* 6733 */</i> <q>"teq\t\0"</q></td></tr>
<tr><th id="807">807</th><td>  <i>/* 6738 */</i> <q>"dpau.h.qbr\t\0"</q></td></tr>
<tr><th id="808">808</th><td>  <i>/* 6750 */</i> <q>"dpsu.h.qbr\t\0"</q></td></tr>
<tr><th id="809">809</th><td>  <i>/* 6762 */</i> <q>"muleu_s.ph.qbr\t\0"</q></td></tr>
<tr><th id="810">810</th><td>  <i>/* 6778 */</i> <q>"preceu.ph.qbr\t\0"</q></td></tr>
<tr><th id="811">811</th><td>  <i>/* 6793 */</i> <q>"precequ.ph.qbr\t\0"</q></td></tr>
<tr><th id="812">812</th><td>  <i>/* 6809 */</i> <q>"ldr\t\0"</q></td></tr>
<tr><th id="813">813</th><td>  <i>/* 6814 */</i> <q>"sdr\t\0"</q></td></tr>
<tr><th id="814">814</th><td>  <i>/* 6819 */</i> <q>"maq_sa.w.phr\t\0"</q></td></tr>
<tr><th id="815">815</th><td>  <i>/* 6833 */</i> <q>"preceq.w.phr\t\0"</q></td></tr>
<tr><th id="816">816</th><td>  <i>/* 6847 */</i> <q>"maq_s.w.phr\t\0"</q></td></tr>
<tr><th id="817">817</th><td>  <i>/* 6860 */</i> <q>"muleq_s.w.phr\t\0"</q></td></tr>
<tr><th id="818">818</th><td>  <i>/* 6875 */</i> <q>"jr\t\0"</q></td></tr>
<tr><th id="819">819</th><td>  <i>/* 6879 */</i> <q>"jalr\t\0"</q></td></tr>
<tr><th id="820">820</th><td>  <i>/* 6885 */</i> <q>"nor\t\0"</q></td></tr>
<tr><th id="821">821</th><td>  <i>/* 6890 */</i> <q>"dror\t\0"</q></td></tr>
<tr><th id="822">822</th><td>  <i>/* 6896 */</i> <q>"xor\t\0"</q></td></tr>
<tr><th id="823">823</th><td>  <i>/* 6901 */</i> <q>"rdpgpr\t\0"</q></td></tr>
<tr><th id="824">824</th><td>  <i>/* 6909 */</i> <q>"wrpgpr\t\0"</q></td></tr>
<tr><th id="825">825</th><td>  <i>/* 6917 */</i> <q>"mftr\t\0"</q></td></tr>
<tr><th id="826">826</th><td>  <i>/* 6923 */</i> <q>"drotr\t\0"</q></td></tr>
<tr><th id="827">827</th><td>  <i>/* 6930 */</i> <q>"mttr\t\0"</q></td></tr>
<tr><th id="828">828</th><td>  <i>/* 6936 */</i> <q>"rdhwr\t\0"</q></td></tr>
<tr><th id="829">829</th><td>  <i>/* 6943 */</i> <q>"lwr\t\0"</q></td></tr>
<tr><th id="830">830</th><td>  <i>/* 6948 */</i> <q>"swr\t\0"</q></td></tr>
<tr><th id="831">831</th><td>  <i>/* 6953 */</i> <q>"mina.s\t\0"</q></td></tr>
<tr><th id="832">832</th><td>  <i>/* 6961 */</i> <q>"maxa.s\t\0"</q></td></tr>
<tr><th id="833">833</th><td>  <i>/* 6969 */</i> <q>"nmsub.s\t\0"</q></td></tr>
<tr><th id="834">834</th><td>  <i>/* 6978 */</i> <q>"cvt.d.s\t\0"</q></td></tr>
<tr><th id="835">835</th><td>  <i>/* 6987 */</i> <q>"nmadd.s\t\0"</q></td></tr>
<tr><th id="836">836</th><td>  <i>/* 6996 */</i> <q>"c.nge.s\t\0"</q></td></tr>
<tr><th id="837">837</th><td>  <i>/* 7005 */</i> <q>"c.le.s\t\0"</q></td></tr>
<tr><th id="838">838</th><td>  <i>/* 7013 */</i> <q>"cmp.le.s\t\0"</q></td></tr>
<tr><th id="839">839</th><td>  <i>/* 7023 */</i> <q>"c.ngle.s\t\0"</q></td></tr>
<tr><th id="840">840</th><td>  <i>/* 7033 */</i> <q>"c.ole.s\t\0"</q></td></tr>
<tr><th id="841">841</th><td>  <i>/* 7042 */</i> <q>"cmp.sle.s\t\0"</q></td></tr>
<tr><th id="842">842</th><td>  <i>/* 7053 */</i> <q>"c.ule.s\t\0"</q></td></tr>
<tr><th id="843">843</th><td>  <i>/* 7062 */</i> <q>"cmp.ule.s\t\0"</q></td></tr>
<tr><th id="844">844</th><td>  <i>/* 7073 */</i> <q>"cmp.sule.s\t\0"</q></td></tr>
<tr><th id="845">845</th><td>  <i>/* 7085 */</i> <q>"c.f.s\t\0"</q></td></tr>
<tr><th id="846">846</th><td>  <i>/* 7092 */</i> <q>"cmp.af.s\t\0"</q></td></tr>
<tr><th id="847">847</th><td>  <i>/* 7102 */</i> <q>"cmp.saf.s\t\0"</q></td></tr>
<tr><th id="848">848</th><td>  <i>/* 7113 */</i> <q>"msubf.s\t\0"</q></td></tr>
<tr><th id="849">849</th><td>  <i>/* 7122 */</i> <q>"maddf.s\t\0"</q></td></tr>
<tr><th id="850">850</th><td>  <i>/* 7131 */</i> <q>"c.sf.s\t\0"</q></td></tr>
<tr><th id="851">851</th><td>  <i>/* 7139 */</i> <q>"movf.s\t\0"</q></td></tr>
<tr><th id="852">852</th><td>  <i>/* 7147 */</i> <q>"neg.s\t\0"</q></td></tr>
<tr><th id="853">853</th><td>  <i>/* 7154 */</i> <q>"li.s\t\0"</q></td></tr>
<tr><th id="854">854</th><td>  <i>/* 7160 */</i> <q>"trunc.l.s\t\0"</q></td></tr>
<tr><th id="855">855</th><td>  <i>/* 7171 */</i> <q>"round.l.s\t\0"</q></td></tr>
<tr><th id="856">856</th><td>  <i>/* 7182 */</i> <q>"ceil.l.s\t\0"</q></td></tr>
<tr><th id="857">857</th><td>  <i>/* 7192 */</i> <q>"floor.l.s\t\0"</q></td></tr>
<tr><th id="858">858</th><td>  <i>/* 7203 */</i> <q>"cvt.l.s\t\0"</q></td></tr>
<tr><th id="859">859</th><td>  <i>/* 7212 */</i> <q>"sel.s\t\0"</q></td></tr>
<tr><th id="860">860</th><td>  <i>/* 7219 */</i> <q>"c.ngl.s\t\0"</q></td></tr>
<tr><th id="861">861</th><td>  <i>/* 7228 */</i> <q>"mul.s\t\0"</q></td></tr>
<tr><th id="862">862</th><td>  <i>/* 7235 */</i> <q>"min.s\t\0"</q></td></tr>
<tr><th id="863">863</th><td>  <i>/* 7242 */</i> <q>"c.un.s\t\0"</q></td></tr>
<tr><th id="864">864</th><td>  <i>/* 7250 */</i> <q>"cmp.un.s\t\0"</q></td></tr>
<tr><th id="865">865</th><td>  <i>/* 7260 */</i> <q>"cmp.sun.s\t\0"</q></td></tr>
<tr><th id="866">866</th><td>  <i>/* 7271 */</i> <q>"movn.s\t\0"</q></td></tr>
<tr><th id="867">867</th><td>  <i>/* 7279 */</i> <q>"recip.s\t\0"</q></td></tr>
<tr><th id="868">868</th><td>  <i>/* 7288 */</i> <q>"c.eq.s\t\0"</q></td></tr>
<tr><th id="869">869</th><td>  <i>/* 7296 */</i> <q>"cmp.eq.s\t\0"</q></td></tr>
<tr><th id="870">870</th><td>  <i>/* 7306 */</i> <q>"c.seq.s\t\0"</q></td></tr>
<tr><th id="871">871</th><td>  <i>/* 7315 */</i> <q>"cmp.seq.s\t\0"</q></td></tr>
<tr><th id="872">872</th><td>  <i>/* 7326 */</i> <q>"c.ueq.s\t\0"</q></td></tr>
<tr><th id="873">873</th><td>  <i>/* 7335 */</i> <q>"cmp.ueq.s\t\0"</q></td></tr>
<tr><th id="874">874</th><td>  <i>/* 7346 */</i> <q>"cmp.sueq.s\t\0"</q></td></tr>
<tr><th id="875">875</th><td>  <i>/* 7358 */</i> <q>"abs.s\t\0"</q></td></tr>
<tr><th id="876">876</th><td>  <i>/* 7365 */</i> <q>"cvt.ps.s\t\0"</q></td></tr>
<tr><th id="877">877</th><td>  <i>/* 7375 */</i> <q>"class.s\t\0"</q></td></tr>
<tr><th id="878">878</th><td>  <i>/* 7384 */</i> <q>"c.ngt.s\t\0"</q></td></tr>
<tr><th id="879">879</th><td>  <i>/* 7393 */</i> <q>"c.lt.s\t\0"</q></td></tr>
<tr><th id="880">880</th><td>  <i>/* 7401 */</i> <q>"cmp.lt.s\t\0"</q></td></tr>
<tr><th id="881">881</th><td>  <i>/* 7411 */</i> <q>"c.olt.s\t\0"</q></td></tr>
<tr><th id="882">882</th><td>  <i>/* 7420 */</i> <q>"cmp.slt.s\t\0"</q></td></tr>
<tr><th id="883">883</th><td>  <i>/* 7431 */</i> <q>"c.ult.s\t\0"</q></td></tr>
<tr><th id="884">884</th><td>  <i>/* 7440 */</i> <q>"cmp.ult.s\t\0"</q></td></tr>
<tr><th id="885">885</th><td>  <i>/* 7451 */</i> <q>"cmp.sult.s\t\0"</q></td></tr>
<tr><th id="886">886</th><td>  <i>/* 7463 */</i> <q>"rint.s\t\0"</q></td></tr>
<tr><th id="887">887</th><td>  <i>/* 7471 */</i> <q>"rsqrt.s\t\0"</q></td></tr>
<tr><th id="888">888</th><td>  <i>/* 7480 */</i> <q>"movt.s\t\0"</q></td></tr>
<tr><th id="889">889</th><td>  <i>/* 7488 */</i> <q>"div.s\t\0"</q></td></tr>
<tr><th id="890">890</th><td>  <i>/* 7495 */</i> <q>"mov.s\t\0"</q></td></tr>
<tr><th id="891">891</th><td>  <i>/* 7502 */</i> <q>"trunc.w.s\t\0"</q></td></tr>
<tr><th id="892">892</th><td>  <i>/* 7513 */</i> <q>"round.w.s\t\0"</q></td></tr>
<tr><th id="893">893</th><td>  <i>/* 7524 */</i> <q>"ceil.w.s\t\0"</q></td></tr>
<tr><th id="894">894</th><td>  <i>/* 7534 */</i> <q>"floor.w.s\t\0"</q></td></tr>
<tr><th id="895">895</th><td>  <i>/* 7545 */</i> <q>"cvt.w.s\t\0"</q></td></tr>
<tr><th id="896">896</th><td>  <i>/* 7554 */</i> <q>"max.s\t\0"</q></td></tr>
<tr><th id="897">897</th><td>  <i>/* 7561 */</i> <q>"selnez.s\t\0"</q></td></tr>
<tr><th id="898">898</th><td>  <i>/* 7571 */</i> <q>"seleqz.s\t\0"</q></td></tr>
<tr><th id="899">899</th><td>  <i>/* 7581 */</i> <q>"movz.s\t\0"</q></td></tr>
<tr><th id="900">900</th><td>  <i>/* 7589 */</i> <q>"abs\t\0"</q></td></tr>
<tr><th id="901">901</th><td>  <i>/* 7594 */</i> <q>"jals\t\0"</q></td></tr>
<tr><th id="902">902</th><td>  <i>/* 7600 */</i> <q>"bgezals\t\0"</q></td></tr>
<tr><th id="903">903</th><td>  <i>/* 7609 */</i> <q>"bltzals\t\0"</q></td></tr>
<tr><th id="904">904</th><td>  <i>/* 7618 */</i> <q>"cins\t\0"</q></td></tr>
<tr><th id="905">905</th><td>  <i>/* 7624 */</i> <q>"dins\t\0"</q></td></tr>
<tr><th id="906">906</th><td>  <i>/* 7630 */</i> <q>"sub.ps\t\0"</q></td></tr>
<tr><th id="907">907</th><td>  <i>/* 7638 */</i> <q>"add.ps\t\0"</q></td></tr>
<tr><th id="908">908</th><td>  <i>/* 7646 */</i> <q>"pll.ps\t\0"</q></td></tr>
<tr><th id="909">909</th><td>  <i>/* 7654 */</i> <q>"mul.ps\t\0"</q></td></tr>
<tr><th id="910">910</th><td>  <i>/* 7662 */</i> <q>"pul.ps\t\0"</q></td></tr>
<tr><th id="911">911</th><td>  <i>/* 7670 */</i> <q>"addr.ps\t\0"</q></td></tr>
<tr><th id="912">912</th><td>  <i>/* 7679 */</i> <q>"mulr.ps\t\0"</q></td></tr>
<tr><th id="913">913</th><td>  <i>/* 7688 */</i> <q>"plu.ps\t\0"</q></td></tr>
<tr><th id="914">914</th><td>  <i>/* 7696 */</i> <q>"puu.ps\t\0"</q></td></tr>
<tr><th id="915">915</th><td>  <i>/* 7704 */</i> <q>"cvt.pw.ps\t\0"</q></td></tr>
<tr><th id="916">916</th><td>  <i>/* 7715 */</i> <q>"jalrs\t\0"</q></td></tr>
<tr><th id="917">917</th><td>  <i>/* 7722 */</i> <q>"exts\t\0"</q></td></tr>
<tr><th id="918">918</th><td>  <i>/* 7728 */</i> <q>"lwxs\t\0"</q></td></tr>
<tr><th id="919">919</th><td>  <i>/* 7734 */</i> <q>"bc1t\t\0"</q></td></tr>
<tr><th id="920">920</th><td>  <i>/* 7740 */</i> <q>"bgt\t\0"</q></td></tr>
<tr><th id="921">921</th><td>  <i>/* 7745 */</i> <q>"sgt\t\0"</q></td></tr>
<tr><th id="922">922</th><td>  <i>/* 7750 */</i> <q>"wait\t\0"</q></td></tr>
<tr><th id="923">923</th><td>  <i>/* 7756 */</i> <q>"blt\t\0"</q></td></tr>
<tr><th id="924">924</th><td>  <i>/* 7761 */</i> <q>"slt\t\0"</q></td></tr>
<tr><th id="925">925</th><td>  <i>/* 7766 */</i> <q>"tlt\t\0"</q></td></tr>
<tr><th id="926">926</th><td>  <i>/* 7771 */</i> <q>"dmult\t\0"</q></td></tr>
<tr><th id="927">927</th><td>  <i>/* 7778 */</i> <q>"dmt\t\0"</q></td></tr>
<tr><th id="928">928</th><td>  <i>/* 7783 */</i> <q>"emt\t\0"</q></td></tr>
<tr><th id="929">929</th><td>  <i>/* 7788 */</i> <q>"not\t\0"</q></td></tr>
<tr><th id="930">930</th><td>  <i>/* 7793 */</i> <q>"ginvt\t\0"</q></td></tr>
<tr><th id="931">931</th><td>  <i>/* 7800 */</i> <q>"movt\t\0"</q></td></tr>
<tr><th id="932">932</th><td>  <i>/* 7806 */</i> <q>"dext\t\0"</q></td></tr>
<tr><th id="933">933</th><td>  <i>/* 7812 */</i> <q>"lbu\t\0"</q></td></tr>
<tr><th id="934">934</th><td>  <i>/* 7817 */</i> <q>"dsubu\t\0"</q></td></tr>
<tr><th id="935">935</th><td>  <i>/* 7824 */</i> <q>"msubu\t\0"</q></td></tr>
<tr><th id="936">936</th><td>  <i>/* 7831 */</i> <q>"baddu\t\0"</q></td></tr>
<tr><th id="937">937</th><td>  <i>/* 7838 */</i> <q>"daddu\t\0"</q></td></tr>
<tr><th id="938">938</th><td>  <i>/* 7845 */</i> <q>"maddu\t\0"</q></td></tr>
<tr><th id="939">939</th><td>  <i>/* 7852 */</i> <q>"dmodu\t\0"</q></td></tr>
<tr><th id="940">940</th><td>  <i>/* 7859 */</i> <q>"bgeu\t\0"</q></td></tr>
<tr><th id="941">941</th><td>  <i>/* 7865 */</i> <q>"sgeu\t\0"</q></td></tr>
<tr><th id="942">942</th><td>  <i>/* 7871 */</i> <q>"tgeu\t\0"</q></td></tr>
<tr><th id="943">943</th><td>  <i>/* 7877 */</i> <q>"bleu\t\0"</q></td></tr>
<tr><th id="944">944</th><td>  <i>/* 7883 */</i> <q>"sleu\t\0"</q></td></tr>
<tr><th id="945">945</th><td>  <i>/* 7889 */</i> <q>"ulhu\t\0"</q></td></tr>
<tr><th id="946">946</th><td>  <i>/* 7895 */</i> <q>"dmuhu\t\0"</q></td></tr>
<tr><th id="947">947</th><td>  <i>/* 7902 */</i> <q>"daddiu\t\0"</q></td></tr>
<tr><th id="948">948</th><td>  <i>/* 7910 */</i> <q>"tgeiu\t\0"</q></td></tr>
<tr><th id="949">949</th><td>  <i>/* 7917 */</i> <q>"sltiu\t\0"</q></td></tr>
<tr><th id="950">950</th><td>  <i>/* 7924 */</i> <q>"tltiu\t\0"</q></td></tr>
<tr><th id="951">951</th><td>  <i>/* 7931 */</i> <q>"v3mulu\t\0"</q></td></tr>
<tr><th id="952">952</th><td>  <i>/* 7939 */</i> <q>"dmulu\t\0"</q></td></tr>
<tr><th id="953">953</th><td>  <i>/* 7946 */</i> <q>"vmulu\t\0"</q></td></tr>
<tr><th id="954">954</th><td>  <i>/* 7953 */</i> <q>"dremu\t\0"</q></td></tr>
<tr><th id="955">955</th><td>  <i>/* 7960 */</i> <q>"dmulou\t\0"</q></td></tr>
<tr><th id="956">956</th><td>  <i>/* 7968 */</i> <q>"cvt.s.pu\t\0"</q></td></tr>
<tr><th id="957">957</th><td>  <i>/* 7978 */</i> <q>"dinsu\t\0"</q></td></tr>
<tr><th id="958">958</th><td>  <i>/* 7985 */</i> <q>"bgtu\t\0"</q></td></tr>
<tr><th id="959">959</th><td>  <i>/* 7991 */</i> <q>"sgtu\t\0"</q></td></tr>
<tr><th id="960">960</th><td>  <i>/* 7997 */</i> <q>"bltu\t\0"</q></td></tr>
<tr><th id="961">961</th><td>  <i>/* 8003 */</i> <q>"sltu\t\0"</q></td></tr>
<tr><th id="962">962</th><td>  <i>/* 8009 */</i> <q>"tltu\t\0"</q></td></tr>
<tr><th id="963">963</th><td>  <i>/* 8015 */</i> <q>"dmultu\t\0"</q></td></tr>
<tr><th id="964">964</th><td>  <i>/* 8023 */</i> <q>"dextu\t\0"</q></td></tr>
<tr><th id="965">965</th><td>  <i>/* 8030 */</i> <q>"ddivu\t\0"</q></td></tr>
<tr><th id="966">966</th><td>  <i>/* 8037 */</i> <q>"lwu\t\0"</q></td></tr>
<tr><th id="967">967</th><td>  <i>/* 8042 */</i> <q>"and.v\t\0"</q></td></tr>
<tr><th id="968">968</th><td>  <i>/* 8049 */</i> <q>"move.v\t\0"</q></td></tr>
<tr><th id="969">969</th><td>  <i>/* 8057 */</i> <q>"bsel.v\t\0"</q></td></tr>
<tr><th id="970">970</th><td>  <i>/* 8065 */</i> <q>"nor.v\t\0"</q></td></tr>
<tr><th id="971">971</th><td>  <i>/* 8072 */</i> <q>"xor.v\t\0"</q></td></tr>
<tr><th id="972">972</th><td>  <i>/* 8079 */</i> <q>"bz.v\t\0"</q></td></tr>
<tr><th id="973">973</th><td>  <i>/* 8085 */</i> <q>"bmz.v\t\0"</q></td></tr>
<tr><th id="974">974</th><td>  <i>/* 8092 */</i> <q>"bnz.v\t\0"</q></td></tr>
<tr><th id="975">975</th><td>  <i>/* 8099 */</i> <q>"bmnz.v\t\0"</q></td></tr>
<tr><th id="976">976</th><td>  <i>/* 8107 */</i> <q>"dsrav\t\0"</q></td></tr>
<tr><th id="977">977</th><td>  <i>/* 8114 */</i> <q>"bitrev\t\0"</q></td></tr>
<tr><th id="978">978</th><td>  <i>/* 8122 */</i> <q>"ddiv\t\0"</q></td></tr>
<tr><th id="979">979</th><td>  <i>/* 8128 */</i> <q>"dsllv\t\0"</q></td></tr>
<tr><th id="980">980</th><td>  <i>/* 8135 */</i> <q>"dsrlv\t\0"</q></td></tr>
<tr><th id="981">981</th><td>  <i>/* 8142 */</i> <q>"shilov\t\0"</q></td></tr>
<tr><th id="982">982</th><td>  <i>/* 8150 */</i> <q>"extpdpv\t\0"</q></td></tr>
<tr><th id="983">983</th><td>  <i>/* 8159 */</i> <q>"extpv\t\0"</q></td></tr>
<tr><th id="984">984</th><td>  <i>/* 8166 */</i> <q>"drotrv\t\0"</q></td></tr>
<tr><th id="985">985</th><td>  <i>/* 8174 */</i> <q>"insv\t\0"</q></td></tr>
<tr><th id="986">986</th><td>  <i>/* 8180 */</i> <q>"flog2.w\t\0"</q></td></tr>
<tr><th id="987">987</th><td>  <i>/* 8189 */</i> <q>"fexp2.w\t\0"</q></td></tr>
<tr><th id="988">988</th><td>  <i>/* 8198 */</i> <q>"add_a.w\t\0"</q></td></tr>
<tr><th id="989">989</th><td>  <i>/* 8207 */</i> <q>"fmin_a.w\t\0"</q></td></tr>
<tr><th id="990">990</th><td>  <i>/* 8217 */</i> <q>"adds_a.w\t\0"</q></td></tr>
<tr><th id="991">991</th><td>  <i>/* 8227 */</i> <q>"fmax_a.w\t\0"</q></td></tr>
<tr><th id="992">992</th><td>  <i>/* 8237 */</i> <q>"sra.w\t\0"</q></td></tr>
<tr><th id="993">993</th><td>  <i>/* 8244 */</i> <q>"fsub.w\t\0"</q></td></tr>
<tr><th id="994">994</th><td>  <i>/* 8252 */</i> <q>"fmsub.w\t\0"</q></td></tr>
<tr><th id="995">995</th><td>  <i>/* 8261 */</i> <q>"nloc.w\t\0"</q></td></tr>
<tr><th id="996">996</th><td>  <i>/* 8269 */</i> <q>"nlzc.w\t\0"</q></td></tr>
<tr><th id="997">997</th><td>  <i>/* 8277 */</i> <q>"cvt.d.w\t\0"</q></td></tr>
<tr><th id="998">998</th><td>  <i>/* 8286 */</i> <q>"fadd.w\t\0"</q></td></tr>
<tr><th id="999">999</th><td>  <i>/* 8294 */</i> <q>"fmadd.w\t\0"</q></td></tr>
<tr><th id="1000">1000</th><td>  <i>/* 8303 */</i> <q>"sld.w\t\0"</q></td></tr>
<tr><th id="1001">1001</th><td>  <i>/* 8310 */</i> <q>"pckod.w\t\0"</q></td></tr>
<tr><th id="1002">1002</th><td>  <i>/* 8319 */</i> <q>"ilvod.w\t\0"</q></td></tr>
<tr><th id="1003">1003</th><td>  <i>/* 8328 */</i> <q>"fcle.w\t\0"</q></td></tr>
<tr><th id="1004">1004</th><td>  <i>/* 8336 */</i> <q>"fsle.w\t\0"</q></td></tr>
<tr><th id="1005">1005</th><td>  <i>/* 8344 */</i> <q>"fcule.w\t\0"</q></td></tr>
<tr><th id="1006">1006</th><td>  <i>/* 8353 */</i> <q>"fsule.w\t\0"</q></td></tr>
<tr><th id="1007">1007</th><td>  <i>/* 8362 */</i> <q>"fcne.w\t\0"</q></td></tr>
<tr><th id="1008">1008</th><td>  <i>/* 8370 */</i> <q>"fsne.w\t\0"</q></td></tr>
<tr><th id="1009">1009</th><td>  <i>/* 8378 */</i> <q>"fcune.w\t\0"</q></td></tr>
<tr><th id="1010">1010</th><td>  <i>/* 8387 */</i> <q>"fsune.w\t\0"</q></td></tr>
<tr><th id="1011">1011</th><td>  <i>/* 8396 */</i> <q>"insve.w\t\0"</q></td></tr>
<tr><th id="1012">1012</th><td>  <i>/* 8405 */</i> <q>"fcaf.w\t\0"</q></td></tr>
<tr><th id="1013">1013</th><td>  <i>/* 8413 */</i> <q>"fsaf.w\t\0"</q></td></tr>
<tr><th id="1014">1014</th><td>  <i>/* 8421 */</i> <q>"vshf.w\t\0"</q></td></tr>
<tr><th id="1015">1015</th><td>  <i>/* 8429 */</i> <q>"bneg.w\t\0"</q></td></tr>
<tr><th id="1016">1016</th><td>  <i>/* 8437 */</i> <q>"precr_sra.ph.w\t\0"</q></td></tr>
<tr><th id="1017">1017</th><td>  <i>/* 8453 */</i> <q>"precrq.ph.w\t\0"</q></td></tr>
<tr><th id="1018">1018</th><td>  <i>/* 8466 */</i> <q>"precr_sra_r.ph.w\t\0"</q></td></tr>
<tr><th id="1019">1019</th><td>  <i>/* 8484 */</i> <q>"precrq_rs.ph.w\t\0"</q></td></tr>
<tr><th id="1020">1020</th><td>  <i>/* 8500 */</i> <q>"subqh.w\t\0"</q></td></tr>
<tr><th id="1021">1021</th><td>  <i>/* 8509 */</i> <q>"addqh.w\t\0"</q></td></tr>
<tr><th id="1022">1022</th><td>  <i>/* 8518 */</i> <q>"srai.w\t\0"</q></td></tr>
<tr><th id="1023">1023</th><td>  <i>/* 8526 */</i> <q>"sldi.w\t\0"</q></td></tr>
<tr><th id="1024">1024</th><td>  <i>/* 8534 */</i> <q>"bnegi.w\t\0"</q></td></tr>
<tr><th id="1025">1025</th><td>  <i>/* 8543 */</i> <q>"slli.w\t\0"</q></td></tr>
<tr><th id="1026">1026</th><td>  <i>/* 8551 */</i> <q>"srli.w\t\0"</q></td></tr>
<tr><th id="1027">1027</th><td>  <i>/* 8559 */</i> <q>"binsli.w\t\0"</q></td></tr>
<tr><th id="1028">1028</th><td>  <i>/* 8569 */</i> <q>"ceqi.w\t\0"</q></td></tr>
<tr><th id="1029">1029</th><td>  <i>/* 8577 */</i> <q>"srari.w\t\0"</q></td></tr>
<tr><th id="1030">1030</th><td>  <i>/* 8586 */</i> <q>"bclri.w\t\0"</q></td></tr>
<tr><th id="1031">1031</th><td>  <i>/* 8595 */</i> <q>"srlri.w\t\0"</q></td></tr>
<tr><th id="1032">1032</th><td>  <i>/* 8604 */</i> <q>"binsri.w\t\0"</q></td></tr>
<tr><th id="1033">1033</th><td>  <i>/* 8614 */</i> <q>"splati.w\t\0"</q></td></tr>
<tr><th id="1034">1034</th><td>  <i>/* 8624 */</i> <q>"bseti.w\t\0"</q></td></tr>
<tr><th id="1035">1035</th><td>  <i>/* 8633 */</i> <q>"subvi.w\t\0"</q></td></tr>
<tr><th id="1036">1036</th><td>  <i>/* 8642 */</i> <q>"addvi.w\t\0"</q></td></tr>
<tr><th id="1037">1037</th><td>  <i>/* 8651 */</i> <q>"dpaq_sa.l.w\t\0"</q></td></tr>
<tr><th id="1038">1038</th><td>  <i>/* 8664 */</i> <q>"dpsq_sa.l.w\t\0"</q></td></tr>
<tr><th id="1039">1039</th><td>  <i>/* 8677 */</i> <q>"fill.w\t\0"</q></td></tr>
<tr><th id="1040">1040</th><td>  <i>/* 8685 */</i> <q>"sll.w\t\0"</q></td></tr>
<tr><th id="1041">1041</th><td>  <i>/* 8692 */</i> <q>"fexupl.w\t\0"</q></td></tr>
<tr><th id="1042">1042</th><td>  <i>/* 8702 */</i> <q>"ffql.w\t\0"</q></td></tr>
<tr><th id="1043">1043</th><td>  <i>/* 8710 */</i> <q>"srl.w\t\0"</q></td></tr>
<tr><th id="1044">1044</th><td>  <i>/* 8717 */</i> <q>"binsl.w\t\0"</q></td></tr>
<tr><th id="1045">1045</th><td>  <i>/* 8726 */</i> <q>"fmul.w\t\0"</q></td></tr>
<tr><th id="1046">1046</th><td>  <i>/* 8734 */</i> <q>"ilvl.w\t\0"</q></td></tr>
<tr><th id="1047">1047</th><td>  <i>/* 8742 */</i> <q>"fmin.w\t\0"</q></td></tr>
<tr><th id="1048">1048</th><td>  <i>/* 8750 */</i> <q>"fcun.w\t\0"</q></td></tr>
<tr><th id="1049">1049</th><td>  <i>/* 8758 */</i> <q>"fsun.w\t\0"</q></td></tr>
<tr><th id="1050">1050</th><td>  <i>/* 8766 */</i> <q>"fexdo.w\t\0"</q></td></tr>
<tr><th id="1051">1051</th><td>  <i>/* 8775 */</i> <q>"frcp.w\t\0"</q></td></tr>
<tr><th id="1052">1052</th><td>  <i>/* 8783 */</i> <q>"msub_q.w\t\0"</q></td></tr>
<tr><th id="1053">1053</th><td>  <i>/* 8793 */</i> <q>"madd_q.w\t\0"</q></td></tr>
<tr><th id="1054">1054</th><td>  <i>/* 8803 */</i> <q>"mul_q.w\t\0"</q></td></tr>
<tr><th id="1055">1055</th><td>  <i>/* 8812 */</i> <q>"msubr_q.w\t\0"</q></td></tr>
<tr><th id="1056">1056</th><td>  <i>/* 8823 */</i> <q>"maddr_q.w\t\0"</q></td></tr>
<tr><th id="1057">1057</th><td>  <i>/* 8834 */</i> <q>"mulr_q.w\t\0"</q></td></tr>
<tr><th id="1058">1058</th><td>  <i>/* 8844 */</i> <q>"fceq.w\t\0"</q></td></tr>
<tr><th id="1059">1059</th><td>  <i>/* 8852 */</i> <q>"fseq.w\t\0"</q></td></tr>
<tr><th id="1060">1060</th><td>  <i>/* 8860 */</i> <q>"fcueq.w\t\0"</q></td></tr>
<tr><th id="1061">1061</th><td>  <i>/* 8869 */</i> <q>"fsueq.w\t\0"</q></td></tr>
<tr><th id="1062">1062</th><td>  <i>/* 8878 */</i> <q>"ftq.w\t\0"</q></td></tr>
<tr><th id="1063">1063</th><td>  <i>/* 8885 */</i> <q>"shra_r.w\t\0"</q></td></tr>
<tr><th id="1064">1064</th><td>  <i>/* 8895 */</i> <q>"subqh_r.w\t\0"</q></td></tr>
<tr><th id="1065">1065</th><td>  <i>/* 8906 */</i> <q>"addqh_r.w\t\0"</q></td></tr>
<tr><th id="1066">1066</th><td>  <i>/* 8917 */</i> <q>"extr_r.w\t\0"</q></td></tr>
<tr><th id="1067">1067</th><td>  <i>/* 8927 */</i> <q>"shrav_r.w\t\0"</q></td></tr>
<tr><th id="1068">1068</th><td>  <i>/* 8938 */</i> <q>"extrv_r.w\t\0"</q></td></tr>
<tr><th id="1069">1069</th><td>  <i>/* 8949 */</i> <q>"srar.w\t\0"</q></td></tr>
<tr><th id="1070">1070</th><td>  <i>/* 8957 */</i> <q>"bclr.w\t\0"</q></td></tr>
<tr><th id="1071">1071</th><td>  <i>/* 8965 */</i> <q>"srlr.w\t\0"</q></td></tr>
<tr><th id="1072">1072</th><td>  <i>/* 8973 */</i> <q>"fcor.w\t\0"</q></td></tr>
<tr><th id="1073">1073</th><td>  <i>/* 8981 */</i> <q>"fsor.w\t\0"</q></td></tr>
<tr><th id="1074">1074</th><td>  <i>/* 8989 */</i> <q>"fexupr.w\t\0"</q></td></tr>
<tr><th id="1075">1075</th><td>  <i>/* 8999 */</i> <q>"ffqr.w\t\0"</q></td></tr>
<tr><th id="1076">1076</th><td>  <i>/* 9007 */</i> <q>"binsr.w\t\0"</q></td></tr>
<tr><th id="1077">1077</th><td>  <i>/* 9016 */</i> <q>"extr.w\t\0"</q></td></tr>
<tr><th id="1078">1078</th><td>  <i>/* 9024 */</i> <q>"ilvr.w\t\0"</q></td></tr>
<tr><th id="1079">1079</th><td>  <i>/* 9032 */</i> <q>"cvt.s.w\t\0"</q></td></tr>
<tr><th id="1080">1080</th><td>  <i>/* 9041 */</i> <q>"asub_s.w\t\0"</q></td></tr>
<tr><th id="1081">1081</th><td>  <i>/* 9051 */</i> <q>"hsub_s.w\t\0"</q></td></tr>
<tr><th id="1082">1082</th><td>  <i>/* 9061 */</i> <q>"dpsub_s.w\t\0"</q></td></tr>
<tr><th id="1083">1083</th><td>  <i>/* 9072 */</i> <q>"ftrunc_s.w\t\0"</q></td></tr>
<tr><th id="1084">1084</th><td>  <i>/* 9084 */</i> <q>"hadd_s.w\t\0"</q></td></tr>
<tr><th id="1085">1085</th><td>  <i>/* 9094 */</i> <q>"dpadd_s.w\t\0"</q></td></tr>
<tr><th id="1086">1086</th><td>  <i>/* 9105 */</i> <q>"mod_s.w\t\0"</q></td></tr>
<tr><th id="1087">1087</th><td>  <i>/* 9114 */</i> <q>"cle_s.w\t\0"</q></td></tr>
<tr><th id="1088">1088</th><td>  <i>/* 9123 */</i> <q>"ave_s.w\t\0"</q></td></tr>
<tr><th id="1089">1089</th><td>  <i>/* 9132 */</i> <q>"clei_s.w\t\0"</q></td></tr>
<tr><th id="1090">1090</th><td>  <i>/* 9142 */</i> <q>"mini_s.w\t\0"</q></td></tr>
<tr><th id="1091">1091</th><td>  <i>/* 9152 */</i> <q>"clti_s.w\t\0"</q></td></tr>
<tr><th id="1092">1092</th><td>  <i>/* 9162 */</i> <q>"maxi_s.w\t\0"</q></td></tr>
<tr><th id="1093">1093</th><td>  <i>/* 9172 */</i> <q>"shll_s.w\t\0"</q></td></tr>
<tr><th id="1094">1094</th><td>  <i>/* 9182 */</i> <q>"min_s.w\t\0"</q></td></tr>
<tr><th id="1095">1095</th><td>  <i>/* 9191 */</i> <q>"dotp_s.w\t\0"</q></td></tr>
<tr><th id="1096">1096</th><td>  <i>/* 9201 */</i> <q>"subq_s.w\t\0"</q></td></tr>
<tr><th id="1097">1097</th><td>  <i>/* 9211 */</i> <q>"addq_s.w\t\0"</q></td></tr>
<tr><th id="1098">1098</th><td>  <i>/* 9221 */</i> <q>"mulq_s.w\t\0"</q></td></tr>
<tr><th id="1099">1099</th><td>  <i>/* 9231 */</i> <q>"absq_s.w\t\0"</q></td></tr>
<tr><th id="1100">1100</th><td>  <i>/* 9241 */</i> <q>"aver_s.w\t\0"</q></td></tr>
<tr><th id="1101">1101</th><td>  <i>/* 9251 */</i> <q>"subs_s.w\t\0"</q></td></tr>
<tr><th id="1102">1102</th><td>  <i>/* 9261 */</i> <q>"adds_s.w\t\0"</q></td></tr>
<tr><th id="1103">1103</th><td>  <i>/* 9271 */</i> <q>"sat_s.w\t\0"</q></td></tr>
<tr><th id="1104">1104</th><td>  <i>/* 9280 */</i> <q>"clt_s.w\t\0"</q></td></tr>
<tr><th id="1105">1105</th><td>  <i>/* 9289 */</i> <q>"ffint_s.w\t\0"</q></td></tr>
<tr><th id="1106">1106</th><td>  <i>/* 9300 */</i> <q>"ftint_s.w\t\0"</q></td></tr>
<tr><th id="1107">1107</th><td>  <i>/* 9311 */</i> <q>"subsuu_s.w\t\0"</q></td></tr>
<tr><th id="1108">1108</th><td>  <i>/* 9323 */</i> <q>"div_s.w\t\0"</q></td></tr>
<tr><th id="1109">1109</th><td>  <i>/* 9332 */</i> <q>"shllv_s.w\t\0"</q></td></tr>
<tr><th id="1110">1110</th><td>  <i>/* 9343 */</i> <q>"max_s.w\t\0"</q></td></tr>
<tr><th id="1111">1111</th><td>  <i>/* 9352 */</i> <q>"copy_s.w\t\0"</q></td></tr>
<tr><th id="1112">1112</th><td>  <i>/* 9362 */</i> <q>"mulq_rs.w\t\0"</q></td></tr>
<tr><th id="1113">1113</th><td>  <i>/* 9373 */</i> <q>"extr_rs.w\t\0"</q></td></tr>
<tr><th id="1114">1114</th><td>  <i>/* 9384 */</i> <q>"extrv_rs.w\t\0"</q></td></tr>
<tr><th id="1115">1115</th><td>  <i>/* 9396 */</i> <q>"fclass.w\t\0"</q></td></tr>
<tr><th id="1116">1116</th><td>  <i>/* 9406 */</i> <q>"splat.w\t\0"</q></td></tr>
<tr><th id="1117">1117</th><td>  <i>/* 9415 */</i> <q>"bset.w\t\0"</q></td></tr>
<tr><th id="1118">1118</th><td>  <i>/* 9423 */</i> <q>"fclt.w\t\0"</q></td></tr>
<tr><th id="1119">1119</th><td>  <i>/* 9431 */</i> <q>"fslt.w\t\0"</q></td></tr>
<tr><th id="1120">1120</th><td>  <i>/* 9439 */</i> <q>"fcult.w\t\0"</q></td></tr>
<tr><th id="1121">1121</th><td>  <i>/* 9448 */</i> <q>"fsult.w\t\0"</q></td></tr>
<tr><th id="1122">1122</th><td>  <i>/* 9457 */</i> <q>"pcnt.w\t\0"</q></td></tr>
<tr><th id="1123">1123</th><td>  <i>/* 9465 */</i> <q>"frint.w\t\0"</q></td></tr>
<tr><th id="1124">1124</th><td>  <i>/* 9474 */</i> <q>"insert.w\t\0"</q></td></tr>
<tr><th id="1125">1125</th><td>  <i>/* 9484 */</i> <q>"fsqrt.w\t\0"</q></td></tr>
<tr><th id="1126">1126</th><td>  <i>/* 9493 */</i> <q>"frsqrt.w\t\0"</q></td></tr>
<tr><th id="1127">1127</th><td>  <i>/* 9503 */</i> <q>"st.w\t\0"</q></td></tr>
<tr><th id="1128">1128</th><td>  <i>/* 9509 */</i> <q>"asub_u.w\t\0"</q></td></tr>
<tr><th id="1129">1129</th><td>  <i>/* 9519 */</i> <q>"hsub_u.w\t\0"</q></td></tr>
<tr><th id="1130">1130</th><td>  <i>/* 9529 */</i> <q>"dpsub_u.w\t\0"</q></td></tr>
<tr><th id="1131">1131</th><td>  <i>/* 9540 */</i> <q>"ftrunc_u.w\t\0"</q></td></tr>
<tr><th id="1132">1132</th><td>  <i>/* 9552 */</i> <q>"hadd_u.w\t\0"</q></td></tr>
<tr><th id="1133">1133</th><td>  <i>/* 9562 */</i> <q>"dpadd_u.w\t\0"</q></td></tr>
<tr><th id="1134">1134</th><td>  <i>/* 9573 */</i> <q>"mod_u.w\t\0"</q></td></tr>
<tr><th id="1135">1135</th><td>  <i>/* 9582 */</i> <q>"cle_u.w\t\0"</q></td></tr>
<tr><th id="1136">1136</th><td>  <i>/* 9591 */</i> <q>"ave_u.w\t\0"</q></td></tr>
<tr><th id="1137">1137</th><td>  <i>/* 9600 */</i> <q>"clei_u.w\t\0"</q></td></tr>
<tr><th id="1138">1138</th><td>  <i>/* 9610 */</i> <q>"mini_u.w\t\0"</q></td></tr>
<tr><th id="1139">1139</th><td>  <i>/* 9620 */</i> <q>"clti_u.w\t\0"</q></td></tr>
<tr><th id="1140">1140</th><td>  <i>/* 9630 */</i> <q>"maxi_u.w\t\0"</q></td></tr>
<tr><th id="1141">1141</th><td>  <i>/* 9640 */</i> <q>"min_u.w\t\0"</q></td></tr>
<tr><th id="1142">1142</th><td>  <i>/* 9649 */</i> <q>"dotp_u.w\t\0"</q></td></tr>
<tr><th id="1143">1143</th><td>  <i>/* 9659 */</i> <q>"aver_u.w\t\0"</q></td></tr>
<tr><th id="1144">1144</th><td>  <i>/* 9669 */</i> <q>"subs_u.w\t\0"</q></td></tr>
<tr><th id="1145">1145</th><td>  <i>/* 9679 */</i> <q>"adds_u.w\t\0"</q></td></tr>
<tr><th id="1146">1146</th><td>  <i>/* 9689 */</i> <q>"subsus_u.w\t\0"</q></td></tr>
<tr><th id="1147">1147</th><td>  <i>/* 9701 */</i> <q>"sat_u.w\t\0"</q></td></tr>
<tr><th id="1148">1148</th><td>  <i>/* 9710 */</i> <q>"clt_u.w\t\0"</q></td></tr>
<tr><th id="1149">1149</th><td>  <i>/* 9719 */</i> <q>"ffint_u.w\t\0"</q></td></tr>
<tr><th id="1150">1150</th><td>  <i>/* 9730 */</i> <q>"ftint_u.w\t\0"</q></td></tr>
<tr><th id="1151">1151</th><td>  <i>/* 9741 */</i> <q>"div_u.w\t\0"</q></td></tr>
<tr><th id="1152">1152</th><td>  <i>/* 9750 */</i> <q>"max_u.w\t\0"</q></td></tr>
<tr><th id="1153">1153</th><td>  <i>/* 9759 */</i> <q>"copy_u.w\t\0"</q></td></tr>
<tr><th id="1154">1154</th><td>  <i>/* 9769 */</i> <q>"msubv.w\t\0"</q></td></tr>
<tr><th id="1155">1155</th><td>  <i>/* 9778 */</i> <q>"maddv.w\t\0"</q></td></tr>
<tr><th id="1156">1156</th><td>  <i>/* 9787 */</i> <q>"pckev.w\t\0"</q></td></tr>
<tr><th id="1157">1157</th><td>  <i>/* 9796 */</i> <q>"ilvev.w\t\0"</q></td></tr>
<tr><th id="1158">1158</th><td>  <i>/* 9805 */</i> <q>"fdiv.w\t\0"</q></td></tr>
<tr><th id="1159">1159</th><td>  <i>/* 9813 */</i> <q>"mulv.w\t\0"</q></td></tr>
<tr><th id="1160">1160</th><td>  <i>/* 9821 */</i> <q>"extrv.w\t\0"</q></td></tr>
<tr><th id="1161">1161</th><td>  <i>/* 9830 */</i> <q>"fmax.w\t\0"</q></td></tr>
<tr><th id="1162">1162</th><td>  <i>/* 9838 */</i> <q>"bz.w\t\0"</q></td></tr>
<tr><th id="1163">1163</th><td>  <i>/* 9844 */</i> <q>"bnz.w\t\0"</q></td></tr>
<tr><th id="1164">1164</th><td>  <i>/* 9851 */</i> <q>"crc32w\t\0"</q></td></tr>
<tr><th id="1165">1165</th><td>  <i>/* 9859 */</i> <q>"crc32cw\t\0"</q></td></tr>
<tr><th id="1166">1166</th><td>  <i>/* 9868 */</i> <q>"ulw\t\0"</q></td></tr>
<tr><th id="1167">1167</th><td>  <i>/* 9873 */</i> <q>"cvt.ps.pw\t\0"</q></td></tr>
<tr><th id="1168">1168</th><td>  <i>/* 9884 */</i> <q>"usw\t\0"</q></td></tr>
<tr><th id="1169">1169</th><td>  <i>/* 9889 */</i> <q>"prefx\t\0"</q></td></tr>
<tr><th id="1170">1170</th><td>  <i>/* 9896 */</i> <q>"lhx\t\0"</q></td></tr>
<tr><th id="1171">1171</th><td>  <i>/* 9901 */</i> <q>"jalx\t\0"</q></td></tr>
<tr><th id="1172">1172</th><td>  <i>/* 9907 */</i> <q>"lbux\t\0"</q></td></tr>
<tr><th id="1173">1173</th><td>  <i>/* 9913 */</i> <q>"lwx\t\0"</q></td></tr>
<tr><th id="1174">1174</th><td>  <i>/* 9918 */</i> <q>"bgez\t\0"</q></td></tr>
<tr><th id="1175">1175</th><td>  <i>/* 9924 */</i> <q>"blez\t\0"</q></td></tr>
<tr><th id="1176">1176</th><td>  <i>/* 9930 */</i> <q>"bnez\t\0"</q></td></tr>
<tr><th id="1177">1177</th><td>  <i>/* 9936 */</i> <q>"selnez\t\0"</q></td></tr>
<tr><th id="1178">1178</th><td>  <i>/* 9944 */</i> <q>"btnez\t\0"</q></td></tr>
<tr><th id="1179">1179</th><td>  <i>/* 9951 */</i> <q>"dclz\t\0"</q></td></tr>
<tr><th id="1180">1180</th><td>  <i>/* 9957 */</i> <q>"beqz\t\0"</q></td></tr>
<tr><th id="1181">1181</th><td>  <i>/* 9963 */</i> <q>"seleqz\t\0"</q></td></tr>
<tr><th id="1182">1182</th><td>  <i>/* 9971 */</i> <q>"bteqz\t\0"</q></td></tr>
<tr><th id="1183">1183</th><td>  <i>/* 9978 */</i> <q>"bgtz\t\0"</q></td></tr>
<tr><th id="1184">1184</th><td>  <i>/* 9984 */</i> <q>"bltz\t\0"</q></td></tr>
<tr><th id="1185">1185</th><td>  <i>/* 9990 */</i> <q>"movz\t\0"</q></td></tr>
<tr><th id="1186">1186</th><td>  <i>/* 9996 */</i> <q>"seb\t \0"</q></td></tr>
<tr><th id="1187">1187</th><td>  <i>/* 10002 */</i> <q>"seh\t \0"</q></td></tr>
<tr><th id="1188">1188</th><td>  <i>/* 10008 */</i> <q>"ddivu\t$zero, \0"</q></td></tr>
<tr><th id="1189">1189</th><td>  <i>/* 10022 */</i> <q>"ddiv\t$zero, \0"</q></td></tr>
<tr><th id="1190">1190</th><td>  <i>/* 10035 */</i> <q>"addiu\t$sp, \0"</q></td></tr>
<tr><th id="1191">1191</th><td>  <i>/* 10047 */</i> <q>"mftc0 \0"</q></td></tr>
<tr><th id="1192">1192</th><td>  <i>/* 10054 */</i> <q>"mttc0 \0"</q></td></tr>
<tr><th id="1193">1193</th><td>  <i>/* 10061 */</i> <q>"mfthc1 \0"</q></td></tr>
<tr><th id="1194">1194</th><td>  <i>/* 10069 */</i> <q>"mtthc1 \0"</q></td></tr>
<tr><th id="1195">1195</th><td>  <i>/* 10077 */</i> <q>"cftc1 \0"</q></td></tr>
<tr><th id="1196">1196</th><td>  <i>/* 10084 */</i> <q>"mftc1 \0"</q></td></tr>
<tr><th id="1197">1197</th><td>  <i>/* 10091 */</i> <q>"cttc1 \0"</q></td></tr>
<tr><th id="1198">1198</th><td>  <i>/* 10098 */</i> <q>"mttc1 \0"</q></td></tr>
<tr><th id="1199">1199</th><td>  <i>/* 10105 */</i> <q>"sync \0"</q></td></tr>
<tr><th id="1200">1200</th><td>  <i>/* 10111 */</i> <q>"ld \0"</q></td></tr>
<tr><th id="1201">1201</th><td>  <i>/* 10115 */</i> <q>"\t.word \0"</q></td></tr>
<tr><th id="1202">1202</th><td>  <i>/* 10123 */</i> <q>"sd \0"</q></td></tr>
<tr><th id="1203">1203</th><td>  <i>/* 10127 */</i> <q>"sne \0"</q></td></tr>
<tr><th id="1204">1204</th><td>  <i>/* 10132 */</i> <q>"mfthi \0"</q></td></tr>
<tr><th id="1205">1205</th><td>  <i>/* 10139 */</i> <q>"mtthi \0"</q></td></tr>
<tr><th id="1206">1206</th><td>  <i>/* 10146 */</i> <q>"mftlo \0"</q></td></tr>
<tr><th id="1207">1207</th><td>  <i>/* 10153 */</i> <q>"mttlo \0"</q></td></tr>
<tr><th id="1208">1208</th><td>  <i>/* 10160 */</i> <q>"mftdsp \0"</q></td></tr>
<tr><th id="1209">1209</th><td>  <i>/* 10168 */</i> <q>"mttdsp \0"</q></td></tr>
<tr><th id="1210">1210</th><td>  <i>/* 10176 */</i> <q>"seq \0"</q></td></tr>
<tr><th id="1211">1211</th><td>  <i>/* 10181 */</i> <q>"mftgpr \0"</q></td></tr>
<tr><th id="1212">1212</th><td>  <i>/* 10189 */</i> <q>"mttgpr \0"</q></td></tr>
<tr><th id="1213">1213</th><td>  <i>/* 10197 */</i> <q>"dext \0"</q></td></tr>
<tr><th id="1214">1214</th><td>  <i>/* 10203 */</i> <q>"mftacx \0"</q></td></tr>
<tr><th id="1215">1215</th><td>  <i>/* 10211 */</i> <q>"mttacx \0"</q></td></tr>
<tr><th id="1216">1216</th><td>  <i>/* 10219 */</i> <q>"bc1nez \0"</q></td></tr>
<tr><th id="1217">1217</th><td>  <i>/* 10227 */</i> <q>"bc2nez \0"</q></td></tr>
<tr><th id="1218">1218</th><td>  <i>/* 10235 */</i> <q>"bc1eqz \0"</q></td></tr>
<tr><th id="1219">1219</th><td>  <i>/* 10243 */</i> <q>"bc2eqz \0"</q></td></tr>
<tr><th id="1220">1220</th><td>  <i>/* 10251 */</i> <q>"# XRay Function Patchable RET.\0"</q></td></tr>
<tr><th id="1221">1221</th><td>  <i>/* 10282 */</i> <q>"c.\0"</q></td></tr>
<tr><th id="1222">1222</th><td>  <i>/* 10285 */</i> <q>"# XRay Typed Event Log.\0"</q></td></tr>
<tr><th id="1223">1223</th><td>  <i>/* 10309 */</i> <q>"# XRay Custom Event Log.\0"</q></td></tr>
<tr><th id="1224">1224</th><td>  <i>/* 10334 */</i> <q>"# XRay Function Enter.\0"</q></td></tr>
<tr><th id="1225">1225</th><td>  <i>/* 10357 */</i> <q>"# XRay Tail Call Exit.\0"</q></td></tr>
<tr><th id="1226">1226</th><td>  <i>/* 10380 */</i> <q>"# XRay Function Exit.\0"</q></td></tr>
<tr><th id="1227">1227</th><td>  <i>/* 10402 */</i> <q>"break 0\0"</q></td></tr>
<tr><th id="1228">1228</th><td>  <i>/* 10410 */</i> <q>"LIFETIME_END\0"</q></td></tr>
<tr><th id="1229">1229</th><td>  <i>/* 10423 */</i> <q>"PSEUDO_PROBE\0"</q></td></tr>
<tr><th id="1230">1230</th><td>  <i>/* 10436 */</i> <q>"BUNDLE\0"</q></td></tr>
<tr><th id="1231">1231</th><td>  <i>/* 10443 */</i> <q>"DBG_VALUE\0"</q></td></tr>
<tr><th id="1232">1232</th><td>  <i>/* 10453 */</i> <q>"DBG_INSTR_REF\0"</q></td></tr>
<tr><th id="1233">1233</th><td>  <i>/* 10467 */</i> <q>"DBG_LABEL\0"</q></td></tr>
<tr><th id="1234">1234</th><td>  <i>/* 10477 */</i> <q>"LIFETIME_START\0"</q></td></tr>
<tr><th id="1235">1235</th><td>  <i>/* 10492 */</i> <q>"jrc\t$ra\0"</q></td></tr>
<tr><th id="1236">1236</th><td>  <i>/* 10500 */</i> <q>"jr\t$ra\0"</q></td></tr>
<tr><th id="1237">1237</th><td>  <i>/* 10507 */</i> <q>"ehb\0"</q></td></tr>
<tr><th id="1238">1238</th><td>  <i>/* 10511 */</i> <q>"eretnc\0"</q></td></tr>
<tr><th id="1239">1239</th><td>  <i>/* 10518 */</i> <q>"pause\0"</q></td></tr>
<tr><th id="1240">1240</th><td>  <i>/* 10524 */</i> <q>"tlbinvf\0"</q></td></tr>
<tr><th id="1241">1241</th><td>  <i>/* 10532 */</i> <q>"tlbginvf\0"</q></td></tr>
<tr><th id="1242">1242</th><td>  <i>/* 10541 */</i> <q>"tlbwi\0"</q></td></tr>
<tr><th id="1243">1243</th><td>  <i>/* 10547 */</i> <q>"tlbgwi\0"</q></td></tr>
<tr><th id="1244">1244</th><td>  <i>/* 10554 */</i> <q>"# FEntry call\0"</q></td></tr>
<tr><th id="1245">1245</th><td>  <i>/* 10568 */</i> <q>"foo\0"</q></td></tr>
<tr><th id="1246">1246</th><td>  <i>/* 10572 */</i> <q>"tlbp\0"</q></td></tr>
<tr><th id="1247">1247</th><td>  <i>/* 10577 */</i> <q>"tlbgp\0"</q></td></tr>
<tr><th id="1248">1248</th><td>  <i>/* 10583 */</i> <q>"ssnop\0"</q></td></tr>
<tr><th id="1249">1249</th><td>  <i>/* 10589 */</i> <q>"tlbr\0"</q></td></tr>
<tr><th id="1250">1250</th><td>  <i>/* 10594 */</i> <q>"tlbgr\0"</q></td></tr>
<tr><th id="1251">1251</th><td>  <i>/* 10600 */</i> <q>"tlbwr\0"</q></td></tr>
<tr><th id="1252">1252</th><td>  <i>/* 10606 */</i> <q>"tlbgwr\0"</q></td></tr>
<tr><th id="1253">1253</th><td>  <i>/* 10613 */</i> <q>"deret\0"</q></td></tr>
<tr><th id="1254">1254</th><td>  <i>/* 10619 */</i> <q>"wait\0"</q></td></tr>
<tr><th id="1255">1255</th><td>  <i>/* 10624 */</i> <q>"tlbinv\0"</q></td></tr>
<tr><th id="1256">1256</th><td>  <i>/* 10631 */</i> <q>"tlbginv\0"</q></td></tr>
<tr><th id="1257">1257</th><td>};</td></tr>
<tr><th id="1258">1258</th><td><u>#<span data-ppcond="1258">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="1259">1259</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1260">1260</th><td><u>#<span data-ppcond="1258">endif</span></u></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="156OpInfo0" title='OpInfo0' data-type='const uint32_t [2822]' data-ref="156OpInfo0" data-ref-filename="156OpInfo0">OpInfo0</dfn>[] = {</td></tr>
<tr><th id="1263">1263</th><td>    <var>0U</var>,	<i>// PHI</i></td></tr>
<tr><th id="1264">1264</th><td>    <var>0U</var>,	<i>// INLINEASM</i></td></tr>
<tr><th id="1265">1265</th><td>    <var>0U</var>,	<i>// INLINEASM_BR</i></td></tr>
<tr><th id="1266">1266</th><td>    <var>0U</var>,	<i>// CFI_INSTRUCTION</i></td></tr>
<tr><th id="1267">1267</th><td>    <var>0U</var>,	<i>// EH_LABEL</i></td></tr>
<tr><th id="1268">1268</th><td>    <var>0U</var>,	<i>// GC_LABEL</i></td></tr>
<tr><th id="1269">1269</th><td>    <var>0U</var>,	<i>// ANNOTATION_LABEL</i></td></tr>
<tr><th id="1270">1270</th><td>    <var>0U</var>,	<i>// KILL</i></td></tr>
<tr><th id="1271">1271</th><td>    <var>0U</var>,	<i>// EXTRACT_SUBREG</i></td></tr>
<tr><th id="1272">1272</th><td>    <var>0U</var>,	<i>// INSERT_SUBREG</i></td></tr>
<tr><th id="1273">1273</th><td>    <var>0U</var>,	<i>// IMPLICIT_DEF</i></td></tr>
<tr><th id="1274">1274</th><td>    <var>0U</var>,	<i>// SUBREG_TO_REG</i></td></tr>
<tr><th id="1275">1275</th><td>    <var>0U</var>,	<i>// COPY_TO_REGCLASS</i></td></tr>
<tr><th id="1276">1276</th><td>    <var>10444U</var>,	<i>// DBG_VALUE</i></td></tr>
<tr><th id="1277">1277</th><td>    <var>10454U</var>,	<i>// DBG_INSTR_REF</i></td></tr>
<tr><th id="1278">1278</th><td>    <var>10468U</var>,	<i>// DBG_LABEL</i></td></tr>
<tr><th id="1279">1279</th><td>    <var>0U</var>,	<i>// REG_SEQUENCE</i></td></tr>
<tr><th id="1280">1280</th><td>    <var>0U</var>,	<i>// COPY</i></td></tr>
<tr><th id="1281">1281</th><td>    <var>10437U</var>,	<i>// BUNDLE</i></td></tr>
<tr><th id="1282">1282</th><td>    <var>10478U</var>,	<i>// LIFETIME_START</i></td></tr>
<tr><th id="1283">1283</th><td>    <var>10411U</var>,	<i>// LIFETIME_END</i></td></tr>
<tr><th id="1284">1284</th><td>    <var>10424U</var>,	<i>// PSEUDO_PROBE</i></td></tr>
<tr><th id="1285">1285</th><td>    <var>0U</var>,	<i>// STACKMAP</i></td></tr>
<tr><th id="1286">1286</th><td>    <var>10555U</var>,	<i>// FENTRY_CALL</i></td></tr>
<tr><th id="1287">1287</th><td>    <var>0U</var>,	<i>// PATCHPOINT</i></td></tr>
<tr><th id="1288">1288</th><td>    <var>0U</var>,	<i>// LOAD_STACK_GUARD</i></td></tr>
<tr><th id="1289">1289</th><td>    <var>0U</var>,	<i>// PREALLOCATED_SETUP</i></td></tr>
<tr><th id="1290">1290</th><td>    <var>0U</var>,	<i>// PREALLOCATED_ARG</i></td></tr>
<tr><th id="1291">1291</th><td>    <var>0U</var>,	<i>// STATEPOINT</i></td></tr>
<tr><th id="1292">1292</th><td>    <var>0U</var>,	<i>// LOCAL_ESCAPE</i></td></tr>
<tr><th id="1293">1293</th><td>    <var>0U</var>,	<i>// FAULTING_OP</i></td></tr>
<tr><th id="1294">1294</th><td>    <var>0U</var>,	<i>// PATCHABLE_OP</i></td></tr>
<tr><th id="1295">1295</th><td>    <var>10335U</var>,	<i>// PATCHABLE_FUNCTION_ENTER</i></td></tr>
<tr><th id="1296">1296</th><td>    <var>10252U</var>,	<i>// PATCHABLE_RET</i></td></tr>
<tr><th id="1297">1297</th><td>    <var>10381U</var>,	<i>// PATCHABLE_FUNCTION_EXIT</i></td></tr>
<tr><th id="1298">1298</th><td>    <var>10358U</var>,	<i>// PATCHABLE_TAIL_CALL</i></td></tr>
<tr><th id="1299">1299</th><td>    <var>10310U</var>,	<i>// PATCHABLE_EVENT_CALL</i></td></tr>
<tr><th id="1300">1300</th><td>    <var>10286U</var>,	<i>// PATCHABLE_TYPED_EVENT_CALL</i></td></tr>
<tr><th id="1301">1301</th><td>    <var>0U</var>,	<i>// ICALL_BRANCH_FUNNEL</i></td></tr>
<tr><th id="1302">1302</th><td>    <var>0U</var>,	<i>// G_ADD</i></td></tr>
<tr><th id="1303">1303</th><td>    <var>0U</var>,	<i>// G_SUB</i></td></tr>
<tr><th id="1304">1304</th><td>    <var>0U</var>,	<i>// G_MUL</i></td></tr>
<tr><th id="1305">1305</th><td>    <var>0U</var>,	<i>// G_SDIV</i></td></tr>
<tr><th id="1306">1306</th><td>    <var>0U</var>,	<i>// G_UDIV</i></td></tr>
<tr><th id="1307">1307</th><td>    <var>0U</var>,	<i>// G_SREM</i></td></tr>
<tr><th id="1308">1308</th><td>    <var>0U</var>,	<i>// G_UREM</i></td></tr>
<tr><th id="1309">1309</th><td>    <var>0U</var>,	<i>// G_AND</i></td></tr>
<tr><th id="1310">1310</th><td>    <var>0U</var>,	<i>// G_OR</i></td></tr>
<tr><th id="1311">1311</th><td>    <var>0U</var>,	<i>// G_XOR</i></td></tr>
<tr><th id="1312">1312</th><td>    <var>0U</var>,	<i>// G_IMPLICIT_DEF</i></td></tr>
<tr><th id="1313">1313</th><td>    <var>0U</var>,	<i>// G_PHI</i></td></tr>
<tr><th id="1314">1314</th><td>    <var>0U</var>,	<i>// G_FRAME_INDEX</i></td></tr>
<tr><th id="1315">1315</th><td>    <var>0U</var>,	<i>// G_GLOBAL_VALUE</i></td></tr>
<tr><th id="1316">1316</th><td>    <var>0U</var>,	<i>// G_EXTRACT</i></td></tr>
<tr><th id="1317">1317</th><td>    <var>0U</var>,	<i>// G_UNMERGE_VALUES</i></td></tr>
<tr><th id="1318">1318</th><td>    <var>0U</var>,	<i>// G_INSERT</i></td></tr>
<tr><th id="1319">1319</th><td>    <var>0U</var>,	<i>// G_MERGE_VALUES</i></td></tr>
<tr><th id="1320">1320</th><td>    <var>0U</var>,	<i>// G_BUILD_VECTOR</i></td></tr>
<tr><th id="1321">1321</th><td>    <var>0U</var>,	<i>// G_BUILD_VECTOR_TRUNC</i></td></tr>
<tr><th id="1322">1322</th><td>    <var>0U</var>,	<i>// G_CONCAT_VECTORS</i></td></tr>
<tr><th id="1323">1323</th><td>    <var>0U</var>,	<i>// G_PTRTOINT</i></td></tr>
<tr><th id="1324">1324</th><td>    <var>0U</var>,	<i>// G_INTTOPTR</i></td></tr>
<tr><th id="1325">1325</th><td>    <var>0U</var>,	<i>// G_BITCAST</i></td></tr>
<tr><th id="1326">1326</th><td>    <var>0U</var>,	<i>// G_FREEZE</i></td></tr>
<tr><th id="1327">1327</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_TRUNC</i></td></tr>
<tr><th id="1328">1328</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_ROUND</i></td></tr>
<tr><th id="1329">1329</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_LRINT</i></td></tr>
<tr><th id="1330">1330</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_ROUNDEVEN</i></td></tr>
<tr><th id="1331">1331</th><td>    <var>0U</var>,	<i>// G_READCYCLECOUNTER</i></td></tr>
<tr><th id="1332">1332</th><td>    <var>0U</var>,	<i>// G_LOAD</i></td></tr>
<tr><th id="1333">1333</th><td>    <var>0U</var>,	<i>// G_SEXTLOAD</i></td></tr>
<tr><th id="1334">1334</th><td>    <var>0U</var>,	<i>// G_ZEXTLOAD</i></td></tr>
<tr><th id="1335">1335</th><td>    <var>0U</var>,	<i>// G_INDEXED_LOAD</i></td></tr>
<tr><th id="1336">1336</th><td>    <var>0U</var>,	<i>// G_INDEXED_SEXTLOAD</i></td></tr>
<tr><th id="1337">1337</th><td>    <var>0U</var>,	<i>// G_INDEXED_ZEXTLOAD</i></td></tr>
<tr><th id="1338">1338</th><td>    <var>0U</var>,	<i>// G_STORE</i></td></tr>
<tr><th id="1339">1339</th><td>    <var>0U</var>,	<i>// G_INDEXED_STORE</i></td></tr>
<tr><th id="1340">1340</th><td>    <var>0U</var>,	<i>// G_ATOMIC_CMPXCHG_WITH_SUCCESS</i></td></tr>
<tr><th id="1341">1341</th><td>    <var>0U</var>,	<i>// G_ATOMIC_CMPXCHG</i></td></tr>
<tr><th id="1342">1342</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_XCHG</i></td></tr>
<tr><th id="1343">1343</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_ADD</i></td></tr>
<tr><th id="1344">1344</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_SUB</i></td></tr>
<tr><th id="1345">1345</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_AND</i></td></tr>
<tr><th id="1346">1346</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_NAND</i></td></tr>
<tr><th id="1347">1347</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_OR</i></td></tr>
<tr><th id="1348">1348</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_XOR</i></td></tr>
<tr><th id="1349">1349</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_MAX</i></td></tr>
<tr><th id="1350">1350</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_MIN</i></td></tr>
<tr><th id="1351">1351</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_UMAX</i></td></tr>
<tr><th id="1352">1352</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_UMIN</i></td></tr>
<tr><th id="1353">1353</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_FADD</i></td></tr>
<tr><th id="1354">1354</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_FSUB</i></td></tr>
<tr><th id="1355">1355</th><td>    <var>0U</var>,	<i>// G_FENCE</i></td></tr>
<tr><th id="1356">1356</th><td>    <var>0U</var>,	<i>// G_BRCOND</i></td></tr>
<tr><th id="1357">1357</th><td>    <var>0U</var>,	<i>// G_BRINDIRECT</i></td></tr>
<tr><th id="1358">1358</th><td>    <var>0U</var>,	<i>// G_INTRINSIC</i></td></tr>
<tr><th id="1359">1359</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_W_SIDE_EFFECTS</i></td></tr>
<tr><th id="1360">1360</th><td>    <var>0U</var>,	<i>// G_ANYEXT</i></td></tr>
<tr><th id="1361">1361</th><td>    <var>0U</var>,	<i>// G_TRUNC</i></td></tr>
<tr><th id="1362">1362</th><td>    <var>0U</var>,	<i>// G_CONSTANT</i></td></tr>
<tr><th id="1363">1363</th><td>    <var>0U</var>,	<i>// G_FCONSTANT</i></td></tr>
<tr><th id="1364">1364</th><td>    <var>0U</var>,	<i>// G_VASTART</i></td></tr>
<tr><th id="1365">1365</th><td>    <var>0U</var>,	<i>// G_VAARG</i></td></tr>
<tr><th id="1366">1366</th><td>    <var>0U</var>,	<i>// G_SEXT</i></td></tr>
<tr><th id="1367">1367</th><td>    <var>0U</var>,	<i>// G_SEXT_INREG</i></td></tr>
<tr><th id="1368">1368</th><td>    <var>0U</var>,	<i>// G_ZEXT</i></td></tr>
<tr><th id="1369">1369</th><td>    <var>0U</var>,	<i>// G_SHL</i></td></tr>
<tr><th id="1370">1370</th><td>    <var>0U</var>,	<i>// G_LSHR</i></td></tr>
<tr><th id="1371">1371</th><td>    <var>0U</var>,	<i>// G_ASHR</i></td></tr>
<tr><th id="1372">1372</th><td>    <var>0U</var>,	<i>// G_FSHL</i></td></tr>
<tr><th id="1373">1373</th><td>    <var>0U</var>,	<i>// G_FSHR</i></td></tr>
<tr><th id="1374">1374</th><td>    <var>0U</var>,	<i>// G_ICMP</i></td></tr>
<tr><th id="1375">1375</th><td>    <var>0U</var>,	<i>// G_FCMP</i></td></tr>
<tr><th id="1376">1376</th><td>    <var>0U</var>,	<i>// G_SELECT</i></td></tr>
<tr><th id="1377">1377</th><td>    <var>0U</var>,	<i>// G_UADDO</i></td></tr>
<tr><th id="1378">1378</th><td>    <var>0U</var>,	<i>// G_UADDE</i></td></tr>
<tr><th id="1379">1379</th><td>    <var>0U</var>,	<i>// G_USUBO</i></td></tr>
<tr><th id="1380">1380</th><td>    <var>0U</var>,	<i>// G_USUBE</i></td></tr>
<tr><th id="1381">1381</th><td>    <var>0U</var>,	<i>// G_SADDO</i></td></tr>
<tr><th id="1382">1382</th><td>    <var>0U</var>,	<i>// G_SADDE</i></td></tr>
<tr><th id="1383">1383</th><td>    <var>0U</var>,	<i>// G_SSUBO</i></td></tr>
<tr><th id="1384">1384</th><td>    <var>0U</var>,	<i>// G_SSUBE</i></td></tr>
<tr><th id="1385">1385</th><td>    <var>0U</var>,	<i>// G_UMULO</i></td></tr>
<tr><th id="1386">1386</th><td>    <var>0U</var>,	<i>// G_SMULO</i></td></tr>
<tr><th id="1387">1387</th><td>    <var>0U</var>,	<i>// G_UMULH</i></td></tr>
<tr><th id="1388">1388</th><td>    <var>0U</var>,	<i>// G_SMULH</i></td></tr>
<tr><th id="1389">1389</th><td>    <var>0U</var>,	<i>// G_UADDSAT</i></td></tr>
<tr><th id="1390">1390</th><td>    <var>0U</var>,	<i>// G_SADDSAT</i></td></tr>
<tr><th id="1391">1391</th><td>    <var>0U</var>,	<i>// G_USUBSAT</i></td></tr>
<tr><th id="1392">1392</th><td>    <var>0U</var>,	<i>// G_SSUBSAT</i></td></tr>
<tr><th id="1393">1393</th><td>    <var>0U</var>,	<i>// G_USHLSAT</i></td></tr>
<tr><th id="1394">1394</th><td>    <var>0U</var>,	<i>// G_SSHLSAT</i></td></tr>
<tr><th id="1395">1395</th><td>    <var>0U</var>,	<i>// G_SMULFIX</i></td></tr>
<tr><th id="1396">1396</th><td>    <var>0U</var>,	<i>// G_UMULFIX</i></td></tr>
<tr><th id="1397">1397</th><td>    <var>0U</var>,	<i>// G_SMULFIXSAT</i></td></tr>
<tr><th id="1398">1398</th><td>    <var>0U</var>,	<i>// G_UMULFIXSAT</i></td></tr>
<tr><th id="1399">1399</th><td>    <var>0U</var>,	<i>// G_SDIVFIX</i></td></tr>
<tr><th id="1400">1400</th><td>    <var>0U</var>,	<i>// G_UDIVFIX</i></td></tr>
<tr><th id="1401">1401</th><td>    <var>0U</var>,	<i>// G_SDIVFIXSAT</i></td></tr>
<tr><th id="1402">1402</th><td>    <var>0U</var>,	<i>// G_UDIVFIXSAT</i></td></tr>
<tr><th id="1403">1403</th><td>    <var>0U</var>,	<i>// G_FADD</i></td></tr>
<tr><th id="1404">1404</th><td>    <var>0U</var>,	<i>// G_FSUB</i></td></tr>
<tr><th id="1405">1405</th><td>    <var>0U</var>,	<i>// G_FMUL</i></td></tr>
<tr><th id="1406">1406</th><td>    <var>0U</var>,	<i>// G_FMA</i></td></tr>
<tr><th id="1407">1407</th><td>    <var>0U</var>,	<i>// G_FMAD</i></td></tr>
<tr><th id="1408">1408</th><td>    <var>0U</var>,	<i>// G_FDIV</i></td></tr>
<tr><th id="1409">1409</th><td>    <var>0U</var>,	<i>// G_FREM</i></td></tr>
<tr><th id="1410">1410</th><td>    <var>0U</var>,	<i>// G_FPOW</i></td></tr>
<tr><th id="1411">1411</th><td>    <var>0U</var>,	<i>// G_FPOWI</i></td></tr>
<tr><th id="1412">1412</th><td>    <var>0U</var>,	<i>// G_FEXP</i></td></tr>
<tr><th id="1413">1413</th><td>    <var>0U</var>,	<i>// G_FEXP2</i></td></tr>
<tr><th id="1414">1414</th><td>    <var>0U</var>,	<i>// G_FLOG</i></td></tr>
<tr><th id="1415">1415</th><td>    <var>0U</var>,	<i>// G_FLOG2</i></td></tr>
<tr><th id="1416">1416</th><td>    <var>0U</var>,	<i>// G_FLOG10</i></td></tr>
<tr><th id="1417">1417</th><td>    <var>0U</var>,	<i>// G_FNEG</i></td></tr>
<tr><th id="1418">1418</th><td>    <var>0U</var>,	<i>// G_FPEXT</i></td></tr>
<tr><th id="1419">1419</th><td>    <var>0U</var>,	<i>// G_FPTRUNC</i></td></tr>
<tr><th id="1420">1420</th><td>    <var>0U</var>,	<i>// G_FPTOSI</i></td></tr>
<tr><th id="1421">1421</th><td>    <var>0U</var>,	<i>// G_FPTOUI</i></td></tr>
<tr><th id="1422">1422</th><td>    <var>0U</var>,	<i>// G_SITOFP</i></td></tr>
<tr><th id="1423">1423</th><td>    <var>0U</var>,	<i>// G_UITOFP</i></td></tr>
<tr><th id="1424">1424</th><td>    <var>0U</var>,	<i>// G_FABS</i></td></tr>
<tr><th id="1425">1425</th><td>    <var>0U</var>,	<i>// G_FCOPYSIGN</i></td></tr>
<tr><th id="1426">1426</th><td>    <var>0U</var>,	<i>// G_FCANONICALIZE</i></td></tr>
<tr><th id="1427">1427</th><td>    <var>0U</var>,	<i>// G_FMINNUM</i></td></tr>
<tr><th id="1428">1428</th><td>    <var>0U</var>,	<i>// G_FMAXNUM</i></td></tr>
<tr><th id="1429">1429</th><td>    <var>0U</var>,	<i>// G_FMINNUM_IEEE</i></td></tr>
<tr><th id="1430">1430</th><td>    <var>0U</var>,	<i>// G_FMAXNUM_IEEE</i></td></tr>
<tr><th id="1431">1431</th><td>    <var>0U</var>,	<i>// G_FMINIMUM</i></td></tr>
<tr><th id="1432">1432</th><td>    <var>0U</var>,	<i>// G_FMAXIMUM</i></td></tr>
<tr><th id="1433">1433</th><td>    <var>0U</var>,	<i>// G_PTR_ADD</i></td></tr>
<tr><th id="1434">1434</th><td>    <var>0U</var>,	<i>// G_PTRMASK</i></td></tr>
<tr><th id="1435">1435</th><td>    <var>0U</var>,	<i>// G_SMIN</i></td></tr>
<tr><th id="1436">1436</th><td>    <var>0U</var>,	<i>// G_SMAX</i></td></tr>
<tr><th id="1437">1437</th><td>    <var>0U</var>,	<i>// G_UMIN</i></td></tr>
<tr><th id="1438">1438</th><td>    <var>0U</var>,	<i>// G_UMAX</i></td></tr>
<tr><th id="1439">1439</th><td>    <var>0U</var>,	<i>// G_ABS</i></td></tr>
<tr><th id="1440">1440</th><td>    <var>0U</var>,	<i>// G_BR</i></td></tr>
<tr><th id="1441">1441</th><td>    <var>0U</var>,	<i>// G_BRJT</i></td></tr>
<tr><th id="1442">1442</th><td>    <var>0U</var>,	<i>// G_INSERT_VECTOR_ELT</i></td></tr>
<tr><th id="1443">1443</th><td>    <var>0U</var>,	<i>// G_EXTRACT_VECTOR_ELT</i></td></tr>
<tr><th id="1444">1444</th><td>    <var>0U</var>,	<i>// G_SHUFFLE_VECTOR</i></td></tr>
<tr><th id="1445">1445</th><td>    <var>0U</var>,	<i>// G_CTTZ</i></td></tr>
<tr><th id="1446">1446</th><td>    <var>0U</var>,	<i>// G_CTTZ_ZERO_UNDEF</i></td></tr>
<tr><th id="1447">1447</th><td>    <var>0U</var>,	<i>// G_CTLZ</i></td></tr>
<tr><th id="1448">1448</th><td>    <var>0U</var>,	<i>// G_CTLZ_ZERO_UNDEF</i></td></tr>
<tr><th id="1449">1449</th><td>    <var>0U</var>,	<i>// G_CTPOP</i></td></tr>
<tr><th id="1450">1450</th><td>    <var>0U</var>,	<i>// G_BSWAP</i></td></tr>
<tr><th id="1451">1451</th><td>    <var>0U</var>,	<i>// G_BITREVERSE</i></td></tr>
<tr><th id="1452">1452</th><td>    <var>0U</var>,	<i>// G_FCEIL</i></td></tr>
<tr><th id="1453">1453</th><td>    <var>0U</var>,	<i>// G_FCOS</i></td></tr>
<tr><th id="1454">1454</th><td>    <var>0U</var>,	<i>// G_FSIN</i></td></tr>
<tr><th id="1455">1455</th><td>    <var>0U</var>,	<i>// G_FSQRT</i></td></tr>
<tr><th id="1456">1456</th><td>    <var>0U</var>,	<i>// G_FFLOOR</i></td></tr>
<tr><th id="1457">1457</th><td>    <var>0U</var>,	<i>// G_FRINT</i></td></tr>
<tr><th id="1458">1458</th><td>    <var>0U</var>,	<i>// G_FNEARBYINT</i></td></tr>
<tr><th id="1459">1459</th><td>    <var>0U</var>,	<i>// G_ADDRSPACE_CAST</i></td></tr>
<tr><th id="1460">1460</th><td>    <var>0U</var>,	<i>// G_BLOCK_ADDR</i></td></tr>
<tr><th id="1461">1461</th><td>    <var>0U</var>,	<i>// G_JUMP_TABLE</i></td></tr>
<tr><th id="1462">1462</th><td>    <var>0U</var>,	<i>// G_DYN_STACKALLOC</i></td></tr>
<tr><th id="1463">1463</th><td>    <var>0U</var>,	<i>// G_STRICT_FADD</i></td></tr>
<tr><th id="1464">1464</th><td>    <var>0U</var>,	<i>// G_STRICT_FSUB</i></td></tr>
<tr><th id="1465">1465</th><td>    <var>0U</var>,	<i>// G_STRICT_FMUL</i></td></tr>
<tr><th id="1466">1466</th><td>    <var>0U</var>,	<i>// G_STRICT_FDIV</i></td></tr>
<tr><th id="1467">1467</th><td>    <var>0U</var>,	<i>// G_STRICT_FREM</i></td></tr>
<tr><th id="1468">1468</th><td>    <var>0U</var>,	<i>// G_STRICT_FMA</i></td></tr>
<tr><th id="1469">1469</th><td>    <var>0U</var>,	<i>// G_STRICT_FSQRT</i></td></tr>
<tr><th id="1470">1470</th><td>    <var>0U</var>,	<i>// G_READ_REGISTER</i></td></tr>
<tr><th id="1471">1471</th><td>    <var>0U</var>,	<i>// G_WRITE_REGISTER</i></td></tr>
<tr><th id="1472">1472</th><td>    <var>0U</var>,	<i>// G_MEMCPY</i></td></tr>
<tr><th id="1473">1473</th><td>    <var>0U</var>,	<i>// G_MEMMOVE</i></td></tr>
<tr><th id="1474">1474</th><td>    <var>0U</var>,	<i>// G_MEMSET</i></td></tr>
<tr><th id="1475">1475</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SEQ_FADD</i></td></tr>
<tr><th id="1476">1476</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SEQ_FMUL</i></td></tr>
<tr><th id="1477">1477</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FADD</i></td></tr>
<tr><th id="1478">1478</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMUL</i></td></tr>
<tr><th id="1479">1479</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMAX</i></td></tr>
<tr><th id="1480">1480</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMIN</i></td></tr>
<tr><th id="1481">1481</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_ADD</i></td></tr>
<tr><th id="1482">1482</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_MUL</i></td></tr>
<tr><th id="1483">1483</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_AND</i></td></tr>
<tr><th id="1484">1484</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_OR</i></td></tr>
<tr><th id="1485">1485</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_XOR</i></td></tr>
<tr><th id="1486">1486</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SMAX</i></td></tr>
<tr><th id="1487">1487</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SMIN</i></td></tr>
<tr><th id="1488">1488</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_UMAX</i></td></tr>
<tr><th id="1489">1489</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_UMIN</i></td></tr>
<tr><th id="1490">1490</th><td>    <var>23974U</var>,	<i>// ABSMacro</i></td></tr>
<tr><th id="1491">1491</th><td>    <var>0U</var>,	<i>// ADJCALLSTACKDOWN</i></td></tr>
<tr><th id="1492">1492</th><td>    <var>0U</var>,	<i>// ADJCALLSTACKUP</i></td></tr>
<tr><th id="1493">1493</th><td>    <var>0U</var>,	<i>// AND_V_D_PSEUDO</i></td></tr>
<tr><th id="1494">1494</th><td>    <var>0U</var>,	<i>// AND_V_H_PSEUDO</i></td></tr>
<tr><th id="1495">1495</th><td>    <var>0U</var>,	<i>// AND_V_W_PSEUDO</i></td></tr>
<tr><th id="1496">1496</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I16</i></td></tr>
<tr><th id="1497">1497</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I16_POSTRA</i></td></tr>
<tr><th id="1498">1498</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I32</i></td></tr>
<tr><th id="1499">1499</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I32_POSTRA</i></td></tr>
<tr><th id="1500">1500</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I64</i></td></tr>
<tr><th id="1501">1501</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I64_POSTRA</i></td></tr>
<tr><th id="1502">1502</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I8</i></td></tr>
<tr><th id="1503">1503</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I8_POSTRA</i></td></tr>
<tr><th id="1504">1504</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I16</i></td></tr>
<tr><th id="1505">1505</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I16_POSTRA</i></td></tr>
<tr><th id="1506">1506</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I32</i></td></tr>
<tr><th id="1507">1507</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I32_POSTRA</i></td></tr>
<tr><th id="1508">1508</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I64</i></td></tr>
<tr><th id="1509">1509</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I64_POSTRA</i></td></tr>
<tr><th id="1510">1510</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I8</i></td></tr>
<tr><th id="1511">1511</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I8_POSTRA</i></td></tr>
<tr><th id="1512">1512</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I16</i></td></tr>
<tr><th id="1513">1513</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I16_POSTRA</i></td></tr>
<tr><th id="1514">1514</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I32</i></td></tr>
<tr><th id="1515">1515</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I32_POSTRA</i></td></tr>
<tr><th id="1516">1516</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I64</i></td></tr>
<tr><th id="1517">1517</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I64_POSTRA</i></td></tr>
<tr><th id="1518">1518</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I8</i></td></tr>
<tr><th id="1519">1519</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I8_POSTRA</i></td></tr>
<tr><th id="1520">1520</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I16</i></td></tr>
<tr><th id="1521">1521</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I16_POSTRA</i></td></tr>
<tr><th id="1522">1522</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I32</i></td></tr>
<tr><th id="1523">1523</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I32_POSTRA</i></td></tr>
<tr><th id="1524">1524</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I64</i></td></tr>
<tr><th id="1525">1525</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I64_POSTRA</i></td></tr>
<tr><th id="1526">1526</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I8</i></td></tr>
<tr><th id="1527">1527</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I8_POSTRA</i></td></tr>
<tr><th id="1528">1528</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I16</i></td></tr>
<tr><th id="1529">1529</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I16_POSTRA</i></td></tr>
<tr><th id="1530">1530</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I32</i></td></tr>
<tr><th id="1531">1531</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I32_POSTRA</i></td></tr>
<tr><th id="1532">1532</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I64</i></td></tr>
<tr><th id="1533">1533</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I64_POSTRA</i></td></tr>
<tr><th id="1534">1534</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I8</i></td></tr>
<tr><th id="1535">1535</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I8_POSTRA</i></td></tr>
<tr><th id="1536">1536</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I16</i></td></tr>
<tr><th id="1537">1537</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I16_POSTRA</i></td></tr>
<tr><th id="1538">1538</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I32</i></td></tr>
<tr><th id="1539">1539</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I32_POSTRA</i></td></tr>
<tr><th id="1540">1540</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I64</i></td></tr>
<tr><th id="1541">1541</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I64_POSTRA</i></td></tr>
<tr><th id="1542">1542</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I8</i></td></tr>
<tr><th id="1543">1543</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I8_POSTRA</i></td></tr>
<tr><th id="1544">1544</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I16</i></td></tr>
<tr><th id="1545">1545</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I16_POSTRA</i></td></tr>
<tr><th id="1546">1546</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I32</i></td></tr>
<tr><th id="1547">1547</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I32_POSTRA</i></td></tr>
<tr><th id="1548">1548</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I64</i></td></tr>
<tr><th id="1549">1549</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I64_POSTRA</i></td></tr>
<tr><th id="1550">1550</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I8</i></td></tr>
<tr><th id="1551">1551</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I8_POSTRA</i></td></tr>
<tr><th id="1552">1552</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I16</i></td></tr>
<tr><th id="1553">1553</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I16_POSTRA</i></td></tr>
<tr><th id="1554">1554</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I32</i></td></tr>
<tr><th id="1555">1555</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I32_POSTRA</i></td></tr>
<tr><th id="1556">1556</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I64</i></td></tr>
<tr><th id="1557">1557</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I64_POSTRA</i></td></tr>
<tr><th id="1558">1558</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I8</i></td></tr>
<tr><th id="1559">1559</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I8_POSTRA</i></td></tr>
<tr><th id="1560">1560</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I16</i></td></tr>
<tr><th id="1561">1561</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I16_POSTRA</i></td></tr>
<tr><th id="1562">1562</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I32</i></td></tr>
<tr><th id="1563">1563</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I32_POSTRA</i></td></tr>
<tr><th id="1564">1564</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I64</i></td></tr>
<tr><th id="1565">1565</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I64_POSTRA</i></td></tr>
<tr><th id="1566">1566</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I8</i></td></tr>
<tr><th id="1567">1567</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I8_POSTRA</i></td></tr>
<tr><th id="1568">1568</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I16</i></td></tr>
<tr><th id="1569">1569</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I16_POSTRA</i></td></tr>
<tr><th id="1570">1570</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I32</i></td></tr>
<tr><th id="1571">1571</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I32_POSTRA</i></td></tr>
<tr><th id="1572">1572</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I64</i></td></tr>
<tr><th id="1573">1573</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I64_POSTRA</i></td></tr>
<tr><th id="1574">1574</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I8</i></td></tr>
<tr><th id="1575">1575</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I8_POSTRA</i></td></tr>
<tr><th id="1576">1576</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I16</i></td></tr>
<tr><th id="1577">1577</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I16_POSTRA</i></td></tr>
<tr><th id="1578">1578</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I32</i></td></tr>
<tr><th id="1579">1579</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I32_POSTRA</i></td></tr>
<tr><th id="1580">1580</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I64</i></td></tr>
<tr><th id="1581">1581</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I64_POSTRA</i></td></tr>
<tr><th id="1582">1582</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I8</i></td></tr>
<tr><th id="1583">1583</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I8_POSTRA</i></td></tr>
<tr><th id="1584">1584</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I16</i></td></tr>
<tr><th id="1585">1585</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I16_POSTRA</i></td></tr>
<tr><th id="1586">1586</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I32</i></td></tr>
<tr><th id="1587">1587</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I32_POSTRA</i></td></tr>
<tr><th id="1588">1588</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I64</i></td></tr>
<tr><th id="1589">1589</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I64_POSTRA</i></td></tr>
<tr><th id="1590">1590</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I8</i></td></tr>
<tr><th id="1591">1591</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I8_POSTRA</i></td></tr>
<tr><th id="1592">1592</th><td>    <var>0U</var>,	<i>// B</i></td></tr>
<tr><th id="1593">1593</th><td>    <var>0U</var>,	<i>// BAL_BR</i></td></tr>
<tr><th id="1594">1594</th><td>    <var>0U</var>,	<i>// BAL_BR_MM</i></td></tr>
<tr><th id="1595">1595</th><td>    <var>268458213U</var>,	<i>// BEQLImmMacro</i></td></tr>
<tr><th id="1596">1596</th><td>    <var>268456065U</var>,	<i>// BGE</i></td></tr>
<tr><th id="1597">1597</th><td>    <var>268456065U</var>,	<i>// BGEImmMacro</i></td></tr>
<tr><th id="1598">1598</th><td>    <var>268458074U</var>,	<i>// BGEL</i></td></tr>
<tr><th id="1599">1599</th><td>    <var>268458074U</var>,	<i>// BGELImmMacro</i></td></tr>
<tr><th id="1600">1600</th><td>    <var>268459700U</var>,	<i>// BGEU</i></td></tr>
<tr><th id="1601">1601</th><td>    <var>268459700U</var>,	<i>// BGEUImmMacro</i></td></tr>
<tr><th id="1602">1602</th><td>    <var>268458244U</var>,	<i>// BGEUL</i></td></tr>
<tr><th id="1603">1603</th><td>    <var>268458244U</var>,	<i>// BGEULImmMacro</i></td></tr>
<tr><th id="1604">1604</th><td>    <var>268459581U</var>,	<i>// BGT</i></td></tr>
<tr><th id="1605">1605</th><td>    <var>268459581U</var>,	<i>// BGTImmMacro</i></td></tr>
<tr><th id="1606">1606</th><td>    <var>268458232U</var>,	<i>// BGTL</i></td></tr>
<tr><th id="1607">1607</th><td>    <var>268458232U</var>,	<i>// BGTLImmMacro</i></td></tr>
<tr><th id="1608">1608</th><td>    <var>268459826U</var>,	<i>// BGTU</i></td></tr>
<tr><th id="1609">1609</th><td>    <var>268459826U</var>,	<i>// BGTUImmMacro</i></td></tr>
<tr><th id="1610">1610</th><td>    <var>268458264U</var>,	<i>// BGTUL</i></td></tr>
<tr><th id="1611">1611</th><td>    <var>268458264U</var>,	<i>// BGTULImmMacro</i></td></tr>
<tr><th id="1612">1612</th><td>    <var>268456105U</var>,	<i>// BLE</i></td></tr>
<tr><th id="1613">1613</th><td>    <var>268456105U</var>,	<i>// BLEImmMacro</i></td></tr>
<tr><th id="1614">1614</th><td>    <var>268458080U</var>,	<i>// BLEL</i></td></tr>
<tr><th id="1615">1615</th><td>    <var>268458080U</var>,	<i>// BLELImmMacro</i></td></tr>
<tr><th id="1616">1616</th><td>    <var>268459718U</var>,	<i>// BLEU</i></td></tr>
<tr><th id="1617">1617</th><td>    <var>268459718U</var>,	<i>// BLEUImmMacro</i></td></tr>
<tr><th id="1618">1618</th><td>    <var>268458251U</var>,	<i>// BLEUL</i></td></tr>
<tr><th id="1619">1619</th><td>    <var>268458251U</var>,	<i>// BLEULImmMacro</i></td></tr>
<tr><th id="1620">1620</th><td>    <var>268459597U</var>,	<i>// BLT</i></td></tr>
<tr><th id="1621">1621</th><td>    <var>268459597U</var>,	<i>// BLTImmMacro</i></td></tr>
<tr><th id="1622">1622</th><td>    <var>268458238U</var>,	<i>// BLTL</i></td></tr>
<tr><th id="1623">1623</th><td>    <var>268458238U</var>,	<i>// BLTLImmMacro</i></td></tr>
<tr><th id="1624">1624</th><td>    <var>268459838U</var>,	<i>// BLTU</i></td></tr>
<tr><th id="1625">1625</th><td>    <var>268459838U</var>,	<i>// BLTUImmMacro</i></td></tr>
<tr><th id="1626">1626</th><td>    <var>268458271U</var>,	<i>// BLTUL</i></td></tr>
<tr><th id="1627">1627</th><td>    <var>268458271U</var>,	<i>// BLTULImmMacro</i></td></tr>
<tr><th id="1628">1628</th><td>    <var>268458086U</var>,	<i>// BNELImmMacro</i></td></tr>
<tr><th id="1629">1629</th><td>    <var>0U</var>,	<i>// BPOSGE32_PSEUDO</i></td></tr>
<tr><th id="1630">1630</th><td>    <var>0U</var>,	<i>// BSEL_D_PSEUDO</i></td></tr>
<tr><th id="1631">1631</th><td>    <var>0U</var>,	<i>// BSEL_FD_PSEUDO</i></td></tr>
<tr><th id="1632">1632</th><td>    <var>0U</var>,	<i>// BSEL_FW_PSEUDO</i></td></tr>
<tr><th id="1633">1633</th><td>    <var>0U</var>,	<i>// BSEL_H_PSEUDO</i></td></tr>
<tr><th id="1634">1634</th><td>    <var>0U</var>,	<i>// BSEL_W_PSEUDO</i></td></tr>
<tr><th id="1635">1635</th><td>    <var>0U</var>,	<i>// B_MM</i></td></tr>
<tr><th id="1636">1636</th><td>    <var>295663U</var>,	<i>// B_MMR6_Pseudo</i></td></tr>
<tr><th id="1637">1637</th><td>    <var>295663U</var>,	<i>// B_MM_Pseudo</i></td></tr>
<tr><th id="1638">1638</th><td>    <var>268458564U</var>,	<i>// BeqImm</i></td></tr>
<tr><th id="1639">1639</th><td>    <var>268456132U</var>,	<i>// BneImm</i></td></tr>
<tr><th id="1640">1640</th><td>    <var>536893896U</var>,	<i>// BteqzT8CmpX16</i></td></tr>
<tr><th id="1641">1641</th><td>    <var>536893329U</var>,	<i>// BteqzT8CmpiX16</i></td></tr>
<tr><th id="1642">1642</th><td>    <var>536895058U</var>,	<i>// BteqzT8SltX16</i></td></tr>
<tr><th id="1643">1643</th><td>    <var>536893359U</var>,	<i>// BteqzT8SltiX16</i></td></tr>
<tr><th id="1644">1644</th><td>    <var>536895214U</var>,	<i>// BteqzT8SltiuX16</i></td></tr>
<tr><th id="1645">1645</th><td>    <var>536895300U</var>,	<i>// BteqzT8SltuX16</i></td></tr>
<tr><th id="1646">1646</th><td>    <var>805329352U</var>,	<i>// BtnezT8CmpX16</i></td></tr>
<tr><th id="1647">1647</th><td>    <var>805328785U</var>,	<i>// BtnezT8CmpiX16</i></td></tr>
<tr><th id="1648">1648</th><td>    <var>805330514U</var>,	<i>// BtnezT8SltX16</i></td></tr>
<tr><th id="1649">1649</th><td>    <var>805328815U</var>,	<i>// BtnezT8SltiX16</i></td></tr>
<tr><th id="1650">1650</th><td>    <var>805330670U</var>,	<i>// BtnezT8SltiuX16</i></td></tr>
<tr><th id="1651">1651</th><td>    <var>805330756U</var>,	<i>// BtnezT8SltuX16</i></td></tr>
<tr><th id="1652">1652</th><td>    <var>0U</var>,	<i>// BuildPairF64</i></td></tr>
<tr><th id="1653">1653</th><td>    <var>0U</var>,	<i>// BuildPairF64_64</i></td></tr>
<tr><th id="1654">1654</th><td>    <var>26462U</var>,	<i>// CFTC1</i></td></tr>
<tr><th id="1655">1655</th><td>    <var>10569U</var>,	<i>// CONSTPOOL_ENTRY</i></td></tr>
<tr><th id="1656">1656</th><td>    <var>0U</var>,	<i>// COPY_FD_PSEUDO</i></td></tr>
<tr><th id="1657">1657</th><td>    <var>0U</var>,	<i>// COPY_FW_PSEUDO</i></td></tr>
<tr><th id="1658">1658</th><td>    <var>8972140U</var>,	<i>// CTTC1</i></td></tr>
<tr><th id="1659">1659</th><td>    <var>288644U</var>,	<i>// Constant32</i></td></tr>
<tr><th id="1660">1660</th><td>    <var>268458258U</var>,	<i>// DMULImmMacro</i></td></tr>
<tr><th id="1661">1661</th><td>    <var>268458258U</var>,	<i>// DMULMacro</i></td></tr>
<tr><th id="1662">1662</th><td>    <var>268458393U</var>,	<i>// DMULOMacro</i></td></tr>
<tr><th id="1663">1663</th><td>    <var>268459801U</var>,	<i>// DMULOUMacro</i></td></tr>
<tr><th id="1664">1664</th><td>    <var>268458197U</var>,	<i>// DROL</i></td></tr>
<tr><th id="1665">1665</th><td>    <var>268458197U</var>,	<i>// DROLImm</i></td></tr>
<tr><th id="1666">1666</th><td>    <var>268458731U</var>,	<i>// DROR</i></td></tr>
<tr><th id="1667">1667</th><td>    <var>268458731U</var>,	<i>// DRORImm</i></td></tr>
<tr><th id="1668">1668</th><td>    <var>268459963U</var>,	<i>// DSDivIMacro</i></td></tr>
<tr><th id="1669">1669</th><td>    <var>268459963U</var>,	<i>// DSDivMacro</i></td></tr>
<tr><th id="1670">1670</th><td>    <var>268458316U</var>,	<i>// DSRemIMacro</i></td></tr>
<tr><th id="1671">1671</th><td>    <var>268458316U</var>,	<i>// DSRemMacro</i></td></tr>
<tr><th id="1672">1672</th><td>    <var>268459871U</var>,	<i>// DUDivIMacro</i></td></tr>
<tr><th id="1673">1673</th><td>    <var>268459871U</var>,	<i>// DUDivMacro</i></td></tr>
<tr><th id="1674">1674</th><td>    <var>268459794U</var>,	<i>// DURemIMacro</i></td></tr>
<tr><th id="1675">1675</th><td>    <var>268459794U</var>,	<i>// DURemMacro</i></td></tr>
<tr><th id="1676">1676</th><td>    <var>0U</var>,	<i>// ERet</i></td></tr>
<tr><th id="1677">1677</th><td>    <var>0U</var>,	<i>// ExtractElementF64</i></td></tr>
<tr><th id="1678">1678</th><td>    <var>0U</var>,	<i>// ExtractElementF64_64</i></td></tr>
<tr><th id="1679">1679</th><td>    <var>0U</var>,	<i>// FABS_D</i></td></tr>
<tr><th id="1680">1680</th><td>    <var>0U</var>,	<i>// FABS_W</i></td></tr>
<tr><th id="1681">1681</th><td>    <var>0U</var>,	<i>// FEXP2_D_1_PSEUDO</i></td></tr>
<tr><th id="1682">1682</th><td>    <var>0U</var>,	<i>// FEXP2_W_1_PSEUDO</i></td></tr>
<tr><th id="1683">1683</th><td>    <var>0U</var>,	<i>// FILL_FD_PSEUDO</i></td></tr>
<tr><th id="1684">1684</th><td>    <var>0U</var>,	<i>// FILL_FW_PSEUDO</i></td></tr>
<tr><th id="1685">1685</th><td>    <var>1090541448U</var>,	<i>// GotPrologue16</i></td></tr>
<tr><th id="1686">1686</th><td>    <var>0U</var>,	<i>// INSERT_B_VIDX64_PSEUDO</i></td></tr>
<tr><th id="1687">1687</th><td>    <var>0U</var>,	<i>// INSERT_B_VIDX_PSEUDO</i></td></tr>
<tr><th id="1688">1688</th><td>    <var>0U</var>,	<i>// INSERT_D_VIDX64_PSEUDO</i></td></tr>
<tr><th id="1689">1689</th><td>    <var>0U</var>,	<i>// INSERT_D_VIDX_PSEUDO</i></td></tr>
<tr><th id="1690">1690</th><td>    <var>0U</var>,	<i>// INSERT_FD_PSEUDO</i></td></tr>
<tr><th id="1691">1691</th><td>    <var>0U</var>,	<i>// INSERT_FD_VIDX64_PSEUDO</i></td></tr>
<tr><th id="1692">1692</th><td>    <var>0U</var>,	<i>// INSERT_FD_VIDX_PSEUDO</i></td></tr>
<tr><th id="1693">1693</th><td>    <var>0U</var>,	<i>// INSERT_FW_PSEUDO</i></td></tr>
<tr><th id="1694">1694</th><td>    <var>0U</var>,	<i>// INSERT_FW_VIDX64_PSEUDO</i></td></tr>
<tr><th id="1695">1695</th><td>    <var>0U</var>,	<i>// INSERT_FW_VIDX_PSEUDO</i></td></tr>
<tr><th id="1696">1696</th><td>    <var>0U</var>,	<i>// INSERT_H_VIDX64_PSEUDO</i></td></tr>
<tr><th id="1697">1697</th><td>    <var>0U</var>,	<i>// INSERT_H_VIDX_PSEUDO</i></td></tr>
<tr><th id="1698">1698</th><td>    <var>0U</var>,	<i>// INSERT_W_VIDX64_PSEUDO</i></td></tr>
<tr><th id="1699">1699</th><td>    <var>0U</var>,	<i>// INSERT_W_VIDX_PSEUDO</i></td></tr>
<tr><th id="1700">1700</th><td>    <var>0U</var>,	<i>// JALR64Pseudo</i></td></tr>
<tr><th id="1701">1701</th><td>    <var>0U</var>,	<i>// JALRHB64Pseudo</i></td></tr>
<tr><th id="1702">1702</th><td>    <var>0U</var>,	<i>// JALRHBPseudo</i></td></tr>
<tr><th id="1703">1703</th><td>    <var>0U</var>,	<i>// JALRPseudo</i></td></tr>
<tr><th id="1704">1704</th><td>    <var>0U</var>,	<i>// JAL_MMR6</i></td></tr>
<tr><th id="1705">1705</th><td>    <var>284660U</var>,	<i>// JalOneReg</i></td></tr>
<tr><th id="1706">1706</th><td>    <var>22516U</var>,	<i>// JalTwoReg</i></td></tr>
<tr><th id="1707">1707</th><td>    <var>25192320U</var>,	<i>// LDMacro</i></td></tr>
<tr><th id="1708">1708</th><td>    <var>0U</var>,	<i>// LDR_D</i></td></tr>
<tr><th id="1709">1709</th><td>    <var>0U</var>,	<i>// LDR_W</i></td></tr>
<tr><th id="1710">1710</th><td>    <var>0U</var>,	<i>// LD_F16</i></td></tr>
<tr><th id="1711">1711</th><td>    <var>25182214U</var>,	<i>// LOAD_ACC128</i></td></tr>
<tr><th id="1712">1712</th><td>    <var>25182214U</var>,	<i>// LOAD_ACC64</i></td></tr>
<tr><th id="1713">1713</th><td>    <var>25182214U</var>,	<i>// LOAD_ACC64DSP</i></td></tr>
<tr><th id="1714">1714</th><td>    <var>25188830U</var>,	<i>// LOAD_CCOND_DSP</i></td></tr>
<tr><th id="1715">1715</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_ADDiu</i></td></tr>
<tr><th id="1716">1716</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_ADDiu2Op</i></td></tr>
<tr><th id="1717">1717</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_DADDiu</i></td></tr>
<tr><th id="1718">1718</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_DADDiu2Op</i></td></tr>
<tr><th id="1719">1719</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_LUi</i></td></tr>
<tr><th id="1720">1720</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_LUi2Op</i></td></tr>
<tr><th id="1721">1721</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_LUi2Op_64</i></td></tr>
<tr><th id="1722">1722</th><td>    <var>72032U</var>,	<i>// LWM_MM</i></td></tr>
<tr><th id="1723">1723</th><td>    <var>17042U</var>,	<i>// LoadAddrImm32</i></td></tr>
<tr><th id="1724">1724</th><td>    <var>17063U</var>,	<i>// LoadAddrImm64</i></td></tr>
<tr><th id="1725">1725</th><td>    <var>25182866U</var>,	<i>// LoadAddrReg32</i></td></tr>
<tr><th id="1726">1726</th><td>    <var>25182887U</var>,	<i>// LoadAddrReg64</i></td></tr>
<tr><th id="1727">1727</th><td>    <var>22408U</var>,	<i>// LoadImm32</i></td></tr>
<tr><th id="1728">1728</th><td>    <var>22412U</var>,	<i>// LoadImm64</i></td></tr>
<tr><th id="1729">1729</th><td>    <var>19107U</var>,	<i>// LoadImmDoubleFGR</i></td></tr>
<tr><th id="1730">1730</th><td>    <var>19107U</var>,	<i>// LoadImmDoubleFGR_32</i></td></tr>
<tr><th id="1731">1731</th><td>    <var>19107U</var>,	<i>// LoadImmDoubleGPR</i></td></tr>
<tr><th id="1732">1732</th><td>    <var>23539U</var>,	<i>// LoadImmSingleFGR</i></td></tr>
<tr><th id="1733">1733</th><td>    <var>23539U</var>,	<i>// LoadImmSingleGPR</i></td></tr>
<tr><th id="1734">1734</th><td>    <var>812686U</var>,	<i>// LwConstant32</i></td></tr>
<tr><th id="1735">1735</th><td>    <var>26588U</var>,	<i>// MFTACX</i></td></tr>
<tr><th id="1736">1736</th><td>    <var>268461888U</var>,	<i>// MFTC0</i></td></tr>
<tr><th id="1737">1737</th><td>    <var>26469U</var>,	<i>// MFTC1</i></td></tr>
<tr><th id="1738">1738</th><td>    <var>288689U</var>,	<i>// MFTDSP</i></td></tr>
<tr><th id="1739">1739</th><td>    <var>26566U</var>,	<i>// MFTGPR</i></td></tr>
<tr><th id="1740">1740</th><td>    <var>26446U</var>,	<i>// MFTHC1</i></td></tr>
<tr><th id="1741">1741</th><td>    <var>26517U</var>,	<i>// MFTHI</i></td></tr>
<tr><th id="1742">1742</th><td>    <var>26531U</var>,	<i>// MFTLO</i></td></tr>
<tr><th id="1743">1743</th><td>    <var>0U</var>,	<i>// MIPSeh_return32</i></td></tr>
<tr><th id="1744">1744</th><td>    <var>0U</var>,	<i>// MIPSeh_return64</i></td></tr>
<tr><th id="1745">1745</th><td>    <var>0U</var>,	<i>// MSA_FP_EXTEND_D_PSEUDO</i></td></tr>
<tr><th id="1746">1746</th><td>    <var>0U</var>,	<i>// MSA_FP_EXTEND_W_PSEUDO</i></td></tr>
<tr><th id="1747">1747</th><td>    <var>0U</var>,	<i>// MSA_FP_ROUND_D_PSEUDO</i></td></tr>
<tr><th id="1748">1748</th><td>    <var>0U</var>,	<i>// MSA_FP_ROUND_W_PSEUDO</i></td></tr>
<tr><th id="1749">1749</th><td>    <var>8972260U</var>,	<i>// MTTACX</i></td></tr>
<tr><th id="1750">1750</th><td>    <var>1376315207U</var>,	<i>// MTTC0</i></td></tr>
<tr><th id="1751">1751</th><td>    <var>8972147U</var>,	<i>// MTTC1</i></td></tr>
<tr><th id="1752">1752</th><td>    <var>288697U</var>,	<i>// MTTDSP</i></td></tr>
<tr><th id="1753">1753</th><td>    <var>8972238U</var>,	<i>// MTTGPR</i></td></tr>
<tr><th id="1754">1754</th><td>    <var>8972118U</var>,	<i>// MTTHC1</i></td></tr>
<tr><th id="1755">1755</th><td>    <var>8972188U</var>,	<i>// MTTHI</i></td></tr>
<tr><th id="1756">1756</th><td>    <var>8972202U</var>,	<i>// MTTLO</i></td></tr>
<tr><th id="1757">1757</th><td>    <var>268458259U</var>,	<i>// MULImmMacro</i></td></tr>
<tr><th id="1758">1758</th><td>    <var>268458394U</var>,	<i>// MULOMacro</i></td></tr>
<tr><th id="1759">1759</th><td>    <var>268459802U</var>,	<i>// MULOUMacro</i></td></tr>
<tr><th id="1760">1760</th><td>    <var>24157U</var>,	<i>// MultRxRy16</i></td></tr>
<tr><th id="1761">1761</th><td>    <var>43048541U</var>,	<i>// MultRxRyRz16</i></td></tr>
<tr><th id="1762">1762</th><td>    <var>24401U</var>,	<i>// MultuRxRy16</i></td></tr>
<tr><th id="1763">1763</th><td>    <var>43048785U</var>,	<i>// MultuRxRyRz16</i></td></tr>
<tr><th id="1764">1764</th><td>    <var>0U</var>,	<i>// NOP</i></td></tr>
<tr><th id="1765">1765</th><td>    <var>268458726U</var>,	<i>// NORImm</i></td></tr>
<tr><th id="1766">1766</th><td>    <var>268458726U</var>,	<i>// NORImm64</i></td></tr>
<tr><th id="1767">1767</th><td>    <var>0U</var>,	<i>// NOR_V_D_PSEUDO</i></td></tr>
<tr><th id="1768">1768</th><td>    <var>0U</var>,	<i>// NOR_V_H_PSEUDO</i></td></tr>
<tr><th id="1769">1769</th><td>    <var>0U</var>,	<i>// NOR_V_W_PSEUDO</i></td></tr>
<tr><th id="1770">1770</th><td>    <var>0U</var>,	<i>// OR_V_D_PSEUDO</i></td></tr>
<tr><th id="1771">1771</th><td>    <var>0U</var>,	<i>// OR_V_H_PSEUDO</i></td></tr>
<tr><th id="1772">1772</th><td>    <var>0U</var>,	<i>// OR_V_W_PSEUDO</i></td></tr>
<tr><th id="1773">1773</th><td>    <var>0U</var>,	<i>// PseudoCMPU_EQ_QB</i></td></tr>
<tr><th id="1774">1774</th><td>    <var>0U</var>,	<i>// PseudoCMPU_LE_QB</i></td></tr>
<tr><th id="1775">1775</th><td>    <var>0U</var>,	<i>// PseudoCMPU_LT_QB</i></td></tr>
<tr><th id="1776">1776</th><td>    <var>0U</var>,	<i>// PseudoCMP_EQ_PH</i></td></tr>
<tr><th id="1777">1777</th><td>    <var>0U</var>,	<i>// PseudoCMP_LE_PH</i></td></tr>
<tr><th id="1778">1778</th><td>    <var>0U</var>,	<i>// PseudoCMP_LT_PH</i></td></tr>
<tr><th id="1779">1779</th><td>    <var>16390U</var>,	<i>// PseudoCVT_D32_W</i></td></tr>
<tr><th id="1780">1780</th><td>    <var>16390U</var>,	<i>// PseudoCVT_D64_L</i></td></tr>
<tr><th id="1781">1781</th><td>    <var>16390U</var>,	<i>// PseudoCVT_D64_W</i></td></tr>
<tr><th id="1782">1782</th><td>    <var>16390U</var>,	<i>// PseudoCVT_S_L</i></td></tr>
<tr><th id="1783">1783</th><td>    <var>16390U</var>,	<i>// PseudoCVT_S_W</i></td></tr>
<tr><th id="1784">1784</th><td>    <var>0U</var>,	<i>// PseudoDMULT</i></td></tr>
<tr><th id="1785">1785</th><td>    <var>0U</var>,	<i>// PseudoDMULTu</i></td></tr>
<tr><th id="1786">1786</th><td>    <var>0U</var>,	<i>// PseudoDSDIV</i></td></tr>
<tr><th id="1787">1787</th><td>    <var>0U</var>,	<i>// PseudoDUDIV</i></td></tr>
<tr><th id="1788">1788</th><td>    <var>0U</var>,	<i>// PseudoD_SELECT_I</i></td></tr>
<tr><th id="1789">1789</th><td>    <var>0U</var>,	<i>// PseudoD_SELECT_I64</i></td></tr>
<tr><th id="1790">1790</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch</i></td></tr>
<tr><th id="1791">1791</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch64</i></td></tr>
<tr><th id="1792">1792</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch64R6</i></td></tr>
<tr><th id="1793">1793</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranchR6</i></td></tr>
<tr><th id="1794">1794</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch_MM</i></td></tr>
<tr><th id="1795">1795</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch_MMR6</i></td></tr>
<tr><th id="1796">1796</th><td>    <var>0U</var>,	<i>// PseudoIndirectHazardBranch</i></td></tr>
<tr><th id="1797">1797</th><td>    <var>0U</var>,	<i>// PseudoIndirectHazardBranch64</i></td></tr>
<tr><th id="1798">1798</th><td>    <var>0U</var>,	<i>// PseudoIndrectHazardBranch64R6</i></td></tr>
<tr><th id="1799">1799</th><td>    <var>0U</var>,	<i>// PseudoIndrectHazardBranchR6</i></td></tr>
<tr><th id="1800">1800</th><td>    <var>0U</var>,	<i>// PseudoMADD</i></td></tr>
<tr><th id="1801">1801</th><td>    <var>0U</var>,	<i>// PseudoMADDU</i></td></tr>
<tr><th id="1802">1802</th><td>    <var>0U</var>,	<i>// PseudoMADDU_MM</i></td></tr>
<tr><th id="1803">1803</th><td>    <var>0U</var>,	<i>// PseudoMADD_MM</i></td></tr>
<tr><th id="1804">1804</th><td>    <var>0U</var>,	<i>// PseudoMFHI</i></td></tr>
<tr><th id="1805">1805</th><td>    <var>0U</var>,	<i>// PseudoMFHI64</i></td></tr>
<tr><th id="1806">1806</th><td>    <var>0U</var>,	<i>// PseudoMFHI_MM</i></td></tr>
<tr><th id="1807">1807</th><td>    <var>0U</var>,	<i>// PseudoMFLO</i></td></tr>
<tr><th id="1808">1808</th><td>    <var>0U</var>,	<i>// PseudoMFLO64</i></td></tr>
<tr><th id="1809">1809</th><td>    <var>0U</var>,	<i>// PseudoMFLO_MM</i></td></tr>
<tr><th id="1810">1810</th><td>    <var>0U</var>,	<i>// PseudoMSUB</i></td></tr>
<tr><th id="1811">1811</th><td>    <var>0U</var>,	<i>// PseudoMSUBU</i></td></tr>
<tr><th id="1812">1812</th><td>    <var>0U</var>,	<i>// PseudoMSUBU_MM</i></td></tr>
<tr><th id="1813">1813</th><td>    <var>0U</var>,	<i>// PseudoMSUB_MM</i></td></tr>
<tr><th id="1814">1814</th><td>    <var>0U</var>,	<i>// PseudoMTLOHI</i></td></tr>
<tr><th id="1815">1815</th><td>    <var>0U</var>,	<i>// PseudoMTLOHI64</i></td></tr>
<tr><th id="1816">1816</th><td>    <var>0U</var>,	<i>// PseudoMTLOHI_DSP</i></td></tr>
<tr><th id="1817">1817</th><td>    <var>0U</var>,	<i>// PseudoMTLOHI_MM</i></td></tr>
<tr><th id="1818">1818</th><td>    <var>0U</var>,	<i>// PseudoMULT</i></td></tr>
<tr><th id="1819">1819</th><td>    <var>0U</var>,	<i>// PseudoMULT_MM</i></td></tr>
<tr><th id="1820">1820</th><td>    <var>0U</var>,	<i>// PseudoMULTu</i></td></tr>
<tr><th id="1821">1821</th><td>    <var>0U</var>,	<i>// PseudoMULTu_MM</i></td></tr>
<tr><th id="1822">1822</th><td>    <var>0U</var>,	<i>// PseudoPICK_PH</i></td></tr>
<tr><th id="1823">1823</th><td>    <var>0U</var>,	<i>// PseudoPICK_QB</i></td></tr>
<tr><th id="1824">1824</th><td>    <var>0U</var>,	<i>// PseudoReturn</i></td></tr>
<tr><th id="1825">1825</th><td>    <var>0U</var>,	<i>// PseudoReturn64</i></td></tr>
<tr><th id="1826">1826</th><td>    <var>0U</var>,	<i>// PseudoSDIV</i></td></tr>
<tr><th id="1827">1827</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_D32</i></td></tr>
<tr><th id="1828">1828</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_D64</i></td></tr>
<tr><th id="1829">1829</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_I</i></td></tr>
<tr><th id="1830">1830</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_I64</i></td></tr>
<tr><th id="1831">1831</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_S</i></td></tr>
<tr><th id="1832">1832</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_D32</i></td></tr>
<tr><th id="1833">1833</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_D64</i></td></tr>
<tr><th id="1834">1834</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_I</i></td></tr>
<tr><th id="1835">1835</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_I64</i></td></tr>
<tr><th id="1836">1836</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_S</i></td></tr>
<tr><th id="1837">1837</th><td>    <var>0U</var>,	<i>// PseudoSELECT_D32</i></td></tr>
<tr><th id="1838">1838</th><td>    <var>0U</var>,	<i>// PseudoSELECT_D64</i></td></tr>
<tr><th id="1839">1839</th><td>    <var>0U</var>,	<i>// PseudoSELECT_I</i></td></tr>
<tr><th id="1840">1840</th><td>    <var>0U</var>,	<i>// PseudoSELECT_I64</i></td></tr>
<tr><th id="1841">1841</th><td>    <var>0U</var>,	<i>// PseudoSELECT_S</i></td></tr>
<tr><th id="1842">1842</th><td>    <var>268455844U</var>,	<i>// PseudoTRUNC_W_D</i></td></tr>
<tr><th id="1843">1843</th><td>    <var>268455844U</var>,	<i>// PseudoTRUNC_W_D32</i></td></tr>
<tr><th id="1844">1844</th><td>    <var>268459343U</var>,	<i>// PseudoTRUNC_W_S</i></td></tr>
<tr><th id="1845">1845</th><td>    <var>0U</var>,	<i>// PseudoUDIV</i></td></tr>
<tr><th id="1846">1846</th><td>    <var>268458198U</var>,	<i>// ROL</i></td></tr>
<tr><th id="1847">1847</th><td>    <var>268458198U</var>,	<i>// ROLImm</i></td></tr>
<tr><th id="1848">1848</th><td>    <var>268458732U</var>,	<i>// ROR</i></td></tr>
<tr><th id="1849">1849</th><td>    <var>268458732U</var>,	<i>// RORImm</i></td></tr>
<tr><th id="1850">1850</th><td>    <var>0U</var>,	<i>// RetRA</i></td></tr>
<tr><th id="1851">1851</th><td>    <var>0U</var>,	<i>// RetRA16</i></td></tr>
<tr><th id="1852">1852</th><td>    <var>25185431U</var>,	<i>// SDC1_M1</i></td></tr>
<tr><th id="1853">1853</th><td>    <var>0U</var>,	<i>// SDIV_MM_Pseudo</i></td></tr>
<tr><th id="1854">1854</th><td>    <var>25192332U</var>,	<i>// SDMacro</i></td></tr>
<tr><th id="1855">1855</th><td>    <var>268459964U</var>,	<i>// SDivIMacro</i></td></tr>
<tr><th id="1856">1856</th><td>    <var>268459964U</var>,	<i>// SDivMacro</i></td></tr>
<tr><th id="1857">1857</th><td>    <var>268462017U</var>,	<i>// SEQIMacro</i></td></tr>
<tr><th id="1858">1858</th><td>    <var>268462017U</var>,	<i>// SEQMacro</i></td></tr>
<tr><th id="1859">1859</th><td>    <var>268456070U</var>,	<i>// SGE</i></td></tr>
<tr><th id="1860">1860</th><td>    <var>268456070U</var>,	<i>// SGEImm</i></td></tr>
<tr><th id="1861">1861</th><td>    <var>268456070U</var>,	<i>// SGEImm64</i></td></tr>
<tr><th id="1862">1862</th><td>    <var>268459706U</var>,	<i>// SGEU</i></td></tr>
<tr><th id="1863">1863</th><td>    <var>268459706U</var>,	<i>// SGEUImm</i></td></tr>
<tr><th id="1864">1864</th><td>    <var>268459706U</var>,	<i>// SGEUImm64</i></td></tr>
<tr><th id="1865">1865</th><td>    <var>268459586U</var>,	<i>// SGTImm</i></td></tr>
<tr><th id="1866">1866</th><td>    <var>268459586U</var>,	<i>// SGTImm64</i></td></tr>
<tr><th id="1867">1867</th><td>    <var>268459832U</var>,	<i>// SGTUImm</i></td></tr>
<tr><th id="1868">1868</th><td>    <var>268459832U</var>,	<i>// SGTUImm64</i></td></tr>
<tr><th id="1869">1869</th><td>    <var>268456115U</var>,	<i>// SLE</i></td></tr>
<tr><th id="1870">1870</th><td>    <var>268456115U</var>,	<i>// SLEImm</i></td></tr>
<tr><th id="1871">1871</th><td>    <var>268456115U</var>,	<i>// SLEImm64</i></td></tr>
<tr><th id="1872">1872</th><td>    <var>268459724U</var>,	<i>// SLEU</i></td></tr>
<tr><th id="1873">1873</th><td>    <var>268459724U</var>,	<i>// SLEUImm</i></td></tr>
<tr><th id="1874">1874</th><td>    <var>268459724U</var>,	<i>// SLEUImm64</i></td></tr>
<tr><th id="1875">1875</th><td>    <var>268459602U</var>,	<i>// SLTImm64</i></td></tr>
<tr><th id="1876">1876</th><td>    <var>268459844U</var>,	<i>// SLTUImm64</i></td></tr>
<tr><th id="1877">1877</th><td>    <var>268461968U</var>,	<i>// SNEIMacro</i></td></tr>
<tr><th id="1878">1878</th><td>    <var>268461968U</var>,	<i>// SNEMacro</i></td></tr>
<tr><th id="1879">1879</th><td>    <var>0U</var>,	<i>// SNZ_B_PSEUDO</i></td></tr>
<tr><th id="1880">1880</th><td>    <var>0U</var>,	<i>// SNZ_D_PSEUDO</i></td></tr>
<tr><th id="1881">1881</th><td>    <var>0U</var>,	<i>// SNZ_H_PSEUDO</i></td></tr>
<tr><th id="1882">1882</th><td>    <var>0U</var>,	<i>// SNZ_V_PSEUDO</i></td></tr>
<tr><th id="1883">1883</th><td>    <var>0U</var>,	<i>// SNZ_W_PSEUDO</i></td></tr>
<tr><th id="1884">1884</th><td>    <var>268458317U</var>,	<i>// SRemIMacro</i></td></tr>
<tr><th id="1885">1885</th><td>    <var>268458317U</var>,	<i>// SRemMacro</i></td></tr>
<tr><th id="1886">1886</th><td>    <var>25182214U</var>,	<i>// STORE_ACC128</i></td></tr>
<tr><th id="1887">1887</th><td>    <var>25182214U</var>,	<i>// STORE_ACC64</i></td></tr>
<tr><th id="1888">1888</th><td>    <var>25182214U</var>,	<i>// STORE_ACC64DSP</i></td></tr>
<tr><th id="1889">1889</th><td>    <var>25188846U</var>,	<i>// STORE_CCOND_DSP</i></td></tr>
<tr><th id="1890">1890</th><td>    <var>0U</var>,	<i>// STR_D</i></td></tr>
<tr><th id="1891">1891</th><td>    <var>0U</var>,	<i>// STR_W</i></td></tr>
<tr><th id="1892">1892</th><td>    <var>0U</var>,	<i>// ST_F16</i></td></tr>
<tr><th id="1893">1893</th><td>    <var>72037U</var>,	<i>// SWM_MM</i></td></tr>
<tr><th id="1894">1894</th><td>    <var>0U</var>,	<i>// SZ_B_PSEUDO</i></td></tr>
<tr><th id="1895">1895</th><td>    <var>0U</var>,	<i>// SZ_D_PSEUDO</i></td></tr>
<tr><th id="1896">1896</th><td>    <var>0U</var>,	<i>// SZ_H_PSEUDO</i></td></tr>
<tr><th id="1897">1897</th><td>    <var>0U</var>,	<i>// SZ_V_PSEUDO</i></td></tr>
<tr><th id="1898">1898</th><td>    <var>0U</var>,	<i>// SZ_W_PSEUDO</i></td></tr>
<tr><th id="1899">1899</th><td>    <var>25182849U</var>,	<i>// SaaAddr</i></td></tr>
<tr><th id="1900">1900</th><td>    <var>25186321U</var>,	<i>// SaadAddr</i></td></tr>
<tr><th id="1901">1901</th><td>    <var>1402598U</var>,	<i>// SelBeqZ</i></td></tr>
<tr><th id="1902">1902</th><td>    <var>1402571U</var>,	<i>// SelBneZ</i></td></tr>
<tr><th id="1903">1903</th><td>    <var>1661032904U</var>,	<i>// SelTBteqZCmp</i></td></tr>
<tr><th id="1904">1904</th><td>    <var>1661032337U</var>,	<i>// SelTBteqZCmpi</i></td></tr>
<tr><th id="1905">1905</th><td>    <var>1661034066U</var>,	<i>// SelTBteqZSlt</i></td></tr>
<tr><th id="1906">1906</th><td>    <var>1661032367U</var>,	<i>// SelTBteqZSlti</i></td></tr>
<tr><th id="1907">1907</th><td>    <var>1661034222U</var>,	<i>// SelTBteqZSltiu</i></td></tr>
<tr><th id="1908">1908</th><td>    <var>1661034308U</var>,	<i>// SelTBteqZSltu</i></td></tr>
<tr><th id="1909">1909</th><td>    <var>1929468360U</var>,	<i>// SelTBtneZCmp</i></td></tr>
<tr><th id="1910">1910</th><td>    <var>1929467793U</var>,	<i>// SelTBtneZCmpi</i></td></tr>
<tr><th id="1911">1911</th><td>    <var>1929469522U</var>,	<i>// SelTBtneZSlt</i></td></tr>
<tr><th id="1912">1912</th><td>    <var>1929467823U</var>,	<i>// SelTBtneZSlti</i></td></tr>
<tr><th id="1913">1913</th><td>    <var>1929469678U</var>,	<i>// SelTBtneZSltiu</i></td></tr>
<tr><th id="1914">1914</th><td>    <var>1929469764U</var>,	<i>// SelTBtneZSltu</i></td></tr>
<tr><th id="1915">1915</th><td>    <var>59825746U</var>,	<i>// SltCCRxRy16</i></td></tr>
<tr><th id="1916">1916</th><td>    <var>59824047U</var>,	<i>// SltiCCRxImmX16</i></td></tr>
<tr><th id="1917">1917</th><td>    <var>59825902U</var>,	<i>// SltiuCCRxImmX16</i></td></tr>
<tr><th id="1918">1918</th><td>    <var>59825988U</var>,	<i>// SltuCCRxRy16</i></td></tr>
<tr><th id="1919">1919</th><td>    <var>59825988U</var>,	<i>// SltuRxRyRz16</i></td></tr>
<tr><th id="1920">1920</th><td>    <var>0U</var>,	<i>// TAILCALL</i></td></tr>
<tr><th id="1921">1921</th><td>    <var>0U</var>,	<i>// TAILCALL64R6REG</i></td></tr>
<tr><th id="1922">1922</th><td>    <var>0U</var>,	<i>// TAILCALLHB64R6REG</i></td></tr>
<tr><th id="1923">1923</th><td>    <var>0U</var>,	<i>// TAILCALLHBR6REG</i></td></tr>
<tr><th id="1924">1924</th><td>    <var>0U</var>,	<i>// TAILCALLR6REG</i></td></tr>
<tr><th id="1925">1925</th><td>    <var>0U</var>,	<i>// TAILCALLREG</i></td></tr>
<tr><th id="1926">1926</th><td>    <var>0U</var>,	<i>// TAILCALLREG64</i></td></tr>
<tr><th id="1927">1927</th><td>    <var>0U</var>,	<i>// TAILCALLREGHB</i></td></tr>
<tr><th id="1928">1928</th><td>    <var>0U</var>,	<i>// TAILCALLREGHB64</i></td></tr>
<tr><th id="1929">1929</th><td>    <var>0U</var>,	<i>// TAILCALLREG_MM</i></td></tr>
<tr><th id="1930">1930</th><td>    <var>0U</var>,	<i>// TAILCALLREG_MMR6</i></td></tr>
<tr><th id="1931">1931</th><td>    <var>0U</var>,	<i>// TAILCALL_MM</i></td></tr>
<tr><th id="1932">1932</th><td>    <var>0U</var>,	<i>// TAILCALL_MMR6</i></td></tr>
<tr><th id="1933">1933</th><td>    <var>0U</var>,	<i>// TRAP</i></td></tr>
<tr><th id="1934">1934</th><td>    <var>0U</var>,	<i>// TRAP_MM</i></td></tr>
<tr><th id="1935">1935</th><td>    <var>0U</var>,	<i>// UDIV_MM_Pseudo</i></td></tr>
<tr><th id="1936">1936</th><td>    <var>268459872U</var>,	<i>// UDivIMacro</i></td></tr>
<tr><th id="1937">1937</th><td>    <var>268459872U</var>,	<i>// UDivMacro</i></td></tr>
<tr><th id="1938">1938</th><td>    <var>268459795U</var>,	<i>// URemIMacro</i></td></tr>
<tr><th id="1939">1939</th><td>    <var>268459795U</var>,	<i>// URemMacro</i></td></tr>
<tr><th id="1940">1940</th><td>    <var>25187602U</var>,	<i>// Ulh</i></td></tr>
<tr><th id="1941">1941</th><td>    <var>25190098U</var>,	<i>// Ulhu</i></td></tr>
<tr><th id="1942">1942</th><td>    <var>25192077U</var>,	<i>// Ulw</i></td></tr>
<tr><th id="1943">1943</th><td>    <var>25188155U</var>,	<i>// Ush</i></td></tr>
<tr><th id="1944">1944</th><td>    <var>25192093U</var>,	<i>// Usw</i></td></tr>
<tr><th id="1945">1945</th><td>    <var>0U</var>,	<i>// XOR_V_D_PSEUDO</i></td></tr>
<tr><th id="1946">1946</th><td>    <var>0U</var>,	<i>// XOR_V_H_PSEUDO</i></td></tr>
<tr><th id="1947">1947</th><td>    <var>0U</var>,	<i>// XOR_V_W_PSEUDO</i></td></tr>
<tr><th id="1948">1948</th><td>    <var>22052U</var>,	<i>// ABSQ_S_PH</i></td></tr>
<tr><th id="1949">1949</th><td>    <var>22052U</var>,	<i>// ABSQ_S_PH_MM</i></td></tr>
<tr><th id="1950">1950</th><td>    <var>18197U</var>,	<i>// ABSQ_S_QB</i></td></tr>
<tr><th id="1951">1951</th><td>    <var>18197U</var>,	<i>// ABSQ_S_QB_MMR2</i></td></tr>
<tr><th id="1952">1952</th><td>    <var>25616U</var>,	<i>// ABSQ_S_W</i></td></tr>
<tr><th id="1953">1953</th><td>    <var>25616U</var>,	<i>// ABSQ_S_W_MM</i></td></tr>
<tr><th id="1954">1954</th><td>    <var>268455974U</var>,	<i>// ADD</i></td></tr>
<tr><th id="1955">1955</th><td>    <var>18483U</var>,	<i>// ADDIUPC</i></td></tr>
<tr><th id="1956">1956</th><td>    <var>18483U</var>,	<i>// ADDIUPC_MM</i></td></tr>
<tr><th id="1957">1957</th><td>    <var>18483U</var>,	<i>// ADDIUPC_MMR6</i></td></tr>
<tr><th id="1958">1958</th><td>    <var>22995U</var>,	<i>// ADDIUR1SP_MM</i></td></tr>
<tr><th id="1959">1959</th><td>    <var>268452218U</var>,	<i>// ADDIUR2_MM</i></td></tr>
<tr><th id="1960">1960</th><td>    <var>9486747U</var>,	<i>// ADDIUS5_MM</i></td></tr>
<tr><th id="1961">1961</th><td>    <var>285200U</var>,	<i>// ADDIUSP_MM</i></td></tr>
<tr><th id="1962">1962</th><td>    <var>268459744U</var>,	<i>// ADDIU_MMR6</i></td></tr>
<tr><th id="1963">1963</th><td>    <var>268457313U</var>,	<i>// ADDQH_PH</i></td></tr>
<tr><th id="1964">1964</th><td>    <var>268457313U</var>,	<i>// ADDQH_PH_MMR2</i></td></tr>
<tr><th id="1965">1965</th><td>    <var>268457430U</var>,	<i>// ADDQH_R_PH</i></td></tr>
<tr><th id="1966">1966</th><td>    <var>268457430U</var>,	<i>// ADDQH_R_PH_MMR2</i></td></tr>
<tr><th id="1967">1967</th><td>    <var>268460747U</var>,	<i>// ADDQH_R_W</i></td></tr>
<tr><th id="1968">1968</th><td>    <var>268460747U</var>,	<i>// ADDQH_R_W_MMR2</i></td></tr>
<tr><th id="1969">1969</th><td>    <var>268460350U</var>,	<i>// ADDQH_W</i></td></tr>
<tr><th id="1970">1970</th><td>    <var>268460350U</var>,	<i>// ADDQH_W_MMR2</i></td></tr>
<tr><th id="1971">1971</th><td>    <var>268457387U</var>,	<i>// ADDQ_PH</i></td></tr>
<tr><th id="1972">1972</th><td>    <var>268457387U</var>,	<i>// ADDQ_PH_MM</i></td></tr>
<tr><th id="1973">1973</th><td>    <var>268457486U</var>,	<i>// ADDQ_S_PH</i></td></tr>
<tr><th id="1974">1974</th><td>    <var>268457486U</var>,	<i>// ADDQ_S_PH_MM</i></td></tr>
<tr><th id="1975">1975</th><td>    <var>268461052U</var>,	<i>// ADDQ_S_W</i></td></tr>
<tr><th id="1976">1976</th><td>    <var>268461052U</var>,	<i>// ADDQ_S_W_MM</i></td></tr>
<tr><th id="1977">1977</th><td>    <var>268459511U</var>,	<i>// ADDR_PS64</i></td></tr>
<tr><th id="1978">1978</th><td>    <var>268453979U</var>,	<i>// ADDSC</i></td></tr>
<tr><th id="1979">1979</th><td>    <var>268453979U</var>,	<i>// ADDSC_MM</i></td></tr>
<tr><th id="1980">1980</th><td>    <var>268452603U</var>,	<i>// ADDS_A_B</i></td></tr>
<tr><th id="1981">1981</th><td>    <var>268454140U</var>,	<i>// ADDS_A_D</i></td></tr>
<tr><th id="1982">1982</th><td>    <var>268456240U</var>,	<i>// ADDS_A_H</i></td></tr>
<tr><th id="1983">1983</th><td>    <var>268460058U</var>,	<i>// ADDS_A_W</i></td></tr>
<tr><th id="1984">1984</th><td>    <var>268453071U</var>,	<i>// ADDS_S_B</i></td></tr>
<tr><th id="1985">1985</th><td>    <var>268455238U</var>,	<i>// ADDS_S_D</i></td></tr>
<tr><th id="1986">1986</th><td>    <var>268456797U</var>,	<i>// ADDS_S_H</i></td></tr>
<tr><th id="1987">1987</th><td>    <var>268461102U</var>,	<i>// ADDS_S_W</i></td></tr>
<tr><th id="1988">1988</th><td>    <var>268453286U</var>,	<i>// ADDS_U_B</i></td></tr>
<tr><th id="1989">1989</th><td>    <var>268455705U</var>,	<i>// ADDS_U_D</i></td></tr>
<tr><th id="1990">1990</th><td>    <var>268457075U</var>,	<i>// ADDS_U_H</i></td></tr>
<tr><th id="1991">1991</th><td>    <var>268461520U</var>,	<i>// ADDS_U_W</i></td></tr>
<tr><th id="1992">1992</th><td>    <var>268452438U</var>,	<i>// ADDU16_MM</i></td></tr>
<tr><th id="1993">1993</th><td>    <var>268452438U</var>,	<i>// ADDU16_MMR6</i></td></tr>
<tr><th id="1994">1994</th><td>    <var>268453521U</var>,	<i>// ADDUH_QB</i></td></tr>
<tr><th id="1995">1995</th><td>    <var>268453521U</var>,	<i>// ADDUH_QB_MMR2</i></td></tr>
<tr><th id="1996">1996</th><td>    <var>268453629U</var>,	<i>// ADDUH_R_QB</i></td></tr>
<tr><th id="1997">1997</th><td>    <var>268453629U</var>,	<i>// ADDUH_R_QB_MMR2</i></td></tr>
<tr><th id="1998">1998</th><td>    <var>268459673U</var>,	<i>// ADDU_MMR6</i></td></tr>
<tr><th id="1999">1999</th><td>    <var>268457585U</var>,	<i>// ADDU_PH</i></td></tr>
<tr><th id="2000">2000</th><td>    <var>268457585U</var>,	<i>// ADDU_PH_MMR2</i></td></tr>
<tr><th id="2001">2001</th><td>    <var>268453734U</var>,	<i>// ADDU_QB</i></td></tr>
<tr><th id="2002">2002</th><td>    <var>268453734U</var>,	<i>// ADDU_QB_MM</i></td></tr>
<tr><th id="2003">2003</th><td>    <var>268457530U</var>,	<i>// ADDU_S_PH</i></td></tr>
<tr><th id="2004">2004</th><td>    <var>268457530U</var>,	<i>// ADDU_S_PH_MMR2</i></td></tr>
<tr><th id="2005">2005</th><td>    <var>268453675U</var>,	<i>// ADDU_S_QB</i></td></tr>
<tr><th id="2006">2006</th><td>    <var>268453675U</var>,	<i>// ADDU_S_QB_MM</i></td></tr>
<tr><th id="2007">2007</th><td>    <var>268452852U</var>,	<i>// ADDVI_B</i></td></tr>
<tr><th id="2008">2008</th><td>    <var>268454660U</var>,	<i>// ADDVI_D</i></td></tr>
<tr><th id="2009">2009</th><td>    <var>268456456U</var>,	<i>// ADDVI_H</i></td></tr>
<tr><th id="2010">2010</th><td>    <var>268460483U</var>,	<i>// ADDVI_W</i></td></tr>
<tr><th id="2011">2011</th><td>    <var>268453364U</var>,	<i>// ADDV_B</i></td></tr>
<tr><th id="2012">2012</th><td>    <var>268455795U</var>,	<i>// ADDV_D</i></td></tr>
<tr><th id="2013">2013</th><td>    <var>268457153U</var>,	<i>// ADDV_H</i></td></tr>
<tr><th id="2014">2014</th><td>    <var>268461620U</var>,	<i>// ADDV_W</i></td></tr>
<tr><th id="2015">2015</th><td>    <var>268454018U</var>,	<i>// ADDWC</i></td></tr>
<tr><th id="2016">2016</th><td>    <var>268454018U</var>,	<i>// ADDWC_MM</i></td></tr>
<tr><th id="2017">2017</th><td>    <var>268452585U</var>,	<i>// ADD_A_B</i></td></tr>
<tr><th id="2018">2018</th><td>    <var>268454121U</var>,	<i>// ADD_A_D</i></td></tr>
<tr><th id="2019">2019</th><td>    <var>268456222U</var>,	<i>// ADD_A_H</i></td></tr>
<tr><th id="2020">2020</th><td>    <var>268460039U</var>,	<i>// ADD_A_W</i></td></tr>
<tr><th id="2021">2021</th><td>    <var>268455974U</var>,	<i>// ADD_MM</i></td></tr>
<tr><th id="2022">2022</th><td>    <var>268455974U</var>,	<i>// ADD_MMR6</i></td></tr>
<tr><th id="2023">2023</th><td>    <var>268457806U</var>,	<i>// ADDi</i></td></tr>
<tr><th id="2024">2024</th><td>    <var>268457806U</var>,	<i>// ADDi_MM</i></td></tr>
<tr><th id="2025">2025</th><td>    <var>268459744U</var>,	<i>// ADDiu</i></td></tr>
<tr><th id="2026">2026</th><td>    <var>268459744U</var>,	<i>// ADDiu_MM</i></td></tr>
<tr><th id="2027">2027</th><td>    <var>268459673U</var>,	<i>// ADDu</i></td></tr>
<tr><th id="2028">2028</th><td>    <var>268459673U</var>,	<i>// ADDu_MM</i></td></tr>
<tr><th id="2029">2029</th><td>    <var>268458347U</var>,	<i>// ALIGN</i></td></tr>
<tr><th id="2030">2030</th><td>    <var>268458347U</var>,	<i>// ALIGN_MMR6</i></td></tr>
<tr><th id="2031">2031</th><td>    <var>18475U</var>,	<i>// ALUIPC</i></td></tr>
<tr><th id="2032">2032</th><td>    <var>18475U</var>,	<i>// ALUIPC_MMR6</i></td></tr>
<tr><th id="2033">2033</th><td>    <var>268456003U</var>,	<i>// AND</i></td></tr>
<tr><th id="2034">2034</th><td>    <var>10060233U</var>,	<i>// AND16_MM</i></td></tr>
<tr><th id="2035">2035</th><td>    <var>10060233U</var>,	<i>// AND16_MMR6</i></td></tr>
<tr><th id="2036">2036</th><td>    <var>268456003U</var>,	<i>// AND64</i></td></tr>
<tr><th id="2037">2037</th><td>    <var>268452318U</var>,	<i>// ANDI16_MM</i></td></tr>
<tr><th id="2038">2038</th><td>    <var>268452318U</var>,	<i>// ANDI16_MMR6</i></td></tr>
<tr><th id="2039">2039</th><td>    <var>268452711U</var>,	<i>// ANDI_B</i></td></tr>
<tr><th id="2040">2040</th><td>    <var>268457812U</var>,	<i>// ANDI_MMR6</i></td></tr>
<tr><th id="2041">2041</th><td>    <var>268456003U</var>,	<i>// AND_MM</i></td></tr>
<tr><th id="2042">2042</th><td>    <var>268456003U</var>,	<i>// AND_MMR6</i></td></tr>
<tr><th id="2043">2043</th><td>    <var>268459883U</var>,	<i>// AND_V</i></td></tr>
<tr><th id="2044">2044</th><td>    <var>268457812U</var>,	<i>// ANDi</i></td></tr>
<tr><th id="2045">2045</th><td>    <var>268457812U</var>,	<i>// ANDi64</i></td></tr>
<tr><th id="2046">2046</th><td>    <var>268457812U</var>,	<i>// ANDi_MM</i></td></tr>
<tr><th id="2047">2047</th><td>    <var>268456017U</var>,	<i>// APPEND</i></td></tr>
<tr><th id="2048">2048</th><td>    <var>268456017U</var>,	<i>// APPEND_MMR2</i></td></tr>
<tr><th id="2049">2049</th><td>    <var>268452965U</var>,	<i>// ASUB_S_B</i></td></tr>
<tr><th id="2050">2050</th><td>    <var>268455068U</var>,	<i>// ASUB_S_D</i></td></tr>
<tr><th id="2051">2051</th><td>    <var>268456629U</var>,	<i>// ASUB_S_H</i></td></tr>
<tr><th id="2052">2052</th><td>    <var>268460882U</var>,	<i>// ASUB_S_W</i></td></tr>
<tr><th id="2053">2053</th><td>    <var>268453180U</var>,	<i>// ASUB_U_B</i></td></tr>
<tr><th id="2054">2054</th><td>    <var>268455535U</var>,	<i>// ASUB_U_D</i></td></tr>
<tr><th id="2055">2055</th><td>    <var>268456917U</var>,	<i>// ASUB_U_H</i></td></tr>
<tr><th id="2056">2056</th><td>    <var>268461350U</var>,	<i>// ASUB_U_W</i></td></tr>
<tr><th id="2057">2057</th><td>    <var>268457916U</var>,	<i>// AUI</i></td></tr>
<tr><th id="2058">2058</th><td>    <var>18468U</var>,	<i>// AUIPC</i></td></tr>
<tr><th id="2059">2059</th><td>    <var>18468U</var>,	<i>// AUIPC_MMR6</i></td></tr>
<tr><th id="2060">2060</th><td>    <var>268457916U</var>,	<i>// AUI_MMR6</i></td></tr>
<tr><th id="2061">2061</th><td>    <var>268453051U</var>,	<i>// AVER_S_B</i></td></tr>
<tr><th id="2062">2062</th><td>    <var>268455218U</var>,	<i>// AVER_S_D</i></td></tr>
<tr><th id="2063">2063</th><td>    <var>268456767U</var>,	<i>// AVER_S_H</i></td></tr>
<tr><th id="2064">2064</th><td>    <var>268461082U</var>,	<i>// AVER_S_W</i></td></tr>
<tr><th id="2065">2065</th><td>    <var>268453266U</var>,	<i>// AVER_U_B</i></td></tr>
<tr><th id="2066">2066</th><td>    <var>268455685U</var>,	<i>// AVER_U_D</i></td></tr>
<tr><th id="2067">2067</th><td>    <var>268457055U</var>,	<i>// AVER_U_H</i></td></tr>
<tr><th id="2068">2068</th><td>    <var>268461500U</var>,	<i>// AVER_U_W</i></td></tr>
<tr><th id="2069">2069</th><td>    <var>268452993U</var>,	<i>// AVE_S_B</i></td></tr>
<tr><th id="2070">2070</th><td>    <var>268455150U</var>,	<i>// AVE_S_D</i></td></tr>
<tr><th id="2071">2071</th><td>    <var>268456699U</var>,	<i>// AVE_S_H</i></td></tr>
<tr><th id="2072">2072</th><td>    <var>268460964U</var>,	<i>// AVE_S_W</i></td></tr>
<tr><th id="2073">2073</th><td>    <var>268453208U</var>,	<i>// AVE_U_B</i></td></tr>
<tr><th id="2074">2074</th><td>    <var>268455617U</var>,	<i>// AVE_U_D</i></td></tr>
<tr><th id="2075">2075</th><td>    <var>268456987U</var>,	<i>// AVE_U_H</i></td></tr>
<tr><th id="2076">2076</th><td>    <var>268461432U</var>,	<i>// AVE_U_W</i></td></tr>
<tr><th id="2077">2077</th><td>    <var>24288U</var>,	<i>// AddiuRxImmX16</i></td></tr>
<tr><th id="2078">2078</th><td>    <var>1859296U</var>,	<i>// AddiuRxPcImmX16</i></td></tr>
<tr><th id="2079">2079</th><td>    <var>2164285152U</var>,	<i>// AddiuRxRxImm16</i></td></tr>
<tr><th id="2080">2080</th><td>    <var>16801504U</var>,	<i>// AddiuRxRxImmX16</i></td></tr>
<tr><th id="2081">2081</th><td>    <var>67133152U</var>,	<i>// AddiuRxRyOffMemX16</i></td></tr>
<tr><th id="2082">2082</th><td>    <var>2123572U</var>,	<i>// AddiuSpImm16</i></td></tr>
<tr><th id="2083">2083</th><td>    <var>288564U</var>,	<i>// AddiuSpImmX16</i></td></tr>
<tr><th id="2084">2084</th><td>    <var>268459673U</var>,	<i>// AdduRxRyRz16</i></td></tr>
<tr><th id="2085">2085</th><td>    <var>16797763U</var>,	<i>// AndRxRxRy16</i></td></tr>
<tr><th id="2086">2086</th><td>    <var>295333U</var>,	<i>// B16_MM</i></td></tr>
<tr><th id="2087">2087</th><td>    <var>268459672U</var>,	<i>// BADDu</i></td></tr>
<tr><th id="2088">2088</th><td>    <var>301039U</var>,	<i>// BAL</i></td></tr>
<tr><th id="2089">2089</th><td>    <var>296917U</var>,	<i>// BALC</i></td></tr>
<tr><th id="2090">2090</th><td>    <var>296917U</var>,	<i>// BALC_MMR6</i></td></tr>
<tr><th id="2091">2091</th><td>    <var>268458346U</var>,	<i>// BALIGN</i></td></tr>
<tr><th id="2092">2092</th><td>    <var>268458346U</var>,	<i>// BALIGN_MMR2</i></td></tr>
<tr><th id="2093">2093</th><td>    <var>75513935U</var>,	<i>// BBIT0</i></td></tr>
<tr><th id="2094">2094</th><td>    <var>75514067U</var>,	<i>// BBIT032</i></td></tr>
<tr><th id="2095">2095</th><td>    <var>75514060U</var>,	<i>// BBIT1</i></td></tr>
<tr><th id="2096">2096</th><td>    <var>75514076U</var>,	<i>// BBIT132</i></td></tr>
<tr><th id="2097">2097</th><td>    <var>296896U</var>,	<i>// BC</i></td></tr>
<tr><th id="2098">2098</th><td>    <var>295338U</var>,	<i>// BC16_MMR6</i></td></tr>
<tr><th id="2099">2099</th><td>    <var>83912700U</var>,	<i>// BC1EQZ</i></td></tr>
<tr><th id="2100">2100</th><td>    <var>83904688U</var>,	<i>// BC1EQZC_MMR6</i></td></tr>
<tr><th id="2101">2101</th><td>    <var>83906823U</var>,	<i>// BC1F</i></td></tr>
<tr><th id="2102">2102</th><td>    <var>83908716U</var>,	<i>// BC1FL</i></td></tr>
<tr><th id="2103">2103</th><td>    <var>83906823U</var>,	<i>// BC1F_MM</i></td></tr>
<tr><th id="2104">2104</th><td>    <var>83912684U</var>,	<i>// BC1NEZ</i></td></tr>
<tr><th id="2105">2105</th><td>    <var>83904663U</var>,	<i>// BC1NEZC_MMR6</i></td></tr>
<tr><th id="2106">2106</th><td>    <var>83910199U</var>,	<i>// BC1T</i></td></tr>
<tr><th id="2107">2107</th><td>    <var>83908849U</var>,	<i>// BC1TL</i></td></tr>
<tr><th id="2108">2108</th><td>    <var>83910199U</var>,	<i>// BC1T_MM</i></td></tr>
<tr><th id="2109">2109</th><td>    <var>83912708U</var>,	<i>// BC2EQZ</i></td></tr>
<tr><th id="2110">2110</th><td>    <var>83904697U</var>,	<i>// BC2EQZC_MMR6</i></td></tr>
<tr><th id="2111">2111</th><td>    <var>83912692U</var>,	<i>// BC2NEZ</i></td></tr>
<tr><th id="2112">2112</th><td>    <var>83904672U</var>,	<i>// BC2NEZC_MMR6</i></td></tr>
<tr><th id="2113">2113</th><td>    <var>268452780U</var>,	<i>// BCLRI_B</i></td></tr>
<tr><th id="2114">2114</th><td>    <var>268454604U</var>,	<i>// BCLRI_D</i></td></tr>
<tr><th id="2115">2115</th><td>    <var>268456400U</var>,	<i>// BCLRI_H</i></td></tr>
<tr><th id="2116">2116</th><td>    <var>268460427U</var>,	<i>// BCLRI_W</i></td></tr>
<tr><th id="2117">2117</th><td>    <var>268452932U</var>,	<i>// BCLR_B</i></td></tr>
<tr><th id="2118">2118</th><td>    <var>268454992U</var>,	<i>// BCLR_D</i></td></tr>
<tr><th id="2119">2119</th><td>    <var>268456596U</var>,	<i>// BCLR_H</i></td></tr>
<tr><th id="2120">2120</th><td>    <var>268460798U</var>,	<i>// BCLR_W</i></td></tr>
<tr><th id="2121">2121</th><td>    <var>296896U</var>,	<i>// BC_MMR6</i></td></tr>
<tr><th id="2122">2122</th><td>    <var>268458564U</var>,	<i>// BEQ</i></td></tr>
<tr><th id="2123">2123</th><td>    <var>268458564U</var>,	<i>// BEQ64</i></td></tr>
<tr><th id="2124">2124</th><td>    <var>268453961U</var>,	<i>// BEQC</i></td></tr>
<tr><th id="2125">2125</th><td>    <var>268453961U</var>,	<i>// BEQC64</i></td></tr>
<tr><th id="2126">2126</th><td>    <var>268453961U</var>,	<i>// BEQC_MMR6</i></td></tr>
<tr><th id="2127">2127</th><td>    <var>268458213U</var>,	<i>// BEQL</i></td></tr>
<tr><th id="2128">2128</th><td>    <var>83903097U</var>,	<i>// BEQZ16_MM</i></td></tr>
<tr><th id="2129">2129</th><td>    <var>83904509U</var>,	<i>// BEQZALC</i></td></tr>
<tr><th id="2130">2130</th><td>    <var>83904509U</var>,	<i>// BEQZALC_MMR6</i></td></tr>
<tr><th id="2131">2131</th><td>    <var>83904706U</var>,	<i>// BEQZC</i></td></tr>
<tr><th id="2132">2132</th><td>    <var>83902912U</var>,	<i>// BEQZC16_MMR6</i></td></tr>
<tr><th id="2133">2133</th><td>    <var>83904706U</var>,	<i>// BEQZC64</i></td></tr>
<tr><th id="2134">2134</th><td>    <var>83904706U</var>,	<i>// BEQZC_MM</i></td></tr>
<tr><th id="2135">2135</th><td>    <var>83904706U</var>,	<i>// BEQZC_MMR6</i></td></tr>
<tr><th id="2136">2136</th><td>    <var>268458564U</var>,	<i>// BEQ_MM</i></td></tr>
<tr><th id="2137">2137</th><td>    <var>268453828U</var>,	<i>// BGEC</i></td></tr>
<tr><th id="2138">2138</th><td>    <var>268453828U</var>,	<i>// BGEC64</i></td></tr>
<tr><th id="2139">2139</th><td>    <var>268453828U</var>,	<i>// BGEC_MMR6</i></td></tr>
<tr><th id="2140">2140</th><td>    <var>268453992U</var>,	<i>// BGEUC</i></td></tr>
<tr><th id="2141">2141</th><td>    <var>268453992U</var>,	<i>// BGEUC64</i></td></tr>
<tr><th id="2142">2142</th><td>    <var>268453992U</var>,	<i>// BGEUC_MMR6</i></td></tr>
<tr><th id="2143">2143</th><td>    <var>83912383U</var>,	<i>// BGEZ</i></td></tr>
<tr><th id="2144">2144</th><td>    <var>83912383U</var>,	<i>// BGEZ64</i></td></tr>
<tr><th id="2145">2145</th><td>    <var>83908601U</var>,	<i>// BGEZAL</i></td></tr>
<tr><th id="2146">2146</th><td>    <var>83904482U</var>,	<i>// BGEZALC</i></td></tr>
<tr><th id="2147">2147</th><td>    <var>83904482U</var>,	<i>// BGEZALC_MMR6</i></td></tr>
<tr><th id="2148">2148</th><td>    <var>83908797U</var>,	<i>// BGEZALL</i></td></tr>
<tr><th id="2149">2149</th><td>    <var>83910065U</var>,	<i>// BGEZALS_MM</i></td></tr>
<tr><th id="2150">2150</th><td>    <var>83908601U</var>,	<i>// BGEZAL_MM</i></td></tr>
<tr><th id="2151">2151</th><td>    <var>83904649U</var>,	<i>// BGEZC</i></td></tr>
<tr><th id="2152">2152</th><td>    <var>83904649U</var>,	<i>// BGEZC64</i></td></tr>
<tr><th id="2153">2153</th><td>    <var>83904649U</var>,	<i>// BGEZC_MMR6</i></td></tr>
<tr><th id="2154">2154</th><td>    <var>83908912U</var>,	<i>// BGEZL</i></td></tr>
<tr><th id="2155">2155</th><td>    <var>83912383U</var>,	<i>// BGEZ_MM</i></td></tr>
<tr><th id="2156">2156</th><td>    <var>83912443U</var>,	<i>// BGTZ</i></td></tr>
<tr><th id="2157">2157</th><td>    <var>83912443U</var>,	<i>// BGTZ64</i></td></tr>
<tr><th id="2158">2158</th><td>    <var>83904518U</var>,	<i>// BGTZALC</i></td></tr>
<tr><th id="2159">2159</th><td>    <var>83904518U</var>,	<i>// BGTZALC_MMR6</i></td></tr>
<tr><th id="2160">2160</th><td>    <var>83904713U</var>,	<i>// BGTZC</i></td></tr>
<tr><th id="2161">2161</th><td>    <var>83904713U</var>,	<i>// BGTZC64</i></td></tr>
<tr><th id="2162">2162</th><td>    <var>83904713U</var>,	<i>// BGTZC_MMR6</i></td></tr>
<tr><th id="2163">2163</th><td>    <var>83908926U</var>,	<i>// BGTZL</i></td></tr>
<tr><th id="2164">2164</th><td>    <var>83912443U</var>,	<i>// BGTZ_MM</i></td></tr>
<tr><th id="2165">2165</th><td>    <var>285229969U</var>,	<i>// BINSLI_B</i></td></tr>
<tr><th id="2166">2166</th><td>    <var>285231793U</var>,	<i>// BINSLI_D</i></td></tr>
<tr><th id="2167">2167</th><td>    <var>285233589U</var>,	<i>// BINSLI_H</i></td></tr>
<tr><th id="2168">2168</th><td>    <var>285237616U</var>,	<i>// BINSLI_W</i></td></tr>
<tr><th id="2169">2169</th><td>    <var>285230116U</var>,	<i>// BINSL_B</i></td></tr>
<tr><th id="2170">2170</th><td>    <var>285231993U</var>,	<i>// BINSL_D</i></td></tr>
<tr><th id="2171">2171</th><td>    <var>285233703U</var>,	<i>// BINSL_H</i></td></tr>
<tr><th id="2172">2172</th><td>    <var>285237774U</var>,	<i>// BINSL_W</i></td></tr>
<tr><th id="2173">2173</th><td>    <var>285230030U</var>,	<i>// BINSRI_B</i></td></tr>
<tr><th id="2174">2174</th><td>    <var>285231838U</var>,	<i>// BINSRI_D</i></td></tr>
<tr><th id="2175">2175</th><td>    <var>285233634U</var>,	<i>// BINSRI_H</i></td></tr>
<tr><th id="2176">2176</th><td>    <var>285237661U</var>,	<i>// BINSRI_W</i></td></tr>
<tr><th id="2177">2177</th><td>    <var>285230164U</var>,	<i>// BINSR_B</i></td></tr>
<tr><th id="2178">2178</th><td>    <var>285232258U</var>,	<i>// BINSR_D</i></td></tr>
<tr><th id="2179">2179</th><td>    <var>285233828U</var>,	<i>// BINSR_H</i></td></tr>
<tr><th id="2180">2180</th><td>    <var>285238064U</var>,	<i>// BINSR_W</i></td></tr>
<tr><th id="2181">2181</th><td>    <var>24499U</var>,	<i>// BITREV</i></td></tr>
<tr><th id="2182">2182</th><td>    <var>24499U</var>,	<i>// BITREV_MM</i></td></tr>
<tr><th id="2183">2183</th><td>    <var>22945U</var>,	<i>// BITSWAP</i></td></tr>
<tr><th id="2184">2184</th><td>    <var>22945U</var>,	<i>// BITSWAP_MMR6</i></td></tr>
<tr><th id="2185">2185</th><td>    <var>83912389U</var>,	<i>// BLEZ</i></td></tr>
<tr><th id="2186">2186</th><td>    <var>83912389U</var>,	<i>// BLEZ64</i></td></tr>
<tr><th id="2187">2187</th><td>    <var>83904491U</var>,	<i>// BLEZALC</i></td></tr>
<tr><th id="2188">2188</th><td>    <var>83904491U</var>,	<i>// BLEZALC_MMR6</i></td></tr>
<tr><th id="2189">2189</th><td>    <var>83904656U</var>,	<i>// BLEZC</i></td></tr>
<tr><th id="2190">2190</th><td>    <var>83904656U</var>,	<i>// BLEZC64</i></td></tr>
<tr><th id="2191">2191</th><td>    <var>83904656U</var>,	<i>// BLEZC_MMR6</i></td></tr>
<tr><th id="2192">2192</th><td>    <var>83908919U</var>,	<i>// BLEZL</i></td></tr>
<tr><th id="2193">2193</th><td>    <var>83912389U</var>,	<i>// BLEZ_MM</i></td></tr>
<tr><th id="2194">2194</th><td>    <var>268453986U</var>,	<i>// BLTC</i></td></tr>
<tr><th id="2195">2195</th><td>    <var>268453986U</var>,	<i>// BLTC64</i></td></tr>
<tr><th id="2196">2196</th><td>    <var>268453986U</var>,	<i>// BLTC_MMR6</i></td></tr>
<tr><th id="2197">2197</th><td>    <var>268453999U</var>,	<i>// BLTUC</i></td></tr>
<tr><th id="2198">2198</th><td>    <var>268453999U</var>,	<i>// BLTUC64</i></td></tr>
<tr><th id="2199">2199</th><td>    <var>268453999U</var>,	<i>// BLTUC_MMR6</i></td></tr>
<tr><th id="2200">2200</th><td>    <var>83912449U</var>,	<i>// BLTZ</i></td></tr>
<tr><th id="2201">2201</th><td>    <var>83912449U</var>,	<i>// BLTZ64</i></td></tr>
<tr><th id="2202">2202</th><td>    <var>83908609U</var>,	<i>// BLTZAL</i></td></tr>
<tr><th id="2203">2203</th><td>    <var>83904527U</var>,	<i>// BLTZALC</i></td></tr>
<tr><th id="2204">2204</th><td>    <var>83904527U</var>,	<i>// BLTZALC_MMR6</i></td></tr>
<tr><th id="2205">2205</th><td>    <var>83908806U</var>,	<i>// BLTZALL</i></td></tr>
<tr><th id="2206">2206</th><td>    <var>83910074U</var>,	<i>// BLTZALS_MM</i></td></tr>
<tr><th id="2207">2207</th><td>    <var>83908609U</var>,	<i>// BLTZAL_MM</i></td></tr>
<tr><th id="2208">2208</th><td>    <var>83904720U</var>,	<i>// BLTZC</i></td></tr>
<tr><th id="2209">2209</th><td>    <var>83904720U</var>,	<i>// BLTZC64</i></td></tr>
<tr><th id="2210">2210</th><td>    <var>83904720U</var>,	<i>// BLTZC_MMR6</i></td></tr>
<tr><th id="2211">2211</th><td>    <var>83908933U</var>,	<i>// BLTZL</i></td></tr>
<tr><th id="2212">2212</th><td>    <var>83912449U</var>,	<i>// BLTZ_MM</i></td></tr>
<tr><th id="2213">2213</th><td>    <var>285230085U</var>,	<i>// BMNZI_B</i></td></tr>
<tr><th id="2214">2214</th><td>    <var>285237156U</var>,	<i>// BMNZ_V</i></td></tr>
<tr><th id="2215">2215</th><td>    <var>285230077U</var>,	<i>// BMZI_B</i></td></tr>
<tr><th id="2216">2216</th><td>    <var>285237142U</var>,	<i>// BMZ_V</i></td></tr>
<tr><th id="2217">2217</th><td>    <var>268456132U</var>,	<i>// BNE</i></td></tr>
<tr><th id="2218">2218</th><td>    <var>268456132U</var>,	<i>// BNE64</i></td></tr>
<tr><th id="2219">2219</th><td>    <var>268453834U</var>,	<i>// BNEC</i></td></tr>
<tr><th id="2220">2220</th><td>    <var>268453834U</var>,	<i>// BNEC64</i></td></tr>
<tr><th id="2221">2221</th><td>    <var>268453834U</var>,	<i>// BNEC_MMR6</i></td></tr>
<tr><th id="2222">2222</th><td>    <var>268452719U</var>,	<i>// BNEGI_B</i></td></tr>
<tr><th id="2223">2223</th><td>    <var>268454552U</var>,	<i>// BNEGI_D</i></td></tr>
<tr><th id="2224">2224</th><td>    <var>268456348U</var>,	<i>// BNEGI_H</i></td></tr>
<tr><th id="2225">2225</th><td>    <var>268460375U</var>,	<i>// BNEGI_W</i></td></tr>
<tr><th id="2226">2226</th><td>    <var>268452687U</var>,	<i>// BNEG_B</i></td></tr>
<tr><th id="2227">2227</th><td>    <var>268454528U</var>,	<i>// BNEG_D</i></td></tr>
<tr><th id="2228">2228</th><td>    <var>268456324U</var>,	<i>// BNEG_H</i></td></tr>
<tr><th id="2229">2229</th><td>    <var>268460270U</var>,	<i>// BNEG_W</i></td></tr>
<tr><th id="2230">2230</th><td>    <var>268458086U</var>,	<i>// BNEL</i></td></tr>
<tr><th id="2231">2231</th><td>    <var>83903089U</var>,	<i>// BNEZ16_MM</i></td></tr>
<tr><th id="2232">2232</th><td>    <var>83904500U</var>,	<i>// BNEZALC</i></td></tr>
<tr><th id="2233">2233</th><td>    <var>83904500U</var>,	<i>// BNEZALC_MMR6</i></td></tr>
<tr><th id="2234">2234</th><td>    <var>83904681U</var>,	<i>// BNEZC</i></td></tr>
<tr><th id="2235">2235</th><td>    <var>83902903U</var>,	<i>// BNEZC16_MMR6</i></td></tr>
<tr><th id="2236">2236</th><td>    <var>83904681U</var>,	<i>// BNEZC64</i></td></tr>
<tr><th id="2237">2237</th><td>    <var>83904681U</var>,	<i>// BNEZC_MM</i></td></tr>
<tr><th id="2238">2238</th><td>    <var>83904681U</var>,	<i>// BNEZC_MMR6</i></td></tr>
<tr><th id="2239">2239</th><td>    <var>268456132U</var>,	<i>// BNE_MM</i></td></tr>
<tr><th id="2240">2240</th><td>    <var>268454006U</var>,	<i>// BNVC</i></td></tr>
<tr><th id="2241">2241</th><td>    <var>268454006U</var>,	<i>// BNVC_MMR6</i></td></tr>
<tr><th id="2242">2242</th><td>    <var>83904028U</var>,	<i>// BNZ_B</i></td></tr>
<tr><th id="2243">2243</th><td>    <var>83906544U</var>,	<i>// BNZ_D</i></td></tr>
<tr><th id="2244">2244</th><td>    <var>83907817U</var>,	<i>// BNZ_H</i></td></tr>
<tr><th id="2245">2245</th><td>    <var>83910557U</var>,	<i>// BNZ_V</i></td></tr>
<tr><th id="2246">2246</th><td>    <var>83912309U</var>,	<i>// BNZ_W</i></td></tr>
<tr><th id="2247">2247</th><td>    <var>268454012U</var>,	<i>// BOVC</i></td></tr>
<tr><th id="2248">2248</th><td>    <var>268454012U</var>,	<i>// BOVC_MMR6</i></td></tr>
<tr><th id="2249">2249</th><td>    <var>295149U</var>,	<i>// BPOSGE32</i></td></tr>
<tr><th id="2250">2250</th><td>    <var>296885U</var>,	<i>// BPOSGE32C_MMR3</i></td></tr>
<tr><th id="2251">2251</th><td>    <var>295149U</var>,	<i>// BPOSGE32_MM</i></td></tr>
<tr><th id="2252">2252</th><td>    <var>92395472U</var>,	<i>// BREAK</i></td></tr>
<tr><th id="2253">2253</th><td>    <var>131572U</var>,	<i>// BREAK16_MM</i></td></tr>
<tr><th id="2254">2254</th><td>    <var>131572U</var>,	<i>// BREAK16_MMR6</i></td></tr>
<tr><th id="2255">2255</th><td>    <var>92395472U</var>,	<i>// BREAK_MM</i></td></tr>
<tr><th id="2256">2256</th><td>    <var>92395472U</var>,	<i>// BREAK_MMR6</i></td></tr>
<tr><th id="2257">2257</th><td>    <var>285229944U</var>,	<i>// BSELI_B</i></td></tr>
<tr><th id="2258">2258</th><td>    <var>285237114U</var>,	<i>// BSEL_V</i></td></tr>
<tr><th id="2259">2259</th><td>    <var>268452834U</var>,	<i>// BSETI_B</i></td></tr>
<tr><th id="2260">2260</th><td>    <var>268454642U</var>,	<i>// BSETI_D</i></td></tr>
<tr><th id="2261">2261</th><td>    <var>268456438U</var>,	<i>// BSETI_H</i></td></tr>
<tr><th id="2262">2262</th><td>    <var>268460465U</var>,	<i>// BSETI_W</i></td></tr>
<tr><th id="2263">2263</th><td>    <var>268453148U</var>,	<i>// BSET_B</i></td></tr>
<tr><th id="2264">2264</th><td>    <var>268455354U</var>,	<i>// BSET_D</i></td></tr>
<tr><th id="2265">2265</th><td>    <var>268456885U</var>,	<i>// BSET_H</i></td></tr>
<tr><th id="2266">2266</th><td>    <var>268461256U</var>,	<i>// BSET_W</i></td></tr>
<tr><th id="2267">2267</th><td>    <var>83904022U</var>,	<i>// BZ_B</i></td></tr>
<tr><th id="2268">2268</th><td>    <var>83906528U</var>,	<i>// BZ_D</i></td></tr>
<tr><th id="2269">2269</th><td>    <var>83907811U</var>,	<i>// BZ_H</i></td></tr>
<tr><th id="2270">2270</th><td>    <var>83910544U</var>,	<i>// BZ_V</i></td></tr>
<tr><th id="2271">2271</th><td>    <var>83912303U</var>,	<i>// BZ_W</i></td></tr>
<tr><th id="2272">2272</th><td>    <var>2499831526U</var>,	<i>// BeqzRxImm16</i></td></tr>
<tr><th id="2273">2273</th><td>    <var>83912422U</var>,	<i>// BeqzRxImmX16</i></td></tr>
<tr><th id="2274">2274</th><td>    <var>2130671U</var>,	<i>// Bimm16</i></td></tr>
<tr><th id="2275">2275</th><td>    <var>295663U</var>,	<i>// BimmX16</i></td></tr>
<tr><th id="2276">2276</th><td>    <var>2499831499U</var>,	<i>// BnezRxImm16</i></td></tr>
<tr><th id="2277">2277</th><td>    <var>83912395U</var>,	<i>// BnezRxImmX16</i></td></tr>
<tr><th id="2278">2278</th><td>    <var>10403U</var>,	<i>// Break16</i></td></tr>
<tr><th id="2279">2279</th><td>    <var>2385652U</var>,	<i>// Bteqz16</i></td></tr>
<tr><th id="2280">2280</th><td>    <var>288500U</var>,	<i>// BteqzX16</i></td></tr>
<tr><th id="2281">2281</th><td>    <var>2385625U</var>,	<i>// Btnez16</i></td></tr>
<tr><th id="2282">2282</th><td>    <var>288473U</var>,	<i>// BtnezX16</i></td></tr>
<tr><th id="2283">2283</th><td>    <var>2773136U</var>,	<i>// CACHE</i></td></tr>
<tr><th id="2284">2284</th><td>    <var>2773106U</var>,	<i>// CACHEE</i></td></tr>
<tr><th id="2285">2285</th><td>    <var>2773106U</var>,	<i>// CACHEE_MM</i></td></tr>
<tr><th id="2286">2286</th><td>    <var>2773136U</var>,	<i>// CACHE_MM</i></td></tr>
<tr><th id="2287">2287</th><td>    <var>2773136U</var>,	<i>// CACHE_MMR6</i></td></tr>
<tr><th id="2288">2288</th><td>    <var>2773136U</var>,	<i>// CACHE_R6</i></td></tr>
<tr><th id="2289">2289</th><td>    <var>19235U</var>,	<i>// CEIL_L_D64</i></td></tr>
<tr><th id="2290">2290</th><td>    <var>19235U</var>,	<i>// CEIL_L_D_MMR6</i></td></tr>
<tr><th id="2291">2291</th><td>    <var>23567U</var>,	<i>// CEIL_L_S</i></td></tr>
<tr><th id="2292">2292</th><td>    <var>23567U</var>,	<i>// CEIL_L_S_MMR6</i></td></tr>
<tr><th id="2293">2293</th><td>    <var>20410U</var>,	<i>// CEIL_W_D32</i></td></tr>
<tr><th id="2294">2294</th><td>    <var>20410U</var>,	<i>// CEIL_W_D64</i></td></tr>
<tr><th id="2295">2295</th><td>    <var>20410U</var>,	<i>// CEIL_W_D_MMR6</i></td></tr>
<tr><th id="2296">2296</th><td>    <var>20410U</var>,	<i>// CEIL_W_MM</i></td></tr>
<tr><th id="2297">2297</th><td>    <var>23909U</var>,	<i>// CEIL_W_S</i></td></tr>
<tr><th id="2298">2298</th><td>    <var>23909U</var>,	<i>// CEIL_W_S_MM</i></td></tr>
<tr><th id="2299">2299</th><td>    <var>23909U</var>,	<i>// CEIL_W_S_MMR6</i></td></tr>
<tr><th id="2300">2300</th><td>    <var>268452763U</var>,	<i>// CEQI_B</i></td></tr>
<tr><th id="2301">2301</th><td>    <var>268454587U</var>,	<i>// CEQI_D</i></td></tr>
<tr><th id="2302">2302</th><td>    <var>268456383U</var>,	<i>// CEQI_H</i></td></tr>
<tr><th id="2303">2303</th><td>    <var>268460410U</var>,	<i>// CEQI_W</i></td></tr>
<tr><th id="2304">2304</th><td>    <var>268452917U</var>,	<i>// CEQ_B</i></td></tr>
<tr><th id="2305">2305</th><td>    <var>268454899U</var>,	<i>// CEQ_D</i></td></tr>
<tr><th id="2306">2306</th><td>    <var>268456574U</var>,	<i>// CEQ_H</i></td></tr>
<tr><th id="2307">2307</th><td>    <var>268460686U</var>,	<i>// CEQ_W</i></td></tr>
<tr><th id="2308">2308</th><td>    <var>16482U</var>,	<i>// CFC1</i></td></tr>
<tr><th id="2309">2309</th><td>    <var>16482U</var>,	<i>// CFC1_MM</i></td></tr>
<tr><th id="2310">2310</th><td>    <var>16698U</var>,	<i>// CFC2_MM</i></td></tr>
<tr><th id="2311">2311</th><td>    <var>17113U</var>,	<i>// CFCMSA</i></td></tr>
<tr><th id="2312">2312</th><td>    <var>268459459U</var>,	<i>// CINS</i></td></tr>
<tr><th id="2313">2313</th><td>    <var>268452126U</var>,	<i>// CINS32</i></td></tr>
<tr><th id="2314">2314</th><td>    <var>268459459U</var>,	<i>// CINS64_32</i></td></tr>
<tr><th id="2315">2315</th><td>    <var>268459459U</var>,	<i>// CINS_i32</i></td></tr>
<tr><th id="2316">2316</th><td>    <var>19880U</var>,	<i>// CLASS_D</i></td></tr>
<tr><th id="2317">2317</th><td>    <var>19880U</var>,	<i>// CLASS_D_MMR6</i></td></tr>
<tr><th id="2318">2318</th><td>    <var>23760U</var>,	<i>// CLASS_S</i></td></tr>
<tr><th id="2319">2319</th><td>    <var>23760U</var>,	<i>// CLASS_S_MMR6</i></td></tr>
<tr><th id="2320">2320</th><td>    <var>268453002U</var>,	<i>// CLEI_S_B</i></td></tr>
<tr><th id="2321">2321</th><td>    <var>268455159U</var>,	<i>// CLEI_S_D</i></td></tr>
<tr><th id="2322">2322</th><td>    <var>268456708U</var>,	<i>// CLEI_S_H</i></td></tr>
<tr><th id="2323">2323</th><td>    <var>268460973U</var>,	<i>// CLEI_S_W</i></td></tr>
<tr><th id="2324">2324</th><td>    <var>268453217U</var>,	<i>// CLEI_U_B</i></td></tr>
<tr><th id="2325">2325</th><td>    <var>268455626U</var>,	<i>// CLEI_U_D</i></td></tr>
<tr><th id="2326">2326</th><td>    <var>268456996U</var>,	<i>// CLEI_U_H</i></td></tr>
<tr><th id="2327">2327</th><td>    <var>268461441U</var>,	<i>// CLEI_U_W</i></td></tr>
<tr><th id="2328">2328</th><td>    <var>268452984U</var>,	<i>// CLE_S_B</i></td></tr>
<tr><th id="2329">2329</th><td>    <var>268455141U</var>,	<i>// CLE_S_D</i></td></tr>
<tr><th id="2330">2330</th><td>    <var>268456690U</var>,	<i>// CLE_S_H</i></td></tr>
<tr><th id="2331">2331</th><td>    <var>268460955U</var>,	<i>// CLE_S_W</i></td></tr>
<tr><th id="2332">2332</th><td>    <var>268453199U</var>,	<i>// CLE_U_B</i></td></tr>
<tr><th id="2333">2333</th><td>    <var>268455608U</var>,	<i>// CLE_U_D</i></td></tr>
<tr><th id="2334">2334</th><td>    <var>268456978U</var>,	<i>// CLE_U_H</i></td></tr>
<tr><th id="2335">2335</th><td>    <var>268461423U</var>,	<i>// CLE_U_W</i></td></tr>
<tr><th id="2336">2336</th><td>    <var>22913U</var>,	<i>// CLO</i></td></tr>
<tr><th id="2337">2337</th><td>    <var>22913U</var>,	<i>// CLO_MM</i></td></tr>
<tr><th id="2338">2338</th><td>    <var>22913U</var>,	<i>// CLO_MMR6</i></td></tr>
<tr><th id="2339">2339</th><td>    <var>22913U</var>,	<i>// CLO_R6</i></td></tr>
<tr><th id="2340">2340</th><td>    <var>268453022U</var>,	<i>// CLTI_S_B</i></td></tr>
<tr><th id="2341">2341</th><td>    <var>268455179U</var>,	<i>// CLTI_S_D</i></td></tr>
<tr><th id="2342">2342</th><td>    <var>268456728U</var>,	<i>// CLTI_S_H</i></td></tr>
<tr><th id="2343">2343</th><td>    <var>268460993U</var>,	<i>// CLTI_S_W</i></td></tr>
<tr><th id="2344">2344</th><td>    <var>268453237U</var>,	<i>// CLTI_U_B</i></td></tr>
<tr><th id="2345">2345</th><td>    <var>268455646U</var>,	<i>// CLTI_U_D</i></td></tr>
<tr><th id="2346">2346</th><td>    <var>268457016U</var>,	<i>// CLTI_U_H</i></td></tr>
<tr><th id="2347">2347</th><td>    <var>268461461U</var>,	<i>// CLTI_U_W</i></td></tr>
<tr><th id="2348">2348</th><td>    <var>268453090U</var>,	<i>// CLT_S_B</i></td></tr>
<tr><th id="2349">2349</th><td>    <var>268455257U</var>,	<i>// CLT_S_D</i></td></tr>
<tr><th id="2350">2350</th><td>    <var>268456816U</var>,	<i>// CLT_S_H</i></td></tr>
<tr><th id="2351">2351</th><td>    <var>268461121U</var>,	<i>// CLT_S_W</i></td></tr>
<tr><th id="2352">2352</th><td>    <var>268453317U</var>,	<i>// CLT_U_B</i></td></tr>
<tr><th id="2353">2353</th><td>    <var>268455736U</var>,	<i>// CLT_U_D</i></td></tr>
<tr><th id="2354">2354</th><td>    <var>268457106U</var>,	<i>// CLT_U_H</i></td></tr>
<tr><th id="2355">2355</th><td>    <var>268461551U</var>,	<i>// CLT_U_W</i></td></tr>
<tr><th id="2356">2356</th><td>    <var>26337U</var>,	<i>// CLZ</i></td></tr>
<tr><th id="2357">2357</th><td>    <var>26337U</var>,	<i>// CLZ_MM</i></td></tr>
<tr><th id="2358">2358</th><td>    <var>26337U</var>,	<i>// CLZ_MMR6</i></td></tr>
<tr><th id="2359">2359</th><td>    <var>26337U</var>,	<i>// CLZ_R6</i></td></tr>
<tr><th id="2360">2360</th><td>    <var>268453567U</var>,	<i>// CMPGDU_EQ_QB</i></td></tr>
<tr><th id="2361">2361</th><td>    <var>268453567U</var>,	<i>// CMPGDU_EQ_QB_MMR2</i></td></tr>
<tr><th id="2362">2362</th><td>    <var>268453472U</var>,	<i>// CMPGDU_LE_QB</i></td></tr>
<tr><th id="2363">2363</th><td>    <var>268453472U</var>,	<i>// CMPGDU_LE_QB_MMR2</i></td></tr>
<tr><th id="2364">2364</th><td>    <var>268453686U</var>,	<i>// CMPGDU_LT_QB</i></td></tr>
<tr><th id="2365">2365</th><td>    <var>268453686U</var>,	<i>// CMPGDU_LT_QB_MMR2</i></td></tr>
<tr><th id="2366">2366</th><td>    <var>268453581U</var>,	<i>// CMPGU_EQ_QB</i></td></tr>
<tr><th id="2367">2367</th><td>    <var>268453581U</var>,	<i>// CMPGU_EQ_QB_MM</i></td></tr>
<tr><th id="2368">2368</th><td>    <var>268453486U</var>,	<i>// CMPGU_LE_QB</i></td></tr>
<tr><th id="2369">2369</th><td>    <var>268453486U</var>,	<i>// CMPGU_LE_QB_MM</i></td></tr>
<tr><th id="2370">2370</th><td>    <var>268453700U</var>,	<i>// CMPGU_LT_QB</i></td></tr>
<tr><th id="2371">2371</th><td>    <var>268453700U</var>,	<i>// CMPGU_LT_QB_MM</i></td></tr>
<tr><th id="2372">2372</th><td>    <var>18138U</var>,	<i>// CMPU_EQ_QB</i></td></tr>
<tr><th id="2373">2373</th><td>    <var>18138U</var>,	<i>// CMPU_EQ_QB_MM</i></td></tr>
<tr><th id="2374">2374</th><td>    <var>18043U</var>,	<i>// CMPU_LE_QB</i></td></tr>
<tr><th id="2375">2375</th><td>    <var>18043U</var>,	<i>// CMPU_LE_QB_MM</i></td></tr>
<tr><th id="2376">2376</th><td>    <var>18257U</var>,	<i>// CMPU_LT_QB</i></td></tr>
<tr><th id="2377">2377</th><td>    <var>18257U</var>,	<i>// CMPU_LT_QB_MM</i></td></tr>
<tr><th id="2378">2378</th><td>    <var>268454449U</var>,	<i>// CMP_AF_D_MMR6</i></td></tr>
<tr><th id="2379">2379</th><td>    <var>268458933U</var>,	<i>// CMP_AF_S_MMR6</i></td></tr>
<tr><th id="2380">2380</th><td>    <var>268454888U</var>,	<i>// CMP_EQ_D</i></td></tr>
<tr><th id="2381">2381</th><td>    <var>268454888U</var>,	<i>// CMP_EQ_D_MMR6</i></td></tr>
<tr><th id="2382">2382</th><td>    <var>21940U</var>,	<i>// CMP_EQ_PH</i></td></tr>
<tr><th id="2383">2383</th><td>    <var>21940U</var>,	<i>// CMP_EQ_PH_MM</i></td></tr>
<tr><th id="2384">2384</th><td>    <var>268459137U</var>,	<i>// CMP_EQ_S</i></td></tr>
<tr><th id="2385">2385</th><td>    <var>268459137U</var>,	<i>// CMP_EQ_S_MMR6</i></td></tr>
<tr><th id="2386">2386</th><td>    <var>268454449U</var>,	<i>// CMP_F_D</i></td></tr>
<tr><th id="2387">2387</th><td>    <var>268458933U</var>,	<i>// CMP_F_S</i></td></tr>
<tr><th id="2388">2388</th><td>    <var>268454293U</var>,	<i>// CMP_LE_D</i></td></tr>
<tr><th id="2389">2389</th><td>    <var>268454293U</var>,	<i>// CMP_LE_D_MMR6</i></td></tr>
<tr><th id="2390">2390</th><td>    <var>21836U</var>,	<i>// CMP_LE_PH</i></td></tr>
<tr><th id="2391">2391</th><td>    <var>21836U</var>,	<i>// CMP_LE_PH_MM</i></td></tr>
<tr><th id="2392">2392</th><td>    <var>268458854U</var>,	<i>// CMP_LE_S</i></td></tr>
<tr><th id="2393">2393</th><td>    <var>268458854U</var>,	<i>// CMP_LE_S_MMR6</i></td></tr>
<tr><th id="2394">2394</th><td>    <var>268455379U</var>,	<i>// CMP_LT_D</i></td></tr>
<tr><th id="2395">2395</th><td>    <var>268455379U</var>,	<i>// CMP_LT_D_MMR6</i></td></tr>
<tr><th id="2396">2396</th><td>    <var>22109U</var>,	<i>// CMP_LT_PH</i></td></tr>
<tr><th id="2397">2397</th><td>    <var>22109U</var>,	<i>// CMP_LT_PH_MM</i></td></tr>
<tr><th id="2398">2398</th><td>    <var>268459242U</var>,	<i>// CMP_LT_S</i></td></tr>
<tr><th id="2399">2399</th><td>    <var>268459242U</var>,	<i>// CMP_LT_S_MMR6</i></td></tr>
<tr><th id="2400">2400</th><td>    <var>268454467U</var>,	<i>// CMP_SAF_D</i></td></tr>
<tr><th id="2401">2401</th><td>    <var>268454467U</var>,	<i>// CMP_SAF_D_MMR6</i></td></tr>
<tr><th id="2402">2402</th><td>    <var>268458943U</var>,	<i>// CMP_SAF_S</i></td></tr>
<tr><th id="2403">2403</th><td>    <var>268458943U</var>,	<i>// CMP_SAF_S_MMR6</i></td></tr>
<tr><th id="2404">2404</th><td>    <var>268454915U</var>,	<i>// CMP_SEQ_D</i></td></tr>
<tr><th id="2405">2405</th><td>    <var>268454915U</var>,	<i>// CMP_SEQ_D_MMR6</i></td></tr>
<tr><th id="2406">2406</th><td>    <var>268459156U</var>,	<i>// CMP_SEQ_S</i></td></tr>
<tr><th id="2407">2407</th><td>    <var>268459156U</var>,	<i>// CMP_SEQ_S_MMR6</i></td></tr>
<tr><th id="2408">2408</th><td>    <var>268454330U</var>,	<i>// CMP_SLE_D</i></td></tr>
<tr><th id="2409">2409</th><td>    <var>268454330U</var>,	<i>// CMP_SLE_D_MMR6</i></td></tr>
<tr><th id="2410">2410</th><td>    <var>268458883U</var>,	<i>// CMP_SLE_S</i></td></tr>
<tr><th id="2411">2411</th><td>    <var>268458883U</var>,	<i>// CMP_SLE_S_MMR6</i></td></tr>
<tr><th id="2412">2412</th><td>    <var>268455406U</var>,	<i>// CMP_SLT_D</i></td></tr>
<tr><th id="2413">2413</th><td>    <var>268455406U</var>,	<i>// CMP_SLT_D_MMR6</i></td></tr>
<tr><th id="2414">2414</th><td>    <var>268459261U</var>,	<i>// CMP_SLT_S</i></td></tr>
<tr><th id="2415">2415</th><td>    <var>268459261U</var>,	<i>// CMP_SLT_S_MMR6</i></td></tr>
<tr><th id="2416">2416</th><td>    <var>268454963U</var>,	<i>// CMP_SUEQ_D</i></td></tr>
<tr><th id="2417">2417</th><td>    <var>268454963U</var>,	<i>// CMP_SUEQ_D_MMR6</i></td></tr>
<tr><th id="2418">2418</th><td>    <var>268459187U</var>,	<i>// CMP_SUEQ_S</i></td></tr>
<tr><th id="2419">2419</th><td>    <var>268459187U</var>,	<i>// CMP_SUEQ_S_MMR6</i></td></tr>
<tr><th id="2420">2420</th><td>    <var>268454378U</var>,	<i>// CMP_SULE_D</i></td></tr>
<tr><th id="2421">2421</th><td>    <var>268454378U</var>,	<i>// CMP_SULE_D_MMR6</i></td></tr>
<tr><th id="2422">2422</th><td>    <var>268458914U</var>,	<i>// CMP_SULE_S</i></td></tr>
<tr><th id="2423">2423</th><td>    <var>268458914U</var>,	<i>// CMP_SULE_S_MMR6</i></td></tr>
<tr><th id="2424">2424</th><td>    <var>268455454U</var>,	<i>// CMP_SULT_D</i></td></tr>
<tr><th id="2425">2425</th><td>    <var>268455454U</var>,	<i>// CMP_SULT_D_MMR6</i></td></tr>
<tr><th id="2426">2426</th><td>    <var>268459292U</var>,	<i>// CMP_SULT_S</i></td></tr>
<tr><th id="2427">2427</th><td>    <var>268459292U</var>,	<i>// CMP_SULT_S_MMR6</i></td></tr>
<tr><th id="2428">2428</th><td>    <var>268454836U</var>,	<i>// CMP_SUN_D</i></td></tr>
<tr><th id="2429">2429</th><td>    <var>268454836U</var>,	<i>// CMP_SUN_D_MMR6</i></td></tr>
<tr><th id="2430">2430</th><td>    <var>268459101U</var>,	<i>// CMP_SUN_S</i></td></tr>
<tr><th id="2431">2431</th><td>    <var>268459101U</var>,	<i>// CMP_SUN_S_MMR6</i></td></tr>
<tr><th id="2432">2432</th><td>    <var>268454943U</var>,	<i>// CMP_UEQ_D</i></td></tr>
<tr><th id="2433">2433</th><td>    <var>268454943U</var>,	<i>// CMP_UEQ_D_MMR6</i></td></tr>
<tr><th id="2434">2434</th><td>    <var>268459176U</var>,	<i>// CMP_UEQ_S</i></td></tr>
<tr><th id="2435">2435</th><td>    <var>268459176U</var>,	<i>// CMP_UEQ_S_MMR6</i></td></tr>
<tr><th id="2436">2436</th><td>    <var>268454358U</var>,	<i>// CMP_ULE_D</i></td></tr>
<tr><th id="2437">2437</th><td>    <var>268454358U</var>,	<i>// CMP_ULE_D_MMR6</i></td></tr>
<tr><th id="2438">2438</th><td>    <var>268458903U</var>,	<i>// CMP_ULE_S</i></td></tr>
<tr><th id="2439">2439</th><td>    <var>268458903U</var>,	<i>// CMP_ULE_S_MMR6</i></td></tr>
<tr><th id="2440">2440</th><td>    <var>268455434U</var>,	<i>// CMP_ULT_D</i></td></tr>
<tr><th id="2441">2441</th><td>    <var>268455434U</var>,	<i>// CMP_ULT_D_MMR6</i></td></tr>
<tr><th id="2442">2442</th><td>    <var>268459281U</var>,	<i>// CMP_ULT_S</i></td></tr>
<tr><th id="2443">2443</th><td>    <var>268459281U</var>,	<i>// CMP_ULT_S_MMR6</i></td></tr>
<tr><th id="2444">2444</th><td>    <var>268454818U</var>,	<i>// CMP_UN_D</i></td></tr>
<tr><th id="2445">2445</th><td>    <var>268454818U</var>,	<i>// CMP_UN_D_MMR6</i></td></tr>
<tr><th id="2446">2446</th><td>    <var>268459091U</var>,	<i>// CMP_UN_S</i></td></tr>
<tr><th id="2447">2447</th><td>    <var>268459091U</var>,	<i>// CMP_UN_S_MMR6</i></td></tr>
<tr><th id="2448">2448</th><td>    <var>2684372233U</var>,	<i>// COPY_S_B</i></td></tr>
<tr><th id="2449">2449</th><td>    <var>2684374422U</var>,	<i>// COPY_S_D</i></td></tr>
<tr><th id="2450">2450</th><td>    <var>2684375970U</var>,	<i>// COPY_S_H</i></td></tr>
<tr><th id="2451">2451</th><td>    <var>2684380297U</var>,	<i>// COPY_S_W</i></td></tr>
<tr><th id="2452">2452</th><td>    <var>2684372448U</var>,	<i>// COPY_U_B</i></td></tr>
<tr><th id="2453">2453</th><td>    <var>2684376237U</var>,	<i>// COPY_U_H</i></td></tr>
<tr><th id="2454">2454</th><td>    <var>2684380704U</var>,	<i>// COPY_U_W</i></td></tr>
<tr><th id="2455">2455</th><td>    <var>268453411U</var>,	<i>// CRC32B</i></td></tr>
<tr><th id="2456">2456</th><td>    <var>268453419U</var>,	<i>// CRC32CB</i></td></tr>
<tr><th id="2457">2457</th><td>    <var>268455959U</var>,	<i>// CRC32CD</i></td></tr>
<tr><th id="2458">2458</th><td>    <var>268457220U</var>,	<i>// CRC32CH</i></td></tr>
<tr><th id="2459">2459</th><td>    <var>268461700U</var>,	<i>// CRC32CW</i></td></tr>
<tr><th id="2460">2460</th><td>    <var>268455945U</var>,	<i>// CRC32D</i></td></tr>
<tr><th id="2461">2461</th><td>    <var>268457200U</var>,	<i>// CRC32H</i></td></tr>
<tr><th id="2462">2462</th><td>    <var>268461692U</var>,	<i>// CRC32W</i></td></tr>
<tr><th id="2463">2463</th><td>    <var>8962173U</var>,	<i>// CTC1</i></td></tr>
<tr><th id="2464">2464</th><td>    <var>8962173U</var>,	<i>// CTC1_MM</i></td></tr>
<tr><th id="2465">2465</th><td>    <var>8962389U</var>,	<i>// CTC2_MM</i></td></tr>
<tr><th id="2466">2466</th><td>    <var>17121U</var>,	<i>// CTCMSA</i></td></tr>
<tr><th id="2467">2467</th><td>    <var>23363U</var>,	<i>// CVT_D32_S</i></td></tr>
<tr><th id="2468">2468</th><td>    <var>23363U</var>,	<i>// CVT_D32_S_MM</i></td></tr>
<tr><th id="2469">2469</th><td>    <var>24662U</var>,	<i>// CVT_D32_W</i></td></tr>
<tr><th id="2470">2470</th><td>    <var>24662U</var>,	<i>// CVT_D32_W_MM</i></td></tr>
<tr><th id="2471">2471</th><td>    <var>22493U</var>,	<i>// CVT_D64_L</i></td></tr>
<tr><th id="2472">2472</th><td>    <var>23363U</var>,	<i>// CVT_D64_S</i></td></tr>
<tr><th id="2473">2473</th><td>    <var>23363U</var>,	<i>// CVT_D64_S_MM</i></td></tr>
<tr><th id="2474">2474</th><td>    <var>24662U</var>,	<i>// CVT_D64_W</i></td></tr>
<tr><th id="2475">2475</th><td>    <var>24662U</var>,	<i>// CVT_D64_W_MM</i></td></tr>
<tr><th id="2476">2476</th><td>    <var>22493U</var>,	<i>// CVT_D_L_MMR6</i></td></tr>
<tr><th id="2477">2477</th><td>    <var>19256U</var>,	<i>// CVT_L_D64</i></td></tr>
<tr><th id="2478">2478</th><td>    <var>19256U</var>,	<i>// CVT_L_D64_MM</i></td></tr>
<tr><th id="2479">2479</th><td>    <var>19256U</var>,	<i>// CVT_L_D_MMR6</i></td></tr>
<tr><th id="2480">2480</th><td>    <var>23588U</var>,	<i>// CVT_L_S</i></td></tr>
<tr><th id="2481">2481</th><td>    <var>23588U</var>,	<i>// CVT_L_S_MM</i></td></tr>
<tr><th id="2482">2482</th><td>    <var>23588U</var>,	<i>// CVT_L_S_MMR6</i></td></tr>
<tr><th id="2483">2483</th><td>    <var>26258U</var>,	<i>// CVT_PS_PW64</i></td></tr>
<tr><th id="2484">2484</th><td>    <var>268459206U</var>,	<i>// CVT_PS_S64</i></td></tr>
<tr><th id="2485">2485</th><td>    <var>24089U</var>,	<i>// CVT_PW_PS64</i></td></tr>
<tr><th id="2486">2486</th><td>    <var>19603U</var>,	<i>// CVT_S_D32</i></td></tr>
<tr><th id="2487">2487</th><td>    <var>19603U</var>,	<i>// CVT_S_D32_MM</i></td></tr>
<tr><th id="2488">2488</th><td>    <var>19603U</var>,	<i>// CVT_S_D64</i></td></tr>
<tr><th id="2489">2489</th><td>    <var>19603U</var>,	<i>// CVT_S_D64_MM</i></td></tr>
<tr><th id="2490">2490</th><td>    <var>22502U</var>,	<i>// CVT_S_L</i></td></tr>
<tr><th id="2491">2491</th><td>    <var>22502U</var>,	<i>// CVT_S_L_MMR6</i></td></tr>
<tr><th id="2492">2492</th><td>    <var>22747U</var>,	<i>// CVT_S_PL64</i></td></tr>
<tr><th id="2493">2493</th><td>    <var>24353U</var>,	<i>// CVT_S_PU64</i></td></tr>
<tr><th id="2494">2494</th><td>    <var>25417U</var>,	<i>// CVT_S_W</i></td></tr>
<tr><th id="2495">2495</th><td>    <var>25417U</var>,	<i>// CVT_S_W_MM</i></td></tr>
<tr><th id="2496">2496</th><td>    <var>25417U</var>,	<i>// CVT_S_W_MMR6</i></td></tr>
<tr><th id="2497">2497</th><td>    <var>20431U</var>,	<i>// CVT_W_D32</i></td></tr>
<tr><th id="2498">2498</th><td>    <var>20431U</var>,	<i>// CVT_W_D32_MM</i></td></tr>
<tr><th id="2499">2499</th><td>    <var>20431U</var>,	<i>// CVT_W_D64</i></td></tr>
<tr><th id="2500">2500</th><td>    <var>20431U</var>,	<i>// CVT_W_D64_MM</i></td></tr>
<tr><th id="2501">2501</th><td>    <var>23930U</var>,	<i>// CVT_W_S</i></td></tr>
<tr><th id="2502">2502</th><td>    <var>23930U</var>,	<i>// CVT_W_S_MM</i></td></tr>
<tr><th id="2503">2503</th><td>    <var>23930U</var>,	<i>// CVT_W_S_MMR6</i></td></tr>
<tr><th id="2504">2504</th><td>    <var>268454880U</var>,	<i>// C_EQ_D32</i></td></tr>
<tr><th id="2505">2505</th><td>    <var>268454880U</var>,	<i>// C_EQ_D32_MM</i></td></tr>
<tr><th id="2506">2506</th><td>    <var>268454880U</var>,	<i>// C_EQ_D64</i></td></tr>
<tr><th id="2507">2507</th><td>    <var>268454880U</var>,	<i>// C_EQ_D64_MM</i></td></tr>
<tr><th id="2508">2508</th><td>    <var>268459129U</var>,	<i>// C_EQ_S</i></td></tr>
<tr><th id="2509">2509</th><td>    <var>268459129U</var>,	<i>// C_EQ_S_MM</i></td></tr>
<tr><th id="2510">2510</th><td>    <var>268454442U</var>,	<i>// C_F_D32</i></td></tr>
<tr><th id="2511">2511</th><td>    <var>268454442U</var>,	<i>// C_F_D32_MM</i></td></tr>
<tr><th id="2512">2512</th><td>    <var>268454442U</var>,	<i>// C_F_D64</i></td></tr>
<tr><th id="2513">2513</th><td>    <var>268454442U</var>,	<i>// C_F_D64_MM</i></td></tr>
<tr><th id="2514">2514</th><td>    <var>268458926U</var>,	<i>// C_F_S</i></td></tr>
<tr><th id="2515">2515</th><td>    <var>268458926U</var>,	<i>// C_F_S_MM</i></td></tr>
<tr><th id="2516">2516</th><td>    <var>268454285U</var>,	<i>// C_LE_D32</i></td></tr>
<tr><th id="2517">2517</th><td>    <var>268454285U</var>,	<i>// C_LE_D32_MM</i></td></tr>
<tr><th id="2518">2518</th><td>    <var>268454285U</var>,	<i>// C_LE_D64</i></td></tr>
<tr><th id="2519">2519</th><td>    <var>268454285U</var>,	<i>// C_LE_D64_MM</i></td></tr>
<tr><th id="2520">2520</th><td>    <var>268458846U</var>,	<i>// C_LE_S</i></td></tr>
<tr><th id="2521">2521</th><td>    <var>268458846U</var>,	<i>// C_LE_S_MM</i></td></tr>
<tr><th id="2522">2522</th><td>    <var>268455371U</var>,	<i>// C_LT_D32</i></td></tr>
<tr><th id="2523">2523</th><td>    <var>268455371U</var>,	<i>// C_LT_D32_MM</i></td></tr>
<tr><th id="2524">2524</th><td>    <var>268455371U</var>,	<i>// C_LT_D64</i></td></tr>
<tr><th id="2525">2525</th><td>    <var>268455371U</var>,	<i>// C_LT_D64_MM</i></td></tr>
<tr><th id="2526">2526</th><td>    <var>268459234U</var>,	<i>// C_LT_S</i></td></tr>
<tr><th id="2527">2527</th><td>    <var>268459234U</var>,	<i>// C_LT_S_MM</i></td></tr>
<tr><th id="2528">2528</th><td>    <var>268454276U</var>,	<i>// C_NGE_D32</i></td></tr>
<tr><th id="2529">2529</th><td>    <var>268454276U</var>,	<i>// C_NGE_D32_MM</i></td></tr>
<tr><th id="2530">2530</th><td>    <var>268454276U</var>,	<i>// C_NGE_D64</i></td></tr>
<tr><th id="2531">2531</th><td>    <var>268454276U</var>,	<i>// C_NGE_D64_MM</i></td></tr>
<tr><th id="2532">2532</th><td>    <var>268458837U</var>,	<i>// C_NGE_S</i></td></tr>
<tr><th id="2533">2533</th><td>    <var>268458837U</var>,	<i>// C_NGE_S_MM</i></td></tr>
<tr><th id="2534">2534</th><td>    <var>268454311U</var>,	<i>// C_NGLE_D32</i></td></tr>
<tr><th id="2535">2535</th><td>    <var>268454311U</var>,	<i>// C_NGLE_D32_MM</i></td></tr>
<tr><th id="2536">2536</th><td>    <var>268454311U</var>,	<i>// C_NGLE_D64</i></td></tr>
<tr><th id="2537">2537</th><td>    <var>268454311U</var>,	<i>// C_NGLE_D64_MM</i></td></tr>
<tr><th id="2538">2538</th><td>    <var>268458864U</var>,	<i>// C_NGLE_S</i></td></tr>
<tr><th id="2539">2539</th><td>    <var>268458864U</var>,	<i>// C_NGLE_S_MM</i></td></tr>
<tr><th id="2540">2540</th><td>    <var>268454728U</var>,	<i>// C_NGL_D32</i></td></tr>
<tr><th id="2541">2541</th><td>    <var>268454728U</var>,	<i>// C_NGL_D32_MM</i></td></tr>
<tr><th id="2542">2542</th><td>    <var>268454728U</var>,	<i>// C_NGL_D64</i></td></tr>
<tr><th id="2543">2543</th><td>    <var>268454728U</var>,	<i>// C_NGL_D64_MM</i></td></tr>
<tr><th id="2544">2544</th><td>    <var>268459060U</var>,	<i>// C_NGL_S</i></td></tr>
<tr><th id="2545">2545</th><td>    <var>268459060U</var>,	<i>// C_NGL_S_MM</i></td></tr>
<tr><th id="2546">2546</th><td>    <var>268455362U</var>,	<i>// C_NGT_D32</i></td></tr>
<tr><th id="2547">2547</th><td>    <var>268455362U</var>,	<i>// C_NGT_D32_MM</i></td></tr>
<tr><th id="2548">2548</th><td>    <var>268455362U</var>,	<i>// C_NGT_D64</i></td></tr>
<tr><th id="2549">2549</th><td>    <var>268455362U</var>,	<i>// C_NGT_D64_MM</i></td></tr>
<tr><th id="2550">2550</th><td>    <var>268459225U</var>,	<i>// C_NGT_S</i></td></tr>
<tr><th id="2551">2551</th><td>    <var>268459225U</var>,	<i>// C_NGT_S_MM</i></td></tr>
<tr><th id="2552">2552</th><td>    <var>268454321U</var>,	<i>// C_OLE_D32</i></td></tr>
<tr><th id="2553">2553</th><td>    <var>268454321U</var>,	<i>// C_OLE_D32_MM</i></td></tr>
<tr><th id="2554">2554</th><td>    <var>268454321U</var>,	<i>// C_OLE_D64</i></td></tr>
<tr><th id="2555">2555</th><td>    <var>268454321U</var>,	<i>// C_OLE_D64_MM</i></td></tr>
<tr><th id="2556">2556</th><td>    <var>268458874U</var>,	<i>// C_OLE_S</i></td></tr>
<tr><th id="2557">2557</th><td>    <var>268458874U</var>,	<i>// C_OLE_S_MM</i></td></tr>
<tr><th id="2558">2558</th><td>    <var>268455397U</var>,	<i>// C_OLT_D32</i></td></tr>
<tr><th id="2559">2559</th><td>    <var>268455397U</var>,	<i>// C_OLT_D32_MM</i></td></tr>
<tr><th id="2560">2560</th><td>    <var>268455397U</var>,	<i>// C_OLT_D64</i></td></tr>
<tr><th id="2561">2561</th><td>    <var>268455397U</var>,	<i>// C_OLT_D64_MM</i></td></tr>
<tr><th id="2562">2562</th><td>    <var>268459252U</var>,	<i>// C_OLT_S</i></td></tr>
<tr><th id="2563">2563</th><td>    <var>268459252U</var>,	<i>// C_OLT_S_MM</i></td></tr>
<tr><th id="2564">2564</th><td>    <var>268454906U</var>,	<i>// C_SEQ_D32</i></td></tr>
<tr><th id="2565">2565</th><td>    <var>268454906U</var>,	<i>// C_SEQ_D32_MM</i></td></tr>
<tr><th id="2566">2566</th><td>    <var>268454906U</var>,	<i>// C_SEQ_D64</i></td></tr>
<tr><th id="2567">2567</th><td>    <var>268454906U</var>,	<i>// C_SEQ_D64_MM</i></td></tr>
<tr><th id="2568">2568</th><td>    <var>268459147U</var>,	<i>// C_SEQ_S</i></td></tr>
<tr><th id="2569">2569</th><td>    <var>268459147U</var>,	<i>// C_SEQ_S_MM</i></td></tr>
<tr><th id="2570">2570</th><td>    <var>268454512U</var>,	<i>// C_SF_D32</i></td></tr>
<tr><th id="2571">2571</th><td>    <var>268454512U</var>,	<i>// C_SF_D32_MM</i></td></tr>
<tr><th id="2572">2572</th><td>    <var>268454512U</var>,	<i>// C_SF_D64</i></td></tr>
<tr><th id="2573">2573</th><td>    <var>268454512U</var>,	<i>// C_SF_D64_MM</i></td></tr>
<tr><th id="2574">2574</th><td>    <var>268458972U</var>,	<i>// C_SF_S</i></td></tr>
<tr><th id="2575">2575</th><td>    <var>268458972U</var>,	<i>// C_SF_S_MM</i></td></tr>
<tr><th id="2576">2576</th><td>    <var>268454934U</var>,	<i>// C_UEQ_D32</i></td></tr>
<tr><th id="2577">2577</th><td>    <var>268454934U</var>,	<i>// C_UEQ_D32_MM</i></td></tr>
<tr><th id="2578">2578</th><td>    <var>268454934U</var>,	<i>// C_UEQ_D64</i></td></tr>
<tr><th id="2579">2579</th><td>    <var>268454934U</var>,	<i>// C_UEQ_D64_MM</i></td></tr>
<tr><th id="2580">2580</th><td>    <var>268459167U</var>,	<i>// C_UEQ_S</i></td></tr>
<tr><th id="2581">2581</th><td>    <var>268459167U</var>,	<i>// C_UEQ_S_MM</i></td></tr>
<tr><th id="2582">2582</th><td>    <var>268454349U</var>,	<i>// C_ULE_D32</i></td></tr>
<tr><th id="2583">2583</th><td>    <var>268454349U</var>,	<i>// C_ULE_D32_MM</i></td></tr>
<tr><th id="2584">2584</th><td>    <var>268454349U</var>,	<i>// C_ULE_D64</i></td></tr>
<tr><th id="2585">2585</th><td>    <var>268454349U</var>,	<i>// C_ULE_D64_MM</i></td></tr>
<tr><th id="2586">2586</th><td>    <var>268458894U</var>,	<i>// C_ULE_S</i></td></tr>
<tr><th id="2587">2587</th><td>    <var>268458894U</var>,	<i>// C_ULE_S_MM</i></td></tr>
<tr><th id="2588">2588</th><td>    <var>268455425U</var>,	<i>// C_ULT_D32</i></td></tr>
<tr><th id="2589">2589</th><td>    <var>268455425U</var>,	<i>// C_ULT_D32_MM</i></td></tr>
<tr><th id="2590">2590</th><td>    <var>268455425U</var>,	<i>// C_ULT_D64</i></td></tr>
<tr><th id="2591">2591</th><td>    <var>268455425U</var>,	<i>// C_ULT_D64_MM</i></td></tr>
<tr><th id="2592">2592</th><td>    <var>268459272U</var>,	<i>// C_ULT_S</i></td></tr>
<tr><th id="2593">2593</th><td>    <var>268459272U</var>,	<i>// C_ULT_S_MM</i></td></tr>
<tr><th id="2594">2594</th><td>    <var>268454810U</var>,	<i>// C_UN_D32</i></td></tr>
<tr><th id="2595">2595</th><td>    <var>268454810U</var>,	<i>// C_UN_D32_MM</i></td></tr>
<tr><th id="2596">2596</th><td>    <var>268454810U</var>,	<i>// C_UN_D64</i></td></tr>
<tr><th id="2597">2597</th><td>    <var>268454810U</var>,	<i>// C_UN_D64_MM</i></td></tr>
<tr><th id="2598">2598</th><td>    <var>268459083U</var>,	<i>// C_UN_S</i></td></tr>
<tr><th id="2599">2599</th><td>    <var>268459083U</var>,	<i>// C_UN_S_MM</i></td></tr>
<tr><th id="2600">2600</th><td>    <var>22984U</var>,	<i>// CmpRxRy16</i></td></tr>
<tr><th id="2601">2601</th><td>    <var>2952812433U</var>,	<i>// CmpiRxImm16</i></td></tr>
<tr><th id="2602">2602</th><td>    <var>22417U</var>,	<i>// CmpiRxImmX16</i></td></tr>
<tr><th id="2603">2603</th><td>    <var>268455973U</var>,	<i>// DADD</i></td></tr>
<tr><th id="2604">2604</th><td>    <var>268457805U</var>,	<i>// DADDi</i></td></tr>
<tr><th id="2605">2605</th><td>    <var>268459743U</var>,	<i>// DADDiu</i></td></tr>
<tr><th id="2606">2606</th><td>    <var>268459679U</var>,	<i>// DADDu</i></td></tr>
<tr><th id="2607">2607</th><td>    <var>268457836U</var>,	<i>// DAHI</i></td></tr>
<tr><th id="2608">2608</th><td>    <var>268458354U</var>,	<i>// DALIGN</i></td></tr>
<tr><th id="2609">2609</th><td>    <var>268457897U</var>,	<i>// DATI</i></td></tr>
<tr><th id="2610">2610</th><td>    <var>268457915U</var>,	<i>// DAUI</i></td></tr>
<tr><th id="2611">2611</th><td>    <var>22944U</var>,	<i>// DBITSWAP</i></td></tr>
<tr><th id="2612">2612</th><td>    <var>22912U</var>,	<i>// DCLO</i></td></tr>
<tr><th id="2613">2613</th><td>    <var>22912U</var>,	<i>// DCLO_R6</i></td></tr>
<tr><th id="2614">2614</th><td>    <var>26336U</var>,	<i>// DCLZ</i></td></tr>
<tr><th id="2615">2615</th><td>    <var>26336U</var>,	<i>// DCLZ_R6</i></td></tr>
<tr><th id="2616">2616</th><td>    <var>268459963U</var>,	<i>// DDIV</i></td></tr>
<tr><th id="2617">2617</th><td>    <var>268459871U</var>,	<i>// DDIVU</i></td></tr>
<tr><th id="2618">2618</th><td>    <var>10614U</var>,	<i>// DERET</i></td></tr>
<tr><th id="2619">2619</th><td>    <var>10614U</var>,	<i>// DERET_MM</i></td></tr>
<tr><th id="2620">2620</th><td>    <var>10614U</var>,	<i>// DERET_MMR6</i></td></tr>
<tr><th id="2621">2621</th><td>    <var>268459647U</var>,	<i>// DEXT</i></td></tr>
<tr><th id="2622">2622</th><td>    <var>268462038U</var>,	<i>// DEXT64_32</i></td></tr>
<tr><th id="2623">2623</th><td>    <var>268458329U</var>,	<i>// DEXTM</i></td></tr>
<tr><th id="2624">2624</th><td>    <var>268459864U</var>,	<i>// DEXTU</i></td></tr>
<tr><th id="2625">2625</th><td>    <var>284496U</var>,	<i>// DI</i></td></tr>
<tr><th id="2626">2626</th><td>    <var>268459465U</var>,	<i>// DINS</i></td></tr>
<tr><th id="2627">2627</th><td>    <var>268458322U</var>,	<i>// DINSM</i></td></tr>
<tr><th id="2628">2628</th><td>    <var>268459819U</var>,	<i>// DINSU</i></td></tr>
<tr><th id="2629">2629</th><td>    <var>268459964U</var>,	<i>// DIV</i></td></tr>
<tr><th id="2630">2630</th><td>    <var>268459872U</var>,	<i>// DIVU</i></td></tr>
<tr><th id="2631">2631</th><td>    <var>268459872U</var>,	<i>// DIVU_MMR6</i></td></tr>
<tr><th id="2632">2632</th><td>    <var>268459964U</var>,	<i>// DIV_MMR6</i></td></tr>
<tr><th id="2633">2633</th><td>    <var>268453111U</var>,	<i>// DIV_S_B</i></td></tr>
<tr><th id="2634">2634</th><td>    <var>268455300U</var>,	<i>// DIV_S_D</i></td></tr>
<tr><th id="2635">2635</th><td>    <var>268456837U</var>,	<i>// DIV_S_H</i></td></tr>
<tr><th id="2636">2636</th><td>    <var>268461164U</var>,	<i>// DIV_S_W</i></td></tr>
<tr><th id="2637">2637</th><td>    <var>268453326U</var>,	<i>// DIV_U_B</i></td></tr>
<tr><th id="2638">2638</th><td>    <var>268455767U</var>,	<i>// DIV_U_D</i></td></tr>
<tr><th id="2639">2639</th><td>    <var>268457115U</var>,	<i>// DIV_U_H</i></td></tr>
<tr><th id="2640">2640</th><td>    <var>268461582U</var>,	<i>// DIV_U_W</i></td></tr>
<tr><th id="2641">2641</th><td>    <var>284496U</var>,	<i>// DI_MM</i></td></tr>
<tr><th id="2642">2642</th><td>    <var>284496U</var>,	<i>// DI_MMR6</i></td></tr>
<tr><th id="2643">2643</th><td>    <var>268452563U</var>,	<i>// DLSA</i></td></tr>
<tr><th id="2644">2644</th><td>    <var>268452563U</var>,	<i>// DLSA_R6</i></td></tr>
<tr><th id="2645">2645</th><td>    <var>268451841U</var>,	<i>// DMFC0</i></td></tr>
<tr><th id="2646">2646</th><td>    <var>16488U</var>,	<i>// DMFC1</i></td></tr>
<tr><th id="2647">2647</th><td>    <var>268452160U</var>,	<i>// DMFC2</i></td></tr>
<tr><th id="2648">2648</th><td>    <var>100680000U</var>,	<i>// DMFC2_OCTEON</i></td></tr>
<tr><th id="2649">2649</th><td>    <var>268451848U</var>,	<i>// DMFGC0</i></td></tr>
<tr><th id="2650">2650</th><td>    <var>268456025U</var>,	<i>// DMOD</i></td></tr>
<tr><th id="2651">2651</th><td>    <var>268459693U</var>,	<i>// DMODU</i></td></tr>
<tr><th id="2652">2652</th><td>    <var>286307U</var>,	<i>// DMT</i></td></tr>
<tr><th id="2653">2653</th><td>    <var>1376305206U</var>,	<i>// DMTC0</i></td></tr>
<tr><th id="2654">2654</th><td>    <var>8962179U</var>,	<i>// DMTC1</i></td></tr>
<tr><th id="2655">2655</th><td>    <var>1376305499U</var>,	<i>// DMTC2</i></td></tr>
<tr><th id="2656">2656</th><td>    <var>100680027U</var>,	<i>// DMTC2_OCTEON</i></td></tr>
<tr><th id="2657">2657</th><td>    <var>1376305184U</var>,	<i>// DMTGC0</i></td></tr>
<tr><th id="2658">2658</th><td>    <var>268457792U</var>,	<i>// DMUH</i></td></tr>
<tr><th id="2659">2659</th><td>    <var>268459736U</var>,	<i>// DMUHU</i></td></tr>
<tr><th id="2660">2660</th><td>    <var>268458258U</var>,	<i>// DMUL</i></td></tr>
<tr><th id="2661">2661</th><td>    <var>24156U</var>,	<i>// DMULT</i></td></tr>
<tr><th id="2662">2662</th><td>    <var>24400U</var>,	<i>// DMULTu</i></td></tr>
<tr><th id="2663">2663</th><td>    <var>268459780U</var>,	<i>// DMULU</i></td></tr>
<tr><th id="2664">2664</th><td>    <var>268458258U</var>,	<i>// DMUL_R6</i></td></tr>
<tr><th id="2665">2665</th><td>    <var>268455208U</var>,	<i>// DOTP_S_D</i></td></tr>
<tr><th id="2666">2666</th><td>    <var>268456757U</var>,	<i>// DOTP_S_H</i></td></tr>
<tr><th id="2667">2667</th><td>    <var>268461032U</var>,	<i>// DOTP_S_W</i></td></tr>
<tr><th id="2668">2668</th><td>    <var>268455675U</var>,	<i>// DOTP_U_D</i></td></tr>
<tr><th id="2669">2669</th><td>    <var>268457045U</var>,	<i>// DOTP_U_H</i></td></tr>
<tr><th id="2670">2670</th><td>    <var>268461490U</var>,	<i>// DOTP_U_W</i></td></tr>
<tr><th id="2671">2671</th><td>    <var>285232337U</var>,	<i>// DPADD_S_D</i></td></tr>
<tr><th id="2672">2672</th><td>    <var>285233886U</var>,	<i>// DPADD_S_H</i></td></tr>
<tr><th id="2673">2673</th><td>    <var>285238151U</var>,	<i>// DPADD_S_W</i></td></tr>
<tr><th id="2674">2674</th><td>    <var>285232804U</var>,	<i>// DPADD_U_D</i></td></tr>
<tr><th id="2675">2675</th><td>    <var>285234174U</var>,	<i>// DPADD_U_H</i></td></tr>
<tr><th id="2676">2676</th><td>    <var>285238619U</var>,	<i>// DPADD_U_W</i></td></tr>
<tr><th id="2677">2677</th><td>    <var>268457644U</var>,	<i>// DPAQX_SA_W_PH</i></td></tr>
<tr><th id="2678">2678</th><td>    <var>268457644U</var>,	<i>// DPAQX_SA_W_PH_MMR2</i></td></tr>
<tr><th id="2679">2679</th><td>    <var>268457727U</var>,	<i>// DPAQX_S_W_PH</i></td></tr>
<tr><th id="2680">2680</th><td>    <var>268457727U</var>,	<i>// DPAQX_S_W_PH_MMR2</i></td></tr>
<tr><th id="2681">2681</th><td>    <var>268460492U</var>,	<i>// DPAQ_SA_L_W</i></td></tr>
<tr><th id="2682">2682</th><td>    <var>268460492U</var>,	<i>// DPAQ_SA_L_W_MM</i></td></tr>
<tr><th id="2683">2683</th><td>    <var>268457686U</var>,	<i>// DPAQ_S_W_PH</i></td></tr>
<tr><th id="2684">2684</th><td>    <var>268457686U</var>,	<i>// DPAQ_S_W_PH_MM</i></td></tr>
<tr><th id="2685">2685</th><td>    <var>268457993U</var>,	<i>// DPAU_H_QBL</i></td></tr>
<tr><th id="2686">2686</th><td>    <var>268457993U</var>,	<i>// DPAU_H_QBL_MM</i></td></tr>
<tr><th id="2687">2687</th><td>    <var>268458579U</var>,	<i>// DPAU_H_QBR</i></td></tr>
<tr><th id="2688">2688</th><td>    <var>268458579U</var>,	<i>// DPAU_H_QBR_MM</i></td></tr>
<tr><th id="2689">2689</th><td>    <var>268457765U</var>,	<i>// DPAX_W_PH</i></td></tr>
<tr><th id="2690">2690</th><td>    <var>268457765U</var>,	<i>// DPAX_W_PH_MMR2</i></td></tr>
<tr><th id="2691">2691</th><td>    <var>268457634U</var>,	<i>// DPA_W_PH</i></td></tr>
<tr><th id="2692">2692</th><td>    <var>268457634U</var>,	<i>// DPA_W_PH_MMR2</i></td></tr>
<tr><th id="2693">2693</th><td>    <var>22989U</var>,	<i>// DPOP</i></td></tr>
<tr><th id="2694">2694</th><td>    <var>268457659U</var>,	<i>// DPSQX_SA_W_PH</i></td></tr>
<tr><th id="2695">2695</th><td>    <var>268457659U</var>,	<i>// DPSQX_SA_W_PH_MMR2</i></td></tr>
<tr><th id="2696">2696</th><td>    <var>268457741U</var>,	<i>// DPSQX_S_W_PH</i></td></tr>
<tr><th id="2697">2697</th><td>    <var>268457741U</var>,	<i>// DPSQX_S_W_PH_MMR2</i></td></tr>
<tr><th id="2698">2698</th><td>    <var>268460505U</var>,	<i>// DPSQ_SA_L_W</i></td></tr>
<tr><th id="2699">2699</th><td>    <var>268460505U</var>,	<i>// DPSQ_SA_L_W_MM</i></td></tr>
<tr><th id="2700">2700</th><td>    <var>268457714U</var>,	<i>// DPSQ_S_W_PH</i></td></tr>
<tr><th id="2701">2701</th><td>    <var>268457714U</var>,	<i>// DPSQ_S_W_PH_MM</i></td></tr>
<tr><th id="2702">2702</th><td>    <var>285232304U</var>,	<i>// DPSUB_S_D</i></td></tr>
<tr><th id="2703">2703</th><td>    <var>285233865U</var>,	<i>// DPSUB_S_H</i></td></tr>
<tr><th id="2704">2704</th><td>    <var>285238118U</var>,	<i>// DPSUB_S_W</i></td></tr>
<tr><th id="2705">2705</th><td>    <var>285232771U</var>,	<i>// DPSUB_U_D</i></td></tr>
<tr><th id="2706">2706</th><td>    <var>285234153U</var>,	<i>// DPSUB_U_H</i></td></tr>
<tr><th id="2707">2707</th><td>    <var>285238586U</var>,	<i>// DPSUB_U_W</i></td></tr>
<tr><th id="2708">2708</th><td>    <var>268458005U</var>,	<i>// DPSU_H_QBL</i></td></tr>
<tr><th id="2709">2709</th><td>    <var>268458005U</var>,	<i>// DPSU_H_QBL_MM</i></td></tr>
<tr><th id="2710">2710</th><td>    <var>268458591U</var>,	<i>// DPSU_H_QBR</i></td></tr>
<tr><th id="2711">2711</th><td>    <var>268458591U</var>,	<i>// DPSU_H_QBR_MM</i></td></tr>
<tr><th id="2712">2712</th><td>    <var>268457776U</var>,	<i>// DPSX_W_PH</i></td></tr>
<tr><th id="2713">2713</th><td>    <var>268457776U</var>,	<i>// DPSX_W_PH_MMR2</i></td></tr>
<tr><th id="2714">2714</th><td>    <var>268457755U</var>,	<i>// DPS_W_PH</i></td></tr>
<tr><th id="2715">2715</th><td>    <var>268457755U</var>,	<i>// DPS_W_PH_MMR2</i></td></tr>
<tr><th id="2716">2716</th><td>    <var>268458764U</var>,	<i>// DROTR</i></td></tr>
<tr><th id="2717">2717</th><td>    <var>268452117U</var>,	<i>// DROTR32</i></td></tr>
<tr><th id="2718">2718</th><td>    <var>268460007U</var>,	<i>// DROTRV</i></td></tr>
<tr><th id="2719">2719</th><td>    <var>21752U</var>,	<i>// DSBH</i></td></tr>
<tr><th id="2720">2720</th><td>    <var>26407U</var>,	<i>// DSDIV</i></td></tr>
<tr><th id="2721">2721</th><td>    <var>20529U</var>,	<i>// DSHD</i></td></tr>
<tr><th id="2722">2722</th><td>    <var>268458191U</var>,	<i>// DSLL</i></td></tr>
<tr><th id="2723">2723</th><td>    <var>268452087U</var>,	<i>// DSLL32</i></td></tr>
<tr><th id="2724">2724</th><td>    <var>3221248207U</var>,	<i>// DSLL64_32</i></td></tr>
<tr><th id="2725">2725</th><td>    <var>268459969U</var>,	<i>// DSLLV</i></td></tr>
<tr><th id="2726">2726</th><td>    <var>268452557U</var>,	<i>// DSRA</i></td></tr>
<tr><th id="2727">2727</th><td>    <var>268452069U</var>,	<i>// DSRA32</i></td></tr>
<tr><th id="2728">2728</th><td>    <var>268459948U</var>,	<i>// DSRAV</i></td></tr>
<tr><th id="2729">2729</th><td>    <var>268458219U</var>,	<i>// DSRL</i></td></tr>
<tr><th id="2730">2730</th><td>    <var>268452095U</var>,	<i>// DSRL32</i></td></tr>
<tr><th id="2731">2731</th><td>    <var>268459976U</var>,	<i>// DSRLV</i></td></tr>
<tr><th id="2732">2732</th><td>    <var>268453801U</var>,	<i>// DSUB</i></td></tr>
<tr><th id="2733">2733</th><td>    <var>268459658U</var>,	<i>// DSUBu</i></td></tr>
<tr><th id="2734">2734</th><td>    <var>26393U</var>,	<i>// DUDIV</i></td></tr>
<tr><th id="2735">2735</th><td>    <var>285232U</var>,	<i>// DVP</i></td></tr>
<tr><th id="2736">2736</th><td>    <var>282835U</var>,	<i>// DVPE</i></td></tr>
<tr><th id="2737">2737</th><td>    <var>285232U</var>,	<i>// DVP_MMR6</i></td></tr>
<tr><th id="2738">2738</th><td>    <var>26408U</var>,	<i>// DivRxRy16</i></td></tr>
<tr><th id="2739">2739</th><td>    <var>26394U</var>,	<i>// DivuRxRy16</i></td></tr>
<tr><th id="2740">2740</th><td>    <var>10508U</var>,	<i>// EHB</i></td></tr>
<tr><th id="2741">2741</th><td>    <var>10508U</var>,	<i>// EHB_MM</i></td></tr>
<tr><th id="2742">2742</th><td>    <var>10508U</var>,	<i>// EHB_MMR6</i></td></tr>
<tr><th id="2743">2743</th><td>    <var>284508U</var>,	<i>// EI</i></td></tr>
<tr><th id="2744">2744</th><td>    <var>284508U</var>,	<i>// EI_MM</i></td></tr>
<tr><th id="2745">2745</th><td>    <var>284508U</var>,	<i>// EI_MMR6</i></td></tr>
<tr><th id="2746">2746</th><td>    <var>286312U</var>,	<i>// EMT</i></td></tr>
<tr><th id="2747">2747</th><td>    <var>10615U</var>,	<i>// ERET</i></td></tr>
<tr><th id="2748">2748</th><td>    <var>10512U</var>,	<i>// ERETNC</i></td></tr>
<tr><th id="2749">2749</th><td>    <var>10512U</var>,	<i>// ERETNC_MMR6</i></td></tr>
<tr><th id="2750">2750</th><td>    <var>10615U</var>,	<i>// ERET_MM</i></td></tr>
<tr><th id="2751">2751</th><td>    <var>10615U</var>,	<i>// ERET_MMR6</i></td></tr>
<tr><th id="2752">2752</th><td>    <var>285237U</var>,	<i>// EVP</i></td></tr>
<tr><th id="2753">2753</th><td>    <var>282841U</var>,	<i>// EVPE</i></td></tr>
<tr><th id="2754">2754</th><td>    <var>285237U</var>,	<i>// EVP_MMR6</i></td></tr>
<tr><th id="2755">2755</th><td>    <var>268459648U</var>,	<i>// EXT</i></td></tr>
<tr><th id="2756">2756</th><td>    <var>268458538U</var>,	<i>// EXTP</i></td></tr>
<tr><th id="2757">2757</th><td>    <var>268458417U</var>,	<i>// EXTPDP</i></td></tr>
<tr><th id="2758">2758</th><td>    <var>268459991U</var>,	<i>// EXTPDPV</i></td></tr>
<tr><th id="2759">2759</th><td>    <var>268459991U</var>,	<i>// EXTPDPV_MM</i></td></tr>
<tr><th id="2760">2760</th><td>    <var>268458417U</var>,	<i>// EXTPDP_MM</i></td></tr>
<tr><th id="2761">2761</th><td>    <var>268460000U</var>,	<i>// EXTPV</i></td></tr>
<tr><th id="2762">2762</th><td>    <var>268460000U</var>,	<i>// EXTPV_MM</i></td></tr>
<tr><th id="2763">2763</th><td>    <var>268458538U</var>,	<i>// EXTP_MM</i></td></tr>
<tr><th id="2764">2764</th><td>    <var>268461225U</var>,	<i>// EXTRV_RS_W</i></td></tr>
<tr><th id="2765">2765</th><td>    <var>268461225U</var>,	<i>// EXTRV_RS_W_MM</i></td></tr>
<tr><th id="2766">2766</th><td>    <var>268460779U</var>,	<i>// EXTRV_R_W</i></td></tr>
<tr><th id="2767">2767</th><td>    <var>268460779U</var>,	<i>// EXTRV_R_W_MM</i></td></tr>
<tr><th id="2768">2768</th><td>    <var>268456846U</var>,	<i>// EXTRV_S_H</i></td></tr>
<tr><th id="2769">2769</th><td>    <var>268456846U</var>,	<i>// EXTRV_S_H_MM</i></td></tr>
<tr><th id="2770">2770</th><td>    <var>268461662U</var>,	<i>// EXTRV_W</i></td></tr>
<tr><th id="2771">2771</th><td>    <var>268461662U</var>,	<i>// EXTRV_W_MM</i></td></tr>
<tr><th id="2772">2772</th><td>    <var>268461214U</var>,	<i>// EXTR_RS_W</i></td></tr>
<tr><th id="2773">2773</th><td>    <var>268461214U</var>,	<i>// EXTR_RS_W_MM</i></td></tr>
<tr><th id="2774">2774</th><td>    <var>268460758U</var>,	<i>// EXTR_R_W</i></td></tr>
<tr><th id="2775">2775</th><td>    <var>268460758U</var>,	<i>// EXTR_R_W_MM</i></td></tr>
<tr><th id="2776">2776</th><td>    <var>268456777U</var>,	<i>// EXTR_S_H</i></td></tr>
<tr><th id="2777">2777</th><td>    <var>268456777U</var>,	<i>// EXTR_S_H_MM</i></td></tr>
<tr><th id="2778">2778</th><td>    <var>268460857U</var>,	<i>// EXTR_W</i></td></tr>
<tr><th id="2779">2779</th><td>    <var>268460857U</var>,	<i>// EXTR_W_MM</i></td></tr>
<tr><th id="2780">2780</th><td>    <var>268459563U</var>,	<i>// EXTS</i></td></tr>
<tr><th id="2781">2781</th><td>    <var>268452134U</var>,	<i>// EXTS32</i></td></tr>
<tr><th id="2782">2782</th><td>    <var>268459648U</var>,	<i>// EXT_MM</i></td></tr>
<tr><th id="2783">2783</th><td>    <var>268459648U</var>,	<i>// EXT_MMR6</i></td></tr>
<tr><th id="2784">2784</th><td>    <var>19872U</var>,	<i>// FABS_D32</i></td></tr>
<tr><th id="2785">2785</th><td>    <var>19872U</var>,	<i>// FABS_D32_MM</i></td></tr>
<tr><th id="2786">2786</th><td>    <var>19872U</var>,	<i>// FABS_D64</i></td></tr>
<tr><th id="2787">2787</th><td>    <var>19872U</var>,	<i>// FABS_D64_MM</i></td></tr>
<tr><th id="2788">2788</th><td>    <var>23743U</var>,	<i>// FABS_S</i></td></tr>
<tr><th id="2789">2789</th><td>    <var>23743U</var>,	<i>// FABS_S_MM</i></td></tr>
<tr><th id="2790">2790</th><td>    <var>268454225U</var>,	<i>// FADD_D</i></td></tr>
<tr><th id="2791">2791</th><td>    <var>268454226U</var>,	<i>// FADD_D32</i></td></tr>
<tr><th id="2792">2792</th><td>    <var>268454226U</var>,	<i>// FADD_D32_MM</i></td></tr>
<tr><th id="2793">2793</th><td>    <var>268454226U</var>,	<i>// FADD_D64</i></td></tr>
<tr><th id="2794">2794</th><td>    <var>268454226U</var>,	<i>// FADD_D64_MM</i></td></tr>
<tr><th id="2795">2795</th><td>    <var>268459479U</var>,	<i>// FADD_PS64</i></td></tr>
<tr><th id="2796">2796</th><td>    <var>268458830U</var>,	<i>// FADD_S</i></td></tr>
<tr><th id="2797">2797</th><td>    <var>268458830U</var>,	<i>// FADD_S_MM</i></td></tr>
<tr><th id="2798">2798</th><td>    <var>285236046U</var>,	<i>// FADD_S_MMR6</i></td></tr>
<tr><th id="2799">2799</th><td>    <var>268460127U</var>,	<i>// FADD_W</i></td></tr>
<tr><th id="2800">2800</th><td>    <var>268454459U</var>,	<i>// FCAF_D</i></td></tr>
<tr><th id="2801">2801</th><td>    <var>268460246U</var>,	<i>// FCAF_W</i></td></tr>
<tr><th id="2802">2802</th><td>    <var>268454898U</var>,	<i>// FCEQ_D</i></td></tr>
<tr><th id="2803">2803</th><td>    <var>268460685U</var>,	<i>// FCEQ_W</i></td></tr>
<tr><th id="2804">2804</th><td>    <var>19879U</var>,	<i>// FCLASS_D</i></td></tr>
<tr><th id="2805">2805</th><td>    <var>25781U</var>,	<i>// FCLASS_W</i></td></tr>
<tr><th id="2806">2806</th><td>    <var>268454303U</var>,	<i>// FCLE_D</i></td></tr>
<tr><th id="2807">2807</th><td>    <var>268460169U</var>,	<i>// FCLE_W</i></td></tr>
<tr><th id="2808">2808</th><td>    <var>268455389U</var>,	<i>// FCLT_D</i></td></tr>
<tr><th id="2809">2809</th><td>    <var>268461264U</var>,	<i>// FCLT_W</i></td></tr>
<tr><th id="2810">2810</th><td>    <var>3057707U</var>,	<i>// FCMP_D32</i></td></tr>
<tr><th id="2811">2811</th><td>    <var>3057707U</var>,	<i>// FCMP_D32_MM</i></td></tr>
<tr><th id="2812">2812</th><td>    <var>3057707U</var>,	<i>// FCMP_D64</i></td></tr>
<tr><th id="2813">2813</th><td>    <var>3319851U</var>,	<i>// FCMP_S32</i></td></tr>
<tr><th id="2814">2814</th><td>    <var>3319851U</var>,	<i>// FCMP_S32_MM</i></td></tr>
<tr><th id="2815">2815</th><td>    <var>268454399U</var>,	<i>// FCNE_D</i></td></tr>
<tr><th id="2816">2816</th><td>    <var>268460203U</var>,	<i>// FCNE_W</i></td></tr>
<tr><th id="2817">2817</th><td>    <var>268455008U</var>,	<i>// FCOR_D</i></td></tr>
<tr><th id="2818">2818</th><td>    <var>268460814U</var>,	<i>// FCOR_W</i></td></tr>
<tr><th id="2819">2819</th><td>    <var>268454954U</var>,	<i>// FCUEQ_D</i></td></tr>
<tr><th id="2820">2820</th><td>    <var>268460701U</var>,	<i>// FCUEQ_W</i></td></tr>
<tr><th id="2821">2821</th><td>    <var>268454369U</var>,	<i>// FCULE_D</i></td></tr>
<tr><th id="2822">2822</th><td>    <var>268460185U</var>,	<i>// FCULE_W</i></td></tr>
<tr><th id="2823">2823</th><td>    <var>268455445U</var>,	<i>// FCULT_D</i></td></tr>
<tr><th id="2824">2824</th><td>    <var>268461280U</var>,	<i>// FCULT_W</i></td></tr>
<tr><th id="2825">2825</th><td>    <var>268454415U</var>,	<i>// FCUNE_D</i></td></tr>
<tr><th id="2826">2826</th><td>    <var>268460219U</var>,	<i>// FCUNE_W</i></td></tr>
<tr><th id="2827">2827</th><td>    <var>268454828U</var>,	<i>// FCUN_D</i></td></tr>
<tr><th id="2828">2828</th><td>    <var>268460591U</var>,	<i>// FCUN_W</i></td></tr>
<tr><th id="2829">2829</th><td>    <var>268455821U</var>,	<i>// FDIV_D</i></td></tr>
<tr><th id="2830">2830</th><td>    <var>268455822U</var>,	<i>// FDIV_D32</i></td></tr>
<tr><th id="2831">2831</th><td>    <var>268455822U</var>,	<i>// FDIV_D32_MM</i></td></tr>
<tr><th id="2832">2832</th><td>    <var>268455822U</var>,	<i>// FDIV_D64</i></td></tr>
<tr><th id="2833">2833</th><td>    <var>268455822U</var>,	<i>// FDIV_D64_MM</i></td></tr>
<tr><th id="2834">2834</th><td>    <var>268459329U</var>,	<i>// FDIV_S</i></td></tr>
<tr><th id="2835">2835</th><td>    <var>268459329U</var>,	<i>// FDIV_S_MM</i></td></tr>
<tr><th id="2836">2836</th><td>    <var>285236545U</var>,	<i>// FDIV_S_MMR6</i></td></tr>
<tr><th id="2837">2837</th><td>    <var>268461646U</var>,	<i>// FDIV_W</i></td></tr>
<tr><th id="2838">2838</th><td>    <var>268456504U</var>,	<i>// FEXDO_H</i></td></tr>
<tr><th id="2839">2839</th><td>    <var>268460607U</var>,	<i>// FEXDO_W</i></td></tr>
<tr><th id="2840">2840</th><td>    <var>268454112U</var>,	<i>// FEXP2_D</i></td></tr>
<tr><th id="2841">2841</th><td>    <var>268460030U</var>,	<i>// FEXP2_W</i></td></tr>
<tr><th id="2842">2842</th><td>    <var>19296U</var>,	<i>// FEXUPL_D</i></td></tr>
<tr><th id="2843">2843</th><td>    <var>25077U</var>,	<i>// FEXUPL_W</i></td></tr>
<tr><th id="2844">2844</th><td>    <var>19568U</var>,	<i>// FEXUPR_D</i></td></tr>
<tr><th id="2845">2845</th><td>    <var>25374U</var>,	<i>// FEXUPR_W</i></td></tr>
<tr><th id="2846">2846</th><td>    <var>19810U</var>,	<i>// FFINT_S_D</i></td></tr>
<tr><th id="2847">2847</th><td>    <var>25674U</var>,	<i>// FFINT_S_W</i></td></tr>
<tr><th id="2848">2848</th><td>    <var>20289U</var>,	<i>// FFINT_U_D</i></td></tr>
<tr><th id="2849">2849</th><td>    <var>26104U</var>,	<i>// FFINT_U_W</i></td></tr>
<tr><th id="2850">2850</th><td>    <var>19306U</var>,	<i>// FFQL_D</i></td></tr>
<tr><th id="2851">2851</th><td>    <var>25087U</var>,	<i>// FFQL_W</i></td></tr>
<tr><th id="2852">2852</th><td>    <var>19578U</var>,	<i>// FFQR_D</i></td></tr>
<tr><th id="2853">2853</th><td>    <var>25384U</var>,	<i>// FFQR_W</i></td></tr>
<tr><th id="2854">2854</th><td>    <var>17422U</var>,	<i>// FILL_B</i></td></tr>
<tr><th id="2855">2855</th><td>    <var>19281U</var>,	<i>// FILL_D</i></td></tr>
<tr><th id="2856">2856</th><td>    <var>21009U</var>,	<i>// FILL_H</i></td></tr>
<tr><th id="2857">2857</th><td>    <var>25062U</var>,	<i>// FILL_W</i></td></tr>
<tr><th id="2858">2858</th><td>    <var>18647U</var>,	<i>// FLOG2_D</i></td></tr>
<tr><th id="2859">2859</th><td>    <var>24565U</var>,	<i>// FLOG2_W</i></td></tr>
<tr><th id="2860">2860</th><td>    <var>19245U</var>,	<i>// FLOOR_L_D64</i></td></tr>
<tr><th id="2861">2861</th><td>    <var>19245U</var>,	<i>// FLOOR_L_D_MMR6</i></td></tr>
<tr><th id="2862">2862</th><td>    <var>23577U</var>,	<i>// FLOOR_L_S</i></td></tr>
<tr><th id="2863">2863</th><td>    <var>23577U</var>,	<i>// FLOOR_L_S_MMR6</i></td></tr>
<tr><th id="2864">2864</th><td>    <var>20420U</var>,	<i>// FLOOR_W_D32</i></td></tr>
<tr><th id="2865">2865</th><td>    <var>20420U</var>,	<i>// FLOOR_W_D64</i></td></tr>
<tr><th id="2866">2866</th><td>    <var>20420U</var>,	<i>// FLOOR_W_D_MMR6</i></td></tr>
<tr><th id="2867">2867</th><td>    <var>20420U</var>,	<i>// FLOOR_W_MM</i></td></tr>
<tr><th id="2868">2868</th><td>    <var>23919U</var>,	<i>// FLOOR_W_S</i></td></tr>
<tr><th id="2869">2869</th><td>    <var>23919U</var>,	<i>// FLOOR_W_S_MM</i></td></tr>
<tr><th id="2870">2870</th><td>    <var>23919U</var>,	<i>// FLOOR_W_S_MMR6</i></td></tr>
<tr><th id="2871">2871</th><td>    <var>285231449U</var>,	<i>// FMADD_D</i></td></tr>
<tr><th id="2872">2872</th><td>    <var>285237351U</var>,	<i>// FMADD_W</i></td></tr>
<tr><th id="2873">2873</th><td>    <var>268454150U</var>,	<i>// FMAX_A_D</i></td></tr>
<tr><th id="2874">2874</th><td>    <var>268460068U</var>,	<i>// FMAX_A_W</i></td></tr>
<tr><th id="2875">2875</th><td>    <var>268455896U</var>,	<i>// FMAX_D</i></td></tr>
<tr><th id="2876">2876</th><td>    <var>268461671U</var>,	<i>// FMAX_W</i></td></tr>
<tr><th id="2877">2877</th><td>    <var>268454130U</var>,	<i>// FMIN_A_D</i></td></tr>
<tr><th id="2878">2878</th><td>    <var>268460048U</var>,	<i>// FMIN_A_W</i></td></tr>
<tr><th id="2879">2879</th><td>    <var>268454802U</var>,	<i>// FMIN_D</i></td></tr>
<tr><th id="2880">2880</th><td>    <var>268460583U</var>,	<i>// FMIN_W</i></td></tr>
<tr><th id="2881">2881</th><td>    <var>20381U</var>,	<i>// FMOV_D32</i></td></tr>
<tr><th id="2882">2882</th><td>    <var>20381U</var>,	<i>// FMOV_D32_MM</i></td></tr>
<tr><th id="2883">2883</th><td>    <var>20381U</var>,	<i>// FMOV_D64</i></td></tr>
<tr><th id="2884">2884</th><td>    <var>20381U</var>,	<i>// FMOV_D64_MM</i></td></tr>
<tr><th id="2885">2885</th><td>    <var>20381U</var>,	<i>// FMOV_D_MMR6</i></td></tr>
<tr><th id="2886">2886</th><td>    <var>23880U</var>,	<i>// FMOV_S</i></td></tr>
<tr><th id="2887">2887</th><td>    <var>23880U</var>,	<i>// FMOV_S_MM</i></td></tr>
<tr><th id="2888">2888</th><td>    <var>23880U</var>,	<i>// FMOV_S_MMR6</i></td></tr>
<tr><th id="2889">2889</th><td>    <var>285231407U</var>,	<i>// FMSUB_D</i></td></tr>
<tr><th id="2890">2890</th><td>    <var>285237309U</var>,	<i>// FMSUB_W</i></td></tr>
<tr><th id="2891">2891</th><td>    <var>268454786U</var>,	<i>// FMUL_D</i></td></tr>
<tr><th id="2892">2892</th><td>    <var>268454787U</var>,	<i>// FMUL_D32</i></td></tr>
<tr><th id="2893">2893</th><td>    <var>268454787U</var>,	<i>// FMUL_D32_MM</i></td></tr>
<tr><th id="2894">2894</th><td>    <var>268454787U</var>,	<i>// FMUL_D64</i></td></tr>
<tr><th id="2895">2895</th><td>    <var>268454787U</var>,	<i>// FMUL_D64_MM</i></td></tr>
<tr><th id="2896">2896</th><td>    <var>268459495U</var>,	<i>// FMUL_PS64</i></td></tr>
<tr><th id="2897">2897</th><td>    <var>268459069U</var>,	<i>// FMUL_S</i></td></tr>
<tr><th id="2898">2898</th><td>    <var>268459069U</var>,	<i>// FMUL_S_MM</i></td></tr>
<tr><th id="2899">2899</th><td>    <var>285236285U</var>,	<i>// FMUL_S_MMR6</i></td></tr>
<tr><th id="2900">2900</th><td>    <var>268460567U</var>,	<i>// FMUL_W</i></td></tr>
<tr><th id="2901">2901</th><td>    <var>19073U</var>,	<i>// FNEG_D32</i></td></tr>
<tr><th id="2902">2902</th><td>    <var>19073U</var>,	<i>// FNEG_D32_MM</i></td></tr>
<tr><th id="2903">2903</th><td>    <var>19073U</var>,	<i>// FNEG_D64</i></td></tr>
<tr><th id="2904">2904</th><td>    <var>19073U</var>,	<i>// FNEG_D64_MM</i></td></tr>
<tr><th id="2905">2905</th><td>    <var>23532U</var>,	<i>// FNEG_S</i></td></tr>
<tr><th id="2906">2906</th><td>    <var>23532U</var>,	<i>// FNEG_S_MM</i></td></tr>
<tr><th id="2907">2907</th><td>    <var>23532U</var>,	<i>// FNEG_S_MMR6</i></td></tr>
<tr><th id="2908">2908</th><td>    <var>3523794903U</var>,	<i>// FORK</i></td></tr>
<tr><th id="2909">2909</th><td>    <var>19407U</var>,	<i>// FRCP_D</i></td></tr>
<tr><th id="2910">2910</th><td>    <var>25160U</var>,	<i>// FRCP_W</i></td></tr>
<tr><th id="2911">2911</th><td>    <var>20027U</var>,	<i>// FRINT_D</i></td></tr>
<tr><th id="2912">2912</th><td>    <var>25850U</var>,	<i>// FRINT_W</i></td></tr>
<tr><th id="2913">2913</th><td>    <var>20055U</var>,	<i>// FRSQRT_D</i></td></tr>
<tr><th id="2914">2914</th><td>    <var>25878U</var>,	<i>// FRSQRT_W</i></td></tr>
<tr><th id="2915">2915</th><td>    <var>268454478U</var>,	<i>// FSAF_D</i></td></tr>
<tr><th id="2916">2916</th><td>    <var>268460254U</var>,	<i>// FSAF_W</i></td></tr>
<tr><th id="2917">2917</th><td>    <var>268454926U</var>,	<i>// FSEQ_D</i></td></tr>
<tr><th id="2918">2918</th><td>    <var>268460693U</var>,	<i>// FSEQ_W</i></td></tr>
<tr><th id="2919">2919</th><td>    <var>268454341U</var>,	<i>// FSLE_D</i></td></tr>
<tr><th id="2920">2920</th><td>    <var>268460177U</var>,	<i>// FSLE_W</i></td></tr>
<tr><th id="2921">2921</th><td>    <var>268455417U</var>,	<i>// FSLT_D</i></td></tr>
<tr><th id="2922">2922</th><td>    <var>268461272U</var>,	<i>// FSLT_W</i></td></tr>
<tr><th id="2923">2923</th><td>    <var>268454407U</var>,	<i>// FSNE_D</i></td></tr>
<tr><th id="2924">2924</th><td>    <var>268460211U</var>,	<i>// FSNE_W</i></td></tr>
<tr><th id="2925">2925</th><td>    <var>268455016U</var>,	<i>// FSOR_D</i></td></tr>
<tr><th id="2926">2926</th><td>    <var>268460822U</var>,	<i>// FSOR_W</i></td></tr>
<tr><th id="2927">2927</th><td>    <var>20046U</var>,	<i>// FSQRT_D</i></td></tr>
<tr><th id="2928">2928</th><td>    <var>20047U</var>,	<i>// FSQRT_D32</i></td></tr>
<tr><th id="2929">2929</th><td>    <var>20047U</var>,	<i>// FSQRT_D32_MM</i></td></tr>
<tr><th id="2930">2930</th><td>    <var>20047U</var>,	<i>// FSQRT_D64</i></td></tr>
<tr><th id="2931">2931</th><td>    <var>20047U</var>,	<i>// FSQRT_D64_MM</i></td></tr>
<tr><th id="2932">2932</th><td>    <var>23857U</var>,	<i>// FSQRT_S</i></td></tr>
<tr><th id="2933">2933</th><td>    <var>23857U</var>,	<i>// FSQRT_S_MM</i></td></tr>
<tr><th id="2934">2934</th><td>    <var>25869U</var>,	<i>// FSQRT_W</i></td></tr>
<tr><th id="2935">2935</th><td>    <var>268454183U</var>,	<i>// FSUB_D</i></td></tr>
<tr><th id="2936">2936</th><td>    <var>268454184U</var>,	<i>// FSUB_D32</i></td></tr>
<tr><th id="2937">2937</th><td>    <var>268454184U</var>,	<i>// FSUB_D32_MM</i></td></tr>
<tr><th id="2938">2938</th><td>    <var>268454184U</var>,	<i>// FSUB_D64</i></td></tr>
<tr><th id="2939">2939</th><td>    <var>268454184U</var>,	<i>// FSUB_D64_MM</i></td></tr>
<tr><th id="2940">2940</th><td>    <var>268459471U</var>,	<i>// FSUB_PS64</i></td></tr>
<tr><th id="2941">2941</th><td>    <var>268458812U</var>,	<i>// FSUB_S</i></td></tr>
<tr><th id="2942">2942</th><td>    <var>268458812U</var>,	<i>// FSUB_S_MM</i></td></tr>
<tr><th id="2943">2943</th><td>    <var>285236028U</var>,	<i>// FSUB_S_MMR6</i></td></tr>
<tr><th id="2944">2944</th><td>    <var>268460085U</var>,	<i>// FSUB_W</i></td></tr>
<tr><th id="2945">2945</th><td>    <var>268454975U</var>,	<i>// FSUEQ_D</i></td></tr>
<tr><th id="2946">2946</th><td>    <var>268460710U</var>,	<i>// FSUEQ_W</i></td></tr>
<tr><th id="2947">2947</th><td>    <var>268454390U</var>,	<i>// FSULE_D</i></td></tr>
<tr><th id="2948">2948</th><td>    <var>268460194U</var>,	<i>// FSULE_W</i></td></tr>
<tr><th id="2949">2949</th><td>    <var>268455466U</var>,	<i>// FSULT_D</i></td></tr>
<tr><th id="2950">2950</th><td>    <var>268461289U</var>,	<i>// FSULT_W</i></td></tr>
<tr><th id="2951">2951</th><td>    <var>268454424U</var>,	<i>// FSUNE_D</i></td></tr>
<tr><th id="2952">2952</th><td>    <var>268460228U</var>,	<i>// FSUNE_W</i></td></tr>
<tr><th id="2953">2953</th><td>    <var>268454847U</var>,	<i>// FSUN_D</i></td></tr>
<tr><th id="2954">2954</th><td>    <var>268460599U</var>,	<i>// FSUN_W</i></td></tr>
<tr><th id="2955">2955</th><td>    <var>19821U</var>,	<i>// FTINT_S_D</i></td></tr>
<tr><th id="2956">2956</th><td>    <var>25685U</var>,	<i>// FTINT_S_W</i></td></tr>
<tr><th id="2957">2957</th><td>    <var>20300U</var>,	<i>// FTINT_U_D</i></td></tr>
<tr><th id="2958">2958</th><td>    <var>26115U</var>,	<i>// FTINT_U_W</i></td></tr>
<tr><th id="2959">2959</th><td>    <var>268456581U</var>,	<i>// FTQ_H</i></td></tr>
<tr><th id="2960">2960</th><td>    <var>268460719U</var>,	<i>// FTQ_W</i></td></tr>
<tr><th id="2961">2961</th><td>    <var>19643U</var>,	<i>// FTRUNC_S_D</i></td></tr>
<tr><th id="2962">2962</th><td>    <var>25457U</var>,	<i>// FTRUNC_S_W</i></td></tr>
<tr><th id="2963">2963</th><td>    <var>20110U</var>,	<i>// FTRUNC_U_D</i></td></tr>
<tr><th id="2964">2964</th><td>    <var>25925U</var>,	<i>// FTRUNC_U_W</i></td></tr>
<tr><th id="2965">2965</th><td>    <var>284614U</var>,	<i>// GINVI</i></td></tr>
<tr><th id="2966">2966</th><td>    <var>284614U</var>,	<i>// GINVI_MMR6</i></td></tr>
<tr><th id="2967">2967</th><td>    <var>109076082U</var>,	<i>// GINVT</i></td></tr>
<tr><th id="2968">2968</th><td>    <var>109076082U</var>,	<i>// GINVT_MMR6</i></td></tr>
<tr><th id="2969">2969</th><td>    <var>268455111U</var>,	<i>// HADD_S_D</i></td></tr>
<tr><th id="2970">2970</th><td>    <var>268456660U</var>,	<i>// HADD_S_H</i></td></tr>
<tr><th id="2971">2971</th><td>    <var>268460925U</var>,	<i>// HADD_S_W</i></td></tr>
<tr><th id="2972">2972</th><td>    <var>268455578U</var>,	<i>// HADD_U_D</i></td></tr>
<tr><th id="2973">2973</th><td>    <var>268456948U</var>,	<i>// HADD_U_H</i></td></tr>
<tr><th id="2974">2974</th><td>    <var>268461393U</var>,	<i>// HADD_U_W</i></td></tr>
<tr><th id="2975">2975</th><td>    <var>268455078U</var>,	<i>// HSUB_S_D</i></td></tr>
<tr><th id="2976">2976</th><td>    <var>268456639U</var>,	<i>// HSUB_S_H</i></td></tr>
<tr><th id="2977">2977</th><td>    <var>268460892U</var>,	<i>// HSUB_S_W</i></td></tr>
<tr><th id="2978">2978</th><td>    <var>268455545U</var>,	<i>// HSUB_U_D</i></td></tr>
<tr><th id="2979">2979</th><td>    <var>268456927U</var>,	<i>// HSUB_U_H</i></td></tr>
<tr><th id="2980">2980</th><td>    <var>268461360U</var>,	<i>// HSUB_U_W</i></td></tr>
<tr><th id="2981">2981</th><td>    <var>383147U</var>,	<i>// HYPCALL</i></td></tr>
<tr><th id="2982">2982</th><td>    <var>383147U</var>,	<i>// HYPCALL_MM</i></td></tr>
<tr><th id="2983">2983</th><td>    <var>268453381U</var>,	<i>// ILVEV_B</i></td></tr>
<tr><th id="2984">2984</th><td>    <var>268455812U</var>,	<i>// ILVEV_D</i></td></tr>
<tr><th id="2985">2985</th><td>    <var>268457170U</var>,	<i>// ILVEV_H</i></td></tr>
<tr><th id="2986">2986</th><td>    <var>268461637U</var>,	<i>// ILVEV_W</i></td></tr>
<tr><th id="2987">2987</th><td>    <var>268452909U</var>,	<i>// ILVL_B</i></td></tr>
<tr><th id="2988">2988</th><td>    <var>268454794U</var>,	<i>// ILVL_D</i></td></tr>
<tr><th id="2989">2989</th><td>    <var>268456496U</var>,	<i>// ILVL_H</i></td></tr>
<tr><th id="2990">2990</th><td>    <var>268460575U</var>,	<i>// ILVL_W</i></td></tr>
<tr><th id="2991">2991</th><td>    <var>268452661U</var>,	<i>// ILVOD_B</i></td></tr>
<tr><th id="2992">2992</th><td>    <var>268454267U</var>,	<i>// ILVOD_D</i></td></tr>
<tr><th id="2993">2993</th><td>    <var>268456298U</var>,	<i>// ILVOD_H</i></td></tr>
<tr><th id="2994">2994</th><td>    <var>268460160U</var>,	<i>// ILVOD_W</i></td></tr>
<tr><th id="2995">2995</th><td>    <var>268452957U</var>,	<i>// ILVR_B</i></td></tr>
<tr><th id="2996">2996</th><td>    <var>268455051U</var>,	<i>// ILVR_D</i></td></tr>
<tr><th id="2997">2997</th><td>    <var>268456621U</var>,	<i>// ILVR_H</i></td></tr>
<tr><th id="2998">2998</th><td>    <var>268460865U</var>,	<i>// ILVR_W</i></td></tr>
<tr><th id="2999">2999</th><td>    <var>268459460U</var>,	<i>// INS</i></td></tr>
<tr><th id="3000">3000</th><td>    <var>120866092U</var>,	<i>// INSERT_B</i></td></tr>
<tr><th id="3001">3001</th><td>    <var>129257028U</var>,	<i>// INSERT_D</i></td></tr>
<tr><th id="3002">3002</th><td>    <var>137647045U</var>,	<i>// INSERT_H</i></td></tr>
<tr><th id="3003">3003</th><td>    <var>146040067U</var>,	<i>// INSERT_W</i></td></tr>
<tr><th id="3004">3004</th><td>    <var>16801775U</var>,	<i>// INSV</i></td></tr>
<tr><th id="3005">3005</th><td>    <var>154420030U</var>,	<i>// INSVE_B</i></td></tr>
<tr><th id="3006">3006</th><td>    <var>162810401U</var>,	<i>// INSVE_D</i></td></tr>
<tr><th id="3007">3007</th><td>    <var>171200883U</var>,	<i>// INSVE_H</i></td></tr>
<tr><th id="3008">3008</th><td>    <var>179593421U</var>,	<i>// INSVE_W</i></td></tr>
<tr><th id="3009">3009</th><td>    <var>16801775U</var>,	<i>// INSV_MM</i></td></tr>
<tr><th id="3010">3010</th><td>    <var>268459460U</var>,	<i>// INS_MM</i></td></tr>
<tr><th id="3011">3011</th><td>    <var>268459460U</var>,	<i>// INS_MMR6</i></td></tr>
<tr><th id="3012">3012</th><td>    <var>284621U</var>,	<i>// J</i></td></tr>
<tr><th id="3013">3013</th><td>    <var>284660U</var>,	<i>// JAL</i></td></tr>
<tr><th id="3014">3014</th><td>    <var>23264U</var>,	<i>// JALR</i></td></tr>
<tr><th id="3015">3015</th><td>    <var>285408U</var>,	<i>// JALR16_MM</i></td></tr>
<tr><th id="3016">3016</th><td>    <var>23264U</var>,	<i>// JALR64</i></td></tr>
<tr><th id="3017">3017</th><td>    <var>285408U</var>,	<i>// JALRC16_MMR6</i></td></tr>
<tr><th id="3018">3018</th><td>    <var>17977U</var>,	<i>// JALRC_HB_MMR6</i></td></tr>
<tr><th id="3019">3019</th><td>    <var>18516U</var>,	<i>// JALRC_MMR6</i></td></tr>
<tr><th id="3020">3020</th><td>    <var>279095U</var>,	<i>// JALRS16_MM</i></td></tr>
<tr><th id="3021">3021</th><td>    <var>24100U</var>,	<i>// JALRS_MM</i></td></tr>
<tr><th id="3022">3022</th><td>    <var>17994U</var>,	<i>// JALR_HB</i></td></tr>
<tr><th id="3023">3023</th><td>    <var>17994U</var>,	<i>// JALR_HB64</i></td></tr>
<tr><th id="3024">3024</th><td>    <var>23264U</var>,	<i>// JALR_MM</i></td></tr>
<tr><th id="3025">3025</th><td>    <var>286123U</var>,	<i>// JALS_MM</i></td></tr>
<tr><th id="3026">3026</th><td>    <var>288430U</var>,	<i>// JALX</i></td></tr>
<tr><th id="3027">3027</th><td>    <var>288430U</var>,	<i>// JALX_MM</i></td></tr>
<tr><th id="3028">3028</th><td>    <var>284660U</var>,	<i>// JAL_MM</i></td></tr>
<tr><th id="3029">3029</th><td>    <var>18395U</var>,	<i>// JIALC</i></td></tr>
<tr><th id="3030">3030</th><td>    <var>18395U</var>,	<i>// JIALC64</i></td></tr>
<tr><th id="3031">3031</th><td>    <var>18395U</var>,	<i>// JIALC_MMR6</i></td></tr>
<tr><th id="3032">3032</th><td>    <var>18384U</var>,	<i>// JIC</i></td></tr>
<tr><th id="3033">3033</th><td>    <var>18384U</var>,	<i>// JIC64</i></td></tr>
<tr><th id="3034">3034</th><td>    <var>18384U</var>,	<i>// JIC_MMR6</i></td></tr>
<tr><th id="3035">3035</th><td>    <var>285404U</var>,	<i>// JR</i></td></tr>
<tr><th id="3036">3036</th><td>    <var>279082U</var>,	<i>// JR16_MM</i></td></tr>
<tr><th id="3037">3037</th><td>    <var>285404U</var>,	<i>// JR64</i></td></tr>
<tr><th id="3038">3038</th><td>    <var>285209U</var>,	<i>// JRADDIUSP</i></td></tr>
<tr><th id="3039">3039</th><td>    <var>280655U</var>,	<i>// JRC16_MM</i></td></tr>
<tr><th id="3040">3040</th><td>    <var>278960U</var>,	<i>// JRC16_MMR6</i></td></tr>
<tr><th id="3041">3041</th><td>    <var>285197U</var>,	<i>// JRCADDIUSP_MMR6</i></td></tr>
<tr><th id="3042">3042</th><td>    <var>280131U</var>,	<i>// JR_HB</i></td></tr>
<tr><th id="3043">3043</th><td>    <var>280131U</var>,	<i>// JR_HB64</i></td></tr>
<tr><th id="3044">3044</th><td>    <var>280131U</var>,	<i>// JR_HB64_R6</i></td></tr>
<tr><th id="3045">3045</th><td>    <var>280131U</var>,	<i>// JR_HB_R6</i></td></tr>
<tr><th id="3046">3046</th><td>    <var>285404U</var>,	<i>// JR_MM</i></td></tr>
<tr><th id="3047">3047</th><td>    <var>284621U</var>,	<i>// J_MM</i></td></tr>
<tr><th id="3048">3048</th><td>    <var>3856372U</var>,	<i>// Jal16</i></td></tr>
<tr><th id="3049">3049</th><td>    <var>4118516U</var>,	<i>// JalB16</i></td></tr>
<tr><th id="3050">3050</th><td>    <var>10501U</var>,	<i>// JrRa16</i></td></tr>
<tr><th id="3051">3051</th><td>    <var>10493U</var>,	<i>// JrcRa16</i></td></tr>
<tr><th id="3052">3052</th><td>    <var>280655U</var>,	<i>// JrcRx16</i></td></tr>
<tr><th id="3053">3053</th><td>    <var>280660U</var>,	<i>// JumpLinkReg16</i></td></tr>
<tr><th id="3054">3054</th><td>    <var>25183827U</var>,	<i>// LB</i></td></tr>
<tr><th id="3055">3055</th><td>    <var>25183827U</var>,	<i>// LB64</i></td></tr>
<tr><th id="3056">3056</th><td>    <var>25186403U</var>,	<i>// LBE</i></td></tr>
<tr><th id="3057">3057</th><td>    <var>25186403U</var>,	<i>// LBE_MM</i></td></tr>
<tr><th id="3058">3058</th><td>    <var>25182791U</var>,	<i>// LBU16_MM</i></td></tr>
<tr><th id="3059">3059</th><td>    <var>3774899892U</var>,	<i>// LBUX</i></td></tr>
<tr><th id="3060">3060</th><td>    <var>3774899892U</var>,	<i>// LBUX_MM</i></td></tr>
<tr><th id="3061">3061</th><td>    <var>25190021U</var>,	<i>// LBU_MMR6</i></td></tr>
<tr><th id="3062">3062</th><td>    <var>25183827U</var>,	<i>// LB_MM</i></td></tr>
<tr><th id="3063">3063</th><td>    <var>25183827U</var>,	<i>// LB_MMR6</i></td></tr>
<tr><th id="3064">3064</th><td>    <var>25190021U</var>,	<i>// LBu</i></td></tr>
<tr><th id="3065">3065</th><td>    <var>25190021U</var>,	<i>// LBu64</i></td></tr>
<tr><th id="3066">3066</th><td>    <var>25186539U</var>,	<i>// LBuE</i></td></tr>
<tr><th id="3067">3067</th><td>    <var>25186539U</var>,	<i>// LBuE_MM</i></td></tr>
<tr><th id="3068">3068</th><td>    <var>25190021U</var>,	<i>// LBu_MM</i></td></tr>
<tr><th id="3069">3069</th><td>    <var>25186362U</var>,	<i>// LD</i></td></tr>
<tr><th id="3070">3070</th><td>    <var>25182294U</var>,	<i>// LDC1</i></td></tr>
<tr><th id="3071">3071</th><td>    <var>25182294U</var>,	<i>// LDC164</i></td></tr>
<tr><th id="3072">3072</th><td>    <var>25182294U</var>,	<i>// LDC1_D64_MMR6</i></td></tr>
<tr><th id="3073">3073</th><td>    <var>25182294U</var>,	<i>// LDC1_MM</i></td></tr>
<tr><th id="3074">3074</th><td>    <var>25182510U</var>,	<i>// LDC2</i></td></tr>
<tr><th id="3075">3075</th><td>    <var>25182510U</var>,	<i>// LDC2_MMR6</i></td></tr>
<tr><th id="3076">3076</th><td>    <var>25182510U</var>,	<i>// LDC2_R6</i></td></tr>
<tr><th id="3077">3077</th><td>    <var>25182595U</var>,	<i>// LDC3</i></td></tr>
<tr><th id="3078">3078</th><td>    <var>17248U</var>,	<i>// LDI_B</i></td></tr>
<tr><th id="3079">3079</th><td>    <var>19089U</var>,	<i>// LDI_D</i></td></tr>
<tr><th id="3080">3080</th><td>    <var>20885U</var>,	<i>// LDI_H</i></td></tr>
<tr><th id="3081">3081</th><td>    <var>24912U</var>,	<i>// LDI_W</i></td></tr>
<tr><th id="3082">3082</th><td>    <var>25188432U</var>,	<i>// LDL</i></td></tr>
<tr><th id="3083">3083</th><td>    <var>18462U</var>,	<i>// LDPC</i></td></tr>
<tr><th id="3084">3084</th><td>    <var>25189018U</var>,	<i>// LDR</i></td></tr>
<tr><th id="3085">3085</th><td>    <var>3774890134U</var>,	<i>// LDXC1</i></td></tr>
<tr><th id="3086">3086</th><td>    <var>3774890134U</var>,	<i>// LDXC164</i></td></tr>
<tr><th id="3087">3087</th><td>    <var>25183014U</var>,	<i>// LD_B</i></td></tr>
<tr><th id="3088">3088</th><td>    <var>25184620U</var>,	<i>// LD_D</i></td></tr>
<tr><th id="3089">3089</th><td>    <var>25186651U</var>,	<i>// LD_H</i></td></tr>
<tr><th id="3090">3090</th><td>    <var>25190513U</var>,	<i>// LD_W</i></td></tr>
<tr><th id="3091">3091</th><td>    <var>67133152U</var>,	<i>// LEA_ADDiu</i></td></tr>
<tr><th id="3092">3092</th><td>    <var>67133151U</var>,	<i>// LEA_ADDiu64</i></td></tr>
<tr><th id="3093">3093</th><td>    <var>67133152U</var>,	<i>// LEA_ADDiu_MM</i></td></tr>
<tr><th id="3094">3094</th><td>    <var>25187603U</var>,	<i>// LH</i></td></tr>
<tr><th id="3095">3095</th><td>    <var>25187603U</var>,	<i>// LH64</i></td></tr>
<tr><th id="3096">3096</th><td>    <var>25186455U</var>,	<i>// LHE</i></td></tr>
<tr><th id="3097">3097</th><td>    <var>25186455U</var>,	<i>// LHE_MM</i></td></tr>
<tr><th id="3098">3098</th><td>    <var>25182814U</var>,	<i>// LHU16_MM</i></td></tr>
<tr><th id="3099">3099</th><td>    <var>3774899881U</var>,	<i>// LHX</i></td></tr>
<tr><th id="3100">3100</th><td>    <var>3774899881U</var>,	<i>// LHX_MM</i></td></tr>
<tr><th id="3101">3101</th><td>    <var>25187603U</var>,	<i>// LH_MM</i></td></tr>
<tr><th id="3102">3102</th><td>    <var>25190099U</var>,	<i>// LHu</i></td></tr>
<tr><th id="3103">3103</th><td>    <var>25190099U</var>,	<i>// LHu64</i></td></tr>
<tr><th id="3104">3104</th><td>    <var>25186545U</var>,	<i>// LHuE</i></td></tr>
<tr><th id="3105">3105</th><td>    <var>25186545U</var>,	<i>// LHuE_MM</i></td></tr>
<tr><th id="3106">3106</th><td>    <var>25190099U</var>,	<i>// LHu_MM</i></td></tr>
<tr><th id="3107">3107</th><td>    <var>16878U</var>,	<i>// LI16_MM</i></td></tr>
<tr><th id="3108">3108</th><td>    <var>16878U</var>,	<i>// LI16_MMR6</i></td></tr>
<tr><th id="3109">3109</th><td>    <var>25188528U</var>,	<i>// LL</i></td></tr>
<tr><th id="3110">3110</th><td>    <var>25188528U</var>,	<i>// LL64</i></td></tr>
<tr><th id="3111">3111</th><td>    <var>25188528U</var>,	<i>// LL64_R6</i></td></tr>
<tr><th id="3112">3112</th><td>    <var>25186366U</var>,	<i>// LLD</i></td></tr>
<tr><th id="3113">3113</th><td>    <var>25186366U</var>,	<i>// LLD_R6</i></td></tr>
<tr><th id="3114">3114</th><td>    <var>25186478U</var>,	<i>// LLE</i></td></tr>
<tr><th id="3115">3115</th><td>    <var>25186478U</var>,	<i>// LLE_MM</i></td></tr>
<tr><th id="3116">3116</th><td>    <var>25188528U</var>,	<i>// LL_MM</i></td></tr>
<tr><th id="3117">3117</th><td>    <var>25188528U</var>,	<i>// LL_MMR6</i></td></tr>
<tr><th id="3118">3118</th><td>    <var>25188528U</var>,	<i>// LL_R6</i></td></tr>
<tr><th id="3119">3119</th><td>    <var>268452564U</var>,	<i>// LSA</i></td></tr>
<tr><th id="3120">3120</th><td>    <var>4061758164U</var>,	<i>// LSA_MMR6</i></td></tr>
<tr><th id="3121">3121</th><td>    <var>268452564U</var>,	<i>// LSA_R6</i></td></tr>
<tr><th id="3122">3122</th><td>    <var>100685761U</var>,	<i>// LUI_MMR6</i></td></tr>
<tr><th id="3123">3123</th><td>    <var>3774890148U</var>,	<i>// LUXC1</i></td></tr>
<tr><th id="3124">3124</th><td>    <var>3774890148U</var>,	<i>// LUXC164</i></td></tr>
<tr><th id="3125">3125</th><td>    <var>3774890148U</var>,	<i>// LUXC1_MM</i></td></tr>
<tr><th id="3126">3126</th><td>    <var>100685761U</var>,	<i>// LUi</i></td></tr>
<tr><th id="3127">3127</th><td>    <var>100685761U</var>,	<i>// LUi64</i></td></tr>
<tr><th id="3128">3128</th><td>    <var>100685761U</var>,	<i>// LUi_MM</i></td></tr>
<tr><th id="3129">3129</th><td>    <var>25192078U</var>,	<i>// LW</i></td></tr>
<tr><th id="3130">3130</th><td>    <var>25182821U</var>,	<i>// LW16_MM</i></td></tr>
<tr><th id="3131">3131</th><td>    <var>25192078U</var>,	<i>// LW64</i></td></tr>
<tr><th id="3132">3132</th><td>    <var>25182346U</var>,	<i>// LWC1</i></td></tr>
<tr><th id="3133">3133</th><td>    <var>25182346U</var>,	<i>// LWC1_MM</i></td></tr>
<tr><th id="3134">3134</th><td>    <var>25182562U</var>,	<i>// LWC2</i></td></tr>
<tr><th id="3135">3135</th><td>    <var>25182562U</var>,	<i>// LWC2_MMR6</i></td></tr>
<tr><th id="3136">3136</th><td>    <var>25182562U</var>,	<i>// LWC2_R6</i></td></tr>
<tr><th id="3137">3137</th><td>    <var>25182607U</var>,	<i>// LWC3</i></td></tr>
<tr><th id="3138">3138</th><td>    <var>25192078U</var>,	<i>// LWDSP</i></td></tr>
<tr><th id="3139">3139</th><td>    <var>25192078U</var>,	<i>// LWDSP_MM</i></td></tr>
<tr><th id="3140">3140</th><td>    <var>25186557U</var>,	<i>// LWE</i></td></tr>
<tr><th id="3141">3141</th><td>    <var>25186557U</var>,	<i>// LWE_MM</i></td></tr>
<tr><th id="3142">3142</th><td>    <var>25192078U</var>,	<i>// LWGP_MM</i></td></tr>
<tr><th id="3143">3143</th><td>    <var>25188646U</var>,	<i>// LWL</i></td></tr>
<tr><th id="3144">3144</th><td>    <var>25188646U</var>,	<i>// LWL64</i></td></tr>
<tr><th id="3145">3145</th><td>    <var>25186488U</var>,	<i>// LWLE</i></td></tr>
<tr><th id="3146">3146</th><td>    <var>25186488U</var>,	<i>// LWLE_MM</i></td></tr>
<tr><th id="3147">3147</th><td>    <var>25188646U</var>,	<i>// LWL_MM</i></td></tr>
<tr><th id="3148">3148</th><td>    <var>66059U</var>,	<i>// LWM16_MM</i></td></tr>
<tr><th id="3149">3149</th><td>    <var>66059U</var>,	<i>// LWM16_MMR6</i></td></tr>
<tr><th id="3150">3150</th><td>    <var>65799U</var>,	<i>// LWM32_MM</i></td></tr>
<tr><th id="3151">3151</th><td>    <var>18499U</var>,	<i>// LWPC</i></td></tr>
<tr><th id="3152">3152</th><td>    <var>18499U</var>,	<i>// LWPC_MMR6</i></td></tr>
<tr><th id="3153">3153</th><td>    <var>184572474U</var>,	<i>// LWP_MM</i></td></tr>
<tr><th id="3154">3154</th><td>    <var>25189152U</var>,	<i>// LWR</i></td></tr>
<tr><th id="3155">3155</th><td>    <var>25189152U</var>,	<i>// LWR64</i></td></tr>
<tr><th id="3156">3156</th><td>    <var>25186527U</var>,	<i>// LWRE</i></td></tr>
<tr><th id="3157">3157</th><td>    <var>25186527U</var>,	<i>// LWRE_MM</i></td></tr>
<tr><th id="3158">3158</th><td>    <var>25189152U</var>,	<i>// LWR_MM</i></td></tr>
<tr><th id="3159">3159</th><td>    <var>25192078U</var>,	<i>// LWSP_MM</i></td></tr>
<tr><th id="3160">3160</th><td>    <var>18492U</var>,	<i>// LWUPC</i></td></tr>
<tr><th id="3161">3161</th><td>    <var>25190246U</var>,	<i>// LWU_MM</i></td></tr>
<tr><th id="3162">3162</th><td>    <var>3774899898U</var>,	<i>// LWX</i></td></tr>
<tr><th id="3163">3163</th><td>    <var>3774890162U</var>,	<i>// LWXC1</i></td></tr>
<tr><th id="3164">3164</th><td>    <var>3774890162U</var>,	<i>// LWXC1_MM</i></td></tr>
<tr><th id="3165">3165</th><td>    <var>3774897713U</var>,	<i>// LWXS_MM</i></td></tr>
<tr><th id="3166">3166</th><td>    <var>3774899898U</var>,	<i>// LWX_MM</i></td></tr>
<tr><th id="3167">3167</th><td>    <var>25192078U</var>,	<i>// LW_MM</i></td></tr>
<tr><th id="3168">3168</th><td>    <var>25192078U</var>,	<i>// LW_MMR6</i></td></tr>
<tr><th id="3169">3169</th><td>    <var>25190246U</var>,	<i>// LWu</i></td></tr>
<tr><th id="3170">3170</th><td>    <var>25183827U</var>,	<i>// LbRxRyOffMemX16</i></td></tr>
<tr><th id="3171">3171</th><td>    <var>25190021U</var>,	<i>// LbuRxRyOffMemX16</i></td></tr>
<tr><th id="3172">3172</th><td>    <var>25187603U</var>,	<i>// LhRxRyOffMemX16</i></td></tr>
<tr><th id="3173">3173</th><td>    <var>25190099U</var>,	<i>// LhuRxRyOffMemX16</i></td></tr>
<tr><th id="3174">3174</th><td>    <var>2952812424U</var>,	<i>// LiRxImm16</i></td></tr>
<tr><th id="3175">3175</th><td>    <var>22398U</var>,	<i>// LiRxImmAlignX16</i></td></tr>
<tr><th id="3176">3176</th><td>    <var>22408U</var>,	<i>// LiRxImmX16</i></td></tr>
<tr><th id="3177">3177</th><td>    <var>2147509902U</var>,	<i>// LwRxPcTcp16</i></td></tr>
<tr><th id="3178">3178</th><td>    <var>26254U</var>,	<i>// LwRxPcTcpX16</i></td></tr>
<tr><th id="3179">3179</th><td>    <var>25192078U</var>,	<i>// LwRxRyOffMemX16</i></td></tr>
<tr><th id="3180">3180</th><td>    <var>25192078U</var>,	<i>// LwRxSpImmX16</i></td></tr>
<tr><th id="3181">3181</th><td>    <var>20523U</var>,	<i>// MADD</i></td></tr>
<tr><th id="3182">3182</th><td>    <var>285231711U</var>,	<i>// MADDF_D</i></td></tr>
<tr><th id="3183">3183</th><td>    <var>285231711U</var>,	<i>// MADDF_D_MMR6</i></td></tr>
<tr><th id="3184">3184</th><td>    <var>285236179U</var>,	<i>// MADDF_S</i></td></tr>
<tr><th id="3185">3185</th><td>    <var>285236179U</var>,	<i>// MADDF_S_MMR6</i></td></tr>
<tr><th id="3186">3186</th><td>    <var>285233769U</var>,	<i>// MADDR_Q_H</i></td></tr>
<tr><th id="3187">3187</th><td>    <var>285237880U</var>,	<i>// MADDR_Q_W</i></td></tr>
<tr><th id="3188">3188</th><td>    <var>24230U</var>,	<i>// MADDU</i></td></tr>
<tr><th id="3189">3189</th><td>    <var>268459686U</var>,	<i>// MADDU_DSP</i></td></tr>
<tr><th id="3190">3190</th><td>    <var>268459686U</var>,	<i>// MADDU_DSP_MM</i></td></tr>
<tr><th id="3191">3191</th><td>    <var>24230U</var>,	<i>// MADDU_MM</i></td></tr>
<tr><th id="3192">3192</th><td>    <var>285230579U</var>,	<i>// MADDV_B</i></td></tr>
<tr><th id="3193">3193</th><td>    <var>285233010U</var>,	<i>// MADDV_D</i></td></tr>
<tr><th id="3194">3194</th><td>    <var>285234368U</var>,	<i>// MADDV_H</i></td></tr>
<tr><th id="3195">3195</th><td>    <var>285238835U</var>,	<i>// MADDV_W</i></td></tr>
<tr><th id="3196">3196</th><td>    <var>268454234U</var>,	<i>// MADD_D32</i></td></tr>
<tr><th id="3197">3197</th><td>    <var>268454234U</var>,	<i>// MADD_D32_MM</i></td></tr>
<tr><th id="3198">3198</th><td>    <var>268454234U</var>,	<i>// MADD_D64</i></td></tr>
<tr><th id="3199">3199</th><td>    <var>268455979U</var>,	<i>// MADD_DSP</i></td></tr>
<tr><th id="3200">3200</th><td>    <var>268455979U</var>,	<i>// MADD_DSP_MM</i></td></tr>
<tr><th id="3201">3201</th><td>    <var>20523U</var>,	<i>// MADD_MM</i></td></tr>
<tr><th id="3202">3202</th><td>    <var>285233739U</var>,	<i>// MADD_Q_H</i></td></tr>
<tr><th id="3203">3203</th><td>    <var>285237850U</var>,	<i>// MADD_Q_W</i></td></tr>
<tr><th id="3204">3204</th><td>    <var>268458829U</var>,	<i>// MADD_S</i></td></tr>
<tr><th id="3205">3205</th><td>    <var>268458829U</var>,	<i>// MADD_S_MM</i></td></tr>
<tr><th id="3206">3206</th><td>    <var>268458099U</var>,	<i>// MAQ_SA_W_PHL</i></td></tr>
<tr><th id="3207">3207</th><td>    <var>268458099U</var>,	<i>// MAQ_SA_W_PHL_MM</i></td></tr>
<tr><th id="3208">3208</th><td>    <var>268458660U</var>,	<i>// MAQ_SA_W_PHR</i></td></tr>
<tr><th id="3209">3209</th><td>    <var>268458660U</var>,	<i>// MAQ_SA_W_PHR_MM</i></td></tr>
<tr><th id="3210">3210</th><td>    <var>268458127U</var>,	<i>// MAQ_S_W_PHL</i></td></tr>
<tr><th id="3211">3211</th><td>    <var>268458127U</var>,	<i>// MAQ_S_W_PHL_MM</i></td></tr>
<tr><th id="3212">3212</th><td>    <var>268458688U</var>,	<i>// MAQ_S_W_PHR</i></td></tr>
<tr><th id="3213">3213</th><td>    <var>268458688U</var>,	<i>// MAQ_S_W_PHR_MM</i></td></tr>
<tr><th id="3214">3214</th><td>    <var>268454175U</var>,	<i>// MAXA_D</i></td></tr>
<tr><th id="3215">3215</th><td>    <var>268454175U</var>,	<i>// MAXA_D_MMR6</i></td></tr>
<tr><th id="3216">3216</th><td>    <var>268458802U</var>,	<i>// MAXA_S</i></td></tr>
<tr><th id="3217">3217</th><td>    <var>268458802U</var>,	<i>// MAXA_S_MMR6</i></td></tr>
<tr><th id="3218">3218</th><td>    <var>268453032U</var>,	<i>// MAXI_S_B</i></td></tr>
<tr><th id="3219">3219</th><td>    <var>268455189U</var>,	<i>// MAXI_S_D</i></td></tr>
<tr><th id="3220">3220</th><td>    <var>268456738U</var>,	<i>// MAXI_S_H</i></td></tr>
<tr><th id="3221">3221</th><td>    <var>268461003U</var>,	<i>// MAXI_S_W</i></td></tr>
<tr><th id="3222">3222</th><td>    <var>268453247U</var>,	<i>// MAXI_U_B</i></td></tr>
<tr><th id="3223">3223</th><td>    <var>268455656U</var>,	<i>// MAXI_U_D</i></td></tr>
<tr><th id="3224">3224</th><td>    <var>268457026U</var>,	<i>// MAXI_U_H</i></td></tr>
<tr><th id="3225">3225</th><td>    <var>268461471U</var>,	<i>// MAXI_U_W</i></td></tr>
<tr><th id="3226">3226</th><td>    <var>268452613U</var>,	<i>// MAX_A_B</i></td></tr>
<tr><th id="3227">3227</th><td>    <var>268454151U</var>,	<i>// MAX_A_D</i></td></tr>
<tr><th id="3228">3228</th><td>    <var>268456250U</var>,	<i>// MAX_A_H</i></td></tr>
<tr><th id="3229">3229</th><td>    <var>268460069U</var>,	<i>// MAX_A_W</i></td></tr>
<tr><th id="3230">3230</th><td>    <var>268455897U</var>,	<i>// MAX_D</i></td></tr>
<tr><th id="3231">3231</th><td>    <var>268455897U</var>,	<i>// MAX_D_MMR6</i></td></tr>
<tr><th id="3232">3232</th><td>    <var>268459395U</var>,	<i>// MAX_S</i></td></tr>
<tr><th id="3233">3233</th><td>    <var>268453120U</var>,	<i>// MAX_S_B</i></td></tr>
<tr><th id="3234">3234</th><td>    <var>268455309U</var>,	<i>// MAX_S_D</i></td></tr>
<tr><th id="3235">3235</th><td>    <var>268456857U</var>,	<i>// MAX_S_H</i></td></tr>
<tr><th id="3236">3236</th><td>    <var>268459395U</var>,	<i>// MAX_S_MMR6</i></td></tr>
<tr><th id="3237">3237</th><td>    <var>268461184U</var>,	<i>// MAX_S_W</i></td></tr>
<tr><th id="3238">3238</th><td>    <var>268453335U</var>,	<i>// MAX_U_B</i></td></tr>
<tr><th id="3239">3239</th><td>    <var>268455776U</var>,	<i>// MAX_U_D</i></td></tr>
<tr><th id="3240">3240</th><td>    <var>268457124U</var>,	<i>// MAX_U_H</i></td></tr>
<tr><th id="3241">3241</th><td>    <var>268461591U</var>,	<i>// MAX_U_W</i></td></tr>
<tr><th id="3242">3242</th><td>    <var>268451842U</var>,	<i>// MFC0</i></td></tr>
<tr><th id="3243">3243</th><td>    <var>268451842U</var>,	<i>// MFC0_MMR6</i></td></tr>
<tr><th id="3244">3244</th><td>    <var>16489U</var>,	<i>// MFC1</i></td></tr>
<tr><th id="3245">3245</th><td>    <var>16489U</var>,	<i>// MFC1_D64</i></td></tr>
<tr><th id="3246">3246</th><td>    <var>16489U</var>,	<i>// MFC1_MM</i></td></tr>
<tr><th id="3247">3247</th><td>    <var>16489U</var>,	<i>// MFC1_MMR6</i></td></tr>
<tr><th id="3248">3248</th><td>    <var>268452161U</var>,	<i>// MFC2</i></td></tr>
<tr><th id="3249">3249</th><td>    <var>16705U</var>,	<i>// MFC2_MMR6</i></td></tr>
<tr><th id="3250">3250</th><td>    <var>268451849U</var>,	<i>// MFGC0</i></td></tr>
<tr><th id="3251">3251</th><td>    <var>268451849U</var>,	<i>// MFGC0_MM</i></td></tr>
<tr><th id="3252">3252</th><td>    <var>268451880U</var>,	<i>// MFHC0_MMR6</i></td></tr>
<tr><th id="3253">3253</th><td>    <var>16495U</var>,	<i>// MFHC1_D32</i></td></tr>
<tr><th id="3254">3254</th><td>    <var>16495U</var>,	<i>// MFHC1_D32_MM</i></td></tr>
<tr><th id="3255">3255</th><td>    <var>16495U</var>,	<i>// MFHC1_D64</i></td></tr>
<tr><th id="3256">3256</th><td>    <var>16495U</var>,	<i>// MFHC1_D64_MM</i></td></tr>
<tr><th id="3257">3257</th><td>    <var>16711U</var>,	<i>// MFHC2_MMR6</i></td></tr>
<tr><th id="3258">3258</th><td>    <var>268451856U</var>,	<i>// MFHGC0</i></td></tr>
<tr><th id="3259">3259</th><td>    <var>268451856U</var>,	<i>// MFHGC0_MM</i></td></tr>
<tr><th id="3260">3260</th><td>    <var>284530U</var>,	<i>// MFHI</i></td></tr>
<tr><th id="3261">3261</th><td>    <var>279014U</var>,	<i>// MFHI16_MM</i></td></tr>
<tr><th id="3262">3262</th><td>    <var>284530U</var>,	<i>// MFHI64</i></td></tr>
<tr><th id="3263">3263</th><td>    <var>22386U</var>,	<i>// MFHI_DSP</i></td></tr>
<tr><th id="3264">3264</th><td>    <var>22386U</var>,	<i>// MFHI_DSP_MM</i></td></tr>
<tr><th id="3265">3265</th><td>    <var>284530U</var>,	<i>// MFHI_MM</i></td></tr>
<tr><th id="3266">3266</th><td>    <var>285062U</var>,	<i>// MFLO</i></td></tr>
<tr><th id="3267">3267</th><td>    <var>279065U</var>,	<i>// MFLO16_MM</i></td></tr>
<tr><th id="3268">3268</th><td>    <var>285062U</var>,	<i>// MFLO64</i></td></tr>
<tr><th id="3269">3269</th><td>    <var>22918U</var>,	<i>// MFLO_DSP</i></td></tr>
<tr><th id="3270">3270</th><td>    <var>22918U</var>,	<i>// MFLO_DSP_MM</i></td></tr>
<tr><th id="3271">3271</th><td>    <var>285062U</var>,	<i>// MFLO_MM</i></td></tr>
<tr><th id="3272">3272</th><td>    <var>268458758U</var>,	<i>// MFTR</i></td></tr>
<tr><th id="3273">3273</th><td>    <var>268454160U</var>,	<i>// MINA_D</i></td></tr>
<tr><th id="3274">3274</th><td>    <var>268454160U</var>,	<i>// MINA_D_MMR6</i></td></tr>
<tr><th id="3275">3275</th><td>    <var>268458794U</var>,	<i>// MINA_S</i></td></tr>
<tr><th id="3276">3276</th><td>    <var>268458794U</var>,	<i>// MINA_S_MMR6</i></td></tr>
<tr><th id="3277">3277</th><td>    <var>268453012U</var>,	<i>// MINI_S_B</i></td></tr>
<tr><th id="3278">3278</th><td>    <var>268455169U</var>,	<i>// MINI_S_D</i></td></tr>
<tr><th id="3279">3279</th><td>    <var>268456718U</var>,	<i>// MINI_S_H</i></td></tr>
<tr><th id="3280">3280</th><td>    <var>268460983U</var>,	<i>// MINI_S_W</i></td></tr>
<tr><th id="3281">3281</th><td>    <var>268453227U</var>,	<i>// MINI_U_B</i></td></tr>
<tr><th id="3282">3282</th><td>    <var>268455636U</var>,	<i>// MINI_U_D</i></td></tr>
<tr><th id="3283">3283</th><td>    <var>268457006U</var>,	<i>// MINI_U_H</i></td></tr>
<tr><th id="3284">3284</th><td>    <var>268461451U</var>,	<i>// MINI_U_W</i></td></tr>
<tr><th id="3285">3285</th><td>    <var>268452594U</var>,	<i>// MIN_A_B</i></td></tr>
<tr><th id="3286">3286</th><td>    <var>268454131U</var>,	<i>// MIN_A_D</i></td></tr>
<tr><th id="3287">3287</th><td>    <var>268456231U</var>,	<i>// MIN_A_H</i></td></tr>
<tr><th id="3288">3288</th><td>    <var>268460049U</var>,	<i>// MIN_A_W</i></td></tr>
<tr><th id="3289">3289</th><td>    <var>268454803U</var>,	<i>// MIN_D</i></td></tr>
<tr><th id="3290">3290</th><td>    <var>268454803U</var>,	<i>// MIN_D_MMR6</i></td></tr>
<tr><th id="3291">3291</th><td>    <var>268459076U</var>,	<i>// MIN_S</i></td></tr>
<tr><th id="3292">3292</th><td>    <var>268453042U</var>,	<i>// MIN_S_B</i></td></tr>
<tr><th id="3293">3293</th><td>    <var>268455199U</var>,	<i>// MIN_S_D</i></td></tr>
<tr><th id="3294">3294</th><td>    <var>268456748U</var>,	<i>// MIN_S_H</i></td></tr>
<tr><th id="3295">3295</th><td>    <var>268459076U</var>,	<i>// MIN_S_MMR6</i></td></tr>
<tr><th id="3296">3296</th><td>    <var>268461023U</var>,	<i>// MIN_S_W</i></td></tr>
<tr><th id="3297">3297</th><td>    <var>268453257U</var>,	<i>// MIN_U_B</i></td></tr>
<tr><th id="3298">3298</th><td>    <var>268455666U</var>,	<i>// MIN_U_D</i></td></tr>
<tr><th id="3299">3299</th><td>    <var>268457036U</var>,	<i>// MIN_U_H</i></td></tr>
<tr><th id="3300">3300</th><td>    <var>268461481U</var>,	<i>// MIN_U_W</i></td></tr>
<tr><th id="3301">3301</th><td>    <var>268456026U</var>,	<i>// MOD</i></td></tr>
<tr><th id="3302">3302</th><td>    <var>268453799U</var>,	<i>// MODSUB</i></td></tr>
<tr><th id="3303">3303</th><td>    <var>268453799U</var>,	<i>// MODSUB_MM</i></td></tr>
<tr><th id="3304">3304</th><td>    <var>268459694U</var>,	<i>// MODU</i></td></tr>
<tr><th id="3305">3305</th><td>    <var>268459694U</var>,	<i>// MODU_MMR6</i></td></tr>
<tr><th id="3306">3306</th><td>    <var>268456026U</var>,	<i>// MOD_MMR6</i></td></tr>
<tr><th id="3307">3307</th><td>    <var>268452975U</var>,	<i>// MOD_S_B</i></td></tr>
<tr><th id="3308">3308</th><td>    <var>268455132U</var>,	<i>// MOD_S_D</i></td></tr>
<tr><th id="3309">3309</th><td>    <var>268456681U</var>,	<i>// MOD_S_H</i></td></tr>
<tr><th id="3310">3310</th><td>    <var>268460946U</var>,	<i>// MOD_S_W</i></td></tr>
<tr><th id="3311">3311</th><td>    <var>268453190U</var>,	<i>// MOD_U_B</i></td></tr>
<tr><th id="3312">3312</th><td>    <var>268455599U</var>,	<i>// MOD_U_D</i></td></tr>
<tr><th id="3313">3313</th><td>    <var>268456969U</var>,	<i>// MOD_U_H</i></td></tr>
<tr><th id="3314">3314</th><td>    <var>268461414U</var>,	<i>// MOD_U_W</i></td></tr>
<tr><th id="3315">3315</th><td>    <var>20727U</var>,	<i>// MOVE16_MM</i></td></tr>
<tr><th id="3316">3316</th><td>    <var>16848U</var>,	<i>// MOVE16_MMR6</i></td></tr>
<tr><th id="3317">3317</th><td>    <var>268458425U</var>,	<i>// MOVEP_MM</i></td></tr>
<tr><th id="3318">3318</th><td>    <var>268458425U</var>,	<i>// MOVEP_MMR6</i></td></tr>
<tr><th id="3319">3319</th><td>    <var>24434U</var>,	<i>// MOVE_V</i></td></tr>
<tr><th id="3320">3320</th><td>    <var>268454520U</var>,	<i>// MOVF_D32</i></td></tr>
<tr><th id="3321">3321</th><td>    <var>268454520U</var>,	<i>// MOVF_D32_MM</i></td></tr>
<tr><th id="3322">3322</th><td>    <var>268454520U</var>,	<i>// MOVF_D64</i></td></tr>
<tr><th id="3323">3323</th><td>    <var>268456211U</var>,	<i>// MOVF_I</i></td></tr>
<tr><th id="3324">3324</th><td>    <var>268456211U</var>,	<i>// MOVF_I64</i></td></tr>
<tr><th id="3325">3325</th><td>    <var>268456211U</var>,	<i>// MOVF_I_MM</i></td></tr>
<tr><th id="3326">3326</th><td>    <var>268458980U</var>,	<i>// MOVF_S</i></td></tr>
<tr><th id="3327">3327</th><td>    <var>268458980U</var>,	<i>// MOVF_S_MM</i></td></tr>
<tr><th id="3328">3328</th><td>    <var>268454855U</var>,	<i>// MOVN_I64_D64</i></td></tr>
<tr><th id="3329">3329</th><td>    <var>268458362U</var>,	<i>// MOVN_I64_I</i></td></tr>
<tr><th id="3330">3330</th><td>    <var>268458362U</var>,	<i>// MOVN_I64_I64</i></td></tr>
<tr><th id="3331">3331</th><td>    <var>268459112U</var>,	<i>// MOVN_I64_S</i></td></tr>
<tr><th id="3332">3332</th><td>    <var>268454855U</var>,	<i>// MOVN_I_D32</i></td></tr>
<tr><th id="3333">3333</th><td>    <var>268454855U</var>,	<i>// MOVN_I_D32_MM</i></td></tr>
<tr><th id="3334">3334</th><td>    <var>268454855U</var>,	<i>// MOVN_I_D64</i></td></tr>
<tr><th id="3335">3335</th><td>    <var>268458362U</var>,	<i>// MOVN_I_I</i></td></tr>
<tr><th id="3336">3336</th><td>    <var>268458362U</var>,	<i>// MOVN_I_I64</i></td></tr>
<tr><th id="3337">3337</th><td>    <var>268458362U</var>,	<i>// MOVN_I_MM</i></td></tr>
<tr><th id="3338">3338</th><td>    <var>268459112U</var>,	<i>// MOVN_I_S</i></td></tr>
<tr><th id="3339">3339</th><td>    <var>268459112U</var>,	<i>// MOVN_I_S_MM</i></td></tr>
<tr><th id="3340">3340</th><td>    <var>268455527U</var>,	<i>// MOVT_D32</i></td></tr>
<tr><th id="3341">3341</th><td>    <var>268455527U</var>,	<i>// MOVT_D32_MM</i></td></tr>
<tr><th id="3342">3342</th><td>    <var>268455527U</var>,	<i>// MOVT_D64</i></td></tr>
<tr><th id="3343">3343</th><td>    <var>268459641U</var>,	<i>// MOVT_I</i></td></tr>
<tr><th id="3344">3344</th><td>    <var>268459641U</var>,	<i>// MOVT_I64</i></td></tr>
<tr><th id="3345">3345</th><td>    <var>268459641U</var>,	<i>// MOVT_I_MM</i></td></tr>
<tr><th id="3346">3346</th><td>    <var>268459321U</var>,	<i>// MOVT_S</i></td></tr>
<tr><th id="3347">3347</th><td>    <var>268459321U</var>,	<i>// MOVT_S_MM</i></td></tr>
<tr><th id="3348">3348</th><td>    <var>268455937U</var>,	<i>// MOVZ_I64_D64</i></td></tr>
<tr><th id="3349">3349</th><td>    <var>268461831U</var>,	<i>// MOVZ_I64_I</i></td></tr>
<tr><th id="3350">3350</th><td>    <var>268461831U</var>,	<i>// MOVZ_I64_I64</i></td></tr>
<tr><th id="3351">3351</th><td>    <var>268459422U</var>,	<i>// MOVZ_I64_S</i></td></tr>
<tr><th id="3352">3352</th><td>    <var>268455937U</var>,	<i>// MOVZ_I_D32</i></td></tr>
<tr><th id="3353">3353</th><td>    <var>268455937U</var>,	<i>// MOVZ_I_D32_MM</i></td></tr>
<tr><th id="3354">3354</th><td>    <var>268455937U</var>,	<i>// MOVZ_I_D64</i></td></tr>
<tr><th id="3355">3355</th><td>    <var>268461831U</var>,	<i>// MOVZ_I_I</i></td></tr>
<tr><th id="3356">3356</th><td>    <var>268461831U</var>,	<i>// MOVZ_I_I64</i></td></tr>
<tr><th id="3357">3357</th><td>    <var>268461831U</var>,	<i>// MOVZ_I_MM</i></td></tr>
<tr><th id="3358">3358</th><td>    <var>268459422U</var>,	<i>// MOVZ_I_S</i></td></tr>
<tr><th id="3359">3359</th><td>    <var>268459422U</var>,	<i>// MOVZ_I_S_MM</i></td></tr>
<tr><th id="3360">3360</th><td>    <var>18351U</var>,	<i>// MSUB</i></td></tr>
<tr><th id="3361">3361</th><td>    <var>285231702U</var>,	<i>// MSUBF_D</i></td></tr>
<tr><th id="3362">3362</th><td>    <var>285231702U</var>,	<i>// MSUBF_D_MMR6</i></td></tr>
<tr><th id="3363">3363</th><td>    <var>285236170U</var>,	<i>// MSUBF_S</i></td></tr>
<tr><th id="3364">3364</th><td>    <var>285236170U</var>,	<i>// MSUBF_S_MMR6</i></td></tr>
<tr><th id="3365">3365</th><td>    <var>285233758U</var>,	<i>// MSUBR_Q_H</i></td></tr>
<tr><th id="3366">3366</th><td>    <var>285237869U</var>,	<i>// MSUBR_Q_W</i></td></tr>
<tr><th id="3367">3367</th><td>    <var>24209U</var>,	<i>// MSUBU</i></td></tr>
<tr><th id="3368">3368</th><td>    <var>268459665U</var>,	<i>// MSUBU_DSP</i></td></tr>
<tr><th id="3369">3369</th><td>    <var>268459665U</var>,	<i>// MSUBU_DSP_MM</i></td></tr>
<tr><th id="3370">3370</th><td>    <var>24209U</var>,	<i>// MSUBU_MM</i></td></tr>
<tr><th id="3371">3371</th><td>    <var>285230570U</var>,	<i>// MSUBV_B</i></td></tr>
<tr><th id="3372">3372</th><td>    <var>285233001U</var>,	<i>// MSUBV_D</i></td></tr>
<tr><th id="3373">3373</th><td>    <var>285234359U</var>,	<i>// MSUBV_H</i></td></tr>
<tr><th id="3374">3374</th><td>    <var>285238826U</var>,	<i>// MSUBV_W</i></td></tr>
<tr><th id="3375">3375</th><td>    <var>268454192U</var>,	<i>// MSUB_D32</i></td></tr>
<tr><th id="3376">3376</th><td>    <var>268454192U</var>,	<i>// MSUB_D32_MM</i></td></tr>
<tr><th id="3377">3377</th><td>    <var>268454192U</var>,	<i>// MSUB_D64</i></td></tr>
<tr><th id="3378">3378</th><td>    <var>268453807U</var>,	<i>// MSUB_DSP</i></td></tr>
<tr><th id="3379">3379</th><td>    <var>268453807U</var>,	<i>// MSUB_DSP_MM</i></td></tr>
<tr><th id="3380">3380</th><td>    <var>18351U</var>,	<i>// MSUB_MM</i></td></tr>
<tr><th id="3381">3381</th><td>    <var>285233729U</var>,	<i>// MSUB_Q_H</i></td></tr>
<tr><th id="3382">3382</th><td>    <var>285237840U</var>,	<i>// MSUB_Q_W</i></td></tr>
<tr><th id="3383">3383</th><td>    <var>268458811U</var>,	<i>// MSUB_S</i></td></tr>
<tr><th id="3384">3384</th><td>    <var>268458811U</var>,	<i>// MSUB_S_MM</i></td></tr>
<tr><th id="3385">3385</th><td>    <var>1376305207U</var>,	<i>// MTC0</i></td></tr>
<tr><th id="3386">3386</th><td>    <var>1376305207U</var>,	<i>// MTC0_MMR6</i></td></tr>
<tr><th id="3387">3387</th><td>    <var>8962180U</var>,	<i>// MTC1</i></td></tr>
<tr><th id="3388">3388</th><td>    <var>8962180U</var>,	<i>// MTC1_D64</i></td></tr>
<tr><th id="3389">3389</th><td>    <var>8962180U</var>,	<i>// MTC1_D64_MM</i></td></tr>
<tr><th id="3390">3390</th><td>    <var>8962180U</var>,	<i>// MTC1_MM</i></td></tr>
<tr><th id="3391">3391</th><td>    <var>8962180U</var>,	<i>// MTC1_MMR6</i></td></tr>
<tr><th id="3392">3392</th><td>    <var>1376305500U</var>,	<i>// MTC2</i></td></tr>
<tr><th id="3393">3393</th><td>    <var>8962396U</var>,	<i>// MTC2_MMR6</i></td></tr>
<tr><th id="3394">3394</th><td>    <var>1376305185U</var>,	<i>// MTGC0</i></td></tr>
<tr><th id="3395">3395</th><td>    <var>1376305185U</var>,	<i>// MTGC0_MM</i></td></tr>
<tr><th id="3396">3396</th><td>    <var>1376305199U</var>,	<i>// MTHC0_MMR6</i></td></tr>
<tr><th id="3397">3397</th><td>    <var>9011318U</var>,	<i>// MTHC1_D32</i></td></tr>
<tr><th id="3398">3398</th><td>    <var>9011318U</var>,	<i>// MTHC1_D32_MM</i></td></tr>
<tr><th id="3399">3399</th><td>    <var>9011318U</var>,	<i>// MTHC1_D64</i></td></tr>
<tr><th id="3400">3400</th><td>    <var>9011318U</var>,	<i>// MTHC1_D64_MM</i></td></tr>
<tr><th id="3401">3401</th><td>    <var>8962382U</var>,	<i>// MTHC2_MMR6</i></td></tr>
<tr><th id="3402">3402</th><td>    <var>1376305176U</var>,	<i>// MTHGC0</i></td></tr>
<tr><th id="3403">3403</th><td>    <var>1376305176U</var>,	<i>// MTHGC0_MM</i></td></tr>
<tr><th id="3404">3404</th><td>    <var>284536U</var>,	<i>// MTHI</i></td></tr>
<tr><th id="3405">3405</th><td>    <var>284536U</var>,	<i>// MTHI64</i></td></tr>
<tr><th id="3406">3406</th><td>    <var>8968056U</var>,	<i>// MTHI_DSP</i></td></tr>
<tr><th id="3407">3407</th><td>    <var>8968056U</var>,	<i>// MTHI_DSP_MM</i></td></tr>
<tr><th id="3408">3408</th><td>    <var>284536U</var>,	<i>// MTHI_MM</i></td></tr>
<tr><th id="3409">3409</th><td>    <var>8968640U</var>,	<i>// MTHLIP</i></td></tr>
<tr><th id="3410">3410</th><td>    <var>8968640U</var>,	<i>// MTHLIP_MM</i></td></tr>
<tr><th id="3411">3411</th><td>    <var>285075U</var>,	<i>// MTLO</i></td></tr>
<tr><th id="3412">3412</th><td>    <var>285075U</var>,	<i>// MTLO64</i></td></tr>
<tr><th id="3413">3413</th><td>    <var>8968595U</var>,	<i>// MTLO_DSP</i></td></tr>
<tr><th id="3414">3414</th><td>    <var>8968595U</var>,	<i>// MTLO_DSP_MM</i></td></tr>
<tr><th id="3415">3415</th><td>    <var>285075U</var>,	<i>// MTLO_MM</i></td></tr>
<tr><th id="3416">3416</th><td>    <var>278595U</var>,	<i>// MTM0</i></td></tr>
<tr><th id="3417">3417</th><td>    <var>278720U</var>,	<i>// MTM1</i></td></tr>
<tr><th id="3418">3418</th><td>    <var>278894U</var>,	<i>// MTM2</i></td></tr>
<tr><th id="3419">3419</th><td>    <var>278601U</var>,	<i>// MTP0</i></td></tr>
<tr><th id="3420">3420</th><td>    <var>278726U</var>,	<i>// MTP1</i></td></tr>
<tr><th id="3421">3421</th><td>    <var>278900U</var>,	<i>// MTP2</i></td></tr>
<tr><th id="3422">3422</th><td>    <var>34134803U</var>,	<i>// MTTR</i></td></tr>
<tr><th id="3423">3423</th><td>    <var>268457793U</var>,	<i>// MUH</i></td></tr>
<tr><th id="3424">3424</th><td>    <var>268459737U</var>,	<i>// MUHU</i></td></tr>
<tr><th id="3425">3425</th><td>    <var>268459737U</var>,	<i>// MUHU_MMR6</i></td></tr>
<tr><th id="3426">3426</th><td>    <var>268457793U</var>,	<i>// MUH_MMR6</i></td></tr>
<tr><th id="3427">3427</th><td>    <var>268458259U</var>,	<i>// MUL</i></td></tr>
<tr><th id="3428">3428</th><td>    <var>268458140U</var>,	<i>// MULEQ_S_W_PHL</i></td></tr>
<tr><th id="3429">3429</th><td>    <var>268458140U</var>,	<i>// MULEQ_S_W_PHL_MM</i></td></tr>
<tr><th id="3430">3430</th><td>    <var>268458701U</var>,	<i>// MULEQ_S_W_PHR</i></td></tr>
<tr><th id="3431">3431</th><td>    <var>268458701U</var>,	<i>// MULEQ_S_W_PHR_MM</i></td></tr>
<tr><th id="3432">3432</th><td>    <var>268458017U</var>,	<i>// MULEU_S_PH_QBL</i></td></tr>
<tr><th id="3433">3433</th><td>    <var>268458017U</var>,	<i>// MULEU_S_PH_QBL_MM</i></td></tr>
<tr><th id="3434">3434</th><td>    <var>268458603U</var>,	<i>// MULEU_S_PH_QBR</i></td></tr>
<tr><th id="3435">3435</th><td>    <var>268458603U</var>,	<i>// MULEU_S_PH_QBR_MM</i></td></tr>
<tr><th id="3436">3436</th><td>    <var>268457553U</var>,	<i>// MULQ_RS_PH</i></td></tr>
<tr><th id="3437">3437</th><td>    <var>268457553U</var>,	<i>// MULQ_RS_PH_MM</i></td></tr>
<tr><th id="3438">3438</th><td>    <var>268461203U</var>,	<i>// MULQ_RS_W</i></td></tr>
<tr><th id="3439">3439</th><td>    <var>268461203U</var>,	<i>// MULQ_RS_W_MMR2</i></td></tr>
<tr><th id="3440">3440</th><td>    <var>268457497U</var>,	<i>// MULQ_S_PH</i></td></tr>
<tr><th id="3441">3441</th><td>    <var>268457497U</var>,	<i>// MULQ_S_PH_MMR2</i></td></tr>
<tr><th id="3442">3442</th><td>    <var>268461062U</var>,	<i>// MULQ_S_W</i></td></tr>
<tr><th id="3443">3443</th><td>    <var>268461062U</var>,	<i>// MULQ_S_W_MMR2</i></td></tr>
<tr><th id="3444">3444</th><td>    <var>268459520U</var>,	<i>// MULR_PS64</i></td></tr>
<tr><th id="3445">3445</th><td>    <var>268456564U</var>,	<i>// MULR_Q_H</i></td></tr>
<tr><th id="3446">3446</th><td>    <var>268460675U</var>,	<i>// MULR_Q_W</i></td></tr>
<tr><th id="3447">3447</th><td>    <var>268457699U</var>,	<i>// MULSAQ_S_W_PH</i></td></tr>
<tr><th id="3448">3448</th><td>    <var>268457699U</var>,	<i>// MULSAQ_S_W_PH_MM</i></td></tr>
<tr><th id="3449">3449</th><td>    <var>268457674U</var>,	<i>// MULSA_W_PH</i></td></tr>
<tr><th id="3450">3450</th><td>    <var>268457674U</var>,	<i>// MULSA_W_PH_MMR2</i></td></tr>
<tr><th id="3451">3451</th><td>    <var>24157U</var>,	<i>// MULT</i></td></tr>
<tr><th id="3452">3452</th><td>    <var>268459857U</var>,	<i>// MULTU_DSP</i></td></tr>
<tr><th id="3453">3453</th><td>    <var>268459857U</var>,	<i>// MULTU_DSP_MM</i></td></tr>
<tr><th id="3454">3454</th><td>    <var>268459613U</var>,	<i>// MULT_DSP</i></td></tr>
<tr><th id="3455">3455</th><td>    <var>268459613U</var>,	<i>// MULT_DSP_MM</i></td></tr>
<tr><th id="3456">3456</th><td>    <var>24157U</var>,	<i>// MULT_MM</i></td></tr>
<tr><th id="3457">3457</th><td>    <var>24401U</var>,	<i>// MULTu</i></td></tr>
<tr><th id="3458">3458</th><td>    <var>24401U</var>,	<i>// MULTu_MM</i></td></tr>
<tr><th id="3459">3459</th><td>    <var>268459774U</var>,	<i>// MULU</i></td></tr>
<tr><th id="3460">3460</th><td>    <var>268459774U</var>,	<i>// MULU_MMR6</i></td></tr>
<tr><th id="3461">3461</th><td>    <var>268453390U</var>,	<i>// MULV_B</i></td></tr>
<tr><th id="3462">3462</th><td>    <var>268455829U</var>,	<i>// MULV_D</i></td></tr>
<tr><th id="3463">3463</th><td>    <var>268457179U</var>,	<i>// MULV_H</i></td></tr>
<tr><th id="3464">3464</th><td>    <var>268461654U</var>,	<i>// MULV_W</i></td></tr>
<tr><th id="3465">3465</th><td>    <var>268458259U</var>,	<i>// MUL_MM</i></td></tr>
<tr><th id="3466">3466</th><td>    <var>268458259U</var>,	<i>// MUL_MMR6</i></td></tr>
<tr><th id="3467">3467</th><td>    <var>268457370U</var>,	<i>// MUL_PH</i></td></tr>
<tr><th id="3468">3468</th><td>    <var>268457370U</var>,	<i>// MUL_PH_MMR2</i></td></tr>
<tr><th id="3469">3469</th><td>    <var>268456533U</var>,	<i>// MUL_Q_H</i></td></tr>
<tr><th id="3470">3470</th><td>    <var>268460644U</var>,	<i>// MUL_Q_W</i></td></tr>
<tr><th id="3471">3471</th><td>    <var>268458259U</var>,	<i>// MUL_R6</i></td></tr>
<tr><th id="3472">3472</th><td>    <var>268457465U</var>,	<i>// MUL_S_PH</i></td></tr>
<tr><th id="3473">3473</th><td>    <var>268457465U</var>,	<i>// MUL_S_PH_MMR2</i></td></tr>
<tr><th id="3474">3474</th><td>    <var>284530U</var>,	<i>// Mfhi16</i></td></tr>
<tr><th id="3475">3475</th><td>    <var>285062U</var>,	<i>// Mflo16</i></td></tr>
<tr><th id="3476">3476</th><td>    <var>20727U</var>,	<i>// Move32R16</i></td></tr>
<tr><th id="3477">3477</th><td>    <var>20727U</var>,	<i>// MoveR3216</i></td></tr>
<tr><th id="3478">3478</th><td>    <var>17173U</var>,	<i>// NLOC_B</i></td></tr>
<tr><th id="3479">3479</th><td>    <var>18753U</var>,	<i>// NLOC_D</i></td></tr>
<tr><th id="3480">3480</th><td>    <var>20810U</var>,	<i>// NLOC_H</i></td></tr>
<tr><th id="3481">3481</th><td>    <var>24646U</var>,	<i>// NLOC_W</i></td></tr>
<tr><th id="3482">3482</th><td>    <var>17181U</var>,	<i>// NLZC_B</i></td></tr>
<tr><th id="3483">3483</th><td>    <var>18761U</var>,	<i>// NLZC_D</i></td></tr>
<tr><th id="3484">3484</th><td>    <var>20818U</var>,	<i>// NLZC_H</i></td></tr>
<tr><th id="3485">3485</th><td>    <var>24654U</var>,	<i>// NLZC_W</i></td></tr>
<tr><th id="3486">3486</th><td>    <var>268454242U</var>,	<i>// NMADD_D32</i></td></tr>
<tr><th id="3487">3487</th><td>    <var>268454242U</var>,	<i>// NMADD_D32_MM</i></td></tr>
<tr><th id="3488">3488</th><td>    <var>268454242U</var>,	<i>// NMADD_D64</i></td></tr>
<tr><th id="3489">3489</th><td>    <var>268458828U</var>,	<i>// NMADD_S</i></td></tr>
<tr><th id="3490">3490</th><td>    <var>268458828U</var>,	<i>// NMADD_S_MM</i></td></tr>
<tr><th id="3491">3491</th><td>    <var>268454200U</var>,	<i>// NMSUB_D32</i></td></tr>
<tr><th id="3492">3492</th><td>    <var>268454200U</var>,	<i>// NMSUB_D32_MM</i></td></tr>
<tr><th id="3493">3493</th><td>    <var>268454200U</var>,	<i>// NMSUB_D64</i></td></tr>
<tr><th id="3494">3494</th><td>    <var>268458810U</var>,	<i>// NMSUB_S</i></td></tr>
<tr><th id="3495">3495</th><td>    <var>268458810U</var>,	<i>// NMSUB_S_MM</i></td></tr>
<tr><th id="3496">3496</th><td>    <var>268458726U</var>,	<i>// NOR</i></td></tr>
<tr><th id="3497">3497</th><td>    <var>268458726U</var>,	<i>// NOR64</i></td></tr>
<tr><th id="3498">3498</th><td>    <var>268452798U</var>,	<i>// NORI_B</i></td></tr>
<tr><th id="3499">3499</th><td>    <var>268458726U</var>,	<i>// NOR_MM</i></td></tr>
<tr><th id="3500">3500</th><td>    <var>268458726U</var>,	<i>// NOR_MMR6</i></td></tr>
<tr><th id="3501">3501</th><td>    <var>268459906U</var>,	<i>// NOR_V</i></td></tr>
<tr><th id="3502">3502</th><td>    <var>16960U</var>,	<i>// NOT16_MM</i></td></tr>
<tr><th id="3503">3503</th><td>    <var>16960U</var>,	<i>// NOT16_MMR6</i></td></tr>
<tr><th id="3504">3504</th><td>    <var>20761U</var>,	<i>// NegRxRy16</i></td></tr>
<tr><th id="3505">3505</th><td>    <var>24173U</var>,	<i>// NotRxRy16</i></td></tr>
<tr><th id="3506">3506</th><td>    <var>268458727U</var>,	<i>// OR</i></td></tr>
<tr><th id="3507">3507</th><td>    <var>10060337U</var>,	<i>// OR16_MM</i></td></tr>
<tr><th id="3508">3508</th><td>    <var>10060337U</var>,	<i>// OR16_MMR6</i></td></tr>
<tr><th id="3509">3509</th><td>    <var>268458727U</var>,	<i>// OR64</i></td></tr>
<tr><th id="3510">3510</th><td>    <var>268452799U</var>,	<i>// ORI_B</i></td></tr>
<tr><th id="3511">3511</th><td>    <var>268457892U</var>,	<i>// ORI_MMR6</i></td></tr>
<tr><th id="3512">3512</th><td>    <var>268458727U</var>,	<i>// OR_MM</i></td></tr>
<tr><th id="3513">3513</th><td>    <var>268458727U</var>,	<i>// OR_MMR6</i></td></tr>
<tr><th id="3514">3514</th><td>    <var>268459907U</var>,	<i>// OR_V</i></td></tr>
<tr><th id="3515">3515</th><td>    <var>268457892U</var>,	<i>// ORi</i></td></tr>
<tr><th id="3516">3516</th><td>    <var>268457892U</var>,	<i>// ORi64</i></td></tr>
<tr><th id="3517">3517</th><td>    <var>268457892U</var>,	<i>// ORi_MM</i></td></tr>
<tr><th id="3518">3518</th><td>    <var>16800487U</var>,	<i>// OrRxRxRy16</i></td></tr>
<tr><th id="3519">3519</th><td>    <var>268457359U</var>,	<i>// PACKRL_PH</i></td></tr>
<tr><th id="3520">3520</th><td>    <var>268457359U</var>,	<i>// PACKRL_PH_MM</i></td></tr>
<tr><th id="3521">3521</th><td>    <var>10519U</var>,	<i>// PAUSE</i></td></tr>
<tr><th id="3522">3522</th><td>    <var>10519U</var>,	<i>// PAUSE_MM</i></td></tr>
<tr><th id="3523">3523</th><td>    <var>10519U</var>,	<i>// PAUSE_MMR6</i></td></tr>
<tr><th id="3524">3524</th><td>    <var>268453372U</var>,	<i>// PCKEV_B</i></td></tr>
<tr><th id="3525">3525</th><td>    <var>268455803U</var>,	<i>// PCKEV_D</i></td></tr>
<tr><th id="3526">3526</th><td>    <var>268457161U</var>,	<i>// PCKEV_H</i></td></tr>
<tr><th id="3527">3527</th><td>    <var>268461628U</var>,	<i>// PCKEV_W</i></td></tr>
<tr><th id="3528">3528</th><td>    <var>268452652U</var>,	<i>// PCKOD_B</i></td></tr>
<tr><th id="3529">3529</th><td>    <var>268454258U</var>,	<i>// PCKOD_D</i></td></tr>
<tr><th id="3530">3530</th><td>    <var>268456289U</var>,	<i>// PCKOD_H</i></td></tr>
<tr><th id="3531">3531</th><td>    <var>268460151U</var>,	<i>// PCKOD_W</i></td></tr>
<tr><th id="3532">3532</th><td>    <var>17700U</var>,	<i>// PCNT_B</i></td></tr>
<tr><th id="3533">3533</th><td>    <var>20019U</var>,	<i>// PCNT_D</i></td></tr>
<tr><th id="3534">3534</th><td>    <var>21437U</var>,	<i>// PCNT_H</i></td></tr>
<tr><th id="3535">3535</th><td>    <var>25842U</var>,	<i>// PCNT_W</i></td></tr>
<tr><th id="3536">3536</th><td>    <var>268457323U</var>,	<i>// PICK_PH</i></td></tr>
<tr><th id="3537">3537</th><td>    <var>268457323U</var>,	<i>// PICK_PH_MM</i></td></tr>
<tr><th id="3538">3538</th><td>    <var>268453531U</var>,	<i>// PICK_QB</i></td></tr>
<tr><th id="3539">3539</th><td>    <var>268453531U</var>,	<i>// PICK_QB_MM</i></td></tr>
<tr><th id="3540">3540</th><td>    <var>268459487U</var>,	<i>// PLL_PS64</i></td></tr>
<tr><th id="3541">3541</th><td>    <var>268459529U</var>,	<i>// PLU_PS64</i></td></tr>
<tr><th id="3542">3542</th><td>    <var>22990U</var>,	<i>// POP</i></td></tr>
<tr><th id="3543">3543</th><td>    <var>22592U</var>,	<i>// PRECEQU_PH_QBL</i></td></tr>
<tr><th id="3544">3544</th><td>    <var>17046U</var>,	<i>// PRECEQU_PH_QBLA</i></td></tr>
<tr><th id="3545">3545</th><td>    <var>17046U</var>,	<i>// PRECEQU_PH_QBLA_MM</i></td></tr>
<tr><th id="3546">3546</th><td>    <var>22592U</var>,	<i>// PRECEQU_PH_QBL_MM</i></td></tr>
<tr><th id="3547">3547</th><td>    <var>23178U</var>,	<i>// PRECEQU_PH_QBR</i></td></tr>
<tr><th id="3548">3548</th><td>    <var>17084U</var>,	<i>// PRECEQU_PH_QBRA</i></td></tr>
<tr><th id="3549">3549</th><td>    <var>17084U</var>,	<i>// PRECEQU_PH_QBRA_MM</i></td></tr>
<tr><th id="3550">3550</th><td>    <var>23178U</var>,	<i>// PRECEQU_PH_QBR_MM</i></td></tr>
<tr><th id="3551">3551</th><td>    <var>22657U</var>,	<i>// PRECEQ_W_PHL</i></td></tr>
<tr><th id="3552">3552</th><td>    <var>22657U</var>,	<i>// PRECEQ_W_PHL_MM</i></td></tr>
<tr><th id="3553">3553</th><td>    <var>23218U</var>,	<i>// PRECEQ_W_PHR</i></td></tr>
<tr><th id="3554">3554</th><td>    <var>23218U</var>,	<i>// PRECEQ_W_PHR_MM</i></td></tr>
<tr><th id="3555">3555</th><td>    <var>22577U</var>,	<i>// PRECEU_PH_QBL</i></td></tr>
<tr><th id="3556">3556</th><td>    <var>17030U</var>,	<i>// PRECEU_PH_QBLA</i></td></tr>
<tr><th id="3557">3557</th><td>    <var>17030U</var>,	<i>// PRECEU_PH_QBLA_MM</i></td></tr>
<tr><th id="3558">3558</th><td>    <var>22577U</var>,	<i>// PRECEU_PH_QBL_MM</i></td></tr>
<tr><th id="3559">3559</th><td>    <var>23163U</var>,	<i>// PRECEU_PH_QBR</i></td></tr>
<tr><th id="3560">3560</th><td>    <var>17068U</var>,	<i>// PRECEU_PH_QBRA</i></td></tr>
<tr><th id="3561">3561</th><td>    <var>17068U</var>,	<i>// PRECEU_PH_QBRA_MM</i></td></tr>
<tr><th id="3562">3562</th><td>    <var>23163U</var>,	<i>// PRECEU_PH_QBR_MM</i></td></tr>
<tr><th id="3563">3563</th><td>    <var>268457275U</var>,	<i>// PRECRQU_S_QB_PH</i></td></tr>
<tr><th id="3564">3564</th><td>    <var>268457275U</var>,	<i>// PRECRQU_S_QB_PH_MM</i></td></tr>
<tr><th id="3565">3565</th><td>    <var>268460294U</var>,	<i>// PRECRQ_PH_W</i></td></tr>
<tr><th id="3566">3566</th><td>    <var>268460294U</var>,	<i>// PRECRQ_PH_W_MM</i></td></tr>
<tr><th id="3567">3567</th><td>    <var>268457248U</var>,	<i>// PRECRQ_QB_PH</i></td></tr>
<tr><th id="3568">3568</th><td>    <var>268457248U</var>,	<i>// PRECRQ_QB_PH_MM</i></td></tr>
<tr><th id="3569">3569</th><td>    <var>268460325U</var>,	<i>// PRECRQ_RS_PH_W</i></td></tr>
<tr><th id="3570">3570</th><td>    <var>268460325U</var>,	<i>// PRECRQ_RS_PH_W_MM</i></td></tr>
<tr><th id="3571">3571</th><td>    <var>268457262U</var>,	<i>// PRECR_QB_PH</i></td></tr>
<tr><th id="3572">3572</th><td>    <var>268457262U</var>,	<i>// PRECR_QB_PH_MMR2</i></td></tr>
<tr><th id="3573">3573</th><td>    <var>268460278U</var>,	<i>// PRECR_SRA_PH_W</i></td></tr>
<tr><th id="3574">3574</th><td>    <var>268460278U</var>,	<i>// PRECR_SRA_PH_W_MMR2</i></td></tr>
<tr><th id="3575">3575</th><td>    <var>268460307U</var>,	<i>// PRECR_SRA_R_PH_W</i></td></tr>
<tr><th id="3576">3576</th><td>    <var>268460307U</var>,	<i>// PRECR_SRA_R_PH_W_MMR2</i></td></tr>
<tr><th id="3577">3577</th><td>    <var>2773261U</var>,	<i>// PREF</i></td></tr>
<tr><th id="3578">3578</th><td>    <var>2773114U</var>,	<i>// PREFE</i></td></tr>
<tr><th id="3579">3579</th><td>    <var>2773114U</var>,	<i>// PREFE_MM</i></td></tr>
<tr><th id="3580">3580</th><td>    <var>194668194U</var>,	<i>// PREFX_MM</i></td></tr>
<tr><th id="3581">3581</th><td>    <var>2773261U</var>,	<i>// PREF_MM</i></td></tr>
<tr><th id="3582">3582</th><td>    <var>2773261U</var>,	<i>// PREF_MMR6</i></td></tr>
<tr><th id="3583">3583</th><td>    <var>2773261U</var>,	<i>// PREF_R6</i></td></tr>
<tr><th id="3584">3584</th><td>    <var>268456008U</var>,	<i>// PREPEND</i></td></tr>
<tr><th id="3585">3585</th><td>    <var>268456008U</var>,	<i>// PREPEND_MMR2</i></td></tr>
<tr><th id="3586">3586</th><td>    <var>268459503U</var>,	<i>// PUL_PS64</i></td></tr>
<tr><th id="3587">3587</th><td>    <var>268459537U</var>,	<i>// PUU_PS64</i></td></tr>
<tr><th id="3588">3588</th><td>    <var>18327U</var>,	<i>// RADDU_W_QB</i></td></tr>
<tr><th id="3589">3589</th><td>    <var>18327U</var>,	<i>// RADDU_W_QB_MM</i></td></tr>
<tr><th id="3590">3590</th><td>    <var>92297727U</var>,	<i>// RDDSP</i></td></tr>
<tr><th id="3591">3591</th><td>    <var>201349631U</var>,	<i>// RDDSP_MM</i></td></tr>
<tr><th id="3592">3592</th><td>    <var>268458777U</var>,	<i>// RDHWR</i></td></tr>
<tr><th id="3593">3593</th><td>    <var>268458777U</var>,	<i>// RDHWR64</i></td></tr>
<tr><th id="3594">3594</th><td>    <var>268458777U</var>,	<i>// RDHWR_MM</i></td></tr>
<tr><th id="3595">3595</th><td>    <var>268458777U</var>,	<i>// RDHWR_MMR6</i></td></tr>
<tr><th id="3596">3596</th><td>    <var>23286U</var>,	<i>// RDPGPR_MMR6</i></td></tr>
<tr><th id="3597">3597</th><td>    <var>19415U</var>,	<i>// RECIP_D32</i></td></tr>
<tr><th id="3598">3598</th><td>    <var>19415U</var>,	<i>// RECIP_D32_MM</i></td></tr>
<tr><th id="3599">3599</th><td>    <var>19415U</var>,	<i>// RECIP_D64</i></td></tr>
<tr><th id="3600">3600</th><td>    <var>19415U</var>,	<i>// RECIP_D64_MM</i></td></tr>
<tr><th id="3601">3601</th><td>    <var>23664U</var>,	<i>// RECIP_S</i></td></tr>
<tr><th id="3602">3602</th><td>    <var>23664U</var>,	<i>// RECIP_S_MM</i></td></tr>
<tr><th id="3603">3603</th><td>    <var>22158U</var>,	<i>// REPLV_PH</i></td></tr>
<tr><th id="3604">3604</th><td>    <var>22158U</var>,	<i>// REPLV_PH_MM</i></td></tr>
<tr><th id="3605">3605</th><td>    <var>18307U</var>,	<i>// REPLV_QB</i></td></tr>
<tr><th id="3606">3606</th><td>    <var>18307U</var>,	<i>// REPLV_QB_MM</i></td></tr>
<tr><th id="3607">3607</th><td>    <var>21885U</var>,	<i>// REPL_PH</i></td></tr>
<tr><th id="3608">3608</th><td>    <var>21885U</var>,	<i>// REPL_PH_MM</i></td></tr>
<tr><th id="3609">3609</th><td>    <var>209733293U</var>,	<i>// REPL_QB</i></td></tr>
<tr><th id="3610">3610</th><td>    <var>209733293U</var>,	<i>// REPL_QB_MM</i></td></tr>
<tr><th id="3611">3611</th><td>    <var>20028U</var>,	<i>// RINT_D</i></td></tr>
<tr><th id="3612">3612</th><td>    <var>20028U</var>,	<i>// RINT_D_MMR6</i></td></tr>
<tr><th id="3613">3613</th><td>    <var>23848U</var>,	<i>// RINT_S</i></td></tr>
<tr><th id="3614">3614</th><td>    <var>23848U</var>,	<i>// RINT_S_MMR6</i></td></tr>
<tr><th id="3615">3615</th><td>    <var>268458765U</var>,	<i>// ROTR</i></td></tr>
<tr><th id="3616">3616</th><td>    <var>268460008U</var>,	<i>// ROTRV</i></td></tr>
<tr><th id="3617">3617</th><td>    <var>268460008U</var>,	<i>// ROTRV_MM</i></td></tr>
<tr><th id="3618">3618</th><td>    <var>268458765U</var>,	<i>// ROTR_MM</i></td></tr>
<tr><th id="3619">3619</th><td>    <var>19224U</var>,	<i>// ROUND_L_D64</i></td></tr>
<tr><th id="3620">3620</th><td>    <var>19224U</var>,	<i>// ROUND_L_D_MMR6</i></td></tr>
<tr><th id="3621">3621</th><td>    <var>23556U</var>,	<i>// ROUND_L_S</i></td></tr>
<tr><th id="3622">3622</th><td>    <var>23556U</var>,	<i>// ROUND_L_S_MMR6</i></td></tr>
<tr><th id="3623">3623</th><td>    <var>20399U</var>,	<i>// ROUND_W_D32</i></td></tr>
<tr><th id="3624">3624</th><td>    <var>20399U</var>,	<i>// ROUND_W_D64</i></td></tr>
<tr><th id="3625">3625</th><td>    <var>20399U</var>,	<i>// ROUND_W_D_MMR6</i></td></tr>
<tr><th id="3626">3626</th><td>    <var>20399U</var>,	<i>// ROUND_W_MM</i></td></tr>
<tr><th id="3627">3627</th><td>    <var>23898U</var>,	<i>// ROUND_W_S</i></td></tr>
<tr><th id="3628">3628</th><td>    <var>23898U</var>,	<i>// ROUND_W_S_MM</i></td></tr>
<tr><th id="3629">3629</th><td>    <var>23898U</var>,	<i>// ROUND_W_S_MMR6</i></td></tr>
<tr><th id="3630">3630</th><td>    <var>20056U</var>,	<i>// RSQRT_D32</i></td></tr>
<tr><th id="3631">3631</th><td>    <var>20056U</var>,	<i>// RSQRT_D32_MM</i></td></tr>
<tr><th id="3632">3632</th><td>    <var>20056U</var>,	<i>// RSQRT_D64</i></td></tr>
<tr><th id="3633">3633</th><td>    <var>20056U</var>,	<i>// RSQRT_D64_MM</i></td></tr>
<tr><th id="3634">3634</th><td>    <var>23856U</var>,	<i>// RSQRT_S</i></td></tr>
<tr><th id="3635">3635</th><td>    <var>23856U</var>,	<i>// RSQRT_S_MM</i></td></tr>
<tr><th id="3636">3636</th><td>    <var>0U</var>,	<i>// Restore16</i></td></tr>
<tr><th id="3637">3637</th><td>    <var>0U</var>,	<i>// RestoreX16</i></td></tr>
<tr><th id="3638">3638</th><td>    <var>4211329U</var>,	<i>// SAA</i></td></tr>
<tr><th id="3639">3639</th><td>    <var>4214801U</var>,	<i>// SAAD</i></td></tr>
<tr><th id="3640">3640</th><td>    <var>268453081U</var>,	<i>// SAT_S_B</i></td></tr>
<tr><th id="3641">3641</th><td>    <var>268455248U</var>,	<i>// SAT_S_D</i></td></tr>
<tr><th id="3642">3642</th><td>    <var>268456807U</var>,	<i>// SAT_S_H</i></td></tr>
<tr><th id="3643">3643</th><td>    <var>268461112U</var>,	<i>// SAT_S_W</i></td></tr>
<tr><th id="3644">3644</th><td>    <var>268453308U</var>,	<i>// SAT_U_B</i></td></tr>
<tr><th id="3645">3645</th><td>    <var>268455727U</var>,	<i>// SAT_U_D</i></td></tr>
<tr><th id="3646">3646</th><td>    <var>268457097U</var>,	<i>// SAT_U_H</i></td></tr>
<tr><th id="3647">3647</th><td>    <var>268461542U</var>,	<i>// SAT_U_W</i></td></tr>
<tr><th id="3648">3648</th><td>    <var>25184163U</var>,	<i>// SB</i></td></tr>
<tr><th id="3649">3649</th><td>    <var>25182628U</var>,	<i>// SB16_MM</i></td></tr>
<tr><th id="3650">3650</th><td>    <var>25182628U</var>,	<i>// SB16_MMR6</i></td></tr>
<tr><th id="3651">3651</th><td>    <var>25184163U</var>,	<i>// SB64</i></td></tr>
<tr><th id="3652">3652</th><td>    <var>25186408U</var>,	<i>// SBE</i></td></tr>
<tr><th id="3653">3653</th><td>    <var>25186408U</var>,	<i>// SBE_MM</i></td></tr>
<tr><th id="3654">3654</th><td>    <var>25184163U</var>,	<i>// SB_MM</i></td></tr>
<tr><th id="3655">3655</th><td>    <var>25184163U</var>,	<i>// SB_MMR6</i></td></tr>
<tr><th id="3656">3656</th><td>    <var>4507742U</var>,	<i>// SC</i></td></tr>
<tr><th id="3657">3657</th><td>    <var>4507742U</var>,	<i>// SC64</i></td></tr>
<tr><th id="3658">3658</th><td>    <var>4507742U</var>,	<i>// SC64_R6</i></td></tr>
<tr><th id="3659">3659</th><td>    <var>4509728U</var>,	<i>// SCD</i></td></tr>
<tr><th id="3660">3660</th><td>    <var>4509728U</var>,	<i>// SCD_R6</i></td></tr>
<tr><th id="3661">3661</th><td>    <var>4509805U</var>,	<i>// SCE</i></td></tr>
<tr><th id="3662">3662</th><td>    <var>4509805U</var>,	<i>// SCE_MM</i></td></tr>
<tr><th id="3663">3663</th><td>    <var>4507742U</var>,	<i>// SC_MM</i></td></tr>
<tr><th id="3664">3664</th><td>    <var>4507742U</var>,	<i>// SC_MMR6</i></td></tr>
<tr><th id="3665">3665</th><td>    <var>4507742U</var>,	<i>// SC_R6</i></td></tr>
<tr><th id="3666">3666</th><td>    <var>25186399U</var>,	<i>// SD</i></td></tr>
<tr><th id="3667">3667</th><td>    <var>203178U</var>,	<i>// SDBBP</i></td></tr>
<tr><th id="3668">3668</th><td>    <var>131617U</var>,	<i>// SDBBP16_MM</i></td></tr>
<tr><th id="3669">3669</th><td>    <var>131617U</var>,	<i>// SDBBP16_MMR6</i></td></tr>
<tr><th id="3670">3670</th><td>    <var>383402U</var>,	<i>// SDBBP_MM</i></td></tr>
<tr><th id="3671">3671</th><td>    <var>203178U</var>,	<i>// SDBBP_MMR6</i></td></tr>
<tr><th id="3672">3672</th><td>    <var>203178U</var>,	<i>// SDBBP_R6</i></td></tr>
<tr><th id="3673">3673</th><td>    <var>25182300U</var>,	<i>// SDC1</i></td></tr>
<tr><th id="3674">3674</th><td>    <var>25182300U</var>,	<i>// SDC164</i></td></tr>
<tr><th id="3675">3675</th><td>    <var>25182300U</var>,	<i>// SDC1_D64_MMR6</i></td></tr>
<tr><th id="3676">3676</th><td>    <var>25182300U</var>,	<i>// SDC1_MM</i></td></tr>
<tr><th id="3677">3677</th><td>    <var>25182516U</var>,	<i>// SDC2</i></td></tr>
<tr><th id="3678">3678</th><td>    <var>25182516U</var>,	<i>// SDC2_MMR6</i></td></tr>
<tr><th id="3679">3679</th><td>    <var>25182516U</var>,	<i>// SDC2_R6</i></td></tr>
<tr><th id="3680">3680</th><td>    <var>25182601U</var>,	<i>// SDC3</i></td></tr>
<tr><th id="3681">3681</th><td>    <var>26408U</var>,	<i>// SDIV</i></td></tr>
<tr><th id="3682">3682</th><td>    <var>26408U</var>,	<i>// SDIV_MM</i></td></tr>
<tr><th id="3683">3683</th><td>    <var>25188437U</var>,	<i>// SDL</i></td></tr>
<tr><th id="3684">3684</th><td>    <var>25189023U</var>,	<i>// SDR</i></td></tr>
<tr><th id="3685">3685</th><td>    <var>3774890141U</var>,	<i>// SDXC1</i></td></tr>
<tr><th id="3686">3686</th><td>    <var>3774890141U</var>,	<i>// SDXC164</i></td></tr>
<tr><th id="3687">3687</th><td>    <var>17972U</var>,	<i>// SEB</i></td></tr>
<tr><th id="3688">3688</th><td>    <var>17972U</var>,	<i>// SEB64</i></td></tr>
<tr><th id="3689">3689</th><td>    <var>17972U</var>,	<i>// SEB_MM</i></td></tr>
<tr><th id="3690">3690</th><td>    <var>21773U</var>,	<i>// SEH</i></td></tr>
<tr><th id="3691">3691</th><td>    <var>21773U</var>,	<i>// SEH64</i></td></tr>
<tr><th id="3692">3692</th><td>    <var>21773U</var>,	<i>// SEH_MM</i></td></tr>
<tr><th id="3693">3693</th><td>    <var>268461804U</var>,	<i>// SELEQZ</i></td></tr>
<tr><th id="3694">3694</th><td>    <var>268461804U</var>,	<i>// SELEQZ64</i></td></tr>
<tr><th id="3695">3695</th><td>    <var>268455927U</var>,	<i>// SELEQZ_D</i></td></tr>
<tr><th id="3696">3696</th><td>    <var>268455927U</var>,	<i>// SELEQZ_D_MMR6</i></td></tr>
<tr><th id="3697">3697</th><td>    <var>268461804U</var>,	<i>// SELEQZ_MMR6</i></td></tr>
<tr><th id="3698">3698</th><td>    <var>268459412U</var>,	<i>// SELEQZ_S</i></td></tr>
<tr><th id="3699">3699</th><td>    <var>268459412U</var>,	<i>// SELEQZ_S_MMR6</i></td></tr>
<tr><th id="3700">3700</th><td>    <var>268461777U</var>,	<i>// SELNEZ</i></td></tr>
<tr><th id="3701">3701</th><td>    <var>268461777U</var>,	<i>// SELNEZ64</i></td></tr>
<tr><th id="3702">3702</th><td>    <var>268455910U</var>,	<i>// SELNEZ_D</i></td></tr>
<tr><th id="3703">3703</th><td>    <var>268455910U</var>,	<i>// SELNEZ_D_MMR6</i></td></tr>
<tr><th id="3704">3704</th><td>    <var>268461777U</var>,	<i>// SELNEZ_MMR6</i></td></tr>
<tr><th id="3705">3705</th><td>    <var>268459402U</var>,	<i>// SELNEZ_S</i></td></tr>
<tr><th id="3706">3706</th><td>    <var>268459402U</var>,	<i>// SELNEZ_S_MMR6</i></td></tr>
<tr><th id="3707">3707</th><td>    <var>285231937U</var>,	<i>// SEL_D</i></td></tr>
<tr><th id="3708">3708</th><td>    <var>285231937U</var>,	<i>// SEL_D_MMR6</i></td></tr>
<tr><th id="3709">3709</th><td>    <var>285236269U</var>,	<i>// SEL_S</i></td></tr>
<tr><th id="3710">3710</th><td>    <var>285236269U</var>,	<i>// SEL_S_MMR6</i></td></tr>
<tr><th id="3711">3711</th><td>    <var>268458569U</var>,	<i>// SEQ</i></td></tr>
<tr><th id="3712">3712</th><td>    <var>268457879U</var>,	<i>// SEQi</i></td></tr>
<tr><th id="3713">3713</th><td>    <var>25188156U</var>,	<i>// SH</i></td></tr>
<tr><th id="3714">3714</th><td>    <var>25182680U</var>,	<i>// SH16_MM</i></td></tr>
<tr><th id="3715">3715</th><td>    <var>25182680U</var>,	<i>// SH16_MMR6</i></td></tr>
<tr><th id="3716">3716</th><td>    <var>25188156U</var>,	<i>// SH64</i></td></tr>
<tr><th id="3717">3717</th><td>    <var>25186460U</var>,	<i>// SHE</i></td></tr>
<tr><th id="3718">3718</th><td>    <var>25186460U</var>,	<i>// SHE_MM</i></td></tr>
<tr><th id="3719">3719</th><td>    <var>268452680U</var>,	<i>// SHF_B</i></td></tr>
<tr><th id="3720">3720</th><td>    <var>268456317U</var>,	<i>// SHF_H</i></td></tr>
<tr><th id="3721">3721</th><td>    <var>268460263U</var>,	<i>// SHF_W</i></td></tr>
<tr><th id="3722">3722</th><td>    <var>22924U</var>,	<i>// SHILO</i></td></tr>
<tr><th id="3723">3723</th><td>    <var>24527U</var>,	<i>// SHILOV</i></td></tr>
<tr><th id="3724">3724</th><td>    <var>24527U</var>,	<i>// SHILOV_MM</i></td></tr>
<tr><th id="3725">3725</th><td>    <var>22924U</var>,	<i>// SHILO_MM</i></td></tr>
<tr><th id="3726">3726</th><td>    <var>268457604U</var>,	<i>// SHLLV_PH</i></td></tr>
<tr><th id="3727">3727</th><td>    <var>268457604U</var>,	<i>// SHLLV_PH_MM</i></td></tr>
<tr><th id="3728">3728</th><td>    <var>268453753U</var>,	<i>// SHLLV_QB</i></td></tr>
<tr><th id="3729">3729</th><td>    <var>268453753U</var>,	<i>// SHLLV_QB_MM</i></td></tr>
<tr><th id="3730">3730</th><td>    <var>268457541U</var>,	<i>// SHLLV_S_PH</i></td></tr>
<tr><th id="3731">3731</th><td>    <var>268457541U</var>,	<i>// SHLLV_S_PH_MM</i></td></tr>
<tr><th id="3732">3732</th><td>    <var>268461173U</var>,	<i>// SHLLV_S_W</i></td></tr>
<tr><th id="3733">3733</th><td>    <var>268461173U</var>,	<i>// SHLLV_S_W_MM</i></td></tr>
<tr><th id="3734">3734</th><td>    <var>268457332U</var>,	<i>// SHLL_PH</i></td></tr>
<tr><th id="3735">3735</th><td>    <var>268457332U</var>,	<i>// SHLL_PH_MM</i></td></tr>
<tr><th id="3736">3736</th><td>    <var>268453540U</var>,	<i>// SHLL_QB</i></td></tr>
<tr><th id="3737">3737</th><td>    <var>268453540U</var>,	<i>// SHLL_QB_MM</i></td></tr>
<tr><th id="3738">3738</th><td>    <var>268457454U</var>,	<i>// SHLL_S_PH</i></td></tr>
<tr><th id="3739">3739</th><td>    <var>268457454U</var>,	<i>// SHLL_S_PH_MM</i></td></tr>
<tr><th id="3740">3740</th><td>    <var>268461013U</var>,	<i>// SHLL_S_W</i></td></tr>
<tr><th id="3741">3741</th><td>    <var>268461013U</var>,	<i>// SHLL_S_W_MM</i></td></tr>
<tr><th id="3742">3742</th><td>    <var>268457594U</var>,	<i>// SHRAV_PH</i></td></tr>
<tr><th id="3743">3743</th><td>    <var>268457594U</var>,	<i>// SHRAV_PH_MM</i></td></tr>
<tr><th id="3744">3744</th><td>    <var>268453743U</var>,	<i>// SHRAV_QB</i></td></tr>
<tr><th id="3745">3745</th><td>    <var>268453743U</var>,	<i>// SHRAV_QB_MMR2</i></td></tr>
<tr><th id="3746">3746</th><td>    <var>268457442U</var>,	<i>// SHRAV_R_PH</i></td></tr>
<tr><th id="3747">3747</th><td>    <var>268457442U</var>,	<i>// SHRAV_R_PH_MM</i></td></tr>
<tr><th id="3748">3748</th><td>    <var>268453641U</var>,	<i>// SHRAV_R_QB</i></td></tr>
<tr><th id="3749">3749</th><td>    <var>268453641U</var>,	<i>// SHRAV_R_QB_MMR2</i></td></tr>
<tr><th id="3750">3750</th><td>    <var>268460768U</var>,	<i>// SHRAV_R_W</i></td></tr>
<tr><th id="3751">3751</th><td>    <var>268460768U</var>,	<i>// SHRAV_R_W_MM</i></td></tr>
<tr><th id="3752">3752</th><td>    <var>268457239U</var>,	<i>// SHRA_PH</i></td></tr>
<tr><th id="3753">3753</th><td>    <var>268457239U</var>,	<i>// SHRA_PH_MM</i></td></tr>
<tr><th id="3754">3754</th><td>    <var>268453463U</var>,	<i>// SHRA_QB</i></td></tr>
<tr><th id="3755">3755</th><td>    <var>268453463U</var>,	<i>// SHRA_QB_MMR2</i></td></tr>
<tr><th id="3756">3756</th><td>    <var>268457407U</var>,	<i>// SHRA_R_PH</i></td></tr>
<tr><th id="3757">3757</th><td>    <var>268457407U</var>,	<i>// SHRA_R_PH_MM</i></td></tr>
<tr><th id="3758">3758</th><td>    <var>268453606U</var>,	<i>// SHRA_R_QB</i></td></tr>
<tr><th id="3759">3759</th><td>    <var>268453606U</var>,	<i>// SHRA_R_QB_MMR2</i></td></tr>
<tr><th id="3760">3760</th><td>    <var>268460726U</var>,	<i>// SHRA_R_W</i></td></tr>
<tr><th id="3761">3761</th><td>    <var>268460726U</var>,	<i>// SHRA_R_W_MM</i></td></tr>
<tr><th id="3762">3762</th><td>    <var>268457624U</var>,	<i>// SHRLV_PH</i></td></tr>
<tr><th id="3763">3763</th><td>    <var>268457624U</var>,	<i>// SHRLV_PH_MMR2</i></td></tr>
<tr><th id="3764">3764</th><td>    <var>268453773U</var>,	<i>// SHRLV_QB</i></td></tr>
<tr><th id="3765">3765</th><td>    <var>268453773U</var>,	<i>// SHRLV_QB_MM</i></td></tr>
<tr><th id="3766">3766</th><td>    <var>268457350U</var>,	<i>// SHRL_PH</i></td></tr>
<tr><th id="3767">3767</th><td>    <var>268457350U</var>,	<i>// SHRL_PH_MMR2</i></td></tr>
<tr><th id="3768">3768</th><td>    <var>268453558U</var>,	<i>// SHRL_QB</i></td></tr>
<tr><th id="3769">3769</th><td>    <var>268453558U</var>,	<i>// SHRL_QB_MM</i></td></tr>
<tr><th id="3770">3770</th><td>    <var>25188156U</var>,	<i>// SH_MM</i></td></tr>
<tr><th id="3771">3771</th><td>    <var>25188156U</var>,	<i>// SH_MMR6</i></td></tr>
<tr><th id="3772">3772</th><td>    <var>217249U</var>,	<i>// SIGRIE</i></td></tr>
<tr><th id="3773">3773</th><td>    <var>217249U</var>,	<i>// SIGRIE_MMR6</i></td></tr>
<tr><th id="3774">3774</th><td>    <var>2701149023U</var>,	<i>// SLDI_B</i></td></tr>
<tr><th id="3775">3775</th><td>    <var>2701150864U</var>,	<i>// SLDI_D</i></td></tr>
<tr><th id="3776">3776</th><td>    <var>2701152660U</var>,	<i>// SLDI_H</i></td></tr>
<tr><th id="3777">3777</th><td>    <var>2701156687U</var>,	<i>// SLDI_W</i></td></tr>
<tr><th id="3778">3778</th><td>    <var>2701148965U</var>,	<i>// SLD_B</i></td></tr>
<tr><th id="3779">3779</th><td>    <var>2701150571U</var>,	<i>// SLD_D</i></td></tr>
<tr><th id="3780">3780</th><td>    <var>2701152602U</var>,	<i>// SLD_H</i></td></tr>
<tr><th id="3781">3781</th><td>    <var>2701156464U</var>,	<i>// SLD_W</i></td></tr>
<tr><th id="3782">3782</th><td>    <var>268458192U</var>,	<i>// SLL</i></td></tr>
<tr><th id="3783">3783</th><td>    <var>268452349U</var>,	<i>// SLL16_MM</i></td></tr>
<tr><th id="3784">3784</th><td>    <var>268452349U</var>,	<i>// SLL16_MMR6</i></td></tr>
<tr><th id="3785">3785</th><td>    <var>268458192U</var>,	<i>// SLL64_32</i></td></tr>
<tr><th id="3786">3786</th><td>    <var>268458192U</var>,	<i>// SLL64_64</i></td></tr>
<tr><th id="3787">3787</th><td>    <var>268452737U</var>,	<i>// SLLI_B</i></td></tr>
<tr><th id="3788">3788</th><td>    <var>268454561U</var>,	<i>// SLLI_D</i></td></tr>
<tr><th id="3789">3789</th><td>    <var>268456357U</var>,	<i>// SLLI_H</i></td></tr>
<tr><th id="3790">3790</th><td>    <var>268460384U</var>,	<i>// SLLI_W</i></td></tr>
<tr><th id="3791">3791</th><td>    <var>268459970U</var>,	<i>// SLLV</i></td></tr>
<tr><th id="3792">3792</th><td>    <var>268459970U</var>,	<i>// SLLV_MM</i></td></tr>
<tr><th id="3793">3793</th><td>    <var>268452886U</var>,	<i>// SLL_B</i></td></tr>
<tr><th id="3794">3794</th><td>    <var>268454745U</var>,	<i>// SLL_D</i></td></tr>
<tr><th id="3795">3795</th><td>    <var>268456473U</var>,	<i>// SLL_H</i></td></tr>
<tr><th id="3796">3796</th><td>    <var>268458192U</var>,	<i>// SLL_MM</i></td></tr>
<tr><th id="3797">3797</th><td>    <var>268458192U</var>,	<i>// SLL_MMR6</i></td></tr>
<tr><th id="3798">3798</th><td>    <var>268460526U</var>,	<i>// SLL_W</i></td></tr>
<tr><th id="3799">3799</th><td>    <var>268459602U</var>,	<i>// SLT</i></td></tr>
<tr><th id="3800">3800</th><td>    <var>268459602U</var>,	<i>// SLT64</i></td></tr>
<tr><th id="3801">3801</th><td>    <var>268459602U</var>,	<i>// SLT_MM</i></td></tr>
<tr><th id="3802">3802</th><td>    <var>268457903U</var>,	<i>// SLTi</i></td></tr>
<tr><th id="3803">3803</th><td>    <var>268457903U</var>,	<i>// SLTi64</i></td></tr>
<tr><th id="3804">3804</th><td>    <var>268457903U</var>,	<i>// SLTi_MM</i></td></tr>
<tr><th id="3805">3805</th><td>    <var>268459758U</var>,	<i>// SLTiu</i></td></tr>
<tr><th id="3806">3806</th><td>    <var>268459758U</var>,	<i>// SLTiu64</i></td></tr>
<tr><th id="3807">3807</th><td>    <var>268459758U</var>,	<i>// SLTiu_MM</i></td></tr>
<tr><th id="3808">3808</th><td>    <var>268459844U</var>,	<i>// SLTu</i></td></tr>
<tr><th id="3809">3809</th><td>    <var>268459844U</var>,	<i>// SLTu64</i></td></tr>
<tr><th id="3810">3810</th><td>    <var>268459844U</var>,	<i>// SLTu_MM</i></td></tr>
<tr><th id="3811">3811</th><td>    <var>268456137U</var>,	<i>// SNE</i></td></tr>
<tr><th id="3812">3812</th><td>    <var>268457824U</var>,	<i>// SNEi</i></td></tr>
<tr><th id="3813">3813</th><td>    <var>2684371928U</var>,	<i>// SPLATI_B</i></td></tr>
<tr><th id="3814">3814</th><td>    <var>2684373736U</var>,	<i>// SPLATI_D</i></td></tr>
<tr><th id="3815">3815</th><td>    <var>2684375532U</var>,	<i>// SPLATI_H</i></td></tr>
<tr><th id="3816">3816</th><td>    <var>2684379559U</var>,	<i>// SPLATI_W</i></td></tr>
<tr><th id="3817">3817</th><td>    <var>2684372243U</var>,	<i>// SPLAT_B</i></td></tr>
<tr><th id="3818">3818</th><td>    <var>2684374449U</var>,	<i>// SPLAT_D</i></td></tr>
<tr><th id="3819">3819</th><td>    <var>2684375980U</var>,	<i>// SPLAT_H</i></td></tr>
<tr><th id="3820">3820</th><td>    <var>2684380351U</var>,	<i>// SPLAT_W</i></td></tr>
<tr><th id="3821">3821</th><td>    <var>268452558U</var>,	<i>// SRA</i></td></tr>
<tr><th id="3822">3822</th><td>    <var>268452695U</var>,	<i>// SRAI_B</i></td></tr>
<tr><th id="3823">3823</th><td>    <var>268454536U</var>,	<i>// SRAI_D</i></td></tr>
<tr><th id="3824">3824</th><td>    <var>268456332U</var>,	<i>// SRAI_H</i></td></tr>
<tr><th id="3825">3825</th><td>    <var>268460359U</var>,	<i>// SRAI_W</i></td></tr>
<tr><th id="3826">3826</th><td>    <var>268452771U</var>,	<i>// SRARI_B</i></td></tr>
<tr><th id="3827">3827</th><td>    <var>268454595U</var>,	<i>// SRARI_D</i></td></tr>
<tr><th id="3828">3828</th><td>    <var>268456391U</var>,	<i>// SRARI_H</i></td></tr>
<tr><th id="3829">3829</th><td>    <var>268460418U</var>,	<i>// SRARI_W</i></td></tr>
<tr><th id="3830">3830</th><td>    <var>268452924U</var>,	<i>// SRAR_B</i></td></tr>
<tr><th id="3831">3831</th><td>    <var>268454984U</var>,	<i>// SRAR_D</i></td></tr>
<tr><th id="3832">3832</th><td>    <var>268456588U</var>,	<i>// SRAR_H</i></td></tr>
<tr><th id="3833">3833</th><td>    <var>268460790U</var>,	<i>// SRAR_W</i></td></tr>
<tr><th id="3834">3834</th><td>    <var>268459949U</var>,	<i>// SRAV</i></td></tr>
<tr><th id="3835">3835</th><td>    <var>268459949U</var>,	<i>// SRAV_MM</i></td></tr>
<tr><th id="3836">3836</th><td>    <var>268452622U</var>,	<i>// SRA_B</i></td></tr>
<tr><th id="3837">3837</th><td>    <var>268454168U</var>,	<i>// SRA_D</i></td></tr>
<tr><th id="3838">3838</th><td>    <var>268456259U</var>,	<i>// SRA_H</i></td></tr>
<tr><th id="3839">3839</th><td>    <var>268452558U</var>,	<i>// SRA_MM</i></td></tr>
<tr><th id="3840">3840</th><td>    <var>268460078U</var>,	<i>// SRA_W</i></td></tr>
<tr><th id="3841">3841</th><td>    <var>268458220U</var>,	<i>// SRL</i></td></tr>
<tr><th id="3842">3842</th><td>    <var>268452356U</var>,	<i>// SRL16_MM</i></td></tr>
<tr><th id="3843">3843</th><td>    <var>268452356U</var>,	<i>// SRL16_MMR6</i></td></tr>
<tr><th id="3844">3844</th><td>    <var>268452745U</var>,	<i>// SRLI_B</i></td></tr>
<tr><th id="3845">3845</th><td>    <var>268454569U</var>,	<i>// SRLI_D</i></td></tr>
<tr><th id="3846">3846</th><td>    <var>268456365U</var>,	<i>// SRLI_H</i></td></tr>
<tr><th id="3847">3847</th><td>    <var>268460392U</var>,	<i>// SRLI_W</i></td></tr>
<tr><th id="3848">3848</th><td>    <var>268452789U</var>,	<i>// SRLRI_B</i></td></tr>
<tr><th id="3849">3849</th><td>    <var>268454613U</var>,	<i>// SRLRI_D</i></td></tr>
<tr><th id="3850">3850</th><td>    <var>268456409U</var>,	<i>// SRLRI_H</i></td></tr>
<tr><th id="3851">3851</th><td>    <var>268460436U</var>,	<i>// SRLRI_W</i></td></tr>
<tr><th id="3852">3852</th><td>    <var>268452940U</var>,	<i>// SRLR_B</i></td></tr>
<tr><th id="3853">3853</th><td>    <var>268455000U</var>,	<i>// SRLR_D</i></td></tr>
<tr><th id="3854">3854</th><td>    <var>268456604U</var>,	<i>// SRLR_H</i></td></tr>
<tr><th id="3855">3855</th><td>    <var>268460806U</var>,	<i>// SRLR_W</i></td></tr>
<tr><th id="3856">3856</th><td>    <var>268459977U</var>,	<i>// SRLV</i></td></tr>
<tr><th id="3857">3857</th><td>    <var>268459977U</var>,	<i>// SRLV_MM</i></td></tr>
<tr><th id="3858">3858</th><td>    <var>268452893U</var>,	<i>// SRL_B</i></td></tr>
<tr><th id="3859">3859</th><td>    <var>268454770U</var>,	<i>// SRL_D</i></td></tr>
<tr><th id="3860">3860</th><td>    <var>268456480U</var>,	<i>// SRL_H</i></td></tr>
<tr><th id="3861">3861</th><td>    <var>268458220U</var>,	<i>// SRL_MM</i></td></tr>
<tr><th id="3862">3862</th><td>    <var>268460551U</var>,	<i>// SRL_W</i></td></tr>
<tr><th id="3863">3863</th><td>    <var>10584U</var>,	<i>// SSNOP</i></td></tr>
<tr><th id="3864">3864</th><td>    <var>10584U</var>,	<i>// SSNOP_MM</i></td></tr>
<tr><th id="3865">3865</th><td>    <var>10584U</var>,	<i>// SSNOP_MMR6</i></td></tr>
<tr><th id="3866">3866</th><td>    <var>25183542U</var>,	<i>// ST_B</i></td></tr>
<tr><th id="3867">3867</th><td>    <var>25185889U</var>,	<i>// ST_D</i></td></tr>
<tr><th id="3868">3868</th><td>    <var>25187279U</var>,	<i>// ST_H</i></td></tr>
<tr><th id="3869">3869</th><td>    <var>25191712U</var>,	<i>// ST_W</i></td></tr>
<tr><th id="3870">3870</th><td>    <var>268453802U</var>,	<i>// SUB</i></td></tr>
<tr><th id="3871">3871</th><td>    <var>268457303U</var>,	<i>// SUBQH_PH</i></td></tr>
<tr><th id="3872">3872</th><td>    <var>268457303U</var>,	<i>// SUBQH_PH_MMR2</i></td></tr>
<tr><th id="3873">3873</th><td>    <var>268457418U</var>,	<i>// SUBQH_R_PH</i></td></tr>
<tr><th id="3874">3874</th><td>    <var>268457418U</var>,	<i>// SUBQH_R_PH_MMR2</i></td></tr>
<tr><th id="3875">3875</th><td>    <var>268460736U</var>,	<i>// SUBQH_R_W</i></td></tr>
<tr><th id="3876">3876</th><td>    <var>268460736U</var>,	<i>// SUBQH_R_W_MMR2</i></td></tr>
<tr><th id="3877">3877</th><td>    <var>268460341U</var>,	<i>// SUBQH_W</i></td></tr>
<tr><th id="3878">3878</th><td>    <var>268460341U</var>,	<i>// SUBQH_W_MMR2</i></td></tr>
<tr><th id="3879">3879</th><td>    <var>268457378U</var>,	<i>// SUBQ_PH</i></td></tr>
<tr><th id="3880">3880</th><td>    <var>268457378U</var>,	<i>// SUBQ_PH_MM</i></td></tr>
<tr><th id="3881">3881</th><td>    <var>268457475U</var>,	<i>// SUBQ_S_PH</i></td></tr>
<tr><th id="3882">3882</th><td>    <var>268457475U</var>,	<i>// SUBQ_S_PH_MM</i></td></tr>
<tr><th id="3883">3883</th><td>    <var>268461042U</var>,	<i>// SUBQ_S_W</i></td></tr>
<tr><th id="3884">3884</th><td>    <var>268461042U</var>,	<i>// SUBQ_S_W_MM</i></td></tr>
<tr><th id="3885">3885</th><td>    <var>268453296U</var>,	<i>// SUBSUS_U_B</i></td></tr>
<tr><th id="3886">3886</th><td>    <var>268455715U</var>,	<i>// SUBSUS_U_D</i></td></tr>
<tr><th id="3887">3887</th><td>    <var>268457085U</var>,	<i>// SUBSUS_U_H</i></td></tr>
<tr><th id="3888">3888</th><td>    <var>268461530U</var>,	<i>// SUBSUS_U_W</i></td></tr>
<tr><th id="3889">3889</th><td>    <var>268453099U</var>,	<i>// SUBSUU_S_B</i></td></tr>
<tr><th id="3890">3890</th><td>    <var>268455288U</var>,	<i>// SUBSUU_S_D</i></td></tr>
<tr><th id="3891">3891</th><td>    <var>268456825U</var>,	<i>// SUBSUU_S_H</i></td></tr>
<tr><th id="3892">3892</th><td>    <var>268461152U</var>,	<i>// SUBSUU_S_W</i></td></tr>
<tr><th id="3893">3893</th><td>    <var>268453061U</var>,	<i>// SUBS_S_B</i></td></tr>
<tr><th id="3894">3894</th><td>    <var>268455228U</var>,	<i>// SUBS_S_D</i></td></tr>
<tr><th id="3895">3895</th><td>    <var>268456787U</var>,	<i>// SUBS_S_H</i></td></tr>
<tr><th id="3896">3896</th><td>    <var>268461092U</var>,	<i>// SUBS_S_W</i></td></tr>
<tr><th id="3897">3897</th><td>    <var>268453276U</var>,	<i>// SUBS_U_B</i></td></tr>
<tr><th id="3898">3898</th><td>    <var>268455695U</var>,	<i>// SUBS_U_D</i></td></tr>
<tr><th id="3899">3899</th><td>    <var>268457065U</var>,	<i>// SUBS_U_H</i></td></tr>
<tr><th id="3900">3900</th><td>    <var>268461510U</var>,	<i>// SUBS_U_W</i></td></tr>
<tr><th id="3901">3901</th><td>    <var>268452430U</var>,	<i>// SUBU16_MM</i></td></tr>
<tr><th id="3902">3902</th><td>    <var>268452430U</var>,	<i>// SUBU16_MMR6</i></td></tr>
<tr><th id="3903">3903</th><td>    <var>268453511U</var>,	<i>// SUBUH_QB</i></td></tr>
<tr><th id="3904">3904</th><td>    <var>268453511U</var>,	<i>// SUBUH_QB_MMR2</i></td></tr>
<tr><th id="3905">3905</th><td>    <var>268453617U</var>,	<i>// SUBUH_R_QB</i></td></tr>
<tr><th id="3906">3906</th><td>    <var>268453617U</var>,	<i>// SUBUH_R_QB_MMR2</i></td></tr>
<tr><th id="3907">3907</th><td>    <var>268459659U</var>,	<i>// SUBU_MMR6</i></td></tr>
<tr><th id="3908">3908</th><td>    <var>268457576U</var>,	<i>// SUBU_PH</i></td></tr>
<tr><th id="3909">3909</th><td>    <var>268457576U</var>,	<i>// SUBU_PH_MMR2</i></td></tr>
<tr><th id="3910">3910</th><td>    <var>268453725U</var>,	<i>// SUBU_QB</i></td></tr>
<tr><th id="3911">3911</th><td>    <var>268453725U</var>,	<i>// SUBU_QB_MM</i></td></tr>
<tr><th id="3912">3912</th><td>    <var>268457519U</var>,	<i>// SUBU_S_PH</i></td></tr>
<tr><th id="3913">3913</th><td>    <var>268457519U</var>,	<i>// SUBU_S_PH_MMR2</i></td></tr>
<tr><th id="3914">3914</th><td>    <var>268453664U</var>,	<i>// SUBU_S_QB</i></td></tr>
<tr><th id="3915">3915</th><td>    <var>268453664U</var>,	<i>// SUBU_S_QB_MM</i></td></tr>
<tr><th id="3916">3916</th><td>    <var>268452843U</var>,	<i>// SUBVI_B</i></td></tr>
<tr><th id="3917">3917</th><td>    <var>268454651U</var>,	<i>// SUBVI_D</i></td></tr>
<tr><th id="3918">3918</th><td>    <var>268456447U</var>,	<i>// SUBVI_H</i></td></tr>
<tr><th id="3919">3919</th><td>    <var>268460474U</var>,	<i>// SUBVI_W</i></td></tr>
<tr><th id="3920">3920</th><td>    <var>268453355U</var>,	<i>// SUBV_B</i></td></tr>
<tr><th id="3921">3921</th><td>    <var>268455786U</var>,	<i>// SUBV_D</i></td></tr>
<tr><th id="3922">3922</th><td>    <var>268457144U</var>,	<i>// SUBV_H</i></td></tr>
<tr><th id="3923">3923</th><td>    <var>268461611U</var>,	<i>// SUBV_W</i></td></tr>
<tr><th id="3924">3924</th><td>    <var>268453802U</var>,	<i>// SUB_MM</i></td></tr>
<tr><th id="3925">3925</th><td>    <var>268453802U</var>,	<i>// SUB_MMR6</i></td></tr>
<tr><th id="3926">3926</th><td>    <var>268459659U</var>,	<i>// SUBu</i></td></tr>
<tr><th id="3927">3927</th><td>    <var>268459659U</var>,	<i>// SUBu_MM</i></td></tr>
<tr><th id="3928">3928</th><td>    <var>3774890155U</var>,	<i>// SUXC1</i></td></tr>
<tr><th id="3929">3929</th><td>    <var>3774890155U</var>,	<i>// SUXC164</i></td></tr>
<tr><th id="3930">3930</th><td>    <var>3774890155U</var>,	<i>// SUXC1_MM</i></td></tr>
<tr><th id="3931">3931</th><td>    <var>25192094U</var>,	<i>// SW</i></td></tr>
<tr><th id="3932">3932</th><td>    <var>25182827U</var>,	<i>// SW16_MM</i></td></tr>
<tr><th id="3933">3933</th><td>    <var>25182827U</var>,	<i>// SW16_MMR6</i></td></tr>
<tr><th id="3934">3934</th><td>    <var>25192094U</var>,	<i>// SW64</i></td></tr>
<tr><th id="3935">3935</th><td>    <var>25182352U</var>,	<i>// SWC1</i></td></tr>
<tr><th id="3936">3936</th><td>    <var>25182352U</var>,	<i>// SWC1_MM</i></td></tr>
<tr><th id="3937">3937</th><td>    <var>25182568U</var>,	<i>// SWC2</i></td></tr>
<tr><th id="3938">3938</th><td>    <var>25182568U</var>,	<i>// SWC2_MMR6</i></td></tr>
<tr><th id="3939">3939</th><td>    <var>25182568U</var>,	<i>// SWC2_R6</i></td></tr>
<tr><th id="3940">3940</th><td>    <var>25182613U</var>,	<i>// SWC3</i></td></tr>
<tr><th id="3941">3941</th><td>    <var>25192094U</var>,	<i>// SWDSP</i></td></tr>
<tr><th id="3942">3942</th><td>    <var>25192094U</var>,	<i>// SWDSP_MM</i></td></tr>
<tr><th id="3943">3943</th><td>    <var>25186562U</var>,	<i>// SWE</i></td></tr>
<tr><th id="3944">3944</th><td>    <var>25186562U</var>,	<i>// SWE_MM</i></td></tr>
<tr><th id="3945">3945</th><td>    <var>25188651U</var>,	<i>// SWL</i></td></tr>
<tr><th id="3946">3946</th><td>    <var>25188651U</var>,	<i>// SWL64</i></td></tr>
<tr><th id="3947">3947</th><td>    <var>25186494U</var>,	<i>// SWLE</i></td></tr>
<tr><th id="3948">3948</th><td>    <var>25186494U</var>,	<i>// SWLE_MM</i></td></tr>
<tr><th id="3949">3949</th><td>    <var>25188651U</var>,	<i>// SWL_MM</i></td></tr>
<tr><th id="3950">3950</th><td>    <var>66066U</var>,	<i>// SWM16_MM</i></td></tr>
<tr><th id="3951">3951</th><td>    <var>66066U</var>,	<i>// SWM16_MMR6</i></td></tr>
<tr><th id="3952">3952</th><td>    <var>65806U</var>,	<i>// SWM32_MM</i></td></tr>
<tr><th id="3953">3953</th><td>    <var>184572479U</var>,	<i>// SWP_MM</i></td></tr>
<tr><th id="3954">3954</th><td>    <var>25189157U</var>,	<i>// SWR</i></td></tr>
<tr><th id="3955">3955</th><td>    <var>25189157U</var>,	<i>// SWR64</i></td></tr>
<tr><th id="3956">3956</th><td>    <var>25186533U</var>,	<i>// SWRE</i></td></tr>
<tr><th id="3957">3957</th><td>    <var>25186533U</var>,	<i>// SWRE_MM</i></td></tr>
<tr><th id="3958">3958</th><td>    <var>25189157U</var>,	<i>// SWR_MM</i></td></tr>
<tr><th id="3959">3959</th><td>    <var>25188900U</var>,	<i>// SWSP_MM</i></td></tr>
<tr><th id="3960">3960</th><td>    <var>25192094U</var>,	<i>// SWSP_MMR6</i></td></tr>
<tr><th id="3961">3961</th><td>    <var>3774890169U</var>,	<i>// SWXC1</i></td></tr>
<tr><th id="3962">3962</th><td>    <var>3774890169U</var>,	<i>// SWXC1_MM</i></td></tr>
<tr><th id="3963">3963</th><td>    <var>25192094U</var>,	<i>// SW_MM</i></td></tr>
<tr><th id="3964">3964</th><td>    <var>25192094U</var>,	<i>// SW_MMR6</i></td></tr>
<tr><th id="3965">3965</th><td>    <var>239482U</var>,	<i>// SYNC</i></td></tr>
<tr><th id="3966">3966</th><td>    <var>251718U</var>,	<i>// SYNCI</i></td></tr>
<tr><th id="3967">3967</th><td>    <var>251718U</var>,	<i>// SYNCI_MM</i></td></tr>
<tr><th id="3968">3968</th><td>    <var>251718U</var>,	<i>// SYNCI_MMR6</i></td></tr>
<tr><th id="3969">3969</th><td>    <var>239482U</var>,	<i>// SYNC_MM</i></td></tr>
<tr><th id="3970">3970</th><td>    <var>231448U</var>,	<i>// SYNC_MMR6</i></td></tr>
<tr><th id="3971">3971</th><td>    <var>202932U</var>,	<i>// SYSCALL</i></td></tr>
<tr><th id="3972">3972</th><td>    <var>383156U</var>,	<i>// SYSCALL_MM</i></td></tr>
<tr><th id="3973">3973</th><td>    <var>0U</var>,	<i>// Save16</i></td></tr>
<tr><th id="3974">3974</th><td>    <var>0U</var>,	<i>// SaveX16</i></td></tr>
<tr><th id="3975">3975</th><td>    <var>25184163U</var>,	<i>// SbRxRyOffMemX16</i></td></tr>
<tr><th id="3976">3976</th><td>    <var>288525U</var>,	<i>// SebRx16</i></td></tr>
<tr><th id="3977">3977</th><td>    <var>288531U</var>,	<i>// SehRx16</i></td></tr>
<tr><th id="3978">3978</th><td>    <var>25188156U</var>,	<i>// ShRxRyOffMemX16</i></td></tr>
<tr><th id="3979">3979</th><td>    <var>268458192U</var>,	<i>// SllX16</i></td></tr>
<tr><th id="3980">3980</th><td>    <var>16801730U</var>,	<i>// SllvRxRy16</i></td></tr>
<tr><th id="3981">3981</th><td>    <var>24146U</var>,	<i>// SltRxRy16</i></td></tr>
<tr><th id="3982">3982</th><td>    <var>2952812463U</var>,	<i>// SltiRxImm16</i></td></tr>
<tr><th id="3983">3983</th><td>    <var>22447U</var>,	<i>// SltiRxImmX16</i></td></tr>
<tr><th id="3984">3984</th><td>    <var>2952814318U</var>,	<i>// SltiuRxImm16</i></td></tr>
<tr><th id="3985">3985</th><td>    <var>24302U</var>,	<i>// SltiuRxImmX16</i></td></tr>
<tr><th id="3986">3986</th><td>    <var>24388U</var>,	<i>// SltuRxRy16</i></td></tr>
<tr><th id="3987">3987</th><td>    <var>268452558U</var>,	<i>// SraX16</i></td></tr>
<tr><th id="3988">3988</th><td>    <var>16801709U</var>,	<i>// SravRxRy16</i></td></tr>
<tr><th id="3989">3989</th><td>    <var>268458220U</var>,	<i>// SrlX16</i></td></tr>
<tr><th id="3990">3990</th><td>    <var>16801737U</var>,	<i>// SrlvRxRy16</i></td></tr>
<tr><th id="3991">3991</th><td>    <var>268459659U</var>,	<i>// SubuRxRyRz16</i></td></tr>
<tr><th id="3992">3992</th><td>    <var>25192094U</var>,	<i>// SwRxRyOffMemX16</i></td></tr>
<tr><th id="3993">3993</th><td>    <var>25192094U</var>,	<i>// SwRxSpImmX16</i></td></tr>
<tr><th id="3994">3994</th><td>    <var>268458574U</var>,	<i>// TEQ</i></td></tr>
<tr><th id="3995">3995</th><td>    <var>22429U</var>,	<i>// TEQI</i></td></tr>
<tr><th id="3996">3996</th><td>    <var>22429U</var>,	<i>// TEQI_MM</i></td></tr>
<tr><th id="3997">3997</th><td>    <var>268458574U</var>,	<i>// TEQ_MM</i></td></tr>
<tr><th id="3998">3998</th><td>    <var>268456075U</var>,	<i>// TGE</i></td></tr>
<tr><th id="3999">3999</th><td>    <var>22362U</var>,	<i>// TGEI</i></td></tr>
<tr><th id="4000">4000</th><td>    <var>24295U</var>,	<i>// TGEIU</i></td></tr>
<tr><th id="4001">4001</th><td>    <var>24295U</var>,	<i>// TGEIU_MM</i></td></tr>
<tr><th id="4002">4002</th><td>    <var>22362U</var>,	<i>// TGEI_MM</i></td></tr>
<tr><th id="4003">4003</th><td>    <var>268459712U</var>,	<i>// TGEU</i></td></tr>
<tr><th id="4004">4004</th><td>    <var>268459712U</var>,	<i>// TGEU_MM</i></td></tr>
<tr><th id="4005">4005</th><td>    <var>268456075U</var>,	<i>// TGE_MM</i></td></tr>
<tr><th id="4006">4006</th><td>    <var>10632U</var>,	<i>// TLBGINV</i></td></tr>
<tr><th id="4007">4007</th><td>    <var>10533U</var>,	<i>// TLBGINVF</i></td></tr>
<tr><th id="4008">4008</th><td>    <var>10533U</var>,	<i>// TLBGINVF_MM</i></td></tr>
<tr><th id="4009">4009</th><td>    <var>10632U</var>,	<i>// TLBGINV_MM</i></td></tr>
<tr><th id="4010">4010</th><td>    <var>10578U</var>,	<i>// TLBGP</i></td></tr>
<tr><th id="4011">4011</th><td>    <var>10578U</var>,	<i>// TLBGP_MM</i></td></tr>
<tr><th id="4012">4012</th><td>    <var>10595U</var>,	<i>// TLBGR</i></td></tr>
<tr><th id="4013">4013</th><td>    <var>10595U</var>,	<i>// TLBGR_MM</i></td></tr>
<tr><th id="4014">4014</th><td>    <var>10548U</var>,	<i>// TLBGWI</i></td></tr>
<tr><th id="4015">4015</th><td>    <var>10548U</var>,	<i>// TLBGWI_MM</i></td></tr>
<tr><th id="4016">4016</th><td>    <var>10607U</var>,	<i>// TLBGWR</i></td></tr>
<tr><th id="4017">4017</th><td>    <var>10607U</var>,	<i>// TLBGWR_MM</i></td></tr>
<tr><th id="4018">4018</th><td>    <var>10625U</var>,	<i>// TLBINV</i></td></tr>
<tr><th id="4019">4019</th><td>    <var>10525U</var>,	<i>// TLBINVF</i></td></tr>
<tr><th id="4020">4020</th><td>    <var>10525U</var>,	<i>// TLBINVF_MMR6</i></td></tr>
<tr><th id="4021">4021</th><td>    <var>10625U</var>,	<i>// TLBINV_MMR6</i></td></tr>
<tr><th id="4022">4022</th><td>    <var>10573U</var>,	<i>// TLBP</i></td></tr>
<tr><th id="4023">4023</th><td>    <var>10573U</var>,	<i>// TLBP_MM</i></td></tr>
<tr><th id="4024">4024</th><td>    <var>10590U</var>,	<i>// TLBR</i></td></tr>
<tr><th id="4025">4025</th><td>    <var>10590U</var>,	<i>// TLBR_MM</i></td></tr>
<tr><th id="4026">4026</th><td>    <var>10542U</var>,	<i>// TLBWI</i></td></tr>
<tr><th id="4027">4027</th><td>    <var>10542U</var>,	<i>// TLBWI_MM</i></td></tr>
<tr><th id="4028">4028</th><td>    <var>10601U</var>,	<i>// TLBWR</i></td></tr>
<tr><th id="4029">4029</th><td>    <var>10601U</var>,	<i>// TLBWR_MM</i></td></tr>
<tr><th id="4030">4030</th><td>    <var>268459607U</var>,	<i>// TLT</i></td></tr>
<tr><th id="4031">4031</th><td>    <var>22453U</var>,	<i>// TLTI</i></td></tr>
<tr><th id="4032">4032</th><td>    <var>24309U</var>,	<i>// TLTIU_MM</i></td></tr>
<tr><th id="4033">4033</th><td>    <var>22453U</var>,	<i>// TLTI_MM</i></td></tr>
<tr><th id="4034">4034</th><td>    <var>268459850U</var>,	<i>// TLTU</i></td></tr>
<tr><th id="4035">4035</th><td>    <var>268459850U</var>,	<i>// TLTU_MM</i></td></tr>
<tr><th id="4036">4036</th><td>    <var>268459607U</var>,	<i>// TLT_MM</i></td></tr>
<tr><th id="4037">4037</th><td>    <var>268456142U</var>,	<i>// TNE</i></td></tr>
<tr><th id="4038">4038</th><td>    <var>22374U</var>,	<i>// TNEI</i></td></tr>
<tr><th id="4039">4039</th><td>    <var>22374U</var>,	<i>// TNEI_MM</i></td></tr>
<tr><th id="4040">4040</th><td>    <var>268456142U</var>,	<i>// TNE_MM</i></td></tr>
<tr><th id="4041">4041</th><td>    <var>19213U</var>,	<i>// TRUNC_L_D64</i></td></tr>
<tr><th id="4042">4042</th><td>    <var>19213U</var>,	<i>// TRUNC_L_D_MMR6</i></td></tr>
<tr><th id="4043">4043</th><td>    <var>23545U</var>,	<i>// TRUNC_L_S</i></td></tr>
<tr><th id="4044">4044</th><td>    <var>23545U</var>,	<i>// TRUNC_L_S_MMR6</i></td></tr>
<tr><th id="4045">4045</th><td>    <var>20388U</var>,	<i>// TRUNC_W_D32</i></td></tr>
<tr><th id="4046">4046</th><td>    <var>20388U</var>,	<i>// TRUNC_W_D64</i></td></tr>
<tr><th id="4047">4047</th><td>    <var>20388U</var>,	<i>// TRUNC_W_D_MMR6</i></td></tr>
<tr><th id="4048">4048</th><td>    <var>20388U</var>,	<i>// TRUNC_W_MM</i></td></tr>
<tr><th id="4049">4049</th><td>    <var>23887U</var>,	<i>// TRUNC_W_S</i></td></tr>
<tr><th id="4050">4050</th><td>    <var>23887U</var>,	<i>// TRUNC_W_S_MM</i></td></tr>
<tr><th id="4051">4051</th><td>    <var>23887U</var>,	<i>// TRUNC_W_S_MMR6</i></td></tr>
<tr><th id="4052">4052</th><td>    <var>24309U</var>,	<i>// TTLTIU</i></td></tr>
<tr><th id="4053">4053</th><td>    <var>26394U</var>,	<i>// UDIV</i></td></tr>
<tr><th id="4054">4054</th><td>    <var>26394U</var>,	<i>// UDIV_MM</i></td></tr>
<tr><th id="4055">4055</th><td>    <var>268459772U</var>,	<i>// V3MULU</i></td></tr>
<tr><th id="4056">4056</th><td>    <var>268451901U</var>,	<i>// VMM0</i></td></tr>
<tr><th id="4057">4057</th><td>    <var>268459787U</var>,	<i>// VMULU</i></td></tr>
<tr><th id="4058">4058</th><td>    <var>285229895U</var>,	<i>// VSHF_B</i></td></tr>
<tr><th id="4059">4059</th><td>    <var>285231720U</var>,	<i>// VSHF_D</i></td></tr>
<tr><th id="4060">4060</th><td>    <var>285233532U</var>,	<i>// VSHF_H</i></td></tr>
<tr><th id="4061">4061</th><td>    <var>285237478U</var>,	<i>// VSHF_W</i></td></tr>
<tr><th id="4062">4062</th><td>    <var>10620U</var>,	<i>// WAIT</i></td></tr>
<tr><th id="4063">4063</th><td>    <var>384583U</var>,	<i>// WAIT_MM</i></td></tr>
<tr><th id="4064">4064</th><td>    <var>384583U</var>,	<i>// WAIT_MMR6</i></td></tr>
<tr><th id="4065">4065</th><td>    <var>92297734U</var>,	<i>// WRDSP</i></td></tr>
<tr><th id="4066">4066</th><td>    <var>201349638U</var>,	<i>// WRDSP_MM</i></td></tr>
<tr><th id="4067">4067</th><td>    <var>23294U</var>,	<i>// WRPGPR_MMR6</i></td></tr>
<tr><th id="4068">4068</th><td>    <var>21758U</var>,	<i>// WSBH</i></td></tr>
<tr><th id="4069">4069</th><td>    <var>21758U</var>,	<i>// WSBH_MM</i></td></tr>
<tr><th id="4070">4070</th><td>    <var>21758U</var>,	<i>// WSBH_MMR6</i></td></tr>
<tr><th id="4071">4071</th><td>    <var>268458737U</var>,	<i>// XOR</i></td></tr>
<tr><th id="4072">4072</th><td>    <var>10060336U</var>,	<i>// XOR16_MM</i></td></tr>
<tr><th id="4073">4073</th><td>    <var>10060336U</var>,	<i>// XOR16_MMR6</i></td></tr>
<tr><th id="4074">4074</th><td>    <var>268458737U</var>,	<i>// XOR64</i></td></tr>
<tr><th id="4075">4075</th><td>    <var>268452806U</var>,	<i>// XORI_B</i></td></tr>
<tr><th id="4076">4076</th><td>    <var>268457891U</var>,	<i>// XORI_MMR6</i></td></tr>
<tr><th id="4077">4077</th><td>    <var>268458737U</var>,	<i>// XOR_MM</i></td></tr>
<tr><th id="4078">4078</th><td>    <var>268458737U</var>,	<i>// XOR_MMR6</i></td></tr>
<tr><th id="4079">4079</th><td>    <var>268459913U</var>,	<i>// XOR_V</i></td></tr>
<tr><th id="4080">4080</th><td>    <var>268457891U</var>,	<i>// XORi</i></td></tr>
<tr><th id="4081">4081</th><td>    <var>268457891U</var>,	<i>// XORi64</i></td></tr>
<tr><th id="4082">4082</th><td>    <var>268457891U</var>,	<i>// XORi_MM</i></td></tr>
<tr><th id="4083">4083</th><td>    <var>16800497U</var>,	<i>// XorRxRxRy16</i></td></tr>
<tr><th id="4084">4084</th><td>    <var>20535U</var>,	<i>// YIELD</i></td></tr>
<tr><th id="4085">4085</th><td>  };</td></tr>
<tr><th id="4086">4086</th><td></td></tr>
<tr><th id="4087">4087</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="157OpInfo1" title='OpInfo1' data-type='const uint16_t [2822]' data-ref="157OpInfo1" data-ref-filename="157OpInfo1">OpInfo1</dfn>[] = {</td></tr>
<tr><th id="4088">4088</th><td>    <var>0U</var>,	<i>// PHI</i></td></tr>
<tr><th id="4089">4089</th><td>    <var>0U</var>,	<i>// INLINEASM</i></td></tr>
<tr><th id="4090">4090</th><td>    <var>0U</var>,	<i>// INLINEASM_BR</i></td></tr>
<tr><th id="4091">4091</th><td>    <var>0U</var>,	<i>// CFI_INSTRUCTION</i></td></tr>
<tr><th id="4092">4092</th><td>    <var>0U</var>,	<i>// EH_LABEL</i></td></tr>
<tr><th id="4093">4093</th><td>    <var>0U</var>,	<i>// GC_LABEL</i></td></tr>
<tr><th id="4094">4094</th><td>    <var>0U</var>,	<i>// ANNOTATION_LABEL</i></td></tr>
<tr><th id="4095">4095</th><td>    <var>0U</var>,	<i>// KILL</i></td></tr>
<tr><th id="4096">4096</th><td>    <var>0U</var>,	<i>// EXTRACT_SUBREG</i></td></tr>
<tr><th id="4097">4097</th><td>    <var>0U</var>,	<i>// INSERT_SUBREG</i></td></tr>
<tr><th id="4098">4098</th><td>    <var>0U</var>,	<i>// IMPLICIT_DEF</i></td></tr>
<tr><th id="4099">4099</th><td>    <var>0U</var>,	<i>// SUBREG_TO_REG</i></td></tr>
<tr><th id="4100">4100</th><td>    <var>0U</var>,	<i>// COPY_TO_REGCLASS</i></td></tr>
<tr><th id="4101">4101</th><td>    <var>0U</var>,	<i>// DBG_VALUE</i></td></tr>
<tr><th id="4102">4102</th><td>    <var>0U</var>,	<i>// DBG_INSTR_REF</i></td></tr>
<tr><th id="4103">4103</th><td>    <var>0U</var>,	<i>// DBG_LABEL</i></td></tr>
<tr><th id="4104">4104</th><td>    <var>0U</var>,	<i>// REG_SEQUENCE</i></td></tr>
<tr><th id="4105">4105</th><td>    <var>0U</var>,	<i>// COPY</i></td></tr>
<tr><th id="4106">4106</th><td>    <var>0U</var>,	<i>// BUNDLE</i></td></tr>
<tr><th id="4107">4107</th><td>    <var>0U</var>,	<i>// LIFETIME_START</i></td></tr>
<tr><th id="4108">4108</th><td>    <var>0U</var>,	<i>// LIFETIME_END</i></td></tr>
<tr><th id="4109">4109</th><td>    <var>0U</var>,	<i>// PSEUDO_PROBE</i></td></tr>
<tr><th id="4110">4110</th><td>    <var>0U</var>,	<i>// STACKMAP</i></td></tr>
<tr><th id="4111">4111</th><td>    <var>0U</var>,	<i>// FENTRY_CALL</i></td></tr>
<tr><th id="4112">4112</th><td>    <var>0U</var>,	<i>// PATCHPOINT</i></td></tr>
<tr><th id="4113">4113</th><td>    <var>0U</var>,	<i>// LOAD_STACK_GUARD</i></td></tr>
<tr><th id="4114">4114</th><td>    <var>0U</var>,	<i>// PREALLOCATED_SETUP</i></td></tr>
<tr><th id="4115">4115</th><td>    <var>0U</var>,	<i>// PREALLOCATED_ARG</i></td></tr>
<tr><th id="4116">4116</th><td>    <var>0U</var>,	<i>// STATEPOINT</i></td></tr>
<tr><th id="4117">4117</th><td>    <var>0U</var>,	<i>// LOCAL_ESCAPE</i></td></tr>
<tr><th id="4118">4118</th><td>    <var>0U</var>,	<i>// FAULTING_OP</i></td></tr>
<tr><th id="4119">4119</th><td>    <var>0U</var>,	<i>// PATCHABLE_OP</i></td></tr>
<tr><th id="4120">4120</th><td>    <var>0U</var>,	<i>// PATCHABLE_FUNCTION_ENTER</i></td></tr>
<tr><th id="4121">4121</th><td>    <var>0U</var>,	<i>// PATCHABLE_RET</i></td></tr>
<tr><th id="4122">4122</th><td>    <var>0U</var>,	<i>// PATCHABLE_FUNCTION_EXIT</i></td></tr>
<tr><th id="4123">4123</th><td>    <var>0U</var>,	<i>// PATCHABLE_TAIL_CALL</i></td></tr>
<tr><th id="4124">4124</th><td>    <var>0U</var>,	<i>// PATCHABLE_EVENT_CALL</i></td></tr>
<tr><th id="4125">4125</th><td>    <var>0U</var>,	<i>// PATCHABLE_TYPED_EVENT_CALL</i></td></tr>
<tr><th id="4126">4126</th><td>    <var>0U</var>,	<i>// ICALL_BRANCH_FUNNEL</i></td></tr>
<tr><th id="4127">4127</th><td>    <var>0U</var>,	<i>// G_ADD</i></td></tr>
<tr><th id="4128">4128</th><td>    <var>0U</var>,	<i>// G_SUB</i></td></tr>
<tr><th id="4129">4129</th><td>    <var>0U</var>,	<i>// G_MUL</i></td></tr>
<tr><th id="4130">4130</th><td>    <var>0U</var>,	<i>// G_SDIV</i></td></tr>
<tr><th id="4131">4131</th><td>    <var>0U</var>,	<i>// G_UDIV</i></td></tr>
<tr><th id="4132">4132</th><td>    <var>0U</var>,	<i>// G_SREM</i></td></tr>
<tr><th id="4133">4133</th><td>    <var>0U</var>,	<i>// G_UREM</i></td></tr>
<tr><th id="4134">4134</th><td>    <var>0U</var>,	<i>// G_AND</i></td></tr>
<tr><th id="4135">4135</th><td>    <var>0U</var>,	<i>// G_OR</i></td></tr>
<tr><th id="4136">4136</th><td>    <var>0U</var>,	<i>// G_XOR</i></td></tr>
<tr><th id="4137">4137</th><td>    <var>0U</var>,	<i>// G_IMPLICIT_DEF</i></td></tr>
<tr><th id="4138">4138</th><td>    <var>0U</var>,	<i>// G_PHI</i></td></tr>
<tr><th id="4139">4139</th><td>    <var>0U</var>,	<i>// G_FRAME_INDEX</i></td></tr>
<tr><th id="4140">4140</th><td>    <var>0U</var>,	<i>// G_GLOBAL_VALUE</i></td></tr>
<tr><th id="4141">4141</th><td>    <var>0U</var>,	<i>// G_EXTRACT</i></td></tr>
<tr><th id="4142">4142</th><td>    <var>0U</var>,	<i>// G_UNMERGE_VALUES</i></td></tr>
<tr><th id="4143">4143</th><td>    <var>0U</var>,	<i>// G_INSERT</i></td></tr>
<tr><th id="4144">4144</th><td>    <var>0U</var>,	<i>// G_MERGE_VALUES</i></td></tr>
<tr><th id="4145">4145</th><td>    <var>0U</var>,	<i>// G_BUILD_VECTOR</i></td></tr>
<tr><th id="4146">4146</th><td>    <var>0U</var>,	<i>// G_BUILD_VECTOR_TRUNC</i></td></tr>
<tr><th id="4147">4147</th><td>    <var>0U</var>,	<i>// G_CONCAT_VECTORS</i></td></tr>
<tr><th id="4148">4148</th><td>    <var>0U</var>,	<i>// G_PTRTOINT</i></td></tr>
<tr><th id="4149">4149</th><td>    <var>0U</var>,	<i>// G_INTTOPTR</i></td></tr>
<tr><th id="4150">4150</th><td>    <var>0U</var>,	<i>// G_BITCAST</i></td></tr>
<tr><th id="4151">4151</th><td>    <var>0U</var>,	<i>// G_FREEZE</i></td></tr>
<tr><th id="4152">4152</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_TRUNC</i></td></tr>
<tr><th id="4153">4153</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_ROUND</i></td></tr>
<tr><th id="4154">4154</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_LRINT</i></td></tr>
<tr><th id="4155">4155</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_ROUNDEVEN</i></td></tr>
<tr><th id="4156">4156</th><td>    <var>0U</var>,	<i>// G_READCYCLECOUNTER</i></td></tr>
<tr><th id="4157">4157</th><td>    <var>0U</var>,	<i>// G_LOAD</i></td></tr>
<tr><th id="4158">4158</th><td>    <var>0U</var>,	<i>// G_SEXTLOAD</i></td></tr>
<tr><th id="4159">4159</th><td>    <var>0U</var>,	<i>// G_ZEXTLOAD</i></td></tr>
<tr><th id="4160">4160</th><td>    <var>0U</var>,	<i>// G_INDEXED_LOAD</i></td></tr>
<tr><th id="4161">4161</th><td>    <var>0U</var>,	<i>// G_INDEXED_SEXTLOAD</i></td></tr>
<tr><th id="4162">4162</th><td>    <var>0U</var>,	<i>// G_INDEXED_ZEXTLOAD</i></td></tr>
<tr><th id="4163">4163</th><td>    <var>0U</var>,	<i>// G_STORE</i></td></tr>
<tr><th id="4164">4164</th><td>    <var>0U</var>,	<i>// G_INDEXED_STORE</i></td></tr>
<tr><th id="4165">4165</th><td>    <var>0U</var>,	<i>// G_ATOMIC_CMPXCHG_WITH_SUCCESS</i></td></tr>
<tr><th id="4166">4166</th><td>    <var>0U</var>,	<i>// G_ATOMIC_CMPXCHG</i></td></tr>
<tr><th id="4167">4167</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_XCHG</i></td></tr>
<tr><th id="4168">4168</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_ADD</i></td></tr>
<tr><th id="4169">4169</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_SUB</i></td></tr>
<tr><th id="4170">4170</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_AND</i></td></tr>
<tr><th id="4171">4171</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_NAND</i></td></tr>
<tr><th id="4172">4172</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_OR</i></td></tr>
<tr><th id="4173">4173</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_XOR</i></td></tr>
<tr><th id="4174">4174</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_MAX</i></td></tr>
<tr><th id="4175">4175</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_MIN</i></td></tr>
<tr><th id="4176">4176</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_UMAX</i></td></tr>
<tr><th id="4177">4177</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_UMIN</i></td></tr>
<tr><th id="4178">4178</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_FADD</i></td></tr>
<tr><th id="4179">4179</th><td>    <var>0U</var>,	<i>// G_ATOMICRMW_FSUB</i></td></tr>
<tr><th id="4180">4180</th><td>    <var>0U</var>,	<i>// G_FENCE</i></td></tr>
<tr><th id="4181">4181</th><td>    <var>0U</var>,	<i>// G_BRCOND</i></td></tr>
<tr><th id="4182">4182</th><td>    <var>0U</var>,	<i>// G_BRINDIRECT</i></td></tr>
<tr><th id="4183">4183</th><td>    <var>0U</var>,	<i>// G_INTRINSIC</i></td></tr>
<tr><th id="4184">4184</th><td>    <var>0U</var>,	<i>// G_INTRINSIC_W_SIDE_EFFECTS</i></td></tr>
<tr><th id="4185">4185</th><td>    <var>0U</var>,	<i>// G_ANYEXT</i></td></tr>
<tr><th id="4186">4186</th><td>    <var>0U</var>,	<i>// G_TRUNC</i></td></tr>
<tr><th id="4187">4187</th><td>    <var>0U</var>,	<i>// G_CONSTANT</i></td></tr>
<tr><th id="4188">4188</th><td>    <var>0U</var>,	<i>// G_FCONSTANT</i></td></tr>
<tr><th id="4189">4189</th><td>    <var>0U</var>,	<i>// G_VASTART</i></td></tr>
<tr><th id="4190">4190</th><td>    <var>0U</var>,	<i>// G_VAARG</i></td></tr>
<tr><th id="4191">4191</th><td>    <var>0U</var>,	<i>// G_SEXT</i></td></tr>
<tr><th id="4192">4192</th><td>    <var>0U</var>,	<i>// G_SEXT_INREG</i></td></tr>
<tr><th id="4193">4193</th><td>    <var>0U</var>,	<i>// G_ZEXT</i></td></tr>
<tr><th id="4194">4194</th><td>    <var>0U</var>,	<i>// G_SHL</i></td></tr>
<tr><th id="4195">4195</th><td>    <var>0U</var>,	<i>// G_LSHR</i></td></tr>
<tr><th id="4196">4196</th><td>    <var>0U</var>,	<i>// G_ASHR</i></td></tr>
<tr><th id="4197">4197</th><td>    <var>0U</var>,	<i>// G_FSHL</i></td></tr>
<tr><th id="4198">4198</th><td>    <var>0U</var>,	<i>// G_FSHR</i></td></tr>
<tr><th id="4199">4199</th><td>    <var>0U</var>,	<i>// G_ICMP</i></td></tr>
<tr><th id="4200">4200</th><td>    <var>0U</var>,	<i>// G_FCMP</i></td></tr>
<tr><th id="4201">4201</th><td>    <var>0U</var>,	<i>// G_SELECT</i></td></tr>
<tr><th id="4202">4202</th><td>    <var>0U</var>,	<i>// G_UADDO</i></td></tr>
<tr><th id="4203">4203</th><td>    <var>0U</var>,	<i>// G_UADDE</i></td></tr>
<tr><th id="4204">4204</th><td>    <var>0U</var>,	<i>// G_USUBO</i></td></tr>
<tr><th id="4205">4205</th><td>    <var>0U</var>,	<i>// G_USUBE</i></td></tr>
<tr><th id="4206">4206</th><td>    <var>0U</var>,	<i>// G_SADDO</i></td></tr>
<tr><th id="4207">4207</th><td>    <var>0U</var>,	<i>// G_SADDE</i></td></tr>
<tr><th id="4208">4208</th><td>    <var>0U</var>,	<i>// G_SSUBO</i></td></tr>
<tr><th id="4209">4209</th><td>    <var>0U</var>,	<i>// G_SSUBE</i></td></tr>
<tr><th id="4210">4210</th><td>    <var>0U</var>,	<i>// G_UMULO</i></td></tr>
<tr><th id="4211">4211</th><td>    <var>0U</var>,	<i>// G_SMULO</i></td></tr>
<tr><th id="4212">4212</th><td>    <var>0U</var>,	<i>// G_UMULH</i></td></tr>
<tr><th id="4213">4213</th><td>    <var>0U</var>,	<i>// G_SMULH</i></td></tr>
<tr><th id="4214">4214</th><td>    <var>0U</var>,	<i>// G_UADDSAT</i></td></tr>
<tr><th id="4215">4215</th><td>    <var>0U</var>,	<i>// G_SADDSAT</i></td></tr>
<tr><th id="4216">4216</th><td>    <var>0U</var>,	<i>// G_USUBSAT</i></td></tr>
<tr><th id="4217">4217</th><td>    <var>0U</var>,	<i>// G_SSUBSAT</i></td></tr>
<tr><th id="4218">4218</th><td>    <var>0U</var>,	<i>// G_USHLSAT</i></td></tr>
<tr><th id="4219">4219</th><td>    <var>0U</var>,	<i>// G_SSHLSAT</i></td></tr>
<tr><th id="4220">4220</th><td>    <var>0U</var>,	<i>// G_SMULFIX</i></td></tr>
<tr><th id="4221">4221</th><td>    <var>0U</var>,	<i>// G_UMULFIX</i></td></tr>
<tr><th id="4222">4222</th><td>    <var>0U</var>,	<i>// G_SMULFIXSAT</i></td></tr>
<tr><th id="4223">4223</th><td>    <var>0U</var>,	<i>// G_UMULFIXSAT</i></td></tr>
<tr><th id="4224">4224</th><td>    <var>0U</var>,	<i>// G_SDIVFIX</i></td></tr>
<tr><th id="4225">4225</th><td>    <var>0U</var>,	<i>// G_UDIVFIX</i></td></tr>
<tr><th id="4226">4226</th><td>    <var>0U</var>,	<i>// G_SDIVFIXSAT</i></td></tr>
<tr><th id="4227">4227</th><td>    <var>0U</var>,	<i>// G_UDIVFIXSAT</i></td></tr>
<tr><th id="4228">4228</th><td>    <var>0U</var>,	<i>// G_FADD</i></td></tr>
<tr><th id="4229">4229</th><td>    <var>0U</var>,	<i>// G_FSUB</i></td></tr>
<tr><th id="4230">4230</th><td>    <var>0U</var>,	<i>// G_FMUL</i></td></tr>
<tr><th id="4231">4231</th><td>    <var>0U</var>,	<i>// G_FMA</i></td></tr>
<tr><th id="4232">4232</th><td>    <var>0U</var>,	<i>// G_FMAD</i></td></tr>
<tr><th id="4233">4233</th><td>    <var>0U</var>,	<i>// G_FDIV</i></td></tr>
<tr><th id="4234">4234</th><td>    <var>0U</var>,	<i>// G_FREM</i></td></tr>
<tr><th id="4235">4235</th><td>    <var>0U</var>,	<i>// G_FPOW</i></td></tr>
<tr><th id="4236">4236</th><td>    <var>0U</var>,	<i>// G_FPOWI</i></td></tr>
<tr><th id="4237">4237</th><td>    <var>0U</var>,	<i>// G_FEXP</i></td></tr>
<tr><th id="4238">4238</th><td>    <var>0U</var>,	<i>// G_FEXP2</i></td></tr>
<tr><th id="4239">4239</th><td>    <var>0U</var>,	<i>// G_FLOG</i></td></tr>
<tr><th id="4240">4240</th><td>    <var>0U</var>,	<i>// G_FLOG2</i></td></tr>
<tr><th id="4241">4241</th><td>    <var>0U</var>,	<i>// G_FLOG10</i></td></tr>
<tr><th id="4242">4242</th><td>    <var>0U</var>,	<i>// G_FNEG</i></td></tr>
<tr><th id="4243">4243</th><td>    <var>0U</var>,	<i>// G_FPEXT</i></td></tr>
<tr><th id="4244">4244</th><td>    <var>0U</var>,	<i>// G_FPTRUNC</i></td></tr>
<tr><th id="4245">4245</th><td>    <var>0U</var>,	<i>// G_FPTOSI</i></td></tr>
<tr><th id="4246">4246</th><td>    <var>0U</var>,	<i>// G_FPTOUI</i></td></tr>
<tr><th id="4247">4247</th><td>    <var>0U</var>,	<i>// G_SITOFP</i></td></tr>
<tr><th id="4248">4248</th><td>    <var>0U</var>,	<i>// G_UITOFP</i></td></tr>
<tr><th id="4249">4249</th><td>    <var>0U</var>,	<i>// G_FABS</i></td></tr>
<tr><th id="4250">4250</th><td>    <var>0U</var>,	<i>// G_FCOPYSIGN</i></td></tr>
<tr><th id="4251">4251</th><td>    <var>0U</var>,	<i>// G_FCANONICALIZE</i></td></tr>
<tr><th id="4252">4252</th><td>    <var>0U</var>,	<i>// G_FMINNUM</i></td></tr>
<tr><th id="4253">4253</th><td>    <var>0U</var>,	<i>// G_FMAXNUM</i></td></tr>
<tr><th id="4254">4254</th><td>    <var>0U</var>,	<i>// G_FMINNUM_IEEE</i></td></tr>
<tr><th id="4255">4255</th><td>    <var>0U</var>,	<i>// G_FMAXNUM_IEEE</i></td></tr>
<tr><th id="4256">4256</th><td>    <var>0U</var>,	<i>// G_FMINIMUM</i></td></tr>
<tr><th id="4257">4257</th><td>    <var>0U</var>,	<i>// G_FMAXIMUM</i></td></tr>
<tr><th id="4258">4258</th><td>    <var>0U</var>,	<i>// G_PTR_ADD</i></td></tr>
<tr><th id="4259">4259</th><td>    <var>0U</var>,	<i>// G_PTRMASK</i></td></tr>
<tr><th id="4260">4260</th><td>    <var>0U</var>,	<i>// G_SMIN</i></td></tr>
<tr><th id="4261">4261</th><td>    <var>0U</var>,	<i>// G_SMAX</i></td></tr>
<tr><th id="4262">4262</th><td>    <var>0U</var>,	<i>// G_UMIN</i></td></tr>
<tr><th id="4263">4263</th><td>    <var>0U</var>,	<i>// G_UMAX</i></td></tr>
<tr><th id="4264">4264</th><td>    <var>0U</var>,	<i>// G_ABS</i></td></tr>
<tr><th id="4265">4265</th><td>    <var>0U</var>,	<i>// G_BR</i></td></tr>
<tr><th id="4266">4266</th><td>    <var>0U</var>,	<i>// G_BRJT</i></td></tr>
<tr><th id="4267">4267</th><td>    <var>0U</var>,	<i>// G_INSERT_VECTOR_ELT</i></td></tr>
<tr><th id="4268">4268</th><td>    <var>0U</var>,	<i>// G_EXTRACT_VECTOR_ELT</i></td></tr>
<tr><th id="4269">4269</th><td>    <var>0U</var>,	<i>// G_SHUFFLE_VECTOR</i></td></tr>
<tr><th id="4270">4270</th><td>    <var>0U</var>,	<i>// G_CTTZ</i></td></tr>
<tr><th id="4271">4271</th><td>    <var>0U</var>,	<i>// G_CTTZ_ZERO_UNDEF</i></td></tr>
<tr><th id="4272">4272</th><td>    <var>0U</var>,	<i>// G_CTLZ</i></td></tr>
<tr><th id="4273">4273</th><td>    <var>0U</var>,	<i>// G_CTLZ_ZERO_UNDEF</i></td></tr>
<tr><th id="4274">4274</th><td>    <var>0U</var>,	<i>// G_CTPOP</i></td></tr>
<tr><th id="4275">4275</th><td>    <var>0U</var>,	<i>// G_BSWAP</i></td></tr>
<tr><th id="4276">4276</th><td>    <var>0U</var>,	<i>// G_BITREVERSE</i></td></tr>
<tr><th id="4277">4277</th><td>    <var>0U</var>,	<i>// G_FCEIL</i></td></tr>
<tr><th id="4278">4278</th><td>    <var>0U</var>,	<i>// G_FCOS</i></td></tr>
<tr><th id="4279">4279</th><td>    <var>0U</var>,	<i>// G_FSIN</i></td></tr>
<tr><th id="4280">4280</th><td>    <var>0U</var>,	<i>// G_FSQRT</i></td></tr>
<tr><th id="4281">4281</th><td>    <var>0U</var>,	<i>// G_FFLOOR</i></td></tr>
<tr><th id="4282">4282</th><td>    <var>0U</var>,	<i>// G_FRINT</i></td></tr>
<tr><th id="4283">4283</th><td>    <var>0U</var>,	<i>// G_FNEARBYINT</i></td></tr>
<tr><th id="4284">4284</th><td>    <var>0U</var>,	<i>// G_ADDRSPACE_CAST</i></td></tr>
<tr><th id="4285">4285</th><td>    <var>0U</var>,	<i>// G_BLOCK_ADDR</i></td></tr>
<tr><th id="4286">4286</th><td>    <var>0U</var>,	<i>// G_JUMP_TABLE</i></td></tr>
<tr><th id="4287">4287</th><td>    <var>0U</var>,	<i>// G_DYN_STACKALLOC</i></td></tr>
<tr><th id="4288">4288</th><td>    <var>0U</var>,	<i>// G_STRICT_FADD</i></td></tr>
<tr><th id="4289">4289</th><td>    <var>0U</var>,	<i>// G_STRICT_FSUB</i></td></tr>
<tr><th id="4290">4290</th><td>    <var>0U</var>,	<i>// G_STRICT_FMUL</i></td></tr>
<tr><th id="4291">4291</th><td>    <var>0U</var>,	<i>// G_STRICT_FDIV</i></td></tr>
<tr><th id="4292">4292</th><td>    <var>0U</var>,	<i>// G_STRICT_FREM</i></td></tr>
<tr><th id="4293">4293</th><td>    <var>0U</var>,	<i>// G_STRICT_FMA</i></td></tr>
<tr><th id="4294">4294</th><td>    <var>0U</var>,	<i>// G_STRICT_FSQRT</i></td></tr>
<tr><th id="4295">4295</th><td>    <var>0U</var>,	<i>// G_READ_REGISTER</i></td></tr>
<tr><th id="4296">4296</th><td>    <var>0U</var>,	<i>// G_WRITE_REGISTER</i></td></tr>
<tr><th id="4297">4297</th><td>    <var>0U</var>,	<i>// G_MEMCPY</i></td></tr>
<tr><th id="4298">4298</th><td>    <var>0U</var>,	<i>// G_MEMMOVE</i></td></tr>
<tr><th id="4299">4299</th><td>    <var>0U</var>,	<i>// G_MEMSET</i></td></tr>
<tr><th id="4300">4300</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SEQ_FADD</i></td></tr>
<tr><th id="4301">4301</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SEQ_FMUL</i></td></tr>
<tr><th id="4302">4302</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FADD</i></td></tr>
<tr><th id="4303">4303</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMUL</i></td></tr>
<tr><th id="4304">4304</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMAX</i></td></tr>
<tr><th id="4305">4305</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_FMIN</i></td></tr>
<tr><th id="4306">4306</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_ADD</i></td></tr>
<tr><th id="4307">4307</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_MUL</i></td></tr>
<tr><th id="4308">4308</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_AND</i></td></tr>
<tr><th id="4309">4309</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_OR</i></td></tr>
<tr><th id="4310">4310</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_XOR</i></td></tr>
<tr><th id="4311">4311</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SMAX</i></td></tr>
<tr><th id="4312">4312</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_SMIN</i></td></tr>
<tr><th id="4313">4313</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_UMAX</i></td></tr>
<tr><th id="4314">4314</th><td>    <var>0U</var>,	<i>// G_VECREDUCE_UMIN</i></td></tr>
<tr><th id="4315">4315</th><td>    <var>0U</var>,	<i>// ABSMacro</i></td></tr>
<tr><th id="4316">4316</th><td>    <var>0U</var>,	<i>// ADJCALLSTACKDOWN</i></td></tr>
<tr><th id="4317">4317</th><td>    <var>0U</var>,	<i>// ADJCALLSTACKUP</i></td></tr>
<tr><th id="4318">4318</th><td>    <var>0U</var>,	<i>// AND_V_D_PSEUDO</i></td></tr>
<tr><th id="4319">4319</th><td>    <var>0U</var>,	<i>// AND_V_H_PSEUDO</i></td></tr>
<tr><th id="4320">4320</th><td>    <var>0U</var>,	<i>// AND_V_W_PSEUDO</i></td></tr>
<tr><th id="4321">4321</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I16</i></td></tr>
<tr><th id="4322">4322</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I16_POSTRA</i></td></tr>
<tr><th id="4323">4323</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I32</i></td></tr>
<tr><th id="4324">4324</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I32_POSTRA</i></td></tr>
<tr><th id="4325">4325</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I64</i></td></tr>
<tr><th id="4326">4326</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I64_POSTRA</i></td></tr>
<tr><th id="4327">4327</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I8</i></td></tr>
<tr><th id="4328">4328</th><td>    <var>0U</var>,	<i>// ATOMIC_CMP_SWAP_I8_POSTRA</i></td></tr>
<tr><th id="4329">4329</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I16</i></td></tr>
<tr><th id="4330">4330</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I16_POSTRA</i></td></tr>
<tr><th id="4331">4331</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I32</i></td></tr>
<tr><th id="4332">4332</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I32_POSTRA</i></td></tr>
<tr><th id="4333">4333</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I64</i></td></tr>
<tr><th id="4334">4334</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I64_POSTRA</i></td></tr>
<tr><th id="4335">4335</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I8</i></td></tr>
<tr><th id="4336">4336</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_ADD_I8_POSTRA</i></td></tr>
<tr><th id="4337">4337</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I16</i></td></tr>
<tr><th id="4338">4338</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I16_POSTRA</i></td></tr>
<tr><th id="4339">4339</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I32</i></td></tr>
<tr><th id="4340">4340</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I32_POSTRA</i></td></tr>
<tr><th id="4341">4341</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I64</i></td></tr>
<tr><th id="4342">4342</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I64_POSTRA</i></td></tr>
<tr><th id="4343">4343</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I8</i></td></tr>
<tr><th id="4344">4344</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_AND_I8_POSTRA</i></td></tr>
<tr><th id="4345">4345</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I16</i></td></tr>
<tr><th id="4346">4346</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I16_POSTRA</i></td></tr>
<tr><th id="4347">4347</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I32</i></td></tr>
<tr><th id="4348">4348</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I32_POSTRA</i></td></tr>
<tr><th id="4349">4349</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I64</i></td></tr>
<tr><th id="4350">4350</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I64_POSTRA</i></td></tr>
<tr><th id="4351">4351</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I8</i></td></tr>
<tr><th id="4352">4352</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MAX_I8_POSTRA</i></td></tr>
<tr><th id="4353">4353</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I16</i></td></tr>
<tr><th id="4354">4354</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I16_POSTRA</i></td></tr>
<tr><th id="4355">4355</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I32</i></td></tr>
<tr><th id="4356">4356</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I32_POSTRA</i></td></tr>
<tr><th id="4357">4357</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I64</i></td></tr>
<tr><th id="4358">4358</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I64_POSTRA</i></td></tr>
<tr><th id="4359">4359</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I8</i></td></tr>
<tr><th id="4360">4360</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_MIN_I8_POSTRA</i></td></tr>
<tr><th id="4361">4361</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I16</i></td></tr>
<tr><th id="4362">4362</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I16_POSTRA</i></td></tr>
<tr><th id="4363">4363</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I32</i></td></tr>
<tr><th id="4364">4364</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I32_POSTRA</i></td></tr>
<tr><th id="4365">4365</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I64</i></td></tr>
<tr><th id="4366">4366</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I64_POSTRA</i></td></tr>
<tr><th id="4367">4367</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I8</i></td></tr>
<tr><th id="4368">4368</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_NAND_I8_POSTRA</i></td></tr>
<tr><th id="4369">4369</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I16</i></td></tr>
<tr><th id="4370">4370</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I16_POSTRA</i></td></tr>
<tr><th id="4371">4371</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I32</i></td></tr>
<tr><th id="4372">4372</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I32_POSTRA</i></td></tr>
<tr><th id="4373">4373</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I64</i></td></tr>
<tr><th id="4374">4374</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I64_POSTRA</i></td></tr>
<tr><th id="4375">4375</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I8</i></td></tr>
<tr><th id="4376">4376</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_OR_I8_POSTRA</i></td></tr>
<tr><th id="4377">4377</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I16</i></td></tr>
<tr><th id="4378">4378</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I16_POSTRA</i></td></tr>
<tr><th id="4379">4379</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I32</i></td></tr>
<tr><th id="4380">4380</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I32_POSTRA</i></td></tr>
<tr><th id="4381">4381</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I64</i></td></tr>
<tr><th id="4382">4382</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I64_POSTRA</i></td></tr>
<tr><th id="4383">4383</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I8</i></td></tr>
<tr><th id="4384">4384</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_SUB_I8_POSTRA</i></td></tr>
<tr><th id="4385">4385</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I16</i></td></tr>
<tr><th id="4386">4386</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I16_POSTRA</i></td></tr>
<tr><th id="4387">4387</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I32</i></td></tr>
<tr><th id="4388">4388</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I32_POSTRA</i></td></tr>
<tr><th id="4389">4389</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I64</i></td></tr>
<tr><th id="4390">4390</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I64_POSTRA</i></td></tr>
<tr><th id="4391">4391</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I8</i></td></tr>
<tr><th id="4392">4392</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMAX_I8_POSTRA</i></td></tr>
<tr><th id="4393">4393</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I16</i></td></tr>
<tr><th id="4394">4394</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I16_POSTRA</i></td></tr>
<tr><th id="4395">4395</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I32</i></td></tr>
<tr><th id="4396">4396</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I32_POSTRA</i></td></tr>
<tr><th id="4397">4397</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I64</i></td></tr>
<tr><th id="4398">4398</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I64_POSTRA</i></td></tr>
<tr><th id="4399">4399</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I8</i></td></tr>
<tr><th id="4400">4400</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_UMIN_I8_POSTRA</i></td></tr>
<tr><th id="4401">4401</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I16</i></td></tr>
<tr><th id="4402">4402</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I16_POSTRA</i></td></tr>
<tr><th id="4403">4403</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I32</i></td></tr>
<tr><th id="4404">4404</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I32_POSTRA</i></td></tr>
<tr><th id="4405">4405</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I64</i></td></tr>
<tr><th id="4406">4406</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I64_POSTRA</i></td></tr>
<tr><th id="4407">4407</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I8</i></td></tr>
<tr><th id="4408">4408</th><td>    <var>0U</var>,	<i>// ATOMIC_LOAD_XOR_I8_POSTRA</i></td></tr>
<tr><th id="4409">4409</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I16</i></td></tr>
<tr><th id="4410">4410</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I16_POSTRA</i></td></tr>
<tr><th id="4411">4411</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I32</i></td></tr>
<tr><th id="4412">4412</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I32_POSTRA</i></td></tr>
<tr><th id="4413">4413</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I64</i></td></tr>
<tr><th id="4414">4414</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I64_POSTRA</i></td></tr>
<tr><th id="4415">4415</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I8</i></td></tr>
<tr><th id="4416">4416</th><td>    <var>0U</var>,	<i>// ATOMIC_SWAP_I8_POSTRA</i></td></tr>
<tr><th id="4417">4417</th><td>    <var>0U</var>,	<i>// B</i></td></tr>
<tr><th id="4418">4418</th><td>    <var>0U</var>,	<i>// BAL_BR</i></td></tr>
<tr><th id="4419">4419</th><td>    <var>0U</var>,	<i>// BAL_BR_MM</i></td></tr>
<tr><th id="4420">4420</th><td>    <var>0U</var>,	<i>// BEQLImmMacro</i></td></tr>
<tr><th id="4421">4421</th><td>    <var>0U</var>,	<i>// BGE</i></td></tr>
<tr><th id="4422">4422</th><td>    <var>0U</var>,	<i>// BGEImmMacro</i></td></tr>
<tr><th id="4423">4423</th><td>    <var>0U</var>,	<i>// BGEL</i></td></tr>
<tr><th id="4424">4424</th><td>    <var>0U</var>,	<i>// BGELImmMacro</i></td></tr>
<tr><th id="4425">4425</th><td>    <var>0U</var>,	<i>// BGEU</i></td></tr>
<tr><th id="4426">4426</th><td>    <var>0U</var>,	<i>// BGEUImmMacro</i></td></tr>
<tr><th id="4427">4427</th><td>    <var>0U</var>,	<i>// BGEUL</i></td></tr>
<tr><th id="4428">4428</th><td>    <var>0U</var>,	<i>// BGEULImmMacro</i></td></tr>
<tr><th id="4429">4429</th><td>    <var>0U</var>,	<i>// BGT</i></td></tr>
<tr><th id="4430">4430</th><td>    <var>0U</var>,	<i>// BGTImmMacro</i></td></tr>
<tr><th id="4431">4431</th><td>    <var>0U</var>,	<i>// BGTL</i></td></tr>
<tr><th id="4432">4432</th><td>    <var>0U</var>,	<i>// BGTLImmMacro</i></td></tr>
<tr><th id="4433">4433</th><td>    <var>0U</var>,	<i>// BGTU</i></td></tr>
<tr><th id="4434">4434</th><td>    <var>0U</var>,	<i>// BGTUImmMacro</i></td></tr>
<tr><th id="4435">4435</th><td>    <var>0U</var>,	<i>// BGTUL</i></td></tr>
<tr><th id="4436">4436</th><td>    <var>0U</var>,	<i>// BGTULImmMacro</i></td></tr>
<tr><th id="4437">4437</th><td>    <var>0U</var>,	<i>// BLE</i></td></tr>
<tr><th id="4438">4438</th><td>    <var>0U</var>,	<i>// BLEImmMacro</i></td></tr>
<tr><th id="4439">4439</th><td>    <var>0U</var>,	<i>// BLEL</i></td></tr>
<tr><th id="4440">4440</th><td>    <var>0U</var>,	<i>// BLELImmMacro</i></td></tr>
<tr><th id="4441">4441</th><td>    <var>0U</var>,	<i>// BLEU</i></td></tr>
<tr><th id="4442">4442</th><td>    <var>0U</var>,	<i>// BLEUImmMacro</i></td></tr>
<tr><th id="4443">4443</th><td>    <var>0U</var>,	<i>// BLEUL</i></td></tr>
<tr><th id="4444">4444</th><td>    <var>0U</var>,	<i>// BLEULImmMacro</i></td></tr>
<tr><th id="4445">4445</th><td>    <var>0U</var>,	<i>// BLT</i></td></tr>
<tr><th id="4446">4446</th><td>    <var>0U</var>,	<i>// BLTImmMacro</i></td></tr>
<tr><th id="4447">4447</th><td>    <var>0U</var>,	<i>// BLTL</i></td></tr>
<tr><th id="4448">4448</th><td>    <var>0U</var>,	<i>// BLTLImmMacro</i></td></tr>
<tr><th id="4449">4449</th><td>    <var>0U</var>,	<i>// BLTU</i></td></tr>
<tr><th id="4450">4450</th><td>    <var>0U</var>,	<i>// BLTUImmMacro</i></td></tr>
<tr><th id="4451">4451</th><td>    <var>0U</var>,	<i>// BLTUL</i></td></tr>
<tr><th id="4452">4452</th><td>    <var>0U</var>,	<i>// BLTULImmMacro</i></td></tr>
<tr><th id="4453">4453</th><td>    <var>0U</var>,	<i>// BNELImmMacro</i></td></tr>
<tr><th id="4454">4454</th><td>    <var>0U</var>,	<i>// BPOSGE32_PSEUDO</i></td></tr>
<tr><th id="4455">4455</th><td>    <var>0U</var>,	<i>// BSEL_D_PSEUDO</i></td></tr>
<tr><th id="4456">4456</th><td>    <var>0U</var>,	<i>// BSEL_FD_PSEUDO</i></td></tr>
<tr><th id="4457">4457</th><td>    <var>0U</var>,	<i>// BSEL_FW_PSEUDO</i></td></tr>
<tr><th id="4458">4458</th><td>    <var>0U</var>,	<i>// BSEL_H_PSEUDO</i></td></tr>
<tr><th id="4459">4459</th><td>    <var>0U</var>,	<i>// BSEL_W_PSEUDO</i></td></tr>
<tr><th id="4460">4460</th><td>    <var>0U</var>,	<i>// B_MM</i></td></tr>
<tr><th id="4461">4461</th><td>    <var>0U</var>,	<i>// B_MMR6_Pseudo</i></td></tr>
<tr><th id="4462">4462</th><td>    <var>0U</var>,	<i>// B_MM_Pseudo</i></td></tr>
<tr><th id="4463">4463</th><td>    <var>0U</var>,	<i>// BeqImm</i></td></tr>
<tr><th id="4464">4464</th><td>    <var>0U</var>,	<i>// BneImm</i></td></tr>
<tr><th id="4465">4465</th><td>    <var>0U</var>,	<i>// BteqzT8CmpX16</i></td></tr>
<tr><th id="4466">4466</th><td>    <var>0U</var>,	<i>// BteqzT8CmpiX16</i></td></tr>
<tr><th id="4467">4467</th><td>    <var>0U</var>,	<i>// BteqzT8SltX16</i></td></tr>
<tr><th id="4468">4468</th><td>    <var>0U</var>,	<i>// BteqzT8SltiX16</i></td></tr>
<tr><th id="4469">4469</th><td>    <var>0U</var>,	<i>// BteqzT8SltiuX16</i></td></tr>
<tr><th id="4470">4470</th><td>    <var>0U</var>,	<i>// BteqzT8SltuX16</i></td></tr>
<tr><th id="4471">4471</th><td>    <var>0U</var>,	<i>// BtnezT8CmpX16</i></td></tr>
<tr><th id="4472">4472</th><td>    <var>0U</var>,	<i>// BtnezT8CmpiX16</i></td></tr>
<tr><th id="4473">4473</th><td>    <var>0U</var>,	<i>// BtnezT8SltX16</i></td></tr>
<tr><th id="4474">4474</th><td>    <var>0U</var>,	<i>// BtnezT8SltiX16</i></td></tr>
<tr><th id="4475">4475</th><td>    <var>0U</var>,	<i>// BtnezT8SltiuX16</i></td></tr>
<tr><th id="4476">4476</th><td>    <var>0U</var>,	<i>// BtnezT8SltuX16</i></td></tr>
<tr><th id="4477">4477</th><td>    <var>0U</var>,	<i>// BuildPairF64</i></td></tr>
<tr><th id="4478">4478</th><td>    <var>0U</var>,	<i>// BuildPairF64_64</i></td></tr>
<tr><th id="4479">4479</th><td>    <var>0U</var>,	<i>// CFTC1</i></td></tr>
<tr><th id="4480">4480</th><td>    <var>0U</var>,	<i>// CONSTPOOL_ENTRY</i></td></tr>
<tr><th id="4481">4481</th><td>    <var>0U</var>,	<i>// COPY_FD_PSEUDO</i></td></tr>
<tr><th id="4482">4482</th><td>    <var>0U</var>,	<i>// COPY_FW_PSEUDO</i></td></tr>
<tr><th id="4483">4483</th><td>    <var>0U</var>,	<i>// CTTC1</i></td></tr>
<tr><th id="4484">4484</th><td>    <var>0U</var>,	<i>// Constant32</i></td></tr>
<tr><th id="4485">4485</th><td>    <var>2U</var>,	<i>// DMULImmMacro</i></td></tr>
<tr><th id="4486">4486</th><td>    <var>2U</var>,	<i>// DMULMacro</i></td></tr>
<tr><th id="4487">4487</th><td>    <var>2U</var>,	<i>// DMULOMacro</i></td></tr>
<tr><th id="4488">4488</th><td>    <var>2U</var>,	<i>// DMULOUMacro</i></td></tr>
<tr><th id="4489">4489</th><td>    <var>2U</var>,	<i>// DROL</i></td></tr>
<tr><th id="4490">4490</th><td>    <var>2U</var>,	<i>// DROLImm</i></td></tr>
<tr><th id="4491">4491</th><td>    <var>2U</var>,	<i>// DROR</i></td></tr>
<tr><th id="4492">4492</th><td>    <var>2U</var>,	<i>// DRORImm</i></td></tr>
<tr><th id="4493">4493</th><td>    <var>2U</var>,	<i>// DSDivIMacro</i></td></tr>
<tr><th id="4494">4494</th><td>    <var>2U</var>,	<i>// DSDivMacro</i></td></tr>
<tr><th id="4495">4495</th><td>    <var>2U</var>,	<i>// DSRemIMacro</i></td></tr>
<tr><th id="4496">4496</th><td>    <var>2U</var>,	<i>// DSRemMacro</i></td></tr>
<tr><th id="4497">4497</th><td>    <var>2U</var>,	<i>// DUDivIMacro</i></td></tr>
<tr><th id="4498">4498</th><td>    <var>2U</var>,	<i>// DUDivMacro</i></td></tr>
<tr><th id="4499">4499</th><td>    <var>2U</var>,	<i>// DURemIMacro</i></td></tr>
<tr><th id="4500">4500</th><td>    <var>2U</var>,	<i>// DURemMacro</i></td></tr>
<tr><th id="4501">4501</th><td>    <var>0U</var>,	<i>// ERet</i></td></tr>
<tr><th id="4502">4502</th><td>    <var>0U</var>,	<i>// ExtractElementF64</i></td></tr>
<tr><th id="4503">4503</th><td>    <var>0U</var>,	<i>// ExtractElementF64_64</i></td></tr>
<tr><th id="4504">4504</th><td>    <var>0U</var>,	<i>// FABS_D</i></td></tr>
<tr><th id="4505">4505</th><td>    <var>0U</var>,	<i>// FABS_W</i></td></tr>
<tr><th id="4506">4506</th><td>    <var>0U</var>,	<i>// FEXP2_D_1_PSEUDO</i></td></tr>
<tr><th id="4507">4507</th><td>    <var>0U</var>,	<i>// FEXP2_W_1_PSEUDO</i></td></tr>
<tr><th id="4508">4508</th><td>    <var>0U</var>,	<i>// FILL_FD_PSEUDO</i></td></tr>
<tr><th id="4509">4509</th><td>    <var>0U</var>,	<i>// FILL_FW_PSEUDO</i></td></tr>
<tr><th id="4510">4510</th><td>    <var>0U</var>,	<i>// GotPrologue16</i></td></tr>
<tr><th id="4511">4511</th><td>    <var>0U</var>,	<i>// INSERT_B_VIDX64_PSEUDO</i></td></tr>
<tr><th id="4512">4512</th><td>    <var>0U</var>,	<i>// INSERT_B_VIDX_PSEUDO</i></td></tr>
<tr><th id="4513">4513</th><td>    <var>0U</var>,	<i>// INSERT_D_VIDX64_PSEUDO</i></td></tr>
<tr><th id="4514">4514</th><td>    <var>0U</var>,	<i>// INSERT_D_VIDX_PSEUDO</i></td></tr>
<tr><th id="4515">4515</th><td>    <var>0U</var>,	<i>// INSERT_FD_PSEUDO</i></td></tr>
<tr><th id="4516">4516</th><td>    <var>0U</var>,	<i>// INSERT_FD_VIDX64_PSEUDO</i></td></tr>
<tr><th id="4517">4517</th><td>    <var>0U</var>,	<i>// INSERT_FD_VIDX_PSEUDO</i></td></tr>
<tr><th id="4518">4518</th><td>    <var>0U</var>,	<i>// INSERT_FW_PSEUDO</i></td></tr>
<tr><th id="4519">4519</th><td>    <var>0U</var>,	<i>// INSERT_FW_VIDX64_PSEUDO</i></td></tr>
<tr><th id="4520">4520</th><td>    <var>0U</var>,	<i>// INSERT_FW_VIDX_PSEUDO</i></td></tr>
<tr><th id="4521">4521</th><td>    <var>0U</var>,	<i>// INSERT_H_VIDX64_PSEUDO</i></td></tr>
<tr><th id="4522">4522</th><td>    <var>0U</var>,	<i>// INSERT_H_VIDX_PSEUDO</i></td></tr>
<tr><th id="4523">4523</th><td>    <var>0U</var>,	<i>// INSERT_W_VIDX64_PSEUDO</i></td></tr>
<tr><th id="4524">4524</th><td>    <var>0U</var>,	<i>// INSERT_W_VIDX_PSEUDO</i></td></tr>
<tr><th id="4525">4525</th><td>    <var>0U</var>,	<i>// JALR64Pseudo</i></td></tr>
<tr><th id="4526">4526</th><td>    <var>0U</var>,	<i>// JALRHB64Pseudo</i></td></tr>
<tr><th id="4527">4527</th><td>    <var>0U</var>,	<i>// JALRHBPseudo</i></td></tr>
<tr><th id="4528">4528</th><td>    <var>0U</var>,	<i>// JALRPseudo</i></td></tr>
<tr><th id="4529">4529</th><td>    <var>0U</var>,	<i>// JAL_MMR6</i></td></tr>
<tr><th id="4530">4530</th><td>    <var>0U</var>,	<i>// JalOneReg</i></td></tr>
<tr><th id="4531">4531</th><td>    <var>0U</var>,	<i>// JalTwoReg</i></td></tr>
<tr><th id="4532">4532</th><td>    <var>0U</var>,	<i>// LDMacro</i></td></tr>
<tr><th id="4533">4533</th><td>    <var>0U</var>,	<i>// LDR_D</i></td></tr>
<tr><th id="4534">4534</th><td>    <var>0U</var>,	<i>// LDR_W</i></td></tr>
<tr><th id="4535">4535</th><td>    <var>0U</var>,	<i>// LD_F16</i></td></tr>
<tr><th id="4536">4536</th><td>    <var>0U</var>,	<i>// LOAD_ACC128</i></td></tr>
<tr><th id="4537">4537</th><td>    <var>0U</var>,	<i>// LOAD_ACC64</i></td></tr>
<tr><th id="4538">4538</th><td>    <var>0U</var>,	<i>// LOAD_ACC64DSP</i></td></tr>
<tr><th id="4539">4539</th><td>    <var>0U</var>,	<i>// LOAD_CCOND_DSP</i></td></tr>
<tr><th id="4540">4540</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_ADDiu</i></td></tr>
<tr><th id="4541">4541</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_ADDiu2Op</i></td></tr>
<tr><th id="4542">4542</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_DADDiu</i></td></tr>
<tr><th id="4543">4543</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_DADDiu2Op</i></td></tr>
<tr><th id="4544">4544</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_LUi</i></td></tr>
<tr><th id="4545">4545</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_LUi2Op</i></td></tr>
<tr><th id="4546">4546</th><td>    <var>0U</var>,	<i>// LONG_BRANCH_LUi2Op_64</i></td></tr>
<tr><th id="4547">4547</th><td>    <var>0U</var>,	<i>// LWM_MM</i></td></tr>
<tr><th id="4548">4548</th><td>    <var>0U</var>,	<i>// LoadAddrImm32</i></td></tr>
<tr><th id="4549">4549</th><td>    <var>0U</var>,	<i>// LoadAddrImm64</i></td></tr>
<tr><th id="4550">4550</th><td>    <var>0U</var>,	<i>// LoadAddrReg32</i></td></tr>
<tr><th id="4551">4551</th><td>    <var>0U</var>,	<i>// LoadAddrReg64</i></td></tr>
<tr><th id="4552">4552</th><td>    <var>0U</var>,	<i>// LoadImm32</i></td></tr>
<tr><th id="4553">4553</th><td>    <var>0U</var>,	<i>// LoadImm64</i></td></tr>
<tr><th id="4554">4554</th><td>    <var>0U</var>,	<i>// LoadImmDoubleFGR</i></td></tr>
<tr><th id="4555">4555</th><td>    <var>0U</var>,	<i>// LoadImmDoubleFGR_32</i></td></tr>
<tr><th id="4556">4556</th><td>    <var>0U</var>,	<i>// LoadImmDoubleGPR</i></td></tr>
<tr><th id="4557">4557</th><td>    <var>0U</var>,	<i>// LoadImmSingleFGR</i></td></tr>
<tr><th id="4558">4558</th><td>    <var>0U</var>,	<i>// LoadImmSingleGPR</i></td></tr>
<tr><th id="4559">4559</th><td>    <var>0U</var>,	<i>// LwConstant32</i></td></tr>
<tr><th id="4560">4560</th><td>    <var>0U</var>,	<i>// MFTACX</i></td></tr>
<tr><th id="4561">4561</th><td>    <var>4U</var>,	<i>// MFTC0</i></td></tr>
<tr><th id="4562">4562</th><td>    <var>0U</var>,	<i>// MFTC1</i></td></tr>
<tr><th id="4563">4563</th><td>    <var>0U</var>,	<i>// MFTDSP</i></td></tr>
<tr><th id="4564">4564</th><td>    <var>0U</var>,	<i>// MFTGPR</i></td></tr>
<tr><th id="4565">4565</th><td>    <var>0U</var>,	<i>// MFTHC1</i></td></tr>
<tr><th id="4566">4566</th><td>    <var>0U</var>,	<i>// MFTHI</i></td></tr>
<tr><th id="4567">4567</th><td>    <var>0U</var>,	<i>// MFTLO</i></td></tr>
<tr><th id="4568">4568</th><td>    <var>0U</var>,	<i>// MIPSeh_return32</i></td></tr>
<tr><th id="4569">4569</th><td>    <var>0U</var>,	<i>// MIPSeh_return64</i></td></tr>
<tr><th id="4570">4570</th><td>    <var>0U</var>,	<i>// MSA_FP_EXTEND_D_PSEUDO</i></td></tr>
<tr><th id="4571">4571</th><td>    <var>0U</var>,	<i>// MSA_FP_EXTEND_W_PSEUDO</i></td></tr>
<tr><th id="4572">4572</th><td>    <var>0U</var>,	<i>// MSA_FP_ROUND_D_PSEUDO</i></td></tr>
<tr><th id="4573">4573</th><td>    <var>0U</var>,	<i>// MSA_FP_ROUND_W_PSEUDO</i></td></tr>
<tr><th id="4574">4574</th><td>    <var>0U</var>,	<i>// MTTACX</i></td></tr>
<tr><th id="4575">4575</th><td>    <var>0U</var>,	<i>// MTTC0</i></td></tr>
<tr><th id="4576">4576</th><td>    <var>0U</var>,	<i>// MTTC1</i></td></tr>
<tr><th id="4577">4577</th><td>    <var>0U</var>,	<i>// MTTDSP</i></td></tr>
<tr><th id="4578">4578</th><td>    <var>0U</var>,	<i>// MTTGPR</i></td></tr>
<tr><th id="4579">4579</th><td>    <var>0U</var>,	<i>// MTTHC1</i></td></tr>
<tr><th id="4580">4580</th><td>    <var>0U</var>,	<i>// MTTHI</i></td></tr>
<tr><th id="4581">4581</th><td>    <var>0U</var>,	<i>// MTTLO</i></td></tr>
<tr><th id="4582">4582</th><td>    <var>2U</var>,	<i>// MULImmMacro</i></td></tr>
<tr><th id="4583">4583</th><td>    <var>2U</var>,	<i>// MULOMacro</i></td></tr>
<tr><th id="4584">4584</th><td>    <var>2U</var>,	<i>// MULOUMacro</i></td></tr>
<tr><th id="4585">4585</th><td>    <var>0U</var>,	<i>// MultRxRy16</i></td></tr>
<tr><th id="4586">4586</th><td>    <var>0U</var>,	<i>// MultRxRyRz16</i></td></tr>
<tr><th id="4587">4587</th><td>    <var>0U</var>,	<i>// MultuRxRy16</i></td></tr>
<tr><th id="4588">4588</th><td>    <var>0U</var>,	<i>// MultuRxRyRz16</i></td></tr>
<tr><th id="4589">4589</th><td>    <var>0U</var>,	<i>// NOP</i></td></tr>
<tr><th id="4590">4590</th><td>    <var>2U</var>,	<i>// NORImm</i></td></tr>
<tr><th id="4591">4591</th><td>    <var>2U</var>,	<i>// NORImm64</i></td></tr>
<tr><th id="4592">4592</th><td>    <var>0U</var>,	<i>// NOR_V_D_PSEUDO</i></td></tr>
<tr><th id="4593">4593</th><td>    <var>0U</var>,	<i>// NOR_V_H_PSEUDO</i></td></tr>
<tr><th id="4594">4594</th><td>    <var>0U</var>,	<i>// NOR_V_W_PSEUDO</i></td></tr>
<tr><th id="4595">4595</th><td>    <var>0U</var>,	<i>// OR_V_D_PSEUDO</i></td></tr>
<tr><th id="4596">4596</th><td>    <var>0U</var>,	<i>// OR_V_H_PSEUDO</i></td></tr>
<tr><th id="4597">4597</th><td>    <var>0U</var>,	<i>// OR_V_W_PSEUDO</i></td></tr>
<tr><th id="4598">4598</th><td>    <var>0U</var>,	<i>// PseudoCMPU_EQ_QB</i></td></tr>
<tr><th id="4599">4599</th><td>    <var>0U</var>,	<i>// PseudoCMPU_LE_QB</i></td></tr>
<tr><th id="4600">4600</th><td>    <var>0U</var>,	<i>// PseudoCMPU_LT_QB</i></td></tr>
<tr><th id="4601">4601</th><td>    <var>0U</var>,	<i>// PseudoCMP_EQ_PH</i></td></tr>
<tr><th id="4602">4602</th><td>    <var>0U</var>,	<i>// PseudoCMP_LE_PH</i></td></tr>
<tr><th id="4603">4603</th><td>    <var>0U</var>,	<i>// PseudoCMP_LT_PH</i></td></tr>
<tr><th id="4604">4604</th><td>    <var>0U</var>,	<i>// PseudoCVT_D32_W</i></td></tr>
<tr><th id="4605">4605</th><td>    <var>0U</var>,	<i>// PseudoCVT_D64_L</i></td></tr>
<tr><th id="4606">4606</th><td>    <var>0U</var>,	<i>// PseudoCVT_D64_W</i></td></tr>
<tr><th id="4607">4607</th><td>    <var>0U</var>,	<i>// PseudoCVT_S_L</i></td></tr>
<tr><th id="4608">4608</th><td>    <var>0U</var>,	<i>// PseudoCVT_S_W</i></td></tr>
<tr><th id="4609">4609</th><td>    <var>0U</var>,	<i>// PseudoDMULT</i></td></tr>
<tr><th id="4610">4610</th><td>    <var>0U</var>,	<i>// PseudoDMULTu</i></td></tr>
<tr><th id="4611">4611</th><td>    <var>0U</var>,	<i>// PseudoDSDIV</i></td></tr>
<tr><th id="4612">4612</th><td>    <var>0U</var>,	<i>// PseudoDUDIV</i></td></tr>
<tr><th id="4613">4613</th><td>    <var>0U</var>,	<i>// PseudoD_SELECT_I</i></td></tr>
<tr><th id="4614">4614</th><td>    <var>0U</var>,	<i>// PseudoD_SELECT_I64</i></td></tr>
<tr><th id="4615">4615</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch</i></td></tr>
<tr><th id="4616">4616</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch64</i></td></tr>
<tr><th id="4617">4617</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch64R6</i></td></tr>
<tr><th id="4618">4618</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranchR6</i></td></tr>
<tr><th id="4619">4619</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch_MM</i></td></tr>
<tr><th id="4620">4620</th><td>    <var>0U</var>,	<i>// PseudoIndirectBranch_MMR6</i></td></tr>
<tr><th id="4621">4621</th><td>    <var>0U</var>,	<i>// PseudoIndirectHazardBranch</i></td></tr>
<tr><th id="4622">4622</th><td>    <var>0U</var>,	<i>// PseudoIndirectHazardBranch64</i></td></tr>
<tr><th id="4623">4623</th><td>    <var>0U</var>,	<i>// PseudoIndrectHazardBranch64R6</i></td></tr>
<tr><th id="4624">4624</th><td>    <var>0U</var>,	<i>// PseudoIndrectHazardBranchR6</i></td></tr>
<tr><th id="4625">4625</th><td>    <var>0U</var>,	<i>// PseudoMADD</i></td></tr>
<tr><th id="4626">4626</th><td>    <var>0U</var>,	<i>// PseudoMADDU</i></td></tr>
<tr><th id="4627">4627</th><td>    <var>0U</var>,	<i>// PseudoMADDU_MM</i></td></tr>
<tr><th id="4628">4628</th><td>    <var>0U</var>,	<i>// PseudoMADD_MM</i></td></tr>
<tr><th id="4629">4629</th><td>    <var>0U</var>,	<i>// PseudoMFHI</i></td></tr>
<tr><th id="4630">4630</th><td>    <var>0U</var>,	<i>// PseudoMFHI64</i></td></tr>
<tr><th id="4631">4631</th><td>    <var>0U</var>,	<i>// PseudoMFHI_MM</i></td></tr>
<tr><th id="4632">4632</th><td>    <var>0U</var>,	<i>// PseudoMFLO</i></td></tr>
<tr><th id="4633">4633</th><td>    <var>0U</var>,	<i>// PseudoMFLO64</i></td></tr>
<tr><th id="4634">4634</th><td>    <var>0U</var>,	<i>// PseudoMFLO_MM</i></td></tr>
<tr><th id="4635">4635</th><td>    <var>0U</var>,	<i>// PseudoMSUB</i></td></tr>
<tr><th id="4636">4636</th><td>    <var>0U</var>,	<i>// PseudoMSUBU</i></td></tr>
<tr><th id="4637">4637</th><td>    <var>0U</var>,	<i>// PseudoMSUBU_MM</i></td></tr>
<tr><th id="4638">4638</th><td>    <var>0U</var>,	<i>// PseudoMSUB_MM</i></td></tr>
<tr><th id="4639">4639</th><td>    <var>0U</var>,	<i>// PseudoMTLOHI</i></td></tr>
<tr><th id="4640">4640</th><td>    <var>0U</var>,	<i>// PseudoMTLOHI64</i></td></tr>
<tr><th id="4641">4641</th><td>    <var>0U</var>,	<i>// PseudoMTLOHI_DSP</i></td></tr>
<tr><th id="4642">4642</th><td>    <var>0U</var>,	<i>// PseudoMTLOHI_MM</i></td></tr>
<tr><th id="4643">4643</th><td>    <var>0U</var>,	<i>// PseudoMULT</i></td></tr>
<tr><th id="4644">4644</th><td>    <var>0U</var>,	<i>// PseudoMULT_MM</i></td></tr>
<tr><th id="4645">4645</th><td>    <var>0U</var>,	<i>// PseudoMULTu</i></td></tr>
<tr><th id="4646">4646</th><td>    <var>0U</var>,	<i>// PseudoMULTu_MM</i></td></tr>
<tr><th id="4647">4647</th><td>    <var>0U</var>,	<i>// PseudoPICK_PH</i></td></tr>
<tr><th id="4648">4648</th><td>    <var>0U</var>,	<i>// PseudoPICK_QB</i></td></tr>
<tr><th id="4649">4649</th><td>    <var>0U</var>,	<i>// PseudoReturn</i></td></tr>
<tr><th id="4650">4650</th><td>    <var>0U</var>,	<i>// PseudoReturn64</i></td></tr>
<tr><th id="4651">4651</th><td>    <var>0U</var>,	<i>// PseudoSDIV</i></td></tr>
<tr><th id="4652">4652</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_D32</i></td></tr>
<tr><th id="4653">4653</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_D64</i></td></tr>
<tr><th id="4654">4654</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_I</i></td></tr>
<tr><th id="4655">4655</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_I64</i></td></tr>
<tr><th id="4656">4656</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_F_S</i></td></tr>
<tr><th id="4657">4657</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_D32</i></td></tr>
<tr><th id="4658">4658</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_D64</i></td></tr>
<tr><th id="4659">4659</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_I</i></td></tr>
<tr><th id="4660">4660</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_I64</i></td></tr>
<tr><th id="4661">4661</th><td>    <var>0U</var>,	<i>// PseudoSELECTFP_T_S</i></td></tr>
<tr><th id="4662">4662</th><td>    <var>0U</var>,	<i>// PseudoSELECT_D32</i></td></tr>
<tr><th id="4663">4663</th><td>    <var>0U</var>,	<i>// PseudoSELECT_D64</i></td></tr>
<tr><th id="4664">4664</th><td>    <var>0U</var>,	<i>// PseudoSELECT_I</i></td></tr>
<tr><th id="4665">4665</th><td>    <var>0U</var>,	<i>// PseudoSELECT_I64</i></td></tr>
<tr><th id="4666">4666</th><td>    <var>0U</var>,	<i>// PseudoSELECT_S</i></td></tr>
<tr><th id="4667">4667</th><td>    <var>2U</var>,	<i>// PseudoTRUNC_W_D</i></td></tr>
<tr><th id="4668">4668</th><td>    <var>2U</var>,	<i>// PseudoTRUNC_W_D32</i></td></tr>
<tr><th id="4669">4669</th><td>    <var>2U</var>,	<i>// PseudoTRUNC_W_S</i></td></tr>
<tr><th id="4670">4670</th><td>    <var>0U</var>,	<i>// PseudoUDIV</i></td></tr>
<tr><th id="4671">4671</th><td>    <var>2U</var>,	<i>// ROL</i></td></tr>
<tr><th id="4672">4672</th><td>    <var>2U</var>,	<i>// ROLImm</i></td></tr>
<tr><th id="4673">4673</th><td>    <var>2U</var>,	<i>// ROR</i></td></tr>
<tr><th id="4674">4674</th><td>    <var>2U</var>,	<i>// RORImm</i></td></tr>
<tr><th id="4675">4675</th><td>    <var>0U</var>,	<i>// RetRA</i></td></tr>
<tr><th id="4676">4676</th><td>    <var>0U</var>,	<i>// RetRA16</i></td></tr>
<tr><th id="4677">4677</th><td>    <var>0U</var>,	<i>// SDC1_M1</i></td></tr>
<tr><th id="4678">4678</th><td>    <var>0U</var>,	<i>// SDIV_MM_Pseudo</i></td></tr>
<tr><th id="4679">4679</th><td>    <var>0U</var>,	<i>// SDMacro</i></td></tr>
<tr><th id="4680">4680</th><td>    <var>2U</var>,	<i>// SDivIMacro</i></td></tr>
<tr><th id="4681">4681</th><td>    <var>2U</var>,	<i>// SDivMacro</i></td></tr>
<tr><th id="4682">4682</th><td>    <var>2U</var>,	<i>// SEQIMacro</i></td></tr>
<tr><th id="4683">4683</th><td>    <var>2U</var>,	<i>// SEQMacro</i></td></tr>
<tr><th id="4684">4684</th><td>    <var>2U</var>,	<i>// SGE</i></td></tr>
<tr><th id="4685">4685</th><td>    <var>2U</var>,	<i>// SGEImm</i></td></tr>
<tr><th id="4686">4686</th><td>    <var>2U</var>,	<i>// SGEImm64</i></td></tr>
<tr><th id="4687">4687</th><td>    <var>2U</var>,	<i>// SGEU</i></td></tr>
<tr><th id="4688">4688</th><td>    <var>2U</var>,	<i>// SGEUImm</i></td></tr>
<tr><th id="4689">4689</th><td>    <var>2U</var>,	<i>// SGEUImm64</i></td></tr>
<tr><th id="4690">4690</th><td>    <var>2U</var>,	<i>// SGTImm</i></td></tr>
<tr><th id="4691">4691</th><td>    <var>2U</var>,	<i>// SGTImm64</i></td></tr>
<tr><th id="4692">4692</th><td>    <var>2U</var>,	<i>// SGTUImm</i></td></tr>
<tr><th id="4693">4693</th><td>    <var>2U</var>,	<i>// SGTUImm64</i></td></tr>
<tr><th id="4694">4694</th><td>    <var>2U</var>,	<i>// SLE</i></td></tr>
<tr><th id="4695">4695</th><td>    <var>2U</var>,	<i>// SLEImm</i></td></tr>
<tr><th id="4696">4696</th><td>    <var>2U</var>,	<i>// SLEImm64</i></td></tr>
<tr><th id="4697">4697</th><td>    <var>2U</var>,	<i>// SLEU</i></td></tr>
<tr><th id="4698">4698</th><td>    <var>2U</var>,	<i>// SLEUImm</i></td></tr>
<tr><th id="4699">4699</th><td>    <var>2U</var>,	<i>// SLEUImm64</i></td></tr>
<tr><th id="4700">4700</th><td>    <var>2U</var>,	<i>// SLTImm64</i></td></tr>
<tr><th id="4701">4701</th><td>    <var>2U</var>,	<i>// SLTUImm64</i></td></tr>
<tr><th id="4702">4702</th><td>    <var>2U</var>,	<i>// SNEIMacro</i></td></tr>
<tr><th id="4703">4703</th><td>    <var>2U</var>,	<i>// SNEMacro</i></td></tr>
<tr><th id="4704">4704</th><td>    <var>0U</var>,	<i>// SNZ_B_PSEUDO</i></td></tr>
<tr><th id="4705">4705</th><td>    <var>0U</var>,	<i>// SNZ_D_PSEUDO</i></td></tr>
<tr><th id="4706">4706</th><td>    <var>0U</var>,	<i>// SNZ_H_PSEUDO</i></td></tr>
<tr><th id="4707">4707</th><td>    <var>0U</var>,	<i>// SNZ_V_PSEUDO</i></td></tr>
<tr><th id="4708">4708</th><td>    <var>0U</var>,	<i>// SNZ_W_PSEUDO</i></td></tr>
<tr><th id="4709">4709</th><td>    <var>2U</var>,	<i>// SRemIMacro</i></td></tr>
<tr><th id="4710">4710</th><td>    <var>2U</var>,	<i>// SRemMacro</i></td></tr>
<tr><th id="4711">4711</th><td>    <var>0U</var>,	<i>// STORE_ACC128</i></td></tr>
<tr><th id="4712">4712</th><td>    <var>0U</var>,	<i>// STORE_ACC64</i></td></tr>
<tr><th id="4713">4713</th><td>    <var>0U</var>,	<i>// STORE_ACC64DSP</i></td></tr>
<tr><th id="4714">4714</th><td>    <var>0U</var>,	<i>// STORE_CCOND_DSP</i></td></tr>
<tr><th id="4715">4715</th><td>    <var>0U</var>,	<i>// STR_D</i></td></tr>
<tr><th id="4716">4716</th><td>    <var>0U</var>,	<i>// STR_W</i></td></tr>
<tr><th id="4717">4717</th><td>    <var>0U</var>,	<i>// ST_F16</i></td></tr>
<tr><th id="4718">4718</th><td>    <var>0U</var>,	<i>// SWM_MM</i></td></tr>
<tr><th id="4719">4719</th><td>    <var>0U</var>,	<i>// SZ_B_PSEUDO</i></td></tr>
<tr><th id="4720">4720</th><td>    <var>0U</var>,	<i>// SZ_D_PSEUDO</i></td></tr>
<tr><th id="4721">4721</th><td>    <var>0U</var>,	<i>// SZ_H_PSEUDO</i></td></tr>
<tr><th id="4722">4722</th><td>    <var>0U</var>,	<i>// SZ_V_PSEUDO</i></td></tr>
<tr><th id="4723">4723</th><td>    <var>0U</var>,	<i>// SZ_W_PSEUDO</i></td></tr>
<tr><th id="4724">4724</th><td>    <var>0U</var>,	<i>// SaaAddr</i></td></tr>
<tr><th id="4725">4725</th><td>    <var>0U</var>,	<i>// SaadAddr</i></td></tr>
<tr><th id="4726">4726</th><td>    <var>0U</var>,	<i>// SelBeqZ</i></td></tr>
<tr><th id="4727">4727</th><td>    <var>0U</var>,	<i>// SelBneZ</i></td></tr>
<tr><th id="4728">4728</th><td>    <var>0U</var>,	<i>// SelTBteqZCmp</i></td></tr>
<tr><th id="4729">4729</th><td>    <var>0U</var>,	<i>// SelTBteqZCmpi</i></td></tr>
<tr><th id="4730">4730</th><td>    <var>0U</var>,	<i>// SelTBteqZSlt</i></td></tr>
<tr><th id="4731">4731</th><td>    <var>0U</var>,	<i>// SelTBteqZSlti</i></td></tr>
<tr><th id="4732">4732</th><td>    <var>0U</var>,	<i>// SelTBteqZSltiu</i></td></tr>
<tr><th id="4733">4733</th><td>    <var>0U</var>,	<i>// SelTBteqZSltu</i></td></tr>
<tr><th id="4734">4734</th><td>    <var>0U</var>,	<i>// SelTBtneZCmp</i></td></tr>
<tr><th id="4735">4735</th><td>    <var>0U</var>,	<i>// SelTBtneZCmpi</i></td></tr>
<tr><th id="4736">4736</th><td>    <var>0U</var>,	<i>// SelTBtneZSlt</i></td></tr>
<tr><th id="4737">4737</th><td>    <var>0U</var>,	<i>// SelTBtneZSlti</i></td></tr>
<tr><th id="4738">4738</th><td>    <var>0U</var>,	<i>// SelTBtneZSltiu</i></td></tr>
<tr><th id="4739">4739</th><td>    <var>0U</var>,	<i>// SelTBtneZSltu</i></td></tr>
<tr><th id="4740">4740</th><td>    <var>0U</var>,	<i>// SltCCRxRy16</i></td></tr>
<tr><th id="4741">4741</th><td>    <var>0U</var>,	<i>// SltiCCRxImmX16</i></td></tr>
<tr><th id="4742">4742</th><td>    <var>0U</var>,	<i>// SltiuCCRxImmX16</i></td></tr>
<tr><th id="4743">4743</th><td>    <var>0U</var>,	<i>// SltuCCRxRy16</i></td></tr>
<tr><th id="4744">4744</th><td>    <var>0U</var>,	<i>// SltuRxRyRz16</i></td></tr>
<tr><th id="4745">4745</th><td>    <var>0U</var>,	<i>// TAILCALL</i></td></tr>
<tr><th id="4746">4746</th><td>    <var>0U</var>,	<i>// TAILCALL64R6REG</i></td></tr>
<tr><th id="4747">4747</th><td>    <var>0U</var>,	<i>// TAILCALLHB64R6REG</i></td></tr>
<tr><th id="4748">4748</th><td>    <var>0U</var>,	<i>// TAILCALLHBR6REG</i></td></tr>
<tr><th id="4749">4749</th><td>    <var>0U</var>,	<i>// TAILCALLR6REG</i></td></tr>
<tr><th id="4750">4750</th><td>    <var>0U</var>,	<i>// TAILCALLREG</i></td></tr>
<tr><th id="4751">4751</th><td>    <var>0U</var>,	<i>// TAILCALLREG64</i></td></tr>
<tr><th id="4752">4752</th><td>    <var>0U</var>,	<i>// TAILCALLREGHB</i></td></tr>
<tr><th id="4753">4753</th><td>    <var>0U</var>,	<i>// TAILCALLREGHB64</i></td></tr>
<tr><th id="4754">4754</th><td>    <var>0U</var>,	<i>// TAILCALLREG_MM</i></td></tr>
<tr><th id="4755">4755</th><td>    <var>0U</var>,	<i>// TAILCALLREG_MMR6</i></td></tr>
<tr><th id="4756">4756</th><td>    <var>0U</var>,	<i>// TAILCALL_MM</i></td></tr>
<tr><th id="4757">4757</th><td>    <var>0U</var>,	<i>// TAILCALL_MMR6</i></td></tr>
<tr><th id="4758">4758</th><td>    <var>0U</var>,	<i>// TRAP</i></td></tr>
<tr><th id="4759">4759</th><td>    <var>0U</var>,	<i>// TRAP_MM</i></td></tr>
<tr><th id="4760">4760</th><td>    <var>0U</var>,	<i>// UDIV_MM_Pseudo</i></td></tr>
<tr><th id="4761">4761</th><td>    <var>2U</var>,	<i>// UDivIMacro</i></td></tr>
<tr><th id="4762">4762</th><td>    <var>2U</var>,	<i>// UDivMacro</i></td></tr>
<tr><th id="4763">4763</th><td>    <var>2U</var>,	<i>// URemIMacro</i></td></tr>
<tr><th id="4764">4764</th><td>    <var>2U</var>,	<i>// URemMacro</i></td></tr>
<tr><th id="4765">4765</th><td>    <var>0U</var>,	<i>// Ulh</i></td></tr>
<tr><th id="4766">4766</th><td>    <var>0U</var>,	<i>// Ulhu</i></td></tr>
<tr><th id="4767">4767</th><td>    <var>0U</var>,	<i>// Ulw</i></td></tr>
<tr><th id="4768">4768</th><td>    <var>0U</var>,	<i>// Ush</i></td></tr>
<tr><th id="4769">4769</th><td>    <var>0U</var>,	<i>// Usw</i></td></tr>
<tr><th id="4770">4770</th><td>    <var>0U</var>,	<i>// XOR_V_D_PSEUDO</i></td></tr>
<tr><th id="4771">4771</th><td>    <var>0U</var>,	<i>// XOR_V_H_PSEUDO</i></td></tr>
<tr><th id="4772">4772</th><td>    <var>0U</var>,	<i>// XOR_V_W_PSEUDO</i></td></tr>
<tr><th id="4773">4773</th><td>    <var>0U</var>,	<i>// ABSQ_S_PH</i></td></tr>
<tr><th id="4774">4774</th><td>    <var>0U</var>,	<i>// ABSQ_S_PH_MM</i></td></tr>
<tr><th id="4775">4775</th><td>    <var>0U</var>,	<i>// ABSQ_S_QB</i></td></tr>
<tr><th id="4776">4776</th><td>    <var>0U</var>,	<i>// ABSQ_S_QB_MMR2</i></td></tr>
<tr><th id="4777">4777</th><td>    <var>0U</var>,	<i>// ABSQ_S_W</i></td></tr>
<tr><th id="4778">4778</th><td>    <var>0U</var>,	<i>// ABSQ_S_W_MM</i></td></tr>
<tr><th id="4779">4779</th><td>    <var>2U</var>,	<i>// ADD</i></td></tr>
<tr><th id="4780">4780</th><td>    <var>0U</var>,	<i>// ADDIUPC</i></td></tr>
<tr><th id="4781">4781</th><td>    <var>0U</var>,	<i>// ADDIUPC_MM</i></td></tr>
<tr><th id="4782">4782</th><td>    <var>0U</var>,	<i>// ADDIUPC_MMR6</i></td></tr>
<tr><th id="4783">4783</th><td>    <var>0U</var>,	<i>// ADDIUR1SP_MM</i></td></tr>
<tr><th id="4784">4784</th><td>    <var>2U</var>,	<i>// ADDIUR2_MM</i></td></tr>
<tr><th id="4785">4785</th><td>    <var>0U</var>,	<i>// ADDIUS5_MM</i></td></tr>
<tr><th id="4786">4786</th><td>    <var>0U</var>,	<i>// ADDIUSP_MM</i></td></tr>
<tr><th id="4787">4787</th><td>    <var>2U</var>,	<i>// ADDIU_MMR6</i></td></tr>
<tr><th id="4788">4788</th><td>    <var>2U</var>,	<i>// ADDQH_PH</i></td></tr>
<tr><th id="4789">4789</th><td>    <var>2U</var>,	<i>// ADDQH_PH_MMR2</i></td></tr>
<tr><th id="4790">4790</th><td>    <var>2U</var>,	<i>// ADDQH_R_PH</i></td></tr>
<tr><th id="4791">4791</th><td>    <var>2U</var>,	<i>// ADDQH_R_PH_MMR2</i></td></tr>
<tr><th id="4792">4792</th><td>    <var>2U</var>,	<i>// ADDQH_R_W</i></td></tr>
<tr><th id="4793">4793</th><td>    <var>2U</var>,	<i>// ADDQH_R_W_MMR2</i></td></tr>
<tr><th id="4794">4794</th><td>    <var>2U</var>,	<i>// ADDQH_W</i></td></tr>
<tr><th id="4795">4795</th><td>    <var>2U</var>,	<i>// ADDQH_W_MMR2</i></td></tr>
<tr><th id="4796">4796</th><td>    <var>2U</var>,	<i>// ADDQ_PH</i></td></tr>
<tr><th id="4797">4797</th><td>    <var>2U</var>,	<i>// ADDQ_PH_MM</i></td></tr>
<tr><th id="4798">4798</th><td>    <var>2U</var>,	<i>// ADDQ_S_PH</i></td></tr>
<tr><th id="4799">4799</th><td>    <var>2U</var>,	<i>// ADDQ_S_PH_MM</i></td></tr>
<tr><th id="4800">4800</th><td>    <var>2U</var>,	<i>// ADDQ_S_W</i></td></tr>
<tr><th id="4801">4801</th><td>    <var>2U</var>,	<i>// ADDQ_S_W_MM</i></td></tr>
<tr><th id="4802">4802</th><td>    <var>2U</var>,	<i>// ADDR_PS64</i></td></tr>
<tr><th id="4803">4803</th><td>    <var>2U</var>,	<i>// ADDSC</i></td></tr>
<tr><th id="4804">4804</th><td>    <var>2U</var>,	<i>// ADDSC_MM</i></td></tr>
<tr><th id="4805">4805</th><td>    <var>2U</var>,	<i>// ADDS_A_B</i></td></tr>
<tr><th id="4806">4806</th><td>    <var>2U</var>,	<i>// ADDS_A_D</i></td></tr>
<tr><th id="4807">4807</th><td>    <var>2U</var>,	<i>// ADDS_A_H</i></td></tr>
<tr><th id="4808">4808</th><td>    <var>2U</var>,	<i>// ADDS_A_W</i></td></tr>
<tr><th id="4809">4809</th><td>    <var>2U</var>,	<i>// ADDS_S_B</i></td></tr>
<tr><th id="4810">4810</th><td>    <var>2U</var>,	<i>// ADDS_S_D</i></td></tr>
<tr><th id="4811">4811</th><td>    <var>2U</var>,	<i>// ADDS_S_H</i></td></tr>
<tr><th id="4812">4812</th><td>    <var>2U</var>,	<i>// ADDS_S_W</i></td></tr>
<tr><th id="4813">4813</th><td>    <var>2U</var>,	<i>// ADDS_U_B</i></td></tr>
<tr><th id="4814">4814</th><td>    <var>2U</var>,	<i>// ADDS_U_D</i></td></tr>
<tr><th id="4815">4815</th><td>    <var>2U</var>,	<i>// ADDS_U_H</i></td></tr>
<tr><th id="4816">4816</th><td>    <var>2U</var>,	<i>// ADDS_U_W</i></td></tr>
<tr><th id="4817">4817</th><td>    <var>2U</var>,	<i>// ADDU16_MM</i></td></tr>
<tr><th id="4818">4818</th><td>    <var>2U</var>,	<i>// ADDU16_MMR6</i></td></tr>
<tr><th id="4819">4819</th><td>    <var>2U</var>,	<i>// ADDUH_QB</i></td></tr>
<tr><th id="4820">4820</th><td>    <var>2U</var>,	<i>// ADDUH_QB_MMR2</i></td></tr>
<tr><th id="4821">4821</th><td>    <var>2U</var>,	<i>// ADDUH_R_QB</i></td></tr>
<tr><th id="4822">4822</th><td>    <var>2U</var>,	<i>// ADDUH_R_QB_MMR2</i></td></tr>
<tr><th id="4823">4823</th><td>    <var>2U</var>,	<i>// ADDU_MMR6</i></td></tr>
<tr><th id="4824">4824</th><td>    <var>2U</var>,	<i>// ADDU_PH</i></td></tr>
<tr><th id="4825">4825</th><td>    <var>2U</var>,	<i>// ADDU_PH_MMR2</i></td></tr>
<tr><th id="4826">4826</th><td>    <var>2U</var>,	<i>// ADDU_QB</i></td></tr>
<tr><th id="4827">4827</th><td>    <var>2U</var>,	<i>// ADDU_QB_MM</i></td></tr>
<tr><th id="4828">4828</th><td>    <var>2U</var>,	<i>// ADDU_S_PH</i></td></tr>
<tr><th id="4829">4829</th><td>    <var>2U</var>,	<i>// ADDU_S_PH_MMR2</i></td></tr>
<tr><th id="4830">4830</th><td>    <var>2U</var>,	<i>// ADDU_S_QB</i></td></tr>
<tr><th id="4831">4831</th><td>    <var>2U</var>,	<i>// ADDU_S_QB_MM</i></td></tr>
<tr><th id="4832">4832</th><td>    <var>6U</var>,	<i>// ADDVI_B</i></td></tr>
<tr><th id="4833">4833</th><td>    <var>6U</var>,	<i>// ADDVI_D</i></td></tr>
<tr><th id="4834">4834</th><td>    <var>6U</var>,	<i>// ADDVI_H</i></td></tr>
<tr><th id="4835">4835</th><td>    <var>6U</var>,	<i>// ADDVI_W</i></td></tr>
<tr><th id="4836">4836</th><td>    <var>2U</var>,	<i>// ADDV_B</i></td></tr>
<tr><th id="4837">4837</th><td>    <var>2U</var>,	<i>// ADDV_D</i></td></tr>
<tr><th id="4838">4838</th><td>    <var>2U</var>,	<i>// ADDV_H</i></td></tr>
<tr><th id="4839">4839</th><td>    <var>2U</var>,	<i>// ADDV_W</i></td></tr>
<tr><th id="4840">4840</th><td>    <var>2U</var>,	<i>// ADDWC</i></td></tr>
<tr><th id="4841">4841</th><td>    <var>2U</var>,	<i>// ADDWC_MM</i></td></tr>
<tr><th id="4842">4842</th><td>    <var>2U</var>,	<i>// ADD_A_B</i></td></tr>
<tr><th id="4843">4843</th><td>    <var>2U</var>,	<i>// ADD_A_D</i></td></tr>
<tr><th id="4844">4844</th><td>    <var>2U</var>,	<i>// ADD_A_H</i></td></tr>
<tr><th id="4845">4845</th><td>    <var>2U</var>,	<i>// ADD_A_W</i></td></tr>
<tr><th id="4846">4846</th><td>    <var>2U</var>,	<i>// ADD_MM</i></td></tr>
<tr><th id="4847">4847</th><td>    <var>2U</var>,	<i>// ADD_MMR6</i></td></tr>
<tr><th id="4848">4848</th><td>    <var>2U</var>,	<i>// ADDi</i></td></tr>
<tr><th id="4849">4849</th><td>    <var>2U</var>,	<i>// ADDi_MM</i></td></tr>
<tr><th id="4850">4850</th><td>    <var>2U</var>,	<i>// ADDiu</i></td></tr>
<tr><th id="4851">4851</th><td>    <var>2U</var>,	<i>// ADDiu_MM</i></td></tr>
<tr><th id="4852">4852</th><td>    <var>2U</var>,	<i>// ADDu</i></td></tr>
<tr><th id="4853">4853</th><td>    <var>2U</var>,	<i>// ADDu_MM</i></td></tr>
<tr><th id="4854">4854</th><td>    <var>66U</var>,	<i>// ALIGN</i></td></tr>
<tr><th id="4855">4855</th><td>    <var>66U</var>,	<i>// ALIGN_MMR6</i></td></tr>
<tr><th id="4856">4856</th><td>    <var>0U</var>,	<i>// ALUIPC</i></td></tr>
<tr><th id="4857">4857</th><td>    <var>0U</var>,	<i>// ALUIPC_MMR6</i></td></tr>
<tr><th id="4858">4858</th><td>    <var>2U</var>,	<i>// AND</i></td></tr>
<tr><th id="4859">4859</th><td>    <var>0U</var>,	<i>// AND16_MM</i></td></tr>
<tr><th id="4860">4860</th><td>    <var>0U</var>,	<i>// AND16_MMR6</i></td></tr>
<tr><th id="4861">4861</th><td>    <var>2U</var>,	<i>// AND64</i></td></tr>
<tr><th id="4862">4862</th><td>    <var>2U</var>,	<i>// ANDI16_MM</i></td></tr>
<tr><th id="4863">4863</th><td>    <var>2U</var>,	<i>// ANDI16_MMR6</i></td></tr>
<tr><th id="4864">4864</th><td>    <var>8U</var>,	<i>// ANDI_B</i></td></tr>
<tr><th id="4865">4865</th><td>    <var>10U</var>,	<i>// ANDI_MMR6</i></td></tr>
<tr><th id="4866">4866</th><td>    <var>2U</var>,	<i>// AND_MM</i></td></tr>
<tr><th id="4867">4867</th><td>    <var>2U</var>,	<i>// AND_MMR6</i></td></tr>
<tr><th id="4868">4868</th><td>    <var>2U</var>,	<i>// AND_V</i></td></tr>
<tr><th id="4869">4869</th><td>    <var>10U</var>,	<i>// ANDi</i></td></tr>
<tr><th id="4870">4870</th><td>    <var>10U</var>,	<i>// ANDi64</i></td></tr>
<tr><th id="4871">4871</th><td>    <var>10U</var>,	<i>// ANDi_MM</i></td></tr>
<tr><th id="4872">4872</th><td>    <var>6U</var>,	<i>// APPEND</i></td></tr>
<tr><th id="4873">4873</th><td>    <var>6U</var>,	<i>// APPEND_MMR2</i></td></tr>
<tr><th id="4874">4874</th><td>    <var>2U</var>,	<i>// ASUB_S_B</i></td></tr>
<tr><th id="4875">4875</th><td>    <var>2U</var>,	<i>// ASUB_S_D</i></td></tr>
<tr><th id="4876">4876</th><td>    <var>2U</var>,	<i>// ASUB_S_H</i></td></tr>
<tr><th id="4877">4877</th><td>    <var>2U</var>,	<i>// ASUB_S_W</i></td></tr>
<tr><th id="4878">4878</th><td>    <var>2U</var>,	<i>// ASUB_U_B</i></td></tr>
<tr><th id="4879">4879</th><td>    <var>2U</var>,	<i>// ASUB_U_D</i></td></tr>
<tr><th id="4880">4880</th><td>    <var>2U</var>,	<i>// ASUB_U_H</i></td></tr>
<tr><th id="4881">4881</th><td>    <var>2U</var>,	<i>// ASUB_U_W</i></td></tr>
<tr><th id="4882">4882</th><td>    <var>10U</var>,	<i>// AUI</i></td></tr>
<tr><th id="4883">4883</th><td>    <var>0U</var>,	<i>// AUIPC</i></td></tr>
<tr><th id="4884">4884</th><td>    <var>0U</var>,	<i>// AUIPC_MMR6</i></td></tr>
<tr><th id="4885">4885</th><td>    <var>10U</var>,	<i>// AUI_MMR6</i></td></tr>
<tr><th id="4886">4886</th><td>    <var>2U</var>,	<i>// AVER_S_B</i></td></tr>
<tr><th id="4887">4887</th><td>    <var>2U</var>,	<i>// AVER_S_D</i></td></tr>
<tr><th id="4888">4888</th><td>    <var>2U</var>,	<i>// AVER_S_H</i></td></tr>
<tr><th id="4889">4889</th><td>    <var>2U</var>,	<i>// AVER_S_W</i></td></tr>
<tr><th id="4890">4890</th><td>    <var>2U</var>,	<i>// AVER_U_B</i></td></tr>
<tr><th id="4891">4891</th><td>    <var>2U</var>,	<i>// AVER_U_D</i></td></tr>
<tr><th id="4892">4892</th><td>    <var>2U</var>,	<i>// AVER_U_H</i></td></tr>
<tr><th id="4893">4893</th><td>    <var>2U</var>,	<i>// AVER_U_W</i></td></tr>
<tr><th id="4894">4894</th><td>    <var>2U</var>,	<i>// AVE_S_B</i></td></tr>
<tr><th id="4895">4895</th><td>    <var>2U</var>,	<i>// AVE_S_D</i></td></tr>
<tr><th id="4896">4896</th><td>    <var>2U</var>,	<i>// AVE_S_H</i></td></tr>
<tr><th id="4897">4897</th><td>    <var>2U</var>,	<i>// AVE_S_W</i></td></tr>
<tr><th id="4898">4898</th><td>    <var>2U</var>,	<i>// AVE_U_B</i></td></tr>
<tr><th id="4899">4899</th><td>    <var>2U</var>,	<i>// AVE_U_D</i></td></tr>
<tr><th id="4900">4900</th><td>    <var>2U</var>,	<i>// AVE_U_H</i></td></tr>
<tr><th id="4901">4901</th><td>    <var>2U</var>,	<i>// AVE_U_W</i></td></tr>
<tr><th id="4902">4902</th><td>    <var>0U</var>,	<i>// AddiuRxImmX16</i></td></tr>
<tr><th id="4903">4903</th><td>    <var>0U</var>,	<i>// AddiuRxPcImmX16</i></td></tr>
<tr><th id="4904">4904</th><td>    <var>0U</var>,	<i>// AddiuRxRxImm16</i></td></tr>
<tr><th id="4905">4905</th><td>    <var>0U</var>,	<i>// AddiuRxRxImmX16</i></td></tr>
<tr><th id="4906">4906</th><td>    <var>0U</var>,	<i>// AddiuRxRyOffMemX16</i></td></tr>
<tr><th id="4907">4907</th><td>    <var>0U</var>,	<i>// AddiuSpImm16</i></td></tr>
<tr><th id="4908">4908</th><td>    <var>0U</var>,	<i>// AddiuSpImmX16</i></td></tr>
<tr><th id="4909">4909</th><td>    <var>2U</var>,	<i>// AdduRxRyRz16</i></td></tr>
<tr><th id="4910">4910</th><td>    <var>0U</var>,	<i>// AndRxRxRy16</i></td></tr>
<tr><th id="4911">4911</th><td>    <var>0U</var>,	<i>// B16_MM</i></td></tr>
<tr><th id="4912">4912</th><td>    <var>2U</var>,	<i>// BADDu</i></td></tr>
<tr><th id="4913">4913</th><td>    <var>0U</var>,	<i>// BAL</i></td></tr>
<tr><th id="4914">4914</th><td>    <var>0U</var>,	<i>// BALC</i></td></tr>
<tr><th id="4915">4915</th><td>    <var>0U</var>,	<i>// BALC_MMR6</i></td></tr>
<tr><th id="4916">4916</th><td>    <var>12U</var>,	<i>// BALIGN</i></td></tr>
<tr><th id="4917">4917</th><td>    <var>12U</var>,	<i>// BALIGN_MMR2</i></td></tr>
<tr><th id="4918">4918</th><td>    <var>0U</var>,	<i>// BBIT0</i></td></tr>
<tr><th id="4919">4919</th><td>    <var>0U</var>,	<i>// BBIT032</i></td></tr>
<tr><th id="4920">4920</th><td>    <var>0U</var>,	<i>// BBIT1</i></td></tr>
<tr><th id="4921">4921</th><td>    <var>0U</var>,	<i>// BBIT132</i></td></tr>
<tr><th id="4922">4922</th><td>    <var>0U</var>,	<i>// BC</i></td></tr>
<tr><th id="4923">4923</th><td>    <var>0U</var>,	<i>// BC16_MMR6</i></td></tr>
<tr><th id="4924">4924</th><td>    <var>0U</var>,	<i>// BC1EQZ</i></td></tr>
<tr><th id="4925">4925</th><td>    <var>0U</var>,	<i>// BC1EQZC_MMR6</i></td></tr>
<tr><th id="4926">4926</th><td>    <var>0U</var>,	<i>// BC1F</i></td></tr>
<tr><th id="4927">4927</th><td>    <var>0U</var>,	<i>// BC1FL</i></td></tr>
<tr><th id="4928">4928</th><td>    <var>0U</var>,	<i>// BC1F_MM</i></td></tr>
<tr><th id="4929">4929</th><td>    <var>0U</var>,	<i>// BC1NEZ</i></td></tr>
<tr><th id="4930">4930</th><td>    <var>0U</var>,	<i>// BC1NEZC_MMR6</i></td></tr>
<tr><th id="4931">4931</th><td>    <var>0U</var>,	<i>// BC1T</i></td></tr>
<tr><th id="4932">4932</th><td>    <var>0U</var>,	<i>// BC1TL</i></td></tr>
<tr><th id="4933">4933</th><td>    <var>0U</var>,	<i>// BC1T_MM</i></td></tr>
<tr><th id="4934">4934</th><td>    <var>0U</var>,	<i>// BC2EQZ</i></td></tr>
<tr><th id="4935">4935</th><td>    <var>0U</var>,	<i>// BC2EQZC_MMR6</i></td></tr>
<tr><th id="4936">4936</th><td>    <var>0U</var>,	<i>// BC2NEZ</i></td></tr>
<tr><th id="4937">4937</th><td>    <var>0U</var>,	<i>// BC2NEZC_MMR6</i></td></tr>
<tr><th id="4938">4938</th><td>    <var>4U</var>,	<i>// BCLRI_B</i></td></tr>
<tr><th id="4939">4939</th><td>    <var>14U</var>,	<i>// BCLRI_D</i></td></tr>
<tr><th id="4940">4940</th><td>    <var>16U</var>,	<i>// BCLRI_H</i></td></tr>
<tr><th id="4941">4941</th><td>    <var>6U</var>,	<i>// BCLRI_W</i></td></tr>
<tr><th id="4942">4942</th><td>    <var>2U</var>,	<i>// BCLR_B</i></td></tr>
<tr><th id="4943">4943</th><td>    <var>2U</var>,	<i>// BCLR_D</i></td></tr>
<tr><th id="4944">4944</th><td>    <var>2U</var>,	<i>// BCLR_H</i></td></tr>
<tr><th id="4945">4945</th><td>    <var>2U</var>,	<i>// BCLR_W</i></td></tr>
<tr><th id="4946">4946</th><td>    <var>0U</var>,	<i>// BC_MMR6</i></td></tr>
<tr><th id="4947">4947</th><td>    <var>0U</var>,	<i>// BEQ</i></td></tr>
<tr><th id="4948">4948</th><td>    <var>0U</var>,	<i>// BEQ64</i></td></tr>
<tr><th id="4949">4949</th><td>    <var>0U</var>,	<i>// BEQC</i></td></tr>
<tr><th id="4950">4950</th><td>    <var>0U</var>,	<i>// BEQC64</i></td></tr>
<tr><th id="4951">4951</th><td>    <var>0U</var>,	<i>// BEQC_MMR6</i></td></tr>
<tr><th id="4952">4952</th><td>    <var>0U</var>,	<i>// BEQL</i></td></tr>
<tr><th id="4953">4953</th><td>    <var>0U</var>,	<i>// BEQZ16_MM</i></td></tr>
<tr><th id="4954">4954</th><td>    <var>0U</var>,	<i>// BEQZALC</i></td></tr>
<tr><th id="4955">4955</th><td>    <var>0U</var>,	<i>// BEQZALC_MMR6</i></td></tr>
<tr><th id="4956">4956</th><td>    <var>0U</var>,	<i>// BEQZC</i></td></tr>
<tr><th id="4957">4957</th><td>    <var>0U</var>,	<i>// BEQZC16_MMR6</i></td></tr>
<tr><th id="4958">4958</th><td>    <var>0U</var>,	<i>// BEQZC64</i></td></tr>
<tr><th id="4959">4959</th><td>    <var>0U</var>,	<i>// BEQZC_MM</i></td></tr>
<tr><th id="4960">4960</th><td>    <var>0U</var>,	<i>// BEQZC_MMR6</i></td></tr>
<tr><th id="4961">4961</th><td>    <var>0U</var>,	<i>// BEQ_MM</i></td></tr>
<tr><th id="4962">4962</th><td>    <var>0U</var>,	<i>// BGEC</i></td></tr>
<tr><th id="4963">4963</th><td>    <var>0U</var>,	<i>// BGEC64</i></td></tr>
<tr><th id="4964">4964</th><td>    <var>0U</var>,	<i>// BGEC_MMR6</i></td></tr>
<tr><th id="4965">4965</th><td>    <var>0U</var>,	<i>// BGEUC</i></td></tr>
<tr><th id="4966">4966</th><td>    <var>0U</var>,	<i>// BGEUC64</i></td></tr>
<tr><th id="4967">4967</th><td>    <var>0U</var>,	<i>// BGEUC_MMR6</i></td></tr>
<tr><th id="4968">4968</th><td>    <var>0U</var>,	<i>// BGEZ</i></td></tr>
<tr><th id="4969">4969</th><td>    <var>0U</var>,	<i>// BGEZ64</i></td></tr>
<tr><th id="4970">4970</th><td>    <var>0U</var>,	<i>// BGEZAL</i></td></tr>
<tr><th id="4971">4971</th><td>    <var>0U</var>,	<i>// BGEZALC</i></td></tr>
<tr><th id="4972">4972</th><td>    <var>0U</var>,	<i>// BGEZALC_MMR6</i></td></tr>
<tr><th id="4973">4973</th><td>    <var>0U</var>,	<i>// BGEZALL</i></td></tr>
<tr><th id="4974">4974</th><td>    <var>0U</var>,	<i>// BGEZALS_MM</i></td></tr>
<tr><th id="4975">4975</th><td>    <var>0U</var>,	<i>// BGEZAL_MM</i></td></tr>
<tr><th id="4976">4976</th><td>    <var>0U</var>,	<i>// BGEZC</i></td></tr>
<tr><th id="4977">4977</th><td>    <var>0U</var>,	<i>// BGEZC64</i></td></tr>
<tr><th id="4978">4978</th><td>    <var>0U</var>,	<i>// BGEZC_MMR6</i></td></tr>
<tr><th id="4979">4979</th><td>    <var>0U</var>,	<i>// BGEZL</i></td></tr>
<tr><th id="4980">4980</th><td>    <var>0U</var>,	<i>// BGEZ_MM</i></td></tr>
<tr><th id="4981">4981</th><td>    <var>0U</var>,	<i>// BGTZ</i></td></tr>
<tr><th id="4982">4982</th><td>    <var>0U</var>,	<i>// BGTZ64</i></td></tr>
<tr><th id="4983">4983</th><td>    <var>0U</var>,	<i>// BGTZALC</i></td></tr>
<tr><th id="4984">4984</th><td>    <var>0U</var>,	<i>// BGTZALC_MMR6</i></td></tr>
<tr><th id="4985">4985</th><td>    <var>0U</var>,	<i>// BGTZC</i></td></tr>
<tr><th id="4986">4986</th><td>    <var>0U</var>,	<i>// BGTZC64</i></td></tr>
<tr><th id="4987">4987</th><td>    <var>0U</var>,	<i>// BGTZC_MMR6</i></td></tr>
<tr><th id="4988">4988</th><td>    <var>0U</var>,	<i>// BGTZL</i></td></tr>
<tr><th id="4989">4989</th><td>    <var>0U</var>,	<i>// BGTZ_MM</i></td></tr>
<tr><th id="4990">4990</th><td>    <var>18U</var>,	<i>// BINSLI_B</i></td></tr>
<tr><th id="4991">4991</th><td>    <var>20U</var>,	<i>// BINSLI_D</i></td></tr>
<tr><th id="4992">4992</th><td>    <var>22U</var>,	<i>// BINSLI_H</i></td></tr>
<tr><th id="4993">4993</th><td>    <var>24U</var>,	<i>// BINSLI_W</i></td></tr>
<tr><th id="4994">4994</th><td>    <var>26U</var>,	<i>// BINSL_B</i></td></tr>
<tr><th id="4995">4995</th><td>    <var>26U</var>,	<i>// BINSL_D</i></td></tr>
<tr><th id="4996">4996</th><td>    <var>26U</var>,	<i>// BINSL_H</i></td></tr>
<tr><th id="4997">4997</th><td>    <var>26U</var>,	<i>// BINSL_W</i></td></tr>
<tr><th id="4998">4998</th><td>    <var>18U</var>,	<i>// BINSRI_B</i></td></tr>
<tr><th id="4999">4999</th><td>    <var>20U</var>,	<i>// BINSRI_D</i></td></tr>
<tr><th id="5000">5000</th><td>    <var>22U</var>,	<i>// BINSRI_H</i></td></tr>
<tr><th id="5001">5001</th><td>    <var>24U</var>,	<i>// BINSRI_W</i></td></tr>
<tr><th id="5002">5002</th><td>    <var>26U</var>,	<i>// BINSR_B</i></td></tr>
<tr><th id="5003">5003</th><td>    <var>26U</var>,	<i>// BINSR_D</i></td></tr>
<tr><th id="5004">5004</th><td>    <var>26U</var>,	<i>// BINSR_H</i></td></tr>
<tr><th id="5005">5005</th><td>    <var>26U</var>,	<i>// BINSR_W</i></td></tr>
<tr><th id="5006">5006</th><td>    <var>0U</var>,	<i>// BITREV</i></td></tr>
<tr><th id="5007">5007</th><td>    <var>0U</var>,	<i>// BITREV_MM</i></td></tr>
<tr><th id="5008">5008</th><td>    <var>0U</var>,	<i>// BITSWAP</i></td></tr>
<tr><th id="5009">5009</th><td>    <var>0U</var>,	<i>// BITSWAP_MMR6</i></td></tr>
<tr><th id="5010">5010</th><td>    <var>0U</var>,	<i>// BLEZ</i></td></tr>
<tr><th id="5011">5011</th><td>    <var>0U</var>,	<i>// BLEZ64</i></td></tr>
<tr><th id="5012">5012</th><td>    <var>0U</var>,	<i>// BLEZALC</i></td></tr>
<tr><th id="5013">5013</th><td>    <var>0U</var>,	<i>// BLEZALC_MMR6</i></td></tr>
<tr><th id="5014">5014</th><td>    <var>0U</var>,	<i>// BLEZC</i></td></tr>
<tr><th id="5015">5015</th><td>    <var>0U</var>,	<i>// BLEZC64</i></td></tr>
<tr><th id="5016">5016</th><td>    <var>0U</var>,	<i>// BLEZC_MMR6</i></td></tr>
<tr><th id="5017">5017</th><td>    <var>0U</var>,	<i>// BLEZL</i></td></tr>
<tr><th id="5018">5018</th><td>    <var>0U</var>,	<i>// BLEZ_MM</i></td></tr>
<tr><th id="5019">5019</th><td>    <var>0U</var>,	<i>// BLTC</i></td></tr>
<tr><th id="5020">5020</th><td>    <var>0U</var>,	<i>// BLTC64</i></td></tr>
<tr><th id="5021">5021</th><td>    <var>0U</var>,	<i>// BLTC_MMR6</i></td></tr>
<tr><th id="5022">5022</th><td>    <var>0U</var>,	<i>// BLTUC</i></td></tr>
<tr><th id="5023">5023</th><td>    <var>0U</var>,	<i>// BLTUC64</i></td></tr>
<tr><th id="5024">5024</th><td>    <var>0U</var>,	<i>// BLTUC_MMR6</i></td></tr>
<tr><th id="5025">5025</th><td>    <var>0U</var>,	<i>// BLTZ</i></td></tr>
<tr><th id="5026">5026</th><td>    <var>0U</var>,	<i>// BLTZ64</i></td></tr>
<tr><th id="5027">5027</th><td>    <var>0U</var>,	<i>// BLTZAL</i></td></tr>
<tr><th id="5028">5028</th><td>    <var>0U</var>,	<i>// BLTZALC</i></td></tr>
<tr><th id="5029">5029</th><td>    <var>0U</var>,	<i>// BLTZALC_MMR6</i></td></tr>
<tr><th id="5030">5030</th><td>    <var>0U</var>,	<i>// BLTZALL</i></td></tr>
<tr><th id="5031">5031</th><td>    <var>0U</var>,	<i>// BLTZALS_MM</i></td></tr>
<tr><th id="5032">5032</th><td>    <var>0U</var>,	<i>// BLTZAL_MM</i></td></tr>
<tr><th id="5033">5033</th><td>    <var>0U</var>,	<i>// BLTZC</i></td></tr>
<tr><th id="5034">5034</th><td>    <var>0U</var>,	<i>// BLTZC64</i></td></tr>
<tr><th id="5035">5035</th><td>    <var>0U</var>,	<i>// BLTZC_MMR6</i></td></tr>
<tr><th id="5036">5036</th><td>    <var>0U</var>,	<i>// BLTZL</i></td></tr>
<tr><th id="5037">5037</th><td>    <var>0U</var>,	<i>// BLTZ_MM</i></td></tr>
<tr><th id="5038">5038</th><td>    <var>28U</var>,	<i>// BMNZI_B</i></td></tr>
<tr><th id="5039">5039</th><td>    <var>26U</var>,	<i>// BMNZ_V</i></td></tr>
<tr><th id="5040">5040</th><td>    <var>28U</var>,	<i>// BMZI_B</i></td></tr>
<tr><th id="5041">5041</th><td>    <var>26U</var>,	<i>// BMZ_V</i></td></tr>
<tr><th id="5042">5042</th><td>    <var>0U</var>,	<i>// BNE</i></td></tr>
<tr><th id="5043">5043</th><td>    <var>0U</var>,	<i>// BNE64</i></td></tr>
<tr><th id="5044">5044</th><td>    <var>0U</var>,	<i>// BNEC</i></td></tr>
<tr><th id="5045">5045</th><td>    <var>0U</var>,	<i>// BNEC64</i></td></tr>
<tr><th id="5046">5046</th><td>    <var>0U</var>,	<i>// BNEC_MMR6</i></td></tr>
<tr><th id="5047">5047</th><td>    <var>4U</var>,	<i>// BNEGI_B</i></td></tr>
<tr><th id="5048">5048</th><td>    <var>14U</var>,	<i>// BNEGI_D</i></td></tr>
<tr><th id="5049">5049</th><td>    <var>16U</var>,	<i>// BNEGI_H</i></td></tr>
<tr><th id="5050">5050</th><td>    <var>6U</var>,	<i>// BNEGI_W</i></td></tr>
<tr><th id="5051">5051</th><td>    <var>2U</var>,	<i>// BNEG_B</i></td></tr>
<tr><th id="5052">5052</th><td>    <var>2U</var>,	<i>// BNEG_D</i></td></tr>
<tr><th id="5053">5053</th><td>    <var>2U</var>,	<i>// BNEG_H</i></td></tr>
<tr><th id="5054">5054</th><td>    <var>2U</var>,	<i>// BNEG_W</i></td></tr>
<tr><th id="5055">5055</th><td>    <var>0U</var>,	<i>// BNEL</i></td></tr>
<tr><th id="5056">5056</th><td>    <var>0U</var>,	<i>// BNEZ16_MM</i></td></tr>
<tr><th id="5057">5057</th><td>    <var>0U</var>,	<i>// BNEZALC</i></td></tr>
<tr><th id="5058">5058</th><td>    <var>0U</var>,	<i>// BNEZALC_MMR6</i></td></tr>
<tr><th id="5059">5059</th><td>    <var>0U</var>,	<i>// BNEZC</i></td></tr>
<tr><th id="5060">5060</th><td>    <var>0U</var>,	<i>// BNEZC16_MMR6</i></td></tr>
<tr><th id="5061">5061</th><td>    <var>0U</var>,	<i>// BNEZC64</i></td></tr>
<tr><th id="5062">5062</th><td>    <var>0U</var>,	<i>// BNEZC_MM</i></td></tr>
<tr><th id="5063">5063</th><td>    <var>0U</var>,	<i>// BNEZC_MMR6</i></td></tr>
<tr><th id="5064">5064</th><td>    <var>0U</var>,	<i>// BNE_MM</i></td></tr>
<tr><th id="5065">5065</th><td>    <var>0U</var>,	<i>// BNVC</i></td></tr>
<tr><th id="5066">5066</th><td>    <var>0U</var>,	<i>// BNVC_MMR6</i></td></tr>
<tr><th id="5067">5067</th><td>    <var>0U</var>,	<i>// BNZ_B</i></td></tr>
<tr><th id="5068">5068</th><td>    <var>0U</var>,	<i>// BNZ_D</i></td></tr>
<tr><th id="5069">5069</th><td>    <var>0U</var>,	<i>// BNZ_H</i></td></tr>
<tr><th id="5070">5070</th><td>    <var>0U</var>,	<i>// BNZ_V</i></td></tr>
<tr><th id="5071">5071</th><td>    <var>0U</var>,	<i>// BNZ_W</i></td></tr>
<tr><th id="5072">5072</th><td>    <var>0U</var>,	<i>// BOVC</i></td></tr>
<tr><th id="5073">5073</th><td>    <var>0U</var>,	<i>// BOVC_MMR6</i></td></tr>
<tr><th id="5074">5074</th><td>    <var>0U</var>,	<i>// BPOSGE32</i></td></tr>
<tr><th id="5075">5075</th><td>    <var>0U</var>,	<i>// BPOSGE32C_MMR3</i></td></tr>
<tr><th id="5076">5076</th><td>    <var>0U</var>,	<i>// BPOSGE32_MM</i></td></tr>
<tr><th id="5077">5077</th><td>    <var>0U</var>,	<i>// BREAK</i></td></tr>
<tr><th id="5078">5078</th><td>    <var>0U</var>,	<i>// BREAK16_MM</i></td></tr>
<tr><th id="5079">5079</th><td>    <var>0U</var>,	<i>// BREAK16_MMR6</i></td></tr>
<tr><th id="5080">5080</th><td>    <var>0U</var>,	<i>// BREAK_MM</i></td></tr>
<tr><th id="5081">5081</th><td>    <var>0U</var>,	<i>// BREAK_MMR6</i></td></tr>
<tr><th id="5082">5082</th><td>    <var>28U</var>,	<i>// BSELI_B</i></td></tr>
<tr><th id="5083">5083</th><td>    <var>26U</var>,	<i>// BSEL_V</i></td></tr>
<tr><th id="5084">5084</th><td>    <var>4U</var>,	<i>// BSETI_B</i></td></tr>
<tr><th id="5085">5085</th><td>    <var>14U</var>,	<i>// BSETI_D</i></td></tr>
<tr><th id="5086">5086</th><td>    <var>16U</var>,	<i>// BSETI_H</i></td></tr>
<tr><th id="5087">5087</th><td>    <var>6U</var>,	<i>// BSETI_W</i></td></tr>
<tr><th id="5088">5088</th><td>    <var>2U</var>,	<i>// BSET_B</i></td></tr>
<tr><th id="5089">5089</th><td>    <var>2U</var>,	<i>// BSET_D</i></td></tr>
<tr><th id="5090">5090</th><td>    <var>2U</var>,	<i>// BSET_H</i></td></tr>
<tr><th id="5091">5091</th><td>    <var>2U</var>,	<i>// BSET_W</i></td></tr>
<tr><th id="5092">5092</th><td>    <var>0U</var>,	<i>// BZ_B</i></td></tr>
<tr><th id="5093">5093</th><td>    <var>0U</var>,	<i>// BZ_D</i></td></tr>
<tr><th id="5094">5094</th><td>    <var>0U</var>,	<i>// BZ_H</i></td></tr>
<tr><th id="5095">5095</th><td>    <var>0U</var>,	<i>// BZ_V</i></td></tr>
<tr><th id="5096">5096</th><td>    <var>0U</var>,	<i>// BZ_W</i></td></tr>
<tr><th id="5097">5097</th><td>    <var>0U</var>,	<i>// BeqzRxImm16</i></td></tr>
<tr><th id="5098">5098</th><td>    <var>0U</var>,	<i>// BeqzRxImmX16</i></td></tr>
<tr><th id="5099">5099</th><td>    <var>0U</var>,	<i>// Bimm16</i></td></tr>
<tr><th id="5100">5100</th><td>    <var>0U</var>,	<i>// BimmX16</i></td></tr>
<tr><th id="5101">5101</th><td>    <var>0U</var>,	<i>// BnezRxImm16</i></td></tr>
<tr><th id="5102">5102</th><td>    <var>0U</var>,	<i>// BnezRxImmX16</i></td></tr>
<tr><th id="5103">5103</th><td>    <var>0U</var>,	<i>// Break16</i></td></tr>
<tr><th id="5104">5104</th><td>    <var>0U</var>,	<i>// Bteqz16</i></td></tr>
<tr><th id="5105">5105</th><td>    <var>0U</var>,	<i>// BteqzX16</i></td></tr>
<tr><th id="5106">5106</th><td>    <var>0U</var>,	<i>// Btnez16</i></td></tr>
<tr><th id="5107">5107</th><td>    <var>0U</var>,	<i>// BtnezX16</i></td></tr>
<tr><th id="5108">5108</th><td>    <var>0U</var>,	<i>// CACHE</i></td></tr>
<tr><th id="5109">5109</th><td>    <var>0U</var>,	<i>// CACHEE</i></td></tr>
<tr><th id="5110">5110</th><td>    <var>0U</var>,	<i>// CACHEE_MM</i></td></tr>
<tr><th id="5111">5111</th><td>    <var>0U</var>,	<i>// CACHE_MM</i></td></tr>
<tr><th id="5112">5112</th><td>    <var>0U</var>,	<i>// CACHE_MMR6</i></td></tr>
<tr><th id="5113">5113</th><td>    <var>0U</var>,	<i>// CACHE_R6</i></td></tr>
<tr><th id="5114">5114</th><td>    <var>0U</var>,	<i>// CEIL_L_D64</i></td></tr>
<tr><th id="5115">5115</th><td>    <var>0U</var>,	<i>// CEIL_L_D_MMR6</i></td></tr>
<tr><th id="5116">5116</th><td>    <var>0U</var>,	<i>// CEIL_L_S</i></td></tr>
<tr><th id="5117">5117</th><td>    <var>0U</var>,	<i>// CEIL_L_S_MMR6</i></td></tr>
<tr><th id="5118">5118</th><td>    <var>0U</var>,	<i>// CEIL_W_D32</i></td></tr>
<tr><th id="5119">5119</th><td>    <var>0U</var>,	<i>// CEIL_W_D64</i></td></tr>
<tr><th id="5120">5120</th><td>    <var>0U</var>,	<i>// CEIL_W_D_MMR6</i></td></tr>
<tr><th id="5121">5121</th><td>    <var>0U</var>,	<i>// CEIL_W_MM</i></td></tr>
<tr><th id="5122">5122</th><td>    <var>0U</var>,	<i>// CEIL_W_S</i></td></tr>
<tr><th id="5123">5123</th><td>    <var>0U</var>,	<i>// CEIL_W_S_MM</i></td></tr>
<tr><th id="5124">5124</th><td>    <var>0U</var>,	<i>// CEIL_W_S_MMR6</i></td></tr>
<tr><th id="5125">5125</th><td>    <var>2U</var>,	<i>// CEQI_B</i></td></tr>
<tr><th id="5126">5126</th><td>    <var>2U</var>,	<i>// CEQI_D</i></td></tr>
<tr><th id="5127">5127</th><td>    <var>2U</var>,	<i>// CEQI_H</i></td></tr>
<tr><th id="5128">5128</th><td>    <var>2U</var>,	<i>// CEQI_W</i></td></tr>
<tr><th id="5129">5129</th><td>    <var>2U</var>,	<i>// CEQ_B</i></td></tr>
<tr><th id="5130">5130</th><td>    <var>2U</var>,	<i>// CEQ_D</i></td></tr>
<tr><th id="5131">5131</th><td>    <var>2U</var>,	<i>// CEQ_H</i></td></tr>
<tr><th id="5132">5132</th><td>    <var>2U</var>,	<i>// CEQ_W</i></td></tr>
<tr><th id="5133">5133</th><td>    <var>0U</var>,	<i>// CFC1</i></td></tr>
<tr><th id="5134">5134</th><td>    <var>0U</var>,	<i>// CFC1_MM</i></td></tr>
<tr><th id="5135">5135</th><td>    <var>0U</var>,	<i>// CFC2_MM</i></td></tr>
<tr><th id="5136">5136</th><td>    <var>0U</var>,	<i>// CFCMSA</i></td></tr>
<tr><th id="5137">5137</th><td>    <var>582U</var>,	<i>// CINS</i></td></tr>
<tr><th id="5138">5138</th><td>    <var>582U</var>,	<i>// CINS32</i></td></tr>
<tr><th id="5139">5139</th><td>    <var>582U</var>,	<i>// CINS64_32</i></td></tr>
<tr><th id="5140">5140</th><td>    <var>582U</var>,	<i>// CINS_i32</i></td></tr>
<tr><th id="5141">5141</th><td>    <var>0U</var>,	<i>// CLASS_D</i></td></tr>
<tr><th id="5142">5142</th><td>    <var>0U</var>,	<i>// CLASS_D_MMR6</i></td></tr>
<tr><th id="5143">5143</th><td>    <var>0U</var>,	<i>// CLASS_S</i></td></tr>
<tr><th id="5144">5144</th><td>    <var>0U</var>,	<i>// CLASS_S_MMR6</i></td></tr>
<tr><th id="5145">5145</th><td>    <var>2U</var>,	<i>// CLEI_S_B</i></td></tr>
<tr><th id="5146">5146</th><td>    <var>2U</var>,	<i>// CLEI_S_D</i></td></tr>
<tr><th id="5147">5147</th><td>    <var>2U</var>,	<i>// CLEI_S_H</i></td></tr>
<tr><th id="5148">5148</th><td>    <var>2U</var>,	<i>// CLEI_S_W</i></td></tr>
<tr><th id="5149">5149</th><td>    <var>6U</var>,	<i>// CLEI_U_B</i></td></tr>
<tr><th id="5150">5150</th><td>    <var>6U</var>,	<i>// CLEI_U_D</i></td></tr>
<tr><th id="5151">5151</th><td>    <var>6U</var>,	<i>// CLEI_U_H</i></td></tr>
<tr><th id="5152">5152</th><td>    <var>6U</var>,	<i>// CLEI_U_W</i></td></tr>
<tr><th id="5153">5153</th><td>    <var>2U</var>,	<i>// CLE_S_B</i></td></tr>
<tr><th id="5154">5154</th><td>    <var>2U</var>,	<i>// CLE_S_D</i></td></tr>
<tr><th id="5155">5155</th><td>    <var>2U</var>,	<i>// CLE_S_H</i></td></tr>
<tr><th id="5156">5156</th><td>    <var>2U</var>,	<i>// CLE_S_W</i></td></tr>
<tr><th id="5157">5157</th><td>    <var>2U</var>,	<i>// CLE_U_B</i></td></tr>
<tr><th id="5158">5158</th><td>    <var>2U</var>,	<i>// CLE_U_D</i></td></tr>
<tr><th id="5159">5159</th><td>    <var>2U</var>,	<i>// CLE_U_H</i></td></tr>
<tr><th id="5160">5160</th><td>    <var>2U</var>,	<i>// CLE_U_W</i></td></tr>
<tr><th id="5161">5161</th><td>    <var>0U</var>,	<i>// CLO</i></td></tr>
<tr><th id="5162">5162</th><td>    <var>0U</var>,	<i>// CLO_MM</i></td></tr>
<tr><th id="5163">5163</th><td>    <var>0U</var>,	<i>// CLO_MMR6</i></td></tr>
<tr><th id="5164">5164</th><td>    <var>0U</var>,	<i>// CLO_R6</i></td></tr>
<tr><th id="5165">5165</th><td>    <var>2U</var>,	<i>// CLTI_S_B</i></td></tr>
<tr><th id="5166">5166</th><td>    <var>2U</var>,	<i>// CLTI_S_D</i></td></tr>
<tr><th id="5167">5167</th><td>    <var>2U</var>,	<i>// CLTI_S_H</i></td></tr>
<tr><th id="5168">5168</th><td>    <var>2U</var>,	<i>// CLTI_S_W</i></td></tr>
<tr><th id="5169">5169</th><td>    <var>6U</var>,	<i>// CLTI_U_B</i></td></tr>
<tr><th id="5170">5170</th><td>    <var>6U</var>,	<i>// CLTI_U_D</i></td></tr>
<tr><th id="5171">5171</th><td>    <var>6U</var>,	<i>// CLTI_U_H</i></td></tr>
<tr><th id="5172">5172</th><td>    <var>6U</var>,	<i>// CLTI_U_W</i></td></tr>
<tr><th id="5173">5173</th><td>    <var>2U</var>,	<i>// CLT_S_B</i></td></tr>
<tr><th id="5174">5174</th><td>    <var>2U</var>,	<i>// CLT_S_D</i></td></tr>
<tr><th id="5175">5175</th><td>    <var>2U</var>,	<i>// CLT_S_H</i></td></tr>
<tr><th id="5176">5176</th><td>    <var>2U</var>,	<i>// CLT_S_W</i></td></tr>
<tr><th id="5177">5177</th><td>    <var>2U</var>,	<i>// CLT_U_B</i></td></tr>
<tr><th id="5178">5178</th><td>    <var>2U</var>,	<i>// CLT_U_D</i></td></tr>
<tr><th id="5179">5179</th><td>    <var>2U</var>,	<i>// CLT_U_H</i></td></tr>
<tr><th id="5180">5180</th><td>    <var>2U</var>,	<i>// CLT_U_W</i></td></tr>
<tr><th id="5181">5181</th><td>    <var>0U</var>,	<i>// CLZ</i></td></tr>
<tr><th id="5182">5182</th><td>    <var>0U</var>,	<i>// CLZ_MM</i></td></tr>
<tr><th id="5183">5183</th><td>    <var>0U</var>,	<i>// CLZ_MMR6</i></td></tr>
<tr><th id="5184">5184</th><td>    <var>0U</var>,	<i>// CLZ_R6</i></td></tr>
<tr><th id="5185">5185</th><td>    <var>2U</var>,	<i>// CMPGDU_EQ_QB</i></td></tr>
<tr><th id="5186">5186</th><td>    <var>2U</var>,	<i>// CMPGDU_EQ_QB_MMR2</i></td></tr>
<tr><th id="5187">5187</th><td>    <var>2U</var>,	<i>// CMPGDU_LE_QB</i></td></tr>
<tr><th id="5188">5188</th><td>    <var>2U</var>,	<i>// CMPGDU_LE_QB_MMR2</i></td></tr>
<tr><th id="5189">5189</th><td>    <var>2U</var>,	<i>// CMPGDU_LT_QB</i></td></tr>
<tr><th id="5190">5190</th><td>    <var>2U</var>,	<i>// CMPGDU_LT_QB_MMR2</i></td></tr>
<tr><th id="5191">5191</th><td>    <var>2U</var>,	<i>// CMPGU_EQ_QB</i></td></tr>
<tr><th id="5192">5192</th><td>    <var>2U</var>,	<i>// CMPGU_EQ_QB_MM</i></td></tr>
<tr><th id="5193">5193</th><td>    <var>2U</var>,	<i>// CMPGU_LE_QB</i></td></tr>
<tr><th id="5194">5194</th><td>    <var>2U</var>,	<i>// CMPGU_LE_QB_MM</i></td></tr>
<tr><th id="5195">5195</th><td>    <var>2U</var>,	<i>// CMPGU_LT_QB</i></td></tr>
<tr><th id="5196">5196</th><td>    <var>2U</var>,	<i>// CMPGU_LT_QB_MM</i></td></tr>
<tr><th id="5197">5197</th><td>    <var>0U</var>,	<i>// CMPU_EQ_QB</i></td></tr>
<tr><th id="5198">5198</th><td>    <var>0U</var>,	<i>// CMPU_EQ_QB_MM</i></td></tr>
<tr><th id="5199">5199</th><td>    <var>0U</var>,	<i>// CMPU_LE_QB</i></td></tr>
<tr><th id="5200">5200</th><td>    <var>0U</var>,	<i>// CMPU_LE_QB_MM</i></td></tr>
<tr><th id="5201">5201</th><td>    <var>0U</var>,	<i>// CMPU_LT_QB</i></td></tr>
<tr><th id="5202">5202</th><td>    <var>0U</var>,	<i>// CMPU_LT_QB_MM</i></td></tr>
<tr><th id="5203">5203</th><td>    <var>2U</var>,	<i>// CMP_AF_D_MMR6</i></td></tr>
<tr><th id="5204">5204</th><td>    <var>2U</var>,	<i>// CMP_AF_S_MMR6</i></td></tr>
<tr><th id="5205">5205</th><td>    <var>2U</var>,	<i>// CMP_EQ_D</i></td></tr>
<tr><th id="5206">5206</th><td>    <var>2U</var>,	<i>// CMP_EQ_D_MMR6</i></td></tr>
<tr><th id="5207">5207</th><td>    <var>0U</var>,	<i>// CMP_EQ_PH</i></td></tr>
<tr><th id="5208">5208</th><td>    <var>0U</var>,	<i>// CMP_EQ_PH_MM</i></td></tr>
<tr><th id="5209">5209</th><td>    <var>2U</var>,	<i>// CMP_EQ_S</i></td></tr>
<tr><th id="5210">5210</th><td>    <var>2U</var>,	<i>// CMP_EQ_S_MMR6</i></td></tr>
<tr><th id="5211">5211</th><td>    <var>2U</var>,	<i>// CMP_F_D</i></td></tr>
<tr><th id="5212">5212</th><td>    <var>2U</var>,	<i>// CMP_F_S</i></td></tr>
<tr><th id="5213">5213</th><td>    <var>2U</var>,	<i>// CMP_LE_D</i></td></tr>
<tr><th id="5214">5214</th><td>    <var>2U</var>,	<i>// CMP_LE_D_MMR6</i></td></tr>
<tr><th id="5215">5215</th><td>    <var>0U</var>,	<i>// CMP_LE_PH</i></td></tr>
<tr><th id="5216">5216</th><td>    <var>0U</var>,	<i>// CMP_LE_PH_MM</i></td></tr>
<tr><th id="5217">5217</th><td>    <var>2U</var>,	<i>// CMP_LE_S</i></td></tr>
<tr><th id="5218">5218</th><td>    <var>2U</var>,	<i>// CMP_LE_S_MMR6</i></td></tr>
<tr><th id="5219">5219</th><td>    <var>2U</var>,	<i>// CMP_LT_D</i></td></tr>
<tr><th id="5220">5220</th><td>    <var>2U</var>,	<i>// CMP_LT_D_MMR6</i></td></tr>
<tr><th id="5221">5221</th><td>    <var>0U</var>,	<i>// CMP_LT_PH</i></td></tr>
<tr><th id="5222">5222</th><td>    <var>0U</var>,	<i>// CMP_LT_PH_MM</i></td></tr>
<tr><th id="5223">5223</th><td>    <var>2U</var>,	<i>// CMP_LT_S</i></td></tr>
<tr><th id="5224">5224</th><td>    <var>2U</var>,	<i>// CMP_LT_S_MMR6</i></td></tr>
<tr><th id="5225">5225</th><td>    <var>2U</var>,	<i>// CMP_SAF_D</i></td></tr>
<tr><th id="5226">5226</th><td>    <var>2U</var>,	<i>// CMP_SAF_D_MMR6</i></td></tr>
<tr><th id="5227">5227</th><td>    <var>2U</var>,	<i>// CMP_SAF_S</i></td></tr>
<tr><th id="5228">5228</th><td>    <var>2U</var>,	<i>// CMP_SAF_S_MMR6</i></td></tr>
<tr><th id="5229">5229</th><td>    <var>2U</var>,	<i>// CMP_SEQ_D</i></td></tr>
<tr><th id="5230">5230</th><td>    <var>2U</var>,	<i>// CMP_SEQ_D_MMR6</i></td></tr>
<tr><th id="5231">5231</th><td>    <var>2U</var>,	<i>// CMP_SEQ_S</i></td></tr>
<tr><th id="5232">5232</th><td>    <var>2U</var>,	<i>// CMP_SEQ_S_MMR6</i></td></tr>
<tr><th id="5233">5233</th><td>    <var>2U</var>,	<i>// CMP_SLE_D</i></td></tr>
<tr><th id="5234">5234</th><td>    <var>2U</var>,	<i>// CMP_SLE_D_MMR6</i></td></tr>
<tr><th id="5235">5235</th><td>    <var>2U</var>,	<i>// CMP_SLE_S</i></td></tr>
<tr><th id="5236">5236</th><td>    <var>2U</var>,	<i>// CMP_SLE_S_MMR6</i></td></tr>
<tr><th id="5237">5237</th><td>    <var>2U</var>,	<i>// CMP_SLT_D</i></td></tr>
<tr><th id="5238">5238</th><td>    <var>2U</var>,	<i>// CMP_SLT_D_MMR6</i></td></tr>
<tr><th id="5239">5239</th><td>    <var>2U</var>,	<i>// CMP_SLT_S</i></td></tr>
<tr><th id="5240">5240</th><td>    <var>2U</var>,	<i>// CMP_SLT_S_MMR6</i></td></tr>
<tr><th id="5241">5241</th><td>    <var>2U</var>,	<i>// CMP_SUEQ_D</i></td></tr>
<tr><th id="5242">5242</th><td>    <var>2U</var>,	<i>// CMP_SUEQ_D_MMR6</i></td></tr>
<tr><th id="5243">5243</th><td>    <var>2U</var>,	<i>// CMP_SUEQ_S</i></td></tr>
<tr><th id="5244">5244</th><td>    <var>2U</var>,	<i>// CMP_SUEQ_S_MMR6</i></td></tr>
<tr><th id="5245">5245</th><td>    <var>2U</var>,	<i>// CMP_SULE_D</i></td></tr>
<tr><th id="5246">5246</th><td>    <var>2U</var>,	<i>// CMP_SULE_D_MMR6</i></td></tr>
<tr><th id="5247">5247</th><td>    <var>2U</var>,	<i>// CMP_SULE_S</i></td></tr>
<tr><th id="5248">5248</th><td>    <var>2U</var>,	<i>// CMP_SULE_S_MMR6</i></td></tr>
<tr><th id="5249">5249</th><td>    <var>2U</var>,	<i>// CMP_SULT_D</i></td></tr>
<tr><th id="5250">5250</th><td>    <var>2U</var>,	<i>// CMP_SULT_D_MMR6</i></td></tr>
<tr><th id="5251">5251</th><td>    <var>2U</var>,	<i>// CMP_SULT_S</i></td></tr>
<tr><th id="5252">5252</th><td>    <var>2U</var>,	<i>// CMP_SULT_S_MMR6</i></td></tr>
<tr><th id="5253">5253</th><td>    <var>2U</var>,	<i>// CMP_SUN_D</i></td></tr>
<tr><th id="5254">5254</th><td>    <var>2U</var>,	<i>// CMP_SUN_D_MMR6</i></td></tr>
<tr><th id="5255">5255</th><td>    <var>2U</var>,	<i>// CMP_SUN_S</i></td></tr>
<tr><th id="5256">5256</th><td>    <var>2U</var>,	<i>// CMP_SUN_S_MMR6</i></td></tr>
<tr><th id="5257">5257</th><td>    <var>2U</var>,	<i>// CMP_UEQ_D</i></td></tr>
<tr><th id="5258">5258</th><td>    <var>2U</var>,	<i>// CMP_UEQ_D_MMR6</i></td></tr>
<tr><th id="5259">5259</th><td>    <var>2U</var>,	<i>// CMP_UEQ_S</i></td></tr>
<tr><th id="5260">5260</th><td>    <var>2U</var>,	<i>// CMP_UEQ_S_MMR6</i></td></tr>
<tr><th id="5261">5261</th><td>    <var>2U</var>,	<i>// CMP_ULE_D</i></td></tr>
<tr><th id="5262">5262</th><td>    <var>2U</var>,	<i>// CMP_ULE_D_MMR6</i></td></tr>
<tr><th id="5263">5263</th><td>    <var>2U</var>,	<i>// CMP_ULE_S</i></td></tr>
<tr><th id="5264">5264</th><td>    <var>2U</var>,	<i>// CMP_ULE_S_MMR6</i></td></tr>
<tr><th id="5265">5265</th><td>    <var>2U</var>,	<i>// CMP_ULT_D</i></td></tr>
<tr><th id="5266">5266</th><td>    <var>2U</var>,	<i>// CMP_ULT_D_MMR6</i></td></tr>
<tr><th id="5267">5267</th><td>    <var>2U</var>,	<i>// CMP_ULT_S</i></td></tr>
<tr><th id="5268">5268</th><td>    <var>2U</var>,	<i>// CMP_ULT_S_MMR6</i></td></tr>
<tr><th id="5269">5269</th><td>    <var>2U</var>,	<i>// CMP_UN_D</i></td></tr>
<tr><th id="5270">5270</th><td>    <var>2U</var>,	<i>// CMP_UN_D_MMR6</i></td></tr>
<tr><th id="5271">5271</th><td>    <var>2U</var>,	<i>// CMP_UN_S</i></td></tr>
<tr><th id="5272">5272</th><td>    <var>2U</var>,	<i>// CMP_UN_S_MMR6</i></td></tr>
<tr><th id="5273">5273</th><td>    <var>144U</var>,	<i>// COPY_S_B</i></td></tr>
<tr><th id="5274">5274</th><td>    <var>158U</var>,	<i>// COPY_S_D</i></td></tr>
<tr><th id="5275">5275</th><td>    <var>132U</var>,	<i>// COPY_S_H</i></td></tr>
<tr><th id="5276">5276</th><td>    <var>140U</var>,	<i>// COPY_S_W</i></td></tr>
<tr><th id="5277">5277</th><td>    <var>144U</var>,	<i>// COPY_U_B</i></td></tr>
<tr><th id="5278">5278</th><td>    <var>132U</var>,	<i>// COPY_U_H</i></td></tr>
<tr><th id="5279">5279</th><td>    <var>140U</var>,	<i>// COPY_U_W</i></td></tr>
<tr><th id="5280">5280</th><td>    <var>2U</var>,	<i>// CRC32B</i></td></tr>
<tr><th id="5281">5281</th><td>    <var>2U</var>,	<i>// CRC32CB</i></td></tr>
<tr><th id="5282">5282</th><td>    <var>2U</var>,	<i>// CRC32CD</i></td></tr>
<tr><th id="5283">5283</th><td>    <var>2U</var>,	<i>// CRC32CH</i></td></tr>
<tr><th id="5284">5284</th><td>    <var>2U</var>,	<i>// CRC32CW</i></td></tr>
<tr><th id="5285">5285</th><td>    <var>2U</var>,	<i>// CRC32D</i></td></tr>
<tr><th id="5286">5286</th><td>    <var>2U</var>,	<i>// CRC32H</i></td></tr>
<tr><th id="5287">5287</th><td>    <var>2U</var>,	<i>// CRC32W</i></td></tr>
<tr><th id="5288">5288</th><td>    <var>0U</var>,	<i>// CTC1</i></td></tr>
<tr><th id="5289">5289</th><td>    <var>0U</var>,	<i>// CTC1_MM</i></td></tr>
<tr><th id="5290">5290</th><td>    <var>0U</var>,	<i>// CTC2_MM</i></td></tr>
<tr><th id="5291">5291</th><td>    <var>0U</var>,	<i>// CTCMSA</i></td></tr>
<tr><th id="5292">5292</th><td>    <var>0U</var>,	<i>// CVT_D32_S</i></td></tr>
<tr><th id="5293">5293</th><td>    <var>0U</var>,	<i>// CVT_D32_S_MM</i></td></tr>
<tr><th id="5294">5294</th><td>    <var>0U</var>,	<i>// CVT_D32_W</i></td></tr>
<tr><th id="5295">5295</th><td>    <var>0U</var>,	<i>// CVT_D32_W_MM</i></td></tr>
<tr><th id="5296">5296</th><td>    <var>0U</var>,	<i>// CVT_D64_L</i></td></tr>
<tr><th id="5297">5297</th><td>    <var>0U</var>,	<i>// CVT_D64_S</i></td></tr>
<tr><th id="5298">5298</th><td>    <var>0U</var>,	<i>// CVT_D64_S_MM</i></td></tr>
<tr><th id="5299">5299</th><td>    <var>0U</var>,	<i>// CVT_D64_W</i></td></tr>
<tr><th id="5300">5300</th><td>    <var>0U</var>,	<i>// CVT_D64_W_MM</i></td></tr>
<tr><th id="5301">5301</th><td>    <var>0U</var>,	<i>// CVT_D_L_MMR6</i></td></tr>
<tr><th id="5302">5302</th><td>    <var>0U</var>,	<i>// CVT_L_D64</i></td></tr>
<tr><th id="5303">5303</th><td>    <var>0U</var>,	<i>// CVT_L_D64_MM</i></td></tr>
<tr><th id="5304">5304</th><td>    <var>0U</var>,	<i>// CVT_L_D_MMR6</i></td></tr>
<tr><th id="5305">5305</th><td>    <var>0U</var>,	<i>// CVT_L_S</i></td></tr>
<tr><th id="5306">5306</th><td>    <var>0U</var>,	<i>// CVT_L_S_MM</i></td></tr>
<tr><th id="5307">5307</th><td>    <var>0U</var>,	<i>// CVT_L_S_MMR6</i></td></tr>
<tr><th id="5308">5308</th><td>    <var>0U</var>,	<i>// CVT_PS_PW64</i></td></tr>
<tr><th id="5309">5309</th><td>    <var>2U</var>,	<i>// CVT_PS_S64</i></td></tr>
<tr><th id="5310">5310</th><td>    <var>0U</var>,	<i>// CVT_PW_PS64</i></td></tr>
<tr><th id="5311">5311</th><td>    <var>0U</var>,	<i>// CVT_S_D32</i></td></tr>
<tr><th id="5312">5312</th><td>    <var>0U</var>,	<i>// CVT_S_D32_MM</i></td></tr>
<tr><th id="5313">5313</th><td>    <var>0U</var>,	<i>// CVT_S_D64</i></td></tr>
<tr><th id="5314">5314</th><td>    <var>0U</var>,	<i>// CVT_S_D64_MM</i></td></tr>
<tr><th id="5315">5315</th><td>    <var>0U</var>,	<i>// CVT_S_L</i></td></tr>
<tr><th id="5316">5316</th><td>    <var>0U</var>,	<i>// CVT_S_L_MMR6</i></td></tr>
<tr><th id="5317">5317</th><td>    <var>0U</var>,	<i>// CVT_S_PL64</i></td></tr>
<tr><th id="5318">5318</th><td>    <var>0U</var>,	<i>// CVT_S_PU64</i></td></tr>
<tr><th id="5319">5319</th><td>    <var>0U</var>,	<i>// CVT_S_W</i></td></tr>
<tr><th id="5320">5320</th><td>    <var>0U</var>,	<i>// CVT_S_W_MM</i></td></tr>
<tr><th id="5321">5321</th><td>    <var>0U</var>,	<i>// CVT_S_W_MMR6</i></td></tr>
<tr><th id="5322">5322</th><td>    <var>0U</var>,	<i>// CVT_W_D32</i></td></tr>
<tr><th id="5323">5323</th><td>    <var>0U</var>,	<i>// CVT_W_D32_MM</i></td></tr>
<tr><th id="5324">5324</th><td>    <var>0U</var>,	<i>// CVT_W_D64</i></td></tr>
<tr><th id="5325">5325</th><td>    <var>0U</var>,	<i>// CVT_W_D64_MM</i></td></tr>
<tr><th id="5326">5326</th><td>    <var>0U</var>,	<i>// CVT_W_S</i></td></tr>
<tr><th id="5327">5327</th><td>    <var>0U</var>,	<i>// CVT_W_S_MM</i></td></tr>
<tr><th id="5328">5328</th><td>    <var>0U</var>,	<i>// CVT_W_S_MMR6</i></td></tr>
<tr><th id="5329">5329</th><td>    <var>2U</var>,	<i>// C_EQ_D32</i></td></tr>
<tr><th id="5330">5330</th><td>    <var>2U</var>,	<i>// C_EQ_D32_MM</i></td></tr>
<tr><th id="5331">5331</th><td>    <var>2U</var>,	<i>// C_EQ_D64</i></td></tr>
<tr><th id="5332">5332</th><td>    <var>2U</var>,	<i>// C_EQ_D64_MM</i></td></tr>
<tr><th id="5333">5333</th><td>    <var>2U</var>,	<i>// C_EQ_S</i></td></tr>
<tr><th id="5334">5334</th><td>    <var>2U</var>,	<i>// C_EQ_S_MM</i></td></tr>
<tr><th id="5335">5335</th><td>    <var>2U</var>,	<i>// C_F_D32</i></td></tr>
<tr><th id="5336">5336</th><td>    <var>2U</var>,	<i>// C_F_D32_MM</i></td></tr>
<tr><th id="5337">5337</th><td>    <var>2U</var>,	<i>// C_F_D64</i></td></tr>
<tr><th id="5338">5338</th><td>    <var>2U</var>,	<i>// C_F_D64_MM</i></td></tr>
<tr><th id="5339">5339</th><td>    <var>2U</var>,	<i>// C_F_S</i></td></tr>
<tr><th id="5340">5340</th><td>    <var>2U</var>,	<i>// C_F_S_MM</i></td></tr>
<tr><th id="5341">5341</th><td>    <var>2U</var>,	<i>// C_LE_D32</i></td></tr>
<tr><th id="5342">5342</th><td>    <var>2U</var>,	<i>// C_LE_D32_MM</i></td></tr>
<tr><th id="5343">5343</th><td>    <var>2U</var>,	<i>// C_LE_D64</i></td></tr>
<tr><th id="5344">5344</th><td>    <var>2U</var>,	<i>// C_LE_D64_MM</i></td></tr>
<tr><th id="5345">5345</th><td>    <var>2U</var>,	<i>// C_LE_S</i></td></tr>
<tr><th id="5346">5346</th><td>    <var>2U</var>,	<i>// C_LE_S_MM</i></td></tr>
<tr><th id="5347">5347</th><td>    <var>2U</var>,	<i>// C_LT_D32</i></td></tr>
<tr><th id="5348">5348</th><td>    <var>2U</var>,	<i>// C_LT_D32_MM</i></td></tr>
<tr><th id="5349">5349</th><td>    <var>2U</var>,	<i>// C_LT_D64</i></td></tr>
<tr><th id="5350">5350</th><td>    <var>2U</var>,	<i>// C_LT_D64_MM</i></td></tr>
<tr><th id="5351">5351</th><td>    <var>2U</var>,	<i>// C_LT_S</i></td></tr>
<tr><th id="5352">5352</th><td>    <var>2U</var>,	<i>// C_LT_S_MM</i></td></tr>
<tr><th id="5353">5353</th><td>    <var>2U</var>,	<i>// C_NGE_D32</i></td></tr>
<tr><th id="5354">5354</th><td>    <var>2U</var>,	<i>// C_NGE_D32_MM</i></td></tr>
<tr><th id="5355">5355</th><td>    <var>2U</var>,	<i>// C_NGE_D64</i></td></tr>
<tr><th id="5356">5356</th><td>    <var>2U</var>,	<i>// C_NGE_D64_MM</i></td></tr>
<tr><th id="5357">5357</th><td>    <var>2U</var>,	<i>// C_NGE_S</i></td></tr>
<tr><th id="5358">5358</th><td>    <var>2U</var>,	<i>// C_NGE_S_MM</i></td></tr>
<tr><th id="5359">5359</th><td>    <var>2U</var>,	<i>// C_NGLE_D32</i></td></tr>
<tr><th id="5360">5360</th><td>    <var>2U</var>,	<i>// C_NGLE_D32_MM</i></td></tr>
<tr><th id="5361">5361</th><td>    <var>2U</var>,	<i>// C_NGLE_D64</i></td></tr>
<tr><th id="5362">5362</th><td>    <var>2U</var>,	<i>// C_NGLE_D64_MM</i></td></tr>
<tr><th id="5363">5363</th><td>    <var>2U</var>,	<i>// C_NGLE_S</i></td></tr>
<tr><th id="5364">5364</th><td>    <var>2U</var>,	<i>// C_NGLE_S_MM</i></td></tr>
<tr><th id="5365">5365</th><td>    <var>2U</var>,	<i>// C_NGL_D32</i></td></tr>
<tr><th id="5366">5366</th><td>    <var>2U</var>,	<i>// C_NGL_D32_MM</i></td></tr>
<tr><th id="5367">5367</th><td>    <var>2U</var>,	<i>// C_NGL_D64</i></td></tr>
<tr><th id="5368">5368</th><td>    <var>2U</var>,	<i>// C_NGL_D64_MM</i></td></tr>
<tr><th id="5369">5369</th><td>    <var>2U</var>,	<i>// C_NGL_S</i></td></tr>
<tr><th id="5370">5370</th><td>    <var>2U</var>,	<i>// C_NGL_S_MM</i></td></tr>
<tr><th id="5371">5371</th><td>    <var>2U</var>,	<i>// C_NGT_D32</i></td></tr>
<tr><th id="5372">5372</th><td>    <var>2U</var>,	<i>// C_NGT_D32_MM</i></td></tr>
<tr><th id="5373">5373</th><td>    <var>2U</var>,	<i>// C_NGT_D64</i></td></tr>
<tr><th id="5374">5374</th><td>    <var>2U</var>,	<i>// C_NGT_D64_MM</i></td></tr>
<tr><th id="5375">5375</th><td>    <var>2U</var>,	<i>// C_NGT_S</i></td></tr>
<tr><th id="5376">5376</th><td>    <var>2U</var>,	<i>// C_NGT_S_MM</i></td></tr>
<tr><th id="5377">5377</th><td>    <var>2U</var>,	<i>// C_OLE_D32</i></td></tr>
<tr><th id="5378">5378</th><td>    <var>2U</var>,	<i>// C_OLE_D32_MM</i></td></tr>
<tr><th id="5379">5379</th><td>    <var>2U</var>,	<i>// C_OLE_D64</i></td></tr>
<tr><th id="5380">5380</th><td>    <var>2U</var>,	<i>// C_OLE_D64_MM</i></td></tr>
<tr><th id="5381">5381</th><td>    <var>2U</var>,	<i>// C_OLE_S</i></td></tr>
<tr><th id="5382">5382</th><td>    <var>2U</var>,	<i>// C_OLE_S_MM</i></td></tr>
<tr><th id="5383">5383</th><td>    <var>2U</var>,	<i>// C_OLT_D32</i></td></tr>
<tr><th id="5384">5384</th><td>    <var>2U</var>,	<i>// C_OLT_D32_MM</i></td></tr>
<tr><th id="5385">5385</th><td>    <var>2U</var>,	<i>// C_OLT_D64</i></td></tr>
<tr><th id="5386">5386</th><td>    <var>2U</var>,	<i>// C_OLT_D64_MM</i></td></tr>
<tr><th id="5387">5387</th><td>    <var>2U</var>,	<i>// C_OLT_S</i></td></tr>
<tr><th id="5388">5388</th><td>    <var>2U</var>,	<i>// C_OLT_S_MM</i></td></tr>
<tr><th id="5389">5389</th><td>    <var>2U</var>,	<i>// C_SEQ_D32</i></td></tr>
<tr><th id="5390">5390</th><td>    <var>2U</var>,	<i>// C_SEQ_D32_MM</i></td></tr>
<tr><th id="5391">5391</th><td>    <var>2U</var>,	<i>// C_SEQ_D64</i></td></tr>
<tr><th id="5392">5392</th><td>    <var>2U</var>,	<i>// C_SEQ_D64_MM</i></td></tr>
<tr><th id="5393">5393</th><td>    <var>2U</var>,	<i>// C_SEQ_S</i></td></tr>
<tr><th id="5394">5394</th><td>    <var>2U</var>,	<i>// C_SEQ_S_MM</i></td></tr>
<tr><th id="5395">5395</th><td>    <var>2U</var>,	<i>// C_SF_D32</i></td></tr>
<tr><th id="5396">5396</th><td>    <var>2U</var>,	<i>// C_SF_D32_MM</i></td></tr>
<tr><th id="5397">5397</th><td>    <var>2U</var>,	<i>// C_SF_D64</i></td></tr>
<tr><th id="5398">5398</th><td>    <var>2U</var>,	<i>// C_SF_D64_MM</i></td></tr>
<tr><th id="5399">5399</th><td>    <var>2U</var>,	<i>// C_SF_S</i></td></tr>
<tr><th id="5400">5400</th><td>    <var>2U</var>,	<i>// C_SF_S_MM</i></td></tr>
<tr><th id="5401">5401</th><td>    <var>2U</var>,	<i>// C_UEQ_D32</i></td></tr>
<tr><th id="5402">5402</th><td>    <var>2U</var>,	<i>// C_UEQ_D32_MM</i></td></tr>
<tr><th id="5403">5403</th><td>    <var>2U</var>,	<i>// C_UEQ_D64</i></td></tr>
<tr><th id="5404">5404</th><td>    <var>2U</var>,	<i>// C_UEQ_D64_MM</i></td></tr>
<tr><th id="5405">5405</th><td>    <var>2U</var>,	<i>// C_UEQ_S</i></td></tr>
<tr><th id="5406">5406</th><td>    <var>2U</var>,	<i>// C_UEQ_S_MM</i></td></tr>
<tr><th id="5407">5407</th><td>    <var>2U</var>,	<i>// C_ULE_D32</i></td></tr>
<tr><th id="5408">5408</th><td>    <var>2U</var>,	<i>// C_ULE_D32_MM</i></td></tr>
<tr><th id="5409">5409</th><td>    <var>2U</var>,	<i>// C_ULE_D64</i></td></tr>
<tr><th id="5410">5410</th><td>    <var>2U</var>,	<i>// C_ULE_D64_MM</i></td></tr>
<tr><th id="5411">5411</th><td>    <var>2U</var>,	<i>// C_ULE_S</i></td></tr>
<tr><th id="5412">5412</th><td>    <var>2U</var>,	<i>// C_ULE_S_MM</i></td></tr>
<tr><th id="5413">5413</th><td>    <var>2U</var>,	<i>// C_ULT_D32</i></td></tr>
<tr><th id="5414">5414</th><td>    <var>2U</var>,	<i>// C_ULT_D32_MM</i></td></tr>
<tr><th id="5415">5415</th><td>    <var>2U</var>,	<i>// C_ULT_D64</i></td></tr>
<tr><th id="5416">5416</th><td>    <var>2U</var>,	<i>// C_ULT_D64_MM</i></td></tr>
<tr><th id="5417">5417</th><td>    <var>2U</var>,	<i>// C_ULT_S</i></td></tr>
<tr><th id="5418">5418</th><td>    <var>2U</var>,	<i>// C_ULT_S_MM</i></td></tr>
<tr><th id="5419">5419</th><td>    <var>2U</var>,	<i>// C_UN_D32</i></td></tr>
<tr><th id="5420">5420</th><td>    <var>2U</var>,	<i>// C_UN_D32_MM</i></td></tr>
<tr><th id="5421">5421</th><td>    <var>2U</var>,	<i>// C_UN_D64</i></td></tr>
<tr><th id="5422">5422</th><td>    <var>2U</var>,	<i>// C_UN_D64_MM</i></td></tr>
<tr><th id="5423">5423</th><td>    <var>2U</var>,	<i>// C_UN_S</i></td></tr>
<tr><th id="5424">5424</th><td>    <var>2U</var>,	<i>// C_UN_S_MM</i></td></tr>
<tr><th id="5425">5425</th><td>    <var>0U</var>,	<i>// CmpRxRy16</i></td></tr>
<tr><th id="5426">5426</th><td>    <var>0U</var>,	<i>// CmpiRxImm16</i></td></tr>
<tr><th id="5427">5427</th><td>    <var>0U</var>,	<i>// CmpiRxImmX16</i></td></tr>
<tr><th id="5428">5428</th><td>    <var>2U</var>,	<i>// DADD</i></td></tr>
<tr><th id="5429">5429</th><td>    <var>2U</var>,	<i>// DADDi</i></td></tr>
<tr><th id="5430">5430</th><td>    <var>2U</var>,	<i>// DADDiu</i></td></tr>
<tr><th id="5431">5431</th><td>    <var>2U</var>,	<i>// DADDu</i></td></tr>
<tr><th id="5432">5432</th><td>    <var>10U</var>,	<i>// DAHI</i></td></tr>
<tr><th id="5433">5433</th><td>    <var>1090U</var>,	<i>// DALIGN</i></td></tr>
<tr><th id="5434">5434</th><td>    <var>10U</var>,	<i>// DATI</i></td></tr>
<tr><th id="5435">5435</th><td>    <var>10U</var>,	<i>// DAUI</i></td></tr>
<tr><th id="5436">5436</th><td>    <var>0U</var>,	<i>// DBITSWAP</i></td></tr>
<tr><th id="5437">5437</th><td>    <var>0U</var>,	<i>// DCLO</i></td></tr>
<tr><th id="5438">5438</th><td>    <var>0U</var>,	<i>// DCLO_R6</i></td></tr>
<tr><th id="5439">5439</th><td>    <var>0U</var>,	<i>// DCLZ</i></td></tr>
<tr><th id="5440">5440</th><td>    <var>0U</var>,	<i>// DCLZ_R6</i></td></tr>
<tr><th id="5441">5441</th><td>    <var>2U</var>,	<i>// DDIV</i></td></tr>
<tr><th id="5442">5442</th><td>    <var>2U</var>,	<i>// DDIVU</i></td></tr>
<tr><th id="5443">5443</th><td>    <var>0U</var>,	<i>// DERET</i></td></tr>
<tr><th id="5444">5444</th><td>    <var>0U</var>,	<i>// DERET_MM</i></td></tr>
<tr><th id="5445">5445</th><td>    <var>0U</var>,	<i>// DERET_MMR6</i></td></tr>
<tr><th id="5446">5446</th><td>    <var>1614U</var>,	<i>// DEXT</i></td></tr>
<tr><th id="5447">5447</th><td>    <var>2126U</var>,	<i>// DEXT64_32</i></td></tr>
<tr><th id="5448">5448</th><td>    <var>2630U</var>,	<i>// DEXTM</i></td></tr>
<tr><th id="5449">5449</th><td>    <var>224U</var>,	<i>// DEXTU</i></td></tr>
<tr><th id="5450">5450</th><td>    <var>0U</var>,	<i>// DI</i></td></tr>
<tr><th id="5451">5451</th><td>    <var>3150U</var>,	<i>// DINS</i></td></tr>
<tr><th id="5452">5452</th><td>    <var>3654U</var>,	<i>// DINSM</i></td></tr>
<tr><th id="5453">5453</th><td>    <var>288U</var>,	<i>// DINSU</i></td></tr>
<tr><th id="5454">5454</th><td>    <var>2U</var>,	<i>// DIV</i></td></tr>
<tr><th id="5455">5455</th><td>    <var>2U</var>,	<i>// DIVU</i></td></tr>
<tr><th id="5456">5456</th><td>    <var>2U</var>,	<i>// DIVU_MMR6</i></td></tr>
<tr><th id="5457">5457</th><td>    <var>2U</var>,	<i>// DIV_MMR6</i></td></tr>
<tr><th id="5458">5458</th><td>    <var>2U</var>,	<i>// DIV_S_B</i></td></tr>
<tr><th id="5459">5459</th><td>    <var>2U</var>,	<i>// DIV_S_D</i></td></tr>
<tr><th id="5460">5460</th><td>    <var>2U</var>,	<i>// DIV_S_H</i></td></tr>
<tr><th id="5461">5461</th><td>    <var>2U</var>,	<i>// DIV_S_W</i></td></tr>
<tr><th id="5462">5462</th><td>    <var>2U</var>,	<i>// DIV_U_B</i></td></tr>
<tr><th id="5463">5463</th><td>    <var>2U</var>,	<i>// DIV_U_D</i></td></tr>
<tr><th id="5464">5464</th><td>    <var>2U</var>,	<i>// DIV_U_H</i></td></tr>
<tr><th id="5465">5465</th><td>    <var>2U</var>,	<i>// DIV_U_W</i></td></tr>
<tr><th id="5466">5466</th><td>    <var>0U</var>,	<i>// DI_MM</i></td></tr>
<tr><th id="5467">5467</th><td>    <var>0U</var>,	<i>// DI_MMR6</i></td></tr>
<tr><th id="5468">5468</th><td>    <var>4162U</var>,	<i>// DLSA</i></td></tr>
<tr><th id="5469">5469</th><td>    <var>4162U</var>,	<i>// DLSA_R6</i></td></tr>
<tr><th id="5470">5470</th><td>    <var>4U</var>,	<i>// DMFC0</i></td></tr>
<tr><th id="5471">5471</th><td>    <var>0U</var>,	<i>// DMFC1</i></td></tr>
<tr><th id="5472">5472</th><td>    <var>4U</var>,	<i>// DMFC2</i></td></tr>
<tr><th id="5473">5473</th><td>    <var>0U</var>,	<i>// DMFC2_OCTEON</i></td></tr>
<tr><th id="5474">5474</th><td>    <var>4U</var>,	<i>// DMFGC0</i></td></tr>
<tr><th id="5475">5475</th><td>    <var>2U</var>,	<i>// DMOD</i></td></tr>
<tr><th id="5476">5476</th><td>    <var>2U</var>,	<i>// DMODU</i></td></tr>
<tr><th id="5477">5477</th><td>    <var>0U</var>,	<i>// DMT</i></td></tr>
<tr><th id="5478">5478</th><td>    <var>0U</var>,	<i>// DMTC0</i></td></tr>
<tr><th id="5479">5479</th><td>    <var>0U</var>,	<i>// DMTC1</i></td></tr>
<tr><th id="5480">5480</th><td>    <var>0U</var>,	<i>// DMTC2</i></td></tr>
<tr><th id="5481">5481</th><td>    <var>0U</var>,	<i>// DMTC2_OCTEON</i></td></tr>
<tr><th id="5482">5482</th><td>    <var>0U</var>,	<i>// DMTGC0</i></td></tr>
<tr><th id="5483">5483</th><td>    <var>2U</var>,	<i>// DMUH</i></td></tr>
<tr><th id="5484">5484</th><td>    <var>2U</var>,	<i>// DMUHU</i></td></tr>
<tr><th id="5485">5485</th><td>    <var>2U</var>,	<i>// DMUL</i></td></tr>
<tr><th id="5486">5486</th><td>    <var>0U</var>,	<i>// DMULT</i></td></tr>
<tr><th id="5487">5487</th><td>    <var>0U</var>,	<i>// DMULTu</i></td></tr>
<tr><th id="5488">5488</th><td>    <var>2U</var>,	<i>// DMULU</i></td></tr>
<tr><th id="5489">5489</th><td>    <var>2U</var>,	<i>// DMUL_R6</i></td></tr>
<tr><th id="5490">5490</th><td>    <var>2U</var>,	<i>// DOTP_S_D</i></td></tr>
<tr><th id="5491">5491</th><td>    <var>2U</var>,	<i>// DOTP_S_H</i></td></tr>
<tr><th id="5492">5492</th><td>    <var>2U</var>,	<i>// DOTP_S_W</i></td></tr>
<tr><th id="5493">5493</th><td>    <var>2U</var>,	<i>// DOTP_U_D</i></td></tr>
<tr><th id="5494">5494</th><td>    <var>2U</var>,	<i>// DOTP_U_H</i></td></tr>
<tr><th id="5495">5495</th><td>    <var>2U</var>,	<i>// DOTP_U_W</i></td></tr>
<tr><th id="5496">5496</th><td>    <var>26U</var>,	<i>// DPADD_S_D</i></td></tr>
<tr><th id="5497">5497</th><td>    <var>26U</var>,	<i>// DPADD_S_H</i></td></tr>
<tr><th id="5498">5498</th><td>    <var>26U</var>,	<i>// DPADD_S_W</i></td></tr>
<tr><th id="5499">5499</th><td>    <var>26U</var>,	<i>// DPADD_U_D</i></td></tr>
<tr><th id="5500">5500</th><td>    <var>26U</var>,	<i>// DPADD_U_H</i></td></tr>
<tr><th id="5501">5501</th><td>    <var>26U</var>,	<i>// DPADD_U_W</i></td></tr>
<tr><th id="5502">5502</th><td>    <var>2U</var>,	<i>// DPAQX_SA_W_PH</i></td></tr>
<tr><th id="5503">5503</th><td>    <var>2U</var>,	<i>// DPAQX_SA_W_PH_MMR2</i></td></tr>
<tr><th id="5504">5504</th><td>    <var>2U</var>,	<i>// DPAQX_S_W_PH</i></td></tr>
<tr><th id="5505">5505</th><td>    <var>2U</var>,	<i>// DPAQX_S_W_PH_MMR2</i></td></tr>
<tr><th id="5506">5506</th><td>    <var>2U</var>,	<i>// DPAQ_SA_L_W</i></td></tr>
<tr><th id="5507">5507</th><td>    <var>2U</var>,	<i>// DPAQ_SA_L_W_MM</i></td></tr>
<tr><th id="5508">5508</th><td>    <var>2U</var>,	<i>// DPAQ_S_W_PH</i></td></tr>
<tr><th id="5509">5509</th><td>    <var>2U</var>,	<i>// DPAQ_S_W_PH_MM</i></td></tr>
<tr><th id="5510">5510</th><td>    <var>2U</var>,	<i>// DPAU_H_QBL</i></td></tr>
<tr><th id="5511">5511</th><td>    <var>2U</var>,	<i>// DPAU_H_QBL_MM</i></td></tr>
<tr><th id="5512">5512</th><td>    <var>2U</var>,	<i>// DPAU_H_QBR</i></td></tr>
<tr><th id="5513">5513</th><td>    <var>2U</var>,	<i>// DPAU_H_QBR_MM</i></td></tr>
<tr><th id="5514">5514</th><td>    <var>2U</var>,	<i>// DPAX_W_PH</i></td></tr>
<tr><th id="5515">5515</th><td>    <var>2U</var>,	<i>// DPAX_W_PH_MMR2</i></td></tr>
<tr><th id="5516">5516</th><td>    <var>2U</var>,	<i>// DPA_W_PH</i></td></tr>
<tr><th id="5517">5517</th><td>    <var>2U</var>,	<i>// DPA_W_PH_MMR2</i></td></tr>
<tr><th id="5518">5518</th><td>    <var>0U</var>,	<i>// DPOP</i></td></tr>
<tr><th id="5519">5519</th><td>    <var>2U</var>,	<i>// DPSQX_SA_W_PH</i></td></tr>
<tr><th id="5520">5520</th><td>    <var>2U</var>,	<i>// DPSQX_SA_W_PH_MMR2</i></td></tr>
<tr><th id="5521">5521</th><td>    <var>2U</var>,	<i>// DPSQX_S_W_PH</i></td></tr>
<tr><th id="5522">5522</th><td>    <var>2U</var>,	<i>// DPSQX_S_W_PH_MMR2</i></td></tr>
<tr><th id="5523">5523</th><td>    <var>2U</var>,	<i>// DPSQ_SA_L_W</i></td></tr>
<tr><th id="5524">5524</th><td>    <var>2U</var>,	<i>// DPSQ_SA_L_W_MM</i></td></tr>
<tr><th id="5525">5525</th><td>    <var>2U</var>,	<i>// DPSQ_S_W_PH</i></td></tr>
<tr><th id="5526">5526</th><td>    <var>2U</var>,	<i>// DPSQ_S_W_PH_MM</i></td></tr>
<tr><th id="5527">5527</th><td>    <var>26U</var>,	<i>// DPSUB_S_D</i></td></tr>
<tr><th id="5528">5528</th><td>    <var>26U</var>,	<i>// DPSUB_S_H</i></td></tr>
<tr><th id="5529">5529</th><td>    <var>26U</var>,	<i>// DPSUB_S_W</i></td></tr>
<tr><th id="5530">5530</th><td>    <var>26U</var>,	<i>// DPSUB_U_D</i></td></tr>
<tr><th id="5531">5531</th><td>    <var>26U</var>,	<i>// DPSUB_U_H</i></td></tr>
<tr><th id="5532">5532</th><td>    <var>26U</var>,	<i>// DPSUB_U_W</i></td></tr>
<tr><th id="5533">5533</th><td>    <var>2U</var>,	<i>// DPSU_H_QBL</i></td></tr>
<tr><th id="5534">5534</th><td>    <var>2U</var>,	<i>// DPSU_H_QBL_MM</i></td></tr>
<tr><th id="5535">5535</th><td>    <var>2U</var>,	<i>// DPSU_H_QBR</i></td></tr>
<tr><th id="5536">5536</th><td>    <var>2U</var>,	<i>// DPSU_H_QBR_MM</i></td></tr>
<tr><th id="5537">5537</th><td>    <var>2U</var>,	<i>// DPSX_W_PH</i></td></tr>
<tr><th id="5538">5538</th><td>    <var>2U</var>,	<i>// DPSX_W_PH_MMR2</i></td></tr>
<tr><th id="5539">5539</th><td>    <var>2U</var>,	<i>// DPS_W_PH</i></td></tr>
<tr><th id="5540">5540</th><td>    <var>2U</var>,	<i>// DPS_W_PH_MMR2</i></td></tr>
<tr><th id="5541">5541</th><td>    <var>14U</var>,	<i>// DROTR</i></td></tr>
<tr><th id="5542">5542</th><td>    <var>6U</var>,	<i>// DROTR32</i></td></tr>
<tr><th id="5543">5543</th><td>    <var>2U</var>,	<i>// DROTRV</i></td></tr>
<tr><th id="5544">5544</th><td>    <var>0U</var>,	<i>// DSBH</i></td></tr>
<tr><th id="5545">5545</th><td>    <var>0U</var>,	<i>// DSDIV</i></td></tr>
<tr><th id="5546">5546</th><td>    <var>0U</var>,	<i>// DSHD</i></td></tr>
<tr><th id="5547">5547</th><td>    <var>14U</var>,	<i>// DSLL</i></td></tr>
<tr><th id="5548">5548</th><td>    <var>6U</var>,	<i>// DSLL32</i></td></tr>
<tr><th id="5549">5549</th><td>    <var>0U</var>,	<i>// DSLL64_32</i></td></tr>
<tr><th id="5550">5550</th><td>    <var>2U</var>,	<i>// DSLLV</i></td></tr>
<tr><th id="5551">5551</th><td>    <var>14U</var>,	<i>// DSRA</i></td></tr>
<tr><th id="5552">5552</th><td>    <var>6U</var>,	<i>// DSRA32</i></td></tr>
<tr><th id="5553">5553</th><td>    <var>2U</var>,	<i>// DSRAV</i></td></tr>
<tr><th id="5554">5554</th><td>    <var>14U</var>,	<i>// DSRL</i></td></tr>
<tr><th id="5555">5555</th><td>    <var>6U</var>,	<i>// DSRL32</i></td></tr>
<tr><th id="5556">5556</th><td>    <var>2U</var>,	<i>// DSRLV</i></td></tr>
<tr><th id="5557">5557</th><td>    <var>2U</var>,	<i>// DSUB</i></td></tr>
<tr><th id="5558">5558</th><td>    <var>2U</var>,	<i>// DSUBu</i></td></tr>
<tr><th id="5559">5559</th><td>    <var>0U</var>,	<i>// DUDIV</i></td></tr>
<tr><th id="5560">5560</th><td>    <var>0U</var>,	<i>// DVP</i></td></tr>
<tr><th id="5561">5561</th><td>    <var>0U</var>,	<i>// DVPE</i></td></tr>
<tr><th id="5562">5562</th><td>    <var>0U</var>,	<i>// DVP_MMR6</i></td></tr>
<tr><th id="5563">5563</th><td>    <var>0U</var>,	<i>// DivRxRy16</i></td></tr>
<tr><th id="5564">5564</th><td>    <var>0U</var>,	<i>// DivuRxRy16</i></td></tr>
<tr><th id="5565">5565</th><td>    <var>0U</var>,	<i>// EHB</i></td></tr>
<tr><th id="5566">5566</th><td>    <var>0U</var>,	<i>// EHB_MM</i></td></tr>
<tr><th id="5567">5567</th><td>    <var>0U</var>,	<i>// EHB_MMR6</i></td></tr>
<tr><th id="5568">5568</th><td>    <var>0U</var>,	<i>// EI</i></td></tr>
<tr><th id="5569">5569</th><td>    <var>0U</var>,	<i>// EI_MM</i></td></tr>
<tr><th id="5570">5570</th><td>    <var>0U</var>,	<i>// EI_MMR6</i></td></tr>
<tr><th id="5571">5571</th><td>    <var>0U</var>,	<i>// EMT</i></td></tr>
<tr><th id="5572">5572</th><td>    <var>0U</var>,	<i>// ERET</i></td></tr>
<tr><th id="5573">5573</th><td>    <var>0U</var>,	<i>// ERETNC</i></td></tr>
<tr><th id="5574">5574</th><td>    <var>0U</var>,	<i>// ERETNC_MMR6</i></td></tr>
<tr><th id="5575">5575</th><td>    <var>0U</var>,	<i>// ERET_MM</i></td></tr>
<tr><th id="5576">5576</th><td>    <var>0U</var>,	<i>// ERET_MMR6</i></td></tr>
<tr><th id="5577">5577</th><td>    <var>0U</var>,	<i>// EVP</i></td></tr>
<tr><th id="5578">5578</th><td>    <var>0U</var>,	<i>// EVPE</i></td></tr>
<tr><th id="5579">5579</th><td>    <var>0U</var>,	<i>// EVP_MMR6</i></td></tr>
<tr><th id="5580">5580</th><td>    <var>2118U</var>,	<i>// EXT</i></td></tr>
<tr><th id="5581">5581</th><td>    <var>6U</var>,	<i>// EXTP</i></td></tr>
<tr><th id="5582">5582</th><td>    <var>6U</var>,	<i>// EXTPDP</i></td></tr>
<tr><th id="5583">5583</th><td>    <var>2U</var>,	<i>// EXTPDPV</i></td></tr>
<tr><th id="5584">5584</th><td>    <var>2U</var>,	<i>// EXTPDPV_MM</i></td></tr>
<tr><th id="5585">5585</th><td>    <var>6U</var>,	<i>// EXTPDP_MM</i></td></tr>
<tr><th id="5586">5586</th><td>    <var>2U</var>,	<i>// EXTPV</i></td></tr>
<tr><th id="5587">5587</th><td>    <var>2U</var>,	<i>// EXTPV_MM</i></td></tr>
<tr><th id="5588">5588</th><td>    <var>6U</var>,	<i>// EXTP_MM</i></td></tr>
<tr><th id="5589">5589</th><td>    <var>2U</var>,	<i>// EXTRV_RS_W</i></td></tr>
<tr><th id="5590">5590</th><td>    <var>2U</var>,	<i>// EXTRV_RS_W_MM</i></td></tr>
<tr><th id="5591">5591</th><td>    <var>2U</var>,	<i>// EXTRV_R_W</i></td></tr>
<tr><th id="5592">5592</th><td>    <var>2U</var>,	<i>// EXTRV_R_W_MM</i></td></tr>
<tr><th id="5593">5593</th><td>    <var>2U</var>,	<i>// EXTRV_S_H</i></td></tr>
<tr><th id="5594">5594</th><td>    <var>2U</var>,	<i>// EXTRV_S_H_MM</i></td></tr>
<tr><th id="5595">5595</th><td>    <var>2U</var>,	<i>// EXTRV_W</i></td></tr>
<tr><th id="5596">5596</th><td>    <var>2U</var>,	<i>// EXTRV_W_MM</i></td></tr>
<tr><th id="5597">5597</th><td>    <var>6U</var>,	<i>// EXTR_RS_W</i></td></tr>
<tr><th id="5598">5598</th><td>    <var>6U</var>,	<i>// EXTR_RS_W_MM</i></td></tr>
<tr><th id="5599">5599</th><td>    <var>6U</var>,	<i>// EXTR_R_W</i></td></tr>
<tr><th id="5600">5600</th><td>    <var>6U</var>,	<i>// EXTR_R_W_MM</i></td></tr>
<tr><th id="5601">5601</th><td>    <var>6U</var>,	<i>// EXTR_S_H</i></td></tr>
<tr><th id="5602">5602</th><td>    <var>6U</var>,	<i>// EXTR_S_H_MM</i></td></tr>
<tr><th id="5603">5603</th><td>    <var>6U</var>,	<i>// EXTR_W</i></td></tr>
<tr><th id="5604">5604</th><td>    <var>6U</var>,	<i>// EXTR_W_MM</i></td></tr>
<tr><th id="5605">5605</th><td>    <var>582U</var>,	<i>// EXTS</i></td></tr>
<tr><th id="5606">5606</th><td>    <var>582U</var>,	<i>// EXTS32</i></td></tr>
<tr><th id="5607">5607</th><td>    <var>2118U</var>,	<i>// EXT_MM</i></td></tr>
<tr><th id="5608">5608</th><td>    <var>2118U</var>,	<i>// EXT_MMR6</i></td></tr>
<tr><th id="5609">5609</th><td>    <var>0U</var>,	<i>// FABS_D32</i></td></tr>
<tr><th id="5610">5610</th><td>    <var>0U</var>,	<i>// FABS_D32_MM</i></td></tr>
<tr><th id="5611">5611</th><td>    <var>0U</var>,	<i>// FABS_D64</i></td></tr>
<tr><th id="5612">5612</th><td>    <var>0U</var>,	<i>// FABS_D64_MM</i></td></tr>
<tr><th id="5613">5613</th><td>    <var>0U</var>,	<i>// FABS_S</i></td></tr>
<tr><th id="5614">5614</th><td>    <var>0U</var>,	<i>// FABS_S_MM</i></td></tr>
<tr><th id="5615">5615</th><td>    <var>2U</var>,	<i>// FADD_D</i></td></tr>
<tr><th id="5616">5616</th><td>    <var>2U</var>,	<i>// FADD_D32</i></td></tr>
<tr><th id="5617">5617</th><td>    <var>2U</var>,	<i>// FADD_D32_MM</i></td></tr>
<tr><th id="5618">5618</th><td>    <var>2U</var>,	<i>// FADD_D64</i></td></tr>
<tr><th id="5619">5619</th><td>    <var>2U</var>,	<i>// FADD_D64_MM</i></td></tr>
<tr><th id="5620">5620</th><td>    <var>2U</var>,	<i>// FADD_PS64</i></td></tr>
<tr><th id="5621">5621</th><td>    <var>2U</var>,	<i>// FADD_S</i></td></tr>
<tr><th id="5622">5622</th><td>    <var>2U</var>,	<i>// FADD_S_MM</i></td></tr>
<tr><th id="5623">5623</th><td>    <var>34U</var>,	<i>// FADD_S_MMR6</i></td></tr>
<tr><th id="5624">5624</th><td>    <var>2U</var>,	<i>// FADD_W</i></td></tr>
<tr><th id="5625">5625</th><td>    <var>2U</var>,	<i>// FCAF_D</i></td></tr>
<tr><th id="5626">5626</th><td>    <var>2U</var>,	<i>// FCAF_W</i></td></tr>
<tr><th id="5627">5627</th><td>    <var>2U</var>,	<i>// FCEQ_D</i></td></tr>
<tr><th id="5628">5628</th><td>    <var>2U</var>,	<i>// FCEQ_W</i></td></tr>
<tr><th id="5629">5629</th><td>    <var>0U</var>,	<i>// FCLASS_D</i></td></tr>
<tr><th id="5630">5630</th><td>    <var>0U</var>,	<i>// FCLASS_W</i></td></tr>
<tr><th id="5631">5631</th><td>    <var>2U</var>,	<i>// FCLE_D</i></td></tr>
<tr><th id="5632">5632</th><td>    <var>2U</var>,	<i>// FCLE_W</i></td></tr>
<tr><th id="5633">5633</th><td>    <var>2U</var>,	<i>// FCLT_D</i></td></tr>
<tr><th id="5634">5634</th><td>    <var>2U</var>,	<i>// FCLT_W</i></td></tr>
<tr><th id="5635">5635</th><td>    <var>0U</var>,	<i>// FCMP_D32</i></td></tr>
<tr><th id="5636">5636</th><td>    <var>0U</var>,	<i>// FCMP_D32_MM</i></td></tr>
<tr><th id="5637">5637</th><td>    <var>0U</var>,	<i>// FCMP_D64</i></td></tr>
<tr><th id="5638">5638</th><td>    <var>0U</var>,	<i>// FCMP_S32</i></td></tr>
<tr><th id="5639">5639</th><td>    <var>0U</var>,	<i>// FCMP_S32_MM</i></td></tr>
<tr><th id="5640">5640</th><td>    <var>2U</var>,	<i>// FCNE_D</i></td></tr>
<tr><th id="5641">5641</th><td>    <var>2U</var>,	<i>// FCNE_W</i></td></tr>
<tr><th id="5642">5642</th><td>    <var>2U</var>,	<i>// FCOR_D</i></td></tr>
<tr><th id="5643">5643</th><td>    <var>2U</var>,	<i>// FCOR_W</i></td></tr>
<tr><th id="5644">5644</th><td>    <var>2U</var>,	<i>// FCUEQ_D</i></td></tr>
<tr><th id="5645">5645</th><td>    <var>2U</var>,	<i>// FCUEQ_W</i></td></tr>
<tr><th id="5646">5646</th><td>    <var>2U</var>,	<i>// FCULE_D</i></td></tr>
<tr><th id="5647">5647</th><td>    <var>2U</var>,	<i>// FCULE_W</i></td></tr>
<tr><th id="5648">5648</th><td>    <var>2U</var>,	<i>// FCULT_D</i></td></tr>
<tr><th id="5649">5649</th><td>    <var>2U</var>,	<i>// FCULT_W</i></td></tr>
<tr><th id="5650">5650</th><td>    <var>2U</var>,	<i>// FCUNE_D</i></td></tr>
<tr><th id="5651">5651</th><td>    <var>2U</var>,	<i>// FCUNE_W</i></td></tr>
<tr><th id="5652">5652</th><td>    <var>2U</var>,	<i>// FCUN_D</i></td></tr>
<tr><th id="5653">5653</th><td>    <var>2U</var>,	<i>// FCUN_W</i></td></tr>
<tr><th id="5654">5654</th><td>    <var>2U</var>,	<i>// FDIV_D</i></td></tr>
<tr><th id="5655">5655</th><td>    <var>2U</var>,	<i>// FDIV_D32</i></td></tr>
<tr><th id="5656">5656</th><td>    <var>2U</var>,	<i>// FDIV_D32_MM</i></td></tr>
<tr><th id="5657">5657</th><td>    <var>2U</var>,	<i>// FDIV_D64</i></td></tr>
<tr><th id="5658">5658</th><td>    <var>2U</var>,	<i>// FDIV_D64_MM</i></td></tr>
<tr><th id="5659">5659</th><td>    <var>2U</var>,	<i>// FDIV_S</i></td></tr>
<tr><th id="5660">5660</th><td>    <var>2U</var>,	<i>// FDIV_S_MM</i></td></tr>
<tr><th id="5661">5661</th><td>    <var>34U</var>,	<i>// FDIV_S_MMR6</i></td></tr>
<tr><th id="5662">5662</th><td>    <var>2U</var>,	<i>// FDIV_W</i></td></tr>
<tr><th id="5663">5663</th><td>    <var>2U</var>,	<i>// FEXDO_H</i></td></tr>
<tr><th id="5664">5664</th><td>    <var>2U</var>,	<i>// FEXDO_W</i></td></tr>
<tr><th id="5665">5665</th><td>    <var>2U</var>,	<i>// FEXP2_D</i></td></tr>
<tr><th id="5666">5666</th><td>    <var>2U</var>,	<i>// FEXP2_W</i></td></tr>
<tr><th id="5667">5667</th><td>    <var>0U</var>,	<i>// FEXUPL_D</i></td></tr>
<tr><th id="5668">5668</th><td>    <var>0U</var>,	<i>// FEXUPL_W</i></td></tr>
<tr><th id="5669">5669</th><td>    <var>0U</var>,	<i>// FEXUPR_D</i></td></tr>
<tr><th id="5670">5670</th><td>    <var>0U</var>,	<i>// FEXUPR_W</i></td></tr>
<tr><th id="5671">5671</th><td>    <var>0U</var>,	<i>// FFINT_S_D</i></td></tr>
<tr><th id="5672">5672</th><td>    <var>0U</var>,	<i>// FFINT_S_W</i></td></tr>
<tr><th id="5673">5673</th><td>    <var>0U</var>,	<i>// FFINT_U_D</i></td></tr>
<tr><th id="5674">5674</th><td>    <var>0U</var>,	<i>// FFINT_U_W</i></td></tr>
<tr><th id="5675">5675</th><td>    <var>0U</var>,	<i>// FFQL_D</i></td></tr>
<tr><th id="5676">5676</th><td>    <var>0U</var>,	<i>// FFQL_W</i></td></tr>
<tr><th id="5677">5677</th><td>    <var>0U</var>,	<i>// FFQR_D</i></td></tr>
<tr><th id="5678">5678</th><td>    <var>0U</var>,	<i>// FFQR_W</i></td></tr>
<tr><th id="5679">5679</th><td>    <var>0U</var>,	<i>// FILL_B</i></td></tr>
<tr><th id="5680">5680</th><td>    <var>0U</var>,	<i>// FILL_D</i></td></tr>
<tr><th id="5681">5681</th><td>    <var>0U</var>,	<i>// FILL_H</i></td></tr>
<tr><th id="5682">5682</th><td>    <var>0U</var>,	<i>// FILL_W</i></td></tr>
<tr><th id="5683">5683</th><td>    <var>0U</var>,	<i>// FLOG2_D</i></td></tr>
<tr><th id="5684">5684</th><td>    <var>0U</var>,	<i>// FLOG2_W</i></td></tr>
<tr><th id="5685">5685</th><td>    <var>0U</var>,	<i>// FLOOR_L_D64</i></td></tr>
<tr><th id="5686">5686</th><td>    <var>0U</var>,	<i>// FLOOR_L_D_MMR6</i></td></tr>
<tr><th id="5687">5687</th><td>    <var>0U</var>,	<i>// FLOOR_L_S</i></td></tr>
<tr><th id="5688">5688</th><td>    <var>0U</var>,	<i>// FLOOR_L_S_MMR6</i></td></tr>
<tr><th id="5689">5689</th><td>    <var>0U</var>,	<i>// FLOOR_W_D32</i></td></tr>
<tr><th id="5690">5690</th><td>    <var>0U</var>,	<i>// FLOOR_W_D64</i></td></tr>
<tr><th id="5691">5691</th><td>    <var>0U</var>,	<i>// FLOOR_W_D_MMR6</i></td></tr>
<tr><th id="5692">5692</th><td>    <var>0U</var>,	<i>// FLOOR_W_MM</i></td></tr>
<tr><th id="5693">5693</th><td>    <var>0U</var>,	<i>// FLOOR_W_S</i></td></tr>
<tr><th id="5694">5694</th><td>    <var>0U</var>,	<i>// FLOOR_W_S_MM</i></td></tr>
<tr><th id="5695">5695</th><td>    <var>0U</var>,	<i>// FLOOR_W_S_MMR6</i></td></tr>
<tr><th id="5696">5696</th><td>    <var>26U</var>,	<i>// FMADD_D</i></td></tr>
<tr><th id="5697">5697</th><td>    <var>26U</var>,	<i>// FMADD_W</i></td></tr>
<tr><th id="5698">5698</th><td>    <var>2U</var>,	<i>// FMAX_A_D</i></td></tr>
<tr><th id="5699">5699</th><td>    <var>2U</var>,	<i>// FMAX_A_W</i></td></tr>
<tr><th id="5700">5700</th><td>    <var>2U</var>,	<i>// FMAX_D</i></td></tr>
<tr><th id="5701">5701</th><td>    <var>2U</var>,	<i>// FMAX_W</i></td></tr>
<tr><th id="5702">5702</th><td>    <var>2U</var>,	<i>// FMIN_A_D</i></td></tr>
<tr><th id="5703">5703</th><td>    <var>2U</var>,	<i>// FMIN_A_W</i></td></tr>
<tr><th id="5704">5704</th><td>    <var>2U</var>,	<i>// FMIN_D</i></td></tr>
<tr><th id="5705">5705</th><td>    <var>2U</var>,	<i>// FMIN_W</i></td></tr>
<tr><th id="5706">5706</th><td>    <var>0U</var>,	<i>// FMOV_D32</i></td></tr>
<tr><th id="5707">5707</th><td>    <var>0U</var>,	<i>// FMOV_D32_MM</i></td></tr>
<tr><th id="5708">5708</th><td>    <var>0U</var>,	<i>// FMOV_D64</i></td></tr>
<tr><th id="5709">5709</th><td>    <var>0U</var>,	<i>// FMOV_D64_MM</i></td></tr>
<tr><th id="5710">5710</th><td>    <var>0U</var>,	<i>// FMOV_D_MMR6</i></td></tr>
<tr><th id="5711">5711</th><td>    <var>0U</var>,	<i>// FMOV_S</i></td></tr>
<tr><th id="5712">5712</th><td>    <var>0U</var>,	<i>// FMOV_S_MM</i></td></tr>
<tr><th id="5713">5713</th><td>    <var>0U</var>,	<i>// FMOV_S_MMR6</i></td></tr>
<tr><th id="5714">5714</th><td>    <var>26U</var>,	<i>// FMSUB_D</i></td></tr>
<tr><th id="5715">5715</th><td>    <var>26U</var>,	<i>// FMSUB_W</i></td></tr>
<tr><th id="5716">5716</th><td>    <var>2U</var>,	<i>// FMUL_D</i></td></tr>
<tr><th id="5717">5717</th><td>    <var>2U</var>,	<i>// FMUL_D32</i></td></tr>
<tr><th id="5718">5718</th><td>    <var>2U</var>,	<i>// FMUL_D32_MM</i></td></tr>
<tr><th id="5719">5719</th><td>    <var>2U</var>,	<i>// FMUL_D64</i></td></tr>
<tr><th id="5720">5720</th><td>    <var>2U</var>,	<i>// FMUL_D64_MM</i></td></tr>
<tr><th id="5721">5721</th><td>    <var>2U</var>,	<i>// FMUL_PS64</i></td></tr>
<tr><th id="5722">5722</th><td>    <var>2U</var>,	<i>// FMUL_S</i></td></tr>
<tr><th id="5723">5723</th><td>    <var>2U</var>,	<i>// FMUL_S_MM</i></td></tr>
<tr><th id="5724">5724</th><td>    <var>34U</var>,	<i>// FMUL_S_MMR6</i></td></tr>
<tr><th id="5725">5725</th><td>    <var>2U</var>,	<i>// FMUL_W</i></td></tr>
<tr><th id="5726">5726</th><td>    <var>0U</var>,	<i>// FNEG_D32</i></td></tr>
<tr><th id="5727">5727</th><td>    <var>0U</var>,	<i>// FNEG_D32_MM</i></td></tr>
<tr><th id="5728">5728</th><td>    <var>0U</var>,	<i>// FNEG_D64</i></td></tr>
<tr><th id="5729">5729</th><td>    <var>0U</var>,	<i>// FNEG_D64_MM</i></td></tr>
<tr><th id="5730">5730</th><td>    <var>0U</var>,	<i>// FNEG_S</i></td></tr>
<tr><th id="5731">5731</th><td>    <var>0U</var>,	<i>// FNEG_S_MM</i></td></tr>
<tr><th id="5732">5732</th><td>    <var>0U</var>,	<i>// FNEG_S_MMR6</i></td></tr>
<tr><th id="5733">5733</th><td>    <var>0U</var>,	<i>// FORK</i></td></tr>
<tr><th id="5734">5734</th><td>    <var>0U</var>,	<i>// FRCP_D</i></td></tr>
<tr><th id="5735">5735</th><td>    <var>0U</var>,	<i>// FRCP_W</i></td></tr>
<tr><th id="5736">5736</th><td>    <var>0U</var>,	<i>// FRINT_D</i></td></tr>
<tr><th id="5737">5737</th><td>    <var>0U</var>,	<i>// FRINT_W</i></td></tr>
<tr><th id="5738">5738</th><td>    <var>0U</var>,	<i>// FRSQRT_D</i></td></tr>
<tr><th id="5739">5739</th><td>    <var>0U</var>,	<i>// FRSQRT_W</i></td></tr>
<tr><th id="5740">5740</th><td>    <var>2U</var>,	<i>// FSAF_D</i></td></tr>
<tr><th id="5741">5741</th><td>    <var>2U</var>,	<i>// FSAF_W</i></td></tr>
<tr><th id="5742">5742</th><td>    <var>2U</var>,	<i>// FSEQ_D</i></td></tr>
<tr><th id="5743">5743</th><td>    <var>2U</var>,	<i>// FSEQ_W</i></td></tr>
<tr><th id="5744">5744</th><td>    <var>2U</var>,	<i>// FSLE_D</i></td></tr>
<tr><th id="5745">5745</th><td>    <var>2U</var>,	<i>// FSLE_W</i></td></tr>
<tr><th id="5746">5746</th><td>    <var>2U</var>,	<i>// FSLT_D</i></td></tr>
<tr><th id="5747">5747</th><td>    <var>2U</var>,	<i>// FSLT_W</i></td></tr>
<tr><th id="5748">5748</th><td>    <var>2U</var>,	<i>// FSNE_D</i></td></tr>
<tr><th id="5749">5749</th><td>    <var>2U</var>,	<i>// FSNE_W</i></td></tr>
<tr><th id="5750">5750</th><td>    <var>2U</var>,	<i>// FSOR_D</i></td></tr>
<tr><th id="5751">5751</th><td>    <var>2U</var>,	<i>// FSOR_W</i></td></tr>
<tr><th id="5752">5752</th><td>    <var>0U</var>,	<i>// FSQRT_D</i></td></tr>
<tr><th id="5753">5753</th><td>    <var>0U</var>,	<i>// FSQRT_D32</i></td></tr>
<tr><th id="5754">5754</th><td>    <var>0U</var>,	<i>// FSQRT_D32_MM</i></td></tr>
<tr><th id="5755">5755</th><td>    <var>0U</var>,	<i>// FSQRT_D64</i></td></tr>
<tr><th id="5756">5756</th><td>    <var>0U</var>,	<i>// FSQRT_D64_MM</i></td></tr>
<tr><th id="5757">5757</th><td>    <var>0U</var>,	<i>// FSQRT_S</i></td></tr>
<tr><th id="5758">5758</th><td>    <var>0U</var>,	<i>// FSQRT_S_MM</i></td></tr>
<tr><th id="5759">5759</th><td>    <var>0U</var>,	<i>// FSQRT_W</i></td></tr>
<tr><th id="5760">5760</th><td>    <var>2U</var>,	<i>// FSUB_D</i></td></tr>
<tr><th id="5761">5761</th><td>    <var>2U</var>,	<i>// FSUB_D32</i></td></tr>
<tr><th id="5762">5762</th><td>    <var>2U</var>,	<i>// FSUB_D32_MM</i></td></tr>
<tr><th id="5763">5763</th><td>    <var>2U</var>,	<i>// FSUB_D64</i></td></tr>
<tr><th id="5764">5764</th><td>    <var>2U</var>,	<i>// FSUB_D64_MM</i></td></tr>
<tr><th id="5765">5765</th><td>    <var>2U</var>,	<i>// FSUB_PS64</i></td></tr>
<tr><th id="5766">5766</th><td>    <var>2U</var>,	<i>// FSUB_S</i></td></tr>
<tr><th id="5767">5767</th><td>    <var>2U</var>,	<i>// FSUB_S_MM</i></td></tr>
<tr><th id="5768">5768</th><td>    <var>34U</var>,	<i>// FSUB_S_MMR6</i></td></tr>
<tr><th id="5769">5769</th><td>    <var>2U</var>,	<i>// FSUB_W</i></td></tr>
<tr><th id="5770">5770</th><td>    <var>2U</var>,	<i>// FSUEQ_D</i></td></tr>
<tr><th id="5771">5771</th><td>    <var>2U</var>,	<i>// FSUEQ_W</i></td></tr>
<tr><th id="5772">5772</th><td>    <var>2U</var>,	<i>// FSULE_D</i></td></tr>
<tr><th id="5773">5773</th><td>    <var>2U</var>,	<i>// FSULE_W</i></td></tr>
<tr><th id="5774">5774</th><td>    <var>2U</var>,	<i>// FSULT_D</i></td></tr>
<tr><th id="5775">5775</th><td>    <var>2U</var>,	<i>// FSULT_W</i></td></tr>
<tr><th id="5776">5776</th><td>    <var>2U</var>,	<i>// FSUNE_D</i></td></tr>
<tr><th id="5777">5777</th><td>    <var>2U</var>,	<i>// FSUNE_W</i></td></tr>
<tr><th id="5778">5778</th><td>    <var>2U</var>,	<i>// FSUN_D</i></td></tr>
<tr><th id="5779">5779</th><td>    <var>2U</var>,	<i>// FSUN_W</i></td></tr>
<tr><th id="5780">5780</th><td>    <var>0U</var>,	<i>// FTINT_S_D</i></td></tr>
<tr><th id="5781">5781</th><td>    <var>0U</var>,	<i>// FTINT_S_W</i></td></tr>
<tr><th id="5782">5782</th><td>    <var>0U</var>,	<i>// FTINT_U_D</i></td></tr>
<tr><th id="5783">5783</th><td>    <var>0U</var>,	<i>// FTINT_U_W</i></td></tr>
<tr><th id="5784">5784</th><td>    <var>2U</var>,	<i>// FTQ_H</i></td></tr>
<tr><th id="5785">5785</th><td>    <var>2U</var>,	<i>// FTQ_W</i></td></tr>
<tr><th id="5786">5786</th><td>    <var>0U</var>,	<i>// FTRUNC_S_D</i></td></tr>
<tr><th id="5787">5787</th><td>    <var>0U</var>,	<i>// FTRUNC_S_W</i></td></tr>
<tr><th id="5788">5788</th><td>    <var>0U</var>,	<i>// FTRUNC_U_D</i></td></tr>
<tr><th id="5789">5789</th><td>    <var>0U</var>,	<i>// FTRUNC_U_W</i></td></tr>
<tr><th id="5790">5790</th><td>    <var>0U</var>,	<i>// GINVI</i></td></tr>
<tr><th id="5791">5791</th><td>    <var>0U</var>,	<i>// GINVI_MMR6</i></td></tr>
<tr><th id="5792">5792</th><td>    <var>0U</var>,	<i>// GINVT</i></td></tr>
<tr><th id="5793">5793</th><td>    <var>0U</var>,	<i>// GINVT_MMR6</i></td></tr>
<tr><th id="5794">5794</th><td>    <var>2U</var>,	<i>// HADD_S_D</i></td></tr>
<tr><th id="5795">5795</th><td>    <var>2U</var>,	<i>// HADD_S_H</i></td></tr>
<tr><th id="5796">5796</th><td>    <var>2U</var>,	<i>// HADD_S_W</i></td></tr>
<tr><th id="5797">5797</th><td>    <var>2U</var>,	<i>// HADD_U_D</i></td></tr>
<tr><th id="5798">5798</th><td>    <var>2U</var>,	<i>// HADD_U_H</i></td></tr>
<tr><th id="5799">5799</th><td>    <var>2U</var>,	<i>// HADD_U_W</i></td></tr>
<tr><th id="5800">5800</th><td>    <var>2U</var>,	<i>// HSUB_S_D</i></td></tr>
<tr><th id="5801">5801</th><td>    <var>2U</var>,	<i>// HSUB_S_H</i></td></tr>
<tr><th id="5802">5802</th><td>    <var>2U</var>,	<i>// HSUB_S_W</i></td></tr>
<tr><th id="5803">5803</th><td>    <var>2U</var>,	<i>// HSUB_U_D</i></td></tr>
<tr><th id="5804">5804</th><td>    <var>2U</var>,	<i>// HSUB_U_H</i></td></tr>
<tr><th id="5805">5805</th><td>    <var>2U</var>,	<i>// HSUB_U_W</i></td></tr>
<tr><th id="5806">5806</th><td>    <var>0U</var>,	<i>// HYPCALL</i></td></tr>
<tr><th id="5807">5807</th><td>    <var>0U</var>,	<i>// HYPCALL_MM</i></td></tr>
<tr><th id="5808">5808</th><td>    <var>2U</var>,	<i>// ILVEV_B</i></td></tr>
<tr><th id="5809">5809</th><td>    <var>2U</var>,	<i>// ILVEV_D</i></td></tr>
<tr><th id="5810">5810</th><td>    <var>2U</var>,	<i>// ILVEV_H</i></td></tr>
<tr><th id="5811">5811</th><td>    <var>2U</var>,	<i>// ILVEV_W</i></td></tr>
<tr><th id="5812">5812</th><td>    <var>2U</var>,	<i>// ILVL_B</i></td></tr>
<tr><th id="5813">5813</th><td>    <var>2U</var>,	<i>// ILVL_D</i></td></tr>
<tr><th id="5814">5814</th><td>    <var>2U</var>,	<i>// ILVL_H</i></td></tr>
<tr><th id="5815">5815</th><td>    <var>2U</var>,	<i>// ILVL_W</i></td></tr>
<tr><th id="5816">5816</th><td>    <var>2U</var>,	<i>// ILVOD_B</i></td></tr>
<tr><th id="5817">5817</th><td>    <var>2U</var>,	<i>// ILVOD_D</i></td></tr>
<tr><th id="5818">5818</th><td>    <var>2U</var>,	<i>// ILVOD_H</i></td></tr>
<tr><th id="5819">5819</th><td>    <var>2U</var>,	<i>// ILVOD_W</i></td></tr>
<tr><th id="5820">5820</th><td>    <var>2U</var>,	<i>// ILVR_B</i></td></tr>
<tr><th id="5821">5821</th><td>    <var>2U</var>,	<i>// ILVR_D</i></td></tr>
<tr><th id="5822">5822</th><td>    <var>2U</var>,	<i>// ILVR_H</i></td></tr>
<tr><th id="5823">5823</th><td>    <var>2U</var>,	<i>// ILVR_W</i></td></tr>
<tr><th id="5824">5824</th><td>    <var>3142U</var>,	<i>// INS</i></td></tr>
<tr><th id="5825">5825</th><td>    <var>0U</var>,	<i>// INSERT_B</i></td></tr>
<tr><th id="5826">5826</th><td>    <var>0U</var>,	<i>// INSERT_D</i></td></tr>
<tr><th id="5827">5827</th><td>    <var>0U</var>,	<i>// INSERT_H</i></td></tr>
<tr><th id="5828">5828</th><td>    <var>0U</var>,	<i>// INSERT_W</i></td></tr>
<tr><th id="5829">5829</th><td>    <var>0U</var>,	<i>// INSV</i></td></tr>
<tr><th id="5830">5830</th><td>    <var>0U</var>,	<i>// INSVE_B</i></td></tr>
<tr><th id="5831">5831</th><td>    <var>0U</var>,	<i>// INSVE_D</i></td></tr>
<tr><th id="5832">5832</th><td>    <var>0U</var>,	<i>// INSVE_H</i></td></tr>
<tr><th id="5833">5833</th><td>    <var>0U</var>,	<i>// INSVE_W</i></td></tr>
<tr><th id="5834">5834</th><td>    <var>0U</var>,	<i>// INSV_MM</i></td></tr>
<tr><th id="5835">5835</th><td>    <var>3142U</var>,	<i>// INS_MM</i></td></tr>
<tr><th id="5836">5836</th><td>    <var>3142U</var>,	<i>// INS_MMR6</i></td></tr>
<tr><th id="5837">5837</th><td>    <var>0U</var>,	<i>// J</i></td></tr>
<tr><th id="5838">5838</th><td>    <var>0U</var>,	<i>// JAL</i></td></tr>
<tr><th id="5839">5839</th><td>    <var>0U</var>,	<i>// JALR</i></td></tr>
<tr><th id="5840">5840</th><td>    <var>0U</var>,	<i>// JALR16_MM</i></td></tr>
<tr><th id="5841">5841</th><td>    <var>0U</var>,	<i>// JALR64</i></td></tr>
<tr><th id="5842">5842</th><td>    <var>0U</var>,	<i>// JALRC16_MMR6</i></td></tr>
<tr><th id="5843">5843</th><td>    <var>0U</var>,	<i>// JALRC_HB_MMR6</i></td></tr>
<tr><th id="5844">5844</th><td>    <var>0U</var>,	<i>// JALRC_MMR6</i></td></tr>
<tr><th id="5845">5845</th><td>    <var>0U</var>,	<i>// JALRS16_MM</i></td></tr>
<tr><th id="5846">5846</th><td>    <var>0U</var>,	<i>// JALRS_MM</i></td></tr>
<tr><th id="5847">5847</th><td>    <var>0U</var>,	<i>// JALR_HB</i></td></tr>
<tr><th id="5848">5848</th><td>    <var>0U</var>,	<i>// JALR_HB64</i></td></tr>
<tr><th id="5849">5849</th><td>    <var>0U</var>,	<i>// JALR_MM</i></td></tr>
<tr><th id="5850">5850</th><td>    <var>0U</var>,	<i>// JALS_MM</i></td></tr>
<tr><th id="5851">5851</th><td>    <var>0U</var>,	<i>// JALX</i></td></tr>
<tr><th id="5852">5852</th><td>    <var>0U</var>,	<i>// JALX_MM</i></td></tr>
<tr><th id="5853">5853</th><td>    <var>0U</var>,	<i>// JAL_MM</i></td></tr>
<tr><th id="5854">5854</th><td>    <var>0U</var>,	<i>// JIALC</i></td></tr>
<tr><th id="5855">5855</th><td>    <var>0U</var>,	<i>// JIALC64</i></td></tr>
<tr><th id="5856">5856</th><td>    <var>0U</var>,	<i>// JIALC_MMR6</i></td></tr>
<tr><th id="5857">5857</th><td>    <var>0U</var>,	<i>// JIC</i></td></tr>
<tr><th id="5858">5858</th><td>    <var>0U</var>,	<i>// JIC64</i></td></tr>
<tr><th id="5859">5859</th><td>    <var>0U</var>,	<i>// JIC_MMR6</i></td></tr>
<tr><th id="5860">5860</th><td>    <var>0U</var>,	<i>// JR</i></td></tr>
<tr><th id="5861">5861</th><td>    <var>0U</var>,	<i>// JR16_MM</i></td></tr>
<tr><th id="5862">5862</th><td>    <var>0U</var>,	<i>// JR64</i></td></tr>
<tr><th id="5863">5863</th><td>    <var>0U</var>,	<i>// JRADDIUSP</i></td></tr>
<tr><th id="5864">5864</th><td>    <var>0U</var>,	<i>// JRC16_MM</i></td></tr>
<tr><th id="5865">5865</th><td>    <var>0U</var>,	<i>// JRC16_MMR6</i></td></tr>
<tr><th id="5866">5866</th><td>    <var>0U</var>,	<i>// JRCADDIUSP_MMR6</i></td></tr>
<tr><th id="5867">5867</th><td>    <var>0U</var>,	<i>// JR_HB</i></td></tr>
<tr><th id="5868">5868</th><td>    <var>0U</var>,	<i>// JR_HB64</i></td></tr>
<tr><th id="5869">5869</th><td>    <var>0U</var>,	<i>// JR_HB64_R6</i></td></tr>
<tr><th id="5870">5870</th><td>    <var>0U</var>,	<i>// JR_HB_R6</i></td></tr>
<tr><th id="5871">5871</th><td>    <var>0U</var>,	<i>// JR_MM</i></td></tr>
<tr><th id="5872">5872</th><td>    <var>0U</var>,	<i>// J_MM</i></td></tr>
<tr><th id="5873">5873</th><td>    <var>0U</var>,	<i>// Jal16</i></td></tr>
<tr><th id="5874">5874</th><td>    <var>0U</var>,	<i>// JalB16</i></td></tr>
<tr><th id="5875">5875</th><td>    <var>0U</var>,	<i>// JrRa16</i></td></tr>
<tr><th id="5876">5876</th><td>    <var>0U</var>,	<i>// JrcRa16</i></td></tr>
<tr><th id="5877">5877</th><td>    <var>0U</var>,	<i>// JrcRx16</i></td></tr>
<tr><th id="5878">5878</th><td>    <var>0U</var>,	<i>// JumpLinkReg16</i></td></tr>
<tr><th id="5879">5879</th><td>    <var>0U</var>,	<i>// LB</i></td></tr>
<tr><th id="5880">5880</th><td>    <var>0U</var>,	<i>// LB64</i></td></tr>
<tr><th id="5881">5881</th><td>    <var>0U</var>,	<i>// LBE</i></td></tr>
<tr><th id="5882">5882</th><td>    <var>0U</var>,	<i>// LBE_MM</i></td></tr>
<tr><th id="5883">5883</th><td>    <var>0U</var>,	<i>// LBU16_MM</i></td></tr>
<tr><th id="5884">5884</th><td>    <var>0U</var>,	<i>// LBUX</i></td></tr>
<tr><th id="5885">5885</th><td>    <var>0U</var>,	<i>// LBUX_MM</i></td></tr>
<tr><th id="5886">5886</th><td>    <var>0U</var>,	<i>// LBU_MMR6</i></td></tr>
<tr><th id="5887">5887</th><td>    <var>0U</var>,	<i>// LB_MM</i></td></tr>
<tr><th id="5888">5888</th><td>    <var>0U</var>,	<i>// LB_MMR6</i></td></tr>
<tr><th id="5889">5889</th><td>    <var>0U</var>,	<i>// LBu</i></td></tr>
<tr><th id="5890">5890</th><td>    <var>0U</var>,	<i>// LBu64</i></td></tr>
<tr><th id="5891">5891</th><td>    <var>0U</var>,	<i>// LBuE</i></td></tr>
<tr><th id="5892">5892</th><td>    <var>0U</var>,	<i>// LBuE_MM</i></td></tr>
<tr><th id="5893">5893</th><td>    <var>0U</var>,	<i>// LBu_MM</i></td></tr>
<tr><th id="5894">5894</th><td>    <var>0U</var>,	<i>// LD</i></td></tr>
<tr><th id="5895">5895</th><td>    <var>0U</var>,	<i>// LDC1</i></td></tr>
<tr><th id="5896">5896</th><td>    <var>0U</var>,	<i>// LDC164</i></td></tr>
<tr><th id="5897">5897</th><td>    <var>0U</var>,	<i>// LDC1_D64_MMR6</i></td></tr>
<tr><th id="5898">5898</th><td>    <var>0U</var>,	<i>// LDC1_MM</i></td></tr>
<tr><th id="5899">5899</th><td>    <var>0U</var>,	<i>// LDC2</i></td></tr>
<tr><th id="5900">5900</th><td>    <var>0U</var>,	<i>// LDC2_MMR6</i></td></tr>
<tr><th id="5901">5901</th><td>    <var>0U</var>,	<i>// LDC2_R6</i></td></tr>
<tr><th id="5902">5902</th><td>    <var>0U</var>,	<i>// LDC3</i></td></tr>
<tr><th id="5903">5903</th><td>    <var>0U</var>,	<i>// LDI_B</i></td></tr>
<tr><th id="5904">5904</th><td>    <var>0U</var>,	<i>// LDI_D</i></td></tr>
<tr><th id="5905">5905</th><td>    <var>0U</var>,	<i>// LDI_H</i></td></tr>
<tr><th id="5906">5906</th><td>    <var>0U</var>,	<i>// LDI_W</i></td></tr>
<tr><th id="5907">5907</th><td>    <var>0U</var>,	<i>// LDL</i></td></tr>
<tr><th id="5908">5908</th><td>    <var>0U</var>,	<i>// LDPC</i></td></tr>
<tr><th id="5909">5909</th><td>    <var>0U</var>,	<i>// LDR</i></td></tr>
<tr><th id="5910">5910</th><td>    <var>0U</var>,	<i>// LDXC1</i></td></tr>
<tr><th id="5911">5911</th><td>    <var>0U</var>,	<i>// LDXC164</i></td></tr>
<tr><th id="5912">5912</th><td>    <var>0U</var>,	<i>// LD_B</i></td></tr>
<tr><th id="5913">5913</th><td>    <var>0U</var>,	<i>// LD_D</i></td></tr>
<tr><th id="5914">5914</th><td>    <var>0U</var>,	<i>// LD_H</i></td></tr>
<tr><th id="5915">5915</th><td>    <var>0U</var>,	<i>// LD_W</i></td></tr>
<tr><th id="5916">5916</th><td>    <var>0U</var>,	<i>// LEA_ADDiu</i></td></tr>
<tr><th id="5917">5917</th><td>    <var>0U</var>,	<i>// LEA_ADDiu64</i></td></tr>
<tr><th id="5918">5918</th><td>    <var>0U</var>,	<i>// LEA_ADDiu_MM</i></td></tr>
<tr><th id="5919">5919</th><td>    <var>0U</var>,	<i>// LH</i></td></tr>
<tr><th id="5920">5920</th><td>    <var>0U</var>,	<i>// LH64</i></td></tr>
<tr><th id="5921">5921</th><td>    <var>0U</var>,	<i>// LHE</i></td></tr>
<tr><th id="5922">5922</th><td>    <var>0U</var>,	<i>// LHE_MM</i></td></tr>
<tr><th id="5923">5923</th><td>    <var>0U</var>,	<i>// LHU16_MM</i></td></tr>
<tr><th id="5924">5924</th><td>    <var>0U</var>,	<i>// LHX</i></td></tr>
<tr><th id="5925">5925</th><td>    <var>0U</var>,	<i>// LHX_MM</i></td></tr>
<tr><th id="5926">5926</th><td>    <var>0U</var>,	<i>// LH_MM</i></td></tr>
<tr><th id="5927">5927</th><td>    <var>0U</var>,	<i>// LHu</i></td></tr>
<tr><th id="5928">5928</th><td>    <var>0U</var>,	<i>// LHu64</i></td></tr>
<tr><th id="5929">5929</th><td>    <var>0U</var>,	<i>// LHuE</i></td></tr>
<tr><th id="5930">5930</th><td>    <var>0U</var>,	<i>// LHuE_MM</i></td></tr>
<tr><th id="5931">5931</th><td>    <var>0U</var>,	<i>// LHu_MM</i></td></tr>
<tr><th id="5932">5932</th><td>    <var>0U</var>,	<i>// LI16_MM</i></td></tr>
<tr><th id="5933">5933</th><td>    <var>0U</var>,	<i>// LI16_MMR6</i></td></tr>
<tr><th id="5934">5934</th><td>    <var>0U</var>,	<i>// LL</i></td></tr>
<tr><th id="5935">5935</th><td>    <var>0U</var>,	<i>// LL64</i></td></tr>
<tr><th id="5936">5936</th><td>    <var>0U</var>,	<i>// LL64_R6</i></td></tr>
<tr><th id="5937">5937</th><td>    <var>0U</var>,	<i>// LLD</i></td></tr>
<tr><th id="5938">5938</th><td>    <var>0U</var>,	<i>// LLD_R6</i></td></tr>
<tr><th id="5939">5939</th><td>    <var>0U</var>,	<i>// LLE</i></td></tr>
<tr><th id="5940">5940</th><td>    <var>0U</var>,	<i>// LLE_MM</i></td></tr>
<tr><th id="5941">5941</th><td>    <var>0U</var>,	<i>// LL_MM</i></td></tr>
<tr><th id="5942">5942</th><td>    <var>0U</var>,	<i>// LL_MMR6</i></td></tr>
<tr><th id="5943">5943</th><td>    <var>0U</var>,	<i>// LL_R6</i></td></tr>
<tr><th id="5944">5944</th><td>    <var>4162U</var>,	<i>// LSA</i></td></tr>
<tr><th id="5945">5945</th><td>    <var>0U</var>,	<i>// LSA_MMR6</i></td></tr>
<tr><th id="5946">5946</th><td>    <var>4162U</var>,	<i>// LSA_R6</i></td></tr>
<tr><th id="5947">5947</th><td>    <var>0U</var>,	<i>// LUI_MMR6</i></td></tr>
<tr><th id="5948">5948</th><td>    <var>0U</var>,	<i>// LUXC1</i></td></tr>
<tr><th id="5949">5949</th><td>    <var>0U</var>,	<i>// LUXC164</i></td></tr>
<tr><th id="5950">5950</th><td>    <var>0U</var>,	<i>// LUXC1_MM</i></td></tr>
<tr><th id="5951">5951</th><td>    <var>0U</var>,	<i>// LUi</i></td></tr>
<tr><th id="5952">5952</th><td>    <var>0U</var>,	<i>// LUi64</i></td></tr>
<tr><th id="5953">5953</th><td>    <var>0U</var>,	<i>// LUi_MM</i></td></tr>
<tr><th id="5954">5954</th><td>    <var>0U</var>,	<i>// LW</i></td></tr>
<tr><th id="5955">5955</th><td>    <var>0U</var>,	<i>// LW16_MM</i></td></tr>
<tr><th id="5956">5956</th><td>    <var>0U</var>,	<i>// LW64</i></td></tr>
<tr><th id="5957">5957</th><td>    <var>0U</var>,	<i>// LWC1</i></td></tr>
<tr><th id="5958">5958</th><td>    <var>0U</var>,	<i>// LWC1_MM</i></td></tr>
<tr><th id="5959">5959</th><td>    <var>0U</var>,	<i>// LWC2</i></td></tr>
<tr><th id="5960">5960</th><td>    <var>0U</var>,	<i>// LWC2_MMR6</i></td></tr>
<tr><th id="5961">5961</th><td>    <var>0U</var>,	<i>// LWC2_R6</i></td></tr>
<tr><th id="5962">5962</th><td>    <var>0U</var>,	<i>// LWC3</i></td></tr>
<tr><th id="5963">5963</th><td>    <var>0U</var>,	<i>// LWDSP</i></td></tr>
<tr><th id="5964">5964</th><td>    <var>0U</var>,	<i>// LWDSP_MM</i></td></tr>
<tr><th id="5965">5965</th><td>    <var>0U</var>,	<i>// LWE</i></td></tr>
<tr><th id="5966">5966</th><td>    <var>0U</var>,	<i>// LWE_MM</i></td></tr>
<tr><th id="5967">5967</th><td>    <var>0U</var>,	<i>// LWGP_MM</i></td></tr>
<tr><th id="5968">5968</th><td>    <var>0U</var>,	<i>// LWL</i></td></tr>
<tr><th id="5969">5969</th><td>    <var>0U</var>,	<i>// LWL64</i></td></tr>
<tr><th id="5970">5970</th><td>    <var>0U</var>,	<i>// LWLE</i></td></tr>
<tr><th id="5971">5971</th><td>    <var>0U</var>,	<i>// LWLE_MM</i></td></tr>
<tr><th id="5972">5972</th><td>    <var>0U</var>,	<i>// LWL_MM</i></td></tr>
<tr><th id="5973">5973</th><td>    <var>0U</var>,	<i>// LWM16_MM</i></td></tr>
<tr><th id="5974">5974</th><td>    <var>0U</var>,	<i>// LWM16_MMR6</i></td></tr>
<tr><th id="5975">5975</th><td>    <var>0U</var>,	<i>// LWM32_MM</i></td></tr>
<tr><th id="5976">5976</th><td>    <var>0U</var>,	<i>// LWPC</i></td></tr>
<tr><th id="5977">5977</th><td>    <var>0U</var>,	<i>// LWPC_MMR6</i></td></tr>
<tr><th id="5978">5978</th><td>    <var>0U</var>,	<i>// LWP_MM</i></td></tr>
<tr><th id="5979">5979</th><td>    <var>0U</var>,	<i>// LWR</i></td></tr>
<tr><th id="5980">5980</th><td>    <var>0U</var>,	<i>// LWR64</i></td></tr>
<tr><th id="5981">5981</th><td>    <var>0U</var>,	<i>// LWRE</i></td></tr>
<tr><th id="5982">5982</th><td>    <var>0U</var>,	<i>// LWRE_MM</i></td></tr>
<tr><th id="5983">5983</th><td>    <var>0U</var>,	<i>// LWR_MM</i></td></tr>
<tr><th id="5984">5984</th><td>    <var>0U</var>,	<i>// LWSP_MM</i></td></tr>
<tr><th id="5985">5985</th><td>    <var>0U</var>,	<i>// LWUPC</i></td></tr>
<tr><th id="5986">5986</th><td>    <var>0U</var>,	<i>// LWU_MM</i></td></tr>
<tr><th id="5987">5987</th><td>    <var>0U</var>,	<i>// LWX</i></td></tr>
<tr><th id="5988">5988</th><td>    <var>0U</var>,	<i>// LWXC1</i></td></tr>
<tr><th id="5989">5989</th><td>    <var>0U</var>,	<i>// LWXC1_MM</i></td></tr>
<tr><th id="5990">5990</th><td>    <var>0U</var>,	<i>// LWXS_MM</i></td></tr>
<tr><th id="5991">5991</th><td>    <var>0U</var>,	<i>// LWX_MM</i></td></tr>
<tr><th id="5992">5992</th><td>    <var>0U</var>,	<i>// LW_MM</i></td></tr>
<tr><th id="5993">5993</th><td>    <var>0U</var>,	<i>// LW_MMR6</i></td></tr>
<tr><th id="5994">5994</th><td>    <var>0U</var>,	<i>// LWu</i></td></tr>
<tr><th id="5995">5995</th><td>    <var>0U</var>,	<i>// LbRxRyOffMemX16</i></td></tr>
<tr><th id="5996">5996</th><td>    <var>0U</var>,	<i>// LbuRxRyOffMemX16</i></td></tr>
<tr><th id="5997">5997</th><td>    <var>0U</var>,	<i>// LhRxRyOffMemX16</i></td></tr>
<tr><th id="5998">5998</th><td>    <var>0U</var>,	<i>// LhuRxRyOffMemX16</i></td></tr>
<tr><th id="5999">5999</th><td>    <var>0U</var>,	<i>// LiRxImm16</i></td></tr>
<tr><th id="6000">6000</th><td>    <var>0U</var>,	<i>// LiRxImmAlignX16</i></td></tr>
<tr><th id="6001">6001</th><td>    <var>0U</var>,	<i>// LiRxImmX16</i></td></tr>
<tr><th id="6002">6002</th><td>    <var>0U</var>,	<i>// LwRxPcTcp16</i></td></tr>
<tr><th id="6003">6003</th><td>    <var>0U</var>,	<i>// LwRxPcTcpX16</i></td></tr>
<tr><th id="6004">6004</th><td>    <var>0U</var>,	<i>// LwRxRyOffMemX16</i></td></tr>
<tr><th id="6005">6005</th><td>    <var>0U</var>,	<i>// LwRxSpImmX16</i></td></tr>
<tr><th id="6006">6006</th><td>    <var>0U</var>,	<i>// MADD</i></td></tr>
<tr><th id="6007">6007</th><td>    <var>26U</var>,	<i>// MADDF_D</i></td></tr>
<tr><th id="6008">6008</th><td>    <var>26U</var>,	<i>// MADDF_D_MMR6</i></td></tr>
<tr><th id="6009">6009</th><td>    <var>26U</var>,	<i>// MADDF_S</i></td></tr>
<tr><th id="6010">6010</th><td>    <var>26U</var>,	<i>// MADDF_S_MMR6</i></td></tr>
<tr><th id="6011">6011</th><td>    <var>26U</var>,	<i>// MADDR_Q_H</i></td></tr>
<tr><th id="6012">6012</th><td>    <var>26U</var>,	<i>// MADDR_Q_W</i></td></tr>
<tr><th id="6013">6013</th><td>    <var>0U</var>,	<i>// MADDU</i></td></tr>
<tr><th id="6014">6014</th><td>    <var>2U</var>,	<i>// MADDU_DSP</i></td></tr>
<tr><th id="6015">6015</th><td>    <var>2U</var>,	<i>// MADDU_DSP_MM</i></td></tr>
<tr><th id="6016">6016</th><td>    <var>0U</var>,	<i>// MADDU_MM</i></td></tr>
<tr><th id="6017">6017</th><td>    <var>26U</var>,	<i>// MADDV_B</i></td></tr>
<tr><th id="6018">6018</th><td>    <var>26U</var>,	<i>// MADDV_D</i></td></tr>
<tr><th id="6019">6019</th><td>    <var>26U</var>,	<i>// MADDV_H</i></td></tr>
<tr><th id="6020">6020</th><td>    <var>26U</var>,	<i>// MADDV_W</i></td></tr>
<tr><th id="6021">6021</th><td>    <var>4674U</var>,	<i>// MADD_D32</i></td></tr>
<tr><th id="6022">6022</th><td>    <var>4674U</var>,	<i>// MADD_D32_MM</i></td></tr>
<tr><th id="6023">6023</th><td>    <var>4674U</var>,	<i>// MADD_D64</i></td></tr>
<tr><th id="6024">6024</th><td>    <var>2U</var>,	<i>// MADD_DSP</i></td></tr>
<tr><th id="6025">6025</th><td>    <var>2U</var>,	<i>// MADD_DSP_MM</i></td></tr>
<tr><th id="6026">6026</th><td>    <var>0U</var>,	<i>// MADD_MM</i></td></tr>
<tr><th id="6027">6027</th><td>    <var>26U</var>,	<i>// MADD_Q_H</i></td></tr>
<tr><th id="6028">6028</th><td>    <var>26U</var>,	<i>// MADD_Q_W</i></td></tr>
<tr><th id="6029">6029</th><td>    <var>4674U</var>,	<i>// MADD_S</i></td></tr>
<tr><th id="6030">6030</th><td>    <var>4674U</var>,	<i>// MADD_S_MM</i></td></tr>
<tr><th id="6031">6031</th><td>    <var>2U</var>,	<i>// MAQ_SA_W_PHL</i></td></tr>
<tr><th id="6032">6032</th><td>    <var>2U</var>,	<i>// MAQ_SA_W_PHL_MM</i></td></tr>
<tr><th id="6033">6033</th><td>    <var>2U</var>,	<i>// MAQ_SA_W_PHR</i></td></tr>
<tr><th id="6034">6034</th><td>    <var>2U</var>,	<i>// MAQ_SA_W_PHR_MM</i></td></tr>
<tr><th id="6035">6035</th><td>    <var>2U</var>,	<i>// MAQ_S_W_PHL</i></td></tr>
<tr><th id="6036">6036</th><td>    <var>2U</var>,	<i>// MAQ_S_W_PHL_MM</i></td></tr>
<tr><th id="6037">6037</th><td>    <var>2U</var>,	<i>// MAQ_S_W_PHR</i></td></tr>
<tr><th id="6038">6038</th><td>    <var>2U</var>,	<i>// MAQ_S_W_PHR_MM</i></td></tr>
<tr><th id="6039">6039</th><td>    <var>2U</var>,	<i>// MAXA_D</i></td></tr>
<tr><th id="6040">6040</th><td>    <var>2U</var>,	<i>// MAXA_D_MMR6</i></td></tr>
<tr><th id="6041">6041</th><td>    <var>2U</var>,	<i>// MAXA_S</i></td></tr>
<tr><th id="6042">6042</th><td>    <var>2U</var>,	<i>// MAXA_S_MMR6</i></td></tr>
<tr><th id="6043">6043</th><td>    <var>2U</var>,	<i>// MAXI_S_B</i></td></tr>
<tr><th id="6044">6044</th><td>    <var>2U</var>,	<i>// MAXI_S_D</i></td></tr>
<tr><th id="6045">6045</th><td>    <var>2U</var>,	<i>// MAXI_S_H</i></td></tr>
<tr><th id="6046">6046</th><td>    <var>2U</var>,	<i>// MAXI_S_W</i></td></tr>
<tr><th id="6047">6047</th><td>    <var>6U</var>,	<i>// MAXI_U_B</i></td></tr>
<tr><th id="6048">6048</th><td>    <var>6U</var>,	<i>// MAXI_U_D</i></td></tr>
<tr><th id="6049">6049</th><td>    <var>6U</var>,	<i>// MAXI_U_H</i></td></tr>
<tr><th id="6050">6050</th><td>    <var>6U</var>,	<i>// MAXI_U_W</i></td></tr>
<tr><th id="6051">6051</th><td>    <var>2U</var>,	<i>// MAX_A_B</i></td></tr>
<tr><th id="6052">6052</th><td>    <var>2U</var>,	<i>// MAX_A_D</i></td></tr>
<tr><th id="6053">6053</th><td>    <var>2U</var>,	<i>// MAX_A_H</i></td></tr>
<tr><th id="6054">6054</th><td>    <var>2U</var>,	<i>// MAX_A_W</i></td></tr>
<tr><th id="6055">6055</th><td>    <var>2U</var>,	<i>// MAX_D</i></td></tr>
<tr><th id="6056">6056</th><td>    <var>2U</var>,	<i>// MAX_D_MMR6</i></td></tr>
<tr><th id="6057">6057</th><td>    <var>2U</var>,	<i>// MAX_S</i></td></tr>
<tr><th id="6058">6058</th><td>    <var>2U</var>,	<i>// MAX_S_B</i></td></tr>
<tr><th id="6059">6059</th><td>    <var>2U</var>,	<i>// MAX_S_D</i></td></tr>
<tr><th id="6060">6060</th><td>    <var>2U</var>,	<i>// MAX_S_H</i></td></tr>
<tr><th id="6061">6061</th><td>    <var>2U</var>,	<i>// MAX_S_MMR6</i></td></tr>
<tr><th id="6062">6062</th><td>    <var>2U</var>,	<i>// MAX_S_W</i></td></tr>
<tr><th id="6063">6063</th><td>    <var>2U</var>,	<i>// MAX_U_B</i></td></tr>
<tr><th id="6064">6064</th><td>    <var>2U</var>,	<i>// MAX_U_D</i></td></tr>
<tr><th id="6065">6065</th><td>    <var>2U</var>,	<i>// MAX_U_H</i></td></tr>
<tr><th id="6066">6066</th><td>    <var>2U</var>,	<i>// MAX_U_W</i></td></tr>
<tr><th id="6067">6067</th><td>    <var>4U</var>,	<i>// MFC0</i></td></tr>
<tr><th id="6068">6068</th><td>    <var>4U</var>,	<i>// MFC0_MMR6</i></td></tr>
<tr><th id="6069">6069</th><td>    <var>0U</var>,	<i>// MFC1</i></td></tr>
<tr><th id="6070">6070</th><td>    <var>0U</var>,	<i>// MFC1_D64</i></td></tr>
<tr><th id="6071">6071</th><td>    <var>0U</var>,	<i>// MFC1_MM</i></td></tr>
<tr><th id="6072">6072</th><td>    <var>0U</var>,	<i>// MFC1_MMR6</i></td></tr>
<tr><th id="6073">6073</th><td>    <var>4U</var>,	<i>// MFC2</i></td></tr>
<tr><th id="6074">6074</th><td>    <var>0U</var>,	<i>// MFC2_MMR6</i></td></tr>
<tr><th id="6075">6075</th><td>    <var>4U</var>,	<i>// MFGC0</i></td></tr>
<tr><th id="6076">6076</th><td>    <var>4U</var>,	<i>// MFGC0_MM</i></td></tr>
<tr><th id="6077">6077</th><td>    <var>4U</var>,	<i>// MFHC0_MMR6</i></td></tr>
<tr><th id="6078">6078</th><td>    <var>0U</var>,	<i>// MFHC1_D32</i></td></tr>
<tr><th id="6079">6079</th><td>    <var>0U</var>,	<i>// MFHC1_D32_MM</i></td></tr>
<tr><th id="6080">6080</th><td>    <var>0U</var>,	<i>// MFHC1_D64</i></td></tr>
<tr><th id="6081">6081</th><td>    <var>0U</var>,	<i>// MFHC1_D64_MM</i></td></tr>
<tr><th id="6082">6082</th><td>    <var>0U</var>,	<i>// MFHC2_MMR6</i></td></tr>
<tr><th id="6083">6083</th><td>    <var>4U</var>,	<i>// MFHGC0</i></td></tr>
<tr><th id="6084">6084</th><td>    <var>4U</var>,	<i>// MFHGC0_MM</i></td></tr>
<tr><th id="6085">6085</th><td>    <var>0U</var>,	<i>// MFHI</i></td></tr>
<tr><th id="6086">6086</th><td>    <var>0U</var>,	<i>// MFHI16_MM</i></td></tr>
<tr><th id="6087">6087</th><td>    <var>0U</var>,	<i>// MFHI64</i></td></tr>
<tr><th id="6088">6088</th><td>    <var>0U</var>,	<i>// MFHI_DSP</i></td></tr>
<tr><th id="6089">6089</th><td>    <var>0U</var>,	<i>// MFHI_DSP_MM</i></td></tr>
<tr><th id="6090">6090</th><td>    <var>0U</var>,	<i>// MFHI_MM</i></td></tr>
<tr><th id="6091">6091</th><td>    <var>0U</var>,	<i>// MFLO</i></td></tr>
<tr><th id="6092">6092</th><td>    <var>0U</var>,	<i>// MFLO16_MM</i></td></tr>
<tr><th id="6093">6093</th><td>    <var>0U</var>,	<i>// MFLO64</i></td></tr>
<tr><th id="6094">6094</th><td>    <var>0U</var>,	<i>// MFLO_DSP</i></td></tr>
<tr><th id="6095">6095</th><td>    <var>0U</var>,	<i>// MFLO_DSP_MM</i></td></tr>
<tr><th id="6096">6096</th><td>    <var>0U</var>,	<i>// MFLO_MM</i></td></tr>
<tr><th id="6097">6097</th><td>    <var>9310U</var>,	<i>// MFTR</i></td></tr>
<tr><th id="6098">6098</th><td>    <var>2U</var>,	<i>// MINA_D</i></td></tr>
<tr><th id="6099">6099</th><td>    <var>2U</var>,	<i>// MINA_D_MMR6</i></td></tr>
<tr><th id="6100">6100</th><td>    <var>2U</var>,	<i>// MINA_S</i></td></tr>
<tr><th id="6101">6101</th><td>    <var>2U</var>,	<i>// MINA_S_MMR6</i></td></tr>
<tr><th id="6102">6102</th><td>    <var>2U</var>,	<i>// MINI_S_B</i></td></tr>
<tr><th id="6103">6103</th><td>    <var>2U</var>,	<i>// MINI_S_D</i></td></tr>
<tr><th id="6104">6104</th><td>    <var>2U</var>,	<i>// MINI_S_H</i></td></tr>
<tr><th id="6105">6105</th><td>    <var>2U</var>,	<i>// MINI_S_W</i></td></tr>
<tr><th id="6106">6106</th><td>    <var>6U</var>,	<i>// MINI_U_B</i></td></tr>
<tr><th id="6107">6107</th><td>    <var>6U</var>,	<i>// MINI_U_D</i></td></tr>
<tr><th id="6108">6108</th><td>    <var>6U</var>,	<i>// MINI_U_H</i></td></tr>
<tr><th id="6109">6109</th><td>    <var>6U</var>,	<i>// MINI_U_W</i></td></tr>
<tr><th id="6110">6110</th><td>    <var>2U</var>,	<i>// MIN_A_B</i></td></tr>
<tr><th id="6111">6111</th><td>    <var>2U</var>,	<i>// MIN_A_D</i></td></tr>
<tr><th id="6112">6112</th><td>    <var>2U</var>,	<i>// MIN_A_H</i></td></tr>
<tr><th id="6113">6113</th><td>    <var>2U</var>,	<i>// MIN_A_W</i></td></tr>
<tr><th id="6114">6114</th><td>    <var>2U</var>,	<i>// MIN_D</i></td></tr>
<tr><th id="6115">6115</th><td>    <var>2U</var>,	<i>// MIN_D_MMR6</i></td></tr>
<tr><th id="6116">6116</th><td>    <var>2U</var>,	<i>// MIN_S</i></td></tr>
<tr><th id="6117">6117</th><td>    <var>2U</var>,	<i>// MIN_S_B</i></td></tr>
<tr><th id="6118">6118</th><td>    <var>2U</var>,	<i>// MIN_S_D</i></td></tr>
<tr><th id="6119">6119</th><td>    <var>2U</var>,	<i>// MIN_S_H</i></td></tr>
<tr><th id="6120">6120</th><td>    <var>2U</var>,	<i>// MIN_S_MMR6</i></td></tr>
<tr><th id="6121">6121</th><td>    <var>2U</var>,	<i>// MIN_S_W</i></td></tr>
<tr><th id="6122">6122</th><td>    <var>2U</var>,	<i>// MIN_U_B</i></td></tr>
<tr><th id="6123">6123</th><td>    <var>2U</var>,	<i>// MIN_U_D</i></td></tr>
<tr><th id="6124">6124</th><td>    <var>2U</var>,	<i>// MIN_U_H</i></td></tr>
<tr><th id="6125">6125</th><td>    <var>2U</var>,	<i>// MIN_U_W</i></td></tr>
<tr><th id="6126">6126</th><td>    <var>2U</var>,	<i>// MOD</i></td></tr>
<tr><th id="6127">6127</th><td>    <var>2U</var>,	<i>// MODSUB</i></td></tr>
<tr><th id="6128">6128</th><td>    <var>2U</var>,	<i>// MODSUB_MM</i></td></tr>
<tr><th id="6129">6129</th><td>    <var>2U</var>,	<i>// MODU</i></td></tr>
<tr><th id="6130">6130</th><td>    <var>2U</var>,	<i>// MODU_MMR6</i></td></tr>
<tr><th id="6131">6131</th><td>    <var>2U</var>,	<i>// MOD_MMR6</i></td></tr>
<tr><th id="6132">6132</th><td>    <var>2U</var>,	<i>// MOD_S_B</i></td></tr>
<tr><th id="6133">6133</th><td>    <var>2U</var>,	<i>// MOD_S_D</i></td></tr>
<tr><th id="6134">6134</th><td>    <var>2U</var>,	<i>// MOD_S_H</i></td></tr>
<tr><th id="6135">6135</th><td>    <var>2U</var>,	<i>// MOD_S_W</i></td></tr>
<tr><th id="6136">6136</th><td>    <var>2U</var>,	<i>// MOD_U_B</i></td></tr>
<tr><th id="6137">6137</th><td>    <var>2U</var>,	<i>// MOD_U_D</i></td></tr>
<tr><th id="6138">6138</th><td>    <var>2U</var>,	<i>// MOD_U_H</i></td></tr>
<tr><th id="6139">6139</th><td>    <var>2U</var>,	<i>// MOD_U_W</i></td></tr>
<tr><th id="6140">6140</th><td>    <var>0U</var>,	<i>// MOVE16_MM</i></td></tr>
<tr><th id="6141">6141</th><td>    <var>0U</var>,	<i>// MOVE16_MMR6</i></td></tr>
<tr><th id="6142">6142</th><td>    <var>4674U</var>,	<i>// MOVEP_MM</i></td></tr>
<tr><th id="6143">6143</th><td>    <var>4674U</var>,	<i>// MOVEP_MMR6</i></td></tr>
<tr><th id="6144">6144</th><td>    <var>0U</var>,	<i>// MOVE_V</i></td></tr>
<tr><th id="6145">6145</th><td>    <var>2U</var>,	<i>// MOVF_D32</i></td></tr>
<tr><th id="6146">6146</th><td>    <var>2U</var>,	<i>// MOVF_D32_MM</i></td></tr>
<tr><th id="6147">6147</th><td>    <var>2U</var>,	<i>// MOVF_D64</i></td></tr>
<tr><th id="6148">6148</th><td>    <var>2U</var>,	<i>// MOVF_I</i></td></tr>
<tr><th id="6149">6149</th><td>    <var>2U</var>,	<i>// MOVF_I64</i></td></tr>
<tr><th id="6150">6150</th><td>    <var>2U</var>,	<i>// MOVF_I_MM</i></td></tr>
<tr><th id="6151">6151</th><td>    <var>2U</var>,	<i>// MOVF_S</i></td></tr>
<tr><th id="6152">6152</th><td>    <var>2U</var>,	<i>// MOVF_S_MM</i></td></tr>
<tr><th id="6153">6153</th><td>    <var>2U</var>,	<i>// MOVN_I64_D64</i></td></tr>
<tr><th id="6154">6154</th><td>    <var>2U</var>,	<i>// MOVN_I64_I</i></td></tr>
<tr><th id="6155">6155</th><td>    <var>2U</var>,	<i>// MOVN_I64_I64</i></td></tr>
<tr><th id="6156">6156</th><td>    <var>2U</var>,	<i>// MOVN_I64_S</i></td></tr>
<tr><th id="6157">6157</th><td>    <var>2U</var>,	<i>// MOVN_I_D32</i></td></tr>
<tr><th id="6158">6158</th><td>    <var>2U</var>,	<i>// MOVN_I_D32_MM</i></td></tr>
<tr><th id="6159">6159</th><td>    <var>2U</var>,	<i>// MOVN_I_D64</i></td></tr>
<tr><th id="6160">6160</th><td>    <var>2U</var>,	<i>// MOVN_I_I</i></td></tr>
<tr><th id="6161">6161</th><td>    <var>2U</var>,	<i>// MOVN_I_I64</i></td></tr>
<tr><th id="6162">6162</th><td>    <var>2U</var>,	<i>// MOVN_I_MM</i></td></tr>
<tr><th id="6163">6163</th><td>    <var>2U</var>,	<i>// MOVN_I_S</i></td></tr>
<tr><th id="6164">6164</th><td>    <var>2U</var>,	<i>// MOVN_I_S_MM</i></td></tr>
<tr><th id="6165">6165</th><td>    <var>2U</var>,	<i>// MOVT_D32</i></td></tr>
<tr><th id="6166">6166</th><td>    <var>2U</var>,	<i>// MOVT_D32_MM</i></td></tr>
<tr><th id="6167">6167</th><td>    <var>2U</var>,	<i>// MOVT_D64</i></td></tr>
<tr><th id="6168">6168</th><td>    <var>2U</var>,	<i>// MOVT_I</i></td></tr>
<tr><th id="6169">6169</th><td>    <var>2U</var>,	<i>// MOVT_I64</i></td></tr>
<tr><th id="6170">6170</th><td>    <var>2U</var>,	<i>// MOVT_I_MM</i></td></tr>
<tr><th id="6171">6171</th><td>    <var>2U</var>,	<i>// MOVT_S</i></td></tr>
<tr><th id="6172">6172</th><td>    <var>2U</var>,	<i>// MOVT_S_MM</i></td></tr>
<tr><th id="6173">6173</th><td>    <var>2U</var>,	<i>// MOVZ_I64_D64</i></td></tr>
<tr><th id="6174">6174</th><td>    <var>2U</var>,	<i>// MOVZ_I64_I</i></td></tr>
<tr><th id="6175">6175</th><td>    <var>2U</var>,	<i>// MOVZ_I64_I64</i></td></tr>
<tr><th id="6176">6176</th><td>    <var>2U</var>,	<i>// MOVZ_I64_S</i></td></tr>
<tr><th id="6177">6177</th><td>    <var>2U</var>,	<i>// MOVZ_I_D32</i></td></tr>
<tr><th id="6178">6178</th><td>    <var>2U</var>,	<i>// MOVZ_I_D32_MM</i></td></tr>
<tr><th id="6179">6179</th><td>    <var>2U</var>,	<i>// MOVZ_I_D64</i></td></tr>
<tr><th id="6180">6180</th><td>    <var>2U</var>,	<i>// MOVZ_I_I</i></td></tr>
<tr><th id="6181">6181</th><td>    <var>2U</var>,	<i>// MOVZ_I_I64</i></td></tr>
<tr><th id="6182">6182</th><td>    <var>2U</var>,	<i>// MOVZ_I_MM</i></td></tr>
<tr><th id="6183">6183</th><td>    <var>2U</var>,	<i>// MOVZ_I_S</i></td></tr>
<tr><th id="6184">6184</th><td>    <var>2U</var>,	<i>// MOVZ_I_S_MM</i></td></tr>
<tr><th id="6185">6185</th><td>    <var>0U</var>,	<i>// MSUB</i></td></tr>
<tr><th id="6186">6186</th><td>    <var>26U</var>,	<i>// MSUBF_D</i></td></tr>
<tr><th id="6187">6187</th><td>    <var>26U</var>,	<i>// MSUBF_D_MMR6</i></td></tr>
<tr><th id="6188">6188</th><td>    <var>26U</var>,	<i>// MSUBF_S</i></td></tr>
<tr><th id="6189">6189</th><td>    <var>26U</var>,	<i>// MSUBF_S_MMR6</i></td></tr>
<tr><th id="6190">6190</th><td>    <var>26U</var>,	<i>// MSUBR_Q_H</i></td></tr>
<tr><th id="6191">6191</th><td>    <var>26U</var>,	<i>// MSUBR_Q_W</i></td></tr>
<tr><th id="6192">6192</th><td>    <var>0U</var>,	<i>// MSUBU</i></td></tr>
<tr><th id="6193">6193</th><td>    <var>2U</var>,	<i>// MSUBU_DSP</i></td></tr>
<tr><th id="6194">6194</th><td>    <var>2U</var>,	<i>// MSUBU_DSP_MM</i></td></tr>
<tr><th id="6195">6195</th><td>    <var>0U</var>,	<i>// MSUBU_MM</i></td></tr>
<tr><th id="6196">6196</th><td>    <var>26U</var>,	<i>// MSUBV_B</i></td></tr>
<tr><th id="6197">6197</th><td>    <var>26U</var>,	<i>// MSUBV_D</i></td></tr>
<tr><th id="6198">6198</th><td>    <var>26U</var>,	<i>// MSUBV_H</i></td></tr>
<tr><th id="6199">6199</th><td>    <var>26U</var>,	<i>// MSUBV_W</i></td></tr>
<tr><th id="6200">6200</th><td>    <var>4674U</var>,	<i>// MSUB_D32</i></td></tr>
<tr><th id="6201">6201</th><td>    <var>4674U</var>,	<i>// MSUB_D32_MM</i></td></tr>
<tr><th id="6202">6202</th><td>    <var>4674U</var>,	<i>// MSUB_D64</i></td></tr>
<tr><th id="6203">6203</th><td>    <var>2U</var>,	<i>// MSUB_DSP</i></td></tr>
<tr><th id="6204">6204</th><td>    <var>2U</var>,	<i>// MSUB_DSP_MM</i></td></tr>
<tr><th id="6205">6205</th><td>    <var>0U</var>,	<i>// MSUB_MM</i></td></tr>
<tr><th id="6206">6206</th><td>    <var>26U</var>,	<i>// MSUB_Q_H</i></td></tr>
<tr><th id="6207">6207</th><td>    <var>26U</var>,	<i>// MSUB_Q_W</i></td></tr>
<tr><th id="6208">6208</th><td>    <var>4674U</var>,	<i>// MSUB_S</i></td></tr>
<tr><th id="6209">6209</th><td>    <var>4674U</var>,	<i>// MSUB_S_MM</i></td></tr>
<tr><th id="6210">6210</th><td>    <var>0U</var>,	<i>// MTC0</i></td></tr>
<tr><th id="6211">6211</th><td>    <var>0U</var>,	<i>// MTC0_MMR6</i></td></tr>
<tr><th id="6212">6212</th><td>    <var>0U</var>,	<i>// MTC1</i></td></tr>
<tr><th id="6213">6213</th><td>    <var>0U</var>,	<i>// MTC1_D64</i></td></tr>
<tr><th id="6214">6214</th><td>    <var>0U</var>,	<i>// MTC1_D64_MM</i></td></tr>
<tr><th id="6215">6215</th><td>    <var>0U</var>,	<i>// MTC1_MM</i></td></tr>
<tr><th id="6216">6216</th><td>    <var>0U</var>,	<i>// MTC1_MMR6</i></td></tr>
<tr><th id="6217">6217</th><td>    <var>0U</var>,	<i>// MTC2</i></td></tr>
<tr><th id="6218">6218</th><td>    <var>0U</var>,	<i>// MTC2_MMR6</i></td></tr>
<tr><th id="6219">6219</th><td>    <var>0U</var>,	<i>// MTGC0</i></td></tr>
<tr><th id="6220">6220</th><td>    <var>0U</var>,	<i>// MTGC0_MM</i></td></tr>
<tr><th id="6221">6221</th><td>    <var>0U</var>,	<i>// MTHC0_MMR6</i></td></tr>
<tr><th id="6222">6222</th><td>    <var>0U</var>,	<i>// MTHC1_D32</i></td></tr>
<tr><th id="6223">6223</th><td>    <var>0U</var>,	<i>// MTHC1_D32_MM</i></td></tr>
<tr><th id="6224">6224</th><td>    <var>0U</var>,	<i>// MTHC1_D64</i></td></tr>
<tr><th id="6225">6225</th><td>    <var>0U</var>,	<i>// MTHC1_D64_MM</i></td></tr>
<tr><th id="6226">6226</th><td>    <var>0U</var>,	<i>// MTHC2_MMR6</i></td></tr>
<tr><th id="6227">6227</th><td>    <var>0U</var>,	<i>// MTHGC0</i></td></tr>
<tr><th id="6228">6228</th><td>    <var>0U</var>,	<i>// MTHGC0_MM</i></td></tr>
<tr><th id="6229">6229</th><td>    <var>0U</var>,	<i>// MTHI</i></td></tr>
<tr><th id="6230">6230</th><td>    <var>0U</var>,	<i>// MTHI64</i></td></tr>
<tr><th id="6231">6231</th><td>    <var>0U</var>,	<i>// MTHI_DSP</i></td></tr>
<tr><th id="6232">6232</th><td>    <var>0U</var>,	<i>// MTHI_DSP_MM</i></td></tr>
<tr><th id="6233">6233</th><td>    <var>0U</var>,	<i>// MTHI_MM</i></td></tr>
<tr><th id="6234">6234</th><td>    <var>0U</var>,	<i>// MTHLIP</i></td></tr>
<tr><th id="6235">6235</th><td>    <var>0U</var>,	<i>// MTHLIP_MM</i></td></tr>
<tr><th id="6236">6236</th><td>    <var>0U</var>,	<i>// MTLO</i></td></tr>
<tr><th id="6237">6237</th><td>    <var>0U</var>,	<i>// MTLO64</i></td></tr>
<tr><th id="6238">6238</th><td>    <var>0U</var>,	<i>// MTLO_DSP</i></td></tr>
<tr><th id="6239">6239</th><td>    <var>0U</var>,	<i>// MTLO_DSP_MM</i></td></tr>
<tr><th id="6240">6240</th><td>    <var>0U</var>,	<i>// MTLO_MM</i></td></tr>
<tr><th id="6241">6241</th><td>    <var>0U</var>,	<i>// MTM0</i></td></tr>
<tr><th id="6242">6242</th><td>    <var>0U</var>,	<i>// MTM1</i></td></tr>
<tr><th id="6243">6243</th><td>    <var>0U</var>,	<i>// MTM2</i></td></tr>
<tr><th id="6244">6244</th><td>    <var>0U</var>,	<i>// MTP0</i></td></tr>
<tr><th id="6245">6245</th><td>    <var>0U</var>,	<i>// MTP1</i></td></tr>
<tr><th id="6246">6246</th><td>    <var>0U</var>,	<i>// MTP2</i></td></tr>
<tr><th id="6247">6247</th><td>    <var>1U</var>,	<i>// MTTR</i></td></tr>
<tr><th id="6248">6248</th><td>    <var>2U</var>,	<i>// MUH</i></td></tr>
<tr><th id="6249">6249</th><td>    <var>2U</var>,	<i>// MUHU</i></td></tr>
<tr><th id="6250">6250</th><td>    <var>2U</var>,	<i>// MUHU_MMR6</i></td></tr>
<tr><th id="6251">6251</th><td>    <var>2U</var>,	<i>// MUH_MMR6</i></td></tr>
<tr><th id="6252">6252</th><td>    <var>2U</var>,	<i>// MUL</i></td></tr>
<tr><th id="6253">6253</th><td>    <var>2U</var>,	<i>// MULEQ_S_W_PHL</i></td></tr>
<tr><th id="6254">6254</th><td>    <var>2U</var>,	<i>// MULEQ_S_W_PHL_MM</i></td></tr>
<tr><th id="6255">6255</th><td>    <var>2U</var>,	<i>// MULEQ_S_W_PHR</i></td></tr>
<tr><th id="6256">6256</th><td>    <var>2U</var>,	<i>// MULEQ_S_W_PHR_MM</i></td></tr>
<tr><th id="6257">6257</th><td>    <var>2U</var>,	<i>// MULEU_S_PH_QBL</i></td></tr>
<tr><th id="6258">6258</th><td>    <var>2U</var>,	<i>// MULEU_S_PH_QBL_MM</i></td></tr>
<tr><th id="6259">6259</th><td>    <var>2U</var>,	<i>// MULEU_S_PH_QBR</i></td></tr>
<tr><th id="6260">6260</th><td>    <var>2U</var>,	<i>// MULEU_S_PH_QBR_MM</i></td></tr>
<tr><th id="6261">6261</th><td>    <var>2U</var>,	<i>// MULQ_RS_PH</i></td></tr>
<tr><th id="6262">6262</th><td>    <var>2U</var>,	<i>// MULQ_RS_PH_MM</i></td></tr>
<tr><th id="6263">6263</th><td>    <var>2U</var>,	<i>// MULQ_RS_W</i></td></tr>
<tr><th id="6264">6264</th><td>    <var>2U</var>,	<i>// MULQ_RS_W_MMR2</i></td></tr>
<tr><th id="6265">6265</th><td>    <var>2U</var>,	<i>// MULQ_S_PH</i></td></tr>
<tr><th id="6266">6266</th><td>    <var>2U</var>,	<i>// MULQ_S_PH_MMR2</i></td></tr>
<tr><th id="6267">6267</th><td>    <var>2U</var>,	<i>// MULQ_S_W</i></td></tr>
<tr><th id="6268">6268</th><td>    <var>2U</var>,	<i>// MULQ_S_W_MMR2</i></td></tr>
<tr><th id="6269">6269</th><td>    <var>2U</var>,	<i>// MULR_PS64</i></td></tr>
<tr><th id="6270">6270</th><td>    <var>2U</var>,	<i>// MULR_Q_H</i></td></tr>
<tr><th id="6271">6271</th><td>    <var>2U</var>,	<i>// MULR_Q_W</i></td></tr>
<tr><th id="6272">6272</th><td>    <var>2U</var>,	<i>// MULSAQ_S_W_PH</i></td></tr>
<tr><th id="6273">6273</th><td>    <var>2U</var>,	<i>// MULSAQ_S_W_PH_MM</i></td></tr>
<tr><th id="6274">6274</th><td>    <var>2U</var>,	<i>// MULSA_W_PH</i></td></tr>
<tr><th id="6275">6275</th><td>    <var>2U</var>,	<i>// MULSA_W_PH_MMR2</i></td></tr>
<tr><th id="6276">6276</th><td>    <var>0U</var>,	<i>// MULT</i></td></tr>
<tr><th id="6277">6277</th><td>    <var>2U</var>,	<i>// MULTU_DSP</i></td></tr>
<tr><th id="6278">6278</th><td>    <var>2U</var>,	<i>// MULTU_DSP_MM</i></td></tr>
<tr><th id="6279">6279</th><td>    <var>2U</var>,	<i>// MULT_DSP</i></td></tr>
<tr><th id="6280">6280</th><td>    <var>2U</var>,	<i>// MULT_DSP_MM</i></td></tr>
<tr><th id="6281">6281</th><td>    <var>0U</var>,	<i>// MULT_MM</i></td></tr>
<tr><th id="6282">6282</th><td>    <var>0U</var>,	<i>// MULTu</i></td></tr>
<tr><th id="6283">6283</th><td>    <var>0U</var>,	<i>// MULTu_MM</i></td></tr>
<tr><th id="6284">6284</th><td>    <var>2U</var>,	<i>// MULU</i></td></tr>
<tr><th id="6285">6285</th><td>    <var>2U</var>,	<i>// MULU_MMR6</i></td></tr>
<tr><th id="6286">6286</th><td>    <var>2U</var>,	<i>// MULV_B</i></td></tr>
<tr><th id="6287">6287</th><td>    <var>2U</var>,	<i>// MULV_D</i></td></tr>
<tr><th id="6288">6288</th><td>    <var>2U</var>,	<i>// MULV_H</i></td></tr>
<tr><th id="6289">6289</th><td>    <var>2U</var>,	<i>// MULV_W</i></td></tr>
<tr><th id="6290">6290</th><td>    <var>2U</var>,	<i>// MUL_MM</i></td></tr>
<tr><th id="6291">6291</th><td>    <var>2U</var>,	<i>// MUL_MMR6</i></td></tr>
<tr><th id="6292">6292</th><td>    <var>2U</var>,	<i>// MUL_PH</i></td></tr>
<tr><th id="6293">6293</th><td>    <var>2U</var>,	<i>// MUL_PH_MMR2</i></td></tr>
<tr><th id="6294">6294</th><td>    <var>2U</var>,	<i>// MUL_Q_H</i></td></tr>
<tr><th id="6295">6295</th><td>    <var>2U</var>,	<i>// MUL_Q_W</i></td></tr>
<tr><th id="6296">6296</th><td>    <var>2U</var>,	<i>// MUL_R6</i></td></tr>
<tr><th id="6297">6297</th><td>    <var>2U</var>,	<i>// MUL_S_PH</i></td></tr>
<tr><th id="6298">6298</th><td>    <var>2U</var>,	<i>// MUL_S_PH_MMR2</i></td></tr>
<tr><th id="6299">6299</th><td>    <var>0U</var>,	<i>// Mfhi16</i></td></tr>
<tr><th id="6300">6300</th><td>    <var>0U</var>,	<i>// Mflo16</i></td></tr>
<tr><th id="6301">6301</th><td>    <var>0U</var>,	<i>// Move32R16</i></td></tr>
<tr><th id="6302">6302</th><td>    <var>0U</var>,	<i>// MoveR3216</i></td></tr>
<tr><th id="6303">6303</th><td>    <var>0U</var>,	<i>// NLOC_B</i></td></tr>
<tr><th id="6304">6304</th><td>    <var>0U</var>,	<i>// NLOC_D</i></td></tr>
<tr><th id="6305">6305</th><td>    <var>0U</var>,	<i>// NLOC_H</i></td></tr>
<tr><th id="6306">6306</th><td>    <var>0U</var>,	<i>// NLOC_W</i></td></tr>
<tr><th id="6307">6307</th><td>    <var>0U</var>,	<i>// NLZC_B</i></td></tr>
<tr><th id="6308">6308</th><td>    <var>0U</var>,	<i>// NLZC_D</i></td></tr>
<tr><th id="6309">6309</th><td>    <var>0U</var>,	<i>// NLZC_H</i></td></tr>
<tr><th id="6310">6310</th><td>    <var>0U</var>,	<i>// NLZC_W</i></td></tr>
<tr><th id="6311">6311</th><td>    <var>4674U</var>,	<i>// NMADD_D32</i></td></tr>
<tr><th id="6312">6312</th><td>    <var>4674U</var>,	<i>// NMADD_D32_MM</i></td></tr>
<tr><th id="6313">6313</th><td>    <var>4674U</var>,	<i>// NMADD_D64</i></td></tr>
<tr><th id="6314">6314</th><td>    <var>4674U</var>,	<i>// NMADD_S</i></td></tr>
<tr><th id="6315">6315</th><td>    <var>4674U</var>,	<i>// NMADD_S_MM</i></td></tr>
<tr><th id="6316">6316</th><td>    <var>4674U</var>,	<i>// NMSUB_D32</i></td></tr>
<tr><th id="6317">6317</th><td>    <var>4674U</var>,	<i>// NMSUB_D32_MM</i></td></tr>
<tr><th id="6318">6318</th><td>    <var>4674U</var>,	<i>// NMSUB_D64</i></td></tr>
<tr><th id="6319">6319</th><td>    <var>4674U</var>,	<i>// NMSUB_S</i></td></tr>
<tr><th id="6320">6320</th><td>    <var>4674U</var>,	<i>// NMSUB_S_MM</i></td></tr>
<tr><th id="6321">6321</th><td>    <var>2U</var>,	<i>// NOR</i></td></tr>
<tr><th id="6322">6322</th><td>    <var>2U</var>,	<i>// NOR64</i></td></tr>
<tr><th id="6323">6323</th><td>    <var>8U</var>,	<i>// NORI_B</i></td></tr>
<tr><th id="6324">6324</th><td>    <var>2U</var>,	<i>// NOR_MM</i></td></tr>
<tr><th id="6325">6325</th><td>    <var>2U</var>,	<i>// NOR_MMR6</i></td></tr>
<tr><th id="6326">6326</th><td>    <var>2U</var>,	<i>// NOR_V</i></td></tr>
<tr><th id="6327">6327</th><td>    <var>0U</var>,	<i>// NOT16_MM</i></td></tr>
<tr><th id="6328">6328</th><td>    <var>0U</var>,	<i>// NOT16_MMR6</i></td></tr>
<tr><th id="6329">6329</th><td>    <var>0U</var>,	<i>// NegRxRy16</i></td></tr>
<tr><th id="6330">6330</th><td>    <var>0U</var>,	<i>// NotRxRy16</i></td></tr>
<tr><th id="6331">6331</th><td>    <var>2U</var>,	<i>// OR</i></td></tr>
<tr><th id="6332">6332</th><td>    <var>0U</var>,	<i>// OR16_MM</i></td></tr>
<tr><th id="6333">6333</th><td>    <var>0U</var>,	<i>// OR16_MMR6</i></td></tr>
<tr><th id="6334">6334</th><td>    <var>2U</var>,	<i>// OR64</i></td></tr>
<tr><th id="6335">6335</th><td>    <var>8U</var>,	<i>// ORI_B</i></td></tr>
<tr><th id="6336">6336</th><td>    <var>10U</var>,	<i>// ORI_MMR6</i></td></tr>
<tr><th id="6337">6337</th><td>    <var>2U</var>,	<i>// OR_MM</i></td></tr>
<tr><th id="6338">6338</th><td>    <var>2U</var>,	<i>// OR_MMR6</i></td></tr>
<tr><th id="6339">6339</th><td>    <var>2U</var>,	<i>// OR_V</i></td></tr>
<tr><th id="6340">6340</th><td>    <var>10U</var>,	<i>// ORi</i></td></tr>
<tr><th id="6341">6341</th><td>    <var>10U</var>,	<i>// ORi64</i></td></tr>
<tr><th id="6342">6342</th><td>    <var>10U</var>,	<i>// ORi_MM</i></td></tr>
<tr><th id="6343">6343</th><td>    <var>0U</var>,	<i>// OrRxRxRy16</i></td></tr>
<tr><th id="6344">6344</th><td>    <var>2U</var>,	<i>// PACKRL_PH</i></td></tr>
<tr><th id="6345">6345</th><td>    <var>2U</var>,	<i>// PACKRL_PH_MM</i></td></tr>
<tr><th id="6346">6346</th><td>    <var>0U</var>,	<i>// PAUSE</i></td></tr>
<tr><th id="6347">6347</th><td>    <var>0U</var>,	<i>// PAUSE_MM</i></td></tr>
<tr><th id="6348">6348</th><td>    <var>0U</var>,	<i>// PAUSE_MMR6</i></td></tr>
<tr><th id="6349">6349</th><td>    <var>2U</var>,	<i>// PCKEV_B</i></td></tr>
<tr><th id="6350">6350</th><td>    <var>2U</var>,	<i>// PCKEV_D</i></td></tr>
<tr><th id="6351">6351</th><td>    <var>2U</var>,	<i>// PCKEV_H</i></td></tr>
<tr><th id="6352">6352</th><td>    <var>2U</var>,	<i>// PCKEV_W</i></td></tr>
<tr><th id="6353">6353</th><td>    <var>2U</var>,	<i>// PCKOD_B</i></td></tr>
<tr><th id="6354">6354</th><td>    <var>2U</var>,	<i>// PCKOD_D</i></td></tr>
<tr><th id="6355">6355</th><td>    <var>2U</var>,	<i>// PCKOD_H</i></td></tr>
<tr><th id="6356">6356</th><td>    <var>2U</var>,	<i>// PCKOD_W</i></td></tr>
<tr><th id="6357">6357</th><td>    <var>0U</var>,	<i>// PCNT_B</i></td></tr>
<tr><th id="6358">6358</th><td>    <var>0U</var>,	<i>// PCNT_D</i></td></tr>
<tr><th id="6359">6359</th><td>    <var>0U</var>,	<i>// PCNT_H</i></td></tr>
<tr><th id="6360">6360</th><td>    <var>0U</var>,	<i>// PCNT_W</i></td></tr>
<tr><th id="6361">6361</th><td>    <var>2U</var>,	<i>// PICK_PH</i></td></tr>
<tr><th id="6362">6362</th><td>    <var>2U</var>,	<i>// PICK_PH_MM</i></td></tr>
<tr><th id="6363">6363</th><td>    <var>2U</var>,	<i>// PICK_QB</i></td></tr>
<tr><th id="6364">6364</th><td>    <var>2U</var>,	<i>// PICK_QB_MM</i></td></tr>
<tr><th id="6365">6365</th><td>    <var>2U</var>,	<i>// PLL_PS64</i></td></tr>
<tr><th id="6366">6366</th><td>    <var>2U</var>,	<i>// PLU_PS64</i></td></tr>
<tr><th id="6367">6367</th><td>    <var>0U</var>,	<i>// POP</i></td></tr>
<tr><th id="6368">6368</th><td>    <var>0U</var>,	<i>// PRECEQU_PH_QBL</i></td></tr>
<tr><th id="6369">6369</th><td>    <var>0U</var>,	<i>// PRECEQU_PH_QBLA</i></td></tr>
<tr><th id="6370">6370</th><td>    <var>0U</var>,	<i>// PRECEQU_PH_QBLA_MM</i></td></tr>
<tr><th id="6371">6371</th><td>    <var>0U</var>,	<i>// PRECEQU_PH_QBL_MM</i></td></tr>
<tr><th id="6372">6372</th><td>    <var>0U</var>,	<i>// PRECEQU_PH_QBR</i></td></tr>
<tr><th id="6373">6373</th><td>    <var>0U</var>,	<i>// PRECEQU_PH_QBRA</i></td></tr>
<tr><th id="6374">6374</th><td>    <var>0U</var>,	<i>// PRECEQU_PH_QBRA_MM</i></td></tr>
<tr><th id="6375">6375</th><td>    <var>0U</var>,	<i>// PRECEQU_PH_QBR_MM</i></td></tr>
<tr><th id="6376">6376</th><td>    <var>0U</var>,	<i>// PRECEQ_W_PHL</i></td></tr>
<tr><th id="6377">6377</th><td>    <var>0U</var>,	<i>// PRECEQ_W_PHL_MM</i></td></tr>
<tr><th id="6378">6378</th><td>    <var>0U</var>,	<i>// PRECEQ_W_PHR</i></td></tr>
<tr><th id="6379">6379</th><td>    <var>0U</var>,	<i>// PRECEQ_W_PHR_MM</i></td></tr>
<tr><th id="6380">6380</th><td>    <var>0U</var>,	<i>// PRECEU_PH_QBL</i></td></tr>
<tr><th id="6381">6381</th><td>    <var>0U</var>,	<i>// PRECEU_PH_QBLA</i></td></tr>
<tr><th id="6382">6382</th><td>    <var>0U</var>,	<i>// PRECEU_PH_QBLA_MM</i></td></tr>
<tr><th id="6383">6383</th><td>    <var>0U</var>,	<i>// PRECEU_PH_QBL_MM</i></td></tr>
<tr><th id="6384">6384</th><td>    <var>0U</var>,	<i>// PRECEU_PH_QBR</i></td></tr>
<tr><th id="6385">6385</th><td>    <var>0U</var>,	<i>// PRECEU_PH_QBRA</i></td></tr>
<tr><th id="6386">6386</th><td>    <var>0U</var>,	<i>// PRECEU_PH_QBRA_MM</i></td></tr>
<tr><th id="6387">6387</th><td>    <var>0U</var>,	<i>// PRECEU_PH_QBR_MM</i></td></tr>
<tr><th id="6388">6388</th><td>    <var>2U</var>,	<i>// PRECRQU_S_QB_PH</i></td></tr>
<tr><th id="6389">6389</th><td>    <var>2U</var>,	<i>// PRECRQU_S_QB_PH_MM</i></td></tr>
<tr><th id="6390">6390</th><td>    <var>2U</var>,	<i>// PRECRQ_PH_W</i></td></tr>
<tr><th id="6391">6391</th><td>    <var>2U</var>,	<i>// PRECRQ_PH_W_MM</i></td></tr>
<tr><th id="6392">6392</th><td>    <var>2U</var>,	<i>// PRECRQ_QB_PH</i></td></tr>
<tr><th id="6393">6393</th><td>    <var>2U</var>,	<i>// PRECRQ_QB_PH_MM</i></td></tr>
<tr><th id="6394">6394</th><td>    <var>2U</var>,	<i>// PRECRQ_RS_PH_W</i></td></tr>
<tr><th id="6395">6395</th><td>    <var>2U</var>,	<i>// PRECRQ_RS_PH_W_MM</i></td></tr>
<tr><th id="6396">6396</th><td>    <var>2U</var>,	<i>// PRECR_QB_PH</i></td></tr>
<tr><th id="6397">6397</th><td>    <var>2U</var>,	<i>// PRECR_QB_PH_MMR2</i></td></tr>
<tr><th id="6398">6398</th><td>    <var>6U</var>,	<i>// PRECR_SRA_PH_W</i></td></tr>
<tr><th id="6399">6399</th><td>    <var>6U</var>,	<i>// PRECR_SRA_PH_W_MMR2</i></td></tr>
<tr><th id="6400">6400</th><td>    <var>6U</var>,	<i>// PRECR_SRA_R_PH_W</i></td></tr>
<tr><th id="6401">6401</th><td>    <var>6U</var>,	<i>// PRECR_SRA_R_PH_W_MMR2</i></td></tr>
<tr><th id="6402">6402</th><td>    <var>0U</var>,	<i>// PREF</i></td></tr>
<tr><th id="6403">6403</th><td>    <var>0U</var>,	<i>// PREFE</i></td></tr>
<tr><th id="6404">6404</th><td>    <var>0U</var>,	<i>// PREFE_MM</i></td></tr>
<tr><th id="6405">6405</th><td>    <var>0U</var>,	<i>// PREFX_MM</i></td></tr>
<tr><th id="6406">6406</th><td>    <var>0U</var>,	<i>// PREF_MM</i></td></tr>
<tr><th id="6407">6407</th><td>    <var>0U</var>,	<i>// PREF_MMR6</i></td></tr>
<tr><th id="6408">6408</th><td>    <var>0U</var>,	<i>// PREF_R6</i></td></tr>
<tr><th id="6409">6409</th><td>    <var>6U</var>,	<i>// PREPEND</i></td></tr>
<tr><th id="6410">6410</th><td>    <var>6U</var>,	<i>// PREPEND_MMR2</i></td></tr>
<tr><th id="6411">6411</th><td>    <var>2U</var>,	<i>// PUL_PS64</i></td></tr>
<tr><th id="6412">6412</th><td>    <var>2U</var>,	<i>// PUU_PS64</i></td></tr>
<tr><th id="6413">6413</th><td>    <var>0U</var>,	<i>// RADDU_W_QB</i></td></tr>
<tr><th id="6414">6414</th><td>    <var>0U</var>,	<i>// RADDU_W_QB_MM</i></td></tr>
<tr><th id="6415">6415</th><td>    <var>0U</var>,	<i>// RDDSP</i></td></tr>
<tr><th id="6416">6416</th><td>    <var>0U</var>,	<i>// RDDSP_MM</i></td></tr>
<tr><th id="6417">6417</th><td>    <var>8U</var>,	<i>// RDHWR</i></td></tr>
<tr><th id="6418">6418</th><td>    <var>8U</var>,	<i>// RDHWR64</i></td></tr>
<tr><th id="6419">6419</th><td>    <var>8U</var>,	<i>// RDHWR_MM</i></td></tr>
<tr><th id="6420">6420</th><td>    <var>4U</var>,	<i>// RDHWR_MMR6</i></td></tr>
<tr><th id="6421">6421</th><td>    <var>0U</var>,	<i>// RDPGPR_MMR6</i></td></tr>
<tr><th id="6422">6422</th><td>    <var>0U</var>,	<i>// RECIP_D32</i></td></tr>
<tr><th id="6423">6423</th><td>    <var>0U</var>,	<i>// RECIP_D32_MM</i></td></tr>
<tr><th id="6424">6424</th><td>    <var>0U</var>,	<i>// RECIP_D64</i></td></tr>
<tr><th id="6425">6425</th><td>    <var>0U</var>,	<i>// RECIP_D64_MM</i></td></tr>
<tr><th id="6426">6426</th><td>    <var>0U</var>,	<i>// RECIP_S</i></td></tr>
<tr><th id="6427">6427</th><td>    <var>0U</var>,	<i>// RECIP_S_MM</i></td></tr>
<tr><th id="6428">6428</th><td>    <var>0U</var>,	<i>// REPLV_PH</i></td></tr>
<tr><th id="6429">6429</th><td>    <var>0U</var>,	<i>// REPLV_PH_MM</i></td></tr>
<tr><th id="6430">6430</th><td>    <var>0U</var>,	<i>// REPLV_QB</i></td></tr>
<tr><th id="6431">6431</th><td>    <var>0U</var>,	<i>// REPLV_QB_MM</i></td></tr>
<tr><th id="6432">6432</th><td>    <var>0U</var>,	<i>// REPL_PH</i></td></tr>
<tr><th id="6433">6433</th><td>    <var>0U</var>,	<i>// REPL_PH_MM</i></td></tr>
<tr><th id="6434">6434</th><td>    <var>0U</var>,	<i>// REPL_QB</i></td></tr>
<tr><th id="6435">6435</th><td>    <var>0U</var>,	<i>// REPL_QB_MM</i></td></tr>
<tr><th id="6436">6436</th><td>    <var>0U</var>,	<i>// RINT_D</i></td></tr>
<tr><th id="6437">6437</th><td>    <var>0U</var>,	<i>// RINT_D_MMR6</i></td></tr>
<tr><th id="6438">6438</th><td>    <var>0U</var>,	<i>// RINT_S</i></td></tr>
<tr><th id="6439">6439</th><td>    <var>0U</var>,	<i>// RINT_S_MMR6</i></td></tr>
<tr><th id="6440">6440</th><td>    <var>6U</var>,	<i>// ROTR</i></td></tr>
<tr><th id="6441">6441</th><td>    <var>2U</var>,	<i>// ROTRV</i></td></tr>
<tr><th id="6442">6442</th><td>    <var>2U</var>,	<i>// ROTRV_MM</i></td></tr>
<tr><th id="6443">6443</th><td>    <var>6U</var>,	<i>// ROTR_MM</i></td></tr>
<tr><th id="6444">6444</th><td>    <var>0U</var>,	<i>// ROUND_L_D64</i></td></tr>
<tr><th id="6445">6445</th><td>    <var>0U</var>,	<i>// ROUND_L_D_MMR6</i></td></tr>
<tr><th id="6446">6446</th><td>    <var>0U</var>,	<i>// ROUND_L_S</i></td></tr>
<tr><th id="6447">6447</th><td>    <var>0U</var>,	<i>// ROUND_L_S_MMR6</i></td></tr>
<tr><th id="6448">6448</th><td>    <var>0U</var>,	<i>// ROUND_W_D32</i></td></tr>
<tr><th id="6449">6449</th><td>    <var>0U</var>,	<i>// ROUND_W_D64</i></td></tr>
<tr><th id="6450">6450</th><td>    <var>0U</var>,	<i>// ROUND_W_D_MMR6</i></td></tr>
<tr><th id="6451">6451</th><td>    <var>0U</var>,	<i>// ROUND_W_MM</i></td></tr>
<tr><th id="6452">6452</th><td>    <var>0U</var>,	<i>// ROUND_W_S</i></td></tr>
<tr><th id="6453">6453</th><td>    <var>0U</var>,	<i>// ROUND_W_S_MM</i></td></tr>
<tr><th id="6454">6454</th><td>    <var>0U</var>,	<i>// ROUND_W_S_MMR6</i></td></tr>
<tr><th id="6455">6455</th><td>    <var>0U</var>,	<i>// RSQRT_D32</i></td></tr>
<tr><th id="6456">6456</th><td>    <var>0U</var>,	<i>// RSQRT_D32_MM</i></td></tr>
<tr><th id="6457">6457</th><td>    <var>0U</var>,	<i>// RSQRT_D64</i></td></tr>
<tr><th id="6458">6458</th><td>    <var>0U</var>,	<i>// RSQRT_D64_MM</i></td></tr>
<tr><th id="6459">6459</th><td>    <var>0U</var>,	<i>// RSQRT_S</i></td></tr>
<tr><th id="6460">6460</th><td>    <var>0U</var>,	<i>// RSQRT_S_MM</i></td></tr>
<tr><th id="6461">6461</th><td>    <var>0U</var>,	<i>// Restore16</i></td></tr>
<tr><th id="6462">6462</th><td>    <var>0U</var>,	<i>// RestoreX16</i></td></tr>
<tr><th id="6463">6463</th><td>    <var>0U</var>,	<i>// SAA</i></td></tr>
<tr><th id="6464">6464</th><td>    <var>0U</var>,	<i>// SAAD</i></td></tr>
<tr><th id="6465">6465</th><td>    <var>4U</var>,	<i>// SAT_S_B</i></td></tr>
<tr><th id="6466">6466</th><td>    <var>14U</var>,	<i>// SAT_S_D</i></td></tr>
<tr><th id="6467">6467</th><td>    <var>16U</var>,	<i>// SAT_S_H</i></td></tr>
<tr><th id="6468">6468</th><td>    <var>6U</var>,	<i>// SAT_S_W</i></td></tr>
<tr><th id="6469">6469</th><td>    <var>4U</var>,	<i>// SAT_U_B</i></td></tr>
<tr><th id="6470">6470</th><td>    <var>14U</var>,	<i>// SAT_U_D</i></td></tr>
<tr><th id="6471">6471</th><td>    <var>16U</var>,	<i>// SAT_U_H</i></td></tr>
<tr><th id="6472">6472</th><td>    <var>6U</var>,	<i>// SAT_U_W</i></td></tr>
<tr><th id="6473">6473</th><td>    <var>0U</var>,	<i>// SB</i></td></tr>
<tr><th id="6474">6474</th><td>    <var>0U</var>,	<i>// SB16_MM</i></td></tr>
<tr><th id="6475">6475</th><td>    <var>0U</var>,	<i>// SB16_MMR6</i></td></tr>
<tr><th id="6476">6476</th><td>    <var>0U</var>,	<i>// SB64</i></td></tr>
<tr><th id="6477">6477</th><td>    <var>0U</var>,	<i>// SBE</i></td></tr>
<tr><th id="6478">6478</th><td>    <var>0U</var>,	<i>// SBE_MM</i></td></tr>
<tr><th id="6479">6479</th><td>    <var>0U</var>,	<i>// SB_MM</i></td></tr>
<tr><th id="6480">6480</th><td>    <var>0U</var>,	<i>// SB_MMR6</i></td></tr>
<tr><th id="6481">6481</th><td>    <var>0U</var>,	<i>// SC</i></td></tr>
<tr><th id="6482">6482</th><td>    <var>0U</var>,	<i>// SC64</i></td></tr>
<tr><th id="6483">6483</th><td>    <var>0U</var>,	<i>// SC64_R6</i></td></tr>
<tr><th id="6484">6484</th><td>    <var>0U</var>,	<i>// SCD</i></td></tr>
<tr><th id="6485">6485</th><td>    <var>0U</var>,	<i>// SCD_R6</i></td></tr>
<tr><th id="6486">6486</th><td>    <var>0U</var>,	<i>// SCE</i></td></tr>
<tr><th id="6487">6487</th><td>    <var>0U</var>,	<i>// SCE_MM</i></td></tr>
<tr><th id="6488">6488</th><td>    <var>0U</var>,	<i>// SC_MM</i></td></tr>
<tr><th id="6489">6489</th><td>    <var>0U</var>,	<i>// SC_MMR6</i></td></tr>
<tr><th id="6490">6490</th><td>    <var>0U</var>,	<i>// SC_R6</i></td></tr>
<tr><th id="6491">6491</th><td>    <var>0U</var>,	<i>// SD</i></td></tr>
<tr><th id="6492">6492</th><td>    <var>0U</var>,	<i>// SDBBP</i></td></tr>
<tr><th id="6493">6493</th><td>    <var>0U</var>,	<i>// SDBBP16_MM</i></td></tr>
<tr><th id="6494">6494</th><td>    <var>0U</var>,	<i>// SDBBP16_MMR6</i></td></tr>
<tr><th id="6495">6495</th><td>    <var>0U</var>,	<i>// SDBBP_MM</i></td></tr>
<tr><th id="6496">6496</th><td>    <var>0U</var>,	<i>// SDBBP_MMR6</i></td></tr>
<tr><th id="6497">6497</th><td>    <var>0U</var>,	<i>// SDBBP_R6</i></td></tr>
<tr><th id="6498">6498</th><td>    <var>0U</var>,	<i>// SDC1</i></td></tr>
<tr><th id="6499">6499</th><td>    <var>0U</var>,	<i>// SDC164</i></td></tr>
<tr><th id="6500">6500</th><td>    <var>0U</var>,	<i>// SDC1_D64_MMR6</i></td></tr>
<tr><th id="6501">6501</th><td>    <var>0U</var>,	<i>// SDC1_MM</i></td></tr>
<tr><th id="6502">6502</th><td>    <var>0U</var>,	<i>// SDC2</i></td></tr>
<tr><th id="6503">6503</th><td>    <var>0U</var>,	<i>// SDC2_MMR6</i></td></tr>
<tr><th id="6504">6504</th><td>    <var>0U</var>,	<i>// SDC2_R6</i></td></tr>
<tr><th id="6505">6505</th><td>    <var>0U</var>,	<i>// SDC3</i></td></tr>
<tr><th id="6506">6506</th><td>    <var>0U</var>,	<i>// SDIV</i></td></tr>
<tr><th id="6507">6507</th><td>    <var>0U</var>,	<i>// SDIV_MM</i></td></tr>
<tr><th id="6508">6508</th><td>    <var>0U</var>,	<i>// SDL</i></td></tr>
<tr><th id="6509">6509</th><td>    <var>0U</var>,	<i>// SDR</i></td></tr>
<tr><th id="6510">6510</th><td>    <var>0U</var>,	<i>// SDXC1</i></td></tr>
<tr><th id="6511">6511</th><td>    <var>0U</var>,	<i>// SDXC164</i></td></tr>
<tr><th id="6512">6512</th><td>    <var>0U</var>,	<i>// SEB</i></td></tr>
<tr><th id="6513">6513</th><td>    <var>0U</var>,	<i>// SEB64</i></td></tr>
<tr><th id="6514">6514</th><td>    <var>0U</var>,	<i>// SEB_MM</i></td></tr>
<tr><th id="6515">6515</th><td>    <var>0U</var>,	<i>// SEH</i></td></tr>
<tr><th id="6516">6516</th><td>    <var>0U</var>,	<i>// SEH64</i></td></tr>
<tr><th id="6517">6517</th><td>    <var>0U</var>,	<i>// SEH_MM</i></td></tr>
<tr><th id="6518">6518</th><td>    <var>2U</var>,	<i>// SELEQZ</i></td></tr>
<tr><th id="6519">6519</th><td>    <var>2U</var>,	<i>// SELEQZ64</i></td></tr>
<tr><th id="6520">6520</th><td>    <var>2U</var>,	<i>// SELEQZ_D</i></td></tr>
<tr><th id="6521">6521</th><td>    <var>2U</var>,	<i>// SELEQZ_D_MMR6</i></td></tr>
<tr><th id="6522">6522</th><td>    <var>2U</var>,	<i>// SELEQZ_MMR6</i></td></tr>
<tr><th id="6523">6523</th><td>    <var>2U</var>,	<i>// SELEQZ_S</i></td></tr>
<tr><th id="6524">6524</th><td>    <var>2U</var>,	<i>// SELEQZ_S_MMR6</i></td></tr>
<tr><th id="6525">6525</th><td>    <var>2U</var>,	<i>// SELNEZ</i></td></tr>
<tr><th id="6526">6526</th><td>    <var>2U</var>,	<i>// SELNEZ64</i></td></tr>
<tr><th id="6527">6527</th><td>    <var>2U</var>,	<i>// SELNEZ_D</i></td></tr>
<tr><th id="6528">6528</th><td>    <var>2U</var>,	<i>// SELNEZ_D_MMR6</i></td></tr>
<tr><th id="6529">6529</th><td>    <var>2U</var>,	<i>// SELNEZ_MMR6</i></td></tr>
<tr><th id="6530">6530</th><td>    <var>2U</var>,	<i>// SELNEZ_S</i></td></tr>
<tr><th id="6531">6531</th><td>    <var>2U</var>,	<i>// SELNEZ_S_MMR6</i></td></tr>
<tr><th id="6532">6532</th><td>    <var>26U</var>,	<i>// SEL_D</i></td></tr>
<tr><th id="6533">6533</th><td>    <var>26U</var>,	<i>// SEL_D_MMR6</i></td></tr>
<tr><th id="6534">6534</th><td>    <var>26U</var>,	<i>// SEL_S</i></td></tr>
<tr><th id="6535">6535</th><td>    <var>26U</var>,	<i>// SEL_S_MMR6</i></td></tr>
<tr><th id="6536">6536</th><td>    <var>2U</var>,	<i>// SEQ</i></td></tr>
<tr><th id="6537">6537</th><td>    <var>2U</var>,	<i>// SEQi</i></td></tr>
<tr><th id="6538">6538</th><td>    <var>0U</var>,	<i>// SH</i></td></tr>
<tr><th id="6539">6539</th><td>    <var>0U</var>,	<i>// SH16_MM</i></td></tr>
<tr><th id="6540">6540</th><td>    <var>0U</var>,	<i>// SH16_MMR6</i></td></tr>
<tr><th id="6541">6541</th><td>    <var>0U</var>,	<i>// SH64</i></td></tr>
<tr><th id="6542">6542</th><td>    <var>0U</var>,	<i>// SHE</i></td></tr>
<tr><th id="6543">6543</th><td>    <var>0U</var>,	<i>// SHE_MM</i></td></tr>
<tr><th id="6544">6544</th><td>    <var>8U</var>,	<i>// SHF_B</i></td></tr>
<tr><th id="6545">6545</th><td>    <var>8U</var>,	<i>// SHF_H</i></td></tr>
<tr><th id="6546">6546</th><td>    <var>8U</var>,	<i>// SHF_W</i></td></tr>
<tr><th id="6547">6547</th><td>    <var>0U</var>,	<i>// SHILO</i></td></tr>
<tr><th id="6548">6548</th><td>    <var>0U</var>,	<i>// SHILOV</i></td></tr>
<tr><th id="6549">6549</th><td>    <var>0U</var>,	<i>// SHILOV_MM</i></td></tr>
<tr><th id="6550">6550</th><td>    <var>0U</var>,	<i>// SHILO_MM</i></td></tr>
<tr><th id="6551">6551</th><td>    <var>2U</var>,	<i>// SHLLV_PH</i></td></tr>
<tr><th id="6552">6552</th><td>    <var>2U</var>,	<i>// SHLLV_PH_MM</i></td></tr>
<tr><th id="6553">6553</th><td>    <var>2U</var>,	<i>// SHLLV_QB</i></td></tr>
<tr><th id="6554">6554</th><td>    <var>2U</var>,	<i>// SHLLV_QB_MM</i></td></tr>
<tr><th id="6555">6555</th><td>    <var>2U</var>,	<i>// SHLLV_S_PH</i></td></tr>
<tr><th id="6556">6556</th><td>    <var>2U</var>,	<i>// SHLLV_S_PH_MM</i></td></tr>
<tr><th id="6557">6557</th><td>    <var>2U</var>,	<i>// SHLLV_S_W</i></td></tr>
<tr><th id="6558">6558</th><td>    <var>2U</var>,	<i>// SHLLV_S_W_MM</i></td></tr>
<tr><th id="6559">6559</th><td>    <var>16U</var>,	<i>// SHLL_PH</i></td></tr>
<tr><th id="6560">6560</th><td>    <var>16U</var>,	<i>// SHLL_PH_MM</i></td></tr>
<tr><th id="6561">6561</th><td>    <var>4U</var>,	<i>// SHLL_QB</i></td></tr>
<tr><th id="6562">6562</th><td>    <var>4U</var>,	<i>// SHLL_QB_MM</i></td></tr>
<tr><th id="6563">6563</th><td>    <var>16U</var>,	<i>// SHLL_S_PH</i></td></tr>
<tr><th id="6564">6564</th><td>    <var>16U</var>,	<i>// SHLL_S_PH_MM</i></td></tr>
<tr><th id="6565">6565</th><td>    <var>6U</var>,	<i>// SHLL_S_W</i></td></tr>
<tr><th id="6566">6566</th><td>    <var>6U</var>,	<i>// SHLL_S_W_MM</i></td></tr>
<tr><th id="6567">6567</th><td>    <var>2U</var>,	<i>// SHRAV_PH</i></td></tr>
<tr><th id="6568">6568</th><td>    <var>2U</var>,	<i>// SHRAV_PH_MM</i></td></tr>
<tr><th id="6569">6569</th><td>    <var>2U</var>,	<i>// SHRAV_QB</i></td></tr>
<tr><th id="6570">6570</th><td>    <var>2U</var>,	<i>// SHRAV_QB_MMR2</i></td></tr>
<tr><th id="6571">6571</th><td>    <var>2U</var>,	<i>// SHRAV_R_PH</i></td></tr>
<tr><th id="6572">6572</th><td>    <var>2U</var>,	<i>// SHRAV_R_PH_MM</i></td></tr>
<tr><th id="6573">6573</th><td>    <var>2U</var>,	<i>// SHRAV_R_QB</i></td></tr>
<tr><th id="6574">6574</th><td>    <var>2U</var>,	<i>// SHRAV_R_QB_MMR2</i></td></tr>
<tr><th id="6575">6575</th><td>    <var>2U</var>,	<i>// SHRAV_R_W</i></td></tr>
<tr><th id="6576">6576</th><td>    <var>2U</var>,	<i>// SHRAV_R_W_MM</i></td></tr>
<tr><th id="6577">6577</th><td>    <var>16U</var>,	<i>// SHRA_PH</i></td></tr>
<tr><th id="6578">6578</th><td>    <var>16U</var>,	<i>// SHRA_PH_MM</i></td></tr>
<tr><th id="6579">6579</th><td>    <var>4U</var>,	<i>// SHRA_QB</i></td></tr>
<tr><th id="6580">6580</th><td>    <var>4U</var>,	<i>// SHRA_QB_MMR2</i></td></tr>
<tr><th id="6581">6581</th><td>    <var>16U</var>,	<i>// SHRA_R_PH</i></td></tr>
<tr><th id="6582">6582</th><td>    <var>16U</var>,	<i>// SHRA_R_PH_MM</i></td></tr>
<tr><th id="6583">6583</th><td>    <var>4U</var>,	<i>// SHRA_R_QB</i></td></tr>
<tr><th id="6584">6584</th><td>    <var>4U</var>,	<i>// SHRA_R_QB_MMR2</i></td></tr>
<tr><th id="6585">6585</th><td>    <var>6U</var>,	<i>// SHRA_R_W</i></td></tr>
<tr><th id="6586">6586</th><td>    <var>6U</var>,	<i>// SHRA_R_W_MM</i></td></tr>
<tr><th id="6587">6587</th><td>    <var>2U</var>,	<i>// SHRLV_PH</i></td></tr>
<tr><th id="6588">6588</th><td>    <var>2U</var>,	<i>// SHRLV_PH_MMR2</i></td></tr>
<tr><th id="6589">6589</th><td>    <var>2U</var>,	<i>// SHRLV_QB</i></td></tr>
<tr><th id="6590">6590</th><td>    <var>2U</var>,	<i>// SHRLV_QB_MM</i></td></tr>
<tr><th id="6591">6591</th><td>    <var>16U</var>,	<i>// SHRL_PH</i></td></tr>
<tr><th id="6592">6592</th><td>    <var>16U</var>,	<i>// SHRL_PH_MMR2</i></td></tr>
<tr><th id="6593">6593</th><td>    <var>4U</var>,	<i>// SHRL_QB</i></td></tr>
<tr><th id="6594">6594</th><td>    <var>4U</var>,	<i>// SHRL_QB_MM</i></td></tr>
<tr><th id="6595">6595</th><td>    <var>0U</var>,	<i>// SH_MM</i></td></tr>
<tr><th id="6596">6596</th><td>    <var>0U</var>,	<i>// SH_MMR6</i></td></tr>
<tr><th id="6597">6597</th><td>    <var>0U</var>,	<i>// SIGRIE</i></td></tr>
<tr><th id="6598">6598</th><td>    <var>0U</var>,	<i>// SIGRIE_MMR6</i></td></tr>
<tr><th id="6599">6599</th><td>    <var>150U</var>,	<i>// SLDI_B</i></td></tr>
<tr><th id="6600">6600</th><td>    <var>36U</var>,	<i>// SLDI_D</i></td></tr>
<tr><th id="6601">6601</th><td>    <var>146U</var>,	<i>// SLDI_H</i></td></tr>
<tr><th id="6602">6602</th><td>    <var>38U</var>,	<i>// SLDI_W</i></td></tr>
<tr><th id="6603">6603</th><td>    <var>154U</var>,	<i>// SLD_B</i></td></tr>
<tr><th id="6604">6604</th><td>    <var>154U</var>,	<i>// SLD_D</i></td></tr>
<tr><th id="6605">6605</th><td>    <var>154U</var>,	<i>// SLD_H</i></td></tr>
<tr><th id="6606">6606</th><td>    <var>154U</var>,	<i>// SLD_W</i></td></tr>
<tr><th id="6607">6607</th><td>    <var>6U</var>,	<i>// SLL</i></td></tr>
<tr><th id="6608">6608</th><td>    <var>2U</var>,	<i>// SLL16_MM</i></td></tr>
<tr><th id="6609">6609</th><td>    <var>2U</var>,	<i>// SLL16_MMR6</i></td></tr>
<tr><th id="6610">6610</th><td>    <var>1U</var>,	<i>// SLL64_32</i></td></tr>
<tr><th id="6611">6611</th><td>    <var>1U</var>,	<i>// SLL64_64</i></td></tr>
<tr><th id="6612">6612</th><td>    <var>4U</var>,	<i>// SLLI_B</i></td></tr>
<tr><th id="6613">6613</th><td>    <var>14U</var>,	<i>// SLLI_D</i></td></tr>
<tr><th id="6614">6614</th><td>    <var>16U</var>,	<i>// SLLI_H</i></td></tr>
<tr><th id="6615">6615</th><td>    <var>6U</var>,	<i>// SLLI_W</i></td></tr>
<tr><th id="6616">6616</th><td>    <var>2U</var>,	<i>// SLLV</i></td></tr>
<tr><th id="6617">6617</th><td>    <var>2U</var>,	<i>// SLLV_MM</i></td></tr>
<tr><th id="6618">6618</th><td>    <var>2U</var>,	<i>// SLL_B</i></td></tr>
<tr><th id="6619">6619</th><td>    <var>2U</var>,	<i>// SLL_D</i></td></tr>
<tr><th id="6620">6620</th><td>    <var>2U</var>,	<i>// SLL_H</i></td></tr>
<tr><th id="6621">6621</th><td>    <var>6U</var>,	<i>// SLL_MM</i></td></tr>
<tr><th id="6622">6622</th><td>    <var>6U</var>,	<i>// SLL_MMR6</i></td></tr>
<tr><th id="6623">6623</th><td>    <var>2U</var>,	<i>// SLL_W</i></td></tr>
<tr><th id="6624">6624</th><td>    <var>2U</var>,	<i>// SLT</i></td></tr>
<tr><th id="6625">6625</th><td>    <var>2U</var>,	<i>// SLT64</i></td></tr>
<tr><th id="6626">6626</th><td>    <var>2U</var>,	<i>// SLT_MM</i></td></tr>
<tr><th id="6627">6627</th><td>    <var>2U</var>,	<i>// SLTi</i></td></tr>
<tr><th id="6628">6628</th><td>    <var>2U</var>,	<i>// SLTi64</i></td></tr>
<tr><th id="6629">6629</th><td>    <var>2U</var>,	<i>// SLTi_MM</i></td></tr>
<tr><th id="6630">6630</th><td>    <var>2U</var>,	<i>// SLTiu</i></td></tr>
<tr><th id="6631">6631</th><td>    <var>2U</var>,	<i>// SLTiu64</i></td></tr>
<tr><th id="6632">6632</th><td>    <var>2U</var>,	<i>// SLTiu_MM</i></td></tr>
<tr><th id="6633">6633</th><td>    <var>2U</var>,	<i>// SLTu</i></td></tr>
<tr><th id="6634">6634</th><td>    <var>2U</var>,	<i>// SLTu64</i></td></tr>
<tr><th id="6635">6635</th><td>    <var>2U</var>,	<i>// SLTu_MM</i></td></tr>
<tr><th id="6636">6636</th><td>    <var>2U</var>,	<i>// SNE</i></td></tr>
<tr><th id="6637">6637</th><td>    <var>2U</var>,	<i>// SNEi</i></td></tr>
<tr><th id="6638">6638</th><td>    <var>144U</var>,	<i>// SPLATI_B</i></td></tr>
<tr><th id="6639">6639</th><td>    <var>158U</var>,	<i>// SPLATI_D</i></td></tr>
<tr><th id="6640">6640</th><td>    <var>132U</var>,	<i>// SPLATI_H</i></td></tr>
<tr><th id="6641">6641</th><td>    <var>140U</var>,	<i>// SPLATI_W</i></td></tr>
<tr><th id="6642">6642</th><td>    <var>130U</var>,	<i>// SPLAT_B</i></td></tr>
<tr><th id="6643">6643</th><td>    <var>130U</var>,	<i>// SPLAT_D</i></td></tr>
<tr><th id="6644">6644</th><td>    <var>130U</var>,	<i>// SPLAT_H</i></td></tr>
<tr><th id="6645">6645</th><td>    <var>130U</var>,	<i>// SPLAT_W</i></td></tr>
<tr><th id="6646">6646</th><td>    <var>6U</var>,	<i>// SRA</i></td></tr>
<tr><th id="6647">6647</th><td>    <var>4U</var>,	<i>// SRAI_B</i></td></tr>
<tr><th id="6648">6648</th><td>    <var>14U</var>,	<i>// SRAI_D</i></td></tr>
<tr><th id="6649">6649</th><td>    <var>16U</var>,	<i>// SRAI_H</i></td></tr>
<tr><th id="6650">6650</th><td>    <var>6U</var>,	<i>// SRAI_W</i></td></tr>
<tr><th id="6651">6651</th><td>    <var>4U</var>,	<i>// SRARI_B</i></td></tr>
<tr><th id="6652">6652</th><td>    <var>14U</var>,	<i>// SRARI_D</i></td></tr>
<tr><th id="6653">6653</th><td>    <var>16U</var>,	<i>// SRARI_H</i></td></tr>
<tr><th id="6654">6654</th><td>    <var>6U</var>,	<i>// SRARI_W</i></td></tr>
<tr><th id="6655">6655</th><td>    <var>2U</var>,	<i>// SRAR_B</i></td></tr>
<tr><th id="6656">6656</th><td>    <var>2U</var>,	<i>// SRAR_D</i></td></tr>
<tr><th id="6657">6657</th><td>    <var>2U</var>,	<i>// SRAR_H</i></td></tr>
<tr><th id="6658">6658</th><td>    <var>2U</var>,	<i>// SRAR_W</i></td></tr>
<tr><th id="6659">6659</th><td>    <var>2U</var>,	<i>// SRAV</i></td></tr>
<tr><th id="6660">6660</th><td>    <var>2U</var>,	<i>// SRAV_MM</i></td></tr>
<tr><th id="6661">6661</th><td>    <var>2U</var>,	<i>// SRA_B</i></td></tr>
<tr><th id="6662">6662</th><td>    <var>2U</var>,	<i>// SRA_D</i></td></tr>
<tr><th id="6663">6663</th><td>    <var>2U</var>,	<i>// SRA_H</i></td></tr>
<tr><th id="6664">6664</th><td>    <var>6U</var>,	<i>// SRA_MM</i></td></tr>
<tr><th id="6665">6665</th><td>    <var>2U</var>,	<i>// SRA_W</i></td></tr>
<tr><th id="6666">6666</th><td>    <var>6U</var>,	<i>// SRL</i></td></tr>
<tr><th id="6667">6667</th><td>    <var>2U</var>,	<i>// SRL16_MM</i></td></tr>
<tr><th id="6668">6668</th><td>    <var>2U</var>,	<i>// SRL16_MMR6</i></td></tr>
<tr><th id="6669">6669</th><td>    <var>4U</var>,	<i>// SRLI_B</i></td></tr>
<tr><th id="6670">6670</th><td>    <var>14U</var>,	<i>// SRLI_D</i></td></tr>
<tr><th id="6671">6671</th><td>    <var>16U</var>,	<i>// SRLI_H</i></td></tr>
<tr><th id="6672">6672</th><td>    <var>6U</var>,	<i>// SRLI_W</i></td></tr>
<tr><th id="6673">6673</th><td>    <var>4U</var>,	<i>// SRLRI_B</i></td></tr>
<tr><th id="6674">6674</th><td>    <var>14U</var>,	<i>// SRLRI_D</i></td></tr>
<tr><th id="6675">6675</th><td>    <var>16U</var>,	<i>// SRLRI_H</i></td></tr>
<tr><th id="6676">6676</th><td>    <var>6U</var>,	<i>// SRLRI_W</i></td></tr>
<tr><th id="6677">6677</th><td>    <var>2U</var>,	<i>// SRLR_B</i></td></tr>
<tr><th id="6678">6678</th><td>    <var>2U</var>,	<i>// SRLR_D</i></td></tr>
<tr><th id="6679">6679</th><td>    <var>2U</var>,	<i>// SRLR_H</i></td></tr>
<tr><th id="6680">6680</th><td>    <var>2U</var>,	<i>// SRLR_W</i></td></tr>
<tr><th id="6681">6681</th><td>    <var>2U</var>,	<i>// SRLV</i></td></tr>
<tr><th id="6682">6682</th><td>    <var>2U</var>,	<i>// SRLV_MM</i></td></tr>
<tr><th id="6683">6683</th><td>    <var>2U</var>,	<i>// SRL_B</i></td></tr>
<tr><th id="6684">6684</th><td>    <var>2U</var>,	<i>// SRL_D</i></td></tr>
<tr><th id="6685">6685</th><td>    <var>2U</var>,	<i>// SRL_H</i></td></tr>
<tr><th id="6686">6686</th><td>    <var>6U</var>,	<i>// SRL_MM</i></td></tr>
<tr><th id="6687">6687</th><td>    <var>2U</var>,	<i>// SRL_W</i></td></tr>
<tr><th id="6688">6688</th><td>    <var>0U</var>,	<i>// SSNOP</i></td></tr>
<tr><th id="6689">6689</th><td>    <var>0U</var>,	<i>// SSNOP_MM</i></td></tr>
<tr><th id="6690">6690</th><td>    <var>0U</var>,	<i>// SSNOP_MMR6</i></td></tr>
<tr><th id="6691">6691</th><td>    <var>0U</var>,	<i>// ST_B</i></td></tr>
<tr><th id="6692">6692</th><td>    <var>0U</var>,	<i>// ST_D</i></td></tr>
<tr><th id="6693">6693</th><td>    <var>0U</var>,	<i>// ST_H</i></td></tr>
<tr><th id="6694">6694</th><td>    <var>0U</var>,	<i>// ST_W</i></td></tr>
<tr><th id="6695">6695</th><td>    <var>2U</var>,	<i>// SUB</i></td></tr>
<tr><th id="6696">6696</th><td>    <var>2U</var>,	<i>// SUBQH_PH</i></td></tr>
<tr><th id="6697">6697</th><td>    <var>2U</var>,	<i>// SUBQH_PH_MMR2</i></td></tr>
<tr><th id="6698">6698</th><td>    <var>2U</var>,	<i>// SUBQH_R_PH</i></td></tr>
<tr><th id="6699">6699</th><td>    <var>2U</var>,	<i>// SUBQH_R_PH_MMR2</i></td></tr>
<tr><th id="6700">6700</th><td>    <var>2U</var>,	<i>// SUBQH_R_W</i></td></tr>
<tr><th id="6701">6701</th><td>    <var>2U</var>,	<i>// SUBQH_R_W_MMR2</i></td></tr>
<tr><th id="6702">6702</th><td>    <var>2U</var>,	<i>// SUBQH_W</i></td></tr>
<tr><th id="6703">6703</th><td>    <var>2U</var>,	<i>// SUBQH_W_MMR2</i></td></tr>
<tr><th id="6704">6704</th><td>    <var>2U</var>,	<i>// SUBQ_PH</i></td></tr>
<tr><th id="6705">6705</th><td>    <var>2U</var>,	<i>// SUBQ_PH_MM</i></td></tr>
<tr><th id="6706">6706</th><td>    <var>2U</var>,	<i>// SUBQ_S_PH</i></td></tr>
<tr><th id="6707">6707</th><td>    <var>2U</var>,	<i>// SUBQ_S_PH_MM</i></td></tr>
<tr><th id="6708">6708</th><td>    <var>2U</var>,	<i>// SUBQ_S_W</i></td></tr>
<tr><th id="6709">6709</th><td>    <var>2U</var>,	<i>// SUBQ_S_W_MM</i></td></tr>
<tr><th id="6710">6710</th><td>    <var>2U</var>,	<i>// SUBSUS_U_B</i></td></tr>
<tr><th id="6711">6711</th><td>    <var>2U</var>,	<i>// SUBSUS_U_D</i></td></tr>
<tr><th id="6712">6712</th><td>    <var>2U</var>,	<i>// SUBSUS_U_H</i></td></tr>
<tr><th id="6713">6713</th><td>    <var>2U</var>,	<i>// SUBSUS_U_W</i></td></tr>
<tr><th id="6714">6714</th><td>    <var>2U</var>,	<i>// SUBSUU_S_B</i></td></tr>
<tr><th id="6715">6715</th><td>    <var>2U</var>,	<i>// SUBSUU_S_D</i></td></tr>
<tr><th id="6716">6716</th><td>    <var>2U</var>,	<i>// SUBSUU_S_H</i></td></tr>
<tr><th id="6717">6717</th><td>    <var>2U</var>,	<i>// SUBSUU_S_W</i></td></tr>
<tr><th id="6718">6718</th><td>    <var>2U</var>,	<i>// SUBS_S_B</i></td></tr>
<tr><th id="6719">6719</th><td>    <var>2U</var>,	<i>// SUBS_S_D</i></td></tr>
<tr><th id="6720">6720</th><td>    <var>2U</var>,	<i>// SUBS_S_H</i></td></tr>
<tr><th id="6721">6721</th><td>    <var>2U</var>,	<i>// SUBS_S_W</i></td></tr>
<tr><th id="6722">6722</th><td>    <var>2U</var>,	<i>// SUBS_U_B</i></td></tr>
<tr><th id="6723">6723</th><td>    <var>2U</var>,	<i>// SUBS_U_D</i></td></tr>
<tr><th id="6724">6724</th><td>    <var>2U</var>,	<i>// SUBS_U_H</i></td></tr>
<tr><th id="6725">6725</th><td>    <var>2U</var>,	<i>// SUBS_U_W</i></td></tr>
<tr><th id="6726">6726</th><td>    <var>2U</var>,	<i>// SUBU16_MM</i></td></tr>
<tr><th id="6727">6727</th><td>    <var>2U</var>,	<i>// SUBU16_MMR6</i></td></tr>
<tr><th id="6728">6728</th><td>    <var>2U</var>,	<i>// SUBUH_QB</i></td></tr>
<tr><th id="6729">6729</th><td>    <var>2U</var>,	<i>// SUBUH_QB_MMR2</i></td></tr>
<tr><th id="6730">6730</th><td>    <var>2U</var>,	<i>// SUBUH_R_QB</i></td></tr>
<tr><th id="6731">6731</th><td>    <var>2U</var>,	<i>// SUBUH_R_QB_MMR2</i></td></tr>
<tr><th id="6732">6732</th><td>    <var>2U</var>,	<i>// SUBU_MMR6</i></td></tr>
<tr><th id="6733">6733</th><td>    <var>2U</var>,	<i>// SUBU_PH</i></td></tr>
<tr><th id="6734">6734</th><td>    <var>2U</var>,	<i>// SUBU_PH_MMR2</i></td></tr>
<tr><th id="6735">6735</th><td>    <var>2U</var>,	<i>// SUBU_QB</i></td></tr>
<tr><th id="6736">6736</th><td>    <var>2U</var>,	<i>// SUBU_QB_MM</i></td></tr>
<tr><th id="6737">6737</th><td>    <var>2U</var>,	<i>// SUBU_S_PH</i></td></tr>
<tr><th id="6738">6738</th><td>    <var>2U</var>,	<i>// SUBU_S_PH_MMR2</i></td></tr>
<tr><th id="6739">6739</th><td>    <var>2U</var>,	<i>// SUBU_S_QB</i></td></tr>
<tr><th id="6740">6740</th><td>    <var>2U</var>,	<i>// SUBU_S_QB_MM</i></td></tr>
<tr><th id="6741">6741</th><td>    <var>6U</var>,	<i>// SUBVI_B</i></td></tr>
<tr><th id="6742">6742</th><td>    <var>6U</var>,	<i>// SUBVI_D</i></td></tr>
<tr><th id="6743">6743</th><td>    <var>6U</var>,	<i>// SUBVI_H</i></td></tr>
<tr><th id="6744">6744</th><td>    <var>6U</var>,	<i>// SUBVI_W</i></td></tr>
<tr><th id="6745">6745</th><td>    <var>2U</var>,	<i>// SUBV_B</i></td></tr>
<tr><th id="6746">6746</th><td>    <var>2U</var>,	<i>// SUBV_D</i></td></tr>
<tr><th id="6747">6747</th><td>    <var>2U</var>,	<i>// SUBV_H</i></td></tr>
<tr><th id="6748">6748</th><td>    <var>2U</var>,	<i>// SUBV_W</i></td></tr>
<tr><th id="6749">6749</th><td>    <var>2U</var>,	<i>// SUB_MM</i></td></tr>
<tr><th id="6750">6750</th><td>    <var>2U</var>,	<i>// SUB_MMR6</i></td></tr>
<tr><th id="6751">6751</th><td>    <var>2U</var>,	<i>// SUBu</i></td></tr>
<tr><th id="6752">6752</th><td>    <var>2U</var>,	<i>// SUBu_MM</i></td></tr>
<tr><th id="6753">6753</th><td>    <var>0U</var>,	<i>// SUXC1</i></td></tr>
<tr><th id="6754">6754</th><td>    <var>0U</var>,	<i>// SUXC164</i></td></tr>
<tr><th id="6755">6755</th><td>    <var>0U</var>,	<i>// SUXC1_MM</i></td></tr>
<tr><th id="6756">6756</th><td>    <var>0U</var>,	<i>// SW</i></td></tr>
<tr><th id="6757">6757</th><td>    <var>0U</var>,	<i>// SW16_MM</i></td></tr>
<tr><th id="6758">6758</th><td>    <var>0U</var>,	<i>// SW16_MMR6</i></td></tr>
<tr><th id="6759">6759</th><td>    <var>0U</var>,	<i>// SW64</i></td></tr>
<tr><th id="6760">6760</th><td>    <var>0U</var>,	<i>// SWC1</i></td></tr>
<tr><th id="6761">6761</th><td>    <var>0U</var>,	<i>// SWC1_MM</i></td></tr>
<tr><th id="6762">6762</th><td>    <var>0U</var>,	<i>// SWC2</i></td></tr>
<tr><th id="6763">6763</th><td>    <var>0U</var>,	<i>// SWC2_MMR6</i></td></tr>
<tr><th id="6764">6764</th><td>    <var>0U</var>,	<i>// SWC2_R6</i></td></tr>
<tr><th id="6765">6765</th><td>    <var>0U</var>,	<i>// SWC3</i></td></tr>
<tr><th id="6766">6766</th><td>    <var>0U</var>,	<i>// SWDSP</i></td></tr>
<tr><th id="6767">6767</th><td>    <var>0U</var>,	<i>// SWDSP_MM</i></td></tr>
<tr><th id="6768">6768</th><td>    <var>0U</var>,	<i>// SWE</i></td></tr>
<tr><th id="6769">6769</th><td>    <var>0U</var>,	<i>// SWE_MM</i></td></tr>
<tr><th id="6770">6770</th><td>    <var>0U</var>,	<i>// SWL</i></td></tr>
<tr><th id="6771">6771</th><td>    <var>0U</var>,	<i>// SWL64</i></td></tr>
<tr><th id="6772">6772</th><td>    <var>0U</var>,	<i>// SWLE</i></td></tr>
<tr><th id="6773">6773</th><td>    <var>0U</var>,	<i>// SWLE_MM</i></td></tr>
<tr><th id="6774">6774</th><td>    <var>0U</var>,	<i>// SWL_MM</i></td></tr>
<tr><th id="6775">6775</th><td>    <var>0U</var>,	<i>// SWM16_MM</i></td></tr>
<tr><th id="6776">6776</th><td>    <var>0U</var>,	<i>// SWM16_MMR6</i></td></tr>
<tr><th id="6777">6777</th><td>    <var>0U</var>,	<i>// SWM32_MM</i></td></tr>
<tr><th id="6778">6778</th><td>    <var>0U</var>,	<i>// SWP_MM</i></td></tr>
<tr><th id="6779">6779</th><td>    <var>0U</var>,	<i>// SWR</i></td></tr>
<tr><th id="6780">6780</th><td>    <var>0U</var>,	<i>// SWR64</i></td></tr>
<tr><th id="6781">6781</th><td>    <var>0U</var>,	<i>// SWRE</i></td></tr>
<tr><th id="6782">6782</th><td>    <var>0U</var>,	<i>// SWRE_MM</i></td></tr>
<tr><th id="6783">6783</th><td>    <var>0U</var>,	<i>// SWR_MM</i></td></tr>
<tr><th id="6784">6784</th><td>    <var>0U</var>,	<i>// SWSP_MM</i></td></tr>
<tr><th id="6785">6785</th><td>    <var>0U</var>,	<i>// SWSP_MMR6</i></td></tr>
<tr><th id="6786">6786</th><td>    <var>0U</var>,	<i>// SWXC1</i></td></tr>
<tr><th id="6787">6787</th><td>    <var>0U</var>,	<i>// SWXC1_MM</i></td></tr>
<tr><th id="6788">6788</th><td>    <var>0U</var>,	<i>// SW_MM</i></td></tr>
<tr><th id="6789">6789</th><td>    <var>0U</var>,	<i>// SW_MMR6</i></td></tr>
<tr><th id="6790">6790</th><td>    <var>0U</var>,	<i>// SYNC</i></td></tr>
<tr><th id="6791">6791</th><td>    <var>0U</var>,	<i>// SYNCI</i></td></tr>
<tr><th id="6792">6792</th><td>    <var>0U</var>,	<i>// SYNCI_MM</i></td></tr>
<tr><th id="6793">6793</th><td>    <var>0U</var>,	<i>// SYNCI_MMR6</i></td></tr>
<tr><th id="6794">6794</th><td>    <var>0U</var>,	<i>// SYNC_MM</i></td></tr>
<tr><th id="6795">6795</th><td>    <var>0U</var>,	<i>// SYNC_MMR6</i></td></tr>
<tr><th id="6796">6796</th><td>    <var>0U</var>,	<i>// SYSCALL</i></td></tr>
<tr><th id="6797">6797</th><td>    <var>0U</var>,	<i>// SYSCALL_MM</i></td></tr>
<tr><th id="6798">6798</th><td>    <var>0U</var>,	<i>// Save16</i></td></tr>
<tr><th id="6799">6799</th><td>    <var>0U</var>,	<i>// SaveX16</i></td></tr>
<tr><th id="6800">6800</th><td>    <var>0U</var>,	<i>// SbRxRyOffMemX16</i></td></tr>
<tr><th id="6801">6801</th><td>    <var>0U</var>,	<i>// SebRx16</i></td></tr>
<tr><th id="6802">6802</th><td>    <var>0U</var>,	<i>// SehRx16</i></td></tr>
<tr><th id="6803">6803</th><td>    <var>0U</var>,	<i>// ShRxRyOffMemX16</i></td></tr>
<tr><th id="6804">6804</th><td>    <var>6U</var>,	<i>// SllX16</i></td></tr>
<tr><th id="6805">6805</th><td>    <var>0U</var>,	<i>// SllvRxRy16</i></td></tr>
<tr><th id="6806">6806</th><td>    <var>0U</var>,	<i>// SltRxRy16</i></td></tr>
<tr><th id="6807">6807</th><td>    <var>0U</var>,	<i>// SltiRxImm16</i></td></tr>
<tr><th id="6808">6808</th><td>    <var>0U</var>,	<i>// SltiRxImmX16</i></td></tr>
<tr><th id="6809">6809</th><td>    <var>0U</var>,	<i>// SltiuRxImm16</i></td></tr>
<tr><th id="6810">6810</th><td>    <var>0U</var>,	<i>// SltiuRxImmX16</i></td></tr>
<tr><th id="6811">6811</th><td>    <var>0U</var>,	<i>// SltuRxRy16</i></td></tr>
<tr><th id="6812">6812</th><td>    <var>6U</var>,	<i>// SraX16</i></td></tr>
<tr><th id="6813">6813</th><td>    <var>0U</var>,	<i>// SravRxRy16</i></td></tr>
<tr><th id="6814">6814</th><td>    <var>6U</var>,	<i>// SrlX16</i></td></tr>
<tr><th id="6815">6815</th><td>    <var>0U</var>,	<i>// SrlvRxRy16</i></td></tr>
<tr><th id="6816">6816</th><td>    <var>2U</var>,	<i>// SubuRxRyRz16</i></td></tr>
<tr><th id="6817">6817</th><td>    <var>0U</var>,	<i>// SwRxRyOffMemX16</i></td></tr>
<tr><th id="6818">6818</th><td>    <var>0U</var>,	<i>// SwRxSpImmX16</i></td></tr>
<tr><th id="6819">6819</th><td>    <var>40U</var>,	<i>// TEQ</i></td></tr>
<tr><th id="6820">6820</th><td>    <var>0U</var>,	<i>// TEQI</i></td></tr>
<tr><th id="6821">6821</th><td>    <var>0U</var>,	<i>// TEQI_MM</i></td></tr>
<tr><th id="6822">6822</th><td>    <var>16U</var>,	<i>// TEQ_MM</i></td></tr>
<tr><th id="6823">6823</th><td>    <var>40U</var>,	<i>// TGE</i></td></tr>
<tr><th id="6824">6824</th><td>    <var>0U</var>,	<i>// TGEI</i></td></tr>
<tr><th id="6825">6825</th><td>    <var>0U</var>,	<i>// TGEIU</i></td></tr>
<tr><th id="6826">6826</th><td>    <var>0U</var>,	<i>// TGEIU_MM</i></td></tr>
<tr><th id="6827">6827</th><td>    <var>0U</var>,	<i>// TGEI_MM</i></td></tr>
<tr><th id="6828">6828</th><td>    <var>40U</var>,	<i>// TGEU</i></td></tr>
<tr><th id="6829">6829</th><td>    <var>16U</var>,	<i>// TGEU_MM</i></td></tr>
<tr><th id="6830">6830</th><td>    <var>16U</var>,	<i>// TGE_MM</i></td></tr>
<tr><th id="6831">6831</th><td>    <var>0U</var>,	<i>// TLBGINV</i></td></tr>
<tr><th id="6832">6832</th><td>    <var>0U</var>,	<i>// TLBGINVF</i></td></tr>
<tr><th id="6833">6833</th><td>    <var>0U</var>,	<i>// TLBGINVF_MM</i></td></tr>
<tr><th id="6834">6834</th><td>    <var>0U</var>,	<i>// TLBGINV_MM</i></td></tr>
<tr><th id="6835">6835</th><td>    <var>0U</var>,	<i>// TLBGP</i></td></tr>
<tr><th id="6836">6836</th><td>    <var>0U</var>,	<i>// TLBGP_MM</i></td></tr>
<tr><th id="6837">6837</th><td>    <var>0U</var>,	<i>// TLBGR</i></td></tr>
<tr><th id="6838">6838</th><td>    <var>0U</var>,	<i>// TLBGR_MM</i></td></tr>
<tr><th id="6839">6839</th><td>    <var>0U</var>,	<i>// TLBGWI</i></td></tr>
<tr><th id="6840">6840</th><td>    <var>0U</var>,	<i>// TLBGWI_MM</i></td></tr>
<tr><th id="6841">6841</th><td>    <var>0U</var>,	<i>// TLBGWR</i></td></tr>
<tr><th id="6842">6842</th><td>    <var>0U</var>,	<i>// TLBGWR_MM</i></td></tr>
<tr><th id="6843">6843</th><td>    <var>0U</var>,	<i>// TLBINV</i></td></tr>
<tr><th id="6844">6844</th><td>    <var>0U</var>,	<i>// TLBINVF</i></td></tr>
<tr><th id="6845">6845</th><td>    <var>0U</var>,	<i>// TLBINVF_MMR6</i></td></tr>
<tr><th id="6846">6846</th><td>    <var>0U</var>,	<i>// TLBINV_MMR6</i></td></tr>
<tr><th id="6847">6847</th><td>    <var>0U</var>,	<i>// TLBP</i></td></tr>
<tr><th id="6848">6848</th><td>    <var>0U</var>,	<i>// TLBP_MM</i></td></tr>
<tr><th id="6849">6849</th><td>    <var>0U</var>,	<i>// TLBR</i></td></tr>
<tr><th id="6850">6850</th><td>    <var>0U</var>,	<i>// TLBR_MM</i></td></tr>
<tr><th id="6851">6851</th><td>    <var>0U</var>,	<i>// TLBWI</i></td></tr>
<tr><th id="6852">6852</th><td>    <var>0U</var>,	<i>// TLBWI_MM</i></td></tr>
<tr><th id="6853">6853</th><td>    <var>0U</var>,	<i>// TLBWR</i></td></tr>
<tr><th id="6854">6854</th><td>    <var>0U</var>,	<i>// TLBWR_MM</i></td></tr>
<tr><th id="6855">6855</th><td>    <var>40U</var>,	<i>// TLT</i></td></tr>
<tr><th id="6856">6856</th><td>    <var>0U</var>,	<i>// TLTI</i></td></tr>
<tr><th id="6857">6857</th><td>    <var>0U</var>,	<i>// TLTIU_MM</i></td></tr>
<tr><th id="6858">6858</th><td>    <var>0U</var>,	<i>// TLTI_MM</i></td></tr>
<tr><th id="6859">6859</th><td>    <var>40U</var>,	<i>// TLTU</i></td></tr>
<tr><th id="6860">6860</th><td>    <var>16U</var>,	<i>// TLTU_MM</i></td></tr>
<tr><th id="6861">6861</th><td>    <var>16U</var>,	<i>// TLT_MM</i></td></tr>
<tr><th id="6862">6862</th><td>    <var>40U</var>,	<i>// TNE</i></td></tr>
<tr><th id="6863">6863</th><td>    <var>0U</var>,	<i>// TNEI</i></td></tr>
<tr><th id="6864">6864</th><td>    <var>0U</var>,	<i>// TNEI_MM</i></td></tr>
<tr><th id="6865">6865</th><td>    <var>16U</var>,	<i>// TNE_MM</i></td></tr>
<tr><th id="6866">6866</th><td>    <var>0U</var>,	<i>// TRUNC_L_D64</i></td></tr>
<tr><th id="6867">6867</th><td>    <var>0U</var>,	<i>// TRUNC_L_D_MMR6</i></td></tr>
<tr><th id="6868">6868</th><td>    <var>0U</var>,	<i>// TRUNC_L_S</i></td></tr>
<tr><th id="6869">6869</th><td>    <var>0U</var>,	<i>// TRUNC_L_S_MMR6</i></td></tr>
<tr><th id="6870">6870</th><td>    <var>0U</var>,	<i>// TRUNC_W_D32</i></td></tr>
<tr><th id="6871">6871</th><td>    <var>0U</var>,	<i>// TRUNC_W_D64</i></td></tr>
<tr><th id="6872">6872</th><td>    <var>0U</var>,	<i>// TRUNC_W_D_MMR6</i></td></tr>
<tr><th id="6873">6873</th><td>    <var>0U</var>,	<i>// TRUNC_W_MM</i></td></tr>
<tr><th id="6874">6874</th><td>    <var>0U</var>,	<i>// TRUNC_W_S</i></td></tr>
<tr><th id="6875">6875</th><td>    <var>0U</var>,	<i>// TRUNC_W_S_MM</i></td></tr>
<tr><th id="6876">6876</th><td>    <var>0U</var>,	<i>// TRUNC_W_S_MMR6</i></td></tr>
<tr><th id="6877">6877</th><td>    <var>0U</var>,	<i>// TTLTIU</i></td></tr>
<tr><th id="6878">6878</th><td>    <var>0U</var>,	<i>// UDIV</i></td></tr>
<tr><th id="6879">6879</th><td>    <var>0U</var>,	<i>// UDIV_MM</i></td></tr>
<tr><th id="6880">6880</th><td>    <var>2U</var>,	<i>// V3MULU</i></td></tr>
<tr><th id="6881">6881</th><td>    <var>2U</var>,	<i>// VMM0</i></td></tr>
<tr><th id="6882">6882</th><td>    <var>2U</var>,	<i>// VMULU</i></td></tr>
<tr><th id="6883">6883</th><td>    <var>26U</var>,	<i>// VSHF_B</i></td></tr>
<tr><th id="6884">6884</th><td>    <var>26U</var>,	<i>// VSHF_D</i></td></tr>
<tr><th id="6885">6885</th><td>    <var>26U</var>,	<i>// VSHF_H</i></td></tr>
<tr><th id="6886">6886</th><td>    <var>26U</var>,	<i>// VSHF_W</i></td></tr>
<tr><th id="6887">6887</th><td>    <var>0U</var>,	<i>// WAIT</i></td></tr>
<tr><th id="6888">6888</th><td>    <var>0U</var>,	<i>// WAIT_MM</i></td></tr>
<tr><th id="6889">6889</th><td>    <var>0U</var>,	<i>// WAIT_MMR6</i></td></tr>
<tr><th id="6890">6890</th><td>    <var>0U</var>,	<i>// WRDSP</i></td></tr>
<tr><th id="6891">6891</th><td>    <var>0U</var>,	<i>// WRDSP_MM</i></td></tr>
<tr><th id="6892">6892</th><td>    <var>0U</var>,	<i>// WRPGPR_MMR6</i></td></tr>
<tr><th id="6893">6893</th><td>    <var>0U</var>,	<i>// WSBH</i></td></tr>
<tr><th id="6894">6894</th><td>    <var>0U</var>,	<i>// WSBH_MM</i></td></tr>
<tr><th id="6895">6895</th><td>    <var>0U</var>,	<i>// WSBH_MMR6</i></td></tr>
<tr><th id="6896">6896</th><td>    <var>2U</var>,	<i>// XOR</i></td></tr>
<tr><th id="6897">6897</th><td>    <var>0U</var>,	<i>// XOR16_MM</i></td></tr>
<tr><th id="6898">6898</th><td>    <var>0U</var>,	<i>// XOR16_MMR6</i></td></tr>
<tr><th id="6899">6899</th><td>    <var>2U</var>,	<i>// XOR64</i></td></tr>
<tr><th id="6900">6900</th><td>    <var>8U</var>,	<i>// XORI_B</i></td></tr>
<tr><th id="6901">6901</th><td>    <var>10U</var>,	<i>// XORI_MMR6</i></td></tr>
<tr><th id="6902">6902</th><td>    <var>2U</var>,	<i>// XOR_MM</i></td></tr>
<tr><th id="6903">6903</th><td>    <var>2U</var>,	<i>// XOR_MMR6</i></td></tr>
<tr><th id="6904">6904</th><td>    <var>2U</var>,	<i>// XOR_V</i></td></tr>
<tr><th id="6905">6905</th><td>    <var>10U</var>,	<i>// XORi</i></td></tr>
<tr><th id="6906">6906</th><td>    <var>10U</var>,	<i>// XORi64</i></td></tr>
<tr><th id="6907">6907</th><td>    <var>10U</var>,	<i>// XORi_MM</i></td></tr>
<tr><th id="6908">6908</th><td>    <var>0U</var>,	<i>// XorRxRxRy16</i></td></tr>
<tr><th id="6909">6909</th><td>    <var>0U</var>,	<i>// YIELD</i></td></tr>
<tr><th id="6910">6910</th><td>  };</td></tr>
<tr><th id="6911">6911</th><td></td></tr>
<tr><th id="6912">6912</th><td>  <i>// Emit the opcode for the instruction.</i></td></tr>
<tr><th id="6913">6913</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="158Bits" title='Bits' data-type='uint64_t' data-ref="158Bits" data-ref-filename="158Bits">Bits</dfn> = <var>0</var>;</td></tr>
<tr><th id="6914">6914</th><td>  <a class="local col8 ref" href="#158Bits" title='Bits' data-ref="158Bits" data-ref-filename="158Bits">Bits</a> |= (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col6 ref" href="#156OpInfo0" title='OpInfo0' data-ref="156OpInfo0" data-ref-filename="156OpInfo0">OpInfo0</a>[<a class="local col4 ref" href="#154MI" title='MI' data-ref="154MI" data-ref-filename="154MI">MI</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()] &lt;&lt; <var>0</var>;</td></tr>
<tr><th id="6915">6915</th><td>  <a class="local col8 ref" href="#158Bits" title='Bits' data-ref="158Bits" data-ref-filename="158Bits">Bits</a> |= (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col7 ref" href="#157OpInfo1" title='OpInfo1' data-ref="157OpInfo1" data-ref-filename="157OpInfo1">OpInfo1</a>[<a class="local col4 ref" href="#154MI" title='MI' data-ref="154MI" data-ref-filename="154MI">MI</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()] &lt;&lt; <var>32</var>;</td></tr>
<tr><th id="6916">6916</th><td>  <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col5 ref" href="#155AsmStrs" title='AsmStrs' data-ref="155AsmStrs" data-ref-filename="155AsmStrs">AsmStrs</a>+(<a class="local col8 ref" href="#158Bits" title='Bits' data-ref="158Bits" data-ref-filename="158Bits">Bits</a> &amp; <var>16383</var>)-<var>1</var>, <a class="local col8 ref" href="#158Bits" title='Bits' data-ref="158Bits" data-ref-filename="158Bits">Bits</a>};</td></tr>
<tr><th id="6917">6917</th><td></td></tr>
<tr><th id="6918">6918</th><td>}</td></tr>
<tr><th id="6919">6919</th><td><i class="doc">/// printInstruction - This method is automatically generated by tablegen</i></td></tr>
<tr><th id="6920">6920</th><td><i class="doc">/// from the instruction set description.</i></td></tr>
<tr><th id="6921">6921</th><td><em>void</em> <a class="type" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#llvm::MipsInstPrinter" title='llvm::MipsInstPrinter' data-ref="llvm::MipsInstPrinter" data-ref-filename="llvm..MipsInstPrinter">MipsInstPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm15MipsInstPrinter16printInstructionEPKNS_6MCInstEmRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printInstruction' data-ref="_ZN4llvm15MipsInstPrinter16printInstructionEPKNS_6MCInstEmRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter16printInstructionEPKNS_6MCInstEmRNS_11raw_ostreamE">printInstruction</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col9 decl" id="159MI" title='MI' data-type='const llvm::MCInst *' data-ref="159MI" data-ref-filename="159MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="160Address" title='Address' data-type='uint64_t' data-ref="160Address" data-ref-filename="160Address">Address</dfn>, <a class="type" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="161O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="161O" data-ref-filename="161O">O</dfn>) {</td></tr>
<tr><th id="6922">6922</th><td>  <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t"</q>;</td></tr>
<tr><th id="6923">6923</th><td></td></tr>
<tr><th id="6924">6924</th><td>  <em>auto</em> <dfn class="local col2 decl" id="162MnemonicInfo" title='MnemonicInfo' data-type='std::pair&lt;const char *, unsigned long&gt;' data-ref="162MnemonicInfo" data-ref-filename="162MnemonicInfo">MnemonicInfo</dfn> = <a class="virtual member fn" href="#_ZN4llvm15MipsInstPrinter11getMnemonicEPKNS_6MCInstE" title='llvm::MipsInstPrinter::getMnemonic' data-ref="_ZN4llvm15MipsInstPrinter11getMnemonicEPKNS_6MCInstE" data-ref-filename="_ZN4llvm15MipsInstPrinter11getMnemonicEPKNS_6MCInstE">getMnemonic</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>);</td></tr>
<tr><th id="6925">6925</th><td></td></tr>
<tr><th id="6926">6926</th><td>  <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col2 ref" href="#162MnemonicInfo" title='MnemonicInfo' data-ref="162MnemonicInfo" data-ref-filename="162MnemonicInfo">MnemonicInfo</a>.<span class='ref field' title='std::pair&lt;const char *, unsigned long&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="6927">6927</th><td></td></tr>
<tr><th id="6928">6928</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="163Bits" title='Bits' data-type='uint64_t' data-ref="163Bits" data-ref-filename="163Bits">Bits</dfn> = <a class="local col2 ref" href="#162MnemonicInfo" title='MnemonicInfo' data-ref="162MnemonicInfo" data-ref-filename="162MnemonicInfo">MnemonicInfo</a>.<span class='ref field' title='std::pair&lt;const char *, unsigned long&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="6929">6929</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Bits != <var>0</var> &amp;&amp; <q>"Cannot print this instruction."</q>);</td></tr>
<tr><th id="6930">6930</th><td></td></tr>
<tr><th id="6931">6931</th><td>  <i>// Fragment 0 encoded into 4 bits for 16 unique commands.</i></td></tr>
<tr><th id="6932">6932</th><td>  <b>switch</b> ((<a class="local col3 ref" href="#163Bits" title='Bits' data-ref="163Bits" data-ref-filename="163Bits">Bits</a> &gt;&gt; <var>14</var>) &amp; <var>15</var>) {</td></tr>
<tr><th id="6933">6933</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="6934">6934</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="6935">6935</th><td>    <i>// DBG_VALUE, DBG_INSTR_REF, DBG_LABEL, BUNDLE, LIFETIME_START, LIFETIME_...</i></td></tr>
<tr><th id="6936">6936</th><td>    <b>return</b>;</td></tr>
<tr><th id="6937">6937</th><td>    <b>break</b>;</td></tr>
<tr><th id="6938">6938</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="6939">6939</th><td>    <i>// ABSMacro, BEQLImmMacro, BGE, BGEImmMacro, BGEL, BGELImmMacro, BGEU, BG...</i></td></tr>
<tr><th id="6940">6940</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6941">6941</th><td>    <b>break</b>;</td></tr>
<tr><th id="6942">6942</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="6943">6943</th><td>    <i>// B_MMR6_Pseudo, B_MM_Pseudo, B16_MM, BAL, BALC, BALC_MMR6, BC, BC16_MMR...</i></td></tr>
<tr><th id="6944">6944</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <a class="local col0 ref" href="#160Address" title='Address' data-ref="160Address" data-ref-filename="160Address">Address</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6945">6945</th><td>    <b>break</b>;</td></tr>
<tr><th id="6946">6946</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="6947">6947</th><td>    <i>// CTTC1, MTTACX, MTTC0, MTTC1, MTTGPR, MTTHC1, MTTHI, MTTLO, MultRxRyRz1...</i></td></tr>
<tr><th id="6948">6948</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6949">6949</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="6950">6950</th><td>    <b>break</b>;</td></tr>
<tr><th id="6951">6951</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="6952">6952</th><td>    <i>// LWM_MM, SWM_MM, LWM16_MM, LWM16_MMR6, LWM32_MM, SWM16_MM, SWM16_MMR6, ...</i></td></tr>
<tr><th id="6953">6953</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter17printRegisterListEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printRegisterList' data-ref="_ZN4llvm15MipsInstPrinter17printRegisterListEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter17printRegisterListEPKNS_6MCInstEiRNS_11raw_ostreamE">printRegisterList</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6954">6954</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="6955">6955</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printMemOperand' data-ref="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE">printMemOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6956">6956</th><td>    <b>return</b>;</td></tr>
<tr><th id="6957">6957</th><td>    <b>break</b>;</td></tr>
<tr><th id="6958">6958</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="6959">6959</th><td>    <i>// SelBeqZ, SelBneZ, SelTBteqZCmp, SelTBteqZCmpi, SelTBteqZSlt, SelTBteqZ...</i></td></tr>
<tr><th id="6960">6960</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6961">6961</th><td>    <b>break</b>;</td></tr>
<tr><th id="6962">6962</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="6963">6963</th><td>    <i>// AND16_MM, AND16_MMR6, LSA_MMR6, MTHC1_D32, MTHC1_D32_MM, MTHC1_D64, MT...</i></td></tr>
<tr><th id="6964">6964</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6965">6965</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="6966">6966</th><td>    <b>break</b>;</td></tr>
<tr><th id="6967">6967</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="6968">6968</th><td>    <i>// BREAK, BREAK_MM, BREAK_MMR6, HYPCALL, HYPCALL_MM, SDBBP_MM, SYSCALL_MM...</i></td></tr>
<tr><th id="6969">6969</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>10</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6970">6970</th><td>    <b>break</b>;</td></tr>
<tr><th id="6971">6971</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="6972">6972</th><td>    <i>// BREAK16_MM, BREAK16_MMR6, SDBBP16_MM, SDBBP16_MMR6</i></td></tr>
<tr><th id="6973">6973</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>4</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6974">6974</th><td>    <b>return</b>;</td></tr>
<tr><th id="6975">6975</th><td>    <b>break</b>;</td></tr>
<tr><th id="6976">6976</th><td>  <b>case</b> <var>9</var>:</td></tr>
<tr><th id="6977">6977</th><td>    <i>// CACHE, CACHEE, CACHEE_MM, CACHE_MM, CACHE_MMR6, CACHE_R6, PREF, PREFE,...</i></td></tr>
<tr><th id="6978">6978</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6979">6979</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="6980">6980</th><td>    <b>break</b>;</td></tr>
<tr><th id="6981">6981</th><td>  <b>case</b> <var>10</var>:</td></tr>
<tr><th id="6982">6982</th><td>    <i>// FCMP_D32, FCMP_D32_MM, FCMP_D64, FCMP_S32, FCMP_S32_MM</i></td></tr>
<tr><th id="6983">6983</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter15printFCCOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printFCCOperand' data-ref="_ZN4llvm15MipsInstPrinter15printFCCOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter15printFCCOperandEPKNS_6MCInstEiRNS_11raw_ostreamE">printFCCOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6984">6984</th><td>    <b>break</b>;</td></tr>
<tr><th id="6985">6985</th><td>  <b>case</b> <var>11</var>:</td></tr>
<tr><th id="6986">6986</th><td>    <i>// Jal16, JalB16</i></td></tr>
<tr><th id="6987">6987</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>26</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6988">6988</th><td>    <b>break</b>;</td></tr>
<tr><th id="6989">6989</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="6990">6990</th><td>    <i>// SDBBP, SDBBP_MMR6, SDBBP_R6, SYSCALL</i></td></tr>
<tr><th id="6991">6991</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>20</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6992">6992</th><td>    <b>return</b>;</td></tr>
<tr><th id="6993">6993</th><td>    <b>break</b>;</td></tr>
<tr><th id="6994">6994</th><td>  <b>case</b> <var>13</var>:</td></tr>
<tr><th id="6995">6995</th><td>    <i>// SIGRIE, SIGRIE_MMR6</i></td></tr>
<tr><th id="6996">6996</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="6997">6997</th><td>    <b>return</b>;</td></tr>
<tr><th id="6998">6998</th><td>    <b>break</b>;</td></tr>
<tr><th id="6999">6999</th><td>  <b>case</b> <var>14</var>:</td></tr>
<tr><th id="7000">7000</th><td>    <i>// SYNC, SYNC_MM, SYNC_MMR6</i></td></tr>
<tr><th id="7001">7001</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7002">7002</th><td>    <b>return</b>;</td></tr>
<tr><th id="7003">7003</th><td>    <b>break</b>;</td></tr>
<tr><th id="7004">7004</th><td>  <b>case</b> <var>15</var>:</td></tr>
<tr><th id="7005">7005</th><td>    <i>// SYNCI, SYNCI_MM, SYNCI_MMR6</i></td></tr>
<tr><th id="7006">7006</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printMemOperand' data-ref="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE">printMemOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7007">7007</th><td>    <b>return</b>;</td></tr>
<tr><th id="7008">7008</th><td>    <b>break</b>;</td></tr>
<tr><th id="7009">7009</th><td>  }</td></tr>
<tr><th id="7010">7010</th><td></td></tr>
<tr><th id="7011">7011</th><td></td></tr>
<tr><th id="7012">7012</th><td>  <i>// Fragment 1 encoded into 5 bits for 18 unique commands.</i></td></tr>
<tr><th id="7013">7013</th><td>  <b>switch</b> ((<a class="local col3 ref" href="#163Bits" title='Bits' data-ref="163Bits" data-ref-filename="163Bits">Bits</a> &gt;&gt; <var>18</var>) &amp; <var>31</var>) {</td></tr>
<tr><th id="7014">7014</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="7015">7015</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7016">7016</th><td>    <i>// ABSMacro, BEQLImmMacro, BGE, BGEImmMacro, BGEL, BGELImmMacro, BGEU, BG...</i></td></tr>
<tr><th id="7017">7017</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7018">7018</th><td>    <b>break</b>;</td></tr>
<tr><th id="7019">7019</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="7020">7020</th><td>    <i>// B_MMR6_Pseudo, B_MM_Pseudo, Constant32, JalOneReg, MFTDSP, MTTDSP, ADD...</i></td></tr>
<tr><th id="7021">7021</th><td>    <b>return</b>;</td></tr>
<tr><th id="7022">7022</th><td>    <b>break</b>;</td></tr>
<tr><th id="7023">7023</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="7024">7024</th><td>    <i>// CTTC1, MTTACX, MTTC0, MTTC1, MTTGPR, MTTHC1, MTTHI, MTTLO, CTC1, CTC1_...</i></td></tr>
<tr><th id="7025">7025</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7026">7026</th><td>    <b>break</b>;</td></tr>
<tr><th id="7027">7027</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="7028">7028</th><td>    <i>// LwConstant32</i></td></tr>
<tr><th id="7029">7029</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", 1f\n\tb\t2f\n\t.align\t2\n1: \t.word\t"</q>;</td></tr>
<tr><th id="7030">7030</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7031">7031</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n2:"</q>;</td></tr>
<tr><th id="7032">7032</th><td>    <b>return</b>;</td></tr>
<tr><th id="7033">7033</th><td>    <b>break</b>;</td></tr>
<tr><th id="7034">7034</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="7035">7035</th><td>    <i>// MultRxRyRz16, MultuRxRyRz16, SltCCRxRy16, SltiCCRxImmX16, SltiuCCRxImm...</i></td></tr>
<tr><th id="7036">7036</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7037">7037</th><td>    <b>break</b>;</td></tr>
<tr><th id="7038">7038</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="7039">7039</th><td>    <i>// SelBeqZ, SelBneZ</i></td></tr>
<tr><th id="7040">7040</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", .+4\n\t\n\tmove "</q>;</td></tr>
<tr><th id="7041">7041</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7042">7042</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7043">7043</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7044">7044</th><td>    <b>return</b>;</td></tr>
<tr><th id="7045">7045</th><td>    <b>break</b>;</td></tr>
<tr><th id="7046">7046</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="7047">7047</th><td>    <i>// AND16_MM, AND16_MMR6, LSA_MMR6, OR16_MM, OR16_MMR6, PREFX_MM, XOR16_MM...</i></td></tr>
<tr><th id="7048">7048</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7049">7049</th><td>    <b>break</b>;</td></tr>
<tr><th id="7050">7050</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="7051">7051</th><td>    <i>// AddiuRxPcImmX16</i></td></tr>
<tr><th id="7052">7052</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", $pc, "</q>;</td></tr>
<tr><th id="7053">7053</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7054">7054</th><td>    <b>return</b>;</td></tr>
<tr><th id="7055">7055</th><td>    <b>break</b>;</td></tr>
<tr><th id="7056">7056</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="7057">7057</th><td>    <i>// AddiuSpImm16, Bimm16</i></td></tr>
<tr><th id="7058">7058</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" # 16 bit inst"</q>;</td></tr>
<tr><th id="7059">7059</th><td>    <b>return</b>;</td></tr>
<tr><th id="7060">7060</th><td>    <b>break</b>;</td></tr>
<tr><th id="7061">7061</th><td>  <b>case</b> <var>9</var>:</td></tr>
<tr><th id="7062">7062</th><td>    <i>// Bteqz16, Btnez16</i></td></tr>
<tr><th id="7063">7063</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  # 16 bit inst"</q>;</td></tr>
<tr><th id="7064">7064</th><td>    <b>return</b>;</td></tr>
<tr><th id="7065">7065</th><td>    <b>break</b>;</td></tr>
<tr><th id="7066">7066</th><td>  <b>case</b> <var>10</var>:</td></tr>
<tr><th id="7067">7067</th><td>    <i>// CACHE, CACHEE, CACHEE_MM, CACHE_MM, CACHE_MMR6, CACHE_R6, PREF, PREFE,...</i></td></tr>
<tr><th id="7068">7068</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printMemOperand' data-ref="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE">printMemOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7069">7069</th><td>    <b>return</b>;</td></tr>
<tr><th id="7070">7070</th><td>    <b>break</b>;</td></tr>
<tr><th id="7071">7071</th><td>  <b>case</b> <var>11</var>:</td></tr>
<tr><th id="7072">7072</th><td>    <i>// FCMP_D32, FCMP_D32_MM, FCMP_D64</i></td></tr>
<tr><th id="7073">7073</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".d\t"</q>;</td></tr>
<tr><th id="7074">7074</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7075">7075</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7076">7076</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7077">7077</th><td>    <b>return</b>;</td></tr>
<tr><th id="7078">7078</th><td>    <b>break</b>;</td></tr>
<tr><th id="7079">7079</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="7080">7080</th><td>    <i>// FCMP_S32, FCMP_S32_MM</i></td></tr>
<tr><th id="7081">7081</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".s\t"</q>;</td></tr>
<tr><th id="7082">7082</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7083">7083</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7084">7084</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7085">7085</th><td>    <b>return</b>;</td></tr>
<tr><th id="7086">7086</th><td>    <b>break</b>;</td></tr>
<tr><th id="7087">7087</th><td>  <b>case</b> <var>13</var>:</td></tr>
<tr><th id="7088">7088</th><td>    <i>// INSERT_B, INSERT_D, INSERT_H, INSERT_W, INSVE_B, INSVE_D, INSVE_H, INS...</i></td></tr>
<tr><th id="7089">7089</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="7090">7090</th><td>    <b>break</b>;</td></tr>
<tr><th id="7091">7091</th><td>  <b>case</b> <var>14</var>:</td></tr>
<tr><th id="7092">7092</th><td>    <i>// Jal16</i></td></tr>
<tr><th id="7093">7093</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\tnop"</q>;</td></tr>
<tr><th id="7094">7094</th><td>    <b>return</b>;</td></tr>
<tr><th id="7095">7095</th><td>    <b>break</b>;</td></tr>
<tr><th id="7096">7096</th><td>  <b>case</b> <var>15</var>:</td></tr>
<tr><th id="7097">7097</th><td>    <i>// JalB16</i></td></tr>
<tr><th id="7098">7098</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t# branch\n\tnop"</q>;</td></tr>
<tr><th id="7099">7099</th><td>    <b>return</b>;</td></tr>
<tr><th id="7100">7100</th><td>    <b>break</b>;</td></tr>
<tr><th id="7101">7101</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="7102">7102</th><td>    <i>// SAA, SAAD</i></td></tr>
<tr><th id="7103">7103</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", ("</q>;</td></tr>
<tr><th id="7104">7104</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7105">7105</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="7106">7106</th><td>    <b>return</b>;</td></tr>
<tr><th id="7107">7107</th><td>    <b>break</b>;</td></tr>
<tr><th id="7108">7108</th><td>  <b>case</b> <var>17</var>:</td></tr>
<tr><th id="7109">7109</th><td>    <i>// SC, SC64, SC64_R6, SCD, SCD_R6, SCE, SCE_MM, SC_MM, SC_MMR6, SC_R6</i></td></tr>
<tr><th id="7110">7110</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printMemOperand' data-ref="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE">printMemOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7111">7111</th><td>    <b>return</b>;</td></tr>
<tr><th id="7112">7112</th><td>    <b>break</b>;</td></tr>
<tr><th id="7113">7113</th><td>  }</td></tr>
<tr><th id="7114">7114</th><td></td></tr>
<tr><th id="7115">7115</th><td></td></tr>
<tr><th id="7116">7116</th><td>  <i>// Fragment 2 encoded into 5 bits for 26 unique commands.</i></td></tr>
<tr><th id="7117">7117</th><td>  <b>switch</b> ((<a class="local col3 ref" href="#163Bits" title='Bits' data-ref="163Bits" data-ref-filename="163Bits">Bits</a> &gt;&gt; <var>23</var>) &amp; <var>31</var>) {</td></tr>
<tr><th id="7118">7118</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="7119">7119</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7120">7120</th><td>    <i>// ABSMacro, BEQLImmMacro, BGE, BGEImmMacro, BGEL, BGELImmMacro, BGEU, BG...</i></td></tr>
<tr><th id="7121">7121</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7122">7122</th><td>    <b>break</b>;</td></tr>
<tr><th id="7123">7123</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="7124">7124</th><td>    <i>// CTTC1, MTTACX, MTTC1, MTTGPR, MTTHC1, MTTHI, MTTLO, ADDIUS5_MM, AND16_...</i></td></tr>
<tr><th id="7125">7125</th><td>    <b>return</b>;</td></tr>
<tr><th id="7126">7126</th><td>    <b>break</b>;</td></tr>
<tr><th id="7127">7127</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="7128">7128</th><td>    <i>// GotPrologue16, AddiuRxRxImm16, AddiuRxRxImmX16, AndRxRxRy16, BINSLI_B,...</i></td></tr>
<tr><th id="7129">7129</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7130">7130</th><td>    <b>break</b>;</td></tr>
<tr><th id="7131">7131</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="7132">7132</th><td>    <i>// LDMacro, LOAD_ACC128, LOAD_ACC64, LOAD_ACC64DSP, LOAD_CCOND_DSP, LoadA...</i></td></tr>
<tr><th id="7133">7133</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printMemOperand' data-ref="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE">printMemOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7134">7134</th><td>    <b>return</b>;</td></tr>
<tr><th id="7135">7135</th><td>    <b>break</b>;</td></tr>
<tr><th id="7136">7136</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="7137">7137</th><td>    <i>// MTTC0, DMTC0, DMTC2, DMTGC0, FORK, LSA_MMR6, MTC0, MTC0_MMR6, MTC2, MT...</i></td></tr>
<tr><th id="7138">7138</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7139">7139</th><td>    <b>break</b>;</td></tr>
<tr><th id="7140">7140</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="7141">7141</th><td>    <i>// MultRxRyRz16, MultuRxRyRz16</i></td></tr>
<tr><th id="7142">7142</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\tmflo\t"</q>;</td></tr>
<tr><th id="7143">7143</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7144">7144</th><td>    <b>return</b>;</td></tr>
<tr><th id="7145">7145</th><td>    <b>break</b>;</td></tr>
<tr><th id="7146">7146</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="7147">7147</th><td>    <i>// SelTBteqZCmp, SelTBteqZCmpi, SelTBteqZSlt, SelTBteqZSlti, SelTBteqZSlt...</i></td></tr>
<tr><th id="7148">7148</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>4</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7149">7149</th><td>    <b>break</b>;</td></tr>
<tr><th id="7150">7150</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="7151">7151</th><td>    <i>// SltCCRxRy16, SltiCCRxImmX16, SltiuCCRxImmX16, SltuCCRxRy16, SltuRxRyRz...</i></td></tr>
<tr><th id="7152">7152</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\tmove\t"</q>;</td></tr>
<tr><th id="7153">7153</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7154">7154</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", $t8"</q>;</td></tr>
<tr><th id="7155">7155</th><td>    <b>return</b>;</td></tr>
<tr><th id="7156">7156</th><td>    <b>break</b>;</td></tr>
<tr><th id="7157">7157</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="7158">7158</th><td>    <i>// AddiuRxRyOffMemX16, LEA_ADDiu, LEA_ADDiu64, LEA_ADDiu_MM</i></td></tr>
<tr><th id="7159">7159</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter17printMemOperandEAEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printMemOperandEA' data-ref="_ZN4llvm15MipsInstPrinter17printMemOperandEAEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter17printMemOperandEAEPKNS_6MCInstEiRNS_11raw_ostreamE">printMemOperandEA</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7160">7160</th><td>    <b>return</b>;</td></tr>
<tr><th id="7161">7161</th><td>    <b>break</b>;</td></tr>
<tr><th id="7162">7162</th><td>  <b>case</b> <var>9</var>:</td></tr>
<tr><th id="7163">7163</th><td>    <i>// BBIT0, BBIT032, BBIT1, BBIT132</i></td></tr>
<tr><th id="7164">7164</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7165">7165</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7166">7166</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <a class="local col0 ref" href="#160Address" title='Address' data-ref="160Address" data-ref-filename="160Address">Address</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7167">7167</th><td>    <b>return</b>;</td></tr>
<tr><th id="7168">7168</th><td>    <b>break</b>;</td></tr>
<tr><th id="7169">7169</th><td>  <b>case</b> <var>10</var>:</td></tr>
<tr><th id="7170">7170</th><td>    <i>// BC1EQZ, BC1EQZC_MMR6, BC1F, BC1FL, BC1F_MM, BC1NEZ, BC1NEZC_MMR6, BC1T...</i></td></tr>
<tr><th id="7171">7171</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <a class="local col0 ref" href="#160Address" title='Address' data-ref="160Address" data-ref-filename="160Address">Address</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7172">7172</th><td>    <b>break</b>;</td></tr>
<tr><th id="7173">7173</th><td>  <b>case</b> <var>11</var>:</td></tr>
<tr><th id="7174">7174</th><td>    <i>// BREAK, BREAK_MM, BREAK_MMR6, RDDSP, WRDSP</i></td></tr>
<tr><th id="7175">7175</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>10</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7176">7176</th><td>    <b>return</b>;</td></tr>
<tr><th id="7177">7177</th><td>    <b>break</b>;</td></tr>
<tr><th id="7178">7178</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="7179">7179</th><td>    <i>// DMFC2_OCTEON, DMTC2_OCTEON, LUI_MMR6, LUi, LUi64, LUi_MM</i></td></tr>
<tr><th id="7180">7180</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7181">7181</th><td>    <b>return</b>;</td></tr>
<tr><th id="7182">7182</th><td>    <b>break</b>;</td></tr>
<tr><th id="7183">7183</th><td>  <b>case</b> <var>13</var>:</td></tr>
<tr><th id="7184">7184</th><td>    <i>// GINVT, GINVT_MMR6</i></td></tr>
<tr><th id="7185">7185</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>2</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7186">7186</th><td>    <b>return</b>;</td></tr>
<tr><th id="7187">7187</th><td>    <b>break</b>;</td></tr>
<tr><th id="7188">7188</th><td>  <b>case</b> <var>14</var>:</td></tr>
<tr><th id="7189">7189</th><td>    <i>// INSERT_B</i></td></tr>
<tr><th id="7190">7190</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>4</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7191">7191</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"], "</q>;</td></tr>
<tr><th id="7192">7192</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7193">7193</th><td>    <b>return</b>;</td></tr>
<tr><th id="7194">7194</th><td>    <b>break</b>;</td></tr>
<tr><th id="7195">7195</th><td>  <b>case</b> <var>15</var>:</td></tr>
<tr><th id="7196">7196</th><td>    <i>// INSERT_D</i></td></tr>
<tr><th id="7197">7197</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7198">7198</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"], "</q>;</td></tr>
<tr><th id="7199">7199</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7200">7200</th><td>    <b>return</b>;</td></tr>
<tr><th id="7201">7201</th><td>    <b>break</b>;</td></tr>
<tr><th id="7202">7202</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="7203">7203</th><td>    <i>// INSERT_H</i></td></tr>
<tr><th id="7204">7204</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>3</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7205">7205</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"], "</q>;</td></tr>
<tr><th id="7206">7206</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7207">7207</th><td>    <b>return</b>;</td></tr>
<tr><th id="7208">7208</th><td>    <b>break</b>;</td></tr>
<tr><th id="7209">7209</th><td>  <b>case</b> <var>17</var>:</td></tr>
<tr><th id="7210">7210</th><td>    <i>// INSERT_W</i></td></tr>
<tr><th id="7211">7211</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>2</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7212">7212</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"], "</q>;</td></tr>
<tr><th id="7213">7213</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7214">7214</th><td>    <b>return</b>;</td></tr>
<tr><th id="7215">7215</th><td>    <b>break</b>;</td></tr>
<tr><th id="7216">7216</th><td>  <b>case</b> <var>18</var>:</td></tr>
<tr><th id="7217">7217</th><td>    <i>// INSVE_B</i></td></tr>
<tr><th id="7218">7218</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>4</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7219">7219</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"], "</q>;</td></tr>
<tr><th id="7220">7220</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7221">7221</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="7222">7222</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>0</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>4</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7223">7223</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="7224">7224</th><td>    <b>return</b>;</td></tr>
<tr><th id="7225">7225</th><td>    <b>break</b>;</td></tr>
<tr><th id="7226">7226</th><td>  <b>case</b> <var>19</var>:</td></tr>
<tr><th id="7227">7227</th><td>    <i>// INSVE_D</i></td></tr>
<tr><th id="7228">7228</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7229">7229</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"], "</q>;</td></tr>
<tr><th id="7230">7230</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7231">7231</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="7232">7232</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>0</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>4</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7233">7233</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="7234">7234</th><td>    <b>return</b>;</td></tr>
<tr><th id="7235">7235</th><td>    <b>break</b>;</td></tr>
<tr><th id="7236">7236</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="7237">7237</th><td>    <i>// INSVE_H</i></td></tr>
<tr><th id="7238">7238</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>3</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7239">7239</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"], "</q>;</td></tr>
<tr><th id="7240">7240</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7241">7241</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="7242">7242</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>0</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>4</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7243">7243</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="7244">7244</th><td>    <b>return</b>;</td></tr>
<tr><th id="7245">7245</th><td>    <b>break</b>;</td></tr>
<tr><th id="7246">7246</th><td>  <b>case</b> <var>21</var>:</td></tr>
<tr><th id="7247">7247</th><td>    <i>// INSVE_W</i></td></tr>
<tr><th id="7248">7248</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>2</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7249">7249</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"], "</q>;</td></tr>
<tr><th id="7250">7250</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7251">7251</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="7252">7252</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>0</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>4</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7253">7253</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="7254">7254</th><td>    <b>return</b>;</td></tr>
<tr><th id="7255">7255</th><td>    <b>break</b>;</td></tr>
<tr><th id="7256">7256</th><td>  <b>case</b> <var>22</var>:</td></tr>
<tr><th id="7257">7257</th><td>    <i>// LWP_MM, SWP_MM</i></td></tr>
<tr><th id="7258">7258</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printMemOperand' data-ref="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE">printMemOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7259">7259</th><td>    <b>return</b>;</td></tr>
<tr><th id="7260">7260</th><td>    <b>break</b>;</td></tr>
<tr><th id="7261">7261</th><td>  <b>case</b> <var>23</var>:</td></tr>
<tr><th id="7262">7262</th><td>    <i>// PREFX_MM</i></td></tr>
<tr><th id="7263">7263</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'('</kbd>;</td></tr>
<tr><th id="7264">7264</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7265">7265</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="7266">7266</th><td>    <b>return</b>;</td></tr>
<tr><th id="7267">7267</th><td>    <b>break</b>;</td></tr>
<tr><th id="7268">7268</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="7269">7269</th><td>    <i>// RDDSP_MM, WRDSP_MM</i></td></tr>
<tr><th id="7270">7270</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>7</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7271">7271</th><td>    <b>return</b>;</td></tr>
<tr><th id="7272">7272</th><td>    <b>break</b>;</td></tr>
<tr><th id="7273">7273</th><td>  <b>case</b> <var>25</var>:</td></tr>
<tr><th id="7274">7274</th><td>    <i>// REPL_QB, REPL_QB_MM</i></td></tr>
<tr><th id="7275">7275</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7276">7276</th><td>    <b>return</b>;</td></tr>
<tr><th id="7277">7277</th><td>    <b>break</b>;</td></tr>
<tr><th id="7278">7278</th><td>  }</td></tr>
<tr><th id="7279">7279</th><td></td></tr>
<tr><th id="7280">7280</th><td></td></tr>
<tr><th id="7281">7281</th><td>  <i>// Fragment 3 encoded into 5 bits for 18 unique commands.</i></td></tr>
<tr><th id="7282">7282</th><td>  <b>switch</b> ((<a class="local col3 ref" href="#163Bits" title='Bits' data-ref="163Bits" data-ref-filename="163Bits">Bits</a> &gt;&gt; <var>28</var>) &amp; <var>31</var>) {</td></tr>
<tr><th id="7283">7283</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="7284">7284</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7285">7285</th><td>    <i>// ABSMacro, CFTC1, JalTwoReg, LoadAddrImm32, LoadAddrImm64, LoadImm32, L...</i></td></tr>
<tr><th id="7286">7286</th><td>    <b>return</b>;</td></tr>
<tr><th id="7287">7287</th><td>    <b>break</b>;</td></tr>
<tr><th id="7288">7288</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="7289">7289</th><td>    <i>// BEQLImmMacro, BGE, BGEImmMacro, BGEL, BGELImmMacro, BGEU, BGEUImmMacro...</i></td></tr>
<tr><th id="7290">7290</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7291">7291</th><td>    <b>break</b>;</td></tr>
<tr><th id="7292">7292</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="7293">7293</th><td>    <i>// BteqzT8CmpX16, BteqzT8CmpiX16, BteqzT8SltX16, BteqzT8SltiX16, BteqzT8S...</i></td></tr>
<tr><th id="7294">7294</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\tbteqz\t"</q>;</td></tr>
<tr><th id="7295">7295</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <a class="local col0 ref" href="#160Address" title='Address' data-ref="160Address" data-ref-filename="160Address">Address</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7296">7296</th><td>    <b>return</b>;</td></tr>
<tr><th id="7297">7297</th><td>    <b>break</b>;</td></tr>
<tr><th id="7298">7298</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="7299">7299</th><td>    <i>// BtnezT8CmpX16, BtnezT8CmpiX16, BtnezT8SltX16, BtnezT8SltiX16, BtnezT8S...</i></td></tr>
<tr><th id="7300">7300</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\tbtnez\t"</q>;</td></tr>
<tr><th id="7301">7301</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <a class="local col0 ref" href="#160Address" title='Address' data-ref="160Address" data-ref-filename="160Address">Address</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7302">7302</th><td>    <b>return</b>;</td></tr>
<tr><th id="7303">7303</th><td>    <b>break</b>;</td></tr>
<tr><th id="7304">7304</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="7305">7305</th><td>    <i>// GotPrologue16</i></td></tr>
<tr><th id="7306">7306</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\taddiu\t"</q>;</td></tr>
<tr><th id="7307">7307</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7308">7308</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", $pc, "</q>;</td></tr>
<tr><th id="7309">7309</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7310">7310</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n "</q>;</td></tr>
<tr><th id="7311">7311</th><td>    <b>return</b>;</td></tr>
<tr><th id="7312">7312</th><td>    <b>break</b>;</td></tr>
<tr><th id="7313">7313</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="7314">7314</th><td>    <i>// MTTC0, DMTC0, DMTC2, DMTGC0, MTC0, MTC0_MMR6, MTC2, MTGC0, MTGC0_MM, M...</i></td></tr>
<tr><th id="7315">7315</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>3</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7316">7316</th><td>    <b>return</b>;</td></tr>
<tr><th id="7317">7317</th><td>    <b>break</b>;</td></tr>
<tr><th id="7318">7318</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="7319">7319</th><td>    <i>// SelTBteqZCmp, SelTBteqZCmpi, SelTBteqZSlt, SelTBteqZSlti, SelTBteqZSlt...</i></td></tr>
<tr><th id="7320">7320</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\tbteqz\t.+4\n\tmove "</q>;</td></tr>
<tr><th id="7321">7321</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7322">7322</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7323">7323</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7324">7324</th><td>    <b>return</b>;</td></tr>
<tr><th id="7325">7325</th><td>    <b>break</b>;</td></tr>
<tr><th id="7326">7326</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="7327">7327</th><td>    <i>// SelTBtneZCmp, SelTBtneZCmpi, SelTBtneZSlt, SelTBtneZSlti, SelTBtneZSlt...</i></td></tr>
<tr><th id="7328">7328</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\tbtnez\t.+4\n\tmove "</q>;</td></tr>
<tr><th id="7329">7329</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7330">7330</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7331">7331</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7332">7332</th><td>    <b>return</b>;</td></tr>
<tr><th id="7333">7333</th><td>    <b>break</b>;</td></tr>
<tr><th id="7334">7334</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="7335">7335</th><td>    <i>// AddiuRxRxImm16, LwRxPcTcp16</i></td></tr>
<tr><th id="7336">7336</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t# 16 bit inst"</q>;</td></tr>
<tr><th id="7337">7337</th><td>    <b>return</b>;</td></tr>
<tr><th id="7338">7338</th><td>    <b>break</b>;</td></tr>
<tr><th id="7339">7339</th><td>  <b>case</b> <var>9</var>:</td></tr>
<tr><th id="7340">7340</th><td>    <i>// BeqzRxImm16, BnezRxImm16</i></td></tr>
<tr><th id="7341">7341</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  # 16 bit inst"</q>;</td></tr>
<tr><th id="7342">7342</th><td>    <b>return</b>;</td></tr>
<tr><th id="7343">7343</th><td>    <b>break</b>;</td></tr>
<tr><th id="7344">7344</th><td>  <b>case</b> <var>10</var>:</td></tr>
<tr><th id="7345">7345</th><td>    <i>// COPY_S_B, COPY_S_D, COPY_S_H, COPY_S_W, COPY_U_B, COPY_U_H, COPY_U_W, ...</i></td></tr>
<tr><th id="7346">7346</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="7347">7347</th><td>    <b>break</b>;</td></tr>
<tr><th id="7348">7348</th><td>  <b>case</b> <var>11</var>:</td></tr>
<tr><th id="7349">7349</th><td>    <i>// CmpiRxImm16, LiRxImm16, SltiRxImm16, SltiuRxImm16</i></td></tr>
<tr><th id="7350">7350</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" \t# 16 bit inst"</q>;</td></tr>
<tr><th id="7351">7351</th><td>    <b>return</b>;</td></tr>
<tr><th id="7352">7352</th><td>    <b>break</b>;</td></tr>
<tr><th id="7353">7353</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="7354">7354</th><td>    <i>// DSLL64_32</i></td></tr>
<tr><th id="7355">7355</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", 32"</q>;</td></tr>
<tr><th id="7356">7356</th><td>    <b>return</b>;</td></tr>
<tr><th id="7357">7357</th><td>    <b>break</b>;</td></tr>
<tr><th id="7358">7358</th><td>  <b>case</b> <var>13</var>:</td></tr>
<tr><th id="7359">7359</th><td>    <i>// FORK</i></td></tr>
<tr><th id="7360">7360</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7361">7361</th><td>    <b>return</b>;</td></tr>
<tr><th id="7362">7362</th><td>    <b>break</b>;</td></tr>
<tr><th id="7363">7363</th><td>  <b>case</b> <var>14</var>:</td></tr>
<tr><th id="7364">7364</th><td>    <i>// LBUX, LBUX_MM, LDXC1, LDXC164, LHX, LHX_MM, LUXC1, LUXC164, LUXC1_MM, ...</i></td></tr>
<tr><th id="7365">7365</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'('</kbd>;</td></tr>
<tr><th id="7366">7366</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7367">7367</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="7368">7368</th><td>    <b>return</b>;</td></tr>
<tr><th id="7369">7369</th><td>    <b>break</b>;</td></tr>
<tr><th id="7370">7370</th><td>  <b>case</b> <var>15</var>:</td></tr>
<tr><th id="7371">7371</th><td>    <i>// LSA_MMR6</i></td></tr>
<tr><th id="7372">7372</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7373">7373</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7374">7374</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>2</var>, <var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7375">7375</th><td>    <b>return</b>;</td></tr>
<tr><th id="7376">7376</th><td>    <b>break</b>;</td></tr>
<tr><th id="7377">7377</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="7378">7378</th><td>    <i>// MTTR</i></td></tr>
<tr><th id="7379">7379</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7380">7380</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7381">7381</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>3</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7382">7382</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7383">7383</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>4</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7384">7384</th><td>    <b>return</b>;</td></tr>
<tr><th id="7385">7385</th><td>    <b>break</b>;</td></tr>
<tr><th id="7386">7386</th><td>  <b>case</b> <var>17</var>:</td></tr>
<tr><th id="7387">7387</th><td>    <i>// SLL64_32, SLL64_64</i></td></tr>
<tr><th id="7388">7388</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", 0"</q>;</td></tr>
<tr><th id="7389">7389</th><td>    <b>return</b>;</td></tr>
<tr><th id="7390">7390</th><td>    <b>break</b>;</td></tr>
<tr><th id="7391">7391</th><td>  }</td></tr>
<tr><th id="7392">7392</th><td></td></tr>
<tr><th id="7393">7393</th><td></td></tr>
<tr><th id="7394">7394</th><td>  <i>// Fragment 4 encoded into 5 bits for 21 unique commands.</i></td></tr>
<tr><th id="7395">7395</th><td>  <b>switch</b> ((<a class="local col3 ref" href="#163Bits" title='Bits' data-ref="163Bits" data-ref-filename="163Bits">Bits</a> &gt;&gt; <var>33</var>) &amp; <var>31</var>) {</td></tr>
<tr><th id="7396">7396</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="7397">7397</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7398">7398</th><td>    <i>// BEQLImmMacro, BGE, BGEImmMacro, BGEL, BGELImmMacro, BGEU, BGEUImmMacro...</i></td></tr>
<tr><th id="7399">7399</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEmjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <a class="local col0 ref" href="#160Address" title='Address' data-ref="160Address" data-ref-filename="160Address">Address</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7400">7400</th><td>    <b>return</b>;</td></tr>
<tr><th id="7401">7401</th><td>    <b>break</b>;</td></tr>
<tr><th id="7402">7402</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="7403">7403</th><td>    <i>// DMULImmMacro, DMULMacro, DMULOMacro, DMULOUMacro, DROL, DROLImm, DROR,...</i></td></tr>
<tr><th id="7404">7404</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7405">7405</th><td>    <b>break</b>;</td></tr>
<tr><th id="7406">7406</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="7407">7407</th><td>    <i>// MFTC0, BCLRI_B, BNEGI_B, BSETI_B, COPY_S_H, COPY_U_H, DMFC0, DMFC2, DM...</i></td></tr>
<tr><th id="7408">7408</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>3</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7409">7409</th><td>    <b>break</b>;</td></tr>
<tr><th id="7410">7410</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="7411">7411</th><td>    <i>// ADDVI_B, ADDVI_D, ADDVI_H, ADDVI_W, APPEND, APPEND_MMR2, BCLRI_W, BNEG...</i></td></tr>
<tr><th id="7412">7412</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7413">7413</th><td>    <b>break</b>;</td></tr>
<tr><th id="7414">7414</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="7415">7415</th><td>    <i>// ANDI_B, NORI_B, ORI_B, RDHWR, RDHWR64, RDHWR_MM, SHF_B, SHF_H, SHF_W, ...</i></td></tr>
<tr><th id="7416">7416</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7417">7417</th><td>    <b>return</b>;</td></tr>
<tr><th id="7418">7418</th><td>    <b>break</b>;</td></tr>
<tr><th id="7419">7419</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="7420">7420</th><td>    <i>// ANDI_MMR6, ANDi, ANDi64, ANDi_MM, AUI, AUI_MMR6, DAHI, DATI, DAUI, ORI...</i></td></tr>
<tr><th id="7421">7421</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7422">7422</th><td>    <b>return</b>;</td></tr>
<tr><th id="7423">7423</th><td>    <b>break</b>;</td></tr>
<tr><th id="7424">7424</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="7425">7425</th><td>    <i>// BALIGN, BALIGN_MMR2, COPY_S_W, COPY_U_W, SPLATI_W</i></td></tr>
<tr><th id="7426">7426</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>2</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7427">7427</th><td>    <b>break</b>;</td></tr>
<tr><th id="7428">7428</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="7429">7429</th><td>    <i>// BCLRI_D, BNEGI_D, BSETI_D, DEXT, DEXT64_32, DINS, DROTR, DSLL, DSRA, D...</i></td></tr>
<tr><th id="7430">7430</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>6</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7431">7431</th><td>    <b>break</b>;</td></tr>
<tr><th id="7432">7432</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="7433">7433</th><td>    <i>// BCLRI_H, BNEGI_H, BSETI_H, COPY_S_B, COPY_U_B, SAT_S_H, SAT_U_H, SHLL_...</i></td></tr>
<tr><th id="7434">7434</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>4</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7435">7435</th><td>    <b>break</b>;</td></tr>
<tr><th id="7436">7436</th><td>  <b>case</b> <var>9</var>:</td></tr>
<tr><th id="7437">7437</th><td>    <i>// BINSLI_B, BINSRI_B, SLDI_H</i></td></tr>
<tr><th id="7438">7438</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>3</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7439">7439</th><td>    <b>break</b>;</td></tr>
<tr><th id="7440">7440</th><td>  <b>case</b> <var>10</var>:</td></tr>
<tr><th id="7441">7441</th><td>    <i>// BINSLI_D, BINSRI_D</i></td></tr>
<tr><th id="7442">7442</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>6</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7443">7443</th><td>    <b>return</b>;</td></tr>
<tr><th id="7444">7444</th><td>    <b>break</b>;</td></tr>
<tr><th id="7445">7445</th><td>  <b>case</b> <var>11</var>:</td></tr>
<tr><th id="7446">7446</th><td>    <i>// BINSLI_H, BINSRI_H, SLDI_B</i></td></tr>
<tr><th id="7447">7447</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>4</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7448">7448</th><td>    <b>break</b>;</td></tr>
<tr><th id="7449">7449</th><td>  <b>case</b> <var>12</var>:</td></tr>
<tr><th id="7450">7450</th><td>    <i>// BINSLI_W, BINSRI_W</i></td></tr>
<tr><th id="7451">7451</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7452">7452</th><td>    <b>return</b>;</td></tr>
<tr><th id="7453">7453</th><td>    <b>break</b>;</td></tr>
<tr><th id="7454">7454</th><td>  <b>case</b> <var>13</var>:</td></tr>
<tr><th id="7455">7455</th><td>    <i>// BINSL_B, BINSL_D, BINSL_H, BINSL_W, BINSR_B, BINSR_D, BINSR_H, BINSR_W...</i></td></tr>
<tr><th id="7456">7456</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7457">7457</th><td>    <b>break</b>;</td></tr>
<tr><th id="7458">7458</th><td>  <b>case</b> <var>14</var>:</td></tr>
<tr><th id="7459">7459</th><td>    <i>// BMNZI_B, BMZI_B, BSELI_B</i></td></tr>
<tr><th id="7460">7460</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7461">7461</th><td>    <b>return</b>;</td></tr>
<tr><th id="7462">7462</th><td>    <b>break</b>;</td></tr>
<tr><th id="7463">7463</th><td>  <b>case</b> <var>15</var>:</td></tr>
<tr><th id="7464">7464</th><td>    <i>// COPY_S_D, MFTR, SPLATI_D</i></td></tr>
<tr><th id="7465">7465</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7466">7466</th><td>    <b>break</b>;</td></tr>
<tr><th id="7467">7467</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="7468">7468</th><td>    <i>// DEXTU, DINSU</i></td></tr>
<tr><th id="7469">7469</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>, <var>32</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7470">7470</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7471">7471</th><td>    <b>break</b>;</td></tr>
<tr><th id="7472">7472</th><td>  <b>case</b> <var>17</var>:</td></tr>
<tr><th id="7473">7473</th><td>    <i>// FADD_S_MMR6, FDIV_S_MMR6, FMUL_S_MMR6, FSUB_S_MMR6</i></td></tr>
<tr><th id="7474">7474</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7475">7475</th><td>    <b>return</b>;</td></tr>
<tr><th id="7476">7476</th><td>    <b>break</b>;</td></tr>
<tr><th id="7477">7477</th><td>  <b>case</b> <var>18</var>:</td></tr>
<tr><th id="7478">7478</th><td>    <i>// SLDI_D</i></td></tr>
<tr><th id="7479">7479</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7480">7480</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="7481">7481</th><td>    <b>return</b>;</td></tr>
<tr><th id="7482">7482</th><td>    <b>break</b>;</td></tr>
<tr><th id="7483">7483</th><td>  <b>case</b> <var>19</var>:</td></tr>
<tr><th id="7484">7484</th><td>    <i>// SLDI_W</i></td></tr>
<tr><th id="7485">7485</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>2</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7486">7486</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="7487">7487</th><td>    <b>return</b>;</td></tr>
<tr><th id="7488">7488</th><td>    <b>break</b>;</td></tr>
<tr><th id="7489">7489</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="7490">7490</th><td>    <i>// TEQ, TGE, TGEU, TLT, TLTU, TNE</i></td></tr>
<tr><th id="7491">7491</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>10</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7492">7492</th><td>    <b>return</b>;</td></tr>
<tr><th id="7493">7493</th><td>    <b>break</b>;</td></tr>
<tr><th id="7494">7494</th><td>  }</td></tr>
<tr><th id="7495">7495</th><td></td></tr>
<tr><th id="7496">7496</th><td></td></tr>
<tr><th id="7497">7497</th><td>  <i>// Fragment 5 encoded into 3 bits for 5 unique commands.</i></td></tr>
<tr><th id="7498">7498</th><td>  <b>switch</b> ((<a class="local col3 ref" href="#163Bits" title='Bits' data-ref="163Bits" data-ref-filename="163Bits">Bits</a> &gt;&gt; <var>38</var>) &amp; <var>7</var>) {</td></tr>
<tr><th id="7499">7499</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="7500">7500</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7501">7501</th><td>    <i>// DMULImmMacro, DMULMacro, DMULOMacro, DMULOUMacro, DROL, DROLImm, DROR,...</i></td></tr>
<tr><th id="7502">7502</th><td>    <b>return</b>;</td></tr>
<tr><th id="7503">7503</th><td>    <b>break</b>;</td></tr>
<tr><th id="7504">7504</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="7505">7505</th><td>    <i>// ALIGN, ALIGN_MMR6, CINS, CINS32, CINS64_32, CINS_i32, DALIGN, DEXT, DE...</i></td></tr>
<tr><th id="7506">7506</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7507">7507</th><td>    <b>break</b>;</td></tr>
<tr><th id="7508">7508</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="7509">7509</th><td>    <i>// COPY_S_B, COPY_S_D, COPY_S_H, COPY_S_W, COPY_U_B, COPY_U_H, COPY_U_W, ...</i></td></tr>
<tr><th id="7510">7510</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="7511">7511</th><td>    <b>return</b>;</td></tr>
<tr><th id="7512">7512</th><td>    <b>break</b>;</td></tr>
<tr><th id="7513">7513</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="7514">7514</th><td>    <i>// DEXTU</i></td></tr>
<tr><th id="7515">7515</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>, <var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7516">7516</th><td>    <b>return</b>;</td></tr>
<tr><th id="7517">7517</th><td>    <b>break</b>;</td></tr>
<tr><th id="7518">7518</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="7519">7519</th><td>    <i>// DINSU</i></td></tr>
<tr><th id="7520">7520</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>6</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7521">7521</th><td>    <b>return</b>;</td></tr>
<tr><th id="7522">7522</th><td>    <b>break</b>;</td></tr>
<tr><th id="7523">7523</th><td>  }</td></tr>
<tr><th id="7524">7524</th><td></td></tr>
<tr><th id="7525">7525</th><td></td></tr>
<tr><th id="7526">7526</th><td>  <i>// Fragment 6 encoded into 4 bits for 10 unique commands.</i></td></tr>
<tr><th id="7527">7527</th><td>  <b>switch</b> ((<a class="local col3 ref" href="#163Bits" title='Bits' data-ref="163Bits" data-ref-filename="163Bits">Bits</a> &gt;&gt; <var>41</var>) &amp; <var>15</var>) {</td></tr>
<tr><th id="7528">7528</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid command number."</q>);</td></tr>
<tr><th id="7529">7529</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7530">7530</th><td>    <i>// ALIGN, ALIGN_MMR6</i></td></tr>
<tr><th id="7531">7531</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>2</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7532">7532</th><td>    <b>return</b>;</td></tr>
<tr><th id="7533">7533</th><td>    <b>break</b>;</td></tr>
<tr><th id="7534">7534</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="7535">7535</th><td>    <i>// CINS, CINS32, CINS64_32, CINS_i32, EXTS, EXTS32</i></td></tr>
<tr><th id="7536">7536</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7537">7537</th><td>    <b>return</b>;</td></tr>
<tr><th id="7538">7538</th><td>    <b>break</b>;</td></tr>
<tr><th id="7539">7539</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="7540">7540</th><td>    <i>// DALIGN, MFTR</i></td></tr>
<tr><th id="7541">7541</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>3</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7542">7542</th><td>    <b>break</b>;</td></tr>
<tr><th id="7543">7543</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="7544">7544</th><td>    <i>// DEXT</i></td></tr>
<tr><th id="7545">7545</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>6</var>, <var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7546">7546</th><td>    <b>return</b>;</td></tr>
<tr><th id="7547">7547</th><td>    <b>break</b>;</td></tr>
<tr><th id="7548">7548</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="7549">7549</th><td>    <i>// DEXT64_32, EXT, EXT_MM, EXT_MMR6</i></td></tr>
<tr><th id="7550">7550</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>, <var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7551">7551</th><td>    <b>return</b>;</td></tr>
<tr><th id="7552">7552</th><td>    <b>break</b>;</td></tr>
<tr><th id="7553">7553</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="7554">7554</th><td>    <i>// DEXTM</i></td></tr>
<tr><th id="7555">7555</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>5</var>, <var>33</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7556">7556</th><td>    <b>return</b>;</td></tr>
<tr><th id="7557">7557</th><td>    <b>break</b>;</td></tr>
<tr><th id="7558">7558</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="7559">7559</th><td>    <i>// DINS, INS, INS_MM, INS_MMR6</i></td></tr>
<tr><th id="7560">7560</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>6</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7561">7561</th><td>    <b>return</b>;</td></tr>
<tr><th id="7562">7562</th><td>    <b>break</b>;</td></tr>
<tr><th id="7563">7563</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="7564">7564</th><td>    <i>// DINSM</i></td></tr>
<tr><th id="7565">7565</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>6</var>, <var>2</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7566">7566</th><td>    <b>return</b>;</td></tr>
<tr><th id="7567">7567</th><td>    <b>break</b>;</td></tr>
<tr><th id="7568">7568</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="7569">7569</th><td>    <i>// DLSA, DLSA_R6, LSA, LSA_R6</i></td></tr>
<tr><th id="7570">7570</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>2</var>, <var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7571">7571</th><td>    <b>return</b>;</td></tr>
<tr><th id="7572">7572</th><td>    <b>break</b>;</td></tr>
<tr><th id="7573">7573</th><td>  <b>case</b> <var>9</var>:</td></tr>
<tr><th id="7574">7574</th><td>    <i>// MADD_D32, MADD_D32_MM, MADD_D64, MADD_S, MADD_S_MM, MOVEP_MM, MOVEP_MM...</i></td></tr>
<tr><th id="7575">7575</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>3</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7576">7576</th><td>    <b>return</b>;</td></tr>
<tr><th id="7577">7577</th><td>    <b>break</b>;</td></tr>
<tr><th id="7578">7578</th><td>  }</td></tr>
<tr><th id="7579">7579</th><td></td></tr>
<tr><th id="7580">7580</th><td></td></tr>
<tr><th id="7581">7581</th><td>  <i>// Fragment 7 encoded into 1 bits for 2 unique commands.</i></td></tr>
<tr><th id="7582">7582</th><td>  <b>if</b> ((<a class="local col3 ref" href="#163Bits" title='Bits' data-ref="163Bits" data-ref-filename="163Bits">Bits</a> &gt;&gt; <var>45</var>) &amp; <var>1</var>) {</td></tr>
<tr><th id="7583">7583</th><td>    <i>// MFTR</i></td></tr>
<tr><th id="7584">7584</th><td>    <a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="7585">7585</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>1</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <var>4</var>, <span class='refarg'><a class="local col1 ref" href="#161O" title='O' data-ref="161O" data-ref-filename="161O">O</a></span>);</td></tr>
<tr><th id="7586">7586</th><td>    <b>return</b>;</td></tr>
<tr><th id="7587">7587</th><td>  } <b>else</b> {</td></tr>
<tr><th id="7588">7588</th><td>    <i>// DALIGN</i></td></tr>
<tr><th id="7589">7589</th><td>    <b>return</b>;</td></tr>
<tr><th id="7590">7590</th><td>  }</td></tr>
<tr><th id="7591">7591</th><td></td></tr>
<tr><th id="7592">7592</th><td>}</td></tr>
<tr><th id="7593">7593</th><td></td></tr>
<tr><th id="7594">7594</th><td></td></tr>
<tr><th id="7595">7595</th><td><i class="doc">/// getRegisterName - This method is automatically generated by tblgen</i></td></tr>
<tr><th id="7596">7596</th><td><i class="doc">/// from the register set description.  This returns the assembler name</i></td></tr>
<tr><th id="7597">7597</th><td><i class="doc">/// for the specified register.</i></td></tr>
<tr><th id="7598">7598</th><td><em>const</em> <em>char</em> *<a class="type" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#llvm::MipsInstPrinter" title='llvm::MipsInstPrinter' data-ref="llvm::MipsInstPrinter" data-ref-filename="llvm..MipsInstPrinter">MipsInstPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm15MipsInstPrinter15getRegisterNameEj" title='llvm::MipsInstPrinter::getRegisterName' data-ref="_ZN4llvm15MipsInstPrinter15getRegisterNameEj" data-ref-filename="_ZN4llvm15MipsInstPrinter15getRegisterNameEj">getRegisterName</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="164RegNo" title='RegNo' data-type='unsigned int' data-ref="164RegNo" data-ref-filename="164RegNo">RegNo</dfn>) {</td></tr>
<tr><th id="7599">7599</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegNo &amp;&amp; RegNo &lt; <var>442</var> &amp;&amp; <q>"Invalid register number!"</q>);</td></tr>
<tr><th id="7600">7600</th><td></td></tr>
<tr><th id="7601">7601</th><td></td></tr>
<tr><th id="7602">7602</th><td><u>#<span data-ppcond="7602">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="7603">7603</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="7604">7604</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="7605">7605</th><td><u>#<span data-ppcond="7602">endif</span></u></td></tr>
<tr><th id="7606">7606</th><td>  <em>static</em> <em>const</em> <em>char</em> <dfn class="local col5 decl" id="165AsmStrs" title='AsmStrs' data-type='const char [507]' data-ref="165AsmStrs" data-ref-filename="165AsmStrs">AsmStrs</dfn>[] = {</td></tr>
<tr><th id="7607">7607</th><td>  <i>/* 0 */</i> <q>"f10\0"</q></td></tr>
<tr><th id="7608">7608</th><td>  <i>/* 4 */</i> <q>"w10\0"</q></td></tr>
<tr><th id="7609">7609</th><td>  <i>/* 8 */</i> <q>"f20\0"</q></td></tr>
<tr><th id="7610">7610</th><td>  <i>/* 12 */</i> <q>"DSPOutFlag20\0"</q></td></tr>
<tr><th id="7611">7611</th><td>  <i>/* 25 */</i> <q>"w20\0"</q></td></tr>
<tr><th id="7612">7612</th><td>  <i>/* 29 */</i> <q>"f30\0"</q></td></tr>
<tr><th id="7613">7613</th><td>  <i>/* 33 */</i> <q>"w30\0"</q></td></tr>
<tr><th id="7614">7614</th><td>  <i>/* 37 */</i> <q>"ac0\0"</q></td></tr>
<tr><th id="7615">7615</th><td>  <i>/* 41 */</i> <q>"fcc0\0"</q></td></tr>
<tr><th id="7616">7616</th><td>  <i>/* 46 */</i> <q>"f0\0"</q></td></tr>
<tr><th id="7617">7617</th><td>  <i>/* 49 */</i> <q>"mpl0\0"</q></td></tr>
<tr><th id="7618">7618</th><td>  <i>/* 54 */</i> <q>"p0\0"</q></td></tr>
<tr><th id="7619">7619</th><td>  <i>/* 57 */</i> <q>"w0\0"</q></td></tr>
<tr><th id="7620">7620</th><td>  <i>/* 60 */</i> <q>"f11\0"</q></td></tr>
<tr><th id="7621">7621</th><td>  <i>/* 64 */</i> <q>"w11\0"</q></td></tr>
<tr><th id="7622">7622</th><td>  <i>/* 68 */</i> <q>"f21\0"</q></td></tr>
<tr><th id="7623">7623</th><td>  <i>/* 72 */</i> <q>"DSPOutFlag21\0"</q></td></tr>
<tr><th id="7624">7624</th><td>  <i>/* 85 */</i> <q>"w21\0"</q></td></tr>
<tr><th id="7625">7625</th><td>  <i>/* 89 */</i> <q>"f31\0"</q></td></tr>
<tr><th id="7626">7626</th><td>  <i>/* 93 */</i> <q>"w31\0"</q></td></tr>
<tr><th id="7627">7627</th><td>  <i>/* 97 */</i> <q>"ac1\0"</q></td></tr>
<tr><th id="7628">7628</th><td>  <i>/* 101 */</i> <q>"fcc1\0"</q></td></tr>
<tr><th id="7629">7629</th><td>  <i>/* 106 */</i> <q>"f1\0"</q></td></tr>
<tr><th id="7630">7630</th><td>  <i>/* 109 */</i> <q>"mpl1\0"</q></td></tr>
<tr><th id="7631">7631</th><td>  <i>/* 114 */</i> <q>"p1\0"</q></td></tr>
<tr><th id="7632">7632</th><td>  <i>/* 117 */</i> <q>"w1\0"</q></td></tr>
<tr><th id="7633">7633</th><td>  <i>/* 120 */</i> <q>"f12\0"</q></td></tr>
<tr><th id="7634">7634</th><td>  <i>/* 124 */</i> <q>"w12\0"</q></td></tr>
<tr><th id="7635">7635</th><td>  <i>/* 128 */</i> <q>"f22\0"</q></td></tr>
<tr><th id="7636">7636</th><td>  <i>/* 132 */</i> <q>"DSPOutFlag22\0"</q></td></tr>
<tr><th id="7637">7637</th><td>  <i>/* 145 */</i> <q>"w22\0"</q></td></tr>
<tr><th id="7638">7638</th><td>  <i>/* 149 */</i> <q>"ac2\0"</q></td></tr>
<tr><th id="7639">7639</th><td>  <i>/* 153 */</i> <q>"fcc2\0"</q></td></tr>
<tr><th id="7640">7640</th><td>  <i>/* 158 */</i> <q>"f2\0"</q></td></tr>
<tr><th id="7641">7641</th><td>  <i>/* 161 */</i> <q>"mpl2\0"</q></td></tr>
<tr><th id="7642">7642</th><td>  <i>/* 166 */</i> <q>"p2\0"</q></td></tr>
<tr><th id="7643">7643</th><td>  <i>/* 169 */</i> <q>"w2\0"</q></td></tr>
<tr><th id="7644">7644</th><td>  <i>/* 172 */</i> <q>"f13\0"</q></td></tr>
<tr><th id="7645">7645</th><td>  <i>/* 176 */</i> <q>"w13\0"</q></td></tr>
<tr><th id="7646">7646</th><td>  <i>/* 180 */</i> <q>"f23\0"</q></td></tr>
<tr><th id="7647">7647</th><td>  <i>/* 184 */</i> <q>"DSPOutFlag23\0"</q></td></tr>
<tr><th id="7648">7648</th><td>  <i>/* 197 */</i> <q>"w23\0"</q></td></tr>
<tr><th id="7649">7649</th><td>  <i>/* 201 */</i> <q>"ac3\0"</q></td></tr>
<tr><th id="7650">7650</th><td>  <i>/* 205 */</i> <q>"fcc3\0"</q></td></tr>
<tr><th id="7651">7651</th><td>  <i>/* 210 */</i> <q>"f3\0"</q></td></tr>
<tr><th id="7652">7652</th><td>  <i>/* 213 */</i> <q>"w3\0"</q></td></tr>
<tr><th id="7653">7653</th><td>  <i>/* 216 */</i> <q>"f14\0"</q></td></tr>
<tr><th id="7654">7654</th><td>  <i>/* 220 */</i> <q>"w14\0"</q></td></tr>
<tr><th id="7655">7655</th><td>  <i>/* 224 */</i> <q>"f24\0"</q></td></tr>
<tr><th id="7656">7656</th><td>  <i>/* 228 */</i> <q>"w24\0"</q></td></tr>
<tr><th id="7657">7657</th><td>  <i>/* 232 */</i> <q>"fcc4\0"</q></td></tr>
<tr><th id="7658">7658</th><td>  <i>/* 237 */</i> <q>"f4\0"</q></td></tr>
<tr><th id="7659">7659</th><td>  <i>/* 240 */</i> <q>"w4\0"</q></td></tr>
<tr><th id="7660">7660</th><td>  <i>/* 243 */</i> <q>"f15\0"</q></td></tr>
<tr><th id="7661">7661</th><td>  <i>/* 247 */</i> <q>"w15\0"</q></td></tr>
<tr><th id="7662">7662</th><td>  <i>/* 251 */</i> <q>"f25\0"</q></td></tr>
<tr><th id="7663">7663</th><td>  <i>/* 255 */</i> <q>"w25\0"</q></td></tr>
<tr><th id="7664">7664</th><td>  <i>/* 259 */</i> <q>"fcc5\0"</q></td></tr>
<tr><th id="7665">7665</th><td>  <i>/* 264 */</i> <q>"f5\0"</q></td></tr>
<tr><th id="7666">7666</th><td>  <i>/* 267 */</i> <q>"w5\0"</q></td></tr>
<tr><th id="7667">7667</th><td>  <i>/* 270 */</i> <q>"f16\0"</q></td></tr>
<tr><th id="7668">7668</th><td>  <i>/* 274 */</i> <q>"w16\0"</q></td></tr>
<tr><th id="7669">7669</th><td>  <i>/* 278 */</i> <q>"f26\0"</q></td></tr>
<tr><th id="7670">7670</th><td>  <i>/* 282 */</i> <q>"w26\0"</q></td></tr>
<tr><th id="7671">7671</th><td>  <i>/* 286 */</i> <q>"fcc6\0"</q></td></tr>
<tr><th id="7672">7672</th><td>  <i>/* 291 */</i> <q>"f6\0"</q></td></tr>
<tr><th id="7673">7673</th><td>  <i>/* 294 */</i> <q>"w6\0"</q></td></tr>
<tr><th id="7674">7674</th><td>  <i>/* 297 */</i> <q>"f17\0"</q></td></tr>
<tr><th id="7675">7675</th><td>  <i>/* 301 */</i> <q>"w17\0"</q></td></tr>
<tr><th id="7676">7676</th><td>  <i>/* 305 */</i> <q>"f27\0"</q></td></tr>
<tr><th id="7677">7677</th><td>  <i>/* 309 */</i> <q>"w27\0"</q></td></tr>
<tr><th id="7678">7678</th><td>  <i>/* 313 */</i> <q>"fcc7\0"</q></td></tr>
<tr><th id="7679">7679</th><td>  <i>/* 318 */</i> <q>"f7\0"</q></td></tr>
<tr><th id="7680">7680</th><td>  <i>/* 321 */</i> <q>"w7\0"</q></td></tr>
<tr><th id="7681">7681</th><td>  <i>/* 324 */</i> <q>"f18\0"</q></td></tr>
<tr><th id="7682">7682</th><td>  <i>/* 328 */</i> <q>"w18\0"</q></td></tr>
<tr><th id="7683">7683</th><td>  <i>/* 332 */</i> <q>"f28\0"</q></td></tr>
<tr><th id="7684">7684</th><td>  <i>/* 336 */</i> <q>"w28\0"</q></td></tr>
<tr><th id="7685">7685</th><td>  <i>/* 340 */</i> <q>"f8\0"</q></td></tr>
<tr><th id="7686">7686</th><td>  <i>/* 343 */</i> <q>"w8\0"</q></td></tr>
<tr><th id="7687">7687</th><td>  <i>/* 346 */</i> <q>"DSPOutFlag16_19\0"</q></td></tr>
<tr><th id="7688">7688</th><td>  <i>/* 362 */</i> <q>"f19\0"</q></td></tr>
<tr><th id="7689">7689</th><td>  <i>/* 366 */</i> <q>"w19\0"</q></td></tr>
<tr><th id="7690">7690</th><td>  <i>/* 370 */</i> <q>"f29\0"</q></td></tr>
<tr><th id="7691">7691</th><td>  <i>/* 374 */</i> <q>"w29\0"</q></td></tr>
<tr><th id="7692">7692</th><td>  <i>/* 378 */</i> <q>"f9\0"</q></td></tr>
<tr><th id="7693">7693</th><td>  <i>/* 381 */</i> <q>"w9\0"</q></td></tr>
<tr><th id="7694">7694</th><td>  <i>/* 384 */</i> <q>"DSPEFI\0"</q></td></tr>
<tr><th id="7695">7695</th><td>  <i>/* 391 */</i> <q>"ra\0"</q></td></tr>
<tr><th id="7696">7696</th><td>  <i>/* 394 */</i> <q>"hwr_cc\0"</q></td></tr>
<tr><th id="7697">7697</th><td>  <i>/* 401 */</i> <q>"pc\0"</q></td></tr>
<tr><th id="7698">7698</th><td>  <i>/* 404 */</i> <q>"DSPCCond\0"</q></td></tr>
<tr><th id="7699">7699</th><td>  <i>/* 413 */</i> <q>"DSPOutFlag\0"</q></td></tr>
<tr><th id="7700">7700</th><td>  <i>/* 424 */</i> <q>"hi\0"</q></td></tr>
<tr><th id="7701">7701</th><td>  <i>/* 427 */</i> <q>"hwr_cpunum\0"</q></td></tr>
<tr><th id="7702">7702</th><td>  <i>/* 438 */</i> <q>"lo\0"</q></td></tr>
<tr><th id="7703">7703</th><td>  <i>/* 441 */</i> <q>"zero\0"</q></td></tr>
<tr><th id="7704">7704</th><td>  <i>/* 446 */</i> <q>"hwr_synci_step\0"</q></td></tr>
<tr><th id="7705">7705</th><td>  <i>/* 461 */</i> <q>"fp\0"</q></td></tr>
<tr><th id="7706">7706</th><td>  <i>/* 464 */</i> <q>"gp\0"</q></td></tr>
<tr><th id="7707">7707</th><td>  <i>/* 467 */</i> <q>"sp\0"</q></td></tr>
<tr><th id="7708">7708</th><td>  <i>/* 470 */</i> <q>"hwr_ccres\0"</q></td></tr>
<tr><th id="7709">7709</th><td>  <i>/* 480 */</i> <q>"DSPPos\0"</q></td></tr>
<tr><th id="7710">7710</th><td>  <i>/* 487 */</i> <q>"DSPSCount\0"</q></td></tr>
<tr><th id="7711">7711</th><td>  <i>/* 497 */</i> <q>"DSPCarry\0"</q></td></tr>
<tr><th id="7712">7712</th><td>};</td></tr>
<tr><th id="7713">7713</th><td><u>#<span data-ppcond="7713">ifdef</span> <span class="macro" data-ref="_M/__GNUC__">__GNUC__</span></u></td></tr>
<tr><th id="7714">7714</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="7715">7715</th><td><u>#<span data-ppcond="7713">endif</span></u></td></tr>
<tr><th id="7716">7716</th><td></td></tr>
<tr><th id="7717">7717</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="166RegAsmOffset" title='RegAsmOffset' data-type='const uint16_t [441]' data-ref="166RegAsmOffset" data-ref-filename="166RegAsmOffset">RegAsmOffset</dfn>[] = {</td></tr>
<tr><th id="7718">7718</th><td>    <var>62</var>, <var>404</var>, <var>497</var>, <var>384</var>, <var>413</var>, <var>480</var>, <var>487</var>, <var>461</var>, <var>464</var>, <var>122</var>, <var>62</var>, <var>2</var>, <var>272</var>, <var>218</var>, </td></tr>
<tr><th id="7719">7719</th><td>    <var>245</var>, <var>174</var>, <var>299</var>, <var>401</var>, <var>391</var>, <var>467</var>, <var>441</var>, <var>218</var>, <var>245</var>, <var>272</var>, <var>299</var>, <var>37</var>, <var>97</var>, <var>149</var>, </td></tr>
<tr><th id="7720">7720</th><td>    <var>201</var>, <var>62</var>, <var>2</var>, <var>62</var>, <var>122</var>, <var>174</var>, <var>218</var>, <var>245</var>, <var>272</var>, <var>299</var>, <var>326</var>, <var>360</var>, <var>2</var>, <var>62</var>, </td></tr>
<tr><th id="7721">7721</th><td>    <var>122</var>, <var>174</var>, <var>218</var>, <var>245</var>, <var>272</var>, <var>299</var>, <var>326</var>, <var>360</var>, <var>2</var>, <var>62</var>, <var>122</var>, <var>174</var>, <var>218</var>, <var>245</var>, </td></tr>
<tr><th id="7722">7722</th><td>    <var>272</var>, <var>299</var>, <var>326</var>, <var>360</var>, <var>1</var>, <var>61</var>, <var>121</var>, <var>173</var>, <var>217</var>, <var>244</var>, <var>271</var>, <var>298</var>, <var>325</var>, <var>359</var>, </td></tr>
<tr><th id="7723">7723</th><td>    <var>9</var>, <var>69</var>, <var>129</var>, <var>181</var>, <var>225</var>, <var>252</var>, <var>279</var>, <var>306</var>, <var>333</var>, <var>371</var>, <var>30</var>, <var>90</var>, <var>1</var>, <var>61</var>, </td></tr>
<tr><th id="7724">7724</th><td>    <var>121</var>, <var>173</var>, <var>217</var>, <var>244</var>, <var>271</var>, <var>298</var>, <var>325</var>, <var>359</var>, <var>9</var>, <var>69</var>, <var>129</var>, <var>181</var>, <var>225</var>, <var>252</var>, </td></tr>
<tr><th id="7725">7725</th><td>    <var>279</var>, <var>306</var>, <var>333</var>, <var>371</var>, <var>30</var>, <var>90</var>, <var>1</var>, <var>61</var>, <var>121</var>, <var>173</var>, <var>217</var>, <var>244</var>, <var>271</var>, <var>298</var>, </td></tr>
<tr><th id="7726">7726</th><td>    <var>325</var>, <var>359</var>, <var>9</var>, <var>69</var>, <var>129</var>, <var>181</var>, <var>225</var>, <var>252</var>, <var>279</var>, <var>306</var>, <var>333</var>, <var>371</var>, <var>30</var>, <var>90</var>, </td></tr>
<tr><th id="7727">7727</th><td>    <var>46</var>, <var>158</var>, <var>237</var>, <var>291</var>, <var>340</var>, <var>0</var>, <var>120</var>, <var>216</var>, <var>270</var>, <var>324</var>, <var>8</var>, <var>128</var>, <var>224</var>, <var>278</var>, </td></tr>
<tr><th id="7728">7728</th><td>    <var>332</var>, <var>29</var>, <var>12</var>, <var>72</var>, <var>132</var>, <var>184</var>, <var>46</var>, <var>106</var>, <var>158</var>, <var>210</var>, <var>237</var>, <var>264</var>, <var>291</var>, <var>318</var>, </td></tr>
<tr><th id="7729">7729</th><td>    <var>340</var>, <var>378</var>, <var>0</var>, <var>60</var>, <var>120</var>, <var>172</var>, <var>216</var>, <var>243</var>, <var>270</var>, <var>297</var>, <var>324</var>, <var>362</var>, <var>8</var>, <var>68</var>, </td></tr>
<tr><th id="7730">7730</th><td>    <var>128</var>, <var>180</var>, <var>224</var>, <var>251</var>, <var>278</var>, <var>305</var>, <var>332</var>, <var>370</var>, <var>29</var>, <var>89</var>, <var>41</var>, <var>101</var>, <var>153</var>, <var>205</var>, </td></tr>
<tr><th id="7731">7731</th><td>    <var>232</var>, <var>259</var>, <var>286</var>, <var>313</var>, <var>2</var>, <var>62</var>, <var>122</var>, <var>174</var>, <var>218</var>, <var>245</var>, <var>272</var>, <var>299</var>, <var>326</var>, <var>360</var>, </td></tr>
<tr><th id="7732">7732</th><td>    <var>1</var>, <var>61</var>, <var>121</var>, <var>173</var>, <var>217</var>, <var>244</var>, <var>271</var>, <var>298</var>, <var>325</var>, <var>359</var>, <var>9</var>, <var>69</var>, <var>129</var>, <var>181</var>, </td></tr>
<tr><th id="7733">7733</th><td>    <var>225</var>, <var>252</var>, <var>279</var>, <var>306</var>, <var>333</var>, <var>371</var>, <var>30</var>, <var>90</var>, <var>461</var>, <var>46</var>, <var>106</var>, <var>158</var>, <var>210</var>, <var>237</var>, </td></tr>
<tr><th id="7734">7734</th><td>    <var>264</var>, <var>291</var>, <var>318</var>, <var>340</var>, <var>378</var>, <var>0</var>, <var>60</var>, <var>120</var>, <var>172</var>, <var>216</var>, <var>243</var>, <var>270</var>, <var>297</var>, <var>324</var>, </td></tr>
<tr><th id="7735">7735</th><td>    <var>362</var>, <var>8</var>, <var>68</var>, <var>128</var>, <var>180</var>, <var>224</var>, <var>251</var>, <var>278</var>, <var>305</var>, <var>332</var>, <var>370</var>, <var>29</var>, <var>89</var>, <var>464</var>, </td></tr>
<tr><th id="7736">7736</th><td>    <var>37</var>, <var>97</var>, <var>149</var>, <var>201</var>, <var>427</var>, <var>446</var>, <var>394</var>, <var>470</var>, <var>218</var>, <var>245</var>, <var>272</var>, <var>299</var>, <var>326</var>, <var>360</var>, </td></tr>
<tr><th id="7737">7737</th><td>    <var>1</var>, <var>61</var>, <var>121</var>, <var>173</var>, <var>217</var>, <var>244</var>, <var>271</var>, <var>298</var>, <var>325</var>, <var>359</var>, <var>9</var>, <var>69</var>, <var>129</var>, <var>181</var>, </td></tr>
<tr><th id="7738">7738</th><td>    <var>225</var>, <var>252</var>, <var>279</var>, <var>306</var>, <var>333</var>, <var>371</var>, <var>30</var>, <var>90</var>, <var>279</var>, <var>306</var>, <var>37</var>, <var>97</var>, <var>149</var>, <var>201</var>, </td></tr>
<tr><th id="7739">7739</th><td>    <var>49</var>, <var>109</var>, <var>161</var>, <var>326</var>, <var>360</var>, <var>1</var>, <var>61</var>, <var>121</var>, <var>173</var>, <var>217</var>, <var>244</var>, <var>271</var>, <var>298</var>, <var>325</var>, </td></tr>
<tr><th id="7740">7740</th><td>    <var>359</var>, <var>9</var>, <var>69</var>, <var>129</var>, <var>181</var>, <var>225</var>, <var>252</var>, <var>279</var>, <var>306</var>, <var>333</var>, <var>371</var>, <var>30</var>, <var>90</var>, <var>54</var>, </td></tr>
<tr><th id="7741">7741</th><td>    <var>114</var>, <var>166</var>, <var>391</var>, <var>271</var>, <var>298</var>, <var>325</var>, <var>359</var>, <var>9</var>, <var>69</var>, <var>129</var>, <var>181</var>, <var>467</var>, <var>326</var>, <var>360</var>, </td></tr>
<tr><th id="7742">7742</th><td>    <var>1</var>, <var>61</var>, <var>121</var>, <var>173</var>, <var>217</var>, <var>244</var>, <var>225</var>, <var>252</var>, <var>122</var>, <var>174</var>, <var>57</var>, <var>117</var>, <var>169</var>, <var>213</var>, </td></tr>
<tr><th id="7743">7743</th><td>    <var>240</var>, <var>267</var>, <var>294</var>, <var>321</var>, <var>343</var>, <var>381</var>, <var>4</var>, <var>64</var>, <var>124</var>, <var>176</var>, <var>220</var>, <var>247</var>, <var>274</var>, <var>301</var>, </td></tr>
<tr><th id="7744">7744</th><td>    <var>328</var>, <var>366</var>, <var>25</var>, <var>85</var>, <var>145</var>, <var>197</var>, <var>228</var>, <var>255</var>, <var>282</var>, <var>309</var>, <var>336</var>, <var>374</var>, <var>33</var>, <var>93</var>, </td></tr>
<tr><th id="7745">7745</th><td>    <var>441</var>, <var>218</var>, <var>245</var>, <var>272</var>, <var>299</var>, <var>37</var>, <var>46</var>, <var>106</var>, <var>158</var>, <var>210</var>, <var>237</var>, <var>264</var>, <var>291</var>, <var>318</var>, </td></tr>
<tr><th id="7746">7746</th><td>    <var>340</var>, <var>378</var>, <var>0</var>, <var>60</var>, <var>120</var>, <var>172</var>, <var>216</var>, <var>243</var>, <var>270</var>, <var>297</var>, <var>324</var>, <var>362</var>, <var>8</var>, <var>68</var>, </td></tr>
<tr><th id="7747">7747</th><td>    <var>128</var>, <var>180</var>, <var>224</var>, <var>251</var>, <var>278</var>, <var>305</var>, <var>332</var>, <var>370</var>, <var>29</var>, <var>89</var>, <var>346</var>, <var>424</var>, <var>279</var>, <var>306</var>, </td></tr>
<tr><th id="7748">7748</th><td>    <var>438</var>, <var>271</var>, <var>298</var>, <var>325</var>, <var>359</var>, <var>9</var>, <var>69</var>, <var>129</var>, <var>181</var>, <var>326</var>, <var>360</var>, <var>1</var>, <var>61</var>, <var>121</var>, </td></tr>
<tr><th id="7749">7749</th><td>    <var>173</var>, <var>217</var>, <var>244</var>, <var>225</var>, <var>252</var>, <var>122</var>, <var>174</var>, </td></tr>
<tr><th id="7750">7750</th><td>  };</td></tr>
<tr><th id="7751">7751</th><td></td></tr>
<tr><th id="7752">7752</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (*(AsmStrs+RegAsmOffset[RegNo-<var>1</var>]) &amp;&amp;</td></tr>
<tr><th id="7753">7753</th><td>          <q>"Invalid alt name index for register!"</q>);</td></tr>
<tr><th id="7754">7754</th><td>  <b>return</b> <a class="local col5 ref" href="#165AsmStrs" title='AsmStrs' data-ref="165AsmStrs" data-ref-filename="165AsmStrs">AsmStrs</a>+<a class="local col6 ref" href="#166RegAsmOffset" title='RegAsmOffset' data-ref="166RegAsmOffset" data-ref-filename="166RegAsmOffset">RegAsmOffset</a>[<a class="local col4 ref" href="#164RegNo" title='RegNo' data-ref="164RegNo" data-ref-filename="164RegNo">RegNo</a>-<var>1</var>];</td></tr>
<tr><th id="7755">7755</th><td>}</td></tr>
<tr><th id="7756">7756</th><td></td></tr>
<tr><th id="7757">7757</th><td><u>#<span data-ppcond="7757">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#27" data-ref="_M/PRINT_ALIAS_INSTR">PRINT_ALIAS_INSTR</a></u></td></tr>
<tr><th id="7758">7758</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#27" data-ref="_M/PRINT_ALIAS_INSTR">PRINT_ALIAS_INSTR</a></u></td></tr>
<tr><th id="7759">7759</th><td></td></tr>
<tr><th id="7760">7760</th><td><em>bool</em> <a class="type" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#llvm::MipsInstPrinter" title='llvm::MipsInstPrinter' data-ref="llvm::MipsInstPrinter" data-ref-filename="llvm..MipsInstPrinter">MipsInstPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm15MipsInstPrinter15printAliasInstrEPKNS_6MCInstEmRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printAliasInstr' data-ref="_ZN4llvm15MipsInstPrinter15printAliasInstrEPKNS_6MCInstEmRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter15printAliasInstrEPKNS_6MCInstEmRNS_11raw_ostreamE">printAliasInstr</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col7 decl" id="167MI" title='MI' data-type='const llvm::MCInst *' data-ref="167MI" data-ref-filename="167MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="168Address" title='Address' data-type='uint64_t' data-ref="168Address" data-ref-filename="168Address">Address</dfn>, <a class="type" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="169OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="169OS" data-ref-filename="169OS">OS</dfn>) {</td></tr>
<tr><th id="7761">7761</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::PatternsForOpcode" title='llvm::PatternsForOpcode' data-ref="llvm::PatternsForOpcode" data-ref-filename="llvm..PatternsForOpcode">PatternsForOpcode</a> <dfn class="local col0 decl" id="170OpToPatterns" title='OpToPatterns' data-type='const llvm::PatternsForOpcode [194]' data-ref="170OpToPatterns" data-ref-filename="170OpToPatterns">OpToPatterns</dfn>[] = {</td></tr>
<tr><th id="7762">7762</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::MFTACX" title='llvm::Mips::MFTACX' data-ref="llvm::Mips::MFTACX" data-ref-filename="llvm..Mips..MFTACX">MFTACX</a>, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="7763">7763</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::MFTC0" title='llvm::Mips::MFTC0' data-ref="llvm::Mips::MFTC0" data-ref-filename="llvm..Mips..MFTC0">MFTC0</a>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="7764">7764</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::MFTHI" title='llvm::Mips::MFTHI' data-ref="llvm::Mips::MFTHI" data-ref-filename="llvm..Mips..MFTHI">MFTHI</a>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="7765">7765</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::MFTLO" title='llvm::Mips::MFTLO' data-ref="llvm::Mips::MFTLO" data-ref-filename="llvm..Mips..MFTLO">MFTLO</a>, <var>3</var>, <var>1</var> },</td></tr>
<tr><th id="7766">7766</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::MTTACX" title='llvm::Mips::MTTACX' data-ref="llvm::Mips::MTTACX" data-ref-filename="llvm..Mips..MTTACX">MTTACX</a>, <var>4</var>, <var>1</var> },</td></tr>
<tr><th id="7767">7767</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::MTTC0" title='llvm::Mips::MTTC0' data-ref="llvm::Mips::MTTC0" data-ref-filename="llvm..Mips..MTTC0">MTTC0</a>, <var>5</var>, <var>1</var> },</td></tr>
<tr><th id="7768">7768</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::MTTHI" title='llvm::Mips::MTTHI' data-ref="llvm::Mips::MTTHI" data-ref-filename="llvm..Mips..MTTHI">MTTHI</a>, <var>6</var>, <var>1</var> },</td></tr>
<tr><th id="7769">7769</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::MTTLO" title='llvm::Mips::MTTLO' data-ref="llvm::Mips::MTTLO" data-ref-filename="llvm..Mips..MTTLO">MTTLO</a>, <var>7</var>, <var>1</var> },</td></tr>
<tr><th id="7770">7770</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::NORImm" title='llvm::Mips::NORImm' data-ref="llvm::Mips::NORImm" data-ref-filename="llvm..Mips..NORImm">NORImm</a>, <var>8</var>, <var>1</var> },</td></tr>
<tr><th id="7771">7771</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::NORImm64" title='llvm::Mips::NORImm64' data-ref="llvm::Mips::NORImm64" data-ref-filename="llvm..Mips..NORImm64">NORImm64</a>, <var>9</var>, <var>1</var> },</td></tr>
<tr><th id="7772">7772</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SLTImm64" title='llvm::Mips::SLTImm64' data-ref="llvm::Mips::SLTImm64" data-ref-filename="llvm..Mips..SLTImm64">SLTImm64</a>, <var>10</var>, <var>1</var> },</td></tr>
<tr><th id="7773">7773</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SLTUImm64" title='llvm::Mips::SLTUImm64' data-ref="llvm::Mips::SLTUImm64" data-ref-filename="llvm..Mips..SLTUImm64">SLTUImm64</a>, <var>11</var>, <var>1</var> },</td></tr>
<tr><th id="7774">7774</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::ADDIUPC" title='llvm::Mips::ADDIUPC' data-ref="llvm::Mips::ADDIUPC" data-ref-filename="llvm..Mips..ADDIUPC">ADDIUPC</a>, <var>12</var>, <var>1</var> },</td></tr>
<tr><th id="7775">7775</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::ADDIUPC_MMR6" title='llvm::Mips::ADDIUPC_MMR6' data-ref="llvm::Mips::ADDIUPC_MMR6" data-ref-filename="llvm..Mips..ADDIUPC_MMR6">ADDIUPC_MMR6</a>, <var>13</var>, <var>1</var> },</td></tr>
<tr><th id="7776">7776</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::ADDu" title='llvm::Mips::ADDu' data-ref="llvm::Mips::ADDu" data-ref-filename="llvm..Mips..ADDu">ADDu</a>, <var>14</var>, <var>1</var> },</td></tr>
<tr><th id="7777">7777</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BC1F" title='llvm::Mips::BC1F' data-ref="llvm::Mips::BC1F" data-ref-filename="llvm..Mips..BC1F">BC1F</a>, <var>15</var>, <var>1</var> },</td></tr>
<tr><th id="7778">7778</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BC1FL" title='llvm::Mips::BC1FL' data-ref="llvm::Mips::BC1FL" data-ref-filename="llvm..Mips..BC1FL">BC1FL</a>, <var>16</var>, <var>1</var> },</td></tr>
<tr><th id="7779">7779</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BC1F_MM" title='llvm::Mips::BC1F_MM' data-ref="llvm::Mips::BC1F_MM" data-ref-filename="llvm..Mips..BC1F_MM">BC1F_MM</a>, <var>17</var>, <var>1</var> },</td></tr>
<tr><th id="7780">7780</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BC1T" title='llvm::Mips::BC1T' data-ref="llvm::Mips::BC1T" data-ref-filename="llvm..Mips..BC1T">BC1T</a>, <var>18</var>, <var>1</var> },</td></tr>
<tr><th id="7781">7781</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BC1TL" title='llvm::Mips::BC1TL' data-ref="llvm::Mips::BC1TL" data-ref-filename="llvm..Mips..BC1TL">BC1TL</a>, <var>19</var>, <var>1</var> },</td></tr>
<tr><th id="7782">7782</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BC1T_MM" title='llvm::Mips::BC1T_MM' data-ref="llvm::Mips::BC1T_MM" data-ref-filename="llvm..Mips..BC1T_MM">BC1T_MM</a>, <var>20</var>, <var>1</var> },</td></tr>
<tr><th id="7783">7783</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BEQL" title='llvm::Mips::BEQL' data-ref="llvm::Mips::BEQL" data-ref-filename="llvm..Mips..BEQL">BEQL</a>, <var>21</var>, <var>1</var> },</td></tr>
<tr><th id="7784">7784</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BGEZAL" title='llvm::Mips::BGEZAL' data-ref="llvm::Mips::BGEZAL" data-ref-filename="llvm..Mips..BGEZAL">BGEZAL</a>, <var>22</var>, <var>1</var> },</td></tr>
<tr><th id="7785">7785</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BGEZAL_MM" title='llvm::Mips::BGEZAL_MM' data-ref="llvm::Mips::BGEZAL_MM" data-ref-filename="llvm..Mips..BGEZAL_MM">BGEZAL_MM</a>, <var>23</var>, <var>1</var> },</td></tr>
<tr><th id="7786">7786</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BNEL" title='llvm::Mips::BNEL' data-ref="llvm::Mips::BNEL" data-ref-filename="llvm..Mips..BNEL">BNEL</a>, <var>24</var>, <var>1</var> },</td></tr>
<tr><th id="7787">7787</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BREAK" title='llvm::Mips::BREAK' data-ref="llvm::Mips::BREAK" data-ref-filename="llvm..Mips..BREAK">BREAK</a>, <var>25</var>, <var>2</var> },</td></tr>
<tr><th id="7788">7788</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::BREAK_MM" title='llvm::Mips::BREAK_MM' data-ref="llvm::Mips::BREAK_MM" data-ref-filename="llvm..Mips..BREAK_MM">BREAK_MM</a>, <var>27</var>, <var>2</var> },</td></tr>
<tr><th id="7789">7789</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_EQ_D32" title='llvm::Mips::C_EQ_D32' data-ref="llvm::Mips::C_EQ_D32" data-ref-filename="llvm..Mips..C_EQ_D32">C_EQ_D32</a>, <var>29</var>, <var>1</var> },</td></tr>
<tr><th id="7790">7790</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_EQ_D32_MM" title='llvm::Mips::C_EQ_D32_MM' data-ref="llvm::Mips::C_EQ_D32_MM" data-ref-filename="llvm..Mips..C_EQ_D32_MM">C_EQ_D32_MM</a>, <var>30</var>, <var>1</var> },</td></tr>
<tr><th id="7791">7791</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_EQ_D64" title='llvm::Mips::C_EQ_D64' data-ref="llvm::Mips::C_EQ_D64" data-ref-filename="llvm..Mips..C_EQ_D64">C_EQ_D64</a>, <var>31</var>, <var>1</var> },</td></tr>
<tr><th id="7792">7792</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_EQ_D64_MM" title='llvm::Mips::C_EQ_D64_MM' data-ref="llvm::Mips::C_EQ_D64_MM" data-ref-filename="llvm..Mips..C_EQ_D64_MM">C_EQ_D64_MM</a>, <var>32</var>, <var>1</var> },</td></tr>
<tr><th id="7793">7793</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_EQ_S" title='llvm::Mips::C_EQ_S' data-ref="llvm::Mips::C_EQ_S" data-ref-filename="llvm..Mips..C_EQ_S">C_EQ_S</a>, <var>33</var>, <var>1</var> },</td></tr>
<tr><th id="7794">7794</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_EQ_S_MM" title='llvm::Mips::C_EQ_S_MM' data-ref="llvm::Mips::C_EQ_S_MM" data-ref-filename="llvm..Mips..C_EQ_S_MM">C_EQ_S_MM</a>, <var>34</var>, <var>1</var> },</td></tr>
<tr><th id="7795">7795</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_F_D32" title='llvm::Mips::C_F_D32' data-ref="llvm::Mips::C_F_D32" data-ref-filename="llvm..Mips..C_F_D32">C_F_D32</a>, <var>35</var>, <var>1</var> },</td></tr>
<tr><th id="7796">7796</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_F_D32_MM" title='llvm::Mips::C_F_D32_MM' data-ref="llvm::Mips::C_F_D32_MM" data-ref-filename="llvm..Mips..C_F_D32_MM">C_F_D32_MM</a>, <var>36</var>, <var>1</var> },</td></tr>
<tr><th id="7797">7797</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_F_D64" title='llvm::Mips::C_F_D64' data-ref="llvm::Mips::C_F_D64" data-ref-filename="llvm..Mips..C_F_D64">C_F_D64</a>, <var>37</var>, <var>1</var> },</td></tr>
<tr><th id="7798">7798</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_F_D64_MM" title='llvm::Mips::C_F_D64_MM' data-ref="llvm::Mips::C_F_D64_MM" data-ref-filename="llvm..Mips..C_F_D64_MM">C_F_D64_MM</a>, <var>38</var>, <var>1</var> },</td></tr>
<tr><th id="7799">7799</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_F_S" title='llvm::Mips::C_F_S' data-ref="llvm::Mips::C_F_S" data-ref-filename="llvm..Mips..C_F_S">C_F_S</a>, <var>39</var>, <var>1</var> },</td></tr>
<tr><th id="7800">7800</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_F_S_MM" title='llvm::Mips::C_F_S_MM' data-ref="llvm::Mips::C_F_S_MM" data-ref-filename="llvm..Mips..C_F_S_MM">C_F_S_MM</a>, <var>40</var>, <var>1</var> },</td></tr>
<tr><th id="7801">7801</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LE_D32" title='llvm::Mips::C_LE_D32' data-ref="llvm::Mips::C_LE_D32" data-ref-filename="llvm..Mips..C_LE_D32">C_LE_D32</a>, <var>41</var>, <var>1</var> },</td></tr>
<tr><th id="7802">7802</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LE_D32_MM" title='llvm::Mips::C_LE_D32_MM' data-ref="llvm::Mips::C_LE_D32_MM" data-ref-filename="llvm..Mips..C_LE_D32_MM">C_LE_D32_MM</a>, <var>42</var>, <var>1</var> },</td></tr>
<tr><th id="7803">7803</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LE_D64" title='llvm::Mips::C_LE_D64' data-ref="llvm::Mips::C_LE_D64" data-ref-filename="llvm..Mips..C_LE_D64">C_LE_D64</a>, <var>43</var>, <var>1</var> },</td></tr>
<tr><th id="7804">7804</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LE_D64_MM" title='llvm::Mips::C_LE_D64_MM' data-ref="llvm::Mips::C_LE_D64_MM" data-ref-filename="llvm..Mips..C_LE_D64_MM">C_LE_D64_MM</a>, <var>44</var>, <var>1</var> },</td></tr>
<tr><th id="7805">7805</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LE_S" title='llvm::Mips::C_LE_S' data-ref="llvm::Mips::C_LE_S" data-ref-filename="llvm..Mips..C_LE_S">C_LE_S</a>, <var>45</var>, <var>1</var> },</td></tr>
<tr><th id="7806">7806</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LE_S_MM" title='llvm::Mips::C_LE_S_MM' data-ref="llvm::Mips::C_LE_S_MM" data-ref-filename="llvm..Mips..C_LE_S_MM">C_LE_S_MM</a>, <var>46</var>, <var>1</var> },</td></tr>
<tr><th id="7807">7807</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LT_D32" title='llvm::Mips::C_LT_D32' data-ref="llvm::Mips::C_LT_D32" data-ref-filename="llvm..Mips..C_LT_D32">C_LT_D32</a>, <var>47</var>, <var>1</var> },</td></tr>
<tr><th id="7808">7808</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LT_D32_MM" title='llvm::Mips::C_LT_D32_MM' data-ref="llvm::Mips::C_LT_D32_MM" data-ref-filename="llvm..Mips..C_LT_D32_MM">C_LT_D32_MM</a>, <var>48</var>, <var>1</var> },</td></tr>
<tr><th id="7809">7809</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LT_D64" title='llvm::Mips::C_LT_D64' data-ref="llvm::Mips::C_LT_D64" data-ref-filename="llvm..Mips..C_LT_D64">C_LT_D64</a>, <var>49</var>, <var>1</var> },</td></tr>
<tr><th id="7810">7810</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LT_D64_MM" title='llvm::Mips::C_LT_D64_MM' data-ref="llvm::Mips::C_LT_D64_MM" data-ref-filename="llvm..Mips..C_LT_D64_MM">C_LT_D64_MM</a>, <var>50</var>, <var>1</var> },</td></tr>
<tr><th id="7811">7811</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LT_S" title='llvm::Mips::C_LT_S' data-ref="llvm::Mips::C_LT_S" data-ref-filename="llvm..Mips..C_LT_S">C_LT_S</a>, <var>51</var>, <var>1</var> },</td></tr>
<tr><th id="7812">7812</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_LT_S_MM" title='llvm::Mips::C_LT_S_MM' data-ref="llvm::Mips::C_LT_S_MM" data-ref-filename="llvm..Mips..C_LT_S_MM">C_LT_S_MM</a>, <var>52</var>, <var>1</var> },</td></tr>
<tr><th id="7813">7813</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGE_D32" title='llvm::Mips::C_NGE_D32' data-ref="llvm::Mips::C_NGE_D32" data-ref-filename="llvm..Mips..C_NGE_D32">C_NGE_D32</a>, <var>53</var>, <var>1</var> },</td></tr>
<tr><th id="7814">7814</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGE_D32_MM" title='llvm::Mips::C_NGE_D32_MM' data-ref="llvm::Mips::C_NGE_D32_MM" data-ref-filename="llvm..Mips..C_NGE_D32_MM">C_NGE_D32_MM</a>, <var>54</var>, <var>1</var> },</td></tr>
<tr><th id="7815">7815</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGE_D64" title='llvm::Mips::C_NGE_D64' data-ref="llvm::Mips::C_NGE_D64" data-ref-filename="llvm..Mips..C_NGE_D64">C_NGE_D64</a>, <var>55</var>, <var>1</var> },</td></tr>
<tr><th id="7816">7816</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGE_D64_MM" title='llvm::Mips::C_NGE_D64_MM' data-ref="llvm::Mips::C_NGE_D64_MM" data-ref-filename="llvm..Mips..C_NGE_D64_MM">C_NGE_D64_MM</a>, <var>56</var>, <var>1</var> },</td></tr>
<tr><th id="7817">7817</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGE_S" title='llvm::Mips::C_NGE_S' data-ref="llvm::Mips::C_NGE_S" data-ref-filename="llvm..Mips..C_NGE_S">C_NGE_S</a>, <var>57</var>, <var>1</var> },</td></tr>
<tr><th id="7818">7818</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGE_S_MM" title='llvm::Mips::C_NGE_S_MM' data-ref="llvm::Mips::C_NGE_S_MM" data-ref-filename="llvm..Mips..C_NGE_S_MM">C_NGE_S_MM</a>, <var>58</var>, <var>1</var> },</td></tr>
<tr><th id="7819">7819</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGLE_D32" title='llvm::Mips::C_NGLE_D32' data-ref="llvm::Mips::C_NGLE_D32" data-ref-filename="llvm..Mips..C_NGLE_D32">C_NGLE_D32</a>, <var>59</var>, <var>1</var> },</td></tr>
<tr><th id="7820">7820</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGLE_D32_MM" title='llvm::Mips::C_NGLE_D32_MM' data-ref="llvm::Mips::C_NGLE_D32_MM" data-ref-filename="llvm..Mips..C_NGLE_D32_MM">C_NGLE_D32_MM</a>, <var>60</var>, <var>1</var> },</td></tr>
<tr><th id="7821">7821</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGLE_D64" title='llvm::Mips::C_NGLE_D64' data-ref="llvm::Mips::C_NGLE_D64" data-ref-filename="llvm..Mips..C_NGLE_D64">C_NGLE_D64</a>, <var>61</var>, <var>1</var> },</td></tr>
<tr><th id="7822">7822</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGLE_D64_MM" title='llvm::Mips::C_NGLE_D64_MM' data-ref="llvm::Mips::C_NGLE_D64_MM" data-ref-filename="llvm..Mips..C_NGLE_D64_MM">C_NGLE_D64_MM</a>, <var>62</var>, <var>1</var> },</td></tr>
<tr><th id="7823">7823</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGLE_S" title='llvm::Mips::C_NGLE_S' data-ref="llvm::Mips::C_NGLE_S" data-ref-filename="llvm..Mips..C_NGLE_S">C_NGLE_S</a>, <var>63</var>, <var>1</var> },</td></tr>
<tr><th id="7824">7824</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGLE_S_MM" title='llvm::Mips::C_NGLE_S_MM' data-ref="llvm::Mips::C_NGLE_S_MM" data-ref-filename="llvm..Mips..C_NGLE_S_MM">C_NGLE_S_MM</a>, <var>64</var>, <var>1</var> },</td></tr>
<tr><th id="7825">7825</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGL_D32" title='llvm::Mips::C_NGL_D32' data-ref="llvm::Mips::C_NGL_D32" data-ref-filename="llvm..Mips..C_NGL_D32">C_NGL_D32</a>, <var>65</var>, <var>1</var> },</td></tr>
<tr><th id="7826">7826</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGL_D32_MM" title='llvm::Mips::C_NGL_D32_MM' data-ref="llvm::Mips::C_NGL_D32_MM" data-ref-filename="llvm..Mips..C_NGL_D32_MM">C_NGL_D32_MM</a>, <var>66</var>, <var>1</var> },</td></tr>
<tr><th id="7827">7827</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGL_D64" title='llvm::Mips::C_NGL_D64' data-ref="llvm::Mips::C_NGL_D64" data-ref-filename="llvm..Mips..C_NGL_D64">C_NGL_D64</a>, <var>67</var>, <var>1</var> },</td></tr>
<tr><th id="7828">7828</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGL_D64_MM" title='llvm::Mips::C_NGL_D64_MM' data-ref="llvm::Mips::C_NGL_D64_MM" data-ref-filename="llvm..Mips..C_NGL_D64_MM">C_NGL_D64_MM</a>, <var>68</var>, <var>1</var> },</td></tr>
<tr><th id="7829">7829</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGL_S" title='llvm::Mips::C_NGL_S' data-ref="llvm::Mips::C_NGL_S" data-ref-filename="llvm..Mips..C_NGL_S">C_NGL_S</a>, <var>69</var>, <var>1</var> },</td></tr>
<tr><th id="7830">7830</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGL_S_MM" title='llvm::Mips::C_NGL_S_MM' data-ref="llvm::Mips::C_NGL_S_MM" data-ref-filename="llvm..Mips..C_NGL_S_MM">C_NGL_S_MM</a>, <var>70</var>, <var>1</var> },</td></tr>
<tr><th id="7831">7831</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGT_D32" title='llvm::Mips::C_NGT_D32' data-ref="llvm::Mips::C_NGT_D32" data-ref-filename="llvm..Mips..C_NGT_D32">C_NGT_D32</a>, <var>71</var>, <var>1</var> },</td></tr>
<tr><th id="7832">7832</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGT_D32_MM" title='llvm::Mips::C_NGT_D32_MM' data-ref="llvm::Mips::C_NGT_D32_MM" data-ref-filename="llvm..Mips..C_NGT_D32_MM">C_NGT_D32_MM</a>, <var>72</var>, <var>1</var> },</td></tr>
<tr><th id="7833">7833</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGT_D64" title='llvm::Mips::C_NGT_D64' data-ref="llvm::Mips::C_NGT_D64" data-ref-filename="llvm..Mips..C_NGT_D64">C_NGT_D64</a>, <var>73</var>, <var>1</var> },</td></tr>
<tr><th id="7834">7834</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGT_D64_MM" title='llvm::Mips::C_NGT_D64_MM' data-ref="llvm::Mips::C_NGT_D64_MM" data-ref-filename="llvm..Mips..C_NGT_D64_MM">C_NGT_D64_MM</a>, <var>74</var>, <var>1</var> },</td></tr>
<tr><th id="7835">7835</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGT_S" title='llvm::Mips::C_NGT_S' data-ref="llvm::Mips::C_NGT_S" data-ref-filename="llvm..Mips..C_NGT_S">C_NGT_S</a>, <var>75</var>, <var>1</var> },</td></tr>
<tr><th id="7836">7836</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_NGT_S_MM" title='llvm::Mips::C_NGT_S_MM' data-ref="llvm::Mips::C_NGT_S_MM" data-ref-filename="llvm..Mips..C_NGT_S_MM">C_NGT_S_MM</a>, <var>76</var>, <var>1</var> },</td></tr>
<tr><th id="7837">7837</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLE_D32" title='llvm::Mips::C_OLE_D32' data-ref="llvm::Mips::C_OLE_D32" data-ref-filename="llvm..Mips..C_OLE_D32">C_OLE_D32</a>, <var>77</var>, <var>1</var> },</td></tr>
<tr><th id="7838">7838</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLE_D32_MM" title='llvm::Mips::C_OLE_D32_MM' data-ref="llvm::Mips::C_OLE_D32_MM" data-ref-filename="llvm..Mips..C_OLE_D32_MM">C_OLE_D32_MM</a>, <var>78</var>, <var>1</var> },</td></tr>
<tr><th id="7839">7839</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLE_D64" title='llvm::Mips::C_OLE_D64' data-ref="llvm::Mips::C_OLE_D64" data-ref-filename="llvm..Mips..C_OLE_D64">C_OLE_D64</a>, <var>79</var>, <var>1</var> },</td></tr>
<tr><th id="7840">7840</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLE_D64_MM" title='llvm::Mips::C_OLE_D64_MM' data-ref="llvm::Mips::C_OLE_D64_MM" data-ref-filename="llvm..Mips..C_OLE_D64_MM">C_OLE_D64_MM</a>, <var>80</var>, <var>1</var> },</td></tr>
<tr><th id="7841">7841</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLE_S" title='llvm::Mips::C_OLE_S' data-ref="llvm::Mips::C_OLE_S" data-ref-filename="llvm..Mips..C_OLE_S">C_OLE_S</a>, <var>81</var>, <var>1</var> },</td></tr>
<tr><th id="7842">7842</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLE_S_MM" title='llvm::Mips::C_OLE_S_MM' data-ref="llvm::Mips::C_OLE_S_MM" data-ref-filename="llvm..Mips..C_OLE_S_MM">C_OLE_S_MM</a>, <var>82</var>, <var>1</var> },</td></tr>
<tr><th id="7843">7843</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLT_D32" title='llvm::Mips::C_OLT_D32' data-ref="llvm::Mips::C_OLT_D32" data-ref-filename="llvm..Mips..C_OLT_D32">C_OLT_D32</a>, <var>83</var>, <var>1</var> },</td></tr>
<tr><th id="7844">7844</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLT_D32_MM" title='llvm::Mips::C_OLT_D32_MM' data-ref="llvm::Mips::C_OLT_D32_MM" data-ref-filename="llvm..Mips..C_OLT_D32_MM">C_OLT_D32_MM</a>, <var>84</var>, <var>1</var> },</td></tr>
<tr><th id="7845">7845</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLT_D64" title='llvm::Mips::C_OLT_D64' data-ref="llvm::Mips::C_OLT_D64" data-ref-filename="llvm..Mips..C_OLT_D64">C_OLT_D64</a>, <var>85</var>, <var>1</var> },</td></tr>
<tr><th id="7846">7846</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLT_D64_MM" title='llvm::Mips::C_OLT_D64_MM' data-ref="llvm::Mips::C_OLT_D64_MM" data-ref-filename="llvm..Mips..C_OLT_D64_MM">C_OLT_D64_MM</a>, <var>86</var>, <var>1</var> },</td></tr>
<tr><th id="7847">7847</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLT_S" title='llvm::Mips::C_OLT_S' data-ref="llvm::Mips::C_OLT_S" data-ref-filename="llvm..Mips..C_OLT_S">C_OLT_S</a>, <var>87</var>, <var>1</var> },</td></tr>
<tr><th id="7848">7848</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_OLT_S_MM" title='llvm::Mips::C_OLT_S_MM' data-ref="llvm::Mips::C_OLT_S_MM" data-ref-filename="llvm..Mips..C_OLT_S_MM">C_OLT_S_MM</a>, <var>88</var>, <var>1</var> },</td></tr>
<tr><th id="7849">7849</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SEQ_D32" title='llvm::Mips::C_SEQ_D32' data-ref="llvm::Mips::C_SEQ_D32" data-ref-filename="llvm..Mips..C_SEQ_D32">C_SEQ_D32</a>, <var>89</var>, <var>1</var> },</td></tr>
<tr><th id="7850">7850</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SEQ_D32_MM" title='llvm::Mips::C_SEQ_D32_MM' data-ref="llvm::Mips::C_SEQ_D32_MM" data-ref-filename="llvm..Mips..C_SEQ_D32_MM">C_SEQ_D32_MM</a>, <var>90</var>, <var>1</var> },</td></tr>
<tr><th id="7851">7851</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SEQ_D64" title='llvm::Mips::C_SEQ_D64' data-ref="llvm::Mips::C_SEQ_D64" data-ref-filename="llvm..Mips..C_SEQ_D64">C_SEQ_D64</a>, <var>91</var>, <var>1</var> },</td></tr>
<tr><th id="7852">7852</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SEQ_D64_MM" title='llvm::Mips::C_SEQ_D64_MM' data-ref="llvm::Mips::C_SEQ_D64_MM" data-ref-filename="llvm..Mips..C_SEQ_D64_MM">C_SEQ_D64_MM</a>, <var>92</var>, <var>1</var> },</td></tr>
<tr><th id="7853">7853</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SEQ_S" title='llvm::Mips::C_SEQ_S' data-ref="llvm::Mips::C_SEQ_S" data-ref-filename="llvm..Mips..C_SEQ_S">C_SEQ_S</a>, <var>93</var>, <var>1</var> },</td></tr>
<tr><th id="7854">7854</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SEQ_S_MM" title='llvm::Mips::C_SEQ_S_MM' data-ref="llvm::Mips::C_SEQ_S_MM" data-ref-filename="llvm..Mips..C_SEQ_S_MM">C_SEQ_S_MM</a>, <var>94</var>, <var>1</var> },</td></tr>
<tr><th id="7855">7855</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SF_D32" title='llvm::Mips::C_SF_D32' data-ref="llvm::Mips::C_SF_D32" data-ref-filename="llvm..Mips..C_SF_D32">C_SF_D32</a>, <var>95</var>, <var>1</var> },</td></tr>
<tr><th id="7856">7856</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SF_D32_MM" title='llvm::Mips::C_SF_D32_MM' data-ref="llvm::Mips::C_SF_D32_MM" data-ref-filename="llvm..Mips..C_SF_D32_MM">C_SF_D32_MM</a>, <var>96</var>, <var>1</var> },</td></tr>
<tr><th id="7857">7857</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SF_D64" title='llvm::Mips::C_SF_D64' data-ref="llvm::Mips::C_SF_D64" data-ref-filename="llvm..Mips..C_SF_D64">C_SF_D64</a>, <var>97</var>, <var>1</var> },</td></tr>
<tr><th id="7858">7858</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SF_D64_MM" title='llvm::Mips::C_SF_D64_MM' data-ref="llvm::Mips::C_SF_D64_MM" data-ref-filename="llvm..Mips..C_SF_D64_MM">C_SF_D64_MM</a>, <var>98</var>, <var>1</var> },</td></tr>
<tr><th id="7859">7859</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SF_S" title='llvm::Mips::C_SF_S' data-ref="llvm::Mips::C_SF_S" data-ref-filename="llvm..Mips..C_SF_S">C_SF_S</a>, <var>99</var>, <var>1</var> },</td></tr>
<tr><th id="7860">7860</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_SF_S_MM" title='llvm::Mips::C_SF_S_MM' data-ref="llvm::Mips::C_SF_S_MM" data-ref-filename="llvm..Mips..C_SF_S_MM">C_SF_S_MM</a>, <var>100</var>, <var>1</var> },</td></tr>
<tr><th id="7861">7861</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UEQ_D32" title='llvm::Mips::C_UEQ_D32' data-ref="llvm::Mips::C_UEQ_D32" data-ref-filename="llvm..Mips..C_UEQ_D32">C_UEQ_D32</a>, <var>101</var>, <var>1</var> },</td></tr>
<tr><th id="7862">7862</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UEQ_D32_MM" title='llvm::Mips::C_UEQ_D32_MM' data-ref="llvm::Mips::C_UEQ_D32_MM" data-ref-filename="llvm..Mips..C_UEQ_D32_MM">C_UEQ_D32_MM</a>, <var>102</var>, <var>1</var> },</td></tr>
<tr><th id="7863">7863</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UEQ_D64" title='llvm::Mips::C_UEQ_D64' data-ref="llvm::Mips::C_UEQ_D64" data-ref-filename="llvm..Mips..C_UEQ_D64">C_UEQ_D64</a>, <var>103</var>, <var>1</var> },</td></tr>
<tr><th id="7864">7864</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UEQ_D64_MM" title='llvm::Mips::C_UEQ_D64_MM' data-ref="llvm::Mips::C_UEQ_D64_MM" data-ref-filename="llvm..Mips..C_UEQ_D64_MM">C_UEQ_D64_MM</a>, <var>104</var>, <var>1</var> },</td></tr>
<tr><th id="7865">7865</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UEQ_S" title='llvm::Mips::C_UEQ_S' data-ref="llvm::Mips::C_UEQ_S" data-ref-filename="llvm..Mips..C_UEQ_S">C_UEQ_S</a>, <var>105</var>, <var>1</var> },</td></tr>
<tr><th id="7866">7866</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UEQ_S_MM" title='llvm::Mips::C_UEQ_S_MM' data-ref="llvm::Mips::C_UEQ_S_MM" data-ref-filename="llvm..Mips..C_UEQ_S_MM">C_UEQ_S_MM</a>, <var>106</var>, <var>1</var> },</td></tr>
<tr><th id="7867">7867</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULE_D32" title='llvm::Mips::C_ULE_D32' data-ref="llvm::Mips::C_ULE_D32" data-ref-filename="llvm..Mips..C_ULE_D32">C_ULE_D32</a>, <var>107</var>, <var>1</var> },</td></tr>
<tr><th id="7868">7868</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULE_D32_MM" title='llvm::Mips::C_ULE_D32_MM' data-ref="llvm::Mips::C_ULE_D32_MM" data-ref-filename="llvm..Mips..C_ULE_D32_MM">C_ULE_D32_MM</a>, <var>108</var>, <var>1</var> },</td></tr>
<tr><th id="7869">7869</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULE_D64" title='llvm::Mips::C_ULE_D64' data-ref="llvm::Mips::C_ULE_D64" data-ref-filename="llvm..Mips..C_ULE_D64">C_ULE_D64</a>, <var>109</var>, <var>1</var> },</td></tr>
<tr><th id="7870">7870</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULE_D64_MM" title='llvm::Mips::C_ULE_D64_MM' data-ref="llvm::Mips::C_ULE_D64_MM" data-ref-filename="llvm..Mips..C_ULE_D64_MM">C_ULE_D64_MM</a>, <var>110</var>, <var>1</var> },</td></tr>
<tr><th id="7871">7871</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULE_S" title='llvm::Mips::C_ULE_S' data-ref="llvm::Mips::C_ULE_S" data-ref-filename="llvm..Mips..C_ULE_S">C_ULE_S</a>, <var>111</var>, <var>1</var> },</td></tr>
<tr><th id="7872">7872</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULE_S_MM" title='llvm::Mips::C_ULE_S_MM' data-ref="llvm::Mips::C_ULE_S_MM" data-ref-filename="llvm..Mips..C_ULE_S_MM">C_ULE_S_MM</a>, <var>112</var>, <var>1</var> },</td></tr>
<tr><th id="7873">7873</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULT_D32" title='llvm::Mips::C_ULT_D32' data-ref="llvm::Mips::C_ULT_D32" data-ref-filename="llvm..Mips..C_ULT_D32">C_ULT_D32</a>, <var>113</var>, <var>1</var> },</td></tr>
<tr><th id="7874">7874</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULT_D32_MM" title='llvm::Mips::C_ULT_D32_MM' data-ref="llvm::Mips::C_ULT_D32_MM" data-ref-filename="llvm..Mips..C_ULT_D32_MM">C_ULT_D32_MM</a>, <var>114</var>, <var>1</var> },</td></tr>
<tr><th id="7875">7875</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULT_D64" title='llvm::Mips::C_ULT_D64' data-ref="llvm::Mips::C_ULT_D64" data-ref-filename="llvm..Mips..C_ULT_D64">C_ULT_D64</a>, <var>115</var>, <var>1</var> },</td></tr>
<tr><th id="7876">7876</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULT_D64_MM" title='llvm::Mips::C_ULT_D64_MM' data-ref="llvm::Mips::C_ULT_D64_MM" data-ref-filename="llvm..Mips..C_ULT_D64_MM">C_ULT_D64_MM</a>, <var>116</var>, <var>1</var> },</td></tr>
<tr><th id="7877">7877</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULT_S" title='llvm::Mips::C_ULT_S' data-ref="llvm::Mips::C_ULT_S" data-ref-filename="llvm..Mips..C_ULT_S">C_ULT_S</a>, <var>117</var>, <var>1</var> },</td></tr>
<tr><th id="7878">7878</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_ULT_S_MM" title='llvm::Mips::C_ULT_S_MM' data-ref="llvm::Mips::C_ULT_S_MM" data-ref-filename="llvm..Mips..C_ULT_S_MM">C_ULT_S_MM</a>, <var>118</var>, <var>1</var> },</td></tr>
<tr><th id="7879">7879</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UN_D32" title='llvm::Mips::C_UN_D32' data-ref="llvm::Mips::C_UN_D32" data-ref-filename="llvm..Mips..C_UN_D32">C_UN_D32</a>, <var>119</var>, <var>1</var> },</td></tr>
<tr><th id="7880">7880</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UN_D32_MM" title='llvm::Mips::C_UN_D32_MM' data-ref="llvm::Mips::C_UN_D32_MM" data-ref-filename="llvm..Mips..C_UN_D32_MM">C_UN_D32_MM</a>, <var>120</var>, <var>1</var> },</td></tr>
<tr><th id="7881">7881</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UN_D64" title='llvm::Mips::C_UN_D64' data-ref="llvm::Mips::C_UN_D64" data-ref-filename="llvm..Mips..C_UN_D64">C_UN_D64</a>, <var>121</var>, <var>1</var> },</td></tr>
<tr><th id="7882">7882</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UN_D64_MM" title='llvm::Mips::C_UN_D64_MM' data-ref="llvm::Mips::C_UN_D64_MM" data-ref-filename="llvm..Mips..C_UN_D64_MM">C_UN_D64_MM</a>, <var>122</var>, <var>1</var> },</td></tr>
<tr><th id="7883">7883</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UN_S" title='llvm::Mips::C_UN_S' data-ref="llvm::Mips::C_UN_S" data-ref-filename="llvm..Mips..C_UN_S">C_UN_S</a>, <var>123</var>, <var>1</var> },</td></tr>
<tr><th id="7884">7884</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::C_UN_S_MM" title='llvm::Mips::C_UN_S_MM' data-ref="llvm::Mips::C_UN_S_MM" data-ref-filename="llvm..Mips..C_UN_S_MM">C_UN_S_MM</a>, <var>124</var>, <var>1</var> },</td></tr>
<tr><th id="7885">7885</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DADDu" title='llvm::Mips::DADDu' data-ref="llvm::Mips::DADDu" data-ref-filename="llvm..Mips..DADDu">DADDu</a>, <var>125</var>, <var>1</var> },</td></tr>
<tr><th id="7886">7886</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DI" title='llvm::Mips::DI' data-ref="llvm::Mips::DI" data-ref-filename="llvm..Mips..DI">DI</a>, <var>126</var>, <var>1</var> },</td></tr>
<tr><th id="7887">7887</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DIV" title='llvm::Mips::DIV' data-ref="llvm::Mips::DIV" data-ref-filename="llvm..Mips..DIV">DIV</a>, <var>127</var>, <var>1</var> },</td></tr>
<tr><th id="7888">7888</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DIVU" title='llvm::Mips::DIVU' data-ref="llvm::Mips::DIVU" data-ref-filename="llvm..Mips..DIVU">DIVU</a>, <var>128</var>, <var>1</var> },</td></tr>
<tr><th id="7889">7889</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DI_MM" title='llvm::Mips::DI_MM' data-ref="llvm::Mips::DI_MM" data-ref-filename="llvm..Mips..DI_MM">DI_MM</a>, <var>129</var>, <var>1</var> },</td></tr>
<tr><th id="7890">7890</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DI_MMR6" title='llvm::Mips::DI_MMR6' data-ref="llvm::Mips::DI_MMR6" data-ref-filename="llvm..Mips..DI_MMR6">DI_MMR6</a>, <var>130</var>, <var>1</var> },</td></tr>
<tr><th id="7891">7891</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DMT" title='llvm::Mips::DMT' data-ref="llvm::Mips::DMT" data-ref-filename="llvm..Mips..DMT">DMT</a>, <var>131</var>, <var>1</var> },</td></tr>
<tr><th id="7892">7892</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DSUB" title='llvm::Mips::DSUB' data-ref="llvm::Mips::DSUB" data-ref-filename="llvm..Mips..DSUB">DSUB</a>, <var>132</var>, <var>2</var> },</td></tr>
<tr><th id="7893">7893</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DSUBu" title='llvm::Mips::DSUBu' data-ref="llvm::Mips::DSUBu" data-ref-filename="llvm..Mips..DSUBu">DSUBu</a>, <var>134</var>, <var>2</var> },</td></tr>
<tr><th id="7894">7894</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::DVPE" title='llvm::Mips::DVPE' data-ref="llvm::Mips::DVPE" data-ref-filename="llvm..Mips..DVPE">DVPE</a>, <var>136</var>, <var>1</var> },</td></tr>
<tr><th id="7895">7895</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::EI" title='llvm::Mips::EI' data-ref="llvm::Mips::EI" data-ref-filename="llvm..Mips..EI">EI</a>, <var>137</var>, <var>1</var> },</td></tr>
<tr><th id="7896">7896</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::EI_MM" title='llvm::Mips::EI_MM' data-ref="llvm::Mips::EI_MM" data-ref-filename="llvm..Mips..EI_MM">EI_MM</a>, <var>138</var>, <var>1</var> },</td></tr>
<tr><th id="7897">7897</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::EI_MMR6" title='llvm::Mips::EI_MMR6' data-ref="llvm::Mips::EI_MMR6" data-ref-filename="llvm..Mips..EI_MMR6">EI_MMR6</a>, <var>139</var>, <var>1</var> },</td></tr>
<tr><th id="7898">7898</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::EMT" title='llvm::Mips::EMT' data-ref="llvm::Mips::EMT" data-ref-filename="llvm..Mips..EMT">EMT</a>, <var>140</var>, <var>1</var> },</td></tr>
<tr><th id="7899">7899</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::EVPE" title='llvm::Mips::EVPE' data-ref="llvm::Mips::EVPE" data-ref-filename="llvm..Mips..EVPE">EVPE</a>, <var>141</var>, <var>1</var> },</td></tr>
<tr><th id="7900">7900</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::HYPCALL" title='llvm::Mips::HYPCALL' data-ref="llvm::Mips::HYPCALL" data-ref-filename="llvm..Mips..HYPCALL">HYPCALL</a>, <var>142</var>, <var>1</var> },</td></tr>
<tr><th id="7901">7901</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::HYPCALL_MM" title='llvm::Mips::HYPCALL_MM' data-ref="llvm::Mips::HYPCALL_MM" data-ref-filename="llvm..Mips..HYPCALL_MM">HYPCALL_MM</a>, <var>143</var>, <var>1</var> },</td></tr>
<tr><th id="7902">7902</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JALR" title='llvm::Mips::JALR' data-ref="llvm::Mips::JALR" data-ref-filename="llvm..Mips..JALR">JALR</a>, <var>144</var>, <var>1</var> },</td></tr>
<tr><th id="7903">7903</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JALR64" title='llvm::Mips::JALR64' data-ref="llvm::Mips::JALR64" data-ref-filename="llvm..Mips..JALR64">JALR64</a>, <var>145</var>, <var>1</var> },</td></tr>
<tr><th id="7904">7904</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JALRC_HB_MMR6" title='llvm::Mips::JALRC_HB_MMR6' data-ref="llvm::Mips::JALRC_HB_MMR6" data-ref-filename="llvm..Mips..JALRC_HB_MMR6">JALRC_HB_MMR6</a>, <var>146</var>, <var>1</var> },</td></tr>
<tr><th id="7905">7905</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JALRC_MMR6" title='llvm::Mips::JALRC_MMR6' data-ref="llvm::Mips::JALRC_MMR6" data-ref-filename="llvm..Mips..JALRC_MMR6">JALRC_MMR6</a>, <var>147</var>, <var>1</var> },</td></tr>
<tr><th id="7906">7906</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JALR_HB" title='llvm::Mips::JALR_HB' data-ref="llvm::Mips::JALR_HB" data-ref-filename="llvm..Mips..JALR_HB">JALR_HB</a>, <var>148</var>, <var>1</var> },</td></tr>
<tr><th id="7907">7907</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JALR_HB64" title='llvm::Mips::JALR_HB64' data-ref="llvm::Mips::JALR_HB64" data-ref-filename="llvm..Mips..JALR_HB64">JALR_HB64</a>, <var>149</var>, <var>1</var> },</td></tr>
<tr><th id="7908">7908</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JIALC" title='llvm::Mips::JIALC' data-ref="llvm::Mips::JIALC" data-ref-filename="llvm..Mips..JIALC">JIALC</a>, <var>150</var>, <var>1</var> },</td></tr>
<tr><th id="7909">7909</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JIALC64" title='llvm::Mips::JIALC64' data-ref="llvm::Mips::JIALC64" data-ref-filename="llvm..Mips..JIALC64">JIALC64</a>, <var>151</var>, <var>1</var> },</td></tr>
<tr><th id="7910">7910</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JIC" title='llvm::Mips::JIC' data-ref="llvm::Mips::JIC" data-ref-filename="llvm..Mips..JIC">JIC</a>, <var>152</var>, <var>1</var> },</td></tr>
<tr><th id="7911">7911</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::JIC64" title='llvm::Mips::JIC64' data-ref="llvm::Mips::JIC64" data-ref-filename="llvm..Mips..JIC64">JIC64</a>, <var>153</var>, <var>1</var> },</td></tr>
<tr><th id="7912">7912</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::MOVE16_MM" title='llvm::Mips::MOVE16_MM' data-ref="llvm::Mips::MOVE16_MM" data-ref-filename="llvm..Mips..MOVE16_MM">MOVE16_MM</a>, <var>154</var>, <var>1</var> },</td></tr>
<tr><th id="7913">7913</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::Move32R16" title='llvm::Mips::Move32R16' data-ref="llvm::Mips::Move32R16" data-ref-filename="llvm..Mips..Move32R16">Move32R16</a>, <var>155</var>, <var>1</var> },</td></tr>
<tr><th id="7914">7914</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::OR" title='llvm::Mips::OR' data-ref="llvm::Mips::OR" data-ref-filename="llvm..Mips..OR">OR</a>, <var>156</var>, <var>1</var> },</td></tr>
<tr><th id="7915">7915</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::OR64" title='llvm::Mips::OR64' data-ref="llvm::Mips::OR64" data-ref-filename="llvm..Mips..OR64">OR64</a>, <var>157</var>, <var>1</var> },</td></tr>
<tr><th id="7916">7916</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::RDHWR" title='llvm::Mips::RDHWR' data-ref="llvm::Mips::RDHWR" data-ref-filename="llvm..Mips..RDHWR">RDHWR</a>, <var>158</var>, <var>1</var> },</td></tr>
<tr><th id="7917">7917</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::RDHWR64" title='llvm::Mips::RDHWR64' data-ref="llvm::Mips::RDHWR64" data-ref-filename="llvm..Mips..RDHWR64">RDHWR64</a>, <var>159</var>, <var>1</var> },</td></tr>
<tr><th id="7918">7918</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::RDHWR_MM" title='llvm::Mips::RDHWR_MM' data-ref="llvm::Mips::RDHWR_MM" data-ref-filename="llvm..Mips..RDHWR_MM">RDHWR_MM</a>, <var>160</var>, <var>1</var> },</td></tr>
<tr><th id="7919">7919</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::RDHWR_MMR6" title='llvm::Mips::RDHWR_MMR6' data-ref="llvm::Mips::RDHWR_MMR6" data-ref-filename="llvm..Mips..RDHWR_MMR6">RDHWR_MMR6</a>, <var>161</var>, <var>1</var> },</td></tr>
<tr><th id="7920">7920</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SDBBP" title='llvm::Mips::SDBBP' data-ref="llvm::Mips::SDBBP" data-ref-filename="llvm..Mips..SDBBP">SDBBP</a>, <var>162</var>, <var>1</var> },</td></tr>
<tr><th id="7921">7921</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SDBBP_MMR6" title='llvm::Mips::SDBBP_MMR6' data-ref="llvm::Mips::SDBBP_MMR6" data-ref-filename="llvm..Mips..SDBBP_MMR6">SDBBP_MMR6</a>, <var>163</var>, <var>1</var> },</td></tr>
<tr><th id="7922">7922</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SDBBP_R6" title='llvm::Mips::SDBBP_R6' data-ref="llvm::Mips::SDBBP_R6" data-ref-filename="llvm..Mips..SDBBP_R6">SDBBP_R6</a>, <var>164</var>, <var>1</var> },</td></tr>
<tr><th id="7923">7923</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SIGRIE" title='llvm::Mips::SIGRIE' data-ref="llvm::Mips::SIGRIE" data-ref-filename="llvm..Mips..SIGRIE">SIGRIE</a>, <var>165</var>, <var>1</var> },</td></tr>
<tr><th id="7924">7924</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SIGRIE_MMR6" title='llvm::Mips::SIGRIE_MMR6' data-ref="llvm::Mips::SIGRIE_MMR6" data-ref-filename="llvm..Mips..SIGRIE_MMR6">SIGRIE_MMR6</a>, <var>166</var>, <var>1</var> },</td></tr>
<tr><th id="7925">7925</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SLL" title='llvm::Mips::SLL' data-ref="llvm::Mips::SLL" data-ref-filename="llvm..Mips..SLL">SLL</a>, <var>167</var>, <var>1</var> },</td></tr>
<tr><th id="7926">7926</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SLL_MM" title='llvm::Mips::SLL_MM' data-ref="llvm::Mips::SLL_MM" data-ref-filename="llvm..Mips..SLL_MM">SLL_MM</a>, <var>168</var>, <var>1</var> },</td></tr>
<tr><th id="7927">7927</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SLL_MMR6" title='llvm::Mips::SLL_MMR6' data-ref="llvm::Mips::SLL_MMR6" data-ref-filename="llvm..Mips..SLL_MMR6">SLL_MMR6</a>, <var>169</var>, <var>1</var> },</td></tr>
<tr><th id="7928">7928</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SUB" title='llvm::Mips::SUB' data-ref="llvm::Mips::SUB" data-ref-filename="llvm..Mips..SUB">SUB</a>, <var>170</var>, <var>2</var> },</td></tr>
<tr><th id="7929">7929</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SUBU_MMR6" title='llvm::Mips::SUBU_MMR6' data-ref="llvm::Mips::SUBU_MMR6" data-ref-filename="llvm..Mips..SUBU_MMR6">SUBU_MMR6</a>, <var>172</var>, <var>2</var> },</td></tr>
<tr><th id="7930">7930</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SUB_MM" title='llvm::Mips::SUB_MM' data-ref="llvm::Mips::SUB_MM" data-ref-filename="llvm..Mips..SUB_MM">SUB_MM</a>, <var>174</var>, <var>2</var> },</td></tr>
<tr><th id="7931">7931</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SUB_MMR6" title='llvm::Mips::SUB_MMR6' data-ref="llvm::Mips::SUB_MMR6" data-ref-filename="llvm..Mips..SUB_MMR6">SUB_MMR6</a>, <var>176</var>, <var>2</var> },</td></tr>
<tr><th id="7932">7932</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SUBu" title='llvm::Mips::SUBu' data-ref="llvm::Mips::SUBu" data-ref-filename="llvm..Mips..SUBu">SUBu</a>, <var>178</var>, <var>2</var> },</td></tr>
<tr><th id="7933">7933</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SUBu_MM" title='llvm::Mips::SUBu_MM' data-ref="llvm::Mips::SUBu_MM" data-ref-filename="llvm..Mips..SUBu_MM">SUBu_MM</a>, <var>180</var>, <var>2</var> },</td></tr>
<tr><th id="7934">7934</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SWSP_MM" title='llvm::Mips::SWSP_MM' data-ref="llvm::Mips::SWSP_MM" data-ref-filename="llvm..Mips..SWSP_MM">SWSP_MM</a>, <var>182</var>, <var>1</var> },</td></tr>
<tr><th id="7935">7935</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SYNC" title='llvm::Mips::SYNC' data-ref="llvm::Mips::SYNC" data-ref-filename="llvm..Mips..SYNC">SYNC</a>, <var>183</var>, <var>1</var> },</td></tr>
<tr><th id="7936">7936</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SYNC_MM" title='llvm::Mips::SYNC_MM' data-ref="llvm::Mips::SYNC_MM" data-ref-filename="llvm..Mips..SYNC_MM">SYNC_MM</a>, <var>184</var>, <var>1</var> },</td></tr>
<tr><th id="7937">7937</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SYNC_MMR6" title='llvm::Mips::SYNC_MMR6' data-ref="llvm::Mips::SYNC_MMR6" data-ref-filename="llvm..Mips..SYNC_MMR6">SYNC_MMR6</a>, <var>185</var>, <var>1</var> },</td></tr>
<tr><th id="7938">7938</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SYSCALL" title='llvm::Mips::SYSCALL' data-ref="llvm::Mips::SYSCALL" data-ref-filename="llvm..Mips..SYSCALL">SYSCALL</a>, <var>186</var>, <var>1</var> },</td></tr>
<tr><th id="7939">7939</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::SYSCALL_MM" title='llvm::Mips::SYSCALL_MM' data-ref="llvm::Mips::SYSCALL_MM" data-ref-filename="llvm..Mips..SYSCALL_MM">SYSCALL_MM</a>, <var>187</var>, <var>1</var> },</td></tr>
<tr><th id="7940">7940</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TEQ" title='llvm::Mips::TEQ' data-ref="llvm::Mips::TEQ" data-ref-filename="llvm..Mips..TEQ">TEQ</a>, <var>188</var>, <var>1</var> },</td></tr>
<tr><th id="7941">7941</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TEQ_MM" title='llvm::Mips::TEQ_MM' data-ref="llvm::Mips::TEQ_MM" data-ref-filename="llvm..Mips..TEQ_MM">TEQ_MM</a>, <var>189</var>, <var>1</var> },</td></tr>
<tr><th id="7942">7942</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TGE" title='llvm::Mips::TGE' data-ref="llvm::Mips::TGE" data-ref-filename="llvm..Mips..TGE">TGE</a>, <var>190</var>, <var>1</var> },</td></tr>
<tr><th id="7943">7943</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TGEU" title='llvm::Mips::TGEU' data-ref="llvm::Mips::TGEU" data-ref-filename="llvm..Mips..TGEU">TGEU</a>, <var>191</var>, <var>1</var> },</td></tr>
<tr><th id="7944">7944</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TGEU_MM" title='llvm::Mips::TGEU_MM' data-ref="llvm::Mips::TGEU_MM" data-ref-filename="llvm..Mips..TGEU_MM">TGEU_MM</a>, <var>192</var>, <var>1</var> },</td></tr>
<tr><th id="7945">7945</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TGE_MM" title='llvm::Mips::TGE_MM' data-ref="llvm::Mips::TGE_MM" data-ref-filename="llvm..Mips..TGE_MM">TGE_MM</a>, <var>193</var>, <var>1</var> },</td></tr>
<tr><th id="7946">7946</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TLT" title='llvm::Mips::TLT' data-ref="llvm::Mips::TLT" data-ref-filename="llvm..Mips..TLT">TLT</a>, <var>194</var>, <var>1</var> },</td></tr>
<tr><th id="7947">7947</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TLTU" title='llvm::Mips::TLTU' data-ref="llvm::Mips::TLTU" data-ref-filename="llvm..Mips..TLTU">TLTU</a>, <var>195</var>, <var>1</var> },</td></tr>
<tr><th id="7948">7948</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TLTU_MM" title='llvm::Mips::TLTU_MM' data-ref="llvm::Mips::TLTU_MM" data-ref-filename="llvm..Mips..TLTU_MM">TLTU_MM</a>, <var>196</var>, <var>1</var> },</td></tr>
<tr><th id="7949">7949</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TLT_MM" title='llvm::Mips::TLT_MM' data-ref="llvm::Mips::TLT_MM" data-ref-filename="llvm..Mips..TLT_MM">TLT_MM</a>, <var>197</var>, <var>1</var> },</td></tr>
<tr><th id="7950">7950</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TNE" title='llvm::Mips::TNE' data-ref="llvm::Mips::TNE" data-ref-filename="llvm..Mips..TNE">TNE</a>, <var>198</var>, <var>1</var> },</td></tr>
<tr><th id="7951">7951</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::TNE_MM" title='llvm::Mips::TNE_MM' data-ref="llvm::Mips::TNE_MM" data-ref-filename="llvm..Mips..TNE_MM">TNE_MM</a>, <var>199</var>, <var>1</var> },</td></tr>
<tr><th id="7952">7952</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::WAIT_MM" title='llvm::Mips::WAIT_MM' data-ref="llvm::Mips::WAIT_MM" data-ref-filename="llvm..Mips..WAIT_MM">WAIT_MM</a>, <var>200</var>, <var>1</var> },</td></tr>
<tr><th id="7953">7953</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::WRDSP" title='llvm::Mips::WRDSP' data-ref="llvm::Mips::WRDSP" data-ref-filename="llvm..Mips..WRDSP">WRDSP</a>, <var>201</var>, <var>1</var> },</td></tr>
<tr><th id="7954">7954</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::WRDSP_MM" title='llvm::Mips::WRDSP_MM' data-ref="llvm::Mips::WRDSP_MM" data-ref-filename="llvm..Mips..WRDSP_MM">WRDSP_MM</a>, <var>202</var>, <var>1</var> },</td></tr>
<tr><th id="7955">7955</th><td>    {<span class="namespace">Mips::</span><a class="enum" href="MipsGenInstrInfo.inc.html#llvm::Mips::YIELD" title='llvm::Mips::YIELD' data-ref="llvm::Mips::YIELD" data-ref-filename="llvm..Mips..YIELD">YIELD</a>, <var>203</var>, <var>1</var> },</td></tr>
<tr><th id="7956">7956</th><td>  };</td></tr>
<tr><th id="7957">7957</th><td></td></tr>
<tr><th id="7958">7958</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPattern" title='llvm::AliasPattern' data-ref="llvm::AliasPattern" data-ref-filename="llvm..AliasPattern">AliasPattern</a> <dfn class="local col1 decl" id="171Patterns" title='Patterns' data-type='const llvm::AliasPattern [204]' data-ref="171Patterns" data-ref-filename="171Patterns">Patterns</dfn>[] = {</td></tr>
<tr><th id="7959">7959</th><td>    <i>// Mips::MFTACX - 0</i></td></tr>
<tr><th id="7960">7960</th><td>    {<var>0</var>, <var>0</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="7961">7961</th><td>    <i>// Mips::MFTC0 - 1</i></td></tr>
<tr><th id="7962">7962</th><td>    {<var>10</var>, <var>2</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="7963">7963</th><td>    <i>// Mips::MFTHI - 2</i></td></tr>
<tr><th id="7964">7964</th><td>    {<var>23</var>, <var>5</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="7965">7965</th><td>    <i>// Mips::MFTLO - 3</i></td></tr>
<tr><th id="7966">7966</th><td>    {<var>32</var>, <var>7</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="7967">7967</th><td>    <i>// Mips::MTTACX - 4</i></td></tr>
<tr><th id="7968">7968</th><td>    {<var>41</var>, <var>9</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="7969">7969</th><td>    <i>// Mips::MTTC0 - 5</i></td></tr>
<tr><th id="7970">7970</th><td>    {<var>51</var>, <var>11</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="7971">7971</th><td>    <i>// Mips::MTTHI - 6</i></td></tr>
<tr><th id="7972">7972</th><td>    {<var>64</var>, <var>14</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="7973">7973</th><td>    <i>// Mips::MTTLO - 7</i></td></tr>
<tr><th id="7974">7974</th><td>    {<var>73</var>, <var>16</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="7975">7975</th><td>    <i>// Mips::NORImm - 8</i></td></tr>
<tr><th id="7976">7976</th><td>    {<var>82</var>, <var>18</var>, <var>3</var>, <var>2</var> },</td></tr>
<tr><th id="7977">7977</th><td>    <i>// Mips::NORImm64 - 9</i></td></tr>
<tr><th id="7978">7978</th><td>    {<var>82</var>, <var>20</var>, <var>3</var>, <var>2</var> },</td></tr>
<tr><th id="7979">7979</th><td>    <i>// Mips::SLTImm64 - 10</i></td></tr>
<tr><th id="7980">7980</th><td>    {<var>93</var>, <var>22</var>, <var>3</var>, <var>2</var> },</td></tr>
<tr><th id="7981">7981</th><td>    <i>// Mips::SLTUImm64 - 11</i></td></tr>
<tr><th id="7982">7982</th><td>    {<var>104</var>, <var>24</var>, <var>3</var>, <var>2</var> },</td></tr>
<tr><th id="7983">7983</th><td>    <i>// Mips::ADDIUPC - 12</i></td></tr>
<tr><th id="7984">7984</th><td>    {<var>116</var>, <var>26</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="7985">7985</th><td>    <i>// Mips::ADDIUPC_MMR6 - 13</i></td></tr>
<tr><th id="7986">7986</th><td>    {<var>116</var>, <var>27</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="7987">7987</th><td>    <i>// Mips::ADDu - 14</i></td></tr>
<tr><th id="7988">7988</th><td>    {<var>128</var>, <var>28</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="7989">7989</th><td>    <i>// Mips::BC1F - 15</i></td></tr>
<tr><th id="7990">7990</th><td>    {<var>140</var>, <var>31</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="7991">7991</th><td>    <i>// Mips::BC1FL - 16</i></td></tr>
<tr><th id="7992">7992</th><td>    {<var>148</var>, <var>32</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="7993">7993</th><td>    <i>// Mips::BC1F_MM - 17</i></td></tr>
<tr><th id="7994">7994</th><td>    {<var>140</var>, <var>33</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="7995">7995</th><td>    <i>// Mips::BC1T - 18</i></td></tr>
<tr><th id="7996">7996</th><td>    {<var>157</var>, <var>34</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="7997">7997</th><td>    <i>// Mips::BC1TL - 19</i></td></tr>
<tr><th id="7998">7998</th><td>    {<var>165</var>, <var>35</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="7999">7999</th><td>    <i>// Mips::BC1T_MM - 20</i></td></tr>
<tr><th id="8000">8000</th><td>    {<var>157</var>, <var>36</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="8001">8001</th><td>    <i>// Mips::BEQL - 21</i></td></tr>
<tr><th id="8002">8002</th><td>    {<var>174</var>, <var>37</var>, <var>3</var>, <var>2</var> },</td></tr>
<tr><th id="8003">8003</th><td>    <i>// Mips::BGEZAL - 22</i></td></tr>
<tr><th id="8004">8004</th><td>    {<var>187</var>, <var>39</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="8005">8005</th><td>    <i>// Mips::BGEZAL_MM - 23</i></td></tr>
<tr><th id="8006">8006</th><td>    {<var>187</var>, <var>40</var>, <var>2</var>, <var>1</var> },</td></tr>
<tr><th id="8007">8007</th><td>    <i>// Mips::BNEL - 24</i></td></tr>
<tr><th id="8008">8008</th><td>    {<var>194</var>, <var>41</var>, <var>3</var>, <var>2</var> },</td></tr>
<tr><th id="8009">8009</th><td>    <i>// Mips::BREAK - 25</i></td></tr>
<tr><th id="8010">8010</th><td>    {<var>207</var>, <var>43</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8011">8011</th><td>    {<var>213</var>, <var>45</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8012">8012</th><td>    <i>// Mips::BREAK_MM - 27</i></td></tr>
<tr><th id="8013">8013</th><td>    {<var>207</var>, <var>47</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8014">8014</th><td>    {<var>213</var>, <var>49</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8015">8015</th><td>    <i>// Mips::C_EQ_D32 - 29</i></td></tr>
<tr><th id="8016">8016</th><td>    {<var>224</var>, <var>51</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8017">8017</th><td>    <i>// Mips::C_EQ_D32_MM - 30</i></td></tr>
<tr><th id="8018">8018</th><td>    {<var>224</var>, <var>54</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8019">8019</th><td>    <i>// Mips::C_EQ_D64 - 31</i></td></tr>
<tr><th id="8020">8020</th><td>    {<var>224</var>, <var>57</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8021">8021</th><td>    <i>// Mips::C_EQ_D64_MM - 32</i></td></tr>
<tr><th id="8022">8022</th><td>    {<var>224</var>, <var>60</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8023">8023</th><td>    <i>// Mips::C_EQ_S - 33</i></td></tr>
<tr><th id="8024">8024</th><td>    {<var>238</var>, <var>63</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8025">8025</th><td>    <i>// Mips::C_EQ_S_MM - 34</i></td></tr>
<tr><th id="8026">8026</th><td>    {<var>238</var>, <var>66</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8027">8027</th><td>    <i>// Mips::C_F_D32 - 35</i></td></tr>
<tr><th id="8028">8028</th><td>    {<var>252</var>, <var>69</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8029">8029</th><td>    <i>// Mips::C_F_D32_MM - 36</i></td></tr>
<tr><th id="8030">8030</th><td>    {<var>252</var>, <var>72</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8031">8031</th><td>    <i>// Mips::C_F_D64 - 37</i></td></tr>
<tr><th id="8032">8032</th><td>    {<var>252</var>, <var>75</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8033">8033</th><td>    <i>// Mips::C_F_D64_MM - 38</i></td></tr>
<tr><th id="8034">8034</th><td>    {<var>252</var>, <var>78</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8035">8035</th><td>    <i>// Mips::C_F_S - 39</i></td></tr>
<tr><th id="8036">8036</th><td>    {<var>265</var>, <var>81</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8037">8037</th><td>    <i>// Mips::C_F_S_MM - 40</i></td></tr>
<tr><th id="8038">8038</th><td>    {<var>265</var>, <var>84</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8039">8039</th><td>    <i>// Mips::C_LE_D32 - 41</i></td></tr>
<tr><th id="8040">8040</th><td>    {<var>278</var>, <var>87</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8041">8041</th><td>    <i>// Mips::C_LE_D32_MM - 42</i></td></tr>
<tr><th id="8042">8042</th><td>    {<var>278</var>, <var>90</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8043">8043</th><td>    <i>// Mips::C_LE_D64 - 43</i></td></tr>
<tr><th id="8044">8044</th><td>    {<var>278</var>, <var>93</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8045">8045</th><td>    <i>// Mips::C_LE_D64_MM - 44</i></td></tr>
<tr><th id="8046">8046</th><td>    {<var>278</var>, <var>96</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8047">8047</th><td>    <i>// Mips::C_LE_S - 45</i></td></tr>
<tr><th id="8048">8048</th><td>    {<var>292</var>, <var>99</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8049">8049</th><td>    <i>// Mips::C_LE_S_MM - 46</i></td></tr>
<tr><th id="8050">8050</th><td>    {<var>292</var>, <var>102</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8051">8051</th><td>    <i>// Mips::C_LT_D32 - 47</i></td></tr>
<tr><th id="8052">8052</th><td>    {<var>306</var>, <var>105</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8053">8053</th><td>    <i>// Mips::C_LT_D32_MM - 48</i></td></tr>
<tr><th id="8054">8054</th><td>    {<var>306</var>, <var>108</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8055">8055</th><td>    <i>// Mips::C_LT_D64 - 49</i></td></tr>
<tr><th id="8056">8056</th><td>    {<var>306</var>, <var>111</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8057">8057</th><td>    <i>// Mips::C_LT_D64_MM - 50</i></td></tr>
<tr><th id="8058">8058</th><td>    {<var>306</var>, <var>114</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8059">8059</th><td>    <i>// Mips::C_LT_S - 51</i></td></tr>
<tr><th id="8060">8060</th><td>    {<var>320</var>, <var>117</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8061">8061</th><td>    <i>// Mips::C_LT_S_MM - 52</i></td></tr>
<tr><th id="8062">8062</th><td>    {<var>320</var>, <var>120</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8063">8063</th><td>    <i>// Mips::C_NGE_D32 - 53</i></td></tr>
<tr><th id="8064">8064</th><td>    {<var>334</var>, <var>123</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8065">8065</th><td>    <i>// Mips::C_NGE_D32_MM - 54</i></td></tr>
<tr><th id="8066">8066</th><td>    {<var>334</var>, <var>126</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8067">8067</th><td>    <i>// Mips::C_NGE_D64 - 55</i></td></tr>
<tr><th id="8068">8068</th><td>    {<var>334</var>, <var>129</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8069">8069</th><td>    <i>// Mips::C_NGE_D64_MM - 56</i></td></tr>
<tr><th id="8070">8070</th><td>    {<var>334</var>, <var>132</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8071">8071</th><td>    <i>// Mips::C_NGE_S - 57</i></td></tr>
<tr><th id="8072">8072</th><td>    {<var>349</var>, <var>135</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8073">8073</th><td>    <i>// Mips::C_NGE_S_MM - 58</i></td></tr>
<tr><th id="8074">8074</th><td>    {<var>349</var>, <var>138</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8075">8075</th><td>    <i>// Mips::C_NGLE_D32 - 59</i></td></tr>
<tr><th id="8076">8076</th><td>    {<var>364</var>, <var>141</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8077">8077</th><td>    <i>// Mips::C_NGLE_D32_MM - 60</i></td></tr>
<tr><th id="8078">8078</th><td>    {<var>364</var>, <var>144</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8079">8079</th><td>    <i>// Mips::C_NGLE_D64 - 61</i></td></tr>
<tr><th id="8080">8080</th><td>    {<var>364</var>, <var>147</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8081">8081</th><td>    <i>// Mips::C_NGLE_D64_MM - 62</i></td></tr>
<tr><th id="8082">8082</th><td>    {<var>364</var>, <var>150</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8083">8083</th><td>    <i>// Mips::C_NGLE_S - 63</i></td></tr>
<tr><th id="8084">8084</th><td>    {<var>380</var>, <var>153</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8085">8085</th><td>    <i>// Mips::C_NGLE_S_MM - 64</i></td></tr>
<tr><th id="8086">8086</th><td>    {<var>380</var>, <var>156</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8087">8087</th><td>    <i>// Mips::C_NGL_D32 - 65</i></td></tr>
<tr><th id="8088">8088</th><td>    {<var>396</var>, <var>159</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8089">8089</th><td>    <i>// Mips::C_NGL_D32_MM - 66</i></td></tr>
<tr><th id="8090">8090</th><td>    {<var>396</var>, <var>162</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8091">8091</th><td>    <i>// Mips::C_NGL_D64 - 67</i></td></tr>
<tr><th id="8092">8092</th><td>    {<var>396</var>, <var>165</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8093">8093</th><td>    <i>// Mips::C_NGL_D64_MM - 68</i></td></tr>
<tr><th id="8094">8094</th><td>    {<var>396</var>, <var>168</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8095">8095</th><td>    <i>// Mips::C_NGL_S - 69</i></td></tr>
<tr><th id="8096">8096</th><td>    {<var>411</var>, <var>171</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8097">8097</th><td>    <i>// Mips::C_NGL_S_MM - 70</i></td></tr>
<tr><th id="8098">8098</th><td>    {<var>411</var>, <var>174</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8099">8099</th><td>    <i>// Mips::C_NGT_D32 - 71</i></td></tr>
<tr><th id="8100">8100</th><td>    {<var>426</var>, <var>177</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8101">8101</th><td>    <i>// Mips::C_NGT_D32_MM - 72</i></td></tr>
<tr><th id="8102">8102</th><td>    {<var>426</var>, <var>180</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8103">8103</th><td>    <i>// Mips::C_NGT_D64 - 73</i></td></tr>
<tr><th id="8104">8104</th><td>    {<var>426</var>, <var>183</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8105">8105</th><td>    <i>// Mips::C_NGT_D64_MM - 74</i></td></tr>
<tr><th id="8106">8106</th><td>    {<var>426</var>, <var>186</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8107">8107</th><td>    <i>// Mips::C_NGT_S - 75</i></td></tr>
<tr><th id="8108">8108</th><td>    {<var>441</var>, <var>189</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8109">8109</th><td>    <i>// Mips::C_NGT_S_MM - 76</i></td></tr>
<tr><th id="8110">8110</th><td>    {<var>441</var>, <var>192</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8111">8111</th><td>    <i>// Mips::C_OLE_D32 - 77</i></td></tr>
<tr><th id="8112">8112</th><td>    {<var>456</var>, <var>195</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8113">8113</th><td>    <i>// Mips::C_OLE_D32_MM - 78</i></td></tr>
<tr><th id="8114">8114</th><td>    {<var>456</var>, <var>198</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8115">8115</th><td>    <i>// Mips::C_OLE_D64 - 79</i></td></tr>
<tr><th id="8116">8116</th><td>    {<var>456</var>, <var>201</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8117">8117</th><td>    <i>// Mips::C_OLE_D64_MM - 80</i></td></tr>
<tr><th id="8118">8118</th><td>    {<var>456</var>, <var>204</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8119">8119</th><td>    <i>// Mips::C_OLE_S - 81</i></td></tr>
<tr><th id="8120">8120</th><td>    {<var>471</var>, <var>207</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8121">8121</th><td>    <i>// Mips::C_OLE_S_MM - 82</i></td></tr>
<tr><th id="8122">8122</th><td>    {<var>471</var>, <var>210</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8123">8123</th><td>    <i>// Mips::C_OLT_D32 - 83</i></td></tr>
<tr><th id="8124">8124</th><td>    {<var>486</var>, <var>213</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8125">8125</th><td>    <i>// Mips::C_OLT_D32_MM - 84</i></td></tr>
<tr><th id="8126">8126</th><td>    {<var>486</var>, <var>216</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8127">8127</th><td>    <i>// Mips::C_OLT_D64 - 85</i></td></tr>
<tr><th id="8128">8128</th><td>    {<var>486</var>, <var>219</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8129">8129</th><td>    <i>// Mips::C_OLT_D64_MM - 86</i></td></tr>
<tr><th id="8130">8130</th><td>    {<var>486</var>, <var>222</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8131">8131</th><td>    <i>// Mips::C_OLT_S - 87</i></td></tr>
<tr><th id="8132">8132</th><td>    {<var>501</var>, <var>225</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8133">8133</th><td>    <i>// Mips::C_OLT_S_MM - 88</i></td></tr>
<tr><th id="8134">8134</th><td>    {<var>501</var>, <var>228</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8135">8135</th><td>    <i>// Mips::C_SEQ_D32 - 89</i></td></tr>
<tr><th id="8136">8136</th><td>    {<var>516</var>, <var>231</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8137">8137</th><td>    <i>// Mips::C_SEQ_D32_MM - 90</i></td></tr>
<tr><th id="8138">8138</th><td>    {<var>516</var>, <var>234</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8139">8139</th><td>    <i>// Mips::C_SEQ_D64 - 91</i></td></tr>
<tr><th id="8140">8140</th><td>    {<var>516</var>, <var>237</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8141">8141</th><td>    <i>// Mips::C_SEQ_D64_MM - 92</i></td></tr>
<tr><th id="8142">8142</th><td>    {<var>516</var>, <var>240</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8143">8143</th><td>    <i>// Mips::C_SEQ_S - 93</i></td></tr>
<tr><th id="8144">8144</th><td>    {<var>531</var>, <var>243</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8145">8145</th><td>    <i>// Mips::C_SEQ_S_MM - 94</i></td></tr>
<tr><th id="8146">8146</th><td>    {<var>531</var>, <var>246</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8147">8147</th><td>    <i>// Mips::C_SF_D32 - 95</i></td></tr>
<tr><th id="8148">8148</th><td>    {<var>546</var>, <var>249</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8149">8149</th><td>    <i>// Mips::C_SF_D32_MM - 96</i></td></tr>
<tr><th id="8150">8150</th><td>    {<var>546</var>, <var>252</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8151">8151</th><td>    <i>// Mips::C_SF_D64 - 97</i></td></tr>
<tr><th id="8152">8152</th><td>    {<var>546</var>, <var>255</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8153">8153</th><td>    <i>// Mips::C_SF_D64_MM - 98</i></td></tr>
<tr><th id="8154">8154</th><td>    {<var>546</var>, <var>258</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8155">8155</th><td>    <i>// Mips::C_SF_S - 99</i></td></tr>
<tr><th id="8156">8156</th><td>    {<var>560</var>, <var>261</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8157">8157</th><td>    <i>// Mips::C_SF_S_MM - 100</i></td></tr>
<tr><th id="8158">8158</th><td>    {<var>560</var>, <var>264</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8159">8159</th><td>    <i>// Mips::C_UEQ_D32 - 101</i></td></tr>
<tr><th id="8160">8160</th><td>    {<var>574</var>, <var>267</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8161">8161</th><td>    <i>// Mips::C_UEQ_D32_MM - 102</i></td></tr>
<tr><th id="8162">8162</th><td>    {<var>574</var>, <var>270</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8163">8163</th><td>    <i>// Mips::C_UEQ_D64 - 103</i></td></tr>
<tr><th id="8164">8164</th><td>    {<var>574</var>, <var>273</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8165">8165</th><td>    <i>// Mips::C_UEQ_D64_MM - 104</i></td></tr>
<tr><th id="8166">8166</th><td>    {<var>574</var>, <var>276</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8167">8167</th><td>    <i>// Mips::C_UEQ_S - 105</i></td></tr>
<tr><th id="8168">8168</th><td>    {<var>589</var>, <var>279</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8169">8169</th><td>    <i>// Mips::C_UEQ_S_MM - 106</i></td></tr>
<tr><th id="8170">8170</th><td>    {<var>589</var>, <var>282</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8171">8171</th><td>    <i>// Mips::C_ULE_D32 - 107</i></td></tr>
<tr><th id="8172">8172</th><td>    {<var>604</var>, <var>285</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8173">8173</th><td>    <i>// Mips::C_ULE_D32_MM - 108</i></td></tr>
<tr><th id="8174">8174</th><td>    {<var>604</var>, <var>288</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8175">8175</th><td>    <i>// Mips::C_ULE_D64 - 109</i></td></tr>
<tr><th id="8176">8176</th><td>    {<var>604</var>, <var>291</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8177">8177</th><td>    <i>// Mips::C_ULE_D64_MM - 110</i></td></tr>
<tr><th id="8178">8178</th><td>    {<var>604</var>, <var>294</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8179">8179</th><td>    <i>// Mips::C_ULE_S - 111</i></td></tr>
<tr><th id="8180">8180</th><td>    {<var>619</var>, <var>297</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8181">8181</th><td>    <i>// Mips::C_ULE_S_MM - 112</i></td></tr>
<tr><th id="8182">8182</th><td>    {<var>619</var>, <var>300</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8183">8183</th><td>    <i>// Mips::C_ULT_D32 - 113</i></td></tr>
<tr><th id="8184">8184</th><td>    {<var>634</var>, <var>303</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8185">8185</th><td>    <i>// Mips::C_ULT_D32_MM - 114</i></td></tr>
<tr><th id="8186">8186</th><td>    {<var>634</var>, <var>306</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8187">8187</th><td>    <i>// Mips::C_ULT_D64 - 115</i></td></tr>
<tr><th id="8188">8188</th><td>    {<var>634</var>, <var>309</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8189">8189</th><td>    <i>// Mips::C_ULT_D64_MM - 116</i></td></tr>
<tr><th id="8190">8190</th><td>    {<var>634</var>, <var>312</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8191">8191</th><td>    <i>// Mips::C_ULT_S - 117</i></td></tr>
<tr><th id="8192">8192</th><td>    {<var>649</var>, <var>315</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8193">8193</th><td>    <i>// Mips::C_ULT_S_MM - 118</i></td></tr>
<tr><th id="8194">8194</th><td>    {<var>649</var>, <var>318</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8195">8195</th><td>    <i>// Mips::C_UN_D32 - 119</i></td></tr>
<tr><th id="8196">8196</th><td>    {<var>664</var>, <var>321</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8197">8197</th><td>    <i>// Mips::C_UN_D32_MM - 120</i></td></tr>
<tr><th id="8198">8198</th><td>    {<var>664</var>, <var>324</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8199">8199</th><td>    <i>// Mips::C_UN_D64 - 121</i></td></tr>
<tr><th id="8200">8200</th><td>    {<var>664</var>, <var>327</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8201">8201</th><td>    <i>// Mips::C_UN_D64_MM - 122</i></td></tr>
<tr><th id="8202">8202</th><td>    {<var>664</var>, <var>330</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8203">8203</th><td>    <i>// Mips::C_UN_S - 123</i></td></tr>
<tr><th id="8204">8204</th><td>    {<var>678</var>, <var>333</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8205">8205</th><td>    <i>// Mips::C_UN_S_MM - 124</i></td></tr>
<tr><th id="8206">8206</th><td>    {<var>678</var>, <var>336</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8207">8207</th><td>    <i>// Mips::DADDu - 125</i></td></tr>
<tr><th id="8208">8208</th><td>    {<var>128</var>, <var>339</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8209">8209</th><td>    <i>// Mips::DI - 126</i></td></tr>
<tr><th id="8210">8210</th><td>    {<var>692</var>, <var>342</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8211">8211</th><td>    <i>// Mips::DIV - 127</i></td></tr>
<tr><th id="8212">8212</th><td>    {<var>695</var>, <var>343</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8213">8213</th><td>    <i>// Mips::DIVU - 128</i></td></tr>
<tr><th id="8214">8214</th><td>    {<var>706</var>, <var>346</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8215">8215</th><td>    <i>// Mips::DI_MM - 129</i></td></tr>
<tr><th id="8216">8216</th><td>    {<var>692</var>, <var>349</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8217">8217</th><td>    <i>// Mips::DI_MMR6 - 130</i></td></tr>
<tr><th id="8218">8218</th><td>    {<var>692</var>, <var>350</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8219">8219</th><td>    <i>// Mips::DMT - 131</i></td></tr>
<tr><th id="8220">8220</th><td>    {<var>718</var>, <var>351</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8221">8221</th><td>    <i>// Mips::DSUB - 132</i></td></tr>
<tr><th id="8222">8222</th><td>    {<var>722</var>, <var>352</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8223">8223</th><td>    {<var>734</var>, <var>355</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8224">8224</th><td>    <i>// Mips::DSUBu - 134</i></td></tr>
<tr><th id="8225">8225</th><td>    {<var>742</var>, <var>358</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8226">8226</th><td>    {<var>755</var>, <var>361</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8227">8227</th><td>    <i>// Mips::DVPE - 136</i></td></tr>
<tr><th id="8228">8228</th><td>    {<var>764</var>, <var>364</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8229">8229</th><td>    <i>// Mips::EI - 137</i></td></tr>
<tr><th id="8230">8230</th><td>    {<var>769</var>, <var>365</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8231">8231</th><td>    <i>// Mips::EI_MM - 138</i></td></tr>
<tr><th id="8232">8232</th><td>    {<var>769</var>, <var>366</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8233">8233</th><td>    <i>// Mips::EI_MMR6 - 139</i></td></tr>
<tr><th id="8234">8234</th><td>    {<var>769</var>, <var>367</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8235">8235</th><td>    <i>// Mips::EMT - 140</i></td></tr>
<tr><th id="8236">8236</th><td>    {<var>772</var>, <var>368</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8237">8237</th><td>    <i>// Mips::EVPE - 141</i></td></tr>
<tr><th id="8238">8238</th><td>    {<var>776</var>, <var>369</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8239">8239</th><td>    <i>// Mips::HYPCALL - 142</i></td></tr>
<tr><th id="8240">8240</th><td>    {<var>781</var>, <var>370</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8241">8241</th><td>    <i>// Mips::HYPCALL_MM - 143</i></td></tr>
<tr><th id="8242">8242</th><td>    {<var>781</var>, <var>371</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8243">8243</th><td>    <i>// Mips::JALR - 144</i></td></tr>
<tr><th id="8244">8244</th><td>    {<var>789</var>, <var>372</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8245">8245</th><td>    <i>// Mips::JALR64 - 145</i></td></tr>
<tr><th id="8246">8246</th><td>    {<var>789</var>, <var>374</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8247">8247</th><td>    <i>// Mips::JALRC_HB_MMR6 - 146</i></td></tr>
<tr><th id="8248">8248</th><td>    {<var>795</var>, <var>376</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8249">8249</th><td>    <i>// Mips::JALRC_MMR6 - 147</i></td></tr>
<tr><th id="8250">8250</th><td>    {<var>807</var>, <var>378</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8251">8251</th><td>    <i>// Mips::JALR_HB - 148</i></td></tr>
<tr><th id="8252">8252</th><td>    {<var>816</var>, <var>380</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8253">8253</th><td>    <i>// Mips::JALR_HB64 - 149</i></td></tr>
<tr><th id="8254">8254</th><td>    {<var>816</var>, <var>382</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8255">8255</th><td>    <i>// Mips::JIALC - 150</i></td></tr>
<tr><th id="8256">8256</th><td>    {<var>827</var>, <var>384</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8257">8257</th><td>    <i>// Mips::JIALC64 - 151</i></td></tr>
<tr><th id="8258">8258</th><td>    {<var>827</var>, <var>386</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8259">8259</th><td>    <i>// Mips::JIC - 152</i></td></tr>
<tr><th id="8260">8260</th><td>    {<var>836</var>, <var>388</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8261">8261</th><td>    <i>// Mips::JIC64 - 153</i></td></tr>
<tr><th id="8262">8262</th><td>    {<var>836</var>, <var>390</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8263">8263</th><td>    <i>// Mips::MOVE16_MM - 154</i></td></tr>
<tr><th id="8264">8264</th><td>    {<var>843</var>, <var>392</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8265">8265</th><td>    <i>// Mips::Move32R16 - 155</i></td></tr>
<tr><th id="8266">8266</th><td>    {<var>843</var>, <var>394</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8267">8267</th><td>    <i>// Mips::OR - 156</i></td></tr>
<tr><th id="8268">8268</th><td>    {<var>128</var>, <var>396</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8269">8269</th><td>    <i>// Mips::OR64 - 157</i></td></tr>
<tr><th id="8270">8270</th><td>    {<var>128</var>, <var>399</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8271">8271</th><td>    <i>// Mips::RDHWR - 158</i></td></tr>
<tr><th id="8272">8272</th><td>    {<var>847</var>, <var>402</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8273">8273</th><td>    <i>// Mips::RDHWR64 - 159</i></td></tr>
<tr><th id="8274">8274</th><td>    {<var>847</var>, <var>405</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8275">8275</th><td>    <i>// Mips::RDHWR_MM - 160</i></td></tr>
<tr><th id="8276">8276</th><td>    {<var>847</var>, <var>408</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8277">8277</th><td>    <i>// Mips::RDHWR_MMR6 - 161</i></td></tr>
<tr><th id="8278">8278</th><td>    {<var>847</var>, <var>411</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8279">8279</th><td>    <i>// Mips::SDBBP - 162</i></td></tr>
<tr><th id="8280">8280</th><td>    {<var>860</var>, <var>414</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8281">8281</th><td>    <i>// Mips::SDBBP_MMR6 - 163</i></td></tr>
<tr><th id="8282">8282</th><td>    {<var>860</var>, <var>415</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8283">8283</th><td>    <i>// Mips::SDBBP_R6 - 164</i></td></tr>
<tr><th id="8284">8284</th><td>    {<var>860</var>, <var>416</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8285">8285</th><td>    <i>// Mips::SIGRIE - 165</i></td></tr>
<tr><th id="8286">8286</th><td>    {<var>866</var>, <var>417</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8287">8287</th><td>    <i>// Mips::SIGRIE_MMR6 - 166</i></td></tr>
<tr><th id="8288">8288</th><td>    {<var>866</var>, <var>418</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8289">8289</th><td>    <i>// Mips::SLL - 167</i></td></tr>
<tr><th id="8290">8290</th><td>    {<var>843</var>, <var>419</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8291">8291</th><td>    <i>// Mips::SLL_MM - 168</i></td></tr>
<tr><th id="8292">8292</th><td>    {<var>843</var>, <var>422</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8293">8293</th><td>    <i>// Mips::SLL_MMR6 - 169</i></td></tr>
<tr><th id="8294">8294</th><td>    {<var>843</var>, <var>425</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8295">8295</th><td>    <i>// Mips::SUB - 170</i></td></tr>
<tr><th id="8296">8296</th><td>    {<var>873</var>, <var>428</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8297">8297</th><td>    {<var>884</var>, <var>431</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8298">8298</th><td>    <i>// Mips::SUBU_MMR6 - 172</i></td></tr>
<tr><th id="8299">8299</th><td>    {<var>891</var>, <var>434</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8300">8300</th><td>    {<var>903</var>, <var>437</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8301">8301</th><td>    <i>// Mips::SUB_MM - 174</i></td></tr>
<tr><th id="8302">8302</th><td>    {<var>873</var>, <var>440</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8303">8303</th><td>    {<var>884</var>, <var>443</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8304">8304</th><td>    <i>// Mips::SUB_MMR6 - 176</i></td></tr>
<tr><th id="8305">8305</th><td>    {<var>873</var>, <var>446</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8306">8306</th><td>    {<var>884</var>, <var>449</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8307">8307</th><td>    <i>// Mips::SUBu - 178</i></td></tr>
<tr><th id="8308">8308</th><td>    {<var>891</var>, <var>452</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8309">8309</th><td>    {<var>903</var>, <var>455</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8310">8310</th><td>    <i>// Mips::SUBu_MM - 180</i></td></tr>
<tr><th id="8311">8311</th><td>    {<var>891</var>, <var>458</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8312">8312</th><td>    {<var>903</var>, <var>461</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8313">8313</th><td>    <i>// Mips::SWSP_MM - 182</i></td></tr>
<tr><th id="8314">8314</th><td>    {<var>911</var>, <var>464</var>, <var>3</var>, <var>1</var> },</td></tr>
<tr><th id="8315">8315</th><td>    <i>// Mips::SYNC - 183</i></td></tr>
<tr><th id="8316">8316</th><td>    {<var>923</var>, <var>465</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8317">8317</th><td>    <i>// Mips::SYNC_MM - 184</i></td></tr>
<tr><th id="8318">8318</th><td>    {<var>923</var>, <var>466</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8319">8319</th><td>    <i>// Mips::SYNC_MMR6 - 185</i></td></tr>
<tr><th id="8320">8320</th><td>    {<var>923</var>, <var>467</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8321">8321</th><td>    <i>// Mips::SYSCALL - 186</i></td></tr>
<tr><th id="8322">8322</th><td>    {<var>928</var>, <var>468</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8323">8323</th><td>    <i>// Mips::SYSCALL_MM - 187</i></td></tr>
<tr><th id="8324">8324</th><td>    {<var>928</var>, <var>469</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8325">8325</th><td>    <i>// Mips::TEQ - 188</i></td></tr>
<tr><th id="8326">8326</th><td>    {<var>936</var>, <var>470</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8327">8327</th><td>    <i>// Mips::TEQ_MM - 189</i></td></tr>
<tr><th id="8328">8328</th><td>    {<var>936</var>, <var>473</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8329">8329</th><td>    <i>// Mips::TGE - 190</i></td></tr>
<tr><th id="8330">8330</th><td>    {<var>947</var>, <var>476</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8331">8331</th><td>    <i>// Mips::TGEU - 191</i></td></tr>
<tr><th id="8332">8332</th><td>    {<var>958</var>, <var>479</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8333">8333</th><td>    <i>// Mips::TGEU_MM - 192</i></td></tr>
<tr><th id="8334">8334</th><td>    {<var>958</var>, <var>482</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8335">8335</th><td>    <i>// Mips::TGE_MM - 193</i></td></tr>
<tr><th id="8336">8336</th><td>    {<var>947</var>, <var>485</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8337">8337</th><td>    <i>// Mips::TLT - 194</i></td></tr>
<tr><th id="8338">8338</th><td>    {<var>970</var>, <var>488</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8339">8339</th><td>    <i>// Mips::TLTU - 195</i></td></tr>
<tr><th id="8340">8340</th><td>    {<var>981</var>, <var>491</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8341">8341</th><td>    <i>// Mips::TLTU_MM - 196</i></td></tr>
<tr><th id="8342">8342</th><td>    {<var>981</var>, <var>494</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8343">8343</th><td>    <i>// Mips::TLT_MM - 197</i></td></tr>
<tr><th id="8344">8344</th><td>    {<var>970</var>, <var>497</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8345">8345</th><td>    <i>// Mips::TNE - 198</i></td></tr>
<tr><th id="8346">8346</th><td>    {<var>993</var>, <var>500</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8347">8347</th><td>    <i>// Mips::TNE_MM - 199</i></td></tr>
<tr><th id="8348">8348</th><td>    {<var>993</var>, <var>503</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="8349">8349</th><td>    <i>// Mips::WAIT_MM - 200</i></td></tr>
<tr><th id="8350">8350</th><td>    {<var>1004</var>, <var>506</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="8351">8351</th><td>    <i>// Mips::WRDSP - 201</i></td></tr>
<tr><th id="8352">8352</th><td>    {<var>1009</var>, <var>507</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8353">8353</th><td>    <i>// Mips::WRDSP_MM - 202</i></td></tr>
<tr><th id="8354">8354</th><td>    {<var>1009</var>, <var>509</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8355">8355</th><td>    <i>// Mips::YIELD - 203</i></td></tr>
<tr><th id="8356">8356</th><td>    {<var>1018</var>, <var>511</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="8357">8357</th><td>  };</td></tr>
<tr><th id="8358">8358</th><td></td></tr>
<tr><th id="8359">8359</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a> <dfn class="local col2 decl" id="172Conds" title='Conds' data-type='const llvm::AliasPatternCond [513]' data-ref="172Conds" data-ref-filename="172Conds">Conds</dfn>[] = {</td></tr>
<tr><th id="8360">8360</th><td>    <i>// (MFTACX GPR32Opnd:$rt, AC0) - 0</i></td></tr>
<tr><th id="8361">8361</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8362">8362</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AC0" title='llvm::Mips::AC0' data-ref="llvm::Mips::AC0" data-ref-filename="llvm..Mips..AC0">AC0</a>},</td></tr>
<tr><th id="8363">8363</th><td>    <i>// (MFTC0 GPR32Opnd:$rd, COP0Opnd:$rt, 0) - 2</i></td></tr>
<tr><th id="8364">8364</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8365">8365</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::COP0RegClassID" title='llvm::Mips::COP0RegClassID' data-ref="llvm::Mips::COP0RegClassID" data-ref-filename="llvm..Mips..COP0RegClassID">COP0RegClassID</a>},</td></tr>
<tr><th id="8366">8366</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8367">8367</th><td>    <i>// (MFTHI GPR32Opnd:$rt, AC0) - 5</i></td></tr>
<tr><th id="8368">8368</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8369">8369</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AC0" title='llvm::Mips::AC0' data-ref="llvm::Mips::AC0" data-ref-filename="llvm..Mips..AC0">AC0</a>},</td></tr>
<tr><th id="8370">8370</th><td>    <i>// (MFTLO GPR32Opnd:$rt, AC0) - 7</i></td></tr>
<tr><th id="8371">8371</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8372">8372</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AC0" title='llvm::Mips::AC0' data-ref="llvm::Mips::AC0" data-ref-filename="llvm..Mips..AC0">AC0</a>},</td></tr>
<tr><th id="8373">8373</th><td>    <i>// (MTTACX AC0, GPR32Opnd:$rt) - 9</i></td></tr>
<tr><th id="8374">8374</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AC0" title='llvm::Mips::AC0' data-ref="llvm::Mips::AC0" data-ref-filename="llvm..Mips..AC0">AC0</a>},</td></tr>
<tr><th id="8375">8375</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8376">8376</th><td>    <i>// (MTTC0 COP0Opnd:$rt, GPR32Opnd:$rd, 0) - 11</i></td></tr>
<tr><th id="8377">8377</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::COP0RegClassID" title='llvm::Mips::COP0RegClassID' data-ref="llvm::Mips::COP0RegClassID" data-ref-filename="llvm..Mips..COP0RegClassID">COP0RegClassID</a>},</td></tr>
<tr><th id="8378">8378</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8379">8379</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8380">8380</th><td>    <i>// (MTTHI AC0, GPR32Opnd:$rt) - 14</i></td></tr>
<tr><th id="8381">8381</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AC0" title='llvm::Mips::AC0' data-ref="llvm::Mips::AC0" data-ref-filename="llvm..Mips..AC0">AC0</a>},</td></tr>
<tr><th id="8382">8382</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8383">8383</th><td>    <i>// (MTTLO AC0, GPR32Opnd:$rt) - 16</i></td></tr>
<tr><th id="8384">8384</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AC0" title='llvm::Mips::AC0' data-ref="llvm::Mips::AC0" data-ref-filename="llvm..Mips..AC0">AC0</a>},</td></tr>
<tr><th id="8385">8385</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8386">8386</th><td>    <i>// (NORImm GPR32Opnd:$rs, GPR32Opnd:$rs, simm32_relaxed:$imm) - 18</i></td></tr>
<tr><th id="8387">8387</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8388">8388</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8389">8389</th><td>    <i>// (NORImm64 GPR64Opnd:$rs, GPR64Opnd:$rs, imm64:$imm) - 20</i></td></tr>
<tr><th id="8390">8390</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8391">8391</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8392">8392</th><td>    <i>// (SLTImm64 GPR64Opnd:$rs, GPR64Opnd:$rs, imm64:$imm) - 22</i></td></tr>
<tr><th id="8393">8393</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8394">8394</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8395">8395</th><td>    <i>// (SLTUImm64 GPR64Opnd:$rs, GPR64Opnd:$rs, imm64:$imm) - 24</i></td></tr>
<tr><th id="8396">8396</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8397">8397</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8398">8398</th><td>    <i>// (ADDIUPC GPR32Opnd:$rd, simm19_lsl2:$imm) - 26</i></td></tr>
<tr><th id="8399">8399</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8400">8400</th><td>    <i>// (ADDIUPC_MMR6 GPR32Opnd:$rd, simm19_lsl2:$imm) - 27</i></td></tr>
<tr><th id="8401">8401</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8402">8402</th><td>    <i>// (ADDu GPR32Opnd:$dst, GPR32Opnd:$src, ZERO) - 28</i></td></tr>
<tr><th id="8403">8403</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8404">8404</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8405">8405</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8406">8406</th><td>    <i>// (BC1F FCC0, brtarget:$offset) - 31</i></td></tr>
<tr><th id="8407">8407</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8408">8408</th><td>    <i>// (BC1FL FCC0, brtarget:$offset) - 32</i></td></tr>
<tr><th id="8409">8409</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8410">8410</th><td>    <i>// (BC1F_MM FCC0, brtarget:$offset) - 33</i></td></tr>
<tr><th id="8411">8411</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8412">8412</th><td>    <i>// (BC1T FCC0, brtarget:$offset) - 34</i></td></tr>
<tr><th id="8413">8413</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8414">8414</th><td>    <i>// (BC1TL FCC0, brtarget:$offset) - 35</i></td></tr>
<tr><th id="8415">8415</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8416">8416</th><td>    <i>// (BC1T_MM FCC0, brtarget:$offset) - 36</i></td></tr>
<tr><th id="8417">8417</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8418">8418</th><td>    <i>// (BEQL GPR32Opnd:$rs, ZERO, brtarget:$offset) - 37</i></td></tr>
<tr><th id="8419">8419</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8420">8420</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8421">8421</th><td>    <i>// (BGEZAL ZERO, brtarget:$offset) - 39</i></td></tr>
<tr><th id="8422">8422</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8423">8423</th><td>    <i>// (BGEZAL_MM ZERO, brtarget_mm:$offset) - 40</i></td></tr>
<tr><th id="8424">8424</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8425">8425</th><td>    <i>// (BNEL GPR32Opnd:$rs, ZERO, brtarget:$offset) - 41</i></td></tr>
<tr><th id="8426">8426</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8427">8427</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8428">8428</th><td>    <i>// (BREAK 0, 0) - 43</i></td></tr>
<tr><th id="8429">8429</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8430">8430</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8431">8431</th><td>    <i>// (BREAK uimm10:$imm, 0) - 45</i></td></tr>
<tr><th id="8432">8432</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Ignore" title='llvm::AliasPatternCond::K_Ignore' data-ref="llvm::AliasPatternCond::K_Ignore" data-ref-filename="llvm..AliasPatternCond..K_Ignore">K_Ignore</a>, <var>0</var>},</td></tr>
<tr><th id="8433">8433</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8434">8434</th><td>    <i>// (BREAK_MM 0, 0) - 47</i></td></tr>
<tr><th id="8435">8435</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8436">8436</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8437">8437</th><td>    <i>// (BREAK_MM uimm10:$imm, 0) - 49</i></td></tr>
<tr><th id="8438">8438</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Ignore" title='llvm::AliasPatternCond::K_Ignore' data-ref="llvm::AliasPatternCond::K_Ignore" data-ref-filename="llvm..AliasPatternCond..K_Ignore">K_Ignore</a>, <var>0</var>},</td></tr>
<tr><th id="8439">8439</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8440">8440</th><td>    <i>// (C_EQ_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 51</i></td></tr>
<tr><th id="8441">8441</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8442">8442</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8443">8443</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8444">8444</th><td>    <i>// (C_EQ_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 54</i></td></tr>
<tr><th id="8445">8445</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8446">8446</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8447">8447</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8448">8448</th><td>    <i>// (C_EQ_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 57</i></td></tr>
<tr><th id="8449">8449</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8450">8450</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8451">8451</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8452">8452</th><td>    <i>// (C_EQ_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 60</i></td></tr>
<tr><th id="8453">8453</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8454">8454</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8455">8455</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8456">8456</th><td>    <i>// (C_EQ_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 63</i></td></tr>
<tr><th id="8457">8457</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8458">8458</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8459">8459</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8460">8460</th><td>    <i>// (C_EQ_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 66</i></td></tr>
<tr><th id="8461">8461</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8462">8462</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8463">8463</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8464">8464</th><td>    <i>// (C_F_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 69</i></td></tr>
<tr><th id="8465">8465</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8466">8466</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8467">8467</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8468">8468</th><td>    <i>// (C_F_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 72</i></td></tr>
<tr><th id="8469">8469</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8470">8470</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8471">8471</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8472">8472</th><td>    <i>// (C_F_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 75</i></td></tr>
<tr><th id="8473">8473</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8474">8474</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8475">8475</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8476">8476</th><td>    <i>// (C_F_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 78</i></td></tr>
<tr><th id="8477">8477</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8478">8478</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8479">8479</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8480">8480</th><td>    <i>// (C_F_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 81</i></td></tr>
<tr><th id="8481">8481</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8482">8482</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8483">8483</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8484">8484</th><td>    <i>// (C_F_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 84</i></td></tr>
<tr><th id="8485">8485</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8486">8486</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8487">8487</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8488">8488</th><td>    <i>// (C_LE_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 87</i></td></tr>
<tr><th id="8489">8489</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8490">8490</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8491">8491</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8492">8492</th><td>    <i>// (C_LE_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 90</i></td></tr>
<tr><th id="8493">8493</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8494">8494</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8495">8495</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8496">8496</th><td>    <i>// (C_LE_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 93</i></td></tr>
<tr><th id="8497">8497</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8498">8498</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8499">8499</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8500">8500</th><td>    <i>// (C_LE_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 96</i></td></tr>
<tr><th id="8501">8501</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8502">8502</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8503">8503</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8504">8504</th><td>    <i>// (C_LE_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 99</i></td></tr>
<tr><th id="8505">8505</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8506">8506</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8507">8507</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8508">8508</th><td>    <i>// (C_LE_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 102</i></td></tr>
<tr><th id="8509">8509</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8510">8510</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8511">8511</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8512">8512</th><td>    <i>// (C_LT_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 105</i></td></tr>
<tr><th id="8513">8513</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8514">8514</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8515">8515</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8516">8516</th><td>    <i>// (C_LT_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 108</i></td></tr>
<tr><th id="8517">8517</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8518">8518</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8519">8519</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8520">8520</th><td>    <i>// (C_LT_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 111</i></td></tr>
<tr><th id="8521">8521</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8522">8522</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8523">8523</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8524">8524</th><td>    <i>// (C_LT_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 114</i></td></tr>
<tr><th id="8525">8525</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8526">8526</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8527">8527</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8528">8528</th><td>    <i>// (C_LT_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 117</i></td></tr>
<tr><th id="8529">8529</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8530">8530</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8531">8531</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8532">8532</th><td>    <i>// (C_LT_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 120</i></td></tr>
<tr><th id="8533">8533</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8534">8534</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8535">8535</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8536">8536</th><td>    <i>// (C_NGE_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 123</i></td></tr>
<tr><th id="8537">8537</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8538">8538</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8539">8539</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8540">8540</th><td>    <i>// (C_NGE_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 126</i></td></tr>
<tr><th id="8541">8541</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8542">8542</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8543">8543</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8544">8544</th><td>    <i>// (C_NGE_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 129</i></td></tr>
<tr><th id="8545">8545</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8546">8546</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8547">8547</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8548">8548</th><td>    <i>// (C_NGE_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 132</i></td></tr>
<tr><th id="8549">8549</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8550">8550</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8551">8551</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8552">8552</th><td>    <i>// (C_NGE_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 135</i></td></tr>
<tr><th id="8553">8553</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8554">8554</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8555">8555</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8556">8556</th><td>    <i>// (C_NGE_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 138</i></td></tr>
<tr><th id="8557">8557</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8558">8558</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8559">8559</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8560">8560</th><td>    <i>// (C_NGLE_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 141</i></td></tr>
<tr><th id="8561">8561</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8562">8562</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8563">8563</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8564">8564</th><td>    <i>// (C_NGLE_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 144</i></td></tr>
<tr><th id="8565">8565</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8566">8566</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8567">8567</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8568">8568</th><td>    <i>// (C_NGLE_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 147</i></td></tr>
<tr><th id="8569">8569</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8570">8570</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8571">8571</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8572">8572</th><td>    <i>// (C_NGLE_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 150</i></td></tr>
<tr><th id="8573">8573</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8574">8574</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8575">8575</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8576">8576</th><td>    <i>// (C_NGLE_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 153</i></td></tr>
<tr><th id="8577">8577</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8578">8578</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8579">8579</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8580">8580</th><td>    <i>// (C_NGLE_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 156</i></td></tr>
<tr><th id="8581">8581</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8582">8582</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8583">8583</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8584">8584</th><td>    <i>// (C_NGL_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 159</i></td></tr>
<tr><th id="8585">8585</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8586">8586</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8587">8587</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8588">8588</th><td>    <i>// (C_NGL_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 162</i></td></tr>
<tr><th id="8589">8589</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8590">8590</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8591">8591</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8592">8592</th><td>    <i>// (C_NGL_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 165</i></td></tr>
<tr><th id="8593">8593</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8594">8594</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8595">8595</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8596">8596</th><td>    <i>// (C_NGL_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 168</i></td></tr>
<tr><th id="8597">8597</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8598">8598</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8599">8599</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8600">8600</th><td>    <i>// (C_NGL_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 171</i></td></tr>
<tr><th id="8601">8601</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8602">8602</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8603">8603</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8604">8604</th><td>    <i>// (C_NGL_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 174</i></td></tr>
<tr><th id="8605">8605</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8606">8606</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8607">8607</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8608">8608</th><td>    <i>// (C_NGT_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 177</i></td></tr>
<tr><th id="8609">8609</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8610">8610</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8611">8611</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8612">8612</th><td>    <i>// (C_NGT_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 180</i></td></tr>
<tr><th id="8613">8613</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8614">8614</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8615">8615</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8616">8616</th><td>    <i>// (C_NGT_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 183</i></td></tr>
<tr><th id="8617">8617</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8618">8618</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8619">8619</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8620">8620</th><td>    <i>// (C_NGT_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 186</i></td></tr>
<tr><th id="8621">8621</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8622">8622</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8623">8623</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8624">8624</th><td>    <i>// (C_NGT_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 189</i></td></tr>
<tr><th id="8625">8625</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8626">8626</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8627">8627</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8628">8628</th><td>    <i>// (C_NGT_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 192</i></td></tr>
<tr><th id="8629">8629</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8630">8630</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8631">8631</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8632">8632</th><td>    <i>// (C_OLE_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 195</i></td></tr>
<tr><th id="8633">8633</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8634">8634</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8635">8635</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8636">8636</th><td>    <i>// (C_OLE_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 198</i></td></tr>
<tr><th id="8637">8637</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8638">8638</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8639">8639</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8640">8640</th><td>    <i>// (C_OLE_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 201</i></td></tr>
<tr><th id="8641">8641</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8642">8642</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8643">8643</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8644">8644</th><td>    <i>// (C_OLE_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 204</i></td></tr>
<tr><th id="8645">8645</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8646">8646</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8647">8647</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8648">8648</th><td>    <i>// (C_OLE_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 207</i></td></tr>
<tr><th id="8649">8649</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8650">8650</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8651">8651</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8652">8652</th><td>    <i>// (C_OLE_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 210</i></td></tr>
<tr><th id="8653">8653</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8654">8654</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8655">8655</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8656">8656</th><td>    <i>// (C_OLT_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 213</i></td></tr>
<tr><th id="8657">8657</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8658">8658</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8659">8659</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8660">8660</th><td>    <i>// (C_OLT_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 216</i></td></tr>
<tr><th id="8661">8661</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8662">8662</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8663">8663</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8664">8664</th><td>    <i>// (C_OLT_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 219</i></td></tr>
<tr><th id="8665">8665</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8666">8666</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8667">8667</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8668">8668</th><td>    <i>// (C_OLT_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 222</i></td></tr>
<tr><th id="8669">8669</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8670">8670</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8671">8671</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8672">8672</th><td>    <i>// (C_OLT_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 225</i></td></tr>
<tr><th id="8673">8673</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8674">8674</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8675">8675</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8676">8676</th><td>    <i>// (C_OLT_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 228</i></td></tr>
<tr><th id="8677">8677</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8678">8678</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8679">8679</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8680">8680</th><td>    <i>// (C_SEQ_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 231</i></td></tr>
<tr><th id="8681">8681</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8682">8682</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8683">8683</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8684">8684</th><td>    <i>// (C_SEQ_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 234</i></td></tr>
<tr><th id="8685">8685</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8686">8686</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8687">8687</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8688">8688</th><td>    <i>// (C_SEQ_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 237</i></td></tr>
<tr><th id="8689">8689</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8690">8690</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8691">8691</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8692">8692</th><td>    <i>// (C_SEQ_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 240</i></td></tr>
<tr><th id="8693">8693</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8694">8694</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8695">8695</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8696">8696</th><td>    <i>// (C_SEQ_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 243</i></td></tr>
<tr><th id="8697">8697</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8698">8698</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8699">8699</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8700">8700</th><td>    <i>// (C_SEQ_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 246</i></td></tr>
<tr><th id="8701">8701</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8702">8702</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8703">8703</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8704">8704</th><td>    <i>// (C_SF_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 249</i></td></tr>
<tr><th id="8705">8705</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8706">8706</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8707">8707</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8708">8708</th><td>    <i>// (C_SF_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 252</i></td></tr>
<tr><th id="8709">8709</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8710">8710</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8711">8711</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8712">8712</th><td>    <i>// (C_SF_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 255</i></td></tr>
<tr><th id="8713">8713</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8714">8714</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8715">8715</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8716">8716</th><td>    <i>// (C_SF_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 258</i></td></tr>
<tr><th id="8717">8717</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8718">8718</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8719">8719</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8720">8720</th><td>    <i>// (C_SF_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 261</i></td></tr>
<tr><th id="8721">8721</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8722">8722</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8723">8723</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8724">8724</th><td>    <i>// (C_SF_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 264</i></td></tr>
<tr><th id="8725">8725</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8726">8726</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8727">8727</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8728">8728</th><td>    <i>// (C_UEQ_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 267</i></td></tr>
<tr><th id="8729">8729</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8730">8730</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8731">8731</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8732">8732</th><td>    <i>// (C_UEQ_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 270</i></td></tr>
<tr><th id="8733">8733</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8734">8734</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8735">8735</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8736">8736</th><td>    <i>// (C_UEQ_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 273</i></td></tr>
<tr><th id="8737">8737</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8738">8738</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8739">8739</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8740">8740</th><td>    <i>// (C_UEQ_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 276</i></td></tr>
<tr><th id="8741">8741</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8742">8742</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8743">8743</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8744">8744</th><td>    <i>// (C_UEQ_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 279</i></td></tr>
<tr><th id="8745">8745</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8746">8746</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8747">8747</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8748">8748</th><td>    <i>// (C_UEQ_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 282</i></td></tr>
<tr><th id="8749">8749</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8750">8750</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8751">8751</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8752">8752</th><td>    <i>// (C_ULE_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 285</i></td></tr>
<tr><th id="8753">8753</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8754">8754</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8755">8755</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8756">8756</th><td>    <i>// (C_ULE_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 288</i></td></tr>
<tr><th id="8757">8757</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8758">8758</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8759">8759</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8760">8760</th><td>    <i>// (C_ULE_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 291</i></td></tr>
<tr><th id="8761">8761</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8762">8762</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8763">8763</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8764">8764</th><td>    <i>// (C_ULE_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 294</i></td></tr>
<tr><th id="8765">8765</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8766">8766</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8767">8767</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8768">8768</th><td>    <i>// (C_ULE_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 297</i></td></tr>
<tr><th id="8769">8769</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8770">8770</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8771">8771</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8772">8772</th><td>    <i>// (C_ULE_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 300</i></td></tr>
<tr><th id="8773">8773</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8774">8774</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8775">8775</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8776">8776</th><td>    <i>// (C_ULT_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 303</i></td></tr>
<tr><th id="8777">8777</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8778">8778</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8779">8779</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8780">8780</th><td>    <i>// (C_ULT_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 306</i></td></tr>
<tr><th id="8781">8781</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8782">8782</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8783">8783</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8784">8784</th><td>    <i>// (C_ULT_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 309</i></td></tr>
<tr><th id="8785">8785</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8786">8786</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8787">8787</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8788">8788</th><td>    <i>// (C_ULT_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 312</i></td></tr>
<tr><th id="8789">8789</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8790">8790</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8791">8791</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8792">8792</th><td>    <i>// (C_ULT_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 315</i></td></tr>
<tr><th id="8793">8793</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8794">8794</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8795">8795</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8796">8796</th><td>    <i>// (C_ULT_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 318</i></td></tr>
<tr><th id="8797">8797</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8798">8798</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8799">8799</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8800">8800</th><td>    <i>// (C_UN_D32 FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 321</i></td></tr>
<tr><th id="8801">8801</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8802">8802</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8803">8803</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8804">8804</th><td>    <i>// (C_UN_D32_MM FCC0, AFGR64Opnd:$fs, AFGR64Opnd:$ft) - 324</i></td></tr>
<tr><th id="8805">8805</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8806">8806</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8807">8807</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>},</td></tr>
<tr><th id="8808">8808</th><td>    <i>// (C_UN_D64 FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 327</i></td></tr>
<tr><th id="8809">8809</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8810">8810</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8811">8811</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8812">8812</th><td>    <i>// (C_UN_D64_MM FCC0, FGR64Opnd:$fs, FGR64Opnd:$ft) - 330</i></td></tr>
<tr><th id="8813">8813</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8814">8814</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8815">8815</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>},</td></tr>
<tr><th id="8816">8816</th><td>    <i>// (C_UN_S FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 333</i></td></tr>
<tr><th id="8817">8817</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8818">8818</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8819">8819</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8820">8820</th><td>    <i>// (C_UN_S_MM FCC0, FGR32Opnd:$fs, FGR32Opnd:$ft) - 336</i></td></tr>
<tr><th id="8821">8821</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</a>},</td></tr>
<tr><th id="8822">8822</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8823">8823</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>},</td></tr>
<tr><th id="8824">8824</th><td>    <i>// (DADDu GPR64Opnd:$dst, GPR64Opnd:$src, ZERO_64) - 339</i></td></tr>
<tr><th id="8825">8825</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8826">8826</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8827">8827</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>},</td></tr>
<tr><th id="8828">8828</th><td>    <i>// (DI ZERO) - 342</i></td></tr>
<tr><th id="8829">8829</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8830">8830</th><td>    <i>// (DIV GPR32Opnd:$rs, GPR32Opnd:$rs, GPR32Opnd:$rt) - 343</i></td></tr>
<tr><th id="8831">8831</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8832">8832</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8833">8833</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8834">8834</th><td>    <i>// (DIVU GPR32Opnd:$rs, GPR32Opnd:$rs, GPR32Opnd:$rt) - 346</i></td></tr>
<tr><th id="8835">8835</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8836">8836</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8837">8837</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8838">8838</th><td>    <i>// (DI_MM ZERO) - 349</i></td></tr>
<tr><th id="8839">8839</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8840">8840</th><td>    <i>// (DI_MMR6 ZERO) - 350</i></td></tr>
<tr><th id="8841">8841</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8842">8842</th><td>    <i>// (DMT ZERO) - 351</i></td></tr>
<tr><th id="8843">8843</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8844">8844</th><td>    <i>// (DSUB GPR64Opnd:$rt, ZERO_64, GPR64Opnd:$rs) - 352</i></td></tr>
<tr><th id="8845">8845</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8846">8846</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>},</td></tr>
<tr><th id="8847">8847</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8848">8848</th><td>    <i>// (DSUB GPR64Opnd:$rt, ZERO_64, GPR64Opnd:$rt) - 355</i></td></tr>
<tr><th id="8849">8849</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8850">8850</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>},</td></tr>
<tr><th id="8851">8851</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8852">8852</th><td>    <i>// (DSUBu GPR64Opnd:$rt, ZERO_64, GPR64Opnd:$rs) - 358</i></td></tr>
<tr><th id="8853">8853</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8854">8854</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>},</td></tr>
<tr><th id="8855">8855</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8856">8856</th><td>    <i>// (DSUBu GPR64Opnd:$rt, ZERO_64, GPR64Opnd:$rt) - 361</i></td></tr>
<tr><th id="8857">8857</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8858">8858</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>},</td></tr>
<tr><th id="8859">8859</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8860">8860</th><td>    <i>// (DVPE ZERO) - 364</i></td></tr>
<tr><th id="8861">8861</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8862">8862</th><td>    <i>// (EI ZERO) - 365</i></td></tr>
<tr><th id="8863">8863</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8864">8864</th><td>    <i>// (EI_MM ZERO) - 366</i></td></tr>
<tr><th id="8865">8865</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8866">8866</th><td>    <i>// (EI_MMR6 ZERO) - 367</i></td></tr>
<tr><th id="8867">8867</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8868">8868</th><td>    <i>// (EMT ZERO) - 368</i></td></tr>
<tr><th id="8869">8869</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8870">8870</th><td>    <i>// (EVPE ZERO) - 369</i></td></tr>
<tr><th id="8871">8871</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8872">8872</th><td>    <i>// (HYPCALL 0) - 370</i></td></tr>
<tr><th id="8873">8873</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8874">8874</th><td>    <i>// (HYPCALL_MM 0) - 371</i></td></tr>
<tr><th id="8875">8875</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8876">8876</th><td>    <i>// (JALR ZERO, GPR32Opnd:$rs) - 372</i></td></tr>
<tr><th id="8877">8877</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8878">8878</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8879">8879</th><td>    <i>// (JALR64 ZERO_64, GPR64Opnd:$rs) - 374</i></td></tr>
<tr><th id="8880">8880</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>},</td></tr>
<tr><th id="8881">8881</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8882">8882</th><td>    <i>// (JALRC_HB_MMR6 RA, GPR32Opnd:$rs) - 376</i></td></tr>
<tr><th id="8883">8883</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::RA" title='llvm::Mips::RA' data-ref="llvm::Mips::RA" data-ref-filename="llvm..Mips..RA">RA</a>},</td></tr>
<tr><th id="8884">8884</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8885">8885</th><td>    <i>// (JALRC_MMR6 RA, GPR32Opnd:$rs) - 378</i></td></tr>
<tr><th id="8886">8886</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::RA" title='llvm::Mips::RA' data-ref="llvm::Mips::RA" data-ref-filename="llvm..Mips..RA">RA</a>},</td></tr>
<tr><th id="8887">8887</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8888">8888</th><td>    <i>// (JALR_HB RA, GPR32Opnd:$rs) - 380</i></td></tr>
<tr><th id="8889">8889</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::RA" title='llvm::Mips::RA' data-ref="llvm::Mips::RA" data-ref-filename="llvm..Mips..RA">RA</a>},</td></tr>
<tr><th id="8890">8890</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8891">8891</th><td>    <i>// (JALR_HB64 RA_64, GPR64Opnd:$rs) - 382</i></td></tr>
<tr><th id="8892">8892</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::RA_64" title='llvm::Mips::RA_64' data-ref="llvm::Mips::RA_64" data-ref-filename="llvm..Mips..RA_64">RA_64</a>},</td></tr>
<tr><th id="8893">8893</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8894">8894</th><td>    <i>// (JIALC GPR32Opnd:$rs, 0) - 384</i></td></tr>
<tr><th id="8895">8895</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8896">8896</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8897">8897</th><td>    <i>// (JIALC64 GPR64Opnd:$rs, 0) - 386</i></td></tr>
<tr><th id="8898">8898</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8899">8899</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8900">8900</th><td>    <i>// (JIC GPR32Opnd:$rs, 0) - 388</i></td></tr>
<tr><th id="8901">8901</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8902">8902</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8903">8903</th><td>    <i>// (JIC64 GPR64Opnd:$rs, 0) - 390</i></td></tr>
<tr><th id="8904">8904</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8905">8905</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8906">8906</th><td>    <i>// (MOVE16_MM ZERO, ZERO) - 392</i></td></tr>
<tr><th id="8907">8907</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8908">8908</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8909">8909</th><td>    <i>// (Move32R16 ZERO, S0) - 394</i></td></tr>
<tr><th id="8910">8910</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8911">8911</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::S0" title='llvm::Mips::S0' data-ref="llvm::Mips::S0" data-ref-filename="llvm..Mips..S0">S0</a>},</td></tr>
<tr><th id="8912">8912</th><td>    <i>// (OR GPR32Opnd:$dst, GPR32Opnd:$src, ZERO) - 396</i></td></tr>
<tr><th id="8913">8913</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8914">8914</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8915">8915</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8916">8916</th><td>    <i>// (OR64 GPR64Opnd:$dst, GPR64Opnd:$src, ZERO_64) - 399</i></td></tr>
<tr><th id="8917">8917</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8918">8918</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8919">8919</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>},</td></tr>
<tr><th id="8920">8920</th><td>    <i>// (RDHWR GPR32Opnd:$rt, HWRegsOpnd:$rs, 0) - 402</i></td></tr>
<tr><th id="8921">8921</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8922">8922</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::HWRegsRegClassID" title='llvm::Mips::HWRegsRegClassID' data-ref="llvm::Mips::HWRegsRegClassID" data-ref-filename="llvm..Mips..HWRegsRegClassID">HWRegsRegClassID</a>},</td></tr>
<tr><th id="8923">8923</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8924">8924</th><td>    <i>// (RDHWR64 GPR64Opnd:$rt, HWRegsOpnd:$rs, 0) - 405</i></td></tr>
<tr><th id="8925">8925</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</a>},</td></tr>
<tr><th id="8926">8926</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::HWRegsRegClassID" title='llvm::Mips::HWRegsRegClassID' data-ref="llvm::Mips::HWRegsRegClassID" data-ref-filename="llvm..Mips..HWRegsRegClassID">HWRegsRegClassID</a>},</td></tr>
<tr><th id="8927">8927</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8928">8928</th><td>    <i>// (RDHWR_MM GPR32Opnd:$rt, HWRegsOpnd:$rs, 0) - 408</i></td></tr>
<tr><th id="8929">8929</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8930">8930</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::HWRegsRegClassID" title='llvm::Mips::HWRegsRegClassID' data-ref="llvm::Mips::HWRegsRegClassID" data-ref-filename="llvm..Mips..HWRegsRegClassID">HWRegsRegClassID</a>},</td></tr>
<tr><th id="8931">8931</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8932">8932</th><td>    <i>// (RDHWR_MMR6 GPR32Opnd:$rt, HWRegsOpnd:$rs, 0) - 411</i></td></tr>
<tr><th id="8933">8933</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8934">8934</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::HWRegsRegClassID" title='llvm::Mips::HWRegsRegClassID' data-ref="llvm::Mips::HWRegsRegClassID" data-ref-filename="llvm..Mips..HWRegsRegClassID">HWRegsRegClassID</a>},</td></tr>
<tr><th id="8935">8935</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8936">8936</th><td>    <i>// (SDBBP 0) - 414</i></td></tr>
<tr><th id="8937">8937</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8938">8938</th><td>    <i>// (SDBBP_MMR6 0) - 415</i></td></tr>
<tr><th id="8939">8939</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8940">8940</th><td>    <i>// (SDBBP_R6 0) - 416</i></td></tr>
<tr><th id="8941">8941</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8942">8942</th><td>    <i>// (SIGRIE 0) - 417</i></td></tr>
<tr><th id="8943">8943</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8944">8944</th><td>    <i>// (SIGRIE_MMR6 0) - 418</i></td></tr>
<tr><th id="8945">8945</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8946">8946</th><td>    <i>// (SLL ZERO, ZERO, 0) - 419</i></td></tr>
<tr><th id="8947">8947</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8948">8948</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8949">8949</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8950">8950</th><td>    <i>// (SLL_MM ZERO, ZERO, 0) - 422</i></td></tr>
<tr><th id="8951">8951</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8952">8952</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8953">8953</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8954">8954</th><td>    <i>// (SLL_MMR6 ZERO, ZERO, 0) - 425</i></td></tr>
<tr><th id="8955">8955</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8956">8956</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8957">8957</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="8958">8958</th><td>    <i>// (SUB GPR32Opnd:$rt, ZERO, GPR32Opnd:$rs) - 428</i></td></tr>
<tr><th id="8959">8959</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8960">8960</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8961">8961</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8962">8962</th><td>    <i>// (SUB GPR32Opnd:$rt, ZERO, GPR32Opnd:$rt) - 431</i></td></tr>
<tr><th id="8963">8963</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8964">8964</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8965">8965</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8966">8966</th><td>    <i>// (SUBU_MMR6 GPR32Opnd:$rt, ZERO, GPR32Opnd:$rs) - 434</i></td></tr>
<tr><th id="8967">8967</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8968">8968</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8969">8969</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8970">8970</th><td>    <i>// (SUBU_MMR6 GPR32Opnd:$rt, ZERO, GPR32Opnd:$rt) - 437</i></td></tr>
<tr><th id="8971">8971</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8972">8972</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8973">8973</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8974">8974</th><td>    <i>// (SUB_MM GPR32Opnd:$rt, ZERO, GPR32Opnd:$rs) - 440</i></td></tr>
<tr><th id="8975">8975</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8976">8976</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8977">8977</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8978">8978</th><td>    <i>// (SUB_MM GPR32Opnd:$rt, ZERO, GPR32Opnd:$rt) - 443</i></td></tr>
<tr><th id="8979">8979</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8980">8980</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8981">8981</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8982">8982</th><td>    <i>// (SUB_MMR6 GPR32Opnd:$rt, ZERO, GPR32Opnd:$rs) - 446</i></td></tr>
<tr><th id="8983">8983</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8984">8984</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8985">8985</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8986">8986</th><td>    <i>// (SUB_MMR6 GPR32Opnd:$rt, ZERO, GPR32Opnd:$rt) - 449</i></td></tr>
<tr><th id="8987">8987</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8988">8988</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8989">8989</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8990">8990</th><td>    <i>// (SUBu GPR32Opnd:$rt, ZERO, GPR32Opnd:$rs) - 452</i></td></tr>
<tr><th id="8991">8991</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8992">8992</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8993">8993</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8994">8994</th><td>    <i>// (SUBu GPR32Opnd:$rt, ZERO, GPR32Opnd:$rt) - 455</i></td></tr>
<tr><th id="8995">8995</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="8996">8996</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="8997">8997</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="8998">8998</th><td>    <i>// (SUBu_MM GPR32Opnd:$rt, ZERO, GPR32Opnd:$rs) - 458</i></td></tr>
<tr><th id="8999">8999</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9000">9000</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="9001">9001</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9002">9002</th><td>    <i>// (SUBu_MM GPR32Opnd:$rt, ZERO, GPR32Opnd:$rt) - 461</i></td></tr>
<tr><th id="9003">9003</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9004">9004</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="9005">9005</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_TiedReg" title='llvm::AliasPatternCond::K_TiedReg' data-ref="llvm::AliasPatternCond::K_TiedReg" data-ref-filename="llvm..AliasPatternCond..K_TiedReg">K_TiedReg</a>, <var>0</var>},</td></tr>
<tr><th id="9006">9006</th><td>    <i>// (SWSP_MM GPR32Opnd:$rt, mem_mm_sp_imm5_lsl2:$offset) - 464</i></td></tr>
<tr><th id="9007">9007</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9008">9008</th><td>    <i>// (SYNC 0) - 465</i></td></tr>
<tr><th id="9009">9009</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9010">9010</th><td>    <i>// (SYNC_MM 0) - 466</i></td></tr>
<tr><th id="9011">9011</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9012">9012</th><td>    <i>// (SYNC_MMR6 0) - 467</i></td></tr>
<tr><th id="9013">9013</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9014">9014</th><td>    <i>// (SYSCALL 0) - 468</i></td></tr>
<tr><th id="9015">9015</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9016">9016</th><td>    <i>// (SYSCALL_MM 0) - 469</i></td></tr>
<tr><th id="9017">9017</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9018">9018</th><td>    <i>// (TEQ GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 470</i></td></tr>
<tr><th id="9019">9019</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9020">9020</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9021">9021</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9022">9022</th><td>    <i>// (TEQ_MM GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 473</i></td></tr>
<tr><th id="9023">9023</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9024">9024</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9025">9025</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9026">9026</th><td>    <i>// (TGE GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 476</i></td></tr>
<tr><th id="9027">9027</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9028">9028</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9029">9029</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9030">9030</th><td>    <i>// (TGEU GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 479</i></td></tr>
<tr><th id="9031">9031</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9032">9032</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9033">9033</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9034">9034</th><td>    <i>// (TGEU_MM GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 482</i></td></tr>
<tr><th id="9035">9035</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9036">9036</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9037">9037</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9038">9038</th><td>    <i>// (TGE_MM GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 485</i></td></tr>
<tr><th id="9039">9039</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9040">9040</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9041">9041</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9042">9042</th><td>    <i>// (TLT GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 488</i></td></tr>
<tr><th id="9043">9043</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9044">9044</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9045">9045</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9046">9046</th><td>    <i>// (TLTU GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 491</i></td></tr>
<tr><th id="9047">9047</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9048">9048</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9049">9049</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9050">9050</th><td>    <i>// (TLTU_MM GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 494</i></td></tr>
<tr><th id="9051">9051</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9052">9052</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9053">9053</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9054">9054</th><td>    <i>// (TLT_MM GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 497</i></td></tr>
<tr><th id="9055">9055</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9056">9056</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9057">9057</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9058">9058</th><td>    <i>// (TNE GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 500</i></td></tr>
<tr><th id="9059">9059</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9060">9060</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9061">9061</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9062">9062</th><td>    <i>// (TNE_MM GPR32Opnd:$rs, GPR32Opnd:$rt, 0) - 503</i></td></tr>
<tr><th id="9063">9063</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9064">9064</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9065">9065</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9066">9066</th><td>    <i>// (WAIT_MM 0) - 506</i></td></tr>
<tr><th id="9067">9067</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>0</var>)},</td></tr>
<tr><th id="9068">9068</th><td>    <i>// (WRDSP GPR32Opnd:$rt, 31) - 507</i></td></tr>
<tr><th id="9069">9069</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9070">9070</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>31</var>)},</td></tr>
<tr><th id="9071">9071</th><td>    <i>// (WRDSP_MM GPR32Opnd:$rt, 31) - 509</i></td></tr>
<tr><th id="9072">9072</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9073">9073</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Imm" title='llvm::AliasPatternCond::K_Imm' data-ref="llvm::AliasPatternCond::K_Imm" data-ref-filename="llvm..AliasPatternCond..K_Imm">K_Imm</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>(<var>31</var>)},</td></tr>
<tr><th id="9074">9074</th><td>    <i>// (YIELD ZERO, GPR32Opnd:$rs) - 511</i></td></tr>
<tr><th id="9075">9075</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_Reg" title='llvm::AliasPatternCond::K_Reg' data-ref="llvm::AliasPatternCond::K_Reg" data-ref-filename="llvm..AliasPatternCond..K_Reg">K_Reg</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>},</td></tr>
<tr><th id="9076">9076</th><td>    {<a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond" title='llvm::AliasPatternCond' data-ref="llvm::AliasPatternCond" data-ref-filename="llvm..AliasPatternCond">AliasPatternCond</a>::<a class="enum" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasPatternCond::K_RegClass" title='llvm::AliasPatternCond::K_RegClass' data-ref="llvm::AliasPatternCond::K_RegClass" data-ref-filename="llvm..AliasPatternCond..K_RegClass">K_RegClass</a>, <span class="namespace">Mips::</span><a class="enum" href="MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>},</td></tr>
<tr><th id="9077">9077</th><td>  };</td></tr>
<tr><th id="9078">9078</th><td></td></tr>
<tr><th id="9079">9079</th><td>  <em>static</em> <em>const</em> <em>char</em> <dfn class="local col3 decl" id="173AsmStrings" title='AsmStrings' data-type='const char [1028]' data-ref="173AsmStrings" data-ref-filename="173AsmStrings">AsmStrings</dfn>[] =</td></tr>
<tr><th id="9080">9080</th><td>    <i>/* 0 */</i> <q>"mftacx $\x01\0"</q></td></tr>
<tr><th id="9081">9081</th><td>    <i>/* 10 */</i> <q>"mftc0 $\x01, $\x02\0"</q></td></tr>
<tr><th id="9082">9082</th><td>    <i>/* 23 */</i> <q>"mfthi $\x01\0"</q></td></tr>
<tr><th id="9083">9083</th><td>    <i>/* 32 */</i> <q>"mftlo $\x01\0"</q></td></tr>
<tr><th id="9084">9084</th><td>    <i>/* 41 */</i> <q>"mttacx $\x02\0"</q></td></tr>
<tr><th id="9085">9085</th><td>    <i>/* 51 */</i> <q>"mttc0 $\x02, $\x01\0"</q></td></tr>
<tr><th id="9086">9086</th><td>    <i>/* 64 */</i> <q>"mtthi $\x02\0"</q></td></tr>
<tr><th id="9087">9087</th><td>    <i>/* 73 */</i> <q>"mttlo $\x02\0"</q></td></tr>
<tr><th id="9088">9088</th><td>    <i>/* 82 */</i> <q>"nor	$\x01, $\x03\0"</q></td></tr>
<tr><th id="9089">9089</th><td>    <i>/* 93 */</i> <q>"slt	$\x01, $\x03\0"</q></td></tr>
<tr><th id="9090">9090</th><td>    <i>/* 104 */</i> <q>"sltu	$\x01, $\x03\0"</q></td></tr>
<tr><th id="9091">9091</th><td>    <i>/* 116 */</i> <q>"lapc $\x01, $\x02\0"</q></td></tr>
<tr><th id="9092">9092</th><td>    <i>/* 128 */</i> <q>"move $\x01, $\x02\0"</q></td></tr>
<tr><th id="9093">9093</th><td>    <i>/* 140 */</i> <q>"bc1f $\x02\0"</q></td></tr>
<tr><th id="9094">9094</th><td>    <i>/* 148 */</i> <q>"bc1fl $\x02\0"</q></td></tr>
<tr><th id="9095">9095</th><td>    <i>/* 157 */</i> <q>"bc1t $\x02\0"</q></td></tr>
<tr><th id="9096">9096</th><td>    <i>/* 165 */</i> <q>"bc1tl $\x02\0"</q></td></tr>
<tr><th id="9097">9097</th><td>    <i>/* 174 */</i> <q>"beqzl $\x01, $\x03\0"</q></td></tr>
<tr><th id="9098">9098</th><td>    <i>/* 187 */</i> <q>"bal $\x02\0"</q></td></tr>
<tr><th id="9099">9099</th><td>    <i>/* 194 */</i> <q>"bnezl $\x01, $\x03\0"</q></td></tr>
<tr><th id="9100">9100</th><td>    <i>/* 207 */</i> <q>"break\0"</q></td></tr>
<tr><th id="9101">9101</th><td>    <i>/* 213 */</i> <q>"break $\xFF\x01\x01\0"</q></td></tr>
<tr><th id="9102">9102</th><td>    <i>/* 224 */</i> <q>"c.eq.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9103">9103</th><td>    <i>/* 238 */</i> <q>"c.eq.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9104">9104</th><td>    <i>/* 252 */</i> <q>"c.f.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9105">9105</th><td>    <i>/* 265 */</i> <q>"c.f.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9106">9106</th><td>    <i>/* 278 */</i> <q>"c.le.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9107">9107</th><td>    <i>/* 292 */</i> <q>"c.le.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9108">9108</th><td>    <i>/* 306 */</i> <q>"c.lt.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9109">9109</th><td>    <i>/* 320 */</i> <q>"c.lt.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9110">9110</th><td>    <i>/* 334 */</i> <q>"c.nge.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9111">9111</th><td>    <i>/* 349 */</i> <q>"c.nge.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9112">9112</th><td>    <i>/* 364 */</i> <q>"c.ngle.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9113">9113</th><td>    <i>/* 380 */</i> <q>"c.ngle.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9114">9114</th><td>    <i>/* 396 */</i> <q>"c.ngl.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9115">9115</th><td>    <i>/* 411 */</i> <q>"c.ngl.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9116">9116</th><td>    <i>/* 426 */</i> <q>"c.ngt.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9117">9117</th><td>    <i>/* 441 */</i> <q>"c.ngt.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9118">9118</th><td>    <i>/* 456 */</i> <q>"c.ole.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9119">9119</th><td>    <i>/* 471 */</i> <q>"c.ole.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9120">9120</th><td>    <i>/* 486 */</i> <q>"c.olt.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9121">9121</th><td>    <i>/* 501 */</i> <q>"c.olt.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9122">9122</th><td>    <i>/* 516 */</i> <q>"c.seq.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9123">9123</th><td>    <i>/* 531 */</i> <q>"c.seq.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9124">9124</th><td>    <i>/* 546 */</i> <q>"c.sf.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9125">9125</th><td>    <i>/* 560 */</i> <q>"c.sf.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9126">9126</th><td>    <i>/* 574 */</i> <q>"c.ueq.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9127">9127</th><td>    <i>/* 589 */</i> <q>"c.ueq.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9128">9128</th><td>    <i>/* 604 */</i> <q>"c.ule.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9129">9129</th><td>    <i>/* 619 */</i> <q>"c.ule.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9130">9130</th><td>    <i>/* 634 */</i> <q>"c.ult.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9131">9131</th><td>    <i>/* 649 */</i> <q>"c.ult.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9132">9132</th><td>    <i>/* 664 */</i> <q>"c.un.d $\x02, $\x03\0"</q></td></tr>
<tr><th id="9133">9133</th><td>    <i>/* 678 */</i> <q>"c.un.s $\x02, $\x03\0"</q></td></tr>
<tr><th id="9134">9134</th><td>    <i>/* 692 */</i> <q>"di\0"</q></td></tr>
<tr><th id="9135">9135</th><td>    <i>/* 695 */</i> <q>"div $\x01, $\x03\0"</q></td></tr>
<tr><th id="9136">9136</th><td>    <i>/* 706 */</i> <q>"divu $\x01, $\x03\0"</q></td></tr>
<tr><th id="9137">9137</th><td>    <i>/* 718 */</i> <q>"dmt\0"</q></td></tr>
<tr><th id="9138">9138</th><td>    <i>/* 722 */</i> <q>"dneg $\x01, $\x03\0"</q></td></tr>
<tr><th id="9139">9139</th><td>    <i>/* 734 */</i> <q>"dneg $\x01\0"</q></td></tr>
<tr><th id="9140">9140</th><td>    <i>/* 742 */</i> <q>"dnegu $\x01, $\x03\0"</q></td></tr>
<tr><th id="9141">9141</th><td>    <i>/* 755 */</i> <q>"dnegu $\x01\0"</q></td></tr>
<tr><th id="9142">9142</th><td>    <i>/* 764 */</i> <q>"dvpe\0"</q></td></tr>
<tr><th id="9143">9143</th><td>    <i>/* 769 */</i> <q>"ei\0"</q></td></tr>
<tr><th id="9144">9144</th><td>    <i>/* 772 */</i> <q>"emt\0"</q></td></tr>
<tr><th id="9145">9145</th><td>    <i>/* 776 */</i> <q>"evpe\0"</q></td></tr>
<tr><th id="9146">9146</th><td>    <i>/* 781 */</i> <q>"hypcall\0"</q></td></tr>
<tr><th id="9147">9147</th><td>    <i>/* 789 */</i> <q>"jr $\x02\0"</q></td></tr>
<tr><th id="9148">9148</th><td>    <i>/* 795 */</i> <q>"jalrc.hb $\x02\0"</q></td></tr>
<tr><th id="9149">9149</th><td>    <i>/* 807 */</i> <q>"jalrc $\x02\0"</q></td></tr>
<tr><th id="9150">9150</th><td>    <i>/* 816 */</i> <q>"jalr.hb $\x02\0"</q></td></tr>
<tr><th id="9151">9151</th><td>    <i>/* 827 */</i> <q>"jalrc $\x01\0"</q></td></tr>
<tr><th id="9152">9152</th><td>    <i>/* 836 */</i> <q>"jrc $\x01\0"</q></td></tr>
<tr><th id="9153">9153</th><td>    <i>/* 843 */</i> <q>"nop\0"</q></td></tr>
<tr><th id="9154">9154</th><td>    <i>/* 847 */</i> <q>"rdhwr $\x01, $\x02\0"</q></td></tr>
<tr><th id="9155">9155</th><td>    <i>/* 860 */</i> <q>"sdbbp\0"</q></td></tr>
<tr><th id="9156">9156</th><td>    <i>/* 866 */</i> <q>"sigrie\0"</q></td></tr>
<tr><th id="9157">9157</th><td>    <i>/* 873 */</i> <q>"neg $\x01, $\x03\0"</q></td></tr>
<tr><th id="9158">9158</th><td>    <i>/* 884 */</i> <q>"neg $\x01\0"</q></td></tr>
<tr><th id="9159">9159</th><td>    <i>/* 891 */</i> <q>"negu $\x01, $\x03\0"</q></td></tr>
<tr><th id="9160">9160</th><td>    <i>/* 903 */</i> <q>"negu $\x01\0"</q></td></tr>
<tr><th id="9161">9161</th><td>    <i>/* 911 */</i> <q>"sw $\x01, $\xFF\x02\x02\0"</q></td></tr>
<tr><th id="9162">9162</th><td>    <i>/* 923 */</i> <q>"sync\0"</q></td></tr>
<tr><th id="9163">9163</th><td>    <i>/* 928 */</i> <q>"syscall\0"</q></td></tr>
<tr><th id="9164">9164</th><td>    <i>/* 936 */</i> <q>"teq $\x01, $\x02\0"</q></td></tr>
<tr><th id="9165">9165</th><td>    <i>/* 947 */</i> <q>"tge $\x01, $\x02\0"</q></td></tr>
<tr><th id="9166">9166</th><td>    <i>/* 958 */</i> <q>"tgeu $\x01, $\x02\0"</q></td></tr>
<tr><th id="9167">9167</th><td>    <i>/* 970 */</i> <q>"tlt $\x01, $\x02\0"</q></td></tr>
<tr><th id="9168">9168</th><td>    <i>/* 981 */</i> <q>"tltu $\x01, $\x02\0"</q></td></tr>
<tr><th id="9169">9169</th><td>    <i>/* 993 */</i> <q>"tne $\x01, $\x02\0"</q></td></tr>
<tr><th id="9170">9170</th><td>    <i>/* 1004 */</i> <q>"wait\0"</q></td></tr>
<tr><th id="9171">9171</th><td>    <i>/* 1009 */</i> <q>"wrdsp $\x01\0"</q></td></tr>
<tr><th id="9172">9172</th><td>    <i>/* 1018 */</i> <q>"yield $\x02\0"</q></td></tr>
<tr><th id="9173">9173</th><td>  ;</td></tr>
<tr><th id="9174">9174</th><td></td></tr>
<tr><th id="9175">9175</th><td><u>#<span data-ppcond="9175">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="9176">9176</th><td>  <em>static</em> <b>struct</b> SortCheck {</td></tr>
<tr><th id="9177">9177</th><td>    SortCheck(ArrayRef&lt;PatternsForOpcode&gt; OpToPatterns) {</td></tr>
<tr><th id="9178">9178</th><td>      assert(std::is_sorted(</td></tr>
<tr><th id="9179">9179</th><td>                 OpToPatterns.begin(), OpToPatterns.end(),</td></tr>
<tr><th id="9180">9180</th><td>                 [](<em>const</em> PatternsForOpcode &amp;L, <em>const</em> PatternsForOpcode &amp;R) {</td></tr>
<tr><th id="9181">9181</th><td>                   <b>return</b> L.Opcode &lt; R.Opcode;</td></tr>
<tr><th id="9182">9182</th><td>                 }) &amp;&amp;</td></tr>
<tr><th id="9183">9183</th><td>             <q>"tablegen failed to sort opcode patterns"</q>);</td></tr>
<tr><th id="9184">9184</th><td>    }</td></tr>
<tr><th id="9185">9185</th><td>  } sortCheckVar(OpToPatterns);</td></tr>
<tr><th id="9186">9186</th><td><u>#<span data-ppcond="9175">endif</span></u></td></tr>
<tr><th id="9187">9187</th><td></td></tr>
<tr><th id="9188">9188</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#llvm::AliasMatchingData" title='llvm::AliasMatchingData' data-ref="llvm::AliasMatchingData" data-ref-filename="llvm..AliasMatchingData">AliasMatchingData</a> <dfn class="local col4 decl" id="174M" title='M' data-type='llvm::AliasMatchingData' data-ref="174M" data-ref-filename="174M">M</dfn> {</td></tr>
<tr><th id="9189">9189</th><td>    <a class="ref fn" href="../../../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col0 ref" href="#170OpToPatterns" title='OpToPatterns' data-ref="170OpToPatterns" data-ref-filename="170OpToPatterns">OpToPatterns</a>),</td></tr>
<tr><th id="9190">9190</th><td>    <a class="ref fn" href="../../../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col1 ref" href="#171Patterns" title='Patterns' data-ref="171Patterns" data-ref-filename="171Patterns">Patterns</a>),</td></tr>
<tr><th id="9191">9191</th><td>    <a class="ref fn" href="../../../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col2 ref" href="#172Conds" title='Conds' data-ref="172Conds" data-ref-filename="172Conds">Conds</a>),</td></tr>
<tr><th id="9192">9192</th><td>    <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKcm" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKcm" data-ref-filename="_ZN4llvm9StringRefC1EPKcm">(</a><a class="local col3 ref" href="#173AsmStrings" title='AsmStrings' data-ref="173AsmStrings" data-ref-filename="173AsmStrings">AsmStrings</a>, <a class="ref fn" href="../../../../llvm/include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_lengthofERAT0__T_" title='llvm::array_lengthof' data-ref="_ZN4llvm14array_lengthofERAT0__T_" data-ref-filename="_ZN4llvm14array_lengthofERAT0__T_">array_lengthof</a>(<a class="local col3 ref" href="#173AsmStrings" title='AsmStrings' data-ref="173AsmStrings" data-ref-filename="173AsmStrings">AsmStrings</a>)),</td></tr>
<tr><th id="9193">9193</th><td>    <b>nullptr</b>,</td></tr>
<tr><th id="9194">9194</th><td>  };</td></tr>
<tr><th id="9195">9195</th><td>  <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="175AsmString" title='AsmString' data-type='const char *' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</dfn> = <a class="member fn" href="../../../../llvm/include/llvm/MC/MCInstPrinter.h.html#_ZN4llvm13MCInstPrinter18matchAliasPatternsEPKNS_6MCInstEPKNS_15MCSubtargetInfoERKNS_17AliasMatchingDataE" title='llvm::MCInstPrinter::matchAliasPatterns' data-ref="_ZN4llvm13MCInstPrinter18matchAliasPatternsEPKNS_6MCInstEPKNS_15MCSubtargetInfoERKNS_17AliasMatchingDataE" data-ref-filename="_ZN4llvm13MCInstPrinter18matchAliasPatternsEPKNS_6MCInstEPKNS_15MCSubtargetInfoERKNS_17AliasMatchingDataE">matchAliasPatterns</a>(<a class="local col7 ref" href="#167MI" title='MI' data-ref="167MI" data-ref-filename="167MI">MI</a>, <b>nullptr</b>, <a class="local col4 ref" href="#174M" title='M' data-ref="174M" data-ref-filename="174M">M</a>);</td></tr>
<tr><th id="9196">9196</th><td>  <b>if</b> (!<a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="9197">9197</th><td></td></tr>
<tr><th id="9198">9198</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176I" title='I' data-type='unsigned int' data-ref="176I" data-ref-filename="176I">I</dfn> = <var>0</var>;</td></tr>
<tr><th id="9199">9199</th><td>  <b>while</b> (<a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] != <kbd>' '</kbd> &amp;&amp; <a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] != <kbd>'\t'</kbd> &amp;&amp;</td></tr>
<tr><th id="9200">9200</th><td>         <a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] != <kbd>'$'</kbd> &amp;&amp; <a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] != <kbd>'\0'</kbd>)</td></tr>
<tr><th id="9201">9201</th><td>    ++<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>;</td></tr>
<tr><th id="9202">9202</th><td>  <a class="local col9 ref" href="#169OS" title='OS' data-ref="169OS" data-ref-filename="169OS">OS</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKcm" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKcm" data-ref-filename="_ZN4llvm9StringRefC1EPKcm">(</a><a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>, <a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>);</td></tr>
<tr><th id="9203">9203</th><td>  <b>if</b> (<a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] != <kbd>'\0'</kbd>) {</td></tr>
<tr><th id="9204">9204</th><td>    <b>if</b> (<a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] == <kbd>' '</kbd> || <a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] == <kbd>'\t'</kbd>) {</td></tr>
<tr><th id="9205">9205</th><td>      <a class="local col9 ref" href="#169OS" title='OS' data-ref="169OS" data-ref-filename="169OS">OS</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd>;</td></tr>
<tr><th id="9206">9206</th><td>      ++<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>;</td></tr>
<tr><th id="9207">9207</th><td>    }</td></tr>
<tr><th id="9208">9208</th><td>    <b>do</b> {</td></tr>
<tr><th id="9209">9209</th><td>      <b>if</b> (<a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] == <kbd>'$'</kbd>) {</td></tr>
<tr><th id="9210">9210</th><td>        ++<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>;</td></tr>
<tr><th id="9211">9211</th><td>        <b>if</b> (<a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] == (<em>char</em>)<var>0xff</var>) {</td></tr>
<tr><th id="9212">9212</th><td>          ++<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>;</td></tr>
<tr><th id="9213">9213</th><td>          <em>int</em> <dfn class="local col7 decl" id="177OpIdx" title='OpIdx' data-type='int' data-ref="177OpIdx" data-ref-filename="177OpIdx">OpIdx</dfn> = <a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>++] - <var>1</var>;</td></tr>
<tr><th id="9214">9214</th><td>          <em>int</em> <dfn class="local col8 decl" id="178PrintMethodIdx" title='PrintMethodIdx' data-type='int' data-ref="178PrintMethodIdx" data-ref-filename="178PrintMethodIdx">PrintMethodIdx</dfn> = <a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>++] - <var>1</var>;</td></tr>
<tr><th id="9215">9215</th><td>          <a class="member fn" href="#_ZN4llvm15MipsInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printCustomAliasOperand' data-ref="_ZN4llvm15MipsInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE">printCustomAliasOperand</a>(<a class="local col7 ref" href="#167MI" title='MI' data-ref="167MI" data-ref-filename="167MI">MI</a>, <a class="local col8 ref" href="#168Address" title='Address' data-ref="168Address" data-ref-filename="168Address">Address</a>, <a class="local col7 ref" href="#177OpIdx" title='OpIdx' data-ref="177OpIdx" data-ref-filename="177OpIdx">OpIdx</a>, <a class="local col8 ref" href="#178PrintMethodIdx" title='PrintMethodIdx' data-ref="178PrintMethodIdx" data-ref-filename="178PrintMethodIdx">PrintMethodIdx</a>, <span class='refarg'><a class="local col9 ref" href="#169OS" title='OS' data-ref="169OS" data-ref-filename="169OS">OS</a></span>);</td></tr>
<tr><th id="9216">9216</th><td>        } <b>else</b></td></tr>
<tr><th id="9217">9217</th><td>          <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printOperand' data-ref="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE">printOperand</a>(<a class="local col7 ref" href="#167MI" title='MI' data-ref="167MI" data-ref-filename="167MI">MI</a>, <em>unsigned</em>(<a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>++]) - <var>1</var>, <span class='refarg'><a class="local col9 ref" href="#169OS" title='OS' data-ref="169OS" data-ref-filename="169OS">OS</a></span>);</td></tr>
<tr><th id="9218">9218</th><td>      } <b>else</b> {</td></tr>
<tr><th id="9219">9219</th><td>        <a class="local col9 ref" href="#169OS" title='OS' data-ref="169OS" data-ref-filename="169OS">OS</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>++];</td></tr>
<tr><th id="9220">9220</th><td>      }</td></tr>
<tr><th id="9221">9221</th><td>    } <b>while</b> (<a class="local col5 ref" href="#175AsmString" title='AsmString' data-ref="175AsmString" data-ref-filename="175AsmString">AsmString</a>[<a class="local col6 ref" href="#176I" title='I' data-ref="176I" data-ref-filename="176I">I</a>] != <kbd>'\0'</kbd>);</td></tr>
<tr><th id="9222">9222</th><td>  }</td></tr>
<tr><th id="9223">9223</th><td></td></tr>
<tr><th id="9224">9224</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="9225">9225</th><td>}</td></tr>
<tr><th id="9226">9226</th><td></td></tr>
<tr><th id="9227">9227</th><td><em>void</em> <a class="type" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#llvm::MipsInstPrinter" title='llvm::MipsInstPrinter' data-ref="llvm::MipsInstPrinter" data-ref-filename="llvm..MipsInstPrinter">MipsInstPrinter</a>::<dfn class="decl def fn" id="_ZN4llvm15MipsInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printCustomAliasOperand' data-ref="_ZN4llvm15MipsInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRNS_11raw_ostreamE">printCustomAliasOperand</dfn>(</td></tr>
<tr><th id="9228">9228</th><td>         <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col9 decl" id="179MI" title='MI' data-type='const llvm::MCInst *' data-ref="179MI" data-ref-filename="179MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="180Address" title='Address' data-type='uint64_t' data-ref="180Address" data-ref-filename="180Address">Address</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="181OpIdx" title='OpIdx' data-type='unsigned int' data-ref="181OpIdx" data-ref-filename="181OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="9229">9229</th><td>         <em>unsigned</em> <dfn class="local col2 decl" id="182PrintMethodIdx" title='PrintMethodIdx' data-type='unsigned int' data-ref="182PrintMethodIdx" data-ref-filename="182PrintMethodIdx">PrintMethodIdx</dfn>,</td></tr>
<tr><th id="9230">9230</th><td>         <a class="type" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="183OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="183OS" data-ref-filename="183OS">OS</dfn>) {</td></tr>
<tr><th id="9231">9231</th><td>  <b>switch</b> (<a class="local col2 ref" href="#182PrintMethodIdx" title='PrintMethodIdx' data-ref="182PrintMethodIdx" data-ref-filename="182PrintMethodIdx">PrintMethodIdx</a>) {</td></tr>
<tr><th id="9232">9232</th><td>  <b>default</b>:</td></tr>
<tr><th id="9233">9233</th><td>    <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown PrintMethod kind"</q>);</td></tr>
<tr><th id="9234">9234</th><td>    <b>break</b>;</td></tr>
<tr><th id="9235">9235</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="9236">9236</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.h.html#_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printUImm' data-ref="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter9printUImmEPKNS_6MCInstEiRNS_11raw_ostreamE">printUImm</a>&lt;<var>10</var>&gt;(<a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI" data-ref-filename="179MI">MI</a>, <a class="local col1 ref" href="#181OpIdx" title='OpIdx' data-ref="181OpIdx" data-ref-filename="181OpIdx">OpIdx</a>, <span class='refarg'><a class="local col3 ref" href="#183OS" title='OS' data-ref="183OS" data-ref-filename="183OS">OS</a></span>);</td></tr>
<tr><th id="9237">9237</th><td>    <b>break</b>;</td></tr>
<tr><th id="9238">9238</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="9239">9239</th><td>    <a class="member fn" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html#_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" title='llvm::MipsInstPrinter::printMemOperand' data-ref="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE" data-ref-filename="_ZN4llvm15MipsInstPrinter15printMemOperandEPKNS_6MCInstEiRNS_11raw_ostreamE">printMemOperand</a>(<a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI" data-ref-filename="179MI">MI</a>, <a class="local col1 ref" href="#181OpIdx" title='OpIdx' data-ref="181OpIdx" data-ref-filename="181OpIdx">OpIdx</a>, <span class='refarg'><a class="local col3 ref" href="#183OS" title='OS' data-ref="183OS" data-ref-filename="183OS">OS</a></span>);</td></tr>
<tr><th id="9240">9240</th><td>    <b>break</b>;</td></tr>
<tr><th id="9241">9241</th><td>  }</td></tr>
<tr><th id="9242">9242</th><td>}</td></tr>
<tr><th id="9243">9243</th><td></td></tr>
<tr><th id="9244">9244</th><td><u>#<span data-ppcond="7757">endif</span> // PRINT_ALIAS_INSTR</u></td></tr>
<tr><th id="9245">9245</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp.html'>llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>