# Additional clean files
cmake_minimum_required(VERSION 3.16)

if("${CONFIG}" STREQUAL "" OR "${CONFIG}" STREQUAL "")
  file(REMOVE_RECURSE
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\diskio.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\ff.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\ffconf.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\pm_api_sys.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\pm_apu.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\pm_callbacks.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\pm_cfg_obj.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\pm_client.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\pm_clock.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\pm_common.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\pm_defs.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\sleep.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xilffs.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xilffs_config.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xiltimer.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xpm_config.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_aes.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_aes_hw.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_aesalginfo.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_config.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_cryptochk.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_rsa.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_rsa_core.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_rsa_hw.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_rsaalginfo.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_sha.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_sha3alginfo.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_sha_hw.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_sss.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_utils.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xsecure_ver.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\include\\xtimer_config.h"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\lib\\libxilffs.a"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\lib\\libxilpm.a"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\lib\\libxilsecure.a"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\lib\\libxilsecure_plat.a"
  "C:\\FPGA_ws\\vitis_ws\\ZUB_PS_adcTest_v2\\MainPlatform\\zynqmp_fsbl\\zynqmp_fsbl_bsp\\lib\\libxiltimer.a"
  )
endif()
