# System_Verilog_Assertion_to_RTL_Synthesizer
In this project, we develop a synthesizer capable of transforming SVA properties into synthesizable hardware modules in Verilog register-transfer level (RTL).
