
*** Running vivado
    with args -log ser_8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ser_8.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ser_8.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.340 ; gain = 205.121 ; free physical = 794 ; free virtual = 9345
INFO: [Synth 8-638] synthesizing module 'ser_8' [/home/a0312687/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ser_8/ser_8.v:58]
INFO: [Synth 8-638] synthesizing module 'ser_8_selectio_wiz' [/home/a0312687/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ser_8/ser_8_selectio_wiz.v:56]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/home/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (1#1) [/home/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/home/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (2#1) [/home/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'ser_8_selectio_wiz' (3#1) [/home/a0312687/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ser_8/ser_8_selectio_wiz.v:56]
INFO: [Synth 8-256] done synthesizing module 'ser_8' (4#1) [/home/a0312687/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ser_8/ser_8.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1260.816 ; gain = 245.598 ; free physical = 752 ; free virtual = 9303
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.816 ; gain = 245.598 ; free physical = 751 ; free virtual = 9303
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1527.852 ; gain = 0.004 ; free physical = 527 ; free virtual = 9080
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.852 ; gain = 512.633 ; free physical = 539 ; free virtual = 9092
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.852 ; gain = 512.633 ; free physical = 539 ; free virtual = 9092
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.852 ; gain = 512.633 ; free physical = 539 ; free virtual = 9092
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.852 ; gain = 512.633 ; free physical = 539 ; free virtual = 9092
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1527.852 ; gain = 512.633 ; free physical = 538 ; free virtual = 9092
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1534.848 ; gain = 519.629 ; free physical = 508 ; free virtual = 9063
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1534.848 ; gain = 519.629 ; free physical = 508 ; free virtual = 9063
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1544.859 ; gain = 529.641 ; free physical = 499 ; free virtual = 9054
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1544.863 ; gain = 529.645 ; free physical = 499 ; free virtual = 9054
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1544.863 ; gain = 529.645 ; free physical = 499 ; free virtual = 9054
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1544.863 ; gain = 529.645 ; free physical = 499 ; free virtual = 9054
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1544.863 ; gain = 529.645 ; free physical = 499 ; free virtual = 9054
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1544.863 ; gain = 529.645 ; free physical = 499 ; free virtual = 9054
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1544.863 ; gain = 529.645 ; free physical = 499 ; free virtual = 9054

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |OSERDESE2 |     1|
|2     |OBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1544.863 ; gain = 529.645 ; free physical = 499 ; free virtual = 9054
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1947.223 ; gain = 841.500 ; free physical = 158 ; free virtual = 8713
