// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_HH_
#define _dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_53_6_1_1.h"
#include "myproject_axi_mux_164_14_1_1.h"
#include "myproject_axi_mux_42_14_1_1.h"
#include "dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s.h"
#include "dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V.h"

namespace ap_rtl {

struct dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<6> > data_0_V_read;
    sc_in< sc_lv<6> > data_1_V_read;
    sc_in< sc_lv<6> > data_2_V_read;
    sc_in< sc_lv<6> > data_3_V_read;
    sc_in< sc_lv<6> > data_4_V_read;
    sc_out< sc_lv<14> > ap_return_0;
    sc_out< sc_lv<14> > ap_return_1;
    sc_out< sc_lv<14> > ap_return_2;
    sc_out< sc_lv<14> > ap_return_3;
    sc_out< sc_lv<14> > ap_return_4;
    sc_out< sc_lv<14> > ap_return_5;
    sc_out< sc_lv<14> > ap_return_6;
    sc_out< sc_lv<14> > ap_return_7;
    sc_out< sc_lv<14> > ap_return_8;
    sc_out< sc_lv<14> > ap_return_9;
    sc_out< sc_lv<14> > ap_return_10;
    sc_out< sc_lv<14> > ap_return_11;
    sc_out< sc_lv<14> > ap_return_12;
    sc_out< sc_lv<14> > ap_return_13;
    sc_out< sc_lv<14> > ap_return_14;
    sc_out< sc_lv<14> > ap_return_15;


    // Module declarations
    dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s(sc_module_name name);
    SC_HAS_PROCESS(dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s);

    ~dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s* outidx_U;
    dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V* w22_V_U;
    myproject_axi_mux_53_6_1_1<1,1,6,6,6,6,6,3,6>* myproject_axi_mux_53_6_1_1_U2147;
    myproject_axi_mux_164_14_1_1<1,1,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,4,14>* myproject_axi_mux_164_14_1_1_U2148;
    myproject_axi_mux_164_14_1_1<1,1,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,4,14>* myproject_axi_mux_164_14_1_1_U2149;
    myproject_axi_mux_164_14_1_1<1,1,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,4,14>* myproject_axi_mux_164_14_1_1_U2150;
    myproject_axi_mux_42_14_1_1<1,1,14,14,14,14,2,14>* myproject_axi_mux_42_14_1_1_U2151;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln151_fu_875_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > outidx_address0;
    sc_signal< sc_logic > outidx_ce0;
    sc_signal< sc_lv<2> > outidx_q0;
    sc_signal< sc_lv<5> > w22_V_address0;
    sc_signal< sc_logic > w22_V_ce0;
    sc_signal< sc_lv<24> > w22_V_q0;
    sc_signal< sc_lv<1> > do_init_reg_152;
    sc_signal< sc_lv<32> > in_index_0_i_i50_reg_168;
    sc_signal< sc_lv<5> > w_index49_reg_183;
    sc_signal< sc_lv<6> > data_0_V_read51_rewind_reg_197;
    sc_signal< sc_lv<6> > data_1_V_read52_rewind_reg_211;
    sc_signal< sc_lv<6> > data_2_V_read53_rewind_reg_225;
    sc_signal< sc_lv<6> > data_3_V_read54_rewind_reg_239;
    sc_signal< sc_lv<6> > data_4_V_read55_rewind_reg_253;
    sc_signal< sc_lv<6> > data_0_V_read51_phi_reg_267;
    sc_signal< sc_lv<6> > data_1_V_read52_phi_reg_279;
    sc_signal< sc_lv<6> > data_2_V_read53_phi_reg_291;
    sc_signal< sc_lv<6> > data_3_V_read54_phi_reg_303;
    sc_signal< sc_lv<6> > data_4_V_read55_phi_reg_315;
    sc_signal< sc_lv<14> > res_15_V_write_assign48_reg_327;
    sc_signal< sc_lv<14> > res_14_V_write_assign46_reg_342;
    sc_signal< sc_lv<14> > res_13_V_write_assign44_reg_357;
    sc_signal< sc_lv<14> > res_12_V_write_assign42_reg_372;
    sc_signal< sc_lv<14> > res_11_V_write_assign40_reg_387;
    sc_signal< sc_lv<14> > res_10_V_write_assign38_reg_402;
    sc_signal< sc_lv<14> > res_9_V_write_assign36_reg_417;
    sc_signal< sc_lv<14> > res_8_V_write_assign34_reg_432;
    sc_signal< sc_lv<14> > res_7_V_write_assign32_reg_447;
    sc_signal< sc_lv<14> > res_6_V_write_assign30_reg_462;
    sc_signal< sc_lv<14> > res_5_V_write_assign28_reg_477;
    sc_signal< sc_lv<14> > res_4_V_write_assign26_reg_492;
    sc_signal< sc_lv<14> > res_3_V_write_assign24_reg_507;
    sc_signal< sc_lv<14> > res_2_V_write_assign22_reg_521;
    sc_signal< sc_lv<14> > res_1_V_write_assign20_reg_535;
    sc_signal< sc_lv<14> > res_0_V_write_assign18_reg_549;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_156_p6;
    sc_signal< sc_lv<5> > w_index_fu_857_p2;
    sc_signal< sc_lv<5> > w_index_reg_1335;
    sc_signal< sc_lv<32> > in_index_fu_863_p2;
    sc_signal< sc_lv<32> > in_index_reg_1340;
    sc_signal< sc_lv<1> > icmp_ln168_fu_869_p2;
    sc_signal< sc_lv<1> > icmp_ln168_reg_1345;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1350;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1350_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1350_pp0_iter2_reg;
    sc_signal< sc_lv<2> > out_index_reg_1354;
    sc_signal< sc_lv<2> > out_index_reg_1354_pp0_iter2_reg;
    sc_signal< sc_lv<6> > tmp_6_fu_885_p7;
    sc_signal< sc_lv<6> > tmp_6_reg_1361;
    sc_signal< sc_lv<6> > trunc_ln160_1_fu_901_p1;
    sc_signal< sc_lv<6> > trunc_ln160_1_reg_1366;
    sc_signal< sc_lv<6> > tmp_2_reg_1371;
    sc_signal< sc_lv<6> > tmp_3_reg_1376;
    sc_signal< sc_lv<6> > tmp_4_reg_1381;
    sc_signal< sc_lv<32> > select_ln168_fu_935_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<10> > trunc_ln8_reg_1391;
    sc_signal< sc_lv<14> > acc_4_V_fu_1027_p2;
    sc_signal< sc_lv<14> > acc_4_V_reg_1396;
    sc_signal< sc_lv<4> > or_ln_fu_1056_p3;
    sc_signal< sc_lv<4> > or_ln_reg_1404;
    sc_signal< sc_lv<14> > acc_8_V_fu_1101_p2;
    sc_signal< sc_lv<14> > acc_8_V_reg_1408;
    sc_signal< sc_lv<14> > acc_12_V_fu_1168_p2;
    sc_signal< sc_lv<14> > acc_12_V_reg_1416;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6;
    sc_signal< sc_lv<5> > ap_phi_mux_w_index49_phi_fu_187_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_0_V_read51_rewind_phi_fu_201_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_1_V_read52_rewind_phi_fu_215_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_2_V_read53_rewind_phi_fu_229_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_3_V_read54_rewind_phi_fu_243_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_4_V_read55_rewind_phi_fu_257_p6;
    sc_signal< sc_lv<6> > ap_phi_mux_data_0_V_read51_phi_phi_fu_271_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_0_V_read51_phi_reg_267;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267;
    sc_signal< sc_lv<6> > ap_phi_mux_data_1_V_read52_phi_phi_fu_283_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_1_V_read52_phi_reg_279;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279;
    sc_signal< sc_lv<6> > ap_phi_mux_data_2_V_read53_phi_phi_fu_295_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_2_V_read53_phi_reg_291;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291;
    sc_signal< sc_lv<6> > ap_phi_mux_data_3_V_read54_phi_phi_fu_307_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_3_V_read54_phi_reg_303;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303;
    sc_signal< sc_lv<6> > ap_phi_mux_data_4_V_read55_phi_phi_fu_319_p4;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter0_data_4_V_read55_phi_reg_315;
    sc_signal< sc_lv<6> > ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315;
    sc_signal< sc_lv<14> > ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_15_1_phi_fu_837_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_14_1_phi_fu_819_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_13_1_phi_fu_801_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_12_1_phi_fu_783_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_11_1_phi_fu_765_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_10_1_phi_fu_747_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_9_1_phi_fu_729_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_8_1_phi_fu_711_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_7_1_phi_fu_693_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_6_1_phi_fu_675_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_5_1_phi_fu_657_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_4_1_phi_fu_639_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_3_1_phi_fu_621_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_2_1_phi_fu_603_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_1_1_phi_fu_585_p8;
    sc_signal< sc_lv<14> > ap_phi_mux_acc_V_0_1_phi_fu_567_p8;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_0_1_reg_563;
    sc_signal< sc_lv<14> > acc_0_V_fu_1190_p2;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_1_1_reg_581;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_2_1_reg_599;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_3_1_reg_617;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_4_1_reg_635;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_5_1_reg_653;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_6_1_reg_671;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_7_1_reg_689;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_8_1_reg_707;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_9_1_reg_725;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_10_1_reg_743;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_11_1_reg_761;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_12_1_reg_779;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_13_1_reg_797;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_14_1_reg_815;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter3_acc_V_15_1_reg_833;
    sc_signal< sc_lv<64> > zext_ln155_fu_851_p1;
    sc_signal< sc_lv<3> > tmp_6_fu_885_p6;
    sc_signal< sc_lv<6> > mul_ln1118_fu_947_p0;
    sc_signal< sc_lv<6> > mul_ln1118_fu_947_p1;
    sc_signal< sc_lv<12> > sext_ln1116_fu_941_p1;
    sc_signal< sc_lv<12> > mul_ln1118_fu_947_p2;
    sc_signal< sc_lv<6> > mul_ln1118_24_fu_969_p0;
    sc_signal< sc_lv<6> > mul_ln1118_24_fu_969_p1;
    sc_signal< sc_lv<12> > mul_ln1118_24_fu_969_p2;
    sc_signal< sc_lv<10> > trunc_ln708_s_fu_975_p4;
    sc_signal< sc_lv<4> > zext_ln1265_fu_963_p1;
    sc_signal< sc_lv<14> > phi_ln1265_1_fu_989_p18;
    sc_signal< sc_lv<14> > sext_ln708_1_fu_985_p1;
    sc_signal< sc_lv<6> > mul_ln1118_25_fu_1036_p0;
    sc_signal< sc_lv<6> > mul_ln1118_25_fu_1036_p1;
    sc_signal< sc_lv<12> > mul_ln1118_25_fu_1036_p2;
    sc_signal< sc_lv<10> > trunc_ln708_61_fu_1042_p4;
    sc_signal< sc_lv<4> > phi_ln1265_2_fu_1063_p17;
    sc_signal< sc_lv<14> > phi_ln1265_2_fu_1063_p18;
    sc_signal< sc_lv<14> > sext_ln708_2_fu_1052_p1;
    sc_signal< sc_lv<6> > mul_ln1118_26_fu_1110_p0;
    sc_signal< sc_lv<6> > mul_ln1118_26_fu_1110_p1;
    sc_signal< sc_lv<12> > mul_ln1118_26_fu_1110_p2;
    sc_signal< sc_lv<10> > trunc_ln708_62_fu_1116_p4;
    sc_signal< sc_lv<14> > phi_ln1265_3_fu_1130_p18;
    sc_signal< sc_lv<14> > sext_ln708_3_fu_1126_p1;
    sc_signal< sc_lv<14> > phi_ln_fu_1177_p6;
    sc_signal< sc_lv<14> > sext_ln708_fu_1174_p1;
    sc_signal< sc_lv<14> > ap_return_0_preg;
    sc_signal< sc_lv<14> > ap_return_1_preg;
    sc_signal< sc_lv<14> > ap_return_2_preg;
    sc_signal< sc_lv<14> > ap_return_3_preg;
    sc_signal< sc_lv<14> > ap_return_4_preg;
    sc_signal< sc_lv<14> > ap_return_5_preg;
    sc_signal< sc_lv<14> > ap_return_6_preg;
    sc_signal< sc_lv<14> > ap_return_7_preg;
    sc_signal< sc_lv<14> > ap_return_8_preg;
    sc_signal< sc_lv<14> > ap_return_9_preg;
    sc_signal< sc_lv<14> > ap_return_10_preg;
    sc_signal< sc_lv<14> > ap_return_11_preg;
    sc_signal< sc_lv<14> > ap_return_12_preg;
    sc_signal< sc_lv<14> > ap_return_13_preg;
    sc_signal< sc_lv<14> > ap_return_14_preg;
    sc_signal< sc_lv<14> > ap_return_15_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_242;
    sc_signal< bool > ap_condition_41;
    sc_signal< bool > ap_condition_217;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1190_p2();
    void thread_acc_12_V_fu_1168_p2();
    void thread_acc_4_V_fu_1027_p2();
    void thread_acc_8_V_fu_1101_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_217();
    void thread_ap_condition_242();
    void thread_ap_condition_41();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_phi_mux_acc_V_0_1_phi_fu_567_p8();
    void thread_ap_phi_mux_acc_V_10_1_phi_fu_747_p8();
    void thread_ap_phi_mux_acc_V_11_1_phi_fu_765_p8();
    void thread_ap_phi_mux_acc_V_12_1_phi_fu_783_p8();
    void thread_ap_phi_mux_acc_V_13_1_phi_fu_801_p8();
    void thread_ap_phi_mux_acc_V_14_1_phi_fu_819_p8();
    void thread_ap_phi_mux_acc_V_15_1_phi_fu_837_p8();
    void thread_ap_phi_mux_acc_V_1_1_phi_fu_585_p8();
    void thread_ap_phi_mux_acc_V_2_1_phi_fu_603_p8();
    void thread_ap_phi_mux_acc_V_3_1_phi_fu_621_p8();
    void thread_ap_phi_mux_acc_V_4_1_phi_fu_639_p8();
    void thread_ap_phi_mux_acc_V_5_1_phi_fu_657_p8();
    void thread_ap_phi_mux_acc_V_6_1_phi_fu_675_p8();
    void thread_ap_phi_mux_acc_V_7_1_phi_fu_693_p8();
    void thread_ap_phi_mux_acc_V_8_1_phi_fu_711_p8();
    void thread_ap_phi_mux_acc_V_9_1_phi_fu_729_p8();
    void thread_ap_phi_mux_data_0_V_read51_phi_phi_fu_271_p4();
    void thread_ap_phi_mux_data_0_V_read51_rewind_phi_fu_201_p6();
    void thread_ap_phi_mux_data_1_V_read52_phi_phi_fu_283_p4();
    void thread_ap_phi_mux_data_1_V_read52_rewind_phi_fu_215_p6();
    void thread_ap_phi_mux_data_2_V_read53_phi_phi_fu_295_p4();
    void thread_ap_phi_mux_data_2_V_read53_rewind_phi_fu_229_p6();
    void thread_ap_phi_mux_data_3_V_read54_phi_phi_fu_307_p4();
    void thread_ap_phi_mux_data_3_V_read54_rewind_phi_fu_243_p6();
    void thread_ap_phi_mux_data_4_V_read55_phi_phi_fu_319_p4();
    void thread_ap_phi_mux_data_4_V_read55_rewind_phi_fu_257_p6();
    void thread_ap_phi_mux_do_init_phi_fu_156_p6();
    void thread_ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6();
    void thread_ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6();
    void thread_ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6();
    void thread_ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6();
    void thread_ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6();
    void thread_ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6();
    void thread_ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6();
    void thread_ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6();
    void thread_ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6();
    void thread_ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6();
    void thread_ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6();
    void thread_ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6();
    void thread_ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6();
    void thread_ap_phi_mux_w_index49_phi_fu_187_p6();
    void thread_ap_phi_reg_pp0_iter0_data_0_V_read51_phi_reg_267();
    void thread_ap_phi_reg_pp0_iter0_data_1_V_read52_phi_reg_279();
    void thread_ap_phi_reg_pp0_iter0_data_2_V_read53_phi_reg_291();
    void thread_ap_phi_reg_pp0_iter0_data_3_V_read54_phi_reg_303();
    void thread_ap_phi_reg_pp0_iter0_data_4_V_read55_phi_reg_315();
    void thread_ap_phi_reg_pp0_iter3_acc_V_0_1_reg_563();
    void thread_ap_phi_reg_pp0_iter3_acc_V_10_1_reg_743();
    void thread_ap_phi_reg_pp0_iter3_acc_V_11_1_reg_761();
    void thread_ap_phi_reg_pp0_iter3_acc_V_12_1_reg_779();
    void thread_ap_phi_reg_pp0_iter3_acc_V_13_1_reg_797();
    void thread_ap_phi_reg_pp0_iter3_acc_V_14_1_reg_815();
    void thread_ap_phi_reg_pp0_iter3_acc_V_15_1_reg_833();
    void thread_ap_phi_reg_pp0_iter3_acc_V_1_1_reg_581();
    void thread_ap_phi_reg_pp0_iter3_acc_V_2_1_reg_599();
    void thread_ap_phi_reg_pp0_iter3_acc_V_3_1_reg_617();
    void thread_ap_phi_reg_pp0_iter3_acc_V_4_1_reg_635();
    void thread_ap_phi_reg_pp0_iter3_acc_V_5_1_reg_653();
    void thread_ap_phi_reg_pp0_iter3_acc_V_6_1_reg_671();
    void thread_ap_phi_reg_pp0_iter3_acc_V_7_1_reg_689();
    void thread_ap_phi_reg_pp0_iter3_acc_V_8_1_reg_707();
    void thread_ap_phi_reg_pp0_iter3_acc_V_9_1_reg_725();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_icmp_ln151_fu_875_p2();
    void thread_icmp_ln168_fu_869_p2();
    void thread_in_index_fu_863_p2();
    void thread_mul_ln1118_24_fu_969_p0();
    void thread_mul_ln1118_24_fu_969_p1();
    void thread_mul_ln1118_24_fu_969_p2();
    void thread_mul_ln1118_25_fu_1036_p0();
    void thread_mul_ln1118_25_fu_1036_p1();
    void thread_mul_ln1118_25_fu_1036_p2();
    void thread_mul_ln1118_26_fu_1110_p0();
    void thread_mul_ln1118_26_fu_1110_p1();
    void thread_mul_ln1118_26_fu_1110_p2();
    void thread_mul_ln1118_fu_947_p0();
    void thread_mul_ln1118_fu_947_p1();
    void thread_mul_ln1118_fu_947_p2();
    void thread_or_ln_fu_1056_p3();
    void thread_outidx_address0();
    void thread_outidx_ce0();
    void thread_phi_ln1265_2_fu_1063_p17();
    void thread_select_ln168_fu_935_p3();
    void thread_sext_ln1116_fu_941_p1();
    void thread_sext_ln708_1_fu_985_p1();
    void thread_sext_ln708_2_fu_1052_p1();
    void thread_sext_ln708_3_fu_1126_p1();
    void thread_sext_ln708_fu_1174_p1();
    void thread_tmp_6_fu_885_p6();
    void thread_trunc_ln160_1_fu_901_p1();
    void thread_trunc_ln708_61_fu_1042_p4();
    void thread_trunc_ln708_62_fu_1116_p4();
    void thread_trunc_ln708_s_fu_975_p4();
    void thread_w22_V_address0();
    void thread_w22_V_ce0();
    void thread_w_index_fu_857_p2();
    void thread_zext_ln1265_fu_963_p1();
    void thread_zext_ln155_fu_851_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
