{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570390008797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570390008803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 13:26:48 2019 " "Processing started: Sun Oct 06 13:26:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570390008803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390008803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1IntegratedDesign -c Lab1IntegratedDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1IntegratedDesign -c Lab1IntegratedDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390008804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570390009893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570390009893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscompvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file twoscompvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoscompval " "Found entity 1: twoscompval" {  } { { "twoscompvalue.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/twoscompvalue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570390026891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390026891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570390026898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390026898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1integrateddesign.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1integrateddesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1IntegratedDesign " "Found entity 1: Lab1IntegratedDesign" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570390026909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390026909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1designblock3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1designblock3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1DesignBlock3 " "Found entity 1: Lab1DesignBlock3" {  } { { "Lab1DesignBlock3.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1DesignBlock3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570390026915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390026915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_block2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_block2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_block2 " "Found entity 1: lab1_block2" {  } { { "lab1_block2.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/lab1_block2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570390026924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390026924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_block1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_block1 " "Found entity 1: lab1_block1" {  } { { "lab1_block1.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/lab1_block1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570390026930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390026930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipsign.v 1 1 " "Found 1 design units, including 1 entities, in source file flipsign.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipsign " "Found entity 1: flipsign" {  } { { "flipsign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/flipsign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570390026936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390026936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570390026942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390026942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1IntegratedDesign " "Elaborating entity \"Lab1IntegratedDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570390026985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX0_OUT Lab1IntegratedDesign.v(36) " "Verilog HDL or VHDL warning at Lab1IntegratedDesign.v(36): object \"HEX0_OUT\" assigned a value but never read" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570390026986 "|Lab1IntegratedDesign"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX1_OUT Lab1IntegratedDesign.v(37) " "Verilog HDL or VHDL warning at Lab1IntegratedDesign.v(37): object \"HEX1_OUT\" assigned a value but never read" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570390026986 "|Lab1IntegratedDesign"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX2_OUT Lab1IntegratedDesign.v(38) " "Verilog HDL or VHDL warning at Lab1IntegratedDesign.v(38): object \"HEX2_OUT\" assigned a value but never read" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570390026986 "|Lab1IntegratedDesign"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX3_OUT Lab1IntegratedDesign.v(39) " "Verilog HDL or VHDL warning at Lab1IntegratedDesign.v(39): object \"HEX3_OUT\" assigned a value but never read" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570390026986 "|Lab1IntegratedDesign"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX4_OUT Lab1IntegratedDesign.v(40) " "Verilog HDL or VHDL warning at Lab1IntegratedDesign.v(40): object \"HEX4_OUT\" assigned a value but never read" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570390026986 "|Lab1IntegratedDesign"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX5_OUT Lab1IntegratedDesign.v(41) " "Verilog HDL or VHDL warning at Lab1IntegratedDesign.v(41): object \"HEX5_OUT\" assigned a value but never read" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570390026987 "|Lab1IntegratedDesign"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX0 Lab1IntegratedDesign.v(76) " "Verilog HDL Port Connection error at Lab1IntegratedDesign.v(76): output or inout port \"HEX0\" must be connected to a structural net expression" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 76 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1570390026987 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX1 Lab1IntegratedDesign.v(77) " "Verilog HDL Port Connection error at Lab1IntegratedDesign.v(77): output or inout port \"HEX1\" must be connected to a structural net expression" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 77 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1570390026987 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX2 Lab1IntegratedDesign.v(78) " "Verilog HDL Port Connection error at Lab1IntegratedDesign.v(78): output or inout port \"HEX2\" must be connected to a structural net expression" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 78 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1570390026987 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX3 Lab1IntegratedDesign.v(79) " "Verilog HDL Port Connection error at Lab1IntegratedDesign.v(79): output or inout port \"HEX3\" must be connected to a structural net expression" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 79 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1570390026987 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX4 Lab1IntegratedDesign.v(80) " "Verilog HDL Port Connection error at Lab1IntegratedDesign.v(80): output or inout port \"HEX4\" must be connected to a structural net expression" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 80 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1570390026987 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX5 Lab1IntegratedDesign.v(81) " "Verilog HDL Port Connection error at Lab1IntegratedDesign.v(81): output or inout port \"HEX5\" must be connected to a structural net expression" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 81 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1570390026987 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "LEDR Lab1IntegratedDesign.v(82) " "Verilog HDL Port Connection error at Lab1IntegratedDesign.v(82): output or inout port \"LEDR\" must be connected to a structural net expression" {  } { { "Lab1IntegratedDesign.v" "" { Text "C:/Users/Giselle/Desktop/classes/ECEN2350/labs/ECEN2350-Labs/IntegratedDesign/Quartus/Lab1IntegratedDesign.v" 82 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1570390026987 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570390026988 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570390027158 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 06 13:27:07 2019 " "Processing ended: Sun Oct 06 13:27:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570390027158 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570390027158 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570390027158 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390027158 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570390027844 ""}
