Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /usr/Cadence/SOC/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Wed Aug 28 21:36:58 2024 (mem=62.2M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.32-431.29.2.el6.x86_64) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_topcell system_TOP
<CMD_INTERNAL> setUIVar rda_Input ui_netlist /home/ahesham/Projects/System_pnr/DFT/netlists/system_TOP.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,min /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_leffile {/home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef}
<CMD_INTERNAL> setUIVar rda_Input ui_captbl_file /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet VDD
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet VSS
<CMD> commitConfig

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef...

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef...
Set DBUPerIGU to M2 pitch 820.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Wed Aug 28 21:37:07 2024
viaInitial ends at Wed Aug 28 21:37:07 2024
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/ahesham/Projects/System_pnr/DFT/netlists/system_TOP.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.144 (Current mem = 189.004M, initial mem = 62.238M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=189.0M) ***
Set top cell to system_TOP.
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
*** End library_loading (cpu=0.14min, mem=90.8M, fe_cpu=0.18min, fe_mem=279.8M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell system_TOP ...
*** Netlist is unique.
** info: there are 2535 modules.
** info: there are 1953 stdCell insts.

*** Memory Usage v0.144 (Current mem = 280.074M, initial mem = 62.238M) ***
CTE reading timing constraint file '/home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=295.4M) ***
*info - Done with setDoAssign with 32 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX6M INVX5M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
Reading Capacitance Table File /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
<CMD> create_library_set -name min_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib"
<CMD> create_library_set -name max_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib"
<CMD> create_library_set -name typ_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib"
<CMD> create_constraint_mode -name func_mode -sdc_files {../DFT/sdc/system_TOP_func.sdc}
<CMD> create_constraint_mode -name scan_mode -sdc_files {../DFT/sdc/system_TOP_scan.sdc}
<CMD> create_constraint_mode -name capture_mode -sdc_files {../DFT/sdc/system_TOP_capture.sdc}
<CMD> create_rc_corner -name RCcorner -cap_table "../std_cells/captables/tsmc13fsg.capTbl"
<CMD> create_delay_corner -name min_corner -library_set min_library -rc_corner RCcorner
<CMD> create_delay_corner -name max_corner -library_set max_library -rc_corner RCcorner
<CMD> create_analysis_view -name setup1_analysis_view -delay_corner max_corner -constraint_mode func_mode
<CMD> create_analysis_view -name hold1_analysis_view  -delay_corner min_corner -constraint_mode func_mode
<CMD> create_analysis_view -name setup2_analysis_view -delay_corner max_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name hold2_analysis_view  -delay_corner min_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name setup3_analysis_view -delay_corner max_corner -constraint_mode scan_mode
<CMD> create_analysis_view -name hold3_analysis_view  -delay_corner min_corner -constraint_mode scan_mode
<CMD> set_analysis_view -setup {setup1_analysis_view setup2_analysis_view setup3_analysis_view } \
                  -hold { hold1_analysis_view hold2_analysis_view hold3_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: setup1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../DFT/sdc/system_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_func.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_capture.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (EMS-27):	Message (SOCCTE-286) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (SOCCTE-289) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_scan.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_scan.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_func.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_capture.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_scan.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_scan.sdc : Skipped unsupported command: set_units


Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX2M BUFX32M BUFX3M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX1M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX32M CLKBUFX3M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX12M CLKINVX16M CLKINVX1M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX32M CLKINVX3M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX1M INVX20M INVX24M INVX2M INVX32M INVX3M INVX4M INVX5M INVX6M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> loadFPlan ./system_TOP.fp
Reading floorplan file - ./system_TOP.fp (mem = 303.8M).
Set FPlanBox to (0 0 480940 320940)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.0, mem = 303.8M) ***
<CMD> zoomBox 262.430 182.493 204.746 99.475
<CMD> zoomBox 246.985 165.655 232.929 142.960
<CMD> setDrawView fplan
<CMD> selectObject Module uart_RX
<CMD_INTERNAL> uiSetTool move
<CMD> setObjFPlanBox Module uart_RX 172.8905 111.2715 233.488 151.7095
<CMD_INTERNAL> uiSetTool select
<CMD> deselectAll
<CMD> zoomBox 253.946 163.201 140.938 104.362
<CMD> selectObject Module uart_RX
<CMD> deselectAll
<CMD> selectObject Module uart_RX
<CMD> zoomBox 250.522 162.267 169.890 66.382
<CMD> deselectAll
<CMD> selectWire 6.1500 120.8200 234.1100 121.0800 1 VDD
<CMD> deselectAll
<CMD_INTERNAL> uiSetTool move
<CMD_INTERNAL> uiSetTool move
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setObjFPlanBox Module uart_RX 173.020 103.717 233.700 152.520
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> zoomBox 247.628 157.856 160.394 149.710
<CMD> zoomBox 170.078 156.712 178.435 150.308
<CMD> zoomBox 243.672 109.343 208.182 95.334
<CMD> zoomBox 234.331 104.293 230.010 102.228
<CMD> zoomBox 242.738 160.088 226.861 96.891
<CMD> zoomBox 245.779 157.859 227.276 98.228
<CMD_INTERNAL> uiSetTool move
<CMD> setObjFPlanBox Module uart_RX 173.020 103.730 234.162 152.520
<CMD> zoomBox 235.949 154.809 231.847 141.874
<CMD> setObjFPlanBox Module uart_RX 173.020 103.730 234.343 152.520
<CMD> undo
<CMD> setObjFPlanBox Module uart_RX 173.020 103.730 234.298 152.520
<CMD> setObjFPlanBox Module uart_RX 173.020 103.730 234.298 152.520
<CMD> zoomBox 199.776 159.154 174.871 135.494
<CMD> selectObject Module async_fifo
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> deselectAll
<CMD> selectObject Module register_file
<CMD_INTERNAL> uiSetTool select
<CMD> deselectAll
<CMD> selectObject Module alu
<CMD> deselectAll
<CMD> selectObject Module async_fifo
<CMD> deselectAll
<CMD> selectObject Module register_file
<CMD> panPage 1 0
<CMD> deselectAll
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 72 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=308.3M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.7 mem=369.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:04.5 mem=384.4M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
#std cell=1881 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2005 #term=8342 #term/net=4.16, #fixedIo=0, #floatIo=0, #fixedPin=22, #floatPin=0
stdCell: 1881 single + 0 double + 0 multi
Total standard cell length = 9.7359 (mm), area = 0.0279 (mm^2)


Average module density = 0.840.
Density for module 'uart_RX' = 0.688.
       = stdcell_area 1742 (2050 um^2) / alloc_area 2533 (2981 um^2).
Density for the rest of the design = 0.852.
       = stdcell_area 22004 (25892 um^2) / alloc_area 25823 (30386 um^2).
Pin Density = 0.351.
            = total # of pins 8342 / total Instance area 23746.




Identified 1 spare or floating instance, with no clusters.

Iteration  1: Total net bbox = 6.242e+03 (4.62e+03 1.62e+03)
              Est.  stn bbox = 6.242e+03 (4.62e+03 1.62e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 389.5M
Iteration  2: Total net bbox = 6.242e+03 (4.62e+03 1.62e+03)
              Est.  stn bbox = 6.242e+03 (4.62e+03 1.62e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 389.5M
Iteration  3: Total net bbox = 1.399e+04 (8.29e+03 5.70e+03)
              Est.  stn bbox = 1.399e+04 (8.29e+03 5.70e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 389.7M
Iteration  4: Total net bbox = 3.278e+04 (2.04e+04 1.24e+04)
              Est.  stn bbox = 3.278e+04 (2.04e+04 1.24e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 389.7M
Iteration  5: Total net bbox = 3.497e+04 (2.03e+04 1.47e+04)
              Est.  stn bbox = 3.497e+04 (2.03e+04 1.47e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 389.7M
Iteration  6: Total net bbox = 3.849e+04 (2.19e+04 1.66e+04)
              Est.  stn bbox = 3.849e+04 (2.19e+04 1.66e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 389.7M
Iteration  7: Total net bbox = 4.302e+04 (2.62e+04 1.68e+04)
              Est.  stn bbox = 5.502e+04 (3.30e+04 2.20e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 389.9M
Iteration  8: Total net bbox = 4.310e+04 (2.64e+04 1.67e+04)
              Est.  stn bbox = 5.518e+04 (3.33e+04 2.19e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 389.9M
Iteration  9: Total net bbox = 4.305e+04 (2.39e+04 1.91e+04)
              Est.  stn bbox = 4.305e+04 (2.39e+04 1.91e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 390.6M
Iteration 10: Total net bbox = 4.711e+04 (2.79e+04 1.92e+04)
              Est.  stn bbox = 5.958e+04 (3.48e+04 2.47e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 390.6M
Iteration 11: Total net bbox = 5.041e+04 (3.11e+04 1.93e+04)
              Est.  stn bbox = 6.324e+04 (3.84e+04 2.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 390.6M
*** cost = 5.041e+04 (3.11e+04 1.93e+04) (cpu for global=0:00:03.2) real=0:00:03.0***
Core Placement runtime cpu: 0:00:02.4 real: 0:00:02.0

Starting refinePlace ...
Placement tweakage begins.
wire length = 5.149e+04 = 3.190e+04 H + 1.959e+04 V
wire length = 4.501e+04 = 2.565e+04 H + 1.936e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        54.53 um
  inst (sys_ctrl/U3) with max move: (65.19, 126.69) -> (116.85, 129.56)
  mean    (X+Y) =         5.09 um
Total instances flipped : 40
Total instances moved : 1448
*** cpu=0:00:00.1   mem=389.9M  mem(used)=0.0M***
Total net length = 4.498e+04 (2.566e+04 1.932e+04) (ext = 2.865e+03)
*** End of Placement (cpu=0:00:08.8, real=0:00:09.0, mem=389.9M) ***

default core: bins with density >  0.75 = 72.9 % ( 35 / 48 )
*** Free Virtual Timing Model ...(mem=389.9M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 389.0M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=389.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=221, multi-gpins=443, moved blk term=0/77

Phase 1a route (0:00:00.0 389.0M):
Est net length = 5.787e+04um = 3.140e+04H + 2.647e+04V
Usage: (16.6%H 17.9%V) = (3.754e+04um 4.676e+04um) = (18212 16290)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 62 = 0 (0.00% H) + 62 (0.99% V)
Number obstruct path=15 reroute=0

Phase 1b route (0:00:00.0 389.0M):
Usage: (16.6%H 17.9%V) = (3.750e+04um 4.679e+04um) = (18194 16302)
Overflow: 62 = 0 (0.00% H) + 62 (0.98% V)

Phase 1c route (0:00:00.0 389.0M):
Usage: (16.6%H 17.9%V) = (3.737e+04um 4.673e+04um) = (18130 16280)
Overflow: 49 = 0 (0.00% H) + 49 (0.78% V)

Phase 1d route (0:00:00.0 389.0M):
Usage: (16.6%H 17.9%V) = (3.737e+04um 4.673e+04um) = (18132 16281)
Overflow: 42 = 0 (0.00% H) + 42 (0.67% V)

Phase 1e route (0:00:00.0 389.0M):
Usage: (16.6%H 17.9%V) = (3.743e+04um 4.676e+04um) = (18157 16290)
Overflow: 16 = 0 (0.00% H) + 16 (0.26% V)

Phase 1f route (0:00:00.0 389.0M):
Usage: (16.6%H 17.9%V) = (3.746e+04um 4.678e+04um) = (18175 16297)
Overflow: 8 = 0 (0.00% H) + 8 (0.13% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	8	 0.13%
--------------------------------------
  0:	0	 0.00%	70	 1.12%
  1:	0	 0.00%	57	 0.91%
  2:	0	 0.00%	47	 0.75%
  3:	0	 0.00%	30	 0.48%
  4:	4	 0.06%	7	 0.11%
  5:	3	 0.05%	14	 0.22%
  6:	8	 0.13%	39	 0.62%
  7:	24	 0.38%	62	 0.99%
  8:	65	 1.03%	124	 1.98%
  9:	89	 1.41%	305	 4.86%
 10:	191	 3.02%	531	 8.46%
 11:	278	 4.40%	869	13.85%
 12:	497	 7.86%	1167	18.59%
 13:	726	11.48%	1197	19.07%
 14:	1163	18.39%	947	15.09%
 15:	1295	20.47%	752	11.98%
 16:	1099	17.38%	18	 0.29%
 17:	572	 9.04%	11	 0.18%
 18:	196	 3.10%	15	 0.24%
 20:	115	 1.82%	6	 0.10%



*** Memory Usage v0.144 (Current mem = 389.016M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 389.0M):


*** After '-updateRemainTrks' operation: 

Usage: (17.1%H 18.4%V) = (3.859e+04um 4.793e+04um) = (18720 16699)
Overflow: 35 = 0 (0.00% H) + 35 (0.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	28	 0.45%
--------------------------------------
  0:	0	 0.00%	56	 0.89%
  1:	0	 0.00%	49	 0.78%
  2:	0	 0.00%	46	 0.73%
  3:	0	 0.00%	31	 0.49%
  4:	5	 0.08%	10	 0.16%
  5:	7	 0.11%	21	 0.33%
  6:	13	 0.21%	39	 0.62%
  7:	29	 0.46%	78	 1.24%
  8:	78	 1.23%	139	 2.21%
  9:	97	 1.53%	339	 5.40%
 10:	198	 3.13%	497	 7.92%
 11:	300	 4.74%	840	13.38%
 12:	511	 8.08%	1184	18.87%
 13:	746	11.79%	1176	18.74%
 14:	1145	18.10%	935	14.90%
 15:	1266	20.02%	752	11.98%
 16:	1073	16.96%	19	 0.30%
 17:	551	 8.71%	11	 0.18%
 18:	191	 3.02%	15	 0.24%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 389.0M) ***


Total length: 6.028e+04um, number of vias: 17262
M1(H) length: 2.062e+00um, number of vias: 8320
M2(V) length: 2.238e+04um, number of vias: 7548
M3(H) length: 2.702e+04um, number of vias: 1061
M4(V) length: 6.593e+03um, number of vias: 316
M5(H) length: 4.099e+03um, number of vias: 17
M6(V) length: 1.849e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 389.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=389.0M) ***
Peak Memory Usage was 389.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=389.0M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.016M)
************ Recovering area ***************
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.2 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
*** CDM Built up (cpu=0:00:00.6  mem= 389.0M) ***
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 83.742% **

*** starting 1-st reclaim pass: 1469 instances 
*** starting 2-nd reclaim pass: 181 instances 
*** starting 3-rd reclaim pass: 22 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 31 Downsize = 1 **
** Density Change = 0.458% **
** Density after area reclaim = 83.284% **
*** Finished Area Reclaim (0:00:01.1) ***
*** Starting sequential cell resizing ***
density before resizing = 83.284%

*summary:      0 instances changed cell type
density after resizing = 83.284%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=389.0M) ***
*** Starting trialRoute (mem=389.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=221, multi-gpins=443, moved blk term=0/77

Phase 1a route (0:00:00.0 389.0M):
Est net length = 5.817e+04um = 3.150e+04H + 2.667e+04V
Usage: (16.7%H 18.0%V) = (3.761e+04um 4.683e+04um) = (18245 16315)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 58 = 0 (0.00% H) + 58 (0.92% V)
Number obstruct path=15 reroute=0

Phase 1b route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.757e+04um 4.686e+04um) = (18226 16327)
Overflow: 59 = 0 (0.00% H) + 59 (0.94% V)

Phase 1c route (0:00:00.0 389.0M):
Usage: (16.6%H 17.9%V) = (3.745e+04um 4.680e+04um) = (18167 16305)
Overflow: 48 = 0 (0.00% H) + 48 (0.77% V)

Phase 1d route (0:00:00.0 389.0M):
Usage: (16.6%H 17.9%V) = (3.745e+04um 4.680e+04um) = (18169 16306)
Overflow: 40 = 0 (0.00% H) + 40 (0.64% V)

Phase 1e route (0:00:00.0 389.0M):
Usage: (16.6%H 18.0%V) = (3.749e+04um 4.683e+04um) = (18189 16315)
Overflow: 17 = 0 (0.00% H) + 17 (0.28% V)

Phase 1f route (0:00:00.0 389.0M):
Usage: (16.6%H 18.0%V) = (3.753e+04um 4.685e+04um) = (18207 16321)
Overflow: 9 = 0 (0.00% H) + 9 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	9	 0.14%
--------------------------------------
  0:	0	 0.00%	67	 1.07%
  1:	0	 0.00%	54	 0.86%
  2:	0	 0.00%	52	 0.83%
  3:	0	 0.00%	30	 0.48%
  4:	4	 0.06%	7	 0.11%
  5:	3	 0.05%	15	 0.24%
  6:	7	 0.11%	38	 0.61%
  7:	27	 0.43%	69	 1.10%
  8:	68	 1.08%	138	 2.20%
  9:	90	 1.42%	303	 4.83%
 10:	188	 2.97%	515	 8.21%
 11:	280	 4.43%	864	13.77%
 12:	499	 7.89%	1174	18.71%
 13:	735	11.62%	1184	18.87%
 14:	1161	18.36%	939	14.96%
 15:	1280	20.24%	768	12.24%
 16:	1088	17.20%	18	 0.29%
 17:	572	 9.04%	12	 0.19%
 18:	208	 3.29%	14	 0.22%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 389.016M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 389.0M):


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 18.4%V) = (3.869e+04um 4.806e+04um) = (18769 16745)
Overflow: 38 = 0 (0.00% H) + 38 (0.60% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	30	 0.48%
--------------------------------------
  0:	0	 0.00%	51	 0.81%
  1:	0	 0.00%	49	 0.78%
  2:	0	 0.00%	50	 0.80%
  3:	0	 0.00%	30	 0.48%
  4:	5	 0.08%	11	 0.18%
  5:	6	 0.09%	21	 0.33%
  6:	11	 0.17%	41	 0.65%
  7:	39	 0.62%	83	 1.32%
  8:	76	 1.20%	145	 2.31%
  9:	104	 1.64%	344	 5.48%
 10:	187	 2.96%	487	 7.76%
 11:	305	 4.82%	839	13.37%
 12:	517	 8.17%	1182	18.83%
 13:	750	11.86%	1163	18.53%
 14:	1142	18.06%	926	14.75%
 15:	1255	19.84%	769	12.25%
 16:	1061	16.77%	18	 0.29%
 17:	550	 8.70%	12	 0.19%
 18:	202	 3.19%	14	 0.22%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 389.0M) ***


Total length: 6.059e+04um, number of vias: 17212
M1(H) length: 2.062e+00um, number of vias: 8258
M2(V) length: 2.214e+04um, number of vias: 7515
M3(H) length: 2.694e+04um, number of vias: 1082
M4(V) length: 6.847e+03um, number of vias: 333
M5(H) length: 4.333e+03um, number of vias: 24
M6(V) length: 3.309e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 389.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=389.0M) ***
Peak Memory Usage was 389.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=389.0M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.016M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 389.0M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 389.0M **
*info: Start fixing DRV (Mem = 389.02M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (389.0M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 51 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=389.0M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.832840
Start fixing design rules ... (0:00:00.0 389.0M)
Done fixing design rule (0:00:01.1 389.0M)

Summary:
15 buffers added on 10 nets (with 32 drivers resized)

Density after buffering = 0.836648
*** Completed dpFixDRCViolation (0:00:01.1 389.0M)

*** Starting trialRoute (mem=389.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=224, multi-gpins=449, moved blk term=0/78

Phase 1a route (0:00:00.0 389.0M):
Est net length = 5.844e+04um = 3.170e+04H + 2.675e+04V
Usage: (16.8%H 18.0%V) = (3.780e+04um 4.698e+04um) = (18340 16369)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 58 = 0 (0.00% H) + 58 (0.92% V)
Number obstruct path=17 reroute=0

Phase 1b route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.775e+04um 4.702e+04um) = (18316 16381)
Overflow: 59 = 0 (0.00% H) + 59 (0.94% V)

Phase 1c route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.766e+04um 4.695e+04um) = (18273 16359)
Overflow: 49 = 0 (0.00% H) + 49 (0.78% V)

Phase 1d route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.767e+04um 4.696e+04um) = (18275 16360)
Overflow: 41 = 0 (0.00% H) + 41 (0.65% V)

Phase 1e route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.771e+04um 4.698e+04um) = (18295 16368)
Overflow: 18 = 0 (0.00% H) + 18 (0.28% V)

Phase 1f route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.775e+04um 4.700e+04um) = (18313 16374)
Overflow: 9 = 0 (0.00% H) + 9 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	8	 0.13%
--------------------------------------
  0:	0	 0.00%	68	 1.08%
  1:	0	 0.00%	55	 0.88%
  2:	0	 0.00%	50	 0.80%
  3:	0	 0.00%	31	 0.49%
  4:	4	 0.06%	8	 0.13%
  5:	2	 0.03%	14	 0.22%
  6:	9	 0.14%	35	 0.56%
  7:	27	 0.43%	69	 1.10%
  8:	65	 1.03%	140	 2.23%
  9:	88	 1.39%	319	 5.08%
 10:	182	 2.88%	510	 8.13%
 11:	305	 4.82%	868	13.83%
 12:	467	 7.38%	1181	18.82%
 13:	761	12.03%	1159	18.47%
 14:	1202	19.00%	930	14.82%
 15:	1274	20.14%	780	12.43%
 16:	1059	16.74%	18	 0.29%
 17:	562	 8.89%	12	 0.19%
 18:	203	 3.21%	14	 0.22%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 389.016M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 389.0M):


*** After '-updateRemainTrks' operation: 

Usage: (17.3%H 18.5%V) = (3.893e+04um 4.817e+04um) = (18883 16782)
Overflow: 38 = 0 (0.00% H) + 38 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	29	 0.46%
--------------------------------------
  0:	0	 0.00%	54	 0.86%
  1:	0	 0.00%	46	 0.73%
  2:	0	 0.00%	50	 0.80%
  3:	0	 0.00%	30	 0.48%
  4:	7	 0.11%	10	 0.16%
  5:	5	 0.08%	19	 0.30%
  6:	11	 0.17%	41	 0.65%
  7:	40	 0.63%	87	 1.39%
  8:	75	 1.19%	151	 2.41%
  9:	95	 1.50%	335	 5.34%
 10:	190	 3.00%	502	 8.00%
 11:	323	 5.11%	842	13.42%
 12:	492	 7.78%	1188	18.93%
 13:	760	12.02%	1134	18.07%
 14:	1194	18.88%	921	14.67%
 15:	1253	19.81%	781	12.44%
 16:	1032	16.32%	18	 0.29%
 17:	535	 8.46%	12	 0.19%
 18:	198	 3.13%	14	 0.22%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 389.0M) ***


Total length: 6.083e+04um, number of vias: 17240
M1(H) length: 2.062e+00um, number of vias: 8282
M2(V) length: 2.230e+04um, number of vias: 7528
M3(H) length: 2.727e+04um, number of vias: 1079
M4(V) length: 6.844e+03um, number of vias: 323
M5(H) length: 4.148e+03um, number of vias: 26
M6(V) length: 2.649e+02um, number of vias: 2
M7(H) length: 4.510e+00um
*** Completed Phase 2 route (0:00:00.1 389.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=389.0M) ***
Peak Memory Usage was 389.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=389.0M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.016M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 389.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   815
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 389.02M).
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 389.0M **
*** Starting optFanout (389.0M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 51 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=389.0M) ***
Start fixing timing ... (0:00:00.0 389.0M)

Start clock batches slack = -7.125ns
End batches slack = -6.000ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.3 389.0M)

Summary:
7 buffers added on 7 nets (with 7 drivers resized)

Density after buffering = 0.840845
*** Completed optFanout (0:00:00.3 389.0M)

*** Starting trialRoute (mem=389.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=237, multi-gpins=476, moved blk term=0/78

Phase 1a route (0:00:00.0 389.0M):
Est net length = 5.844e+04um = 3.168e+04H + 2.675e+04V
Usage: (16.8%H 18.0%V) = (3.779e+04um 4.702e+04um) = (18335 16383)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 58 = 0 (0.00% H) + 58 (0.92% V)
Number obstruct path=17 reroute=0

Phase 1b route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.774e+04um 4.706e+04um) = (18310 16395)
Overflow: 59 = 0 (0.00% H) + 59 (0.94% V)

Phase 1c route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.765e+04um 4.699e+04um) = (18267 16373)
Overflow: 49 = 0 (0.00% H) + 49 (0.77% V)

Phase 1d route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.766e+04um 4.700e+04um) = (18269 16374)
Overflow: 40 = 0 (0.00% H) + 40 (0.64% V)

Phase 1e route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.769e+04um 4.702e+04um) = (18287 16381)
Overflow: 19 = 0 (0.00% H) + 19 (0.30% V)

Phase 1f route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.773e+04um 4.704e+04um) = (18305 16387)
Overflow: 9 = 0 (0.00% H) + 9 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	8	 0.13%
--------------------------------------
  0:	0	 0.00%	68	 1.08%
  1:	0	 0.00%	57	 0.91%
  2:	0	 0.00%	49	 0.78%
  3:	0	 0.00%	30	 0.48%
  4:	4	 0.06%	7	 0.11%
  5:	2	 0.03%	15	 0.24%
  6:	9	 0.14%	36	 0.57%
  7:	30	 0.47%	70	 1.12%
  8:	63	 1.00%	136	 2.17%
  9:	88	 1.39%	327	 5.21%
 10:	184	 2.91%	502	 8.00%
 11:	300	 4.74%	868	13.83%
 12:	466	 7.37%	1186	18.90%
 13:	755	11.94%	1159	18.47%
 14:	1205	19.05%	929	14.80%
 15:	1287	20.35%	778	12.40%
 16:	1049	16.58%	18	 0.29%
 17:	565	 8.93%	12	 0.19%
 18:	203	 3.21%	14	 0.22%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 389.016M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 389.0M):


*** After '-updateRemainTrks' operation: 

Usage: (17.3%H 18.5%V) = (3.891e+04um 4.821e+04um) = (18875 16794)
Overflow: 39 = 0 (0.00% H) + 39 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	30	 0.48%
--------------------------------------
  0:	0	 0.00%	52	 0.83%
  1:	0	 0.00%	48	 0.76%
  2:	0	 0.00%	50	 0.80%
  3:	0	 0.00%	28	 0.45%
  4:	7	 0.11%	11	 0.18%
  5:	5	 0.08%	20	 0.32%
  6:	13	 0.21%	43	 0.69%
  7:	39	 0.62%	87	 1.39%
  8:	77	 1.22%	146	 2.33%
  9:	91	 1.44%	341	 5.43%
 10:	193	 3.05%	494	 7.87%
 11:	316	 5.00%	847	13.50%
 12:	495	 7.83%	1187	18.91%
 13:	756	11.95%	1138	18.13%
 14:	1197	18.92%	919	14.64%
 15:	1260	19.92%	779	12.41%
 16:	1025	16.21%	18	 0.29%
 17:	538	 8.51%	12	 0.19%
 18:	198	 3.13%	14	 0.22%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 389.0M) ***


Total length: 6.083e+04um, number of vias: 17259
M1(H) length: 2.062e+00um, number of vias: 8296
M2(V) length: 2.230e+04um, number of vias: 7531
M3(H) length: 2.725e+04um, number of vias: 1079
M4(V) length: 6.885e+03um, number of vias: 326
M5(H) length: 4.156e+03um, number of vias: 25
M6(V) length: 2.435e+02um, number of vias: 2
M7(H) length: 4.510e+00um
*** Completed Phase 2 route (0:00:00.0 389.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=389.0M) ***
Peak Memory Usage was 389.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=389.0M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.016M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 389.0M) ***
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 389.0M **
*** Timing NOT met, worst failing slack is -6.619
*** Check timing (0:00:00.1)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 84.084% **

*** starting 1-st reclaim pass: 1460 instances 
*** starting 2-nd reclaim pass: 190 instances 
*** starting 3-rd reclaim pass: 52 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 50 **
** Density Change = 0.120% **
** Density after area reclaim = 83.965% **
*** Finished Area Reclaim (0:00:00.9) ***
*** Starting sequential cell resizing ***
density before resizing = 83.965%

*summary:     16 instances changed cell type
density after resizing = 84.254%
*** Finish sequential cell resizing (cpu=0:00:00.4 mem=389.0M) ***
density before resizing = 84.254%
* summary of transition time violation fixes:
*summary:      9 instances changed cell type
density after resizing = 84.321%
*** Starting trialRoute (mem=389.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=232, multi-gpins=467, moved blk term=0/78

Phase 1a route (0:00:00.0 389.0M):
Est net length = 5.848e+04um = 3.171e+04H + 2.677e+04V
Usage: (16.8%H 18.0%V) = (3.783e+04um 4.705e+04um) = (18352 16391)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 57 = 0 (0.00% H) + 57 (0.90% V)
Number obstruct path=17 reroute=0

Phase 1b route (0:00:00.0 389.0M):
Usage: (16.8%H 18.0%V) = (3.778e+04um 4.708e+04um) = (18329 16403)
Overflow: 58 = 0 (0.00% H) + 58 (0.92% V)

Phase 1c route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.769e+04um 4.702e+04um) = (18283 16381)
Overflow: 48 = 0 (0.00% H) + 48 (0.76% V)

Phase 1d route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.769e+04um 4.702e+04um) = (18285 16382)
Overflow: 40 = 0 (0.00% H) + 40 (0.64% V)

Phase 1e route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.772e+04um 4.704e+04um) = (18301 16388)
Overflow: 18 = 0 (0.00% H) + 18 (0.29% V)

Phase 1f route (0:00:00.0 389.0M):
Usage: (16.7%H 18.0%V) = (3.776e+04um 4.706e+04um) = (18319 16394)
Overflow: 10 = 0 (0.00% H) + 10 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	10	 0.16%
--------------------------------------
  0:	0	 0.00%	67	 1.07%
  1:	0	 0.00%	54	 0.86%
  2:	0	 0.00%	53	 0.84%
  3:	0	 0.00%	29	 0.46%
  4:	2	 0.03%	8	 0.13%
  5:	4	 0.06%	15	 0.24%
  6:	9	 0.14%	34	 0.54%
  7:	24	 0.38%	69	 1.10%
  8:	66	 1.04%	135	 2.15%
  9:	96	 1.52%	319	 5.08%
 10:	173	 2.74%	522	 8.32%
 11:	290	 4.58%	850	13.54%
 12:	487	 7.70%	1203	19.17%
 13:	796	12.58%	1161	18.50%
 14:	1135	17.94%	922	14.69%
 15:	1309	20.70%	776	12.36%
 16:	1060	16.76%	18	 0.29%
 17:	564	 8.92%	11	 0.18%
 18:	195	 3.08%	14	 0.22%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 389.016M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 389.0M):


*** After '-updateRemainTrks' operation: 

Usage: (17.3%H 18.5%V) = (3.895e+04um 4.827e+04um) = (18894 16816)
Overflow: 40 = 0 (0.00% H) + 40 (0.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	51	 0.81%
  1:	0	 0.00%	49	 0.78%
  2:	0	 0.00%	49	 0.78%
  3:	0	 0.00%	29	 0.46%
  4:	6	 0.09%	12	 0.19%
  5:	6	 0.09%	18	 0.29%
  6:	9	 0.14%	43	 0.69%
  7:	39	 0.62%	82	 1.31%
  8:	75	 1.19%	145	 2.31%
  9:	105	 1.66%	348	 5.54%
 10:	178	 2.81%	493	 7.86%
 11:	316	 5.00%	849	13.53%
 12:	504	 7.97%	1192	18.99%
 13:	796	12.58%	1142	18.20%
 14:	1137	17.98%	911	14.52%
 15:	1275	20.16%	777	12.38%
 16:	1037	16.40%	18	 0.29%
 17:	537	 8.49%	11	 0.18%
 18:	190	 3.00%	14	 0.22%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 389.0M) ***


Total length: 6.090e+04um, number of vias: 17281
M1(H) length: 2.062e+00um, number of vias: 8296
M2(V) length: 2.226e+04um, number of vias: 7541
M3(H) length: 2.726e+04um, number of vias: 1086
M4(V) length: 6.884e+03um, number of vias: 330
M5(H) length: 4.232e+03um, number of vias: 26
M6(V) length: 2.628e+02um, number of vias: 2
M7(H) length: 4.510e+00um
*** Completed Phase 2 route (0:00:00.0 389.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=389.0M) ***
Peak Memory Usage was 389.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=389.0M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 389.016M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.1 389.016M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 389.0M)
Number of Loop : 0
Start delay calculation (mem=389.016M)...
Delay calculation completed.
(0:00:00.0 389.016M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 389.0M) ***
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 389.0M **
*** Timing NOT met, worst failing slack is -5.449
*** Check timing (0:00:00.1)
*** Starting optCritPath ***
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 51 no-driver nets excluded.

Density : 0.8432
Max route overflow : 0.0064
Current slack : -5.449 ns, density : 0.8432
Current slack : -4.572 ns, density : 0.8442
Current slack : -4.572 ns, density : 0.8442
Current slack : -4.572 ns, density : 0.8442
Current slack : -4.524 ns, density : 0.8442
Current slack : -3.669 ns, density : 0.8509
Current slack : -3.670 ns, density : 0.8509
Current slack : -3.670 ns, density : 0.8509
Current slack : -3.670 ns, density : 0.8509
Current slack : -3.641 ns, density : 0.8509
Current slack : -3.641 ns, density : 0.8509
Current slack : -3.641 ns, density : 0.8509
*** Starting delays update (0:00:50.0 mem=389.0M) ***
*** Finished delays update (0:00:50.5 mem=389.0M) ***

*** Starting delays update (0:00:50.7 mem=389.0M) ***
*** Finished delays update (0:00:51.2 mem=389.0M) ***

*** Done optCritPath (0:00:51.3 389.02M) ***
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 389.0M **
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 389.0M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=389.0M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.7 mem=389.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.3 mem=391.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=2339 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2442 #term=9601 #term/net=3.93, #fixedIo=0, #floatIo=0, #fixedPin=22, #floatPin=0
stdCell: 2339 single + 0 double + 0 multi
Total standard cell length = 10.9208 (mm), area = 0.0313 (mm^2)


Average module density = 0.946.
Density for module 'uart_RX' = 0.690.
       = stdcell_area 1749 (2058 um^2) / alloc_area 2533 (2981 um^2).
Density for the rest of the design = 0.964.
       = stdcell_area 24887 (29285 um^2) / alloc_area 25823 (30386 um^2).
Pin Density = 0.360.
            = total # of pins 9601 / total Instance area 26636.




Identified 1 spare or floating instance, with no clusters.

Iteration 11: Total net bbox = 4.914e+04 (2.87e+04 2.04e+04)
              Est.  stn bbox = 6.233e+04 (3.61e+04 2.62e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 396.4M
Iteration 12: Total net bbox = 5.329e+04 (3.28e+04 2.05e+04)
              Est.  stn bbox = 6.687e+04 (4.05e+04 2.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 396.4M
*** cost = 5.329e+04 (3.28e+04 2.05e+04) (cpu for global=0:00:01.2) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.2 real: 0:00:01.0

Starting refinePlace ...
Placement tweakage begins.
wire length = 5.934e+04 = 3.812e+04 H + 2.122e+04 V
wire length = 4.977e+04 = 2.876e+04 H + 2.101e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        76.67 um
  inst (alu/div_30/FE_RC_167_0) with max move: (232.47, 43.46) -> (210.33, 97.99)
  mean    (X+Y) =         6.74 um
Total instances flipped : 83
Total instances moved : 2176
*** cpu=0:00:00.1   mem=394.7M  mem(used)=0.0M***
Total net length = 5.266e+04 (3.027e+04 2.239e+04) (ext = 2.563e+03)
*** End of Placement (cpu=0:00:05.8, real=0:00:06.0, mem=394.7M) ***

default core: bins with density >  0.75 = 81.2 % ( 39 / 48 )
*** Free Virtual Timing Model ...(mem=394.7M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1:16, real = 0: 1:17, mem = 394.7M **
<CMD> addTieHiLo -cell TIELOM -prefix LTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIELOM, if found would be deleted
Deleted 0 physical inst  (cell TIELOM / prefix -).
Deleted 0 logical insts of cell TIELOM with prefix LTIE

INFO: Total Number of Tie Cells (TIELOM) placed: 2
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIEHIM, if found would be deleted
Deleted 0 physical inst  (cell TIEHIM / prefix -).
Deleted 0 logical insts of cell TIEHIM with prefix HTIE

INFO: Total Number of Tie Cells (TIEHIM) placed: 4
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 394.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.7  MEM: 0.0M)

<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> selectObject Module async_fifo
<CMD> deselectAll
<CMD> selectObject Module register_file
<CMD> deselectAll
<CMD> selectObject Module alu
<CMD> deselectAll
<CMD> selectObject Module uart_RX
<CMD> setDrawView place
<CMD> deselectAll
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix system_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=394.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=510, multi-gpins=1079, moved blk term=0/86

Phase 1a route (0:00:00.0 394.7M):
Est net length = 6.522e+04um = 3.609e+04H + 2.914e+04V
Usage: (19.1%H 20.2%V) = (4.312e+04um 5.275e+04um) = (20930 18380)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 43 = 0 (0.00% H) + 43 (0.68% V)
Number obstruct path=9 reroute=0

Phase 1b route (0:00:00.0 394.7M):
Usage: (19.1%H 20.2%V) = (4.304e+04um 5.277e+04um) = (20890 18385)
Overflow: 43 = 0 (0.00% H) + 43 (0.69% V)

Phase 1c route (0:00:00.0 394.7M):
Usage: (19.0%H 20.2%V) = (4.289e+04um 5.271e+04um) = (20820 18366)
Overflow: 41 = 0 (0.00% H) + 41 (0.65% V)

Phase 1d route (0:00:00.0 394.7M):
Usage: (19.0%H 20.2%V) = (4.289e+04um 5.272e+04um) = (20820 18366)
Overflow: 41 = 0 (0.00% H) + 41 (0.66% V)

Phase 1e route (0:00:00.0 394.7M):
Usage: (19.0%H 20.2%V) = (4.291e+04um 5.272e+04um) = (20829 18366)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1f route (0:00:00.0 394.7M):
Usage: (19.1%H 20.2%V) = (4.296e+04um 5.274e+04um) = (20855 18373)
Overflow: 10 = 0 (0.00% H) + 10 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	10	 0.16%
--------------------------------------
  0:	0	 0.00%	89	 1.42%
  1:	0	 0.00%	45	 0.72%
  2:	0	 0.00%	45	 0.72%
  3:	0	 0.00%	25	 0.40%
  4:	6	 0.09%	13	 0.21%
  5:	9	 0.14%	24	 0.38%
  6:	21	 0.33%	45	 0.72%
  7:	56	 0.89%	96	 1.53%
  8:	86	 1.36%	199	 3.17%
  9:	151	 2.39%	397	 6.33%
 10:	234	 3.70%	673	10.72%
 11:	354	 5.60%	930	14.82%
 12:	555	 8.77%	1172	18.67%
 13:	832	13.15%	1026	16.35%
 14:	1208	19.10%	735	11.71%
 15:	1257	19.87%	714	11.38%
 16:	948	14.99%	9	 0.14%
 17:	359	 5.68%	11	 0.18%
 18:	134	 2.12%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 394.688M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 394.7M):


*** After '-updateRemainTrks' operation: 

Usage: (19.8%H 21.0%V) = (4.468e+04um 5.465e+04um) = (21685 19041)
Overflow: 53 = 0 (0.00% H) + 53 (0.85% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	12	 0.19%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	59	 0.94%
  1:	0	 0.00%	41	 0.65%
  2:	0	 0.00%	45	 0.72%
  3:	1	 0.02%	28	 0.45%
  4:	7	 0.11%	13	 0.21%
  5:	23	 0.36%	42	 0.67%
  6:	32	 0.51%	78	 1.24%
  7:	65	 1.03%	116	 1.85%
  8:	112	 1.77%	213	 3.39%
  9:	164	 2.59%	420	 6.69%
 10:	232	 3.67%	642	10.23%
 11:	373	 5.90%	871	13.88%
 12:	594	 9.39%	1174	18.71%
 13:	814	12.87%	1017	16.20%
 14:	1196	18.91%	722	11.50%
 15:	1233	19.49%	712	11.34%
 16:	893	14.12%	8	 0.13%
 17:	339	 5.36%	11	 0.18%
 18:	132	 2.09%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 394.7M) ***


Total length: 6.824e+04um, number of vias: 20198
M1(H) length: 2.192e+00um, number of vias: 9599
M2(V) length: 2.332e+04um, number of vias: 8551
M3(H) length: 2.983e+04um, number of vias: 1531
M4(V) length: 8.662e+03um, number of vias: 492
M5(H) length: 6.040e+03um, number of vias: 25
M6(V) length: 3.858e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 394.7M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=394.7M) ***
Peak Memory Usage was 394.7M 
*** Finished trialRoute (cpu=0:00:00.3 mem=394.7M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 394.688M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.144  | -0.144  |  7.243  | 78.530  |   N/A   |  7.671  |
|           TNS (ns):| -0.144  | -0.144  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   416   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 93.998%
Routing Overflow: 0.00% H and 0.85% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.44 sec
Total Real time: 1.0 sec
Total Memory Usage: 394.6875 Mbytes
<CMD> optDesign -preCTS -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 394.7M **
Info: DRVs not fixed with -incr option
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=394.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=394.7M) ***

Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.144  |
|           TNS (ns):| -0.144  |
|    Violating Paths:|    1    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 93.998%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 394.7M **
*** Starting optCritPath ***
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 51 no-driver nets excluded.

Density : 0.9400
Max route overflow : 0.0085
Current slack : -0.144 ns, density : 0.9400
Current slack : -0.039 ns, density : 0.9384
Current slack : 0.031 ns, density : 0.9386
Current slack : 0.031 ns, density : 0.9386
Current slack : 0.090 ns, density : 0.9386
Current slack : 0.090 ns, density : 0.9386
Current slack : 0.110 ns, density : 0.9381
*** Starting refinePlace (0:00:01.4 mem=394.7M) ***
*** maximum move = 8.2um ***
*** Finished refinePlace (0:00:01.4 mem=394.7M) ***
*** Starting trialRoute (mem=394.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=498, multi-gpins=1053, moved blk term=0/81

Phase 1a route (0:00:00.0 394.7M):
Est net length = 6.584e+04um = 3.670e+04H + 2.915e+04V
Usage: (19.4%H 20.3%V) = (4.374e+04um 5.289e+04um) = (21230 18426)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 46 = 0 (0.00% H) + 46 (0.73% V)
Number obstruct path=7 reroute=0

Phase 1b route (0:00:00.0 394.7M):
Usage: (19.4%H 20.3%V) = (4.367e+04um 5.290e+04um) = (21196 18430)
Overflow: 47 = 0 (0.00% H) + 47 (0.74% V)

Phase 1c route (0:00:00.0 394.7M):
Usage: (19.3%H 20.3%V) = (4.353e+04um 5.284e+04um) = (21130 18409)
Overflow: 45 = 0 (0.00% H) + 45 (0.72% V)

Phase 1d route (0:00:00.0 394.7M):
Usage: (19.3%H 20.3%V) = (4.353e+04um 5.284e+04um) = (21130 18409)
Overflow: 45 = 0 (0.00% H) + 45 (0.72% V)

Phase 1e route (0:00:00.0 394.7M):
Usage: (19.3%H 20.3%V) = (4.354e+04um 5.286e+04um) = (21136 18416)
Overflow: 24 = 0 (0.00% H) + 24 (0.38% V)

Phase 1f route (0:00:00.0 394.7M):
Usage: (19.4%H 20.3%V) = (4.361e+04um 5.287e+04um) = (21169 18419)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	7	 0.11%
--------------------------------------
  0:	0	 0.00%	84	 1.34%
  1:	0	 0.00%	47	 0.75%
  2:	0	 0.00%	49	 0.78%
  3:	0	 0.00%	29	 0.46%
  4:	5	 0.08%	8	 0.13%
  5:	8	 0.13%	20	 0.32%
  6:	13	 0.21%	43	 0.69%
  7:	47	 0.74%	113	 1.80%
  8:	95	 1.50%	209	 3.33%
  9:	171	 2.70%	436	 6.95%
 10:	240	 3.79%	645	10.28%
 11:	381	 6.02%	920	14.66%
 12:	559	 8.84%	1136	18.10%
 13:	865	13.68%	1019	16.24%
 14:	1197	18.92%	755	12.03%
 15:	1239	19.59%	716	11.41%
 16:	927	14.66%	12	 0.19%
 17:	339	 5.36%	10	 0.16%
 18:	124	 1.96%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 394.688M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 394.7M):


*** After '-updateRemainTrks' operation: 

Usage: (20.2%H 21.0%V) = (4.543e+04um 5.491e+04um) = (22050 19130)
Overflow: 47 = 0 (0.00% H) + 47 (0.75% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	8	 0.13%
 -1:	0	 0.00%	30	 0.48%
--------------------------------------
  0:	0	 0.00%	58	 0.92%
  1:	0	 0.00%	45	 0.72%
  2:	0	 0.00%	47	 0.75%
  3:	0	 0.00%	29	 0.46%
  4:	11	 0.17%	17	 0.27%
  5:	9	 0.14%	36	 0.57%
  6:	29	 0.46%	66	 1.05%
  7:	65	 1.03%	141	 2.25%
  8:	123	 1.94%	229	 3.65%
  9:	187	 2.96%	448	 7.14%
 10:	235	 3.72%	617	 9.83%
 11:	415	 6.56%	870	13.86%
 12:	586	 9.26%	1140	18.16%
 13:	837	13.23%	995	15.85%
 14:	1196	18.91%	743	11.84%
 15:	1192	18.85%	715	11.39%
 16:	883	13.96%	11	 0.18%
 17:	322	 5.09%	10	 0.16%
 18:	120	 1.90%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 394.7M) ***


Total length: 6.888e+04um, number of vias: 20347
M1(H) length: 2.192e+00um, number of vias: 9593
M2(V) length: 2.330e+04um, number of vias: 8616
M3(H) length: 3.025e+04um, number of vias: 1583
M4(V) length: 8.695e+03um, number of vias: 523
M5(H) length: 6.240e+03um, number of vias: 32
M6(V) length: 3.858e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 394.7M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=394.7M) ***
Peak Memory Usage was 394.7M 
*** Finished trialRoute (cpu=0:00:00.3 mem=394.7M) ***

*** Starting delays update (0:00:01.8 mem=394.7M) ***
*** Finished delays update (0:00:02.4 mem=394.7M) ***

*** Done optCritPath (0:00:02.7 394.69M) ***
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=394.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.029  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 93.814%
Routing Overflow: 0.00% H and 0.75% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 394.7M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 394.7M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.029  |  0.029  |  7.253  | 78.530  |   N/A   |  7.659  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   416   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 93.814%
Routing Overflow: 0.00% H and 0.75% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 394.7M **
*** Finished optDesign ***
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> zoomBox 71.514 56.419 97.665 43.655
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 394.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (SOCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.0  MEM: 0.0M)

<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
Total 3 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

Active Analysis Views for CTS are,
#1 setup1_analysis_view
#2 setup2_analysis_view
#3 setup3_analysis_view
#4 hold1_analysis_view
#5 hold2_analysis_view
#6 hold3_analysis_view
Default Analysis Views is setup1_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: SCAN_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: Uart_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 3: Ref_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree  -file Clock.ctstch  ...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (326) instances, and (0) nets in Clock Ref_clk.
*** Changed status on (94) instances, and (0) nets in Clock Uart_clk.
*** Changed status on (0) instances, and (0) nets in Clock SCAN_CLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree  -file Clock.ctstch  ...

deleteClockTree Option :  -all 
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock Ref_clk.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock Uart_clk.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock SCAN_CLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 394.688M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree  -file Clock.ctstch  ...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 394.688M)

Start to trace clock trees ...
*** Begin Tracer (mem=394.7M) ***
Tracing Clock SCAN_CLK ...
Tracing Clock Uart_clk ...
 ** Pin scan_clk_uart_clk_mux/U1/Y is a crossover pin between Clock SCAN_CLK and Uart_clk
Tracing Clock Ref_clk ...
 ** Pin scan_clk_ref_clk_mux/U1/Y is a crossover pin between Clock SCAN_CLK and Ref_clk
*** End Tracer (mem=394.7M) ***
***** Allocate Obstruction Memory  Finished (MEM: 394.688M)

****** Clock Tree (SCAN_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 10
Nr. Sinks                       : 407
Nr.          Rising  Sync Pins  : 407
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/B1)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_uart_rx_clk_mux_out (26-leaf) (maxFan=50) (mem=394.7M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  4 fence channel(s), 
 4 channel(s).
Trig. Edge Skew=6[510,516] N26 B1 G1 A8(8.0) L[2,2] score=1900 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for scan_clk_uart_rx_clk_mux_out (cpu=0:00:00.2, real=0:00:01.0, mem=394.7M)



**** CK_START: Update Database (mem=394.7M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 1

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/B1)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_uart_tx_clk_mux_out (38-leaf) (maxFan=50) (mem=394.7M)

Trig. Edge Skew=4[439,443] N38 B1 G1 A8(8.0) L[2,2] score=1864 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for scan_clk_uart_tx_clk_mux_out (cpu=0:00:00.3, real=0:00:00.0, mem=394.7M)



**** CK_START: Update Database (mem=394.7M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 2

Input_Pin:  (clock_gating_cell/dut0/CK)
Output_Pin: (clock_gating_cell/dut0/ECK)
Output_Net: (gated_clk)   
**** CK_START: TopDown Tree Construction for gated_clk (17-leaf) (maxFan=50) (mem=394.7M)

Trig. Edge Skew=1[424,426] N17 B1 G1 A8(8.0) L[2,2] score=1831 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for gated_clk (cpu=0:00:00.1, real=0:00:00.0, mem=394.7M)



**** CK_START: Update Database (mem=394.7M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 3

Input_Pin:  (scan_clk_ref_clk_mux/U1/B1)
Output_Pin: (scan_clk_ref_clk_mux/U1/Y)
Output_Net: (scan_clk_ref_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_ref_clk_mux_out (308-leaf) (1 macro model) (maxFan=50) (mem=394.7M)

0: ckNode L0_0_INVX8M: loc not Legalized (266097 158691)=>(260760 155800) 4um
Trig. Edge Skew=92[642,734] N308 B4 G2 A29(29.0) L[1,4] C0/2 score=6872 cpu=0:00:14.0 mem=395M 

**** CK_END: TopDown Tree Construction for scan_clk_ref_clk_mux_out (cpu=0:00:14.6, real=0:00:15.0, mem=394.7M)



**** CK_START: Update Database (mem=394.7M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 4

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 5

Input_Pin:  (rx_div/U19/A0N)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=394.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 6

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
SubTree No: 7

Input_Pin:  (rx_div/U19/B1)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 8

Input_Pin:  (rx_div/clk_reg_reg/CK)
Output_Pin: (rx_div/clk_reg_reg/QN)
Output_Net: (rx_div/n65)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=394.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 9

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 10

Input_Pin:  (tx_div/U19/A0N)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=394.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 11

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
SubTree No: 12

Input_Pin:  (tx_div/U19/B1)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 13

Input_Pin:  (tx_div/clk_reg_reg/CK)
Output_Pin: (tx_div/clk_reg_reg/QN)
Output_Net: (tx_div/n16)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=394.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 14

Input_Pin:  (scan_clk_uart_clk_mux/U1/B1)
Output_Pin: (scan_clk_uart_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_uart_clk_mux_out (23-leaf) (4 macro model) (maxFan=50) (mem=394.7M)

1: ckNode L0_0_INVX4M: loc not Legalized (237407 78326)=>(236980 86920) 4um
2: ckNode L0_0_INVX4M: loc not Legalized (214430 77450)=>(205820 75440) 5um
3: ckNode L0_0_INVX4M: loc not Legalized (223464 72588)=>(223040 63960) 4um
4: ckNode L0_0_INVX4M: loc not Legalized (246415 73451)=>(251740 63960) 7um
Trig. Edge Skew=107[1367,1474] trVio=B13(13)ps N23 B7 G5 A36(36.3) L[1,6] C0/4 score=11374 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for scan_clk_uart_clk_mux_out (cpu=0:00:00.2, real=0:00:00.0, mem=394.7M)



**** CK_START: Update Database (mem=394.7M)
7 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
**** CK_START: Macro Models Generation (mem=394.7M)

*buffer: max rise/fall tran=[412,354], (bnd=400ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 15

Input_Pin:  (NULL)
Output_Pin: (SCAN_CLK)
Output_Net: (SCAN_CLK)   
**** CK_START: TopDown Tree Construction for SCAN_CLK (4-leaf) (4 macro model) (maxFan=50) (mem=394.7M)

Trig. Edge Skew=183[1403,1586] N4 B9 G5 A29(28.7) L[3,9] C2/4 score=16070 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for SCAN_CLK (cpu=0:00:00.1, real=0:00:00.0, mem=394.7M)



**** CK_START: Update Database (mem=394.7M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)

****** Clock Tree (Uart_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 271000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 8
Nr. Sinks                       : 83
Nr.          Rising  Sync Pins  : 91
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
SubTree No: 1

Input_Pin:  (rx_div/U19/A0N)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 2

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
SubTree No: 3

Input_Pin:  (rx_div/U19/B1)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 4

Input_Pin:  (rx_div/clk_reg_reg/CK)
Output_Pin: (rx_div/clk_reg_reg/QN)
Output_Net: (rx_div/n65)   
*** Find 1 Excluded Nodes.
SubTree No: 5

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
SubTree No: 6

Input_Pin:  (tx_div/U19/A0N)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 7

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
SubTree No: 8

Input_Pin:  (tx_div/U19/B1)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 9

Input_Pin:  (tx_div/clk_reg_reg/CK)
Output_Pin: (tx_div/clk_reg_reg/QN)
Output_Net: (tx_div/n16)   
*** Find 1 Excluded Nodes.
SubTree No: 10

Input_Pin:  (scan_clk_uart_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=394.7M)

*buffer: max rise/fall tran=[412,354], (bnd=400ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 11

Input_Pin:  (NULL)
Output_Pin: (Uart_clk)
Output_Net: (Uart_clk)   
**** CK_START: TopDown Tree Construction for Uart_clk (1-leaf) (1 macro model) (maxFan=50) (mem=394.7M)

Trig. Edge Skew=110[1405,1516] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=3294 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for Uart_clk (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)



**** CK_START: Update Database (mem=394.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)

****** Clock Tree (Ref_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 10000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 324
Nr.          Rising  Sync Pins  : 325
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (clock_gating_cell/dut0/CK)
Output_Pin: (clock_gating_cell/dut0/ECK)
Output_Net: (gated_clk)   
SubTree No: 1

Input_Pin:  (scan_clk_ref_clk_mux/U1/A0)
Output_Pin: (scan_clk_ref_clk_mux/U1/Y)
Output_Net: (scan_clk_ref_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=394.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (Ref_clk)
Output_Net: (Ref_clk)   
**** CK_START: TopDown Tree Construction for Ref_clk (1-leaf) (1 macro model) (maxFan=50) (mem=394.7M)

Trig. Edge Skew=93[679,772] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=2560 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for Ref_clk (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)



**** CK_START: Update Database (mem=394.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=394.7M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       153.75 um
  inst (register_file/U344) with max move: (9.02, 52.07) -> (65.19, 149.65)
  mean    (X+Y) =         5.84 um
Total instances moved : 1043
*** cpu=0:00:00.0   mem=394.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 394.688M)
Resetting all latency settings from fanout cone of port 'Ref_clk'
Resetting all latency settings from fanout cone of port 'Uart_clk'
Resetting all latency settings from fanout cone of port 'SCAN_CLK'
Resetting all latency settings from fanout cone of pin 'clock_gating_cell/dut0/ECK'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'clock_gating_cell/dut0/ECK'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=394.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 394.691M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 407
Nr. of Buffer                  : 23
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): alu/alu_out_reg[10]/CK 1664.9(ps)
Min trig. edge delay at sink(R): UART_tx/uut1/counter_reg[0]/CK 1499.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1499.5~1664.9(ps)      0~100000(ps)        
Fall Phase Delay               : 1567.7~1832.7(ps)      0~100000(ps)        
Trig. Edge Skew                : 165.4(ps)              200(ps)             
Rise Skew                      : 165.4(ps)              
Fall Skew                      : 265(ps)                
Max. Rise Buffer Tran.         : 472.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 318.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 250.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 232.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 26.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 68.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 58(ps)                 0(ps)               

view setup1_analysis_view : skew = 165.4ps (required = 200ps)
view setup2_analysis_view : skew = 165.4ps (required = 200ps)
view setup3_analysis_view : skew = 165.4ps (required = 200ps)
view hold1_analysis_view : skew = 94.9ps (required = 200ps)
view hold2_analysis_view : skew = 94.9ps (required = 200ps)
view hold3_analysis_view : skew = 94.9ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Uart_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 83
Nr. of Buffer                  : 11
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): uart_RX/dut1/data_bit_counter_reg[1]/CK 1574.5(ps)
Min trig. edge delay at sink(R): UART_tx/uut1/counter_reg[0]/CK 1505.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1505.5~1574.5(ps)      0~271000(ps)        
Fall Phase Delay               : 1525.3~1730(ps)        0~271000(ps)        
Trig. Edge Skew                : 69(ps)                 200(ps)             
Rise Skew                      : 69(ps)                 
Fall Skew                      : 204.7(ps)              
Max. Rise Buffer Tran.         : 470.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 318.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 98.2(ps)               400(ps)             
Max. Fall Sink Tran.           : 85(ps)                 400(ps)             
Min. Rise Buffer Tran.         : 18.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 78.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 67.9(ps)               0(ps)               

view setup1_analysis_view : skew = 69ps (required = 200ps)
view setup2_analysis_view : skew = 69ps (required = 200ps)
view setup3_analysis_view : skew = 69ps (required = 200ps)
view hold1_analysis_view : skew = 44.4ps (required = 200ps)
view hold2_analysis_view : skew = 44.4ps (required = 200ps)
view hold3_analysis_view : skew = 44.4ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Ref_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): alu/alu_out_reg[10]/CK 777.3(ps)
Min trig. edge delay at sink(R): async_fifo/dut1/wr_ptr_reg[3]/CK 699.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 699.5~777.3(ps)        0~10000(ps)         
Fall Phase Delay               : 754.5~799.7(ps)        0~10000(ps)         
Trig. Edge Skew                : 77.8(ps)               200(ps)             
Rise Skew                      : 77.8(ps)               
Fall Skew                      : 45.2(ps)               
Max. Rise Buffer Tran.         : 298.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 163(ps)                400(ps)             
Max. Rise Sink Tran.           : 250.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 232.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 22.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 68.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 58(ps)                 0(ps)               

view setup1_analysis_view : skew = 77.8ps (required = 200ps)
view setup2_analysis_view : skew = 77.8ps (required = 200ps)
view setup3_analysis_view : skew = 77.8ps (required = 200ps)
view hold1_analysis_view : skew = 47.3ps (required = 200ps)
view hold2_analysis_view : skew = 47.3ps (required = 200ps)
view hold3_analysis_view : skew = 47.3ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.5)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Wed Aug 28 21:57:25 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.410.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    83.43%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.92%
#
#  39 nets (1.54%) with 1 preferred extra spacing.
#
#
#Routing guide is on
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5074 um.
#Total half perimeter of net bounding box = 3164 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 141 um.
#Total wire length on LAYER METAL3 = 2823 um.
#Total wire length on LAYER METAL4 = 2109 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1080
#Up-Via Summary (total 1080):
#           
#-----------------------
#  Metal 1          408
#  Metal 2          396
#  Metal 3          276
#-----------------------
#                  1080 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 426.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 87.5% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5208 um.
#Total half perimeter of net bounding box = 3164 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 74 um.
#Total wire length on LAYER METAL3 = 2631 um.
#Total wire length on LAYER METAL4 = 2502 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1587
#Up-Via Summary (total 1587):
#           
#-----------------------
#  Metal 1          496
#  Metal 2          488
#  Metal 3          603
#-----------------------
#                  1587 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 426.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 426.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Aug 28 21:57:29 2024
#
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 407
Nr. of Buffer                  : 23
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): async_fifo/dut5/q1_reg[4]/CK 1748.4(ps)
Min trig. edge delay at sink(R): pulse_gen/out_reg/CK 1502.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1502.2~1748.4(ps)      0~100000(ps)        
Fall Phase Delay               : 1684.3~1862.8(ps)      0~100000(ps)        
Trig. Edge Skew                : 246.2(ps)              200(ps)             
Rise Skew                      : 246.2(ps)              
Fall Skew                      : 178.5(ps)              
Max. Rise Buffer Tran.         : 524.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 318.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 255(ps)                400(ps)             
Max. Fall Sink Tran.           : 238.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 26.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 69.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.6(ps)               0(ps)               

view setup1_analysis_view : skew = 246.2ps (required = 200ps)
view setup2_analysis_view : skew = 246.2ps (required = 200ps)
view setup3_analysis_view : skew = 246.2ps (required = 200ps)
view hold1_analysis_view : skew = 114.1ps (required = 200ps)
view hold2_analysis_view : skew = 114.1ps (required = 200ps)
view hold3_analysis_view : skew = 114.1ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Uart_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 83
Nr. of Buffer                  : 11
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): async_fifo/dut5/q1_reg[4]/CK 1705.7(ps)
Min trig. edge delay at sink(R): uart_clk_rst_sync/syn_rst_reg_reg[0]/CK 1552.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1552.1~1705.7(ps)      0~271000(ps)        
Fall Phase Delay               : 1598.7~1777.2(ps)      0~271000(ps)        
Trig. Edge Skew                : 153.6(ps)              200(ps)             
Rise Skew                      : 153.6(ps)              
Fall Skew                      : 178.5(ps)              
Max. Rise Buffer Tran.         : 524.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 318.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 100.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 86.6(ps)               400(ps)             
Min. Rise Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 79(ps)                 0(ps)               
Min. Fall Sink Tran.           : 68.6(ps)               0(ps)               

view setup1_analysis_view : skew = 153.6ps (required = 200ps)
view setup2_analysis_view : skew = 153.6ps (required = 200ps)
view setup3_analysis_view : skew = 153.6ps (required = 200ps)
view hold1_analysis_view : skew = 43.1ps (required = 200ps)
view hold2_analysis_view : skew = 43.1ps (required = 200ps)
view hold3_analysis_view : skew = 43.1ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Ref_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): alu/alu_out_reg[12]/CK 780.2(ps)
Min trig. edge delay at sink(R): async_fifo/dut1/wr_ptr_reg[2]/CK 704.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 704.4~780.2(ps)        0~10000(ps)         
Fall Phase Delay               : 759.4~822.8(ps)        0~10000(ps)         
Trig. Edge Skew                : 75.8(ps)               200(ps)             
Rise Skew                      : 75.8(ps)               
Fall Skew                      : 63.4(ps)               
Max. Rise Buffer Tran.         : 298.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 163(ps)                400(ps)             
Max. Rise Sink Tran.           : 255(ps)                400(ps)             
Max. Fall Sink Tran.           : 238.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 22.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 69.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.6(ps)               0(ps)               

view setup1_analysis_view : skew = 75.8ps (required = 200ps)
view setup2_analysis_view : skew = 75.8ps (required = 200ps)
view setup3_analysis_view : skew = 75.8ps (required = 200ps)
view hold1_analysis_view : skew = 64.6ps (required = 200ps)
view hold2_analysis_view : skew = 64.6ps (required = 200ps)
view hold3_analysis_view : skew = 64.6ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'SCAN_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'SCAN_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'SCAN_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'SCAN_CLK' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'Uart_clk' is redundant
View 'setup3_analysis_view' in clock tree 'Uart_clk' is redundant
View 'hold2_analysis_view' in clock tree 'Uart_clk' is redundant
View 'hold3_analysis_view' in clock tree 'Uart_clk' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'Ref_clk' is redundant
View 'setup3_analysis_view' in clock tree 'Ref_clk' is redundant
View 'hold2_analysis_view' in clock tree 'Ref_clk' is redundant
View 'hold3_analysis_view' in clock tree 'Ref_clk' is redundant
Selecting the worst MMMC view of clock tree 'SCAN_CLK' ...
Optimizing clock tree 'SCAN_CLK' in 'setup1_analysis_view' view ...

Calculating clk-route-only downstream delay for clock tree 'SCAN_CLK' ...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
*** Look For Reconvergent Clock Component ***
The clock tree SCAN_CLK has reconvergent cell(s).
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=394.7M) ***
Selecting the worst MMMC view of clock tree 'Uart_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=394.7M) ***
Selecting the worst MMMC view of clock tree 'Ref_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=394.7M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Aug 28 21:57:29 2024
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#2 routed nets are extracted.
#37 routed nets are imported.
#2437 (96.40%) nets are without wires.
#52 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2528.
#WARNING (NRGR-21) Selected nets are already detail routed or no nets are selected.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 426.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 25.0% of the total area was rechecked for DRC, and 0.0% required routing.
#1.6% of the total area is being checked for drcs
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5208 um.
#Total half perimeter of net bounding box = 3164 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 74 um.
#Total wire length on LAYER METAL3 = 2631 um.
#Total wire length on LAYER METAL4 = 2502 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1587
#Up-Via Summary (total 1587):
#           
#-----------------------
#  Metal 1          496
#  Metal 2          488
#  Metal 3          603
#-----------------------
#                  1587 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#
#Total wire length = 5208 um.
#Total half perimeter of net bounding box = 3164 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 74 um.
#Total wire length on LAYER METAL3 = 2631 um.
#Total wire length on LAYER METAL4 = 2502 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1587
#Up-Via Summary (total 1587):
#           
#-----------------------
#  Metal 1          496
#  Metal 2          488
#  Metal 3          603
#-----------------------
#                  1587 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 404.00 (Mb)
#Peak memory = 426.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 404.00 (Mb)
#Peak memory = 426.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Aug 28 21:57:30 2024
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:00.2 mem=404.7M) ***
*** Look For Un-Routed Clock Tree Net ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'setup1_analysis_view' ...
The clock tree SCAN_CLK has crossover cell(s).
The clock tree Uart_clk has crossover cell(s).
The clock tree Ref_clk has crossover cell(s).

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 407
Nr. of Buffer                  : 23
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): async_fifo/dut5/q1_reg[4]/CK 1748.4(ps)
Min trig. edge delay at sink(R): pulse_gen/out_reg/CK 1502.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1502.2~1748.4(ps)      0~100000(ps)        
Fall Phase Delay               : 1684.3~1862.8(ps)      0~100000(ps)        
Trig. Edge Skew                : 246.2(ps)              200(ps)             
Rise Skew                      : 246.2(ps)              
Fall Skew                      : 178.5(ps)              
Max. Rise Buffer Tran.         : 524.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 318.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 255(ps)                400(ps)             
Max. Fall Sink Tran.           : 238.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 26.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 69.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.6(ps)               0(ps)               

view setup1_analysis_view : skew = 246.2ps (required = 200ps)
view setup2_analysis_view : skew = 246.2ps (required = 200ps)
view setup3_analysis_view : skew = 246.2ps (required = 200ps)
view hold1_analysis_view : skew = 114.1ps (required = 200ps)
view hold2_analysis_view : skew = 114.1ps (required = 200ps)
view hold3_analysis_view : skew = 114.1ps (required = 200ps)


Clock SCAN_CLK has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree Uart_clk has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock Uart_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 83
Nr. of Buffer                  : 11
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): async_fifo/dut5/q1_reg[4]/CK 1705.7(ps)
Min trig. edge delay at sink(R): uart_clk_rst_sync/syn_rst_reg_reg[0]/CK 1552.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1552.1~1705.7(ps)      0~271000(ps)        
Fall Phase Delay               : 1598.7~1777.2(ps)      0~271000(ps)        
Trig. Edge Skew                : 153.6(ps)              200(ps)             
Rise Skew                      : 153.6(ps)              
Fall Skew                      : 178.5(ps)              
Max. Rise Buffer Tran.         : 524.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 318.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 100.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 86.6(ps)               400(ps)             
Min. Rise Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 79(ps)                 0(ps)               
Min. Fall Sink Tran.           : 68.6(ps)               0(ps)               

view setup1_analysis_view : skew = 153.6ps (required = 200ps)
view setup2_analysis_view : skew = 153.6ps (required = 200ps)
view setup3_analysis_view : skew = 153.6ps (required = 200ps)
view hold1_analysis_view : skew = 43.1ps (required = 200ps)
view hold2_analysis_view : skew = 43.1ps (required = 200ps)
view hold3_analysis_view : skew = 43.1ps (required = 200ps)


Clock Uart_clk has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree Ref_clk has no reconvergent cell.

# Analysis View: setup1_analysis_view
********** Clock Ref_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): alu/alu_out_reg[12]/CK 780.2(ps)
Min trig. edge delay at sink(R): async_fifo/dut1/wr_ptr_reg[2]/CK 704.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 704.4~780.2(ps)        0~10000(ps)         
Fall Phase Delay               : 759.4~822.8(ps)        0~10000(ps)         
Trig. Edge Skew                : 75.8(ps)               200(ps)             
Rise Skew                      : 75.8(ps)               
Fall Skew                      : 63.4(ps)               
Max. Rise Buffer Tran.         : 298.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 163(ps)                400(ps)             
Max. Rise Sink Tran.           : 255(ps)                400(ps)             
Max. Fall Sink Tran.           : 238.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 22.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 69.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.6(ps)               0(ps)               

view setup1_analysis_view : skew = 75.8ps (required = 200ps)
view setup2_analysis_view : skew = 75.8ps (required = 200ps)
view setup3_analysis_view : skew = 75.8ps (required = 200ps)
view hold1_analysis_view : skew = 64.6ps (required = 200ps)
view hold2_analysis_view : skew = 64.6ps (required = 200ps)
view hold3_analysis_view : skew = 64.6ps (required = 200ps)


Clock Ref_clk has been routed. Routing guide will not be generated.
enter checking logic.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide system_TOP.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckSynthesis (cpu=0:00:21.0, real=0:00:22.0, mem=404.7M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=404.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 39
There are 39 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 39 prerouted nets with extraSpace.
Number of multi-gpin terms=477, multi-gpins=1011, moved blk term=0/70

Phase 1a route (0:00:00.0 404.7M):
Est net length = 6.888e+04um = 3.841e+04H + 3.047e+04V
Usage: (24.6%H 24.9%V) = (5.544e+04um 6.501e+04um) = (26914 22650)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 57 = 0 (0.00% H) + 57 (0.91% V)
Number obstruct path=10 reroute=0

There are 39 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 404.7M):
Usage: (24.6%H 24.9%V) = (5.535e+04um 6.503e+04um) = (26870 22657)
Overflow: 56 = 0 (0.00% H) + 56 (0.89% V)

Phase 1c route (0:00:00.0 404.7M):
Usage: (24.5%H 24.9%V) = (5.527e+04um 6.501e+04um) = (26833 22649)
Overflow: 53 = 0 (0.00% H) + 53 (0.85% V)

Phase 1d route (0:00:00.0 404.7M):
Usage: (24.5%H 24.9%V) = (5.527e+04um 6.501e+04um) = (26833 22649)
Overflow: 53 = 0 (0.00% H) + 53 (0.85% V)

Phase 1e route (0:00:00.0 404.7M):
Usage: (24.5%H 24.9%V) = (5.529e+04um 6.504e+04um) = (26843 22659)
Overflow: 36 = 0 (0.00% H) + 36 (0.57% V)

Phase 1f route (0:00:00.0 404.7M):
Usage: (24.6%H 24.9%V) = (5.533e+04um 6.504e+04um) = (26863 22661)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	10	 0.16%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	77	 1.23%
  1:	0	 0.00%	57	 0.91%
  2:	0	 0.00%	42	 0.67%
  3:	3	 0.05%	33	 0.53%
  4:	18	 0.28%	45	 0.72%
  5:	27	 0.43%	63	 1.00%
  6:	69	 1.09%	127	 2.02%
  7:	121	 1.91%	226	 3.60%
  8:	205	 3.24%	360	 5.74%
  9:	290	 4.58%	635	10.12%
 10:	470	 7.43%	738	11.76%
 11:	568	 8.98%	927	14.77%
 12:	772	12.21%	965	15.38%
 13:	865	13.68%	745	11.87%
 14:	898	14.20%	540	 8.60%
 15:	869	13.74%	645	10.28%
 16:	692	10.94%	7	 0.11%
 17:	251	 3.97%	4	 0.06%
 18:	92	 1.45%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 404.695M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 404.7M):
There are 39 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.5%H 25.9%V) = (5.754e+04um 6.768e+04um) = (27931 23579)
Overflow: 65 = 0 (0.00% H) + 65 (1.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	16	 0.25%
 -1:	0	 0.00%	33	 0.53%
--------------------------------------
  0:	0	 0.00%	58	 0.92%
  1:	0	 0.00%	44	 0.70%
  2:	1	 0.02%	43	 0.69%
  3:	7	 0.11%	43	 0.69%
  4:	25	 0.40%	64	 1.02%
  5:	42	 0.66%	98	 1.56%
  6:	84	 1.33%	155	 2.47%
  7:	148	 2.34%	253	 4.03%
  8:	215	 3.40%	364	 5.80%
  9:	333	 5.26%	661	10.53%
 10:	502	 7.94%	671	10.69%
 11:	553	 8.74%	912	14.53%
 12:	751	11.87%	934	14.88%
 13:	854	13.50%	719	11.46%
 14:	892	14.10%	531	 8.46%
 15:	841	13.30%	643	10.25%
 16:	636	10.06%	7	 0.11%
 17:	236	 3.73%	4	 0.06%
 18:	90	 1.42%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 404.7M) ***


Total length: 7.806e+04um, number of vias: 21750
M1(H) length: 2.192e+00um, number of vias: 9662
M2(V) length: 2.337e+04um, number of vias: 8954
M3(H) length: 3.364e+04um, number of vias: 2398
M4(V) length: 1.292e+04um, number of vias: 692
M5(H) length: 7.405e+03um, number of vias: 40
M6(V) length: 7.056e+02um, number of vias: 4
M7(H) length: 2.132e+01um
*** Completed Phase 2 route (0:00:00.1 404.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=404.7M) ***
Peak Memory Usage was 404.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=404.7M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 404.695M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.043  | -0.043  |  7.368  | 76.941  |   N/A   |  7.238  |
|           TNS (ns):| -0.043  | -0.043  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.409%
Routing Overflow: 0.00% H and 1.03% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 1.15 sec
Total Real time: 1.0 sec
Total Memory Usage: 404.695312 Mbytes
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 404.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (SOCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.0  MEM: 42.6M)

<CMD> panCenter 266.709 160.399
<CMD> zoomBox 264.685 150.904 210.828 88.951
<CMD> zoomBox 245.132 137.355 213.554 101.626
<CMD> zoomBox 244.876 127.084 222.569 111.709
<CMD> zoomBox 235.146 118.624 231.621 114.909
<CMD> zoomBox 233.190 117.052 232.430 116.344
<CMD> selectMarker 232.5750 116.5450 232.7750 116.7450 2 1 6
<CMD> clearDrc
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 430.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (SOCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 16.9M)

<CMD> zoomBox 165.531 127.711 106.070 40.542
<CMD> zoomBox 168.470 112.645 113.124 65.140
<CMD> zoomBox 163.712 104.267 127.685 79.467
<CMD> zoomBox 154.161 101.249 138.853 89.921
<CMD> zoomBox 149.614 98.332 144.578 93.996
<CMD> zoomBox 147.925 97.269 145.938 95.609
<CMD> zoomBox 147.446 96.930 146.649 96.382
<CMD> selectMarker 146.8400 96.4550 147.1300 96.6550 2 1 6
<CMD> deselectAll
<CMD> selectMarker 146.8400 96.4550 147.1300 96.6550 2 1 6
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix system_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 39
There are 39 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 39 prerouted nets with extraSpace.
Number of multi-gpin terms=477, multi-gpins=1011, moved blk term=0/70

Phase 1a route (0:00:00.0 447.2M):
Est net length = 6.890e+04um = 3.837e+04H + 3.054e+04V
Usage: (20.2%H 20.7%V) = (4.562e+04um 5.390e+04um) = (22149 18779)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 32 = 0 (0.00% H) + 32 (0.52% V)
Number obstruct path=12 reroute=0

There are 39 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 447.2M):
Usage: (24.5%H 25.0%V) = (5.532e+04um 6.510e+04um) = (26856 22681)
Overflow: 57 = 0 (0.00% H) + 57 (0.91% V)

Phase 1c route (0:00:00.0 447.2M):
Usage: (24.5%H 24.9%V) = (5.523e+04um 6.506e+04um) = (26811 22669)
Overflow: 54 = 0 (0.00% H) + 54 (0.86% V)

Phase 1d route (0:00:00.0 447.2M):
Usage: (24.5%H 24.9%V) = (5.523e+04um 6.507e+04um) = (26811 22669)
Overflow: 54 = 0 (0.00% H) + 54 (0.86% V)

Phase 1e route (0:00:00.0 447.2M):
Usage: (24.5%H 25.0%V) = (5.524e+04um 6.510e+04um) = (26820 22679)
Overflow: 37 = 0 (0.00% H) + 37 (0.59% V)

Phase 1f route (0:00:00.0 447.2M):
Usage: (24.5%H 25.0%V) = (5.529e+04um 6.510e+04um) = (26842 22681)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	10	 0.16%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	1	 0.02%	78	 1.24%
  1:	0	 0.00%	59	 0.94%
  2:	2	 0.03%	40	 0.64%
  3:	6	 0.09%	40	 0.64%
  4:	13	 0.21%	30	 0.48%
  5:	30	 0.47%	69	 1.10%
  6:	60	 0.95%	115	 1.83%
  7:	125	 1.98%	233	 3.71%
  8:	202	 3.19%	354	 5.64%
  9:	303	 4.79%	660	10.52%
 10:	452	 7.15%	721	11.49%
 11:	562	 8.89%	940	14.98%
 12:	781	12.35%	968	15.42%
 13:	869	13.74%	744	11.85%
 14:	892	14.10%	536	 8.54%
 15:	889	14.06%	636	10.13%
 16:	673	10.64%	9	 0.14%
 17:	257	 4.06%	4	 0.06%
 18:	93	 1.47%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 447.250M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 447.2M):
There are 39 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.5%H 26.0%V) = (5.746e+04um 6.770e+04um) = (27893 23585)
Overflow: 64 = 0 (0.00% H) + 64 (1.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	16	 0.25%
 -1:	0	 0.00%	32	 0.51%
--------------------------------------
  0:	1	 0.02%	60	 0.96%
  1:	0	 0.00%	48	 0.76%
  2:	3	 0.05%	42	 0.67%
  3:	11	 0.17%	43	 0.69%
  4:	20	 0.32%	58	 0.92%
  5:	43	 0.68%	93	 1.48%
  6:	74	 1.17%	148	 2.36%
  7:	154	 2.43%	259	 4.13%
  8:	215	 3.40%	364	 5.80%
  9:	331	 5.23%	662	10.55%
 10:	495	 7.83%	683	10.88%
 11:	545	 8.62%	914	14.56%
 12:	754	11.92%	942	15.01%
 13:	878	13.88%	711	11.33%
 14:	885	13.99%	530	 8.44%
 15:	834	13.19%	636	10.13%
 16:	636	10.06%	8	 0.13%
 17:	240	 3.79%	4	 0.06%
 18:	91	 1.44%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 447.2M) ***


Total length: 7.802e+04um, number of vias: 21723
M1(H) length: 2.192e+00um, number of vias: 9662
M2(V) length: 2.338e+04um, number of vias: 8961
M3(H) length: 3.340e+04um, number of vias: 2381
M4(V) length: 1.316e+04um, number of vias: 677
M5(H) length: 7.553e+03um, number of vias: 36
M6(V) length: 5.059e+02um, number of vias: 6
M7(H) length: 2.091e+01um
*** Completed Phase 2 route (0:00:00.1 447.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=447.2M) ***
Peak Memory Usage was 447.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=447.2M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 447.250M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.035  | -0.035  |  7.368  | 76.941  |   N/A   |  7.244  |
|           TNS (ns):| -0.035  | -0.035  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.409%
Routing Overflow: 0.00% H and 1.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.17 sec
Total Real time: 1.0 sec
Total Memory Usage: 447.25 Mbytes
<CMD> optDesign -postCTS -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 447.2M **
Info: DRVs not fixed with -incr option
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=447.2M) ***

Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.035  |
|           TNS (ns):| -0.035  |
|    Violating Paths:|    1    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.409%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 447.2M **
*** Starting optCritPath ***
*info: 39 clock nets excluded
*info: 2 special nets excluded.
*info: 51 no-driver nets excluded.
*info: 39 nets with fixed/cover wires excluded.

Density : 0.9541
Max route overflow : 0.0101
Current slack : -0.035 ns, density : 0.9541
Current slack : 0.047 ns, density : 0.9535
Current slack : 0.047 ns, density : 0.9535
Current slack : 0.047 ns, density : 0.9535
Current slack : 0.073 ns, density : 0.9535
Current slack : 0.094 ns, density : 0.9530
Current slack : 0.102 ns, density : 0.9530
*** Starting refinePlace (0:00:01.2 mem=447.2M) ***
*** maximum move = 6.6um ***
*** Finished refinePlace (0:00:01.2 mem=447.2M) ***
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 39
There are 39 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 39 prerouted nets with extraSpace.
Number of multi-gpin terms=465, multi-gpins=987, moved blk term=0/70

Phase 1a route (0:00:00.0 447.2M):
Est net length = 6.909e+04um = 3.858e+04H + 3.051e+04V
Usage: (24.7%H 25.0%V) = (5.564e+04um 6.511e+04um) = (27009 22684)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 56 = 0 (0.00% H) + 56 (0.89% V)
Number obstruct path=10 reroute=0

There are 39 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.554e+04um 6.513e+04um) = (26964 22691)
Overflow: 54 = 0 (0.00% H) + 54 (0.87% V)

Phase 1c route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26932 22682)
Overflow: 52 = 0 (0.00% H) + 52 (0.83% V)

Phase 1d route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26933 22682)
Overflow: 51 = 0 (0.00% H) + 51 (0.81% V)

Phase 1e route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.549e+04um 6.514e+04um) = (26939 22693)
Overflow: 36 = 0 (0.00% H) + 36 (0.57% V)

Phase 1f route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.553e+04um 6.514e+04um) = (26960 22695)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	10	 0.16%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	76	 1.21%
  1:	0	 0.00%	59	 0.94%
  2:	0	 0.00%	43	 0.69%
  3:	3	 0.05%	31	 0.49%
  4:	15	 0.24%	47	 0.75%
  5:	26	 0.41%	63	 1.00%
  6:	71	 1.12%	124	 1.98%
  7:	131	 2.07%	231	 3.68%
  8:	214	 3.38%	389	 6.20%
  9:	304	 4.81%	609	 9.70%
 10:	466	 7.37%	746	11.89%
 11:	553	 8.74%	916	14.60%
 12:	755	11.94%	949	15.12%
 13:	879	13.90%	757	12.06%
 14:	897	14.18%	530	 8.44%
 15:	857	13.55%	649	10.34%
 16:	693	10.96%	9	 0.14%
 17:	260	 4.11%	8	 0.13%
 18:	86	 1.36%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 447.250M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 447.2M):
There are 39 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.7%H 26.0%V) = (5.781e+04um 6.789e+04um) = (28066 23652)
Overflow: 59 = 0 (0.00% H) + 59 (0.95% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	15	 0.24%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	62	 0.99%
  1:	0	 0.00%	46	 0.73%
  2:	0	 0.00%	45	 0.72%
  3:	8	 0.13%	42	 0.67%
  4:	25	 0.40%	65	 1.04%
  5:	41	 0.65%	96	 1.53%
  6:	90	 1.42%	170	 2.71%
  7:	167	 2.64%	248	 3.95%
  8:	211	 3.34%	385	 6.13%
  9:	344	 5.44%	638	10.17%
 10:	484	 7.65%	685	10.91%
 11:	563	 8.90%	891	14.20%
 12:	739	11.68%	916	14.60%
 13:	833	13.17%	738	11.76%
 14:	912	14.42%	516	 8.22%
 15:	837	13.23%	648	10.33%
 16:	627	 9.91%	9	 0.14%
 17:	246	 3.89%	8	 0.13%
 18:	83	 1.31%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 447.2M) ***


Total length: 7.826e+04um, number of vias: 21864
M1(H) length: 2.413e+00um, number of vias: 9662
M2(V) length: 2.323e+04um, number of vias: 8996
M3(H) length: 3.361e+04um, number of vias: 2445
M4(V) length: 1.307e+04um, number of vias: 708
M5(H) length: 7.581e+03um, number of vias: 49
M6(V) length: 7.454e+02um, number of vias: 4
M7(H) length: 1.763e+01um
*** Completed Phase 2 route (0:00:00.1 447.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=447.2M) ***
Peak Memory Usage was 447.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=447.2M) ***

*** Starting delays update (0:00:01.5 mem=447.2M) ***
*** Finished delays update (0:00:01.9 mem=447.2M) ***

*** Done optCritPath (0:00:02.1 447.25M) ***
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=447.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.077  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 447.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 447.2M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.077  |  7.369  | 76.941  |   N/A   |  7.230  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 447.2M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix system_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 39
There are 39 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 39 prerouted nets with extraSpace.
Number of multi-gpin terms=465, multi-gpins=987, moved blk term=0/70

Phase 1a route (0:00:00.0 447.2M):
Est net length = 6.909e+04um = 3.858e+04H + 3.051e+04V
Usage: (24.7%H 25.0%V) = (5.564e+04um 6.511e+04um) = (27009 22684)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 56 = 0 (0.00% H) + 56 (0.89% V)
Number obstruct path=10 reroute=0

There are 39 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.554e+04um 6.513e+04um) = (26964 22691)
Overflow: 54 = 0 (0.00% H) + 54 (0.87% V)

Phase 1c route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26932 22682)
Overflow: 52 = 0 (0.00% H) + 52 (0.83% V)

Phase 1d route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26933 22682)
Overflow: 51 = 0 (0.00% H) + 51 (0.81% V)

Phase 1e route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.549e+04um 6.514e+04um) = (26939 22693)
Overflow: 36 = 0 (0.00% H) + 36 (0.57% V)

Phase 1f route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.553e+04um 6.514e+04um) = (26960 22695)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	10	 0.16%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	76	 1.21%
  1:	0	 0.00%	59	 0.94%
  2:	0	 0.00%	43	 0.69%
  3:	3	 0.05%	31	 0.49%
  4:	15	 0.24%	47	 0.75%
  5:	26	 0.41%	63	 1.00%
  6:	71	 1.12%	124	 1.98%
  7:	131	 2.07%	231	 3.68%
  8:	214	 3.38%	389	 6.20%
  9:	304	 4.81%	609	 9.70%
 10:	466	 7.37%	746	11.89%
 11:	553	 8.74%	916	14.60%
 12:	755	11.94%	949	15.12%
 13:	879	13.90%	757	12.06%
 14:	897	14.18%	530	 8.44%
 15:	857	13.55%	649	10.34%
 16:	693	10.96%	9	 0.14%
 17:	260	 4.11%	8	 0.13%
 18:	86	 1.36%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 447.250M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 447.2M):
There are 39 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.7%H 26.0%V) = (5.781e+04um 6.789e+04um) = (28066 23652)
Overflow: 59 = 0 (0.00% H) + 59 (0.95% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	15	 0.24%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	62	 0.99%
  1:	0	 0.00%	46	 0.73%
  2:	0	 0.00%	45	 0.72%
  3:	8	 0.13%	42	 0.67%
  4:	25	 0.40%	65	 1.04%
  5:	41	 0.65%	96	 1.53%
  6:	90	 1.42%	170	 2.71%
  7:	167	 2.64%	248	 3.95%
  8:	211	 3.34%	385	 6.13%
  9:	344	 5.44%	638	10.17%
 10:	484	 7.65%	685	10.91%
 11:	563	 8.90%	891	14.20%
 12:	739	11.68%	916	14.60%
 13:	833	13.17%	738	11.76%
 14:	912	14.42%	516	 8.22%
 15:	837	13.23%	648	10.33%
 16:	627	 9.91%	9	 0.14%
 17:	246	 3.89%	8	 0.13%
 18:	83	 1.31%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 447.2M) ***


Total length: 7.826e+04um, number of vias: 21864
M1(H) length: 2.413e+00um, number of vias: 9662
M2(V) length: 2.323e+04um, number of vias: 8996
M3(H) length: 3.361e+04um, number of vias: 2445
M4(V) length: 1.307e+04um, number of vias: 708
M5(H) length: 7.581e+03um, number of vias: 49
M6(V) length: 7.454e+02um, number of vias: 4
M7(H) length: 1.763e+01um
*** Completed Phase 2 route (0:00:00.1 447.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=447.2M) ***
Peak Memory Usage was 447.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=447.2M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 447.250M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.558  | -0.333  | -0.558  | 20.992  |   N/A   |  0.436  |
|           TNS (ns):| -24.214 | -0.653  | -23.561 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   59    |    2    |   57    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.17 sec
Total Real time: 1.0 sec
Total Memory Usage: 447.25 Mbytes
<CMD> optDesign -postCTS -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 447.2M **
Info: DRVs not fixed with -incr option
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=447.2M) ***

Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.077  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 447.2M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=447.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.077  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 447.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 447.2M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.077  |  7.369  | 76.941  |   N/A   |  7.230  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 447.2M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 447.2M **
**WARN: (SOCOPT-3328):	-incr option ignored with -hold option
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=447.2M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Started fixing hold violations - preprocessing (totcpu=0:03:06, mem=447.2M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed.
(0:00:00.2 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.1 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.1 447.250M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 447.2M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.558 ns 
 TNS         : -24.214 ns 
 Viol paths  : 59 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (totcpu=0:03:07, mem=447.2M)
Setting analysis mode to setup ...
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.077 ns      0.077 ns  setup1_analysis_view
    7.369 ns      8.524 ns  setup2_analysis_view
    7.369 ns      8.793 ns  setup3_analysis_view
--------------------------------------------------- 
 reg2reg Best WS  : 8.793 ns 
 reg2reg WS  : 0.077 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 0.077 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (totcpu=0:03:08, mem=447.2M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.077  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1233   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.558  |
|           TNS (ns):| -24.214 |
|    Violating Paths:|   59    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
------------------------------------------------------------
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.6, totcpu=0:03:08, mem=447.2M)
Density before buffering = 0.953 (fixHold)
*info:
*info: abort hold fixing due to density exceeding 0.950
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=447.2M  mem(used)=0.0M***
Total net length = 6.442e+04 (3.654e+04 2.788e+04) (ext = 2.440e+03)

default core: bins with density >  0.75 = 33.3 % ( 16 / 48 )
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 39
There are 39 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 39 prerouted nets with extraSpace.
Number of multi-gpin terms=465, multi-gpins=987, moved blk term=0/70

Phase 1a route (0:00:00.0 447.2M):
Est net length = 6.909e+04um = 3.858e+04H + 3.051e+04V
Usage: (24.7%H 25.0%V) = (5.564e+04um 6.511e+04um) = (27009 22684)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 56 = 0 (0.00% H) + 56 (0.89% V)
Number obstruct path=10 reroute=0

There are 39 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.554e+04um 6.513e+04um) = (26964 22691)
Overflow: 54 = 0 (0.00% H) + 54 (0.87% V)

Phase 1c route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26932 22682)
Overflow: 52 = 0 (0.00% H) + 52 (0.83% V)

Phase 1d route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26933 22682)
Overflow: 51 = 0 (0.00% H) + 51 (0.81% V)

Phase 1e route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.549e+04um 6.514e+04um) = (26939 22693)
Overflow: 36 = 0 (0.00% H) + 36 (0.57% V)

Phase 1f route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.553e+04um 6.514e+04um) = (26960 22695)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	10	 0.16%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	76	 1.21%
  1:	0	 0.00%	59	 0.94%
  2:	0	 0.00%	43	 0.69%
  3:	3	 0.05%	31	 0.49%
  4:	15	 0.24%	47	 0.75%
  5:	26	 0.41%	63	 1.00%
  6:	71	 1.12%	124	 1.98%
  7:	131	 2.07%	231	 3.68%
  8:	214	 3.38%	389	 6.20%
  9:	304	 4.81%	609	 9.70%
 10:	466	 7.37%	746	11.89%
 11:	553	 8.74%	916	14.60%
 12:	755	11.94%	949	15.12%
 13:	879	13.90%	757	12.06%
 14:	897	14.18%	530	 8.44%
 15:	857	13.55%	649	10.34%
 16:	693	10.96%	9	 0.14%
 17:	260	 4.11%	8	 0.13%
 18:	86	 1.36%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 447.250M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 447.2M):
There are 39 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.7%H 26.0%V) = (5.781e+04um 6.789e+04um) = (28066 23652)
Overflow: 59 = 0 (0.00% H) + 59 (0.95% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	15	 0.24%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	62	 0.99%
  1:	0	 0.00%	46	 0.73%
  2:	0	 0.00%	45	 0.72%
  3:	8	 0.13%	42	 0.67%
  4:	25	 0.40%	65	 1.04%
  5:	41	 0.65%	96	 1.53%
  6:	90	 1.42%	170	 2.71%
  7:	167	 2.64%	248	 3.95%
  8:	211	 3.34%	385	 6.13%
  9:	344	 5.44%	638	10.17%
 10:	484	 7.65%	685	10.91%
 11:	563	 8.90%	891	14.20%
 12:	739	11.68%	916	14.60%
 13:	833	13.17%	738	11.76%
 14:	912	14.42%	516	 8.22%
 15:	837	13.23%	648	10.33%
 16:	627	 9.91%	9	 0.14%
 17:	246	 3.89%	8	 0.13%
 18:	83	 1.31%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 447.2M) ***


Total length: 7.826e+04um, number of vias: 21864
M1(H) length: 2.413e+00um, number of vias: 9662
M2(V) length: 2.323e+04um, number of vias: 8996
M3(H) length: 3.361e+04um, number of vias: 2445
M4(V) length: 1.307e+04um, number of vias: 708
M5(H) length: 7.581e+03um, number of vias: 49
M6(V) length: 7.454e+02um, number of vias: 4
M7(H) length: 1.763e+01um
*** Completed Phase 2 route (0:00:00.0 447.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=447.2M) ***
Peak Memory Usage was 447.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=447.2M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 447.250M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.2 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.0 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.0 447.250M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 447.2M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 447.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 447.2M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.077  |  7.369  | 76.941  |   N/A   |  7.230  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.558  | -0.333  | -0.558  | 20.992  |   N/A   |  0.436  |
|           TNS (ns):| -24.214 | -0.653  | -23.561 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   59    |    2    |   57    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 447.2M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 447.2M **
**WARN: (SOCOPT-3328):	-incr option ignored with -hold option
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=447.2M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Started fixing hold violations - preprocessing (totcpu=0:03:12, mem=447.2M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed.
(0:00:00.2 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.1 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.1 447.250M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 447.2M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.558 ns 
 TNS         : -24.214 ns 
 Viol paths  : 59 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (totcpu=0:03:12, mem=447.2M)
Setting analysis mode to setup ...
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.077 ns      0.077 ns  setup1_analysis_view
    7.369 ns      8.524 ns  setup2_analysis_view
    7.369 ns      8.793 ns  setup3_analysis_view
--------------------------------------------------- 
 reg2reg Best WS  : 8.793 ns 
 reg2reg WS  : 0.077 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 0.077 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (totcpu=0:03:13, mem=447.2M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.077  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1233   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.558  |
|           TNS (ns):| -24.214 |
|    Violating Paths:|   59    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
------------------------------------------------------------
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.6, totcpu=0:03:13, mem=447.2M)
Density before buffering = 0.953 (fixHold)
*info:
*info: abort hold fixing due to density exceeding 0.950
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=447.2M  mem(used)=0.0M***
Total net length = 6.442e+04 (3.654e+04 2.788e+04) (ext = 2.440e+03)

default core: bins with density >  0.75 = 33.3 % ( 16 / 48 )
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 39
There are 39 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 39 prerouted nets with extraSpace.
Number of multi-gpin terms=465, multi-gpins=987, moved blk term=0/70

Phase 1a route (0:00:00.0 447.2M):
Est net length = 6.909e+04um = 3.858e+04H + 3.051e+04V
Usage: (24.7%H 25.0%V) = (5.564e+04um 6.511e+04um) = (27009 22684)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 56 = 0 (0.00% H) + 56 (0.89% V)
Number obstruct path=10 reroute=0

There are 39 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.554e+04um 6.513e+04um) = (26964 22691)
Overflow: 54 = 0 (0.00% H) + 54 (0.87% V)

Phase 1c route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26932 22682)
Overflow: 52 = 0 (0.00% H) + 52 (0.83% V)

Phase 1d route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26933 22682)
Overflow: 51 = 0 (0.00% H) + 51 (0.81% V)

Phase 1e route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.549e+04um 6.514e+04um) = (26939 22693)
Overflow: 36 = 0 (0.00% H) + 36 (0.57% V)

Phase 1f route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.553e+04um 6.514e+04um) = (26960 22695)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	10	 0.16%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	76	 1.21%
  1:	0	 0.00%	59	 0.94%
  2:	0	 0.00%	43	 0.69%
  3:	3	 0.05%	31	 0.49%
  4:	15	 0.24%	47	 0.75%
  5:	26	 0.41%	63	 1.00%
  6:	71	 1.12%	124	 1.98%
  7:	131	 2.07%	231	 3.68%
  8:	214	 3.38%	389	 6.20%
  9:	304	 4.81%	609	 9.70%
 10:	466	 7.37%	746	11.89%
 11:	553	 8.74%	916	14.60%
 12:	755	11.94%	949	15.12%
 13:	879	13.90%	757	12.06%
 14:	897	14.18%	530	 8.44%
 15:	857	13.55%	649	10.34%
 16:	693	10.96%	9	 0.14%
 17:	260	 4.11%	8	 0.13%
 18:	86	 1.36%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 447.250M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 447.2M):
There are 39 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.7%H 26.0%V) = (5.781e+04um 6.789e+04um) = (28066 23652)
Overflow: 59 = 0 (0.00% H) + 59 (0.95% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	15	 0.24%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	62	 0.99%
  1:	0	 0.00%	46	 0.73%
  2:	0	 0.00%	45	 0.72%
  3:	8	 0.13%	42	 0.67%
  4:	25	 0.40%	65	 1.04%
  5:	41	 0.65%	96	 1.53%
  6:	90	 1.42%	170	 2.71%
  7:	167	 2.64%	248	 3.95%
  8:	211	 3.34%	385	 6.13%
  9:	344	 5.44%	638	10.17%
 10:	484	 7.65%	685	10.91%
 11:	563	 8.90%	891	14.20%
 12:	739	11.68%	916	14.60%
 13:	833	13.17%	738	11.76%
 14:	912	14.42%	516	 8.22%
 15:	837	13.23%	648	10.33%
 16:	627	 9.91%	9	 0.14%
 17:	246	 3.89%	8	 0.13%
 18:	83	 1.31%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 447.2M) ***


Total length: 7.826e+04um, number of vias: 21864
M1(H) length: 2.413e+00um, number of vias: 9662
M2(V) length: 2.323e+04um, number of vias: 8996
M3(H) length: 3.361e+04um, number of vias: 2445
M4(V) length: 1.307e+04um, number of vias: 708
M5(H) length: 7.581e+03um, number of vias: 49
M6(V) length: 7.454e+02um, number of vias: 4
M7(H) length: 1.763e+01um
*** Completed Phase 2 route (0:00:00.1 447.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=447.2M) ***
Peak Memory Usage was 447.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=447.2M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 447.250M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.2 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.0 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.0 447.250M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 447.2M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 447.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 447.2M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.077  |  7.369  | 76.941  |   N/A   |  7.230  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.558  | -0.333  | -0.558  | 20.992  |   N/A   |  0.436  |
|           TNS (ns):| -24.214 | -0.653  | -23.561 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   59    |    2    |   57    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 447.2M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 447.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=447.2M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Started fixing hold violations - preprocessing (totcpu=0:03:16, mem=447.2M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed.
(0:00:00.2 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.1 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.1 447.250M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 447.2M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.558 ns 
 TNS         : -24.214 ns 
 Viol paths  : 59 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (totcpu=0:03:17, mem=447.2M)
Setting analysis mode to setup ...
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.077 ns      0.077 ns  setup1_analysis_view
    7.369 ns      8.524 ns  setup2_analysis_view
    7.369 ns      8.793 ns  setup3_analysis_view
--------------------------------------------------- 
 reg2reg Best WS  : 8.793 ns 
 reg2reg WS  : 0.077 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 0.077 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (totcpu=0:03:18, mem=447.2M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.077  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1233   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.558  |
|           TNS (ns):| -24.214 |
|    Violating Paths:|   59    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
------------------------------------------------------------
Info: 39 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.6, totcpu=0:03:18, mem=447.2M)
Density before buffering = 0.953 (fixHold)
*info:
*info: abort hold fixing due to density exceeding 0.950
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=447.2M  mem(used)=0.0M***
Total net length = 6.442e+04 (3.654e+04 2.788e+04) (ext = 2.440e+03)

default core: bins with density >  0.75 = 33.3 % ( 16 / 48 )
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 39
There are 39 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 39 prerouted nets with extraSpace.
Number of multi-gpin terms=465, multi-gpins=987, moved blk term=0/70

Phase 1a route (0:00:00.0 447.2M):
Est net length = 6.909e+04um = 3.858e+04H + 3.051e+04V
Usage: (24.7%H 25.0%V) = (5.564e+04um 6.511e+04um) = (27009 22684)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 56 = 0 (0.00% H) + 56 (0.89% V)
Number obstruct path=10 reroute=0

There are 39 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.554e+04um 6.513e+04um) = (26964 22691)
Overflow: 54 = 0 (0.00% H) + 54 (0.87% V)

Phase 1c route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26932 22682)
Overflow: 52 = 0 (0.00% H) + 52 (0.83% V)

Phase 1d route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26933 22682)
Overflow: 51 = 0 (0.00% H) + 51 (0.81% V)

Phase 1e route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.549e+04um 6.514e+04um) = (26939 22693)
Overflow: 36 = 0 (0.00% H) + 36 (0.57% V)

Phase 1f route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.553e+04um 6.514e+04um) = (26960 22695)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	10	 0.16%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	76	 1.21%
  1:	0	 0.00%	59	 0.94%
  2:	0	 0.00%	43	 0.69%
  3:	3	 0.05%	31	 0.49%
  4:	15	 0.24%	47	 0.75%
  5:	26	 0.41%	63	 1.00%
  6:	71	 1.12%	124	 1.98%
  7:	131	 2.07%	231	 3.68%
  8:	214	 3.38%	389	 6.20%
  9:	304	 4.81%	609	 9.70%
 10:	466	 7.37%	746	11.89%
 11:	553	 8.74%	916	14.60%
 12:	755	11.94%	949	15.12%
 13:	879	13.90%	757	12.06%
 14:	897	14.18%	530	 8.44%
 15:	857	13.55%	649	10.34%
 16:	693	10.96%	9	 0.14%
 17:	260	 4.11%	8	 0.13%
 18:	86	 1.36%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 447.250M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 447.2M):
There are 39 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.7%H 26.0%V) = (5.781e+04um 6.789e+04um) = (28066 23652)
Overflow: 59 = 0 (0.00% H) + 59 (0.95% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	15	 0.24%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	62	 0.99%
  1:	0	 0.00%	46	 0.73%
  2:	0	 0.00%	45	 0.72%
  3:	8	 0.13%	42	 0.67%
  4:	25	 0.40%	65	 1.04%
  5:	41	 0.65%	96	 1.53%
  6:	90	 1.42%	170	 2.71%
  7:	167	 2.64%	248	 3.95%
  8:	211	 3.34%	385	 6.13%
  9:	344	 5.44%	638	10.17%
 10:	484	 7.65%	685	10.91%
 11:	563	 8.90%	891	14.20%
 12:	739	11.68%	916	14.60%
 13:	833	13.17%	738	11.76%
 14:	912	14.42%	516	 8.22%
 15:	837	13.23%	648	10.33%
 16:	627	 9.91%	9	 0.14%
 17:	246	 3.89%	8	 0.13%
 18:	83	 1.31%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 447.2M) ***


Total length: 7.826e+04um, number of vias: 21864
M1(H) length: 2.413e+00um, number of vias: 9662
M2(V) length: 2.323e+04um, number of vias: 8996
M3(H) length: 3.361e+04um, number of vias: 2445
M4(V) length: 1.307e+04um, number of vias: 708
M5(H) length: 7.581e+03um, number of vias: 49
M6(V) length: 7.454e+02um, number of vias: 4
M7(H) length: 1.763e+01um
*** Completed Phase 2 route (0:00:00.1 447.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=447.2M) ***
Peak Memory Usage was 447.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=447.2M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 447.250M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.2 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.0 447.250M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 447.2M)
Number of Loop : 0
Start delay calculation (mem=447.250M)...
Delay calculation completed.
(0:00:00.0 447.250M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 447.2M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 447.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 447.2M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.077  |  7.369  | 76.941  |   N/A   |  7.230  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.558  | -0.333  | -0.558  | 20.992  |   N/A   |  0.436  |
|           TNS (ns):| -24.214 | -0.653  | -23.561 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   59    |    2    |   57    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 447.2M **
*** Finished optDesign ***
<CMD> deselectAll
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix system_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 39
There are 39 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 39 prerouted nets with extraSpace.
Number of multi-gpin terms=465, multi-gpins=987, moved blk term=0/70

Phase 1a route (0:00:00.0 447.2M):
Est net length = 6.909e+04um = 3.858e+04H + 3.051e+04V
Usage: (24.7%H 25.0%V) = (5.564e+04um 6.511e+04um) = (27009 22684)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 56 = 0 (0.00% H) + 56 (0.89% V)
Number obstruct path=10 reroute=0

There are 39 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.554e+04um 6.513e+04um) = (26964 22691)
Overflow: 54 = 0 (0.00% H) + 54 (0.87% V)

Phase 1c route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26932 22682)
Overflow: 52 = 0 (0.00% H) + 52 (0.83% V)

Phase 1d route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26933 22682)
Overflow: 51 = 0 (0.00% H) + 51 (0.81% V)

Phase 1e route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.549e+04um 6.514e+04um) = (26939 22693)
Overflow: 36 = 0 (0.00% H) + 36 (0.57% V)

Phase 1f route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.553e+04um 6.514e+04um) = (26960 22695)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	10	 0.16%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	76	 1.21%
  1:	0	 0.00%	59	 0.94%
  2:	0	 0.00%	43	 0.69%
  3:	3	 0.05%	31	 0.49%
  4:	15	 0.24%	47	 0.75%
  5:	26	 0.41%	63	 1.00%
  6:	71	 1.12%	124	 1.98%
  7:	131	 2.07%	231	 3.68%
  8:	214	 3.38%	389	 6.20%
  9:	304	 4.81%	609	 9.70%
 10:	466	 7.37%	746	11.89%
 11:	553	 8.74%	916	14.60%
 12:	755	11.94%	949	15.12%
 13:	879	13.90%	757	12.06%
 14:	897	14.18%	530	 8.44%
 15:	857	13.55%	649	10.34%
 16:	693	10.96%	9	 0.14%
 17:	260	 4.11%	8	 0.13%
 18:	86	 1.36%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 447.250M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 447.2M):
There are 39 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.7%H 26.0%V) = (5.781e+04um 6.789e+04um) = (28066 23652)
Overflow: 59 = 0 (0.00% H) + 59 (0.95% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	15	 0.24%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	62	 0.99%
  1:	0	 0.00%	46	 0.73%
  2:	0	 0.00%	45	 0.72%
  3:	8	 0.13%	42	 0.67%
  4:	25	 0.40%	65	 1.04%
  5:	41	 0.65%	96	 1.53%
  6:	90	 1.42%	170	 2.71%
  7:	167	 2.64%	248	 3.95%
  8:	211	 3.34%	385	 6.13%
  9:	344	 5.44%	638	10.17%
 10:	484	 7.65%	685	10.91%
 11:	563	 8.90%	891	14.20%
 12:	739	11.68%	916	14.60%
 13:	833	13.17%	738	11.76%
 14:	912	14.42%	516	 8.22%
 15:	837	13.23%	648	10.33%
 16:	627	 9.91%	9	 0.14%
 17:	246	 3.89%	8	 0.13%
 18:	83	 1.31%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 447.2M) ***


Total length: 7.826e+04um, number of vias: 21864
M1(H) length: 2.413e+00um, number of vias: 9662
M2(V) length: 2.323e+04um, number of vias: 8996
M3(H) length: 3.361e+04um, number of vias: 2445
M4(V) length: 1.307e+04um, number of vias: 708
M5(H) length: 7.581e+03um, number of vias: 49
M6(V) length: 7.454e+02um, number of vias: 4
M7(H) length: 1.763e+01um
*** Completed Phase 2 route (0:00:00.1 447.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=447.2M) ***
Peak Memory Usage was 447.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=447.2M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 447.250M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.077  |  7.369  | 76.941  |   N/A   |  7.230  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.19 sec
Total Real time: 1.0 sec
Total Memory Usage: 447.25 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix system_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=447.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 39
There are 39 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 39 prerouted nets with extraSpace.
Number of multi-gpin terms=465, multi-gpins=987, moved blk term=0/70

Phase 1a route (0:00:00.0 447.2M):
Est net length = 6.909e+04um = 3.858e+04H + 3.051e+04V
Usage: (24.7%H 25.0%V) = (5.564e+04um 6.511e+04um) = (27009 22684)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 56 = 0 (0.00% H) + 56 (0.89% V)
Number obstruct path=10 reroute=0

There are 39 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.554e+04um 6.513e+04um) = (26964 22691)
Overflow: 54 = 0 (0.00% H) + 54 (0.87% V)

Phase 1c route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26932 22682)
Overflow: 52 = 0 (0.00% H) + 52 (0.83% V)

Phase 1d route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.548e+04um 6.510e+04um) = (26933 22682)
Overflow: 51 = 0 (0.00% H) + 51 (0.81% V)

Phase 1e route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.549e+04um 6.514e+04um) = (26939 22693)
Overflow: 36 = 0 (0.00% H) + 36 (0.57% V)

Phase 1f route (0:00:00.0 447.2M):
Usage: (24.6%H 25.0%V) = (5.553e+04um 6.514e+04um) = (26960 22695)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	10	 0.16%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	76	 1.21%
  1:	0	 0.00%	59	 0.94%
  2:	0	 0.00%	43	 0.69%
  3:	3	 0.05%	31	 0.49%
  4:	15	 0.24%	47	 0.75%
  5:	26	 0.41%	63	 1.00%
  6:	71	 1.12%	124	 1.98%
  7:	131	 2.07%	231	 3.68%
  8:	214	 3.38%	389	 6.20%
  9:	304	 4.81%	609	 9.70%
 10:	466	 7.37%	746	11.89%
 11:	553	 8.74%	916	14.60%
 12:	755	11.94%	949	15.12%
 13:	879	13.90%	757	12.06%
 14:	897	14.18%	530	 8.44%
 15:	857	13.55%	649	10.34%
 16:	693	10.96%	9	 0.14%
 17:	260	 4.11%	8	 0.13%
 18:	86	 1.36%	12	 0.19%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 447.250M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 447.2M):
There are 39 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.7%H 26.0%V) = (5.781e+04um 6.789e+04um) = (28066 23652)
Overflow: 59 = 0 (0.00% H) + 59 (0.95% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	15	 0.24%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	62	 0.99%
  1:	0	 0.00%	46	 0.73%
  2:	0	 0.00%	45	 0.72%
  3:	8	 0.13%	42	 0.67%
  4:	25	 0.40%	65	 1.04%
  5:	41	 0.65%	96	 1.53%
  6:	90	 1.42%	170	 2.71%
  7:	167	 2.64%	248	 3.95%
  8:	211	 3.34%	385	 6.13%
  9:	344	 5.44%	638	10.17%
 10:	484	 7.65%	685	10.91%
 11:	563	 8.90%	891	14.20%
 12:	739	11.68%	916	14.60%
 13:	833	13.17%	738	11.76%
 14:	912	14.42%	516	 8.22%
 15:	837	13.23%	648	10.33%
 16:	627	 9.91%	9	 0.14%
 17:	246	 3.89%	8	 0.13%
 18:	83	 1.31%	12	 0.19%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 447.2M) ***


Total length: 7.826e+04um, number of vias: 21864
M1(H) length: 2.413e+00um, number of vias: 9662
M2(V) length: 2.323e+04um, number of vias: 8996
M3(H) length: 3.361e+04um, number of vias: 2445
M4(V) length: 1.307e+04um, number of vias: 708
M5(H) length: 7.581e+03um, number of vias: 49
M6(V) length: 7.454e+02um, number of vias: 4
M7(H) length: 1.763e+01um
*** Completed Phase 2 route (0:00:00.1 447.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=447.2M) ***
Peak Memory Usage was 447.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=447.2M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 447.250M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.558  | -0.333  | -0.558  | 20.992  |   N/A   |  0.436  |
|           TNS (ns):| -24.214 | -0.653  | -23.561 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   59    |    2    |   57    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 95.300%
Routing Overflow: 0.00% H and 0.95% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.2 sec
Total Real time: 1.0 sec
Total Memory Usage: 447.25 Mbytes
<CMD> selectInst alu/U112
<CMD> zoomBox 182.654 65.448 148.409 38.052
<CMD> zoomBox 175.654 57.572 165.217 51.291
<CMD> setLayerPreference implant0 -isVisible 1
<CMD> setLayerPreference implant0 -isVisible 0
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> zoomBox 167.400 125.532 98.910 71.051
<CMD> zoomBox 166.833 116.404 130.993 98.436
<CMD> panCenter 160.159 106.570
<CMD> panCenter 172.560 107.324
<CMD> panCenter 170.651 107.725
<CMD> zoomBox 172.592 107.773 171.149 105.431
<CMD> deselectAll
<CMD> selectMarker 171.8950 106.6350 172.0950 107.3600 2 1 6
<CMD> deselectAll
<CMD> selectMarker 171.8950 106.6350 172.0950 107.3600 2 1 6
<CMD> deleteSelectedFromFPlan
<CMD> zoomBox 117.588 155.730 70.579 131.447
<CMD> zoomBox 96.846 150.548 90.678 139.927
<CMD> selectMarker 94.4050 142.3300 94.6050 148.3600 4 1 6
<CMD> windowSelect 94.558 147.177 93.865 147.120
<CMD> zoomBox 95.626 145.996 93.715 144.292
<CMD> selectInst {register_file/reg_file_reg[12][4]}
<CMD> deselectAll
<CMD> zoomBox 221.569 142.654 192.616 95.023
<CMD> zoomBox 220.912 134.590 211.083 122.073
<CMD> zoomBox 218.525 131.764 216.008 130.395
<CMD> selectMarker 217.4050 130.8950 217.6050 131.0950 2 1 6
<CMD> deselectAll
<CMD> zoomBox 161.484 111.211 118.834 104.674
<CMD> zoomBox 135.520 108.191 119.942 106.052
<CMD> selectMarker 120.2350 107.1150 134.7850 107.3150 3 1 6
<CMD> deselectAll
<CMD> selectMarker 120.2350 107.1150 134.7850 107.3150 3 1 6
<CMD> deselectAll
<CMD> selectInst {UART_tx/uut0/current_state_reg[2]}
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> deselectAll
<CMD> setDrawView place
<CMD> clearDrc
<CMD> refinePlace -preserveRouting

Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         9.84 um
  inst (alu/div_30/FE_RC_627_0) with max move: (224.68, 100.86) -> (231.65, 97.99)
  mean    (X+Y) =         3.08 um
Total instances moved : 12
*** cpu=0:00:00.0   mem=447.2M  mem(used)=0.0M***
Total net length = 6.443e+04 (3.655e+04 2.788e+04) (ext = 2.441e+03)

default core: bins with density >  0.75 = 33.3 % ( 16 / 48 )
<CMD> setNanoRouteMode -routeWithEco true
<CMD> setNanoRouteMode -droutePostRouteSwapVia true
#WARNING (NRIF-64) When droutePostRouteSwapVia is NOT set to 'false' or 'none', the tool just does post route via optimization and it will NOT do normal routing.
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Aug 28 22:06:33 2024
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    83.53%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.93%
#
#  39 nets (1.54%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     36(3.55%)     17(1.68%)      7(0.69%)      1(0.10%)   (6.02%)
#   Metal 3      2(0.20%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.20%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     38(0.60%)     17(0.27%)      7(0.11%)      1(0.02%)   (1.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total wire length = 86538 um.
#Total half perimeter of net bounding box = 66069 um.
#Total wire length on LAYER METAL1 = 1372 um.
#Total wire length on LAYER METAL2 = 22570 um.
#Total wire length on LAYER METAL3 = 30741 um.
#Total wire length on LAYER METAL4 = 16927 um.
#Total wire length on LAYER METAL5 = 9507 um.
#Total wire length on LAYER METAL6 = 3986 um.
#Total wire length on LAYER METAL7 = 1434 um.
#Total number of vias = 16627
#Up-Via Summary (total 16627):
#           
#-----------------------
#  Metal 1         7561
#  Metal 2         5876
#  Metal 3         2153
#  Metal 4          748
#  Metal 5          221
#  Metal 6           68
#-----------------------
#                 16627 
#
#Max overcon = 7 tracks.
#Total overcon = 1.00%.
#Worst layer Gcell overcon rate = 6.02%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 447.00 (Mb)
#Peak memory = 479.00 (Mb)
#WARNING (NRDR-128) Can not do via swapping using command 'globalDetailRoute', use 'detailRoute' command instead . Will do normal detail routing if possible.
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#25.6% of the total area is being checked for drcs
#    number of violations = 40
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 447.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 447.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (Mb)
#Complete Detail Routing.
#Total wire length = 82180 um.
#Total half perimeter of net bounding box = 66069 um.
#Total wire length on LAYER METAL1 = 1054 um.
#Total wire length on LAYER METAL2 = 21867 um.
#Total wire length on LAYER METAL3 = 33084 um.
#Total wire length on LAYER METAL4 = 13890 um.
#Total wire length on LAYER METAL5 = 7802 um.
#Total wire length on LAYER METAL6 = 3367 um.
#Total wire length on LAYER METAL7 = 1116 um.
#Total number of vias = 24607
#Total number of multi-cut vias = 4 (  0.0%)
#Total number of single cut vias = 24603 (100.0%)
#Up-Via Summary (total 24607):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        9654 (100.0%)         4 (  0.0%)       9658
#  Metal 2       10637 (100.0%)         0 (  0.0%)      10637
#  Metal 3        3193 (100.0%)         0 (  0.0%)       3193
#  Metal 4         899 (100.0%)         0 (  0.0%)        899
#  Metal 5         173 (100.0%)         0 (  0.0%)        173
#  Metal 6          47 (100.0%)         0 (  0.0%)         47
#-----------------------------------------------------------
#                24603 (100.0%)         4 (  0.0%)      24607 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#
#Total wire length = 82180 um.
#Total half perimeter of net bounding box = 66069 um.
#Total wire length on LAYER METAL1 = 1054 um.
#Total wire length on LAYER METAL2 = 21867 um.
#Total wire length on LAYER METAL3 = 33084 um.
#Total wire length on LAYER METAL4 = 13890 um.
#Total wire length on LAYER METAL5 = 7802 um.
#Total wire length on LAYER METAL6 = 3367 um.
#Total wire length on LAYER METAL7 = 1116 um.
#Total number of vias = 24607
#Total number of multi-cut vias = 4 (  0.0%)
#Total number of single cut vias = 24603 (100.0%)
#Up-Via Summary (total 24607):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        9654 (100.0%)         4 (  0.0%)       9658
#  Metal 2       10637 (100.0%)         0 (  0.0%)      10637
#  Metal 3        3193 (100.0%)         0 (  0.0%)       3193
#  Metal 4         899 (100.0%)         0 (  0.0%)        899
#  Metal 5         173 (100.0%)         0 (  0.0%)        173
#  Metal 6          47 (100.0%)         0 (  0.0%)         47
#-----------------------------------------------------------
#                24603 (100.0%)         4 (  0.0%)      24607 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 1.00 (Mb)
#Total memory = 448.00 (Mb)
#Peak memory = 479.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 1.00 (Mb)
#Total memory = 448.00 (Mb)
#Peak memory = 479.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Aug 28 22:06:41 2024
#
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 448.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.2  MEM: 12.6M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Aug 28 22:08:04 2024

Design Name: system_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Aug 28 22:08:05 2024
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix system_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_rAcwIR_7877.rcdb.d  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 448.3M)
Creating parasitic data file './system_TOP_rAcwIR_7877.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 20.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 30.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 40.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 50.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 60.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 70.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 80.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 90.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 448.3M)
Nr. Extracted Resistors     : 44338
Nr. Extracted Ground Cap.   : 46812
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 448.289M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.214  |  7.417  | 77.094  |   N/A   |  7.263  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 95.300%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.58 sec
Total Real time: 1.0 sec
Total Memory Usage: 448.292969 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix system_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_rAcwIR_7877.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 448.3M)
Closing parasitic data file './system_TOP_rAcwIR_7877.rcdb.d'. 2477 times net's RC data read were performed.
Creating parasitic data file './system_TOP_rAcwIR_7877.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 20.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 30.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 40.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 50.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 60.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 70.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 80.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 90.0101% (CPU Time= 0:00:00.1  MEM= 448.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 448.3M)
Nr. Extracted Resistors     : 44338
Nr. Extracted Ground Cap.   : 46812
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 448.289M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.520  | -0.297  | -0.520  | 20.951  |   N/A   |  0.426  |
|           TNS (ns):| -21.626 | -0.586  | -21.040 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   59    |    2    |   57    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 95.300%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.18 sec
Total Real time: 1.0 sec
Total Memory Usage: 448.292969 Mbytes
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> selectObject Module alu
<CMD> setDrawView place
<CMD> deselectAll
<CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 > top.mtarpt
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 448.3M)
Number of Loop : 0
Start delay calculation (mem=448.297M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
delayCal using detail RC...
Delay calculation completed.
(0:00:00.2 448.297M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 448.3M)
Number of Loop : 0
Start delay calculation (mem=448.297M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 448.297M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 448.3M)
Number of Loop : 0
Start delay calculation (mem=448.297M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 448.297M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 448.3M) ***
report_timing -machine_readable -max_points 10000 -max_slack 0.75 > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (SOCSGN-2000):	Select path first.

*** Memory Usage v0.144 (Current mem = 448.293M, initial mem = 62.238M) ***
--- Ending "First Encounter" (totcpu=0:03:58, real=0:35:37, mem=448.3M) ---
