Running: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /root/Desktop/MTP/PHY/phy/testbench_isim_beh.exe -prj /root/Desktop/MTP/PHY/phy/testbench_beh.prj work.testbench work.glbl 
ISim P.15xf (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/root/Desktop/MTP/PHY/phy/phy.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/PHY/phy/testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/root/Desktop/MTP/PHY/phy/testbench.v" Line 41: Port rst_n is not connected to this instance
WARNING:HDLCompiler:1016 - "/root/Desktop/MTP/PHY/phy/testbench.v" Line 66: Port rst_n is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94204 KB
Fuse CPU Usage: 970 ms
Compiling module phy
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /root/Desktop/MTP/PHY/phy/testbench_isim_beh.exe
Fuse Memory Usage: 1178740 KB
Fuse CPU Usage: 990 ms
GCC CPU Usage: 410 ms
