MDF Database:  version 1.0
MDF_INFO | MAIN | XC9572XL-10-VQ64
MACROCELL | 3 | 3 | CCLKE_OBUF
ATTRIBUTES | 8688448 | 0
OUTPUTMC | 1 | 3 | 2
INPUTS | 9 | nAS  | DBDIR  | MemoryController/CURRENT_STATE_FSM_FFd1  | nCWE  | REFRESET  | MemoryController/SDRAM_READY  | MemoryController/CLOCK_COUNT_FSM_FFd2  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/STARTUP_REFRESH
INPUTMC | 8 | 0 | 11 | 3 | 6 | 3 | 2 | 3 | 10 | 1 | 10 | 3 | 8 | 3 | 12 | 3 | 0
INPUTP | 1 | 25
EXPORTS | 1 | 3 | 2
EQ | 9 | 
   !CCLKE.D = !nAS & !DBDIR;
   !CCLKE.CLK = BCLK;	// GCK
   !CCLKE.AP = nRESET;	// GSR
   CCLKE.CE = MemoryController/CURRENT_STATE_FSM_FFd1;
    CCLKE_OBUF.EXP  =  nCWE & REFRESET & MemoryController/SDRAM_READY
	# nCWE & REFRESET & 
	MemoryController/CLOCK_COUNT_FSM_FFd2
	# REFRESET & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	MemoryController/STARTUP_REFRESH
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 3 | 2 | nCWE_OBUF
ATTRIBUTES | 8819456 | 0
OUTPUTMC | 2 | 3 | 1 | 3 | 3
INPUTS | 10 | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/CLOCK_COUNT_FSM_FFd2  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd5  | MemoryController/CURRENT_STATE_FSM_FFd2  | DBDIR  | MemoryController/CURRENT_STATE_FSM_FFd7.EXP  | CCLKE_OBUF.EXP
INPUTMC | 10 | 3 | 10 | 3 | 12 | 3 | 8 | 3 | 6 | 3 | 1 | 1 | 13 | 3 | 5 | 0 | 11 | 3 | 1 | 3 | 3
IMPORTS | 2 | 3 | 1 | 3 | 3
EQ | 23 | 
   nCWE.D = MemoryController/CURRENT_STATE_FSM_FFd1
	# MemoryController/CURRENT_STATE_FSM_FFd7
	# MemoryController/CURRENT_STATE_FSM_FFd5
	# MemoryController/CURRENT_STATE_FSM_FFd2 & !DBDIR
	# REFRESET & !MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CLOCK_COUNT_FSM_FFd2
;Imported pterms FB4_2
	# nCWE & MemoryController/CURRENT_STATE_FSM_FFd3
	# MemoryController/CURRENT_STATE_FSM_FFd3 & REFRESH
	# nCWE & REFRESET & 
	!MemoryController/CLOCK_COUNT_FSM_FFd1
	# MemoryController/CURRENT_STATE_FSM_FFd3 & 
	MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !C1 & 
	!C3 & !ACAS<9>/ACAS<9>_CLKF
;Imported pterms FB4_4
	# nCWE & REFRESET & MemoryController/SDRAM_READY
	# nCWE & REFRESET & 
	MemoryController/CLOCK_COUNT_FSM_FFd2
	# REFRESET & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	MemoryController/STARTUP_REFRESH;
   !nCWE.CLK = BCLK;	// GCK
   !nCWE.AP = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 3 | 7 | nCCAS_OBUF
ATTRIBUTES | 8819456 | 0
OUTPUTMC | 2 | 3 | 7 | 3 | 8
INPUTS | 8 | MemoryController/CURRENT_STATE_FSM_FFd6  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/CLOCK_COUNT_FSM_FFd2  | nCCAS  | MemoryController/CLOCK_COUNT_FSM_FFd2.EXP
INPUTMC | 8 | 1 | 12 | 3 | 6 | 3 | 1 | 3 | 10 | 3 | 12 | 3 | 8 | 3 | 7 | 3 | 8
IMPORTS | 1 | 3 | 8
EQ | 18 | 
   nCCAS.D = MemoryController/CURRENT_STATE_FSM_FFd1
	# MemoryController/CURRENT_STATE_FSM_FFd7
	# MemoryController/CURRENT_STATE_FSM_FFd6
	# nCCAS & REFRESET & 
	MemoryController/CLOCK_COUNT_FSM_FFd2
	# REFRESET & !MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CLOCK_COUNT_FSM_FFd2
;Imported pterms FB4_9
	# nCCAS & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH
	# nCCAS & REFRESET & MemoryController/SDRAM_READY & 
	!MemoryController/STARTUP_REFRESH
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !nCCAS.CLK = BCLK;	// GCK
   !nCCAS.AP = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 3 | 4 | nCRAS_OBUF
ATTRIBUTES | 8819456 | 0
OUTPUTMC | 2 | 3 | 4 | 3 | 5
INPUTS | 8 | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd2  | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/CLOCK_COUNT_FSM_FFd2  | nCRAS  | MemoryController/CURRENT_STATE_FSM_FFd2.EXP
INPUTMC | 8 | 3 | 6 | 3 | 1 | 3 | 5 | 3 | 10 | 3 | 12 | 3 | 8 | 3 | 4 | 3 | 5
IMPORTS | 1 | 3 | 5
EQ | 18 | 
   nCRAS.D = MemoryController/CURRENT_STATE_FSM_FFd1
	# MemoryController/CURRENT_STATE_FSM_FFd7
	# MemoryController/CURRENT_STATE_FSM_FFd2
	# nCRAS & REFRESET & 
	MemoryController/CLOCK_COUNT_FSM_FFd2
	# REFRESET & !MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CLOCK_COUNT_FSM_FFd2
;Imported pterms FB4_6
	# nCRAS & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & ACAS<9>/ACAS<9>_CLKF
	# nCRAS & REFRESET & MemoryController/SDRAM_READY & 
	!MemoryController/STARTUP_REFRESH
	# nCRAS & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & C1 & !MemoryController/DMACYCLE
	# nCRAS & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & !MemoryController/DMACYCLE & C3;
   !nCRAS.CLK = BCLK;	// GCK
   !nCRAS.AP = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 3 | 13 | CMA_0_OBUF
ATTRIBUTES | 8823552 | 0
OUTPUTMC | 1 | 3 | 13
INPUTS | 11 | CMA<0>  | $OpTx$FX_DC$6  | MemoryController/CURRENT_STATE_FSM_FFd2  | ACAS<1>  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ACAS<9>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3
INPUTMC | 9 | 3 | 13 | 3 | 17 | 3 | 5 | 2 | 15 | 3 | 15 | 2 | 0 | 2 | 4 | 0 | 2 | 0 | 1
INPUTP | 2 | 21 | 20
EQ | 8 | 
   CMA<0>.D = CMA<0> & !$OpTx$FX_DC$6
	# MemoryController/CURRENT_STATE_FSM_FFd2 & ACAS<1>
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ACAS<9> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ACAS<9> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<0>.CLK = BCLK;	// GCK
   !CMA<0>.AR = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 1 | 7 | CMA_10_OBUF
ATTRIBUTES | 8823552 | 0
OUTPUTMC | 1 | 1 | 7
INPUTS | 11 | MemoryController/CURRENT_STATE_FSM_FFd6  | MemoryController/CURRENT_STATE_FSM_FFd2  | CMA<10>  | $OpTx$FX_DC$6  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<9>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3
INPUTMC | 9 | 1 | 12 | 3 | 5 | 1 | 7 | 3 | 17 | 3 | 15 | 2 | 0 | 0 | 4 | 0 | 2 | 0 | 1
INPUTP | 2 | 21 | 20
EQ | 9 | 
   CMA<10>.D = MemoryController/CURRENT_STATE_FSM_FFd2
	# MemoryController/CURRENT_STATE_FSM_FFd6
	# CMA<10> & !$OpTx$FX_DC$6
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ARAS<9> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<9> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<10>.CLK = BCLK;	// GCK
   !CMA<10>.AR = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 9 | CMA_1_OBUF
ATTRIBUTES | 8823552 | 0
OUTPUTMC | 2 | 3 | 9 | 3 | 8
INPUTS | 16 | CMA<1>  | $OpTx$FX_DC$6  | MemoryController/CURRENT_STATE_FSM_FFd2  | ACAS<2>  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<0>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/CLOCK_COUNT_FSM_FFd2  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd6  | REFRESET.EXP
INPUTMC | 16 | 3 | 9 | 3 | 17 | 3 | 5 | 2 | 12 | 3 | 15 | 2 | 0 | 0 | 15 | 0 | 2 | 0 | 1 | 3 | 10 | 3 | 12 | 3 | 8 | 3 | 6 | 3 | 1 | 1 | 12 | 3 | 10
EXPORTS | 1 | 3 | 8
IMPORTS | 1 | 3 | 10
EQ | 15 | 
   CMA<1>.D = CMA<1> & !$OpTx$FX_DC$6
	# MemoryController/CURRENT_STATE_FSM_FFd2 & ACAS<2>
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ARAS<0> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
;Imported pterms FB4_11
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<0> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<1>.CLK = BCLK;	// GCK
   !CMA<1>.AR = nRESET;	// GSR
    CMA_1_OBUF.EXP  =  REFRESET & !MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CLOCK_COUNT_FSM_FFd2
	# !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd2 & MemoryController/CLOCK_COUNT_FSM_FFd2 & 
	!MemoryController/CURRENT_STATE_FSM_FFd6
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 11 | CMA_2_OBUF
ATTRIBUTES | 8823552 | 0
OUTPUTMC | 1 | 3 | 11
INPUTS | 11 | CMA<2>  | $OpTx$FX_DC$6  | MemoryController/CURRENT_STATE_FSM_FFd2  | ACAS<3>  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<1>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3
INPUTMC | 9 | 3 | 11 | 3 | 17 | 3 | 5 | 2 | 11 | 3 | 15 | 2 | 0 | 0 | 13 | 0 | 2 | 0 | 1
INPUTP | 2 | 21 | 20
EQ | 8 | 
   CMA<2>.D = CMA<2> & !$OpTx$FX_DC$6
	# MemoryController/CURRENT_STATE_FSM_FFd2 & ACAS<3>
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ARAS<1> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<1> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<2>.CLK = BCLK;	// GCK
   !CMA<2>.AR = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 14 | CMA_3_OBUF
ATTRIBUTES | 8823552 | 0
OUTPUTMC | 2 | 3 | 14 | 3 | 15
INPUTS | 11 | CMA<3>  | $OpTx$FX_DC$6  | MemoryController/CURRENT_STATE_FSM_FFd2  | ACAS<4>  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<2>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3
INPUTMC | 9 | 3 | 14 | 3 | 17 | 3 | 5 | 2 | 9 | 3 | 15 | 2 | 0 | 0 | 12 | 0 | 2 | 0 | 1
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 3 | 15
EQ | 10 | 
   CMA<3>.D = CMA<3> & !$OpTx$FX_DC$6
	# MemoryController/CURRENT_STATE_FSM_FFd2 & ACAS<4>
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ARAS<2> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<2> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<3>.CLK = BCLK;	// GCK
   !CMA<3>.AR = nRESET;	// GSR
    CMA_3_OBUF.EXP  =  MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!MemoryController/DMACYCLE & C3
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 16 | CMA_4_OBUF
ATTRIBUTES | 8823552 | 0
OUTPUTMC | 2 | 3 | 16 | 3 | 17
INPUTS | 17 | CMA<4>  | $OpTx$FX_DC$6  | MemoryController/CURRENT_STATE_FSM_FFd2  | ACAS<5>  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<3>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/SDRAM_READY  | MemoryController/STARTUP_REFRESH  | MemoryController/CURRENT_STATE_FSM_FFd5
INPUTMC | 15 | 3 | 16 | 3 | 17 | 3 | 5 | 2 | 8 | 3 | 15 | 2 | 0 | 0 | 10 | 0 | 2 | 0 | 1 | 3 | 12 | 3 | 6 | 3 | 1 | 1 | 10 | 3 | 0 | 1 | 13
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 3 | 17
EQ | 12 | 
   CMA<4>.D = CMA<4> & !$OpTx$FX_DC$6
	# MemoryController/CURRENT_STATE_FSM_FFd2 & ACAS<5>
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ARAS<3> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<3> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<4>.CLK = BCLK;	// GCK
   !CMA<4>.AR = nRESET;	// GSR
    CMA_4_OBUF.EXP  =  !REFRESH & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/SDRAM_READY & !MemoryController/STARTUP_REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !C1 & !C3 & !ACAS<9>/ACAS<9>_CLKF
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 1 | 2 | CMA_5_OBUF
ATTRIBUTES | 4629248 | 0
OUTPUTMC | 3 | 1 | 2 | 1 | 1 | 1 | 3
INPUTS | 19 | CMA<5>  | MemoryController/CURRENT_STATE_FSM_FFd2  | ACAS<6>  | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/SDRAM_READY  | MemoryController/STARTUP_REFRESH  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<4>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd5  | CMA_7_OBUF.EXP  | CMA_6_OBUF.EXP
INPUTMC | 17 | 1 | 2 | 3 | 5 | 0 | 17 | 3 | 10 | 3 | 12 | 1 | 10 | 3 | 0 | 3 | 15 | 2 | 0 | 0 | 9 | 0 | 2 | 0 | 1 | 3 | 6 | 3 | 1 | 1 | 13 | 1 | 1 | 1 | 3
INPUTP | 2 | 21 | 20
IMPORTS | 2 | 1 | 1 | 1 | 3
EQ | 37 | 
   CMA<5>.T = !CMA<5> & MemoryController/CURRENT_STATE_FSM_FFd2 & 
	ACAS<6>
	# !CMA<5> & REFRESET & 
	MemoryController/CLOCK_COUNT_FSM_FFd1 & !MemoryController/SDRAM_READY & 
	!MemoryController/STARTUP_REFRESH
	# !CMA<5> & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & ARAS<4> & MemoryController/DMACYCLE & 
	!ACAS<9>/ACAS<9>_CLKF
	# CMA<5> & !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd7 & !MemoryController/CURRENT_STATE_FSM_FFd5 & !ACAS<6>
	# !CMA<5> & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & !C1 & ARAS<4> & !C3 & !ACAS<9>/ACAS<9>_CLKF
;Imported pterms FB2_2
	# CMA<5> & !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd7 & !MemoryController/CURRENT_STATE_FSM_FFd2 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5
	# CMA<5> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd2 & !MemoryController/CURRENT_STATE_FSM_FFd5 & !ARAS<4> & 
	MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# CMA<5> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !ACAS<6> & !ARAS<4> & MemoryController/DMACYCLE & 
	!ACAS<9>/ACAS<9>_CLKF
;Imported pterms FB2_4
	# CMA<5> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd2 & !MemoryController/CURRENT_STATE_FSM_FFd5 & !C1 & 
	!ARAS<4> & !C3 & !ACAS<9>/ACAS<9>_CLKF
	# CMA<5> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !C1 & !ACAS<6> & !ARAS<4> & !C3 & 
	!ACAS<9>/ACAS<9>_CLKF;
   !CMA<5>.CLK = BCLK;	// GCK
   !CMA<5>.AR = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 1 | 3 | CMA_6_OBUF
ATTRIBUTES | 8823552 | 0
OUTPUTMC | 2 | 1 | 3 | 1 | 2
INPUTS | 19 | CMA<6>  | $OpTx$FX_DC$6  | MemoryController/CURRENT_STATE_FSM_FFd2  | ACAS<7>  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<5>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | CMA<5>  | REFRESET  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd5  | C1  | ARAS<4>  | C3  | ACAS<6>  | CMA_8_OBUF.EXP
INPUTMC | 17 | 1 | 3 | 3 | 17 | 3 | 5 | 2 | 7 | 3 | 15 | 2 | 0 | 0 | 8 | 0 | 2 | 0 | 1 | 1 | 2 | 3 | 10 | 3 | 6 | 3 | 1 | 1 | 13 | 0 | 9 | 0 | 17 | 1 | 4
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 1 | 2
IMPORTS | 1 | 1 | 4
EQ | 17 | 
   CMA<6>.D = CMA<6> & !$OpTx$FX_DC$6
	# MemoryController/CURRENT_STATE_FSM_FFd2 & ACAS<7>
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ARAS<5> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
;Imported pterms FB2_5
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<5> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<6>.CLK = BCLK;	// GCK
   !CMA<6>.AR = nRESET;	// GSR
    CMA_6_OBUF.EXP  =  CMA<5> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd2 & !MemoryController/CURRENT_STATE_FSM_FFd5 & !C1 & 
	!ARAS<4> & !C3 & !ACAS<9>/ACAS<9>_CLKF
	# CMA<5> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !C1 & !ACAS<6> & !ARAS<4> & !C3 & 
	!ACAS<9>/ACAS<9>_CLKF
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 1 | 1 | CMA_7_OBUF
ATTRIBUTES | 8823552 | 0
OUTPUTMC | 2 | 1 | 1 | 1 | 2
INPUTS | 16 | CMA<7>  | $OpTx$FX_DC$6  | MemoryController/CURRENT_STATE_FSM_FFd2  | ACAS<8>  | CMA<5>  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESET  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd5  | REFRESH  | ARAS<4>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | ACAS<6>  | RefreshCounter/REFRESH_COUNTER<0>.EXP
INPUTMC | 16 | 1 | 1 | 3 | 17 | 3 | 5 | 2 | 6 | 1 | 2 | 3 | 15 | 3 | 10 | 3 | 6 | 3 | 1 | 1 | 13 | 2 | 0 | 0 | 9 | 0 | 2 | 0 | 1 | 0 | 17 | 1 | 0
EXPORTS | 1 | 1 | 2
IMPORTS | 1 | 1 | 0
EQ | 21 | 
   CMA<7>.D = CMA<7> & !$OpTx$FX_DC$6
	# MemoryController/CURRENT_STATE_FSM_FFd2 & ACAS<8>
;Imported pterms FB2_1
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ARAS<6> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<6> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<7>.CLK = BCLK;	// GCK
   !CMA<7>.AR = nRESET;	// GSR
    CMA_7_OBUF.EXP  =  CMA<5> & !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd7 & !MemoryController/CURRENT_STATE_FSM_FFd2 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5
	# CMA<5> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd2 & !MemoryController/CURRENT_STATE_FSM_FFd5 & !ARAS<4> & 
	MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# CMA<5> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !ACAS<6> & !ARAS<4> & MemoryController/DMACYCLE & 
	!ACAS<9>/ACAS<9>_CLKF
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 1 | 4 | CMA_8_OBUF
ATTRIBUTES | 8823552 | 0
OUTPUTMC | 2 | 1 | 4 | 1 | 3
INPUTS | 10 | CMA<8>  | $OpTx$FX_DC$6  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<7>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3  | ARAS<5>
INPUTMC | 8 | 1 | 4 | 3 | 17 | 3 | 15 | 2 | 0 | 0 | 6 | 0 | 2 | 0 | 1 | 0 | 8
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 1 | 3
EQ | 9 | 
   CMA<8>.D = CMA<8> & !$OpTx$FX_DC$6
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ARAS<7> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<7> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<8>.CLK = BCLK;	// GCK
   !CMA<8>.AR = nRESET;	// GSR
    CMA_8_OBUF.EXP  =  MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<5> & !C3 & !ACAS<9>/ACAS<9>_CLKF
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 1 | 5 | CMA_9_OBUF
ATTRIBUTES | 4629248 | 0
OUTPUTMC | 2 | 1 | 5 | 1 | 6
INPUTS | 16 | CMA<9>  | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/SDRAM_READY  | MemoryController/STARTUP_REFRESH  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<8>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd5  | C1  | C3  | EXP6_.EXP
INPUTMC | 14 | 1 | 5 | 3 | 10 | 3 | 12 | 1 | 10 | 3 | 0 | 3 | 15 | 2 | 0 | 0 | 5 | 0 | 2 | 0 | 1 | 3 | 6 | 3 | 1 | 1 | 13 | 1 | 6
INPUTP | 2 | 21 | 20
IMPORTS | 1 | 1 | 6
EQ | 21 | 
   CMA<9>.T = !CMA<9> & REFRESET & 
	MemoryController/CLOCK_COUNT_FSM_FFd1 & !MemoryController/SDRAM_READY & 
	!MemoryController/STARTUP_REFRESH
	# CMA<9> & !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd7 & !MemoryController/CURRENT_STATE_FSM_FFd5
	# !CMA<9> & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & ARAS<8> & MemoryController/DMACYCLE & 
	!ACAS<9>/ACAS<9>_CLKF
	# !CMA<9> & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & !C1 & ARAS<8> & !C3 & !ACAS<9>/ACAS<9>_CLKF
	# CMA<9> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !ARAS<8> & MemoryController/DMACYCLE & 
	!ACAS<9>/ACAS<9>_CLKF
;Imported pterms FB2_7
	# CMA<9> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !C1 & !ARAS<8> & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !CMA<9>.CLK = BCLK;	// GCK
   !CMA<9>.AR = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 15 | MemoryController/CURRENT_STATE_FSM_FFd3
ATTRIBUTES | 8561408 | 0
OUTPUTMC | 22 | 3 | 1 | 3 | 6 | 1 | 1 | 3 | 13 | 1 | 7 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 2 | 1 | 3 | 1 | 0 | 1 | 4 | 1 | 5 | 3 | 15 | 3 | 10 | 3 | 12 | 3 | 5 | 3 | 17 | 1 | 16 | 1 | 15 | 3 | 8
INPUTS | 13 | MemoryController/CURRENT_STATE_FSM_FFd7  | nAS  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ACAS<9>/ACAS<9>_CLKF  | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/SDRAM_READY  | MemoryController/STARTUP_REFRESH  | C1  | MemoryController/DMACYCLE  | CMA_3_OBUF.EXP
INPUTMC | 11 | 3 | 1 | 3 | 6 | 3 | 15 | 2 | 0 | 0 | 1 | 3 | 10 | 3 | 12 | 1 | 10 | 3 | 0 | 0 | 2 | 3 | 14
INPUTP | 2 | 25 | 21
IMPORTS | 1 | 3 | 14
EQ | 13 | 
   MemoryController/CURRENT_STATE_FSM_FFd3.D = MemoryController/CURRENT_STATE_FSM_FFd7
	# nAS & MemoryController/CURRENT_STATE_FSM_FFd1
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	C1 & !MemoryController/DMACYCLE
	# REFRESET & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	MemoryController/SDRAM_READY & !MemoryController/STARTUP_REFRESH
;Imported pterms FB4_15
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!MemoryController/DMACYCLE & C3;
   !MemoryController/CURRENT_STATE_FSM_FFd3.CLK = BCLK;	// GCK
   !MemoryController/CURRENT_STATE_FSM_FFd3.AR = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 10 | REFRESET
ATTRIBUTES | 8561408 | 0
OUTPUTMC | 26 | 3 | 2 | 3 | 7 | 3 | 4 | 1 | 2 | 1 | 5 | 3 | 15 | 3 | 10 | 3 | 12 | 1 | 3 | 3 | 0 | 3 | 5 | 1 | 6 | 1 | 17 | 1 | 0 | 1 | 14 | 2 | 2 | 1 | 15 | 2 | 1 | 2 | 14 | 2 | 16 | 3 | 17 | 1 | 1 | 3 | 1 | 3 | 3 | 3 | 8 | 3 | 9
INPUTS | 10 | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESET  | MemoryController/CURRENT_STATE_FSM_FFd5  | REFRESH  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/STARTUP_REFRESH  | C1  | ARAS<0>  | C3  | ACAS<9>/ACAS<9>_CLKF
INPUTMC | 8 | 3 | 15 | 3 | 10 | 1 | 13 | 2 | 0 | 3 | 12 | 3 | 0 | 0 | 15 | 0 | 1
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 3 | 9
EQ | 13 | 
   !REFRESET.D = !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd5
	# !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd5
	# !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	MemoryController/CLOCK_COUNT_FSM_FFd1 & !MemoryController/STARTUP_REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd5
	# !REFRESH & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/STARTUP_REFRESH & !MemoryController/CURRENT_STATE_FSM_FFd5;
   !REFRESET.CLK = BCLK;	// GCK
   !REFRESET.AR = nRESET;	// GSR
    REFRESET.EXP  =  MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<0> & !C3 & !ACAS<9>/ACAS<9>_CLKF
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 2 | 0 | REFRESH
ATTRIBUTES | 8561408 | 0
OUTPUTMC | 21 | 3 | 1 | 3 | 6 | 1 | 1 | 3 | 13 | 1 | 7 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 2 | 1 | 3 | 1 | 0 | 1 | 4 | 1 | 5 | 3 | 15 | 3 | 10 | 3 | 5 | 1 | 16 | 1 | 6 | 3 | 17 | 3 | 8
INPUTS | 3 | RefreshCounter/REFRESH_COUNTER<2>  | RefreshCounter/REFRESH_COUNTER<3>  | RefreshCounter/REFRESH_COUNTER<4>
INPUTMC | 3 | 1 | 14 | 2 | 2 | 2 | 1
EQ | 4 | 
   REFRESH.D = RefreshCounter/REFRESH_COUNTER<2> & 
	RefreshCounter/REFRESH_COUNTER<3> & RefreshCounter/REFRESH_COUNTER<4>;
   REFRESH.CLK = BCLK;	// GCK
   !REFRESH.AR = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 12 | MemoryController/CLOCK_COUNT_FSM_FFd1
ATTRIBUTES | 4358976 | 0
OUTPUTMC | 15 | 3 | 2 | 3 | 7 | 3 | 4 | 1 | 2 | 1 | 5 | 3 | 15 | 3 | 10 | 3 | 12 | 3 | 17 | 3 | 0 | 3 | 3 | 1 | 17 | 3 | 1 | 3 | 9 | 3 | 16
INPUTS | 9 | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/CLOCK_COUNT_FSM_FFd2  | MemoryController/CURRENT_STATE_FSM_FFd3  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd2  | MemoryController/CURRENT_STATE_FSM_FFd6  | nRESET
INPUTMC | 8 | 3 | 10 | 3 | 12 | 3 | 8 | 3 | 15 | 3 | 6 | 3 | 1 | 3 | 5 | 1 | 12
INPUTP | 1 | 92
EQ | 12 | 
   MemoryController/CLOCK_COUNT_FSM_FFd1.T = REFRESET & !MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	MemoryController/CLOCK_COUNT_FSM_FFd2
	# !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd2 & !MemoryController/CURRENT_STATE_FSM_FFd6
	# !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	MemoryController/CLOCK_COUNT_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd7 & !MemoryController/CURRENT_STATE_FSM_FFd2 & 
	!MemoryController/CLOCK_COUNT_FSM_FFd2 & !MemoryController/CURRENT_STATE_FSM_FFd6;
   !MemoryController/CLOCK_COUNT_FSM_FFd1.CLK = BCLK;	// GCK
   MemoryController/CLOCK_COUNT_FSM_FFd1.CE = nRESET;
GLOBALS | 1 | 2 | BCLK

MACROCELL | 3 | 6 | MemoryController/CURRENT_STATE_FSM_FFd1
ATTRIBUTES | 8561408 | 0
OUTPUTMC | 18 | 3 | 3 | 3 | 2 | 3 | 7 | 3 | 4 | 1 | 2 | 1 | 5 | 3 | 15 | 3 | 12 | 3 | 6 | 1 | 6 | 1 | 15 | 1 | 17 | 3 | 17 | 1 | 1 | 1 | 3 | 3 | 9 | 3 | 16 | 3 | 5
INPUTS | 8 | MemoryController/CURRENT_STATE_FSM_FFd2  | nAS  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | C1  | C3  | ACAS<9>/ACAS<9>_CLKF
INPUTMC | 5 | 3 | 5 | 3 | 6 | 3 | 15 | 2 | 0 | 0 | 1
INPUTP | 3 | 25 | 21 | 20
EXPORTS | 1 | 3 | 5
EQ | 6 | 
   MemoryController/CURRENT_STATE_FSM_FFd1.D = MemoryController/CURRENT_STATE_FSM_FFd2
	# !nAS & MemoryController/CURRENT_STATE_FSM_FFd1;
   !MemoryController/CURRENT_STATE_FSM_FFd1.CLK = BCLK;	// GCK
   !MemoryController/CURRENT_STATE_FSM_FFd1.AR = nRESET;	// GSR
    MemoryController/CURRENT_STATE_FSM_FFd1.EXP  =  MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & !C3 & !ACAS<9>/ACAS<9>_CLKF
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 1 | MemoryController/CURRENT_STATE_FSM_FFd7
ATTRIBUTES | 8561412 | 0
OUTPUTMC | 16 | 3 | 2 | 3 | 7 | 3 | 4 | 1 | 2 | 1 | 5 | 3 | 15 | 3 | 12 | 1 | 10 | 1 | 6 | 1 | 15 | 1 | 17 | 3 | 17 | 1 | 1 | 1 | 3 | 3 | 9 | 3 | 16
INPUTS | 10 | nCWE  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3  | MemoryController/STARTUP_REFRESH.EXP
INPUTMC | 8 | 3 | 2 | 3 | 15 | 2 | 0 | 3 | 10 | 3 | 12 | 0 | 2 | 0 | 1 | 3 | 0
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 3 | 2
IMPORTS | 1 | 3 | 0
EQ | 13 | 
   MemoryController/CURRENT_STATE_FSM_FFd7.D = ;Imported pterms FB4_1
	  REFRESET & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/SDRAM_READY & !MemoryController/STARTUP_REFRESH;
   !MemoryController/CURRENT_STATE_FSM_FFd7.CLK = BCLK;	// GCK
   !MemoryController/CURRENT_STATE_FSM_FFd7.AR = nRESET;	// GSR
    MemoryController/CURRENT_STATE_FSM_FFd7.EXP  =  nCWE & MemoryController/CURRENT_STATE_FSM_FFd3
	# MemoryController/CURRENT_STATE_FSM_FFd3 & REFRESH
	# nCWE & REFRESET & 
	!MemoryController/CLOCK_COUNT_FSM_FFd1
	# MemoryController/CURRENT_STATE_FSM_FFd3 & 
	MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !C1 & 
	!C3 & !ACAS<9>/ACAS<9>_CLKF
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 1 | 10 | MemoryController/SDRAM_READY
ATTRIBUTES | 8561472 | 0
OUTPUTMC | 12 | 3 | 17 | 3 | 5 | 3 | 3 | 1 | 2 | 1 | 5 | 3 | 15 | 3 | 0 | 1 | 17 | 2 | 14 | 2 | 16 | 3 | 8 | 3 | 16
INPUTS | 1 | MemoryController/CURRENT_STATE_FSM_FFd7
INPUTMC | 1 | 3 | 1
EQ | 4 | 
   MemoryController/SDRAM_READY.D = Vcc;
   !MemoryController/SDRAM_READY.CLK = BCLK;	// GCK
   !MemoryController/SDRAM_READY.AR = nRESET;	// GSR
   MemoryController/SDRAM_READY.CE = MemoryController/CURRENT_STATE_FSM_FFd7;
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 0 | MemoryController/STARTUP_REFRESH
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 12 | 1 | 17 | 3 | 5 | 3 | 3 | 1 | 2 | 1 | 5 | 3 | 15 | 3 | 10 | 3 | 17 | 3 | 0 | 3 | 8 | 3 | 16 | 3 | 1
INPUTS | 5 | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/STARTUP_REFRESH  | MemoryController/CLOCK_COUNT_FSM_FFd2  | MemoryController/SDRAM_READY
INPUTMC | 5 | 3 | 10 | 3 | 12 | 3 | 0 | 3 | 8 | 1 | 10
EXPORTS | 1 | 3 | 1
EQ | 7 | 
   MemoryController/STARTUP_REFRESH.D = Gnd;
   !MemoryController/STARTUP_REFRESH.CLK = BCLK;	// GCK
   !MemoryController/STARTUP_REFRESH.AP = nRESET;	// GSR
   MemoryController/STARTUP_REFRESH.CE = REFRESET & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	MemoryController/STARTUP_REFRESH & !MemoryController/CLOCK_COUNT_FSM_FFd2;
    MemoryController/STARTUP_REFRESH.EXP  =  REFRESET & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/SDRAM_READY & !MemoryController/STARTUP_REFRESH
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 3 | 5 | MemoryController/CURRENT_STATE_FSM_FFd2
ATTRIBUTES | 8561408 | 0
OUTPUTMC | 14 | 3 | 2 | 3 | 4 | 3 | 13 | 1 | 7 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 2 | 1 | 3 | 1 | 1 | 3 | 12 | 3 | 6 | 1 | 15
INPUTS | 11 | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | nCRAS  | REFRESET  | MemoryController/SDRAM_READY  | MemoryController/STARTUP_REFRESH  | C1  | C3  | MemoryController/CURRENT_STATE_FSM_FFd1.EXP
INPUTMC | 9 | 3 | 15 | 2 | 0 | 0 | 2 | 0 | 1 | 3 | 4 | 3 | 10 | 1 | 10 | 3 | 0 | 3 | 6
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 3 | 4
IMPORTS | 1 | 3 | 6
EQ | 15 | 
   MemoryController/CURRENT_STATE_FSM_FFd2.D = MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
;Imported pterms FB4_7
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & !C3 & !ACAS<9>/ACAS<9>_CLKF;
   !MemoryController/CURRENT_STATE_FSM_FFd2.CLK = BCLK;	// GCK
   !MemoryController/CURRENT_STATE_FSM_FFd2.AR = nRESET;	// GSR
    MemoryController/CURRENT_STATE_FSM_FFd2.EXP  =  nCRAS & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & ACAS<9>/ACAS<9>_CLKF
	# nCRAS & REFRESET & MemoryController/SDRAM_READY & 
	!MemoryController/STARTUP_REFRESH
	# nCRAS & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & C1 & !MemoryController/DMACYCLE
	# nCRAS & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH & !MemoryController/DMACYCLE & C3
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 1 | 13 | MemoryController/CURRENT_STATE_FSM_FFd5
ATTRIBUTES | 8561408 | 0
OUTPUTMC | 10 | 3 | 2 | 1 | 2 | 1 | 5 | 3 | 10 | 1 | 15 | 3 | 17 | 1 | 1 | 1 | 3 | 1 | 6 | 3 | 16
INPUTS | 1 | MemoryController/CURRENT_STATE_FSM_FFd6
INPUTMC | 1 | 1 | 12
EQ | 3 | 
   MemoryController/CURRENT_STATE_FSM_FFd5.D = MemoryController/CURRENT_STATE_FSM_FFd6;
   !MemoryController/CURRENT_STATE_FSM_FFd5.CLK = BCLK;	// GCK
   !MemoryController/CURRENT_STATE_FSM_FFd5.AR = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 3 | 8 | MemoryController/CLOCK_COUNT_FSM_FFd2
ATTRIBUTES | 4358976 | 0
OUTPUTMC | 8 | 3 | 2 | 3 | 7 | 3 | 4 | 3 | 12 | 3 | 0 | 3 | 3 | 1 | 17 | 3 | 9
INPUTS | 12 | nCCAS  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | REFRESET  | MemoryController/SDRAM_READY  | MemoryController/STARTUP_REFRESH  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | nRESET  | C1  | C3  | CMA_1_OBUF.EXP
INPUTMC | 9 | 3 | 7 | 3 | 15 | 2 | 0 | 3 | 10 | 1 | 10 | 3 | 0 | 0 | 2 | 0 | 1 | 3 | 9
INPUTP | 3 | 92 | 21 | 20
EXPORTS | 1 | 3 | 7
IMPORTS | 1 | 3 | 9
EQ | 17 | 
   MemoryController/CLOCK_COUNT_FSM_FFd2.T = ;Imported pterms FB4_10
	  REFRESET & !MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CLOCK_COUNT_FSM_FFd2
	# !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd2 & MemoryController/CLOCK_COUNT_FSM_FFd2 & 
	!MemoryController/CURRENT_STATE_FSM_FFd6;
   !MemoryController/CLOCK_COUNT_FSM_FFd2.CLK = BCLK;	// GCK
   MemoryController/CLOCK_COUNT_FSM_FFd2.CE = nRESET;
    MemoryController/CLOCK_COUNT_FSM_FFd2.EXP  =  nCCAS & MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESH
	# nCCAS & REFRESET & MemoryController/SDRAM_READY & 
	!MemoryController/STARTUP_REFRESH
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & !C3 & !ACAS<9>/ACAS<9>_CLKF
GLOBALS | 1 | 2 | BCLK

MACROCELL | 2 | 17 | ACAS<0>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 7 | 2 | 3 | 2 | 10 | 2 | 5 | 2 | 13 | 2 | 14 | 2 | 16 | 0 | 3
INPUTS | 3 | DRA<0>  | nCASU  | nCASL
INPUTP | 3 | 1 | 38 | 33
EQ | 3 | 
   ACAS<0>.D = DRA<0>;
   !ACAS<0>.CLK = nCASU & nCASL;
   !ACAS<0>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 1 | 16 | MemoryController/CYCLE
ATTRIBUTES | 4367104 | 0
OUTPUTMC | 4 | 1 | 16 | 1 | 11 | 1 | 15 | 1 | 17
INPUTS | 9 | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | MemoryController/CYCLE  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3  | MemoryController/SDRAMCMDOUT<3>  | RefreshCounter/REFRESH_COUNTER<1>.EXP
INPUTMC | 7 | 3 | 15 | 2 | 0 | 1 | 16 | 0 | 2 | 0 | 1 | 1 | 17 | 1 | 15
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 1 | 17
IMPORTS | 1 | 1 | 15
EQ | 22 | 
   MemoryController/CYCLE.T = MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!MemoryController/CYCLE & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!MemoryController/CYCLE & !C1 & !C3 & !ACAS<9>/ACAS<9>_CLKF
;Imported pterms FB2_16
	# nAS & !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd2 & !MemoryController/CURRENT_STATE_FSM_FFd5 & 
	MemoryController/CYCLE & !MemoryController/CURRENT_STATE_FSM_FFd6
	# !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd7 & !MemoryController/CURRENT_STATE_FSM_FFd2 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & MemoryController/CYCLE & 
	!MemoryController/CURRENT_STATE_FSM_FFd6;
   !MemoryController/CYCLE.CLK = BCLK;	// GCK
   !MemoryController/CYCLE.AR = nRESET;	// GSR
    MemoryController/CYCLE.EXP  =  MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	MemoryController/SDRAMCMDOUT<3> & ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	MemoryController/SDRAMCMDOUT<3> & C1 & !MemoryController/DMACYCLE
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	MemoryController/SDRAMCMDOUT<3> & !MemoryController/DMACYCLE & C3
GLOBALS | 2 | 2 | BCLK | 4 | nRESET

MACROCELL | 1 | 17 | MemoryController/SDRAMCMDOUT<3>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 4 | 1 | 17 | 2 | 14 | 2 | 16 | 1 | 16
INPUTS | 9 | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | REFRESET  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/CLOCK_COUNT_FSM_FFd2  | MemoryController/SDRAMCMDOUT<3>  | MemoryController/SDRAM_READY  | MemoryController/STARTUP_REFRESH  | MemoryController/CYCLE.EXP
INPUTMC | 9 | 3 | 6 | 3 | 1 | 3 | 10 | 3 | 12 | 3 | 8 | 1 | 17 | 1 | 10 | 3 | 0 | 1 | 16
IMPORTS | 1 | 1 | 16
EQ | 17 | 
   MemoryController/SDRAMCMDOUT<3>.D = MemoryController/CURRENT_STATE_FSM_FFd1
	# MemoryController/CURRENT_STATE_FSM_FFd7
	# REFRESET & !MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CLOCK_COUNT_FSM_FFd2
	# REFRESET & MemoryController/CLOCK_COUNT_FSM_FFd2 & 
	MemoryController/SDRAMCMDOUT<3>
	# REFRESET & MemoryController/SDRAM_READY & 
	!MemoryController/STARTUP_REFRESH & MemoryController/SDRAMCMDOUT<3>
;Imported pterms FB2_17
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	MemoryController/SDRAMCMDOUT<3> & ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	MemoryController/SDRAMCMDOUT<3> & C1 & !MemoryController/DMACYCLE
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	MemoryController/SDRAMCMDOUT<3> & !MemoryController/DMACYCLE & C3;
   !MemoryController/SDRAMCMDOUT<3>.CLK = BCLK;	// GCK
   !MemoryController/SDRAMCMDOUT<3>.AP = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 1 | 0 | RefreshCounter/REFRESH_COUNTER<0>
ATTRIBUTES | 4358928 | 0
OUTPUTMC | 5 | 1 | 14 | 2 | 2 | 1 | 15 | 2 | 1 | 1 | 1
INPUTS | 8 | REFRESET  | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESH  | ARAS<6>  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3
INPUTMC | 6 | 3 | 10 | 3 | 15 | 2 | 0 | 0 | 7 | 0 | 2 | 0 | 1
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 1 | 1
EQ | 7 | 
   RefreshCounter/REFRESH_COUNTER<0>.T = Vcc;
   RefreshCounter/REFRESH_COUNTER<0>.CLK = C1;	// GCK
   RefreshCounter/REFRESH_COUNTER<0>.AR = REFRESET;
    RefreshCounter/REFRESH_COUNTER<0>.EXP  =  MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	ARAS<6> & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# MemoryController/CURRENT_STATE_FSM_FFd3 & !REFRESH & 
	!C1 & ARAS<6> & !C3 & !ACAS<9>/ACAS<9>_CLKF
GLOBALS | 1 | 2 | C1

MACROCELL | 1 | 14 | RefreshCounter/REFRESH_COUNTER<2>
ATTRIBUTES | 4358928 | 0
OUTPUTMC | 3 | 2 | 0 | 2 | 2 | 2 | 1
INPUTS | 3 | RefreshCounter/REFRESH_COUNTER<0>  | RefreshCounter/REFRESH_COUNTER<1>  | REFRESET
INPUTMC | 3 | 1 | 0 | 1 | 15 | 3 | 10
EQ | 4 | 
   RefreshCounter/REFRESH_COUNTER<2>.T = RefreshCounter/REFRESH_COUNTER<0> & 
	RefreshCounter/REFRESH_COUNTER<1>;
   RefreshCounter/REFRESH_COUNTER<2>.CLK = C1;	// GCK
   RefreshCounter/REFRESH_COUNTER<2>.AR = REFRESET;
GLOBALS | 1 | 2 | C1

MACROCELL | 2 | 2 | RefreshCounter/REFRESH_COUNTER<3>
ATTRIBUTES | 4358928 | 0
OUTPUTMC | 2 | 2 | 0 | 2 | 1
INPUTS | 4 | RefreshCounter/REFRESH_COUNTER<0>  | RefreshCounter/REFRESH_COUNTER<2>  | RefreshCounter/REFRESH_COUNTER<1>  | REFRESET
INPUTMC | 4 | 1 | 0 | 1 | 14 | 1 | 15 | 3 | 10
EQ | 4 | 
   RefreshCounter/REFRESH_COUNTER<3>.T = RefreshCounter/REFRESH_COUNTER<0> & 
	RefreshCounter/REFRESH_COUNTER<2> & RefreshCounter/REFRESH_COUNTER<1>;
   RefreshCounter/REFRESH_COUNTER<3>.CLK = C1;	// GCK
   RefreshCounter/REFRESH_COUNTER<3>.AR = REFRESET;
GLOBALS | 1 | 2 | C1

MACROCELL | 1 | 15 | RefreshCounter/REFRESH_COUNTER<1>
ATTRIBUTES | 4358928 | 0
OUTPUTMC | 4 | 1 | 14 | 2 | 2 | 2 | 1 | 1 | 16
INPUTS | 10 | RefreshCounter/REFRESH_COUNTER<0>  | REFRESET  | nAS  | MemoryController/CURRENT_STATE_FSM_FFd3  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd2  | MemoryController/CURRENT_STATE_FSM_FFd5  | MemoryController/CYCLE  | MemoryController/CURRENT_STATE_FSM_FFd6  | MemoryController/CURRENT_STATE_FSM_FFd1
INPUTMC | 9 | 1 | 0 | 3 | 10 | 3 | 15 | 3 | 1 | 3 | 5 | 1 | 13 | 1 | 16 | 1 | 12 | 3 | 6
INPUTP | 1 | 25
EXPORTS | 1 | 1 | 16
EQ | 12 | 
   RefreshCounter/REFRESH_COUNTER<1>.T = RefreshCounter/REFRESH_COUNTER<0>;
   RefreshCounter/REFRESH_COUNTER<1>.CLK = C1;	// GCK
   RefreshCounter/REFRESH_COUNTER<1>.AR = REFRESET;
    RefreshCounter/REFRESH_COUNTER<1>.EXP  =  nAS & !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd2 & !MemoryController/CURRENT_STATE_FSM_FFd5 & 
	MemoryController/CYCLE & !MemoryController/CURRENT_STATE_FSM_FFd6
	# !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd7 & !MemoryController/CURRENT_STATE_FSM_FFd2 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & MemoryController/CYCLE & 
	!MemoryController/CURRENT_STATE_FSM_FFd6
GLOBALS | 1 | 2 | C1

MACROCELL | 2 | 1 | RefreshCounter/REFRESH_COUNTER<4>
ATTRIBUTES | 4358928 | 0
OUTPUTMC | 1 | 2 | 0
INPUTS | 5 | RefreshCounter/REFRESH_COUNTER<0>  | RefreshCounter/REFRESH_COUNTER<2>  | RefreshCounter/REFRESH_COUNTER<3>  | RefreshCounter/REFRESH_COUNTER<1>  | REFRESET
INPUTMC | 5 | 1 | 0 | 1 | 14 | 2 | 2 | 1 | 15 | 3 | 10
EQ | 5 | 
   RefreshCounter/REFRESH_COUNTER<4>.T = RefreshCounter/REFRESH_COUNTER<0> & 
	RefreshCounter/REFRESH_COUNTER<2> & RefreshCounter/REFRESH_COUNTER<3> & 
	RefreshCounter/REFRESH_COUNTER<1>;
   RefreshCounter/REFRESH_COUNTER<4>.CLK = C1;	// GCK
   RefreshCounter/REFRESH_COUNTER<4>.AR = REFRESET;
GLOBALS | 1 | 2 | C1

MACROCELL | 2 | 15 | ACAS<1>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 3 | 13
INPUTS | 3 | DRA<1>  | nCASU  | nCASL
INPUTP | 3 | 3 | 38 | 33
EQ | 3 | 
   ACAS<1>.D = DRA<1>;
   !ACAS<1>.CLK = nCASU & nCASL;
   !ACAS<1>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 2 | 12 | ACAS<2>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 3 | 9
INPUTS | 3 | DRA<2>  | nCASU  | nCASL
INPUTP | 3 | 5 | 38 | 33
EQ | 3 | 
   ACAS<2>.D = DRA<2>;
   !ACAS<2>.CLK = nCASU & nCASL;
   !ACAS<2>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 2 | 11 | ACAS<3>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 3 | 11
INPUTS | 3 | DRA<3>  | nCASU  | nCASL
INPUTP | 3 | 7 | 38 | 33
EQ | 3 | 
   ACAS<3>.D = DRA<3>;
   !ACAS<3>.CLK = nCASU & nCASL;
   !ACAS<3>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 2 | 9 | ACAS<4>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 3 | 14
INPUTS | 3 | DRA<4>  | nCASU  | nCASL
INPUTP | 3 | 9 | 38 | 33
EQ | 3 | 
   ACAS<4>.D = DRA<4>;
   !ACAS<4>.CLK = nCASU & nCASL;
   !ACAS<4>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 2 | 8 | ACAS<5>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 3 | 16
INPUTS | 3 | DRA<5>  | nCASU  | nCASL
INPUTP | 3 | 10 | 38 | 33
EQ | 3 | 
   ACAS<5>.D = DRA<5>;
   !ACAS<5>.CLK = nCASU & nCASL;
   !ACAS<5>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 17 | ACAS<6>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 3 | 1 | 2 | 1 | 1 | 1 | 3
INPUTS | 3 | DRA<6>  | nCASU  | nCASL
INPUTP | 3 | 11 | 38 | 33
EQ | 3 | 
   ACAS<6>.D = DRA<6>;
   !ACAS<6>.CLK = nCASU & nCASL;
   !ACAS<6>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 2 | 7 | ACAS<7>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 1 | 3
INPUTS | 3 | DRA<7>  | nCASU  | nCASL
INPUTP | 3 | 12 | 38 | 33
EQ | 3 | 
   ACAS<7>.D = DRA<7>;
   !ACAS<7>.CLK = nCASU & nCASL;
   !ACAS<7>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 2 | 6 | ACAS<8>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 1 | 1
INPUTS | 3 | DRA<8>  | nCASU  | nCASL
INPUTP | 3 | 13 | 38 | 33
EQ | 3 | 
   ACAS<8>.D = DRA<8>;
   !ACAS<8>.CLK = nCASU & nCASL;
   !ACAS<8>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 2 | 4 | ACAS<9>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 3 | 13
INPUTS | 3 | DRA<9>  | nCASU  | nCASL
INPUTP | 3 | 15 | 38 | 33
EQ | 3 | 
   ACAS<9>.D = DRA<9>;
   !ACAS<9>.CLK = nCASU & nCASL;
   !ACAS<9>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 15 | ARAS<0>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 2 | 3 | 9 | 3 | 10
INPUTS | 3 | DRA<0>  | nRAS1  | nRAS0
INPUTP | 3 | 1 | 31 | 29
EQ | 3 | 
   ARAS<0>.D = DRA<0>;
   !ARAS<0>.CLK = nRAS1 & nRAS0;
   !ARAS<0>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 13 | ARAS<1>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 3 | 11
INPUTS | 3 | DRA<1>  | nRAS1  | nRAS0
INPUTP | 3 | 3 | 31 | 29
EQ | 3 | 
   ARAS<1>.D = DRA<1>;
   !ARAS<1>.CLK = nRAS1 & nRAS0;
   !ARAS<1>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 12 | ARAS<2>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 3 | 14
INPUTS | 3 | DRA<2>  | nRAS1  | nRAS0
INPUTP | 3 | 5 | 31 | 29
EQ | 3 | 
   ARAS<2>.D = DRA<2>;
   !ARAS<2>.CLK = nRAS1 & nRAS0;
   !ARAS<2>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 10 | ARAS<3>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 3 | 16
INPUTS | 3 | DRA<3>  | nRAS1  | nRAS0
INPUTP | 3 | 7 | 31 | 29
EQ | 3 | 
   ARAS<3>.D = DRA<3>;
   !ARAS<3>.CLK = nRAS1 & nRAS0;
   !ARAS<3>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 9 | ARAS<4>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 3 | 1 | 2 | 1 | 1 | 1 | 3
INPUTS | 3 | DRA<4>  | nRAS1  | nRAS0
INPUTP | 3 | 9 | 31 | 29
EQ | 3 | 
   ARAS<4>.D = DRA<4>;
   !ARAS<4>.CLK = nRAS1 & nRAS0;
   !ARAS<4>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 8 | ARAS<5>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 2 | 1 | 3 | 1 | 4
INPUTS | 3 | DRA<5>  | nRAS1  | nRAS0
INPUTP | 3 | 10 | 31 | 29
EQ | 3 | 
   ARAS<5>.D = DRA<5>;
   !ARAS<5>.CLK = nRAS1 & nRAS0;
   !ARAS<5>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 7 | ARAS<6>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 1 | 0
INPUTS | 3 | DRA<6>  | nRAS1  | nRAS0
INPUTP | 3 | 11 | 31 | 29
EQ | 3 | 
   ARAS<6>.D = DRA<6>;
   !ARAS<6>.CLK = nRAS1 & nRAS0;
   !ARAS<6>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 6 | ARAS<7>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 1 | 4
INPUTS | 3 | DRA<7>  | nRAS1  | nRAS0
INPUTP | 3 | 12 | 31 | 29
EQ | 3 | 
   ARAS<7>.D = DRA<7>;
   !ARAS<7>.CLK = nRAS1 & nRAS0;
   !ARAS<7>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 5 | ARAS<8>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 2 | 1 | 5 | 1 | 6
INPUTS | 3 | DRA<8>  | nRAS1  | nRAS0
INPUTP | 3 | 13 | 31 | 29
EQ | 3 | 
   ARAS<8>.D = DRA<8>;
   !ARAS<8>.CLK = nRAS1 & nRAS0;
   !ARAS<8>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 0 | 4 | ARAS<9>
ATTRIBUTES | 8528672 | 0
OUTPUTMC | 1 | 1 | 7
INPUTS | 3 | DRA<9>  | nRAS1  | nRAS0
INPUTP | 3 | 15 | 31 | 29
EQ | 3 | 
   ARAS<9>.D = DRA<9>;
   !ARAS<9>.CLK = nRAS1 & nRAS0;
   !ARAS<9>.AR = nRESET;	// GSR
GLOBALS | 1 | 4 | nRESET

MACROCELL | 2 | 3 | nCLLBE_OBUF
ATTRIBUTES | 8688384 | 0
INPUTS | 5 | ACAS<0>  | nCASL  | nDBR  | nRAMEN  | nLLBE
INPUTMC | 1 | 2 | 17
INPUTP | 4 | 33 | 16 | 68 | 62
EQ | 4 | 
   !nCLLBE.D = ACAS<0> & !nCASL & !nDBR
	# nDBR & !nRAMEN & !nLLBE;
   !nCLLBE.CLK = BCLK;	// GCK
   !nCLLBE.AP = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 2 | 10 | nCLMBE_OBUF
ATTRIBUTES | 8688384 | 0
INPUTS | 5 | ACAS<0>  | nCASU  | nDBR  | nRAMEN  | nLMBE
INPUTMC | 1 | 2 | 17
INPUTP | 4 | 38 | 16 | 68 | 59
EQ | 4 | 
   !nCLMBE.D = ACAS<0> & !nCASU & !nDBR
	# nDBR & !nRAMEN & !nLMBE;
   !nCLMBE.CLK = BCLK;	// GCK
   !nCLMBE.AP = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 2 | 5 | nCUMBE_OBUF
ATTRIBUTES | 8688384 | 0
INPUTS | 5 | ACAS<0>  | nCASL  | nDBR  | nRAMEN  | nUMBE
INPUTMC | 1 | 2 | 17
INPUTP | 4 | 33 | 16 | 68 | 54
EQ | 4 | 
   !nCUMBE.D = !ACAS<0> & !nCASL & !nDBR
	# nDBR & !nRAMEN & !nUMBE;
   !nCUMBE.CLK = BCLK;	// GCK
   !nCUMBE.AP = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 2 | 13 | nCUUBE_OBUF
ATTRIBUTES | 8688384 | 0
INPUTS | 5 | ACAS<0>  | nCASU  | nDBR  | nRAMEN  | nUUBE
INPUTMC | 1 | 2 | 17
INPUTP | 4 | 38 | 16 | 68 | 55
EQ | 4 | 
   !nCUUBE.D = !ACAS<0> & !nCASU & !nDBR
	# nDBR & !nRAMEN & !nUUBE;
   !nCUUBE.CLK = BCLK;	// GCK
   !nCUUBE.AP = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 2 | 14 | nCLCS_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 7 | nRESET  | MemoryController/SDRAMCMDOUT<3>  | REFRESET  | MemoryController/SDRAM_READY  | ACAS<0>  | nRAMEN  | MemoryController/DMACYCLE
INPUTMC | 5 | 1 | 17 | 3 | 10 | 1 | 10 | 2 | 17 | 0 | 2
INPUTP | 2 | 92 | 68
EQ | 6 | 
   nCLCS = !nRESET
	# MemoryController/SDRAMCMDOUT<3>
	# !REFRESET & MemoryController/SDRAM_READY & 
	!ACAS<0> & nRAMEN
	# !REFRESET & MemoryController/SDRAM_READY & 
	!MemoryController/DMACYCLE & nRAMEN;

MACROCELL | 2 | 16 | nCUCS_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 7 | nRESET  | MemoryController/SDRAMCMDOUT<3>  | REFRESET  | MemoryController/SDRAM_READY  | MemoryController/DMACYCLE  | nRAMEN  | ACAS<0>
INPUTMC | 5 | 1 | 17 | 3 | 10 | 1 | 10 | 0 | 2 | 2 | 17
INPUTP | 2 | 92 | 68
EQ | 6 | 
   nCUCS = !nRESET
	# MemoryController/SDRAMCMDOUT<3>
	# !REFRESET & MemoryController/SDRAM_READY & 
	ACAS<0> & nRAMEN
	# !REFRESET & MemoryController/SDRAM_READY & 
	!MemoryController/DMACYCLE & nRAMEN;

MACROCELL | 0 | 11 | DBDIR_OBUF
ATTRIBUTES | 8782640 | 0
OUTPUTMC | 3 | 3 | 3 | 3 | 2 | 0 | 14
INPUTS | 2 | nAWE  | MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF
INPUTMC | 1 | 1 | 11
INPUTP | 1 | 43
EQ | 4 | 
   DBDIR.D = Vcc;
   DBDIR.CLK = !nAWE;
   DBDIR.AR = 
	!MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF;

MACROCELL | 0 | 2 | MemoryController/DMACYCLE
ATTRIBUTES | 8520496 | 0
OUTPUTMC | 22 | 3 | 1 | 0 | 16 | 3 | 17 | 3 | 13 | 1 | 7 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 2 | 1 | 3 | 1 | 0 | 1 | 4 | 1 | 5 | 3 | 15 | 3 | 5 | 1 | 16 | 1 | 1 | 2 | 14 | 2 | 16 | 0 | 3 | 3 | 8
INPUTS | 2 | nDBR  | MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF
INPUTMC | 1 | 1 | 11
INPUTP | 1 | 16
EQ | 4 | 
   MemoryController/DMACYCLE.D = Vcc;
   MemoryController/DMACYCLE.CLK = !nDBR;
   MemoryController/DMACYCLE.AR = 
	!MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF;

MACROCELL | 1 | 12 | MemoryController/CURRENT_STATE_FSM_FFd6
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 6 | 3 | 7 | 1 | 7 | 3 | 12 | 1 | 13 | 1 | 15 | 3 | 9
INPUTS | 0
EQ | 3 | 
   MemoryController/CURRENT_STATE_FSM_FFd6.D = Gnd;
   !MemoryController/CURRENT_STATE_FSM_FFd6.CLK = BCLK;	// GCK
   !MemoryController/CURRENT_STATE_FSM_FFd6.AP = nRESET;	// GSR
GLOBALS | 2 | 2 | BCLK | 1 | nRESET

MACROCELL | 0 | 14 | DRDDIR_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 2 | DBDIR  | nREGEN
INPUTMC | 1 | 0 | 11
INPUTP | 1 | 70
EQ | 1 | 
   !DRDDIR = DBDIR & !nREGEN;

MACROCELL | 0 | 3 | nDBEN_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 3 | ACAS<0>  | MemoryController/DMACYCLE  | MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF
INPUTMC | 3 | 2 | 17 | 0 | 2 | 1 | 11
EQ | 2 | 
   !nDBEN = !ACAS<0> & MemoryController/DMACYCLE & 
	MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF;

MACROCELL | 0 | 16 | nDRDEN_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 4 | nRESET  | nREGEN  | MemoryController/DMACYCLE  | MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF
INPUTMC | 2 | 0 | 2 | 1 | 11
INPUTP | 2 | 92 | 70
EQ | 3 | 
   !nDRDEN = nRESET & !nREGEN
	# nRESET & MemoryController/DMACYCLE & 
	MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF;

MACROCELL | 0 | 1 | ACAS<9>/ACAS<9>_CLKF
ATTRIBUTES | 133888 | 0
OUTPUTMC | 21 | 3 | 1 | 3 | 6 | 1 | 1 | 3 | 13 | 1 | 7 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 2 | 1 | 3 | 1 | 0 | 1 | 4 | 1 | 5 | 3 | 15 | 3 | 5 | 1 | 16 | 1 | 6 | 3 | 17 | 3 | 8 | 3 | 10
INPUTS | 2 | nCASU  | nCASL
INPUTP | 2 | 38 | 33
EQ | 1 | 
   ACAS<9>/ACAS<9>_CLKF = nCASU & nCASL;

MACROCELL | 3 | 17 | $OpTx$FX_DC$6
ATTRIBUTES | 133888 | 0
OUTPUTMC | 9 | 3 | 13 | 1 | 7 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 3 | 1 | 1 | 1 | 4
INPUTS | 14 | MemoryController/CURRENT_STATE_FSM_FFd3  | REFRESET  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd5  | MemoryController/CLOCK_COUNT_FSM_FFd1  | MemoryController/SDRAM_READY  | MemoryController/STARTUP_REFRESH  | REFRESH  | MemoryController/DMACYCLE  | ACAS<9>/ACAS<9>_CLKF  | C1  | C3  | CMA_4_OBUF.EXP
INPUTMC | 12 | 3 | 15 | 3 | 10 | 3 | 6 | 3 | 1 | 1 | 13 | 3 | 12 | 1 | 10 | 3 | 0 | 2 | 0 | 0 | 2 | 0 | 1 | 3 | 16
INPUTP | 2 | 21 | 20
IMPORTS | 1 | 3 | 16
EQ | 22 | 
   $OpTx$FX_DC$6 = !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	!REFRESET & !MemoryController/CURRENT_STATE_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd7 & !MemoryController/CURRENT_STATE_FSM_FFd5
	# !MemoryController/CURRENT_STATE_FSM_FFd3 & 
	MemoryController/CLOCK_COUNT_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd7 & !MemoryController/SDRAM_READY & 
	!MemoryController/STARTUP_REFRESH & !MemoryController/CURRENT_STATE_FSM_FFd5
	# !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
	# !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !C1 & !C3 & !ACAS<9>/ACAS<9>_CLKF
	# !REFRESH & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/SDRAM_READY & !MemoryController/STARTUP_REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & MemoryController/DMACYCLE & !ACAS<9>/ACAS<9>_CLKF
;Imported pterms FB4_17
	# !REFRESH & MemoryController/CLOCK_COUNT_FSM_FFd1 & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/SDRAM_READY & !MemoryController/STARTUP_REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !C1 & !C3 & !ACAS<9>/ACAS<9>_CLKF;

MACROCELL | 1 | 11 | MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 0 | 11 | 0 | 2 | 0 | 3 | 0 | 16
INPUTS | 2 | nRESET  | MemoryController/CYCLE
INPUTMC | 1 | 1 | 16
INPUTP | 1 | 92
EQ | 1 | 
   MemoryController/DMACYCLE/MemoryController/DMACYCLE_RSTF = nRESET & MemoryController/CYCLE;

MACROCELL | 1 | 6 | EXP6_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 5
INPUTS | 10 | CMA<9>  | REFRESET  | REFRESH  | MemoryController/CURRENT_STATE_FSM_FFd1  | MemoryController/CURRENT_STATE_FSM_FFd7  | MemoryController/CURRENT_STATE_FSM_FFd5  | C1  | ARAS<8>  | C3  | ACAS<9>/ACAS<9>_CLKF
INPUTMC | 8 | 1 | 5 | 3 | 10 | 2 | 0 | 3 | 6 | 3 | 1 | 1 | 13 | 0 | 5 | 0 | 1
INPUTP | 2 | 21 | 20
EXPORTS | 1 | 1 | 5
EQ | 3 | 
       EXP6_.EXP  =  CMA<9> & !REFRESET & !REFRESH & 
	!MemoryController/CURRENT_STATE_FSM_FFd1 & !MemoryController/CURRENT_STATE_FSM_FFd7 & 
	!MemoryController/CURRENT_STATE_FSM_FFd5 & !C1 & !ARAS<8> & !C3 & !ACAS<9>/ACAS<9>_CLKF

PIN | nRESET | 65600 | 0 | N/A | 92 | 57 | 3 | 12 | 3 | 8 | 2 | 14 | 2 | 16 | 0 | 16 | 1 | 11 | 3 | 3 | 3 | 2 | 3 | 7 | 3 | 4 | 3 | 13 | 1 | 7 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 2 | 1 | 3 | 1 | 1 | 1 | 4 | 1 | 5 | 3 | 15 | 3 | 10 | 2 | 0 | 3 | 6 | 3 | 1 | 1 | 10 | 3 | 0 | 3 | 5 | 1 | 13 | 2 | 17 | 1 | 16 | 1 | 17 | 2 | 15 | 2 | 12 | 2 | 11 | 2 | 9 | 2 | 8 | 0 | 17 | 2 | 7 | 2 | 6 | 2 | 4 | 0 | 15 | 0 | 13 | 0 | 12 | 0 | 10 | 0 | 9 | 0 | 8 | 0 | 7 | 0 | 6 | 0 | 5 | 0 | 4 | 2 | 3 | 2 | 10 | 2 | 5 | 2 | 13 | 1 | 12
PIN | BCLK | 16384 | 0 | N/A | 24 | 33 | 2 | 0 | 3 | 3 | 3 | 2 | 3 | 7 | 3 | 4 | 3 | 13 | 1 | 7 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 2 | 1 | 3 | 1 | 1 | 1 | 4 | 1 | 5 | 3 | 15 | 3 | 10 | 3 | 12 | 3 | 6 | 3 | 1 | 1 | 10 | 3 | 0 | 3 | 5 | 1 | 13 | 3 | 8 | 1 | 16 | 1 | 17 | 2 | 3 | 2 | 10 | 2 | 5 | 2 | 13 | 1 | 12
PIN | nAS | 64 | 0 | N/A | 25 | 4 | 3 | 3 | 3 | 15 | 3 | 6 | 1 | 15
PIN | C1 | 8256 | 0 | N/A | 21 | 23 | 3 | 1 | 3 | 6 | 1 | 3 | 3 | 13 | 1 | 7 | 3 | 8 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 2 | 3 | 17 | 1 | 0 | 1 | 4 | 1 | 5 | 3 | 15 | 1 | 6 | 1 | 16 | 3 | 5 | 3 | 10 | 1 | 14 | 2 | 2 | 1 | 15 | 2 | 1
PIN | C3 | 64 | 0 | N/A | 20 | 18 | 3 | 1 | 3 | 6 | 1 | 3 | 3 | 13 | 1 | 7 | 3 | 8 | 3 | 11 | 3 | 14 | 3 | 16 | 1 | 2 | 3 | 17 | 1 | 0 | 1 | 4 | 1 | 5 | 3 | 10 | 1 | 6 | 1 | 16 | 3 | 5
PIN | DRA<0> | 64 | 0 | N/A | 1 | 2 | 2 | 17 | 0 | 15
PIN | nCASL | 64 | 0 | N/A | 33 | 13 | 2 | 17 | 2 | 15 | 2 | 12 | 2 | 11 | 2 | 9 | 2 | 8 | 0 | 17 | 2 | 7 | 2 | 6 | 2 | 4 | 2 | 3 | 2 | 5 | 0 | 1
PIN | nCASU | 64 | 0 | N/A | 38 | 13 | 2 | 17 | 2 | 15 | 2 | 12 | 2 | 11 | 2 | 9 | 2 | 8 | 0 | 17 | 2 | 7 | 2 | 6 | 2 | 4 | 2 | 10 | 2 | 13 | 0 | 1
PIN | DRA<1> | 64 | 0 | N/A | 3 | 2 | 2 | 15 | 0 | 13
PIN | DRA<2> | 64 | 0 | N/A | 5 | 2 | 2 | 12 | 0 | 12
PIN | DRA<3> | 64 | 0 | N/A | 7 | 2 | 2 | 11 | 0 | 10
PIN | DRA<4> | 64 | 0 | N/A | 9 | 2 | 2 | 9 | 0 | 9
PIN | DRA<5> | 64 | 0 | N/A | 10 | 2 | 2 | 8 | 0 | 8
PIN | DRA<6> | 64 | 0 | N/A | 11 | 2 | 0 | 17 | 0 | 7
PIN | DRA<7> | 64 | 0 | N/A | 12 | 2 | 2 | 7 | 0 | 6
PIN | DRA<8> | 64 | 0 | N/A | 13 | 2 | 2 | 6 | 0 | 5
PIN | DRA<9> | 64 | 0 | N/A | 15 | 2 | 2 | 4 | 0 | 4
PIN | nRAS0 | 64 | 0 | N/A | 29 | 10 | 0 | 15 | 0 | 13 | 0 | 12 | 0 | 10 | 0 | 9 | 0 | 8 | 0 | 7 | 0 | 6 | 0 | 5 | 0 | 4
PIN | nRAS1 | 64 | 0 | N/A | 31 | 10 | 0 | 15 | 0 | 13 | 0 | 12 | 0 | 10 | 0 | 9 | 0 | 8 | 0 | 7 | 0 | 6 | 0 | 5 | 0 | 4
PIN | nDBR | 64 | 0 | N/A | 16 | 5 | 2 | 3 | 2 | 10 | 2 | 5 | 2 | 13 | 0 | 2
PIN | nRAMEN | 64 | 0 | N/A | 68 | 6 | 2 | 3 | 2 | 10 | 2 | 5 | 2 | 13 | 2 | 14 | 2 | 16
PIN | nLLBE | 64 | 0 | N/A | 62 | 1 | 2 | 3
PIN | nLMBE | 64 | 0 | N/A | 59 | 1 | 2 | 10
PIN | nUMBE | 64 | 0 | N/A | 54 | 1 | 2 | 5
PIN | nUUBE | 64 | 0 | N/A | 55 | 1 | 2 | 13
PIN | nAWE | 64 | 0 | N/A | 43 | 1 | 0 | 11
PIN | nREGEN | 64 | 0 | N/A | 70 | 2 | 0 | 14 | 0 | 16
PIN | CCLKE | 128 | 0 | N/A | 67
PIN | nCWE | 128 | 0 | N/A | 66
PIN | nCCAS | 128 | 0 | N/A | 65
PIN | nCRAS | 128 | 0 | N/A | 63
PIN | CMA<0> | 128 | 0 | N/A | 72
PIN | CMA<10> | 128 | 0 | N/A | 90
PIN | CMA<1> | 128 | 0 | N/A | 74
PIN | CMA<2> | 128 | 0 | N/A | 75
PIN | CMA<3> | 128 | 0 | N/A | 82
PIN | CMA<4> | 128 | 0 | N/A | 83
PIN | CMA<5> | 128 | 0 | N/A | 84
PIN | CMA<6> | 128 | 0 | N/A | 86
PIN | CMA<7> | 128 | 0 | N/A | 87
PIN | CMA<8> | 128 | 0 | N/A | 88
PIN | CMA<9> | 128 | 0 | N/A | 89
PIN | nCLLBE | 128 | 0 | N/A | 44
PIN | nCLMBE | 128 | 0 | N/A | 46
PIN | nCUMBE | 128 | 0 | N/A | 47
PIN | nCUUBE | 128 | 0 | N/A | 49
PIN | nCLCS | 128 | 0 | N/A | 50
PIN | nCUCS | 128 | 0 | N/A | 52
PIN | DBDIR | 128 | 0 | N/A | 30
PIN | DRDDIR | 128 | 0 | N/A | 26
PIN | nDBEN | 128 | 0 | N/A | 17
PIN | nDRDEN | 128 | 0 | N/A | 27
