
---------- Begin Simulation Statistics ----------
final_tick                                 1308407200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174290                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408880                       # Number of bytes of host memory used
host_op_rate                                   313106                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.52                       # Real time elapsed on the host
host_tick_rate                               84326293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2704273                       # Number of instructions simulated
sim_ops                                       4858150                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001308                       # Number of seconds simulated
sim_ticks                                  1308407200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               577243                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 40                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28551                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            594296                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             317098                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          577243                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           260145                       # Number of indirect misses.
system.cpu.branchPred.lookups                  653594                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27716                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16375                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2948780                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2220239                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             28650                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     499576                       # Number of branches committed
system.cpu.commit.bw_lim_events                832105                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             877                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          961869                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2704273                       # Number of instructions committed
system.cpu.commit.committedOps                4858150                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2840438                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.710352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.749284                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1267017     44.61%     44.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       243220      8.56%     53.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       207778      7.31%     60.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       290318     10.22%     70.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       832105     29.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2840438                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                25863                       # Number of function calls committed.
system.cpu.commit.int_insts                   4802008                       # Number of committed integer instructions.
system.cpu.commit.loads                        710173                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20813      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3771416     77.63%     78.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2054      0.04%     78.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37985      0.78%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.06%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.03%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.13%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.23%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.26%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.14%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          690285     14.21%     93.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         260655      5.37%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.41%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4858150                       # Class of committed instruction
system.cpu.commit.refs                         983327                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2704273                       # Number of Instructions Simulated
system.cpu.committedOps                       4858150                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.209574                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.209574                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8448                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34466                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50355                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4701                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1039250                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                6065527                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   419005                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1525251                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  28716                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90996                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      797361                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1885                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      294930                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.fetch.Branches                      653594                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    359550                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2615331                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7419                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3523669                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  156                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           711                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   57432                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.199814                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             458286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             344814                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.077239                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3103218                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.046267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913930                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1362022     43.89%     43.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   105105      3.39%     47.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    87468      2.82%     50.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   124519      4.01%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1424104     45.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3103218                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    122389                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    67487                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    282372800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    282372800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    282372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    282372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    282372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    282372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8828400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       614000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       614000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       613200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       613200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4531600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4584400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4562800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    110973200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    110989200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    110985200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    111025200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2176620400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          167801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                33165                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   530863                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.658268                       # Inst execution rate
system.cpu.iew.exec_refs                      1094015                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     294915                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  712298                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                838269                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2402                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               566                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               312294                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5819972                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                799100                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             44101                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5424227                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3399                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8998                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  28716                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15312                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           596                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            45356                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          378                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       128094                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        39139                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        24848                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8317                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7055080                       # num instructions consuming a value
system.cpu.iew.wb_count                       5399245                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.585697                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4132138                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.650631                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5407445                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8405068                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4584980                       # number of integer regfile writes
system.cpu.ipc                               0.826737                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.826737                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26777      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4235589     77.46%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2079      0.04%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42062      0.77%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4662      0.09%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1474      0.03%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6921      0.13%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15119      0.28%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14052      0.26%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7236      0.13%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2426      0.04%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               785003     14.36%     94.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              285300      5.22%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25889      0.47%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13742      0.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5468331                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92591                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              186521                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88870                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134871                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5348963                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           13871583                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5310375                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6646988                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5814752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5468331                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5220                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          961811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18227                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4343                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1447870                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3103218                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.762149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.659792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1240958     39.99%     39.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              242325      7.81%     47.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              399972     12.89%     60.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              453790     14.62%     75.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              766173     24.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3103218                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.671752                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      359669                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           381                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12187                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6317                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               838269                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              312294                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2190151                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          3271019                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    102                       # Number of system calls
system.cpu.rename.BlockCycles                  854391                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6214901                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               28                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43912                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   470919                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14737                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4781                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15480492                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5979838                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7695608                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1556018                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75140                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  28716                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170184                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1480684                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            158869                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9452872                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22990                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1028                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200683                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1094                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7828352                       # The number of ROB reads
system.cpu.rob.rob_writes                    11903775                       # The number of ROB writes
system.cpu.timesIdled                            1780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39368                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          662                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            662                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              106                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23240                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1352                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8205                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12369                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       962240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       962240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  962240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13683                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11483936                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29715164                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18272                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4166                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24523                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                950                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2052                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2052                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18272                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9274                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50417                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59691                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       203264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1277504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1480768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10596                       # Total snoops (count)
system.l2bus.snoopTraffic                       86592                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30919                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015266                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122610                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30447     98.47%     98.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                      472      1.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30919                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20577597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19492847                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3813198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1308407200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       355651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           355651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       355651                       # number of overall hits
system.cpu.icache.overall_hits::total          355651                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3897                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3897                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3897                       # number of overall misses
system.cpu.icache.overall_misses::total          3897                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    184572400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    184572400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    184572400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    184572400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       359548                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       359548                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       359548                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       359548                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010839                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010839                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010839                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010839                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47362.689248                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47362.689248                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47362.689248                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47362.689248                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          720                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3177                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3177                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3177                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3177                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149942000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149942000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149942000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149942000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008836                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47196.096947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47196.096947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47196.096947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47196.096947                       # average overall mshr miss latency
system.cpu.icache.replacements                   2921                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       355651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          355651                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3897                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3897                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    184572400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    184572400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       359548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       359548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010839                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010839                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47362.689248                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47362.689248                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149942000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149942000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47196.096947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47196.096947                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.902319                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              269787                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2921                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.361178                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.902319                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            722273                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           722273                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       989500                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           989500                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       989500                       # number of overall hits
system.cpu.dcache.overall_hits::total          989500                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34729                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34729                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34729                       # number of overall misses
system.cpu.dcache.overall_misses::total         34729                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1675850400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1675850400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1675850400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1675850400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1024229                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1024229                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1024229                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1024229                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033907                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033907                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48255.072130                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48255.072130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48255.072130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48255.072130                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28760                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          162                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               749                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.397864                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1906                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2814                       # number of writebacks
system.cpu.dcache.writebacks::total              2814                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12598                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17147                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    572740400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    572740400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    572740400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    260582704                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833323104                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012300                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012300                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016741                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45462.803620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45462.803620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45462.803620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57283.513739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48598.769697                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16123                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       718422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          718422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1573230400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1573230400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       751065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       751065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48195.031094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48195.031094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22097                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22097                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472881200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472881200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44839.863455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44839.863455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       271078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         271078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102620000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102620000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       273164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       273164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007636                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007636                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49194.630872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49194.630872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99859200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99859200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48664.327485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48664.327485                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4549                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4549                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    260582704                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    260582704                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57283.513739                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57283.513739                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.965598                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              642260                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16123                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.835018                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.038662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   238.926936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.728553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          775                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.200195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2065605                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2065605                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1155                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5065                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          957                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7177                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1155                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5065                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          957                       # number of overall hits
system.l2cache.overall_hits::total               7177                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2021                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7533                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3592                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13146                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2021                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7533                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3592                       # number of overall misses
system.l2cache.overall_misses::total            13146                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136378000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    514769600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    250030254                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    901177854                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136378000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    514769600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    250030254                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    901177854                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3176                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12598                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4549                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20323                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3176                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12598                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4549                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20323                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.636335                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.597952                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.789624                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.646853                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.636335                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.597952                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.789624                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.646853                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67480.455220                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68335.271472                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69607.531737                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68551.487449                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67480.455220                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68335.271472                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69607.531737                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68551.487449                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1352                       # number of writebacks
system.l2cache.writebacks::total                 1352                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2021                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7525                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3578                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13124                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2021                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7525                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3578                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          559                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13683                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120210000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    454273600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    220731867                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    795215467                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120210000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    454273600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    220731867                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32738271                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    827953738                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.636335                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.597317                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.786546                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.645771                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.636335                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.597317                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.786546                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.673277                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59480.455220                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60368.584718                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61691.410565                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60592.461673                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59480.455220                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60368.584718                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61691.410565                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58565.779964                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60509.664401                       # average overall mshr miss latency
system.l2cache.replacements                      9645                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2814                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2814                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2814                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2814                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          559                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          559                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32738271                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32738271                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58565.779964                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58565.779964                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          737                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              737                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1315                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1315                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91131200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91131200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2052                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2052                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640838                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640838                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69301.292776                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69301.292776                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80600400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80600400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.640351                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.640351                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61339.726027                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61339.726027                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1155                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4328                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          957                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6440                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2021                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6218                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3592                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11831                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136378000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    423638400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    250030254                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    810046654                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3176                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10546                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4549                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18271                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.636335                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.589607                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.789624                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.647529                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67480.455220                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68130.974590                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69607.531737                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68468.147578                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2021                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6211                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3578                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11810                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120210000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    373673200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    220731867                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    714615067                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.636335                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.588944                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.786546                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.646380                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59480.455220                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60163.129931                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61691.410565                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60509.319814                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3779.370533                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26531                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9645                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.750752                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    17.157996                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   416.011531                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2231.702952                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   976.166769                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   138.331284                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004189                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.101565                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.544849                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238322                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033772                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.922698                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1173                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2923                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1115                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2671                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.286377                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.713623                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               328469                       # Number of tag accesses
system.l2cache.tags.data_accesses              328469                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1308407200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          481600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       228992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              875712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86528                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86528                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2021                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7525                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3578                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          559                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13683                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1352                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1352                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           98856075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          368081129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    175015851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     27343170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              669296225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      98856075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          98856075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        66132317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              66132317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        66132317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          98856075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         368081129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    175015851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     27343170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             735428542                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1334028000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8912822                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                 15981066                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.31                       # Real time elapsed on the host
host_tick_rate                               82522945                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2766508                       # Number of instructions simulated
sim_ops                                       4961382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000026                       # Number of seconds simulated
sim_ticks                                    25620800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                12544                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 90                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1522                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             14487                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2946                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9598                       # Number of indirect misses.
system.cpu.branchPred.lookups                   15740                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     419                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          688                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     59526                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    59572                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1522                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10579                       # Number of branches committed
system.cpu.commit.bw_lim_events                 17996                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           36363                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                62235                       # Number of instructions committed
system.cpu.commit.committedOps                 103232                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        51199                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.016289                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.734803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        17524     34.23%     34.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         6063     11.84%     46.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3663      7.15%     53.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5953     11.63%     64.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17996     35.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        51199                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  197                       # Number of function calls committed.
system.cpu.commit.int_insts                    100867                       # Number of committed integer instructions.
system.cpu.commit.loads                         10843                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2028      1.96%      1.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            87679     84.93%     86.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     86.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.06%     86.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.02%     86.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.03%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.03%     87.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.04%     87.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.05%     87.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.03%     87.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.03%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           10721     10.39%     97.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2320      2.25%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.12%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            103232                       # Class of committed instruction
system.cpu.commit.refs                          13235                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       62235                       # Number of Instructions Simulated
system.cpu.committedOps                        103232                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.029196                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.029196                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            9                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           30                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            10                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 11743                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 153424                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     8242                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     38114                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1524                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1611                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       13218                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4201                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       15740                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9738                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         48200                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   230                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          97857                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3048                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.245738                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              11510                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3365                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.527774                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              61234                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.673939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.771111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    17053     27.85%     27.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1740      2.84%     30.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1739      2.84%     33.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4290      7.01%     40.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36412     59.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                61234                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       929                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      586                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      7118800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      7118800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      7118800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      7118800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      7118800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      7118800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        37600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1809200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1810400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1810400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1812000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       50165200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1621                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11977                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.970743                       # Inst execution rate
system.cpu.iew.exec_refs                        17410                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4201                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9463                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 15410                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5042                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              139596                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 13209                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1730                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                126230                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    52                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1524                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    72                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              241                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4567                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2651                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1069                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            552                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    146516                       # num instructions consuming a value
system.cpu.iew.wb_count                        125200                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.677359                       # average fanout of values written-back
system.cpu.iew.wb_producers                     99244                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.954662                       # insts written-back per cycle
system.cpu.iew.wb_sent                         125607                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   174004                       # number of integer regfile reads
system.cpu.int_regfile_writes                  106349                       # number of integer regfile writes
system.cpu.ipc                               0.971632                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.971632                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2547      1.99%      1.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                106784     83.45%     85.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.00%     85.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    71      0.06%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  57      0.04%     85.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.03%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.03%     85.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  115      0.09%     85.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  104      0.08%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  42      0.03%     85.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 61      0.05%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                13360     10.44%     96.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4420      3.45%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             242      0.19%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             81      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 127960                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     781                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1571                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          720                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1532                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 124632                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             316619                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       124480                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            174430                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     139575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    127960                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           36363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1036                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        40641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         61234                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.089689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.679180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               20206     33.00%     33.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3777      6.17%     39.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7003     11.44%     50.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10815     17.66%     68.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               19433     31.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           61234                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.997752                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9738                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 9                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                15410                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5042                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   46074                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            64052                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   10315                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                141258                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     70                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     9383                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                341116                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 148991                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              196186                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     38359                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1040                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1524                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1364                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    54926                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1527                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           214716                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            289                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1138                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       172798                       # The number of ROB reads
system.cpu.rob.rob_writes                      289305                       # The number of ROB writes
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            343                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               21                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              8                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                4                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           260                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 73                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.membus.trans_dist::CleanEvict              117                       # Transaction distribution
system.membus.trans_dist::ReadExReq                59                       # Transaction distribution
system.membus.trans_dist::ReadExResp               59                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            73                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         9152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         9152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    9152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               132                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     132    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 132                       # Request fanout histogram
system.membus.reqLayer2.occupancy              122003                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             281397                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  96                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            33                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               260                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 12                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 62                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                62                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             96                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          129                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          399                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     528                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    11520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               147                       # Total snoops (count)
system.l2bus.snoopTraffic                         704                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                332                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.078313                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.269069                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      306     92.17%     92.17% # Request fanout histogram
system.l2bus.snoop_fanout::1                       26      7.83%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  332                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              148800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               158391                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               51600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        25620800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         9691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             9691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         9691                       # number of overall hits
system.cpu.icache.overall_hits::total            9691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           47                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             47                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           47                       # number of overall misses
system.cpu.icache.overall_misses::total            47                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2289600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2289600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2289600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2289600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9738                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9738                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9738                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9738                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004826                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004826                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004826                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004826                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48714.893617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48714.893617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48714.893617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48714.893617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2164000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2164000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004416                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004416                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50325.581395                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50325.581395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50325.581395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50325.581395                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         9691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            9691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           47                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            47                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2289600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2289600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004826                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004826                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48714.893617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48714.893617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2164000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2164000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004416                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004416                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50325.581395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50325.581395                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.910573                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15548                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                48                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            323.916667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.910573                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             19519                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            19519                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        15166                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15166                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        15166                       # number of overall hits
system.cpu.dcache.overall_hits::total           15166                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          200                       # number of overall misses
system.cpu.dcache.overall_misses::total           200                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      9704400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      9704400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      9704400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      9704400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15366                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15366                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15366                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15366                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        48522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        48522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        48522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        48522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           71                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           71                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          129                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           13                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          142                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6258000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6258000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6258000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       463991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6721991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008395                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008395                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008395                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009241                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48511.627907                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48511.627907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48511.627907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 35691.615385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47337.964789                       # average overall mshr miss latency
system.cpu.dcache.replacements                    115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        12870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           12870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5013600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5013600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        12974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        12974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48207.692308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48207.692308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           63                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2094000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2094000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51073.170732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51073.170732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2296                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2296                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           96                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           96                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4690800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4690800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48862.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48862.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           88                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           88                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4164000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4164000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47318.181818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47318.181818                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           13                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           13                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       463991                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       463991                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 35691.615385                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 35691.615385                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               29984                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               115                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            260.730435                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   827.435303                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   196.564697                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.808042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.191958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.190430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             30847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            30847                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  33                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                 33                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            31                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            88                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               125                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           31                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           88                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            6                       # number of overall misses
system.l2cache.overall_misses::total              125                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2011600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5752800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       395996                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      8160396                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2011600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5752800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       395996                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      8160396                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           43                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          102                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             158                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           43                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          102                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           13                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            158                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.720930                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.862745                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.461538                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.791139                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.720930                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.862745                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.461538                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.791139                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64890.322581                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65372.727273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65999.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65283.168000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64890.322581                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65372.727273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65999.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65283.168000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             11                       # number of writebacks
system.l2cache.writebacks::total                   11                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           88                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          125                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           88                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            7                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          132                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1763600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5048800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       347996                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      7160396                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1763600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5048800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       347996                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       412793                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      7573189                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.720930                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.862745                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.461538                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.791139                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.720930                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.862745                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.461538                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.835443                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56890.322581                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57372.727273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57999.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57283.168000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56890.322581                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57372.727273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57999.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58970.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57372.643939                       # average overall mshr miss latency
system.l2cache.replacements                       135                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            7                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       412793                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       412793                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58970.428571                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58970.428571                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data           27                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           59                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             59                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3865600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3865600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.951613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.951613                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65518.644068                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65518.644068                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           59                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           59                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3393600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3393600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.951613                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.951613                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57518.644068                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57518.644068                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           66                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2011600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1887200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       395996                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      4294796                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.720930                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.725000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.461538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.687500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64890.322581                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65075.862069                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65999.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65072.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           66                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1763600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1655200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       347996                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3766796                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.720930                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.725000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.461538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.687500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56890.322581                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57075.862069                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57999.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57072.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    440                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  135                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.259259                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.990586                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1106.208815                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1803.352120                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1014.092784                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.355695                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009519                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.270071                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.440272                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.247581                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032558                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1142                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2954                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1076                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2580                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278809                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721191                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2823                       # Number of tag accesses
system.l2cache.tags.data_accesses                2823                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     25620800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                8448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          704                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              704                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               88                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            7                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  132                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            11                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  11                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           77437082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          219821395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     14987822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     17485793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              329732093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      77437082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          77437082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        27477674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              27477674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        27477674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          77437082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         219821395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     14987822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     17485793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             357209767                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1570709200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 808530                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                  1477858                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.26                       # Real time elapsed on the host
host_tick_rate                               55615990                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3440748                       # Number of instructions simulated
sim_ops                                       6289198                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000237                       # Number of seconds simulated
sim_ticks                                   236681200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               154207                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 36                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6447                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            143941                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              76361                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          154207                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            77846                       # Number of indirect misses.
system.cpu.branchPred.lookups                  179454                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16963                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4896                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    620433                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   319722                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6469                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     159380                       # Number of branches committed
system.cpu.commit.bw_lim_events                244541                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          104682                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               674240                       # Number of instructions committed
system.cpu.commit.committedOps                1327816                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       545929                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.432214                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.662379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       124025     22.72%     22.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        70734     12.96%     35.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        40969      7.50%     43.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        65660     12.03%     55.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       244541     44.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       545929                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16780                       # Number of function calls committed.
system.cpu.commit.int_insts                   1327289                       # Number of committed integer instructions.
system.cpu.commit.loads                        224620                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          187      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           995317     74.96%     74.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2033      0.15%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.01%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.01%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          224292     16.89%     92.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         104791      7.89%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1327816                       # Class of committed instruction
system.cpu.commit.refs                         329673                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      674240                       # Number of Instructions Simulated
system.cpu.committedOps                       1327816                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.877585                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.877585                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           30                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           65                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          120                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 31105                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1471527                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   126621                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    407043                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6479                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5155                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      231069                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            56                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      107113                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                      179454                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    121247                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        434914                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1000                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         735711                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           152                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   12958                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.303284                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             134825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              93324                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.243379                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             576403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.584103                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.745039                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   154492     26.80%     26.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    30640      5.32%     32.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28459      4.94%     37.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    49321      8.56%     45.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   313491     54.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               576403                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1427                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      911                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     70006800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     70006800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     70007200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     70006800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     70006800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     70006800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       435200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     34230400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     34221200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     34183600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     34184800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      558000000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6682                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   163619                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.337495                       # Inst execution rate
system.cpu.iew.exec_refs                       338199                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     107112                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   26303                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                238178                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1542                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                51                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               113783                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1432487                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                231087                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13713                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1383103                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6479                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    39                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6459                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13560                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8730                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6508                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            174                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1376331                       # num instructions consuming a value
system.cpu.iew.wb_count                       1378916                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.667378                       # average fanout of values written-back
system.cpu.iew.wb_producers                    918533                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.330419                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1380549                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2128387                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1109400                       # number of integer regfile writes
system.cpu.ipc                               1.139491                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.139491                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1816      0.13%      0.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1050100     75.18%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2034      0.15%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   141      0.01%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 127      0.01%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.01%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   47      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  110      0.01%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  103      0.01%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 103      0.01%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 70      0.01%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               232953     16.68%     92.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              108298      7.75%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             467      0.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            332      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1396813                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1496                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3005                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1393                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2298                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1393501                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3368704                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1377523                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1534883                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1428104                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1396813                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4383                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          104682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1677                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4274                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       162937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        576403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.423327                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.429812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               89780     15.58%     15.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               68030     11.80%     27.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              108457     18.82%     46.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              128675     22.32%     68.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              181461     31.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          576403                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.360666                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      121274                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            51                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1584                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2914                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               238178                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              113783                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  667903                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           591703                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     46                       # Number of system calls
system.cpu.rename.BlockCycles                   27297                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1377603                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    187                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   131550                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    253                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    34                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3626595                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1454100                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1492444                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    407182                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1195                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6479                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1959                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   114866                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2076                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2239440                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1936                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                119                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1615                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            126                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1733886                       # The number of ROB reads
system.cpu.rob.rob_writes                     2896879                       # The number of ROB writes
system.cpu.timesIdled                             303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1438                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           17                       # Transaction distribution
system.membus.trans_dist::CleanEvict              217                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           256                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               260                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     260    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 260                       # Request fanout histogram
system.membus.reqLayer2.occupancy              224819                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             558381                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 714                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            78                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               903                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            715                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1572                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          561                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2133                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        32512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        15872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    48384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               291                       # Total snoops (count)
system.l2bus.snoopTraffic                        2752                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                987                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.066869                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.249922                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      921     93.31%     93.31% # Request fanout histogram
system.l2bus.snoop_fanout::1                       66      6.69%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  987                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              224400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               633174                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              640800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       236681200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       120627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           120627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       120627                       # number of overall hits
system.cpu.icache.overall_hits::total          120627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            620                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          620                       # number of overall misses
system.cpu.icache.overall_misses::total           620                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     18022000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18022000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     18022000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18022000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       121247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       121247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       121247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       121247                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005114                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005114                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005114                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005114                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29067.741935                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29067.741935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29067.741935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29067.741935                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          144                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           85                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14132000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14132000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004412                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004412                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004412                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004412                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26414.953271                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26414.953271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26414.953271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26414.953271                       # average overall mshr miss latency
system.cpu.icache.replacements                    529                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       120627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          120627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           620                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     18022000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18022000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       121247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       121247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005114                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005114                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29067.741935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29067.741935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14132000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14132000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26414.953271                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26414.953271                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.390475                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              204388                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               785                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            260.366879                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.390475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997619                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997619                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            243028                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           243028                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       329329                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           329329                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       329329                       # number of overall hits
system.cpu.dcache.overall_hits::total          329329                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          300                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            300                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          300                       # number of overall misses
system.cpu.dcache.overall_misses::total           300                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13033600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13033600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13033600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13033600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       329629                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       329629                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       329629                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       329629                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000910                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000910                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000910                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43445.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43445.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43445.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43445.333333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          137                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          137                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                24                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           61                       # number of writebacks
system.cpu.dcache.writebacks::total                61                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           25                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          187                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6384800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6384800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6384800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1319174                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7703974                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000491                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000491                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000491                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000567                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39412.345679                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39412.345679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39412.345679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52766.960000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41197.721925                       # average overall mshr miss latency
system.cpu.dcache.replacements                    187                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       224282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          224282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12727200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12727200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       224575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       224575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43437.542662                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43437.542662                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6084000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6084000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39251.612903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39251.612903                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       105047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         105047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       306400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       306400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       105054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       105054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43771.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43771.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       300800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       300800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42971.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42971.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           25                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           25                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1319174                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1319174                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52766.960000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 52766.960000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              679229                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1211                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            560.882742                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.417647                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.582353                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.816814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.183186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          859                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          735                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.161133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.838867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            659445                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           659445                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             351                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              78                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 435                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            351                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             78                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                435                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           158                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            84                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           19                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               261                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          158                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           84                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           19                       # number of overall misses
system.l2cache.overall_misses::total              261                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10508800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5528400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1253981                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17291181                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10508800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5528400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1253981                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17291181                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          509                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          162                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             696                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          509                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          162                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            696                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.310413                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.518519                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.760000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.375000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.310413                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.518519                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.760000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.375000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66511.392405                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65814.285714                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65999                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66249.735632                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66511.392405                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65814.285714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65999                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66249.735632                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             17                       # number of writebacks
system.l2cache.writebacks::total                   17                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          158                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           84                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          158                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           84                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          261                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9252800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4856400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1101981                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15211181                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9252800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4856400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1101981                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15211181                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.310413                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.518519                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.760000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.375000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.310413                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.518519                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.760000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.375000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58562.025316                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57814.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58280.386973                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58562.025316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57814.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58280.386973                       # average overall mshr miss latency
system.l2cache.replacements                       265                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           61                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           61                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           61                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           61                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       267200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       267200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        66800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        66800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       235200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       235200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        58800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        58800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          351                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           75                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          432                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           80                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          257                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10508800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5261200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1253981                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     17023981                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          509                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          689                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.310413                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.516129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.760000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.373004                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66511.392405                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        65765                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65999                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66241.171206                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           80                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          257                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9252800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4621200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1101981                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14975981                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.310413                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.516129                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.760000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.373004                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58562.025316                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        57765                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58272.299611                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14274                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4361                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.273102                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.004649                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1129.271779                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1800.059219                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   991.844854                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   134.819499                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009767                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.275701                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.439468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242150                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032915                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1073                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3023                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1000                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2592                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.261963                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.738037                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11393                       # Number of tag accesses
system.l2cache.tags.data_accesses               11393                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    236681200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1088                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              157                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               84                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  260                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            17                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  17                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           42453731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22714098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5137713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               70305542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      42453731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          42453731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         4596901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               4596901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         4596901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          42453731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22714098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5137713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              74902443                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
