{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728715342934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728715342934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:12:22 2024 " "Processing started: Sat Oct 12 10:12:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728715342934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728715342934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CU_Test -c CU_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off CU_Test -c CU_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728715342934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1728715343316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SC-SC_behave " "Found design unit 1: SC-SC_behave" {  } { { "SC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/SC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""} { "Info" "ISGN_ENTITY_NAME" "1 SC " "Found entity 1: SC" {  } { { "SC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/SC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_16-IR_16_behave " "Found design unit 1: IR_16-IR_16_behave" {  } { { "IR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_16 " "Found entity 1: IR_16" {  } { { "IR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3-Decoder3_behave " "Found design unit 1: Decoder3-Decoder3_behave" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3 " "Found entity 1: Decoder3" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder4-Decoder4_behave " "Found design unit 1: Decoder4-Decoder4_behave" {  } { { "Decoder4.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder4 " "Found entity 1: Decoder4" {  } { { "Decoder4.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715343899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONVERTER-CONVERTER_Behave " "Found design unit 1: CONVERTER-CONVERTER_Behave" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343914 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONVERTER " "Found entity 1: CONVERTER" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715343914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp_CA-Disp_CA_Behave " "Found design unit 1: Disp_CA-Disp_CA_Behave" {  } { { "Disp.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Disp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disp_CA " "Found entity 1: Disp_CA" {  } { { "Disp.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Disp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_16-CU_16_behave " "Found design unit 1: CU_16-CU_16_behave" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_16 " "Found entity 1: CU_16" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_controll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_controll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave " "Found design unit 1: Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Clock_Controll.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_controll_50MHZ_T_50HZ " "Found entity 1: Clock_controll_50MHZ_T_50HZ" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Clock_Controll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_Test-CU_Test_Behave " "Found design unit 1: CU_Test-CU_Test_Behave" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_Test " "Found entity 1: CU_Test" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715343918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CU_Test " "Elaborating entity \"CU_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728715344033 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Zero CU_Test.vhd(157) " "VHDL Signal Declaration warning at CU_Test.vhd(157): used explicit default value for signal \"Zero\" because signal was never assigned a value" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 157 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1728715344033 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig1 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig1\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715344049 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig2 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig2\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715344049 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig3 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig3\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715344049 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig4 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig4\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715344049 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig5 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig5\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715344049 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Table_Led CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Table_Led\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715344049 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Table_Led\[0\] CU_Test.vhd(230) " "Inferred latch for \"Table_Led\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Table_Led\[1\] CU_Test.vhd(230) " "Inferred latch for \"Table_Led\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344054 "|CU_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_controll_50MHZ_T_50HZ Clock_controll_50MHZ_T_50HZ:CC " "Elaborating entity \"Clock_controll_50MHZ_T_50HZ\" for hierarchy \"Clock_controll_50MHZ_T_50HZ:CC\"" {  } { { "CU_Test.vhd" "CC" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715344086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN Clock_Controll.vhd(18) " "VHDL Process Statement warning at Clock_Controll.vhd(18): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Clock_Controll.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728715344086 "|CU_Test|Clock_controll_50MHZ_T_50HZ:CC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Clock_Controll.vhd(19) " "VHDL Process Statement warning at Clock_Controll.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Clock_Controll.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728715344086 "|CU_Test|Clock_controll_50MHZ_T_50HZ:CC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_16 IR_16:IR1 " "Elaborating entity \"IR_16\" for hierarchy \"IR_16:IR1\"" {  } { { "CU_Test.vhd" "IR1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715344086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC SC:SC1 " "Elaborating entity \"SC\" for hierarchy \"SC:SC1\"" {  } { { "CU_Test.vhd" "SC1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715344086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4 Decoder4:DEC " "Elaborating entity \"Decoder4\" for hierarchy \"Decoder4:DEC\"" {  } { { "CU_Test.vhd" "DEC" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715344101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_16 CU_16:CU1 " "Elaborating entity \"CU_16\" for hierarchy \"CU_16:CU1\"" {  } { { "CU_Test.vhd" "CU1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715344106 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout CU.vhd(135) " "Inferred latch for \"Rout\" at CU.vhd(135)" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344108 "|CU_Test|CU_16:CU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3 CU_16:CU1\|Decoder3:U1 " "Elaborating entity \"Decoder3\" for hierarchy \"CU_16:CU1\|Decoder3:U1\"" {  } { { "CU.vhd" "U1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715344108 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] Decoder3.vhd(11) " "Inferred latch for \"o\[0\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344108 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] Decoder3.vhd(11) " "Inferred latch for \"o\[1\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344108 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] Decoder3.vhd(11) " "Inferred latch for \"o\[2\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344108 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] Decoder3.vhd(11) " "Inferred latch for \"o\[3\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344108 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] Decoder3.vhd(11) " "Inferred latch for \"o\[4\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344108 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] Decoder3.vhd(11) " "Inferred latch for \"o\[5\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344108 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] Decoder3.vhd(11) " "Inferred latch for \"o\[6\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344108 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] Decoder3.vhd(11) " "Inferred latch for \"o\[7\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715344108 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVERTER CONVERTER:CON1 " "Elaborating entity \"CONVERTER\" for hierarchy \"CONVERTER:CON1\"" {  } { { "CU_Test.vhd" "CON1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715344108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp_CA Disp_CA:DIS1 " "Elaborating entity \"Disp_CA\" for hierarchy \"Disp_CA:DIS1\"" {  } { { "CU_Test.vhd" "DIS1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715344123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CU_16:CU1\|Rout " "LATCH primitive \"CU_16:CU1\|Rout\" is permanently disabled" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 37 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1728715344252 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod0\"" {  } { { "Converter.vhd" "Mod0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod0\"" {  } { { "Converter.vhd" "Mod0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Div0\"" {  } { { "Converter.vhd" "Div0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod1\"" {  } { { "Converter.vhd" "Mod1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Div0\"" {  } { { "Converter.vhd" "Div0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod1\"" {  } { { "Converter.vhd" "Mod1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Div1\"" {  } { { "Converter.vhd" "Div1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod2\"" {  } { { "Converter.vhd" "Mod2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Div1\"" {  } { { "Converter.vhd" "Div1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod2\"" {  } { { "Converter.vhd" "Mod2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Div2\"" {  } { { "Converter.vhd" "Div2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod3\"" {  } { { "Converter.vhd" "Mod3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Div2\"" {  } { { "Converter.vhd" "Div2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod3\"" {  } { { "Converter.vhd" "Mod3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Div3\"" {  } { { "Converter.vhd" "Div3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod4\"" {  } { { "Converter.vhd" "Mod4" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Div3\"" {  } { { "Converter.vhd" "Div3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod4\"" {  } { { "Converter.vhd" "Mod4" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345064 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1728715345064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CONVERTER:CON1\|lpm_divide:Mod0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON1\|lpm_divide:Mod0 " "Instantiated megafunction \"CONVERTER:CON1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345137 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715345137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715345200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715345200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715345200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715345200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715345231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715345231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CONVERTER:CON2\|lpm_divide:Mod0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON2\|lpm_divide:Mod0 " "Instantiated megafunction \"CONVERTER:CON2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345251 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715345251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CONVERTER:CON1\|lpm_divide:Div0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON1\|lpm_divide:Div0 " "Instantiated megafunction \"CONVERTER:CON1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345254 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715345254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715345313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715345313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715345329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715345329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715345352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715345352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CONVERTER:CON1\|lpm_divide:Mod1\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON1\|lpm_divide:Mod1 " "Instantiated megafunction \"CONVERTER:CON1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345369 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715345369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CONVERTER:CON2\|lpm_divide:Div0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON2\|lpm_divide:Div0 " "Instantiated megafunction \"CONVERTER:CON2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345386 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715345386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"CONVERTER:CON1\|lpm_divide:Div1\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715345402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON1\|lpm_divide:Div1 " "Instantiated megafunction \"CONVERTER:CON1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715345402 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715345402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1728715356774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1728715357274 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728715357667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715357667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3879 " "Implemented 3879 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728715358042 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728715358042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3822 " "Implemented 3822 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728715358042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728715358042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728715358071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:12:38 2024 " "Processing ended: Sat Oct 12 10:12:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728715358071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728715358071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728715358071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728715358071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728715359520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728715359520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:12:39 2024 " "Processing started: Sat Oct 12 10:12:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728715359520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1728715359520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CU_Test -c CU_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CU_Test -c CU_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1728715359520 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1728715359608 ""}
{ "Info" "0" "" "Project  = CU_Test" {  } {  } 0 0 "Project  = CU_Test" 0 0 "Fitter" 0 0 1728715359608 ""}
{ "Info" "0" "" "Revision = CU_Test" {  } {  } 0 0 "Revision = CU_Test" 0 0 "Fitter" 0 0 1728715359608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1728715359768 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CU_Test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CU_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728715359823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728715359870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728715359870 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728715360199 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1728715360937 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1728715366912 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1728715366927 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1728715367050 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk~inputCLKENA0 33 global CLKCTRL_G6 " "Clk~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1728715367066 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClkUser~inputCLKENA0 8 global CLKCTRL_G7 " "ClkUser~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1728715367066 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1728715367066 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1728715367066 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1728715367200 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728715367215 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CU_Test.sdc " "Synopsys Design Constraints File file not found: 'CU_Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1728715368095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1728715368095 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1728715368127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1728715368127 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1728715368127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1728715368193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728715368193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728715368193 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1728715368193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1728715368193 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1728715368204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1728715368322 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1728715368322 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1728715368322 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728715368717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1728715373862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728715375535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1728715375551 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1728715381409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728715381409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1728715383197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1728715390559 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1728715390559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728715397527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1728715397527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1728715397527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.25 " "Total time spent on timing analysis during the Fitter is 4.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1728715401347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728715401474 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1728715401474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728715403056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728715403149 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1728715403149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728715404741 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728715409481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/output_files/CU_Test.fit.smsg " "Generated suppressed messages file C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/output_files/CU_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1728715410462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6110 " "Peak virtual memory: 6110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728715411826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:13:31 2024 " "Processing ended: Sat Oct 12 10:13:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728715411826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728715411826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728715411826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728715411826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1728715413128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728715413138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:13:33 2024 " "Processing started: Sat Oct 12 10:13:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728715413138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1728715413138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CU_Test -c CU_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CU_Test -c CU_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1728715413138 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1728715421094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728715423412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:13:43 2024 " "Processing ended: Sat Oct 12 10:13:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728715423412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728715423412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728715423412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1728715423412 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1728715424076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1728715424794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728715424794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:13:44 2024 " "Processing started: Sat Oct 12 10:13:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728715424794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728715424794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CU_Test -c CU_Test " "Command: quartus_sta CU_Test -c CU_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728715424794 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1728715424874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1728715425704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728715425736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728715425736 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CU_Test.sdc " "Synopsys Design Constraints File file not found: 'CU_Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1728715426994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1728715426994 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkUser ClkUser " "create_clock -period 1.000 -name ClkUser ClkUser" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_controll_50MHZ_T_50HZ:CC\|clkout_s Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " "create_clock -period 1.000 -name Clock_controll_50MHZ_T_50HZ:CC\|clkout_s Clock_controll_50MHZ_T_50HZ:CC\|clkout_s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427010 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1728715427025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427041 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1728715427057 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1728715427068 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728715427213 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728715427213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.233 " "Worst-case setup slack is -43.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.233           -2840.247 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "  -43.233           -2840.247 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.027             -47.368 Clk  " "   -2.027             -47.368 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.635              -3.398 ClkUser  " "   -0.635              -3.398 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715427217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.647 " "Worst-case hold slack is -1.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647             -12.377 Clk  " "   -1.647             -12.377 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 ClkUser  " "    0.218               0.000 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.687               0.000 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "    3.687               0.000 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715427235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728715427239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728715427243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.647 " "Worst-case minimum pulse width slack is -0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647             -17.874 Clk  " "   -0.647             -17.874 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433             -62.976 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "   -0.433             -62.976 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.378 ClkUser  " "   -0.394              -5.378 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715427246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715427246 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1728715427314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1728715427392 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1728715427392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1728715429629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728715429875 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728715429875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.127 " "Worst-case setup slack is -44.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.127           -2905.187 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "  -44.127           -2905.187 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.299             -45.358 Clk  " "   -2.299             -45.358 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530              -2.885 ClkUser  " "   -0.530              -2.885 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715429889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.417 " "Worst-case hold slack is -1.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417             -14.518 Clk  " "   -1.417             -14.518 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 ClkUser  " "    0.282               0.000 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.877               0.000 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "    3.877               0.000 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715429903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728715429905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728715429907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.675 " "Worst-case minimum pulse width slack is -0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675             -19.868 Clk  " "   -0.675             -19.868 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454             -64.074 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "   -0.454             -64.074 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.178 ClkUser  " "   -0.394              -5.178 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715429909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715429909 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1728715429953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1728715430114 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1728715430114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1728715432110 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728715432380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728715432380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.691 " "Worst-case setup slack is -23.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.691           -1580.944 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "  -23.691           -1580.944 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901             -18.966 Clk  " "   -0.901             -18.966 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 ClkUser  " "    0.089               0.000 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715432382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.797 " "Worst-case hold slack is -0.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797              -6.796 Clk  " "   -0.797              -6.796 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 ClkUser  " "    0.141               0.000 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.855               0.000 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "    1.855               0.000 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715432396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728715432399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728715432401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.602 " "Worst-case minimum pulse width slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -3.459 Clk  " "   -0.602              -3.459 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -4.291 ClkUser  " "   -0.408              -4.291 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -6.459 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "   -0.193              -6.459 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715432403 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1728715432448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728715432940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728715432940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.605 " "Worst-case setup slack is -22.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.605           -1511.230 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "  -22.605           -1511.230 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929             -14.585 Clk  " "   -0.929             -14.585 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 ClkUser  " "    0.162               0.000 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715432962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.694 " "Worst-case hold slack is -0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -8.093 Clk  " "   -0.694              -8.093 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 ClkUser  " "    0.147               0.000 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.843               0.000 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "    1.843               0.000 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715432977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728715432980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728715432982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.601 " "Worst-case minimum pulse width slack is -0.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.601              -3.498 Clk  " "   -0.601              -3.498 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436              -4.671 ClkUser  " "   -0.436              -4.671 ClkUser " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -4.040 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s  " "   -0.139              -4.040 Clock_controll_50MHZ_T_50HZ:CC\|clkout_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728715432985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728715432985 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1728715434400 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1728715434400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728715434499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:13:54 2024 " "Processing ended: Sat Oct 12 10:13:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728715434499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728715434499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728715434499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728715434499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728715435738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728715435754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:13:55 2024 " "Processing started: Sat Oct 12 10:13:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728715435754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728715435754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CU_Test -c CU_Test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CU_Test -c CU_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728715435754 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1728715436765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728715436849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:13:56 2024 " "Processing ended: Sat Oct 12 10:13:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728715436849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728715436849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728715436849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728715436849 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728715437483 ""}
