

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2'
================================================================
* Date:           Fri Mar 10 17:22:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.620 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        4|  0.100 us|  0.200 us|    2|    4|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_379_2  |        0|        2|         2|          1|          1|  0 ~ 2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln379_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln379"   --->   Operation 8 'read' 'sext_ln379_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln367_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln367_1"   --->   Operation 9 'read' 'trunc_ln367_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln379_cast = sext i9 %sext_ln379_read"   --->   Operation 10 'sext' 'sext_ln379_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_40 = load i2 %i" [dilithium2/poly.c:380]   --->   Operation 15 'load' 'i_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.79ns)   --->   "%icmp_ln379 = icmp_eq  i2 %i_40, i2 %trunc_ln367_1_read" [dilithium2/poly.c:379]   --->   Operation 17 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 0"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.20ns)   --->   "%add_ln379 = add i2 %i_40, i2 1" [dilithium2/poly.c:379]   --->   Operation 19 'add' 'add_ln379' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379, void %for.inc.split, void %VITIS_LOOP_476_2.i.i17.loopexit.exitStub" [dilithium2/poly.c:379]   --->   Operation 20 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_66_cast = zext i2 %i_40" [dilithium2/poly.c:380]   --->   Operation 21 'zext' 'i_66_cast' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln380 = trunc i2 %i_40" [dilithium2/poly.c:380]   --->   Operation 22 'trunc' 'trunc_ln380' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln380_1 = zext i1 %trunc_ln380" [dilithium2/poly.c:380]   --->   Operation 23 'zext' 'zext_ln380_1' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln380 = add i10 %sext_ln379_cast, i10 %zext_ln380_1" [dilithium2/poly.c:380]   --->   Operation 24 'add' 'add_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i10 %add_ln380" [dilithium2/poly.c:380]   --->   Operation 25 'zext' 'zext_ln380' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln380" [dilithium2/poly.c:380]   --->   Operation 26 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 27 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:380]   --->   Operation 28 'load' 'buf_load' <Predicate = (!icmp_ln379)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_2 : Operation 29 [1/1] (2.34ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln380" [dilithium2/poly.c:380]   --->   Operation 29 'icmp' 'addr_cmp' <Predicate = (!icmp_ln379)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.32ns)   --->   "%store_ln380 = store i64 %i_66_cast, i64 %reuse_addr_reg" [dilithium2/poly.c:380]   --->   Operation 30 'store' 'store_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.32>
ST_2 : Operation 31 [1/1] (1.32ns)   --->   "%store_ln379 = store i2 %add_ln379, i2 %i" [dilithium2/poly.c:379]   --->   Operation 31 'store' 'store_ln379' <Predicate = (!icmp_ln379)> <Delay = 1.32>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln379)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.62>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln367 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [dilithium2/poly.c:367]   --->   Operation 32 'specloopname' 'specloopname_ln367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 33 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:380]   --->   Operation 34 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_3 : Operation 35 [1/1] (1.07ns)   --->   "%reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %buf_load" [dilithium2/poly.c:380]   --->   Operation 35 'select' 'reuse_select' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_addr_30 = getelementptr i8 %buf_r, i64 0, i64 %i_66_cast" [dilithium2/poly.c:380]   --->   Operation 36 'getelementptr' 'buf_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.77ns)   --->   "%store_ln380 = store i8 %reuse_select, i10 %buf_addr_30" [dilithium2/poly.c:380]   --->   Operation 37 'store' 'store_ln380' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_3 : Operation 38 [1/1] (1.32ns)   --->   "%store_ln380 = store i8 %reuse_select, i8 %reuse_reg" [dilithium2/poly.c:380]   --->   Operation 38 'store' 'store_ln380' <Predicate = true> <Delay = 1.32>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln379 = br void %for.inc" [dilithium2/poly.c:379]   --->   Operation 39 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [10]  (1.32 ns)

 <State 2>: 4.51ns
The critical path consists of the following:
	'load' operation ('i', dilithium2/poly.c:380) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln380', dilithium2/poly.c:380) [26]  (1.73 ns)
	'getelementptr' operation ('buf_addr', dilithium2/poly.c:380) [28]  (0 ns)
	'load' operation ('buf_load', dilithium2/poly.c:380) on array 'buf_r' [31]  (2.77 ns)

 <State 3>: 6.62ns
The critical path consists of the following:
	'load' operation ('buf_load', dilithium2/poly.c:380) on array 'buf_r' [31]  (2.77 ns)
	'select' operation ('reuse_select', dilithium2/poly.c:380) [33]  (1.08 ns)
	'store' operation ('store_ln380', dilithium2/poly.c:380) of variable 'reuse_select', dilithium2/poly.c:380 on array 'buf_r' [35]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
