{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616240184701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616240184702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 07:36:24 2021 " "Processing started: Sat Mar 20 07:36:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616240184702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616240184702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Microcomputer -c Microcomputer " "Command: quartus_sta Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616240184702 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616240184876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616240185384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616240185384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240185464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240185464 ""}
{ "Info" "ISTA_SDC_FOUND" "Microcomputer.sdc " "Reading SDC File: 'Microcomputer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616240186018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 41 clk25 port " "Ignored filter at Microcomputer.sdc(41): clk25 could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Microcomputer.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at Microcomputer.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk25\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{clk25\}\] " "create_clock -name \{clk25\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{clk25\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186038 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 54 pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at Microcomputer.sdc(54): pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 54 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at Microcomputer.sdc(54): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186040 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Microcomputer.sdc 54 Argument <targets> is an empty collection " "Ignored create_generated_clock at Microcomputer.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk25\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk25\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186040 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Microcomputer.sdc 54 Argument -source is an empty collection " "Ignored create_generated_clock at Microcomputer.sdc(54): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 71 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at Microcomputer.sdc(71): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 71 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(71): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186041 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 72 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(72): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186041 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 73 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(73): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186041 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 74 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(74): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186041 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 79 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(79): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186042 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 80 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(80): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186042 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 81 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(81): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186042 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 82 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(82): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186043 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 87 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(87): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186043 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 88 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(88): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186043 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 89 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(89): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186044 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 90 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(90): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186044 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 95 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(95): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186044 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 96 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(96): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186045 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 97 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(97): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186045 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 98 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(98): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186045 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 103 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(103): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186046 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 104 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(104): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186046 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 105 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(105): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186046 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 106 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(106): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186046 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 111 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(111): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186047 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 112 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(112): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186047 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 113 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(113): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186047 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 114 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(114): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186048 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 119 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(119): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186048 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 120 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(120): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186048 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 121 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(121): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186049 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 122 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(122): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186049 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 127 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(127): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186050 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 128 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(128): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186050 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 129 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(129): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186050 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 130 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(130): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186051 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 143 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(143): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186051 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 144 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(144): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186052 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 145 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(145): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186052 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 146 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(146): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186052 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 159 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(159): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186053 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 160 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(160): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186053 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 161 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(161): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186054 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 162 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(162): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186054 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 175 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(175): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186054 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 176 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(176): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186055 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 177 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(177): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186055 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 178 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(178): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186055 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 191 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(191): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186056 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 192 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(192): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186056 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 193 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(193): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186057 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 194 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(194): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186057 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 195 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(195): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186057 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 196 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(196): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186057 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 197 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(197): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186058 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 198 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(198): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186058 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 199 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(199): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186058 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 200 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(200): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186058 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 201 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(201): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186059 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 202 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(202): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186059 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 203 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(203): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186059 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 204 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(204): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186059 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 205 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(205): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186060 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 206 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(206): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186060 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 207 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(207): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186060 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 208 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(208): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186060 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 209 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(209): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186061 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 210 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(210): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186061 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 211 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(211): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186062 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 212 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(212): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186062 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 213 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(213): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186062 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 214 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(214): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186062 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 215 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(215): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186063 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 216 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(216): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186063 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 217 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(217): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186063 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 218 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(218): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186064 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 219 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186064 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 219 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 220 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186064 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 220 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 221 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(221): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186065 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 222 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(222): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186065 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 223 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(223): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186065 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 224 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(224): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186065 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 225 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(225): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186066 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 226 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(226): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186066 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 227 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(227): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186067 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 228 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(228): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186067 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 229 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(229): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186067 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 230 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(230): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186068 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 231 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(231): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186068 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 232 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(232): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186068 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 233 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(233): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186069 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 234 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(234): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186069 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 235 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(235): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186069 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 236 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(236): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186070 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 237 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(237): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186070 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 238 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(238): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 238 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186070 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 239 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(239): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186070 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 240 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(240): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186071 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 241 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(241): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186071 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 242 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(242): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186071 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 243 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(243): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186071 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 244 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(244): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186072 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 245 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186072 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 245 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 246 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 246 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616240186072 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 246 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616240186073 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|data_sig\[7\] clk " "Register sd_controller:sd1\|data_sig\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616240186110 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616240186110 "|Microcomputer|clk"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616240186138 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616240186161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616240186388 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616240186388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.628 " "Worst-case setup slack is -14.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.628           -3848.229 cpuClock  " "  -14.628           -3848.229 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.247            -648.576 T80s:cpu1\|IORQ_n  " "   -7.247            -648.576 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.682            -237.715 BRG:brg3\|baud_clk  " "   -5.682            -237.715 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.669            -234.506 BRG:brg2\|baud_clk  " "   -5.669            -234.506 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.465            -229.128 BRG:brg4\|baud_clk  " "   -5.465            -229.128 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.062            -207.581 BRG:brg1\|baud_clk  " "   -5.062            -207.581 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240186399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.381 " "Worst-case hold slack is -0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381              -6.228 T80s:cpu1\|IORQ_n  " "   -0.381              -6.228 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 BRG:brg4\|baud_clk  " "    0.415               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 cpuClock  " "    0.438               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 BRG:brg2\|baud_clk  " "    0.440               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 BRG:brg1\|baud_clk  " "    0.455               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 BRG:brg3\|baud_clk  " "    0.455               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240186425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.955 " "Worst-case recovery slack is -4.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.955            -133.137 BRG:brg4\|baud_clk  " "   -4.955            -133.137 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.895            -130.973 BRG:brg1\|baud_clk  " "   -4.895            -130.973 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.754            -127.330 BRG:brg2\|baud_clk  " "   -4.754            -127.330 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.630            -124.124 BRG:brg3\|baud_clk  " "   -4.630            -124.124 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240186443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.084 " "Worst-case removal slack is 1.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.084               0.000 BRG:brg1\|baud_clk  " "    1.084               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 BRG:brg4\|baud_clk  " "    1.160               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.299               0.000 BRG:brg2\|baud_clk  " "    1.299               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 BRG:brg3\|baud_clk  " "    1.314               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240186459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -885.413 T80s:cpu1\|IORQ_n  " "   -3.201            -885.413 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg1\|baud_clk  " "   -3.201             -83.953 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg2\|baud_clk  " "   -3.201             -83.953 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg3\|baud_clk  " "   -3.201             -83.953 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg4\|baud_clk  " "   -3.201             -83.953 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -524.911 cpuClock  " "   -1.487            -524.911 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240186471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240186471 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240186977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240186977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240186977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240186977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240186977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240186977 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616240186977 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616240186993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616240187036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616240188221 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|data_sig\[7\] clk " "Register sd_controller:sd1\|data_sig\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616240188695 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616240188695 "|Microcomputer|clk"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616240188757 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616240188757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.778 " "Worst-case setup slack is -13.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.778           -3619.723 cpuClock  " "  -13.778           -3619.723 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.691            -615.400 T80s:cpu1\|IORQ_n  " "   -6.691            -615.400 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.248            -218.205 BRG:brg2\|baud_clk  " "   -5.248            -218.205 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.240            -221.374 BRG:brg3\|baud_clk  " "   -5.240            -221.374 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.182            -215.132 BRG:brg4\|baud_clk  " "   -5.182            -215.132 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.813            -195.090 BRG:brg1\|baud_clk  " "   -4.813            -195.090 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240188770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.496 " "Worst-case hold slack is -0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496              -8.031 T80s:cpu1\|IORQ_n  " "   -0.496              -8.031 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 cpuClock  " "    0.386               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 BRG:brg4\|baud_clk  " "    0.387               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 BRG:brg2\|baud_clk  " "    0.404               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 BRG:brg1\|baud_clk  " "    0.405               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 BRG:brg3\|baud_clk  " "    0.405               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240188802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.747 " "Worst-case recovery slack is -4.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.747            -127.724 BRG:brg4\|baud_clk  " "   -4.747            -127.724 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.679            -125.242 BRG:brg1\|baud_clk  " "   -4.679            -125.242 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.546            -121.936 BRG:brg2\|baud_clk  " "   -4.546            -121.936 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.399            -117.915 BRG:brg3\|baud_clk  " "   -4.399            -117.915 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240188821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 BRG:brg1\|baud_clk  " "    1.031               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 BRG:brg4\|baud_clk  " "    1.129               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 BRG:brg2\|baud_clk  " "    1.227               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 BRG:brg3\|baud_clk  " "    1.259               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240188838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -836.625 T80s:cpu1\|IORQ_n  " "   -3.201            -836.625 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg1\|baud_clk  " "   -3.201             -83.953 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg2\|baud_clk  " "   -3.201             -83.953 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg3\|baud_clk  " "   -3.201             -83.953 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg4\|baud_clk  " "   -3.201             -83.953 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -524.911 cpuClock  " "   -1.487            -524.911 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240188852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240188852 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240189454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240189454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240189454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240189454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240189454 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240189454 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616240189454 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616240189475 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|data_sig\[7\] clk " "Register sd_controller:sd1\|data_sig\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616240189781 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616240189781 "|Microcomputer|clk"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616240189809 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616240189809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.829 " "Worst-case setup slack is -5.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.829           -1496.439 cpuClock  " "   -5.829           -1496.439 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516            -177.196 T80s:cpu1\|IORQ_n  " "   -2.516            -177.196 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.111             -75.988 BRG:brg2\|baud_clk  " "   -2.111             -75.988 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.074             -75.495 BRG:brg4\|baud_clk  " "   -2.074             -75.495 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.981             -76.478 BRG:brg3\|baud_clk  " "   -1.981             -76.478 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.822             -61.925 BRG:brg1\|baud_clk  " "   -1.822             -61.925 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240189831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.183 " "Worst-case hold slack is -0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -0.185 T80s:cpu1\|IORQ_n  " "   -0.183              -0.185 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 BRG:brg4\|baud_clk  " "    0.159               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 BRG:brg2\|baud_clk  " "    0.174               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 BRG:brg3\|baud_clk  " "    0.176               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 BRG:brg1\|baud_clk  " "    0.177               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 cpuClock  " "    0.179               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240189871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.888 " "Worst-case recovery slack is -1.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.888             -50.247 BRG:brg4\|baud_clk  " "   -1.888             -50.247 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793             -47.872 BRG:brg2\|baud_clk  " "   -1.793             -47.872 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764             -46.734 BRG:brg3\|baud_clk  " "   -1.764             -46.734 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721             -45.525 BRG:brg1\|baud_clk  " "   -1.721             -45.525 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240189893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 BRG:brg1\|baud_clk  " "    0.324               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 BRG:brg4\|baud_clk  " "    0.402               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 BRG:brg3\|baud_clk  " "    0.460               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 BRG:brg2\|baud_clk  " "    0.506               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240189916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -356.293 T80s:cpu1\|IORQ_n  " "   -1.000            -356.293 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -353.000 cpuClock  " "   -1.000            -353.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 BRG:brg1\|baud_clk  " "   -1.000             -53.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 BRG:brg2\|baud_clk  " "   -1.000             -53.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 BRG:brg3\|baud_clk  " "   -1.000             -53.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 BRG:brg4\|baud_clk  " "   -1.000             -53.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616240189936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616240189936 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240190607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240190607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240190607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240190607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240190607 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616240190607 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616240190607 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616240191172 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616240191175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 118 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616240191502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 07:36:31 2021 " "Processing ended: Sat Mar 20 07:36:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616240191502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616240191502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616240191502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616240191502 ""}
