Classic Timing Analyzer report for COADEXP5
Fri Nov 24 15:37:28 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'EN'
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                               ; To                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.043 ns                                       ; da1                                                                                                                ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 19.390 ns                                      ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do0                                                                                                               ; EN         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.713 ns                                      ; ad2                                                                                                                ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; --         ; EN       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'EN'            ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0 ; EN         ; EN       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                    ;                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; EN              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'EN'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                              ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0  ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0  ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0  ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0  ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0 ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0 ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0 ; EN         ; EN       ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                              ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a1~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a2~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3 ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                      ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                                 ; To Clock ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.043 ns   ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; CLK      ;
; N/A   ; None         ; 3.892 ns   ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; CLK      ;
; N/A   ; None         ; 3.785 ns   ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; CLK      ;
; N/A   ; None         ; 3.780 ns   ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; CLK      ;
; N/A   ; None         ; 3.770 ns   ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 3.673 ns   ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; CLK      ;
; N/A   ; None         ; 3.671 ns   ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 3.501 ns   ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 3.425 ns   ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A   ; None         ; 3.425 ns   ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; CLK      ;
; N/A   ; None         ; 3.423 ns   ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; CLK      ;
; N/A   ; None         ; 3.421 ns   ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 3.403 ns   ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; CLK      ;
; N/A   ; None         ; 3.385 ns   ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; CLK      ;
; N/A   ; None         ; 3.376 ns   ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; CLK      ;
; N/A   ; None         ; 3.329 ns   ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 3.164 ns   ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; CLK      ;
; N/A   ; None         ; 3.098 ns   ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A   ; None         ; 3.043 ns   ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK      ;
; N/A   ; None         ; 3.039 ns   ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; CLK      ;
; N/A   ; None         ; 3.035 ns   ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 3.018 ns   ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK      ;
; N/A   ; None         ; 2.745 ns   ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; EN       ;
; N/A   ; None         ; 2.722 ns   ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A   ; None         ; 2.706 ns   ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; CLK      ;
; N/A   ; None         ; 2.594 ns   ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; EN       ;
; N/A   ; None         ; 2.487 ns   ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; EN       ;
; N/A   ; None         ; 2.482 ns   ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; EN       ;
; N/A   ; None         ; 2.464 ns   ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; EN       ;
; N/A   ; None         ; 2.375 ns   ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; EN       ;
; N/A   ; None         ; 2.365 ns   ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; EN       ;
; N/A   ; None         ; 2.350 ns   ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 2.348 ns   ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 2.344 ns   ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 2.337 ns   ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; CLK      ;
; N/A   ; None         ; 2.331 ns   ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; CLK      ;
; N/A   ; None         ; 2.324 ns   ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; CLK      ;
; N/A   ; None         ; 2.195 ns   ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; EN       ;
; N/A   ; None         ; 2.127 ns   ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; EN       ;
; N/A   ; None         ; 2.125 ns   ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; EN       ;
; N/A   ; None         ; 2.119 ns   ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; EN       ;
; N/A   ; None         ; 2.115 ns   ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; EN       ;
; N/A   ; None         ; 2.105 ns   ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; EN       ;
; N/A   ; None         ; 2.087 ns   ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; EN       ;
; N/A   ; None         ; 2.078 ns   ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; EN       ;
; N/A   ; None         ; 2.023 ns   ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; EN       ;
; N/A   ; None         ; 1.858 ns   ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; EN       ;
; N/A   ; None         ; 1.800 ns   ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; EN       ;
; N/A   ; None         ; 1.737 ns   ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; EN       ;
; N/A   ; None         ; 1.733 ns   ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; EN       ;
; N/A   ; None         ; 1.729 ns   ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; EN       ;
; N/A   ; None         ; 1.712 ns   ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; EN       ;
; N/A   ; None         ; 1.416 ns   ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; EN       ;
; N/A   ; None         ; 1.408 ns   ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; EN       ;
; N/A   ; None         ; 1.044 ns   ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; EN       ;
; N/A   ; None         ; 1.042 ns   ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; EN       ;
; N/A   ; None         ; 1.039 ns   ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; EN       ;
; N/A   ; None         ; 1.038 ns   ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; EN       ;
; N/A   ; None         ; 1.033 ns   ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; EN       ;
; N/A   ; None         ; 1.026 ns   ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; EN       ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                       ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                               ; To  ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------+-----+------------+
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do0 ; EN         ;
; N/A   ; None         ; 19.390 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do0 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do3 ; EN         ;
; N/A   ; None         ; 19.141 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do3 ; EN         ;
; N/A   ; None         ; 19.126 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do3 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do0 ; EN         ;
; N/A   ; None         ; 19.071 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do0 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do2 ; EN         ;
; N/A   ; None         ; 18.721 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do2 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do1 ; EN         ;
; N/A   ; None         ; 18.669 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do1 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do2 ; EN         ;
; N/A   ; None         ; 18.194 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do2 ; EN         ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do0 ; CLK        ;
; N/A   ; None         ; 18.084 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do0 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do3 ; CLK        ;
; N/A   ; None         ; 17.843 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do3 ; CLK        ;
; N/A   ; None         ; 17.820 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do3 ; CLK        ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do1 ; EN         ;
; N/A   ; None         ; 17.804 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do1 ; EN         ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do0 ; CLK        ;
; N/A   ; None         ; 17.773 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do0 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do2 ; CLK        ;
; N/A   ; None         ; 17.423 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do2 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; do1 ; CLK        ;
; N/A   ; None         ; 17.371 ns  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; do1 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do2 ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do2 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; do1 ; CLK        ;
; N/A   ; None         ; 16.498 ns  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; do1 ; CLK        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------+-----+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                             ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                                 ; To Clock ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.713 ns ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; EN       ;
; N/A           ; None        ; -0.720 ns ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; EN       ;
; N/A           ; None        ; -0.725 ns ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; EN       ;
; N/A           ; None        ; -0.726 ns ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; EN       ;
; N/A           ; None        ; -0.729 ns ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; EN       ;
; N/A           ; None        ; -0.731 ns ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; EN       ;
; N/A           ; None        ; -1.095 ns ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; EN       ;
; N/A           ; None        ; -1.103 ns ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; EN       ;
; N/A           ; None        ; -1.399 ns ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; EN       ;
; N/A           ; None        ; -1.416 ns ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; EN       ;
; N/A           ; None        ; -1.420 ns ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; EN       ;
; N/A           ; None        ; -1.424 ns ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; EN       ;
; N/A           ; None        ; -1.487 ns ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; EN       ;
; N/A           ; None        ; -1.545 ns ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; EN       ;
; N/A           ; None        ; -1.710 ns ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; EN       ;
; N/A           ; None        ; -1.765 ns ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; EN       ;
; N/A           ; None        ; -1.774 ns ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; EN       ;
; N/A           ; None        ; -1.792 ns ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; EN       ;
; N/A           ; None        ; -1.802 ns ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; EN       ;
; N/A           ; None        ; -1.806 ns ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; EN       ;
; N/A           ; None        ; -1.812 ns ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; EN       ;
; N/A           ; None        ; -1.814 ns ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; EN       ;
; N/A           ; None        ; -1.882 ns ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; EN       ;
; N/A           ; None        ; -2.011 ns ; ad2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2  ; CLK      ;
; N/A           ; None        ; -2.018 ns ; ad3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3  ; CLK      ;
; N/A           ; None        ; -2.024 ns ; ad4  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4  ; CLK      ;
; N/A           ; None        ; -2.031 ns ; ad3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -2.035 ns ; ad2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -2.037 ns ; ad4  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -2.052 ns ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; EN       ;
; N/A           ; None        ; -2.062 ns ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; EN       ;
; N/A           ; None        ; -2.151 ns ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; EN       ;
; N/A           ; None        ; -2.169 ns ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; EN       ;
; N/A           ; None        ; -2.174 ns ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; EN       ;
; N/A           ; None        ; -2.281 ns ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; EN       ;
; N/A           ; None        ; -2.393 ns ; ad5  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5  ; CLK      ;
; N/A           ; None        ; -2.409 ns ; ad5  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A           ; None        ; -2.432 ns ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; EN       ;
; N/A           ; None        ; -2.705 ns ; ad7  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK      ;
; N/A           ; None        ; -2.722 ns ; da0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -2.726 ns ; ad8  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8 ; CLK      ;
; N/A           ; None        ; -2.730 ns ; ad6  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK      ;
; N/A           ; None        ; -2.785 ns ; IO   ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A           ; None        ; -2.851 ns ; ad9  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 ; CLK      ;
; N/A           ; None        ; -3.016 ns ; da3  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -3.063 ns ; ad0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0  ; CLK      ;
; N/A           ; None        ; -3.072 ns ; ad7  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg7  ; CLK      ;
; N/A           ; None        ; -3.090 ns ; ad6  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg6  ; CLK      ;
; N/A           ; None        ; -3.108 ns ; ad1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -3.110 ns ; ad8  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg8  ; CLK      ;
; N/A           ; None        ; -3.112 ns ; ad0  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; -3.112 ns ; da0  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0   ; CLK      ;
; N/A           ; None        ; -3.188 ns ; IO   ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -3.358 ns ; da1  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -3.360 ns ; da3  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg3   ; CLK      ;
; N/A           ; None        ; -3.457 ns ; da2  ; 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -3.467 ns ; da2  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg2   ; CLK      ;
; N/A           ; None        ; -3.472 ns ; ad1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg1  ; CLK      ;
; N/A           ; None        ; -3.579 ns ; ad9  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9  ; CLK      ;
; N/A           ; None        ; -3.730 ns ; da1  ; 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1   ; CLK      ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Nov 24 15:37:28 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "EN" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "2114:inst1|inst2" as buffer
    Info: Detected gated clock "2114:inst|inst2" as buffer
Info: Clock "EN" Internal fmax is restricted to 163.03 MHz between source memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "EN" to destination memory is 6.064 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'
                Info: 2: + IC(2.146 ns) + CELL(0.370 ns) = 3.656 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.393 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.856 ns) + CELL(0.815 ns) = 6.064 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 2.325 ns ( 38.34 % )
                Info: Total interconnect delay = 3.739 ns ( 61.66 % )
            Info: - Longest clock path from clock "EN" to source memory is 6.083 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'
                Info: 2: + IC(2.146 ns) + CELL(0.370 ns) = 3.656 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.393 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.856 ns) + CELL(0.834 ns) = 6.083 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 2.344 ns ( 38.53 % )
                Info: Total interconnect delay = 3.739 ns ( 61.47 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: Clock "CLK" Internal fmax is restricted to 163.03 MHz between source memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "CLK" to destination memory is 4.766 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'
                Info: 2: + IC(0.584 ns) + CELL(0.624 ns) = 2.358 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 3.095 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.856 ns) + CELL(0.815 ns) = 4.766 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 2.589 ns ( 54.32 % )
                Info: Total interconnect delay = 2.177 ns ( 45.68 % )
            Info: - Longest clock path from clock "CLK" to source memory is 4.785 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'
                Info: 2: + IC(0.584 ns) + CELL(0.624 ns) = 2.358 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst|inst2'
                Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 3.095 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
                Info: 4: + IC(0.856 ns) + CELL(0.834 ns) = 4.785 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 2.608 ns ( 54.50 % )
                Info: Total interconnect delay = 2.177 ns ( 45.50 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1" (data pin = "da1", clock pin = "CLK") is 4.043 ns
    Info: + Longest pin to memory delay is 8.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 2; PIN Node = 'da1'
        Info: 2: + IC(7.670 ns) + CELL(0.128 ns) = 8.782 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.112 ns ( 12.66 % )
        Info: Total interconnect delay = 7.670 ns ( 87.34 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 4.785 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(0.584 ns) + CELL(0.624 ns) = 2.358 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst|inst2'
        Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 3.095 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
        Info: 4: + IC(0.856 ns) + CELL(0.834 ns) = 4.785 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 2.608 ns ( 54.50 % )
        Info: Total interconnect delay = 2.177 ns ( 45.50 % )
Info: tco from clock "EN" to destination pin "do0" through memory "2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg" is 19.390 ns
    Info: + Longest clock path from clock "EN" to source memory is 6.088 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'
        Info: 2: + IC(2.150 ns) + CELL(0.370 ns) = 3.660 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = '2114:inst1|inst2'
        Info: 3: + IC(0.738 ns) + CELL(0.000 ns) = 4.398 ns; Loc. = CLKCTRL_G7; Fanout = 19; COMB Node = '2114:inst1|inst2~clkctrl'
        Info: 4: + IC(0.855 ns) + CELL(0.835 ns) = 6.088 ns; Loc. = M4K_X11_Y3; Fanout = 4; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 2.345 ns ( 38.52 % )
        Info: Total interconnect delay = 3.743 ns ( 61.48 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 13.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 4; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[0]'
        Info: 3: + IC(4.163 ns) + CELL(0.651 ns) = 8.575 ns; Loc. = LCCOMB_X28_Y18_N0; Fanout = 1; COMB Node = 'inst3'
        Info: 4: + IC(1.181 ns) + CELL(3.286 ns) = 13.042 ns; Loc. = PIN_162; Fanout = 0; PIN Node = 'do0'
        Info: Total cell delay = 7.698 ns ( 59.02 % )
        Info: Total interconnect delay = 5.344 ns ( 40.98 % )
Info: th for memory "2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "ad2", clock pin = "EN") is -0.713 ns
    Info: + Longest clock path from clock "EN" to destination memory is 6.084 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'EN'
        Info: 2: + IC(2.146 ns) + CELL(0.370 ns) = 3.656 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = '2114:inst|inst2'
        Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.393 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst|inst2~clkctrl'
        Info: 4: + IC(0.856 ns) + CELL(0.835 ns) = 6.084 ns; Loc. = M4K_X11_Y2; Fanout = 4; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 2.345 ns ( 38.54 % )
        Info: Total interconnect delay = 3.739 ns ( 61.46 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 7.064 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 2; PIN Node = 'ad2'
        Info: 2: + IC(5.894 ns) + CELL(0.176 ns) = 7.064 ns; Loc. = M4K_X11_Y2; Fanout = 4; MEM Node = '2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.170 ns ( 16.56 % )
        Info: Total interconnect delay = 5.894 ns ( 83.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Fri Nov 24 15:37:28 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


