// Seed: 1137244993
module module_0 #(
    parameter id_13 = 32'd39,
    parameter id_14 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_9;
  wire  id_10;
  uwire id_11;
  assign id_11 = 1'b0 == id_11;
  wire id_12;
  defparam id_13.id_14 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_2) begin
    $display(1);
    id_6[1] <= 1;
  end
  module_0(
      id_5, id_5, id_7, id_3, id_7, id_4, id_2, id_5
  );
endmodule
