0.7
2020.2
Nov  8 2024
22:36:57
H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.srcs/sources_1/new/ReceiverTop.vhd,1738398952,vhdl,,,,receivertop,,,,,,,,
H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd,1738399228,vhdl,,,,transmittertop,,,,,,,,
H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1738347658,verilog,,,,fifo_generator_0,,,,,,,,
H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sim_1/new/UARTTopTB.vhd,1738399484,vhdl,,,,uarttoptb,,,,,,,,
H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sources_1/new/UARTTop.vhd,1738399165,vhdl,,,,uarttop,,,,,,,,
