INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:33:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.090ns (33.885%)  route 4.078ns (66.115%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2000, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X18Y160        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y160        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.413     1.175    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X16Y160        LUT4 (Prop_lut4_I0_O)        0.043     1.218 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.218    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X16Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.456 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.456    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X16Y161        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.564 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[2]
                         net (fo=5, routed)           0.323     1.887    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_5
    SLICE_X16Y164        LUT3 (Prop_lut3_I0_O)        0.126     2.013 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_6/O
                         net (fo=66, routed)          0.499     2.512    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_6
    SLICE_X16Y166        LUT6 (Prop_lut6_I5_O)        0.043     2.555 f  lsq1/handshake_lsq_lsq1_core/i__carry_i_9/O
                         net (fo=2, routed)           0.340     2.896    lsq1/handshake_lsq_lsq1_core/i__carry_i_9_n_0
    SLICE_X17Y166        LUT5 (Prop_lut5_I4_O)        0.043     2.939 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_20/O
                         net (fo=7, routed)           0.328     3.267    lsq1/handshake_lsq_lsq1_core/dataReg_reg[26]
    SLICE_X14Y165        LUT4 (Prop_lut4_I1_O)        0.043     3.310 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=7, routed)           0.102     3.411    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I0_O)        0.043     3.454 r  lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3/O
                         net (fo=59, routed)          0.392     3.846    lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3_n_0
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.043     3.889 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.286     4.176    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X13Y163        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.438 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.438    addf0/operator/ltOp_carry__0_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.487 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.487    addf0/operator/ltOp_carry__1_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.536 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.536    addf0/operator/ltOp_carry__2_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.663 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.190     4.853    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X13Y167        LUT6 (Prop_lut6_I5_O)        0.130     4.983 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.173     5.156    addf0/operator/p_1_in[0]
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277     5.433 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.372     5.804    addf0/operator/RightShifterComponent/O[1]
    SLICE_X13Y168        LUT4 (Prop_lut4_I0_O)        0.126     5.930 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.238     6.169    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X13Y169        LUT5 (Prop_lut5_I0_O)        0.043     6.212 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.111     6.322    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X13Y169        LUT3 (Prop_lut3_I1_O)        0.043     6.365 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.311     6.676    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X11Y169        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2000, unset)         0.483     6.683    addf0/operator/RightShifterComponent/clk
    SLICE_X11Y169        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X11Y169        FDRE (Setup_fdre_C_R)       -0.295     6.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 -0.324    




