P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  512 B
associativity 		4-way
n_set 			32
n_cache_line 	128
tag: 18, index: 5, offset: 9
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		232672
0.n_misses 		17329
0.hit_rate 		93.07
0.miss_rate 		6.93
0.n_upgrade_miss 	1338
0.n_bus_snoops 	17702
0.n_snoop_hits 	412
0.n_writebacks 	1711
Memory Traffic:
0.B_written_bus_to_cache 	8187392
0.B_written_cache_to_bus_wb 	876032
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	9063424
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		232297
1.n_misses 		17702
1.hit_rate 		92.92
1.miss_rate 		7.08
1.n_upgrade_miss 	1757
1.n_bus_snoops 	17329
1.n_snoop_hits 	542
1.n_writebacks 	2924
Memory Traffic:
1.B_written_bus_to_cache 	8163840
1.B_written_cache_to_bus_wb 	1497088
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	9660928
1.B_total_traffic_wt 	0
