#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 26 19:53:02 2021
# Process ID: 58152
# Current directory: C:/Users/Karloz/Desktop/exp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43692 C:\Users\Karloz\Desktop\exp\exp.xpr
# Log file: C:/Users/Karloz/Desktop/exp/vivado.log
# Journal file: C:/Users/Karloz/Desktop/exp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Karloz/Desktop/exp/exp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1271.000 ; gain = 149.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Karloz/Desktop/exp/exp.srcs/sources_1/new/exp.v:193]
INFO: [Synth 8-6157] synthesizing module 'add_sub' [C:/Users/Karloz/Desktop/exp/exp.srcs/sources_1/new/exp.v:55]
INFO: [Synth 8-6157] synthesizing module 'adder_4' [C:/Users/Karloz/Desktop/exp/exp.srcs/sources_1/new/exp.v:14]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Karloz/Desktop/exp/exp.srcs/sources_1/new/exp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/Karloz/Desktop/exp/exp.srcs/sources_1/new/exp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_4' (2#1) [C:/Users/Karloz/Desktop/exp/exp.srcs/sources_1/new/exp.v:14]
INFO: [Synth 8-6155] done synthesizing module 'add_sub' (3#1) [C:/Users/Karloz/Desktop/exp/exp.srcs/sources_1/new/exp.v:55]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (4) of module 'add_sub' [C:/Users/Karloz/Desktop/exp/exp.srcs/sources_1/new/exp.v:207]
INFO: [Synth 8-6155] done synthesizing module 'main' (4#1) [C:/Users/Karloz/Desktop/exp/exp.srcs/sources_1/new/exp.v:193]
WARNING: [Synth 8-3917] design main has port led_id[14] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[8] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[7] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[6] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[5] driven by constant 0
WARNING: [Synth 8-3917] design main has port led_id[4] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.605 ; gain = 187.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.605 ; gain = 187.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.605 ; gain = 187.617
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 11 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Karloz/Desktop/exp/exp.srcs/constrs_1/new/exp.xdc]
Finished Parsing XDC File [C:/Users/Karloz/Desktop/exp/exp.srcs/constrs_1/new/exp.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.543 ; gain = 406.555
13 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1528.543 ; gain = 632.688
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 26 20:21:51 2021...
