-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity chan_est_top_chan_est_top_Pipeline_weight_out is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weight_stream_TREADY : IN STD_LOGIC;
    w_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_re_ce0 : OUT STD_LOGIC;
    w_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w_re_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_re_1_ce0 : OUT STD_LOGIC;
    w_re_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w_re_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_re_2_ce0 : OUT STD_LOGIC;
    w_re_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w_re_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_re_3_ce0 : OUT STD_LOGIC;
    w_re_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_im_ce0 : OUT STD_LOGIC;
    w_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w_im_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_im_1_ce0 : OUT STD_LOGIC;
    w_im_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w_im_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_im_2_ce0 : OUT STD_LOGIC;
    w_im_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w_im_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_im_3_ce0 : OUT STD_LOGIC;
    w_im_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    weight_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight_stream_TVALID : OUT STD_LOGIC;
    weight_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    weight_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    weight_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of chan_est_top_chan_est_top_Pipeline_weight_out is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv13_FFF : STD_LOGIC_VECTOR (12 downto 0) := "0111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln283_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal weight_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_355 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_last_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_last_reg_381 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_last_reg_381_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln289_2_fu_281_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln289_2_reg_386 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln290_2_fu_302_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln290_2_reg_391 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln289_fu_228_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_78 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal idx_2_fu_218_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_idx_1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal w_re_ce0_local : STD_LOGIC;
    signal w_re_1_ce0_local : STD_LOGIC;
    signal w_re_2_ce0_local : STD_LOGIC;
    signal w_re_3_ce0_local : STD_LOGIC;
    signal w_im_ce0_local : STD_LOGIC;
    signal w_im_1_ce0_local : STD_LOGIC;
    signal w_im_2_ce0_local : STD_LOGIC;
    signal w_im_3_ce0_local : STD_LOGIC;
    signal k_fu_224_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln289_1_fu_274_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln289_fu_267_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln290_1_fu_295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln290_fu_288_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component chan_est_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component chan_est_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln283_fu_212_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_78 <= idx_2_fu_218_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_78 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                select_ln289_2_reg_386 <= select_ln289_2_fu_281_p3;
                select_ln290_2_reg_391 <= select_ln290_2_fu_302_p3;
                tmp_1_reg_355 <= ap_sig_allocacmp_idx_1(11 downto 11);
                tmp_reg_347 <= ap_sig_allocacmp_idx_1(10 downto 10);
                w_last_reg_381 <= w_last_fu_256_p2;
                w_last_reg_381_pp0_iter1_reg <= w_last_reg_381;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage0_iter2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, weight_stream_TREADY, ap_block_state3_pp0_stage0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((weight_stream_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, weight_stream_TREADY, ap_block_state3_pp0_stage0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((weight_stream_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(weight_stream_TREADY)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (weight_stream_TREADY = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln283_fu_212_p2)
    begin
        if (((icmp_ln283_fu_212_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_idx_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_78, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_idx_1 <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_idx_1 <= idx_fu_78;
        end if; 
    end process;

    icmp_ln283_fu_212_p2 <= "1" when (ap_sig_allocacmp_idx_1 = ap_const_lv13_1000) else "0";
    idx_2_fu_218_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_idx_1) + unsigned(ap_const_lv13_1));
    k_fu_224_p1 <= ap_sig_allocacmp_idx_1(10 - 1 downto 0);
    select_ln289_1_fu_274_p3 <= 
        w_re_3_q0 when (tmp_reg_347(0) = '1') else 
        w_re_2_q0;
    select_ln289_2_fu_281_p3 <= 
        select_ln289_1_fu_274_p3 when (tmp_1_reg_355(0) = '1') else 
        select_ln289_fu_267_p3;
    select_ln289_fu_267_p3 <= 
        w_re_1_q0 when (tmp_reg_347(0) = '1') else 
        w_re_q0;
    select_ln290_1_fu_295_p3 <= 
        w_im_3_q0 when (tmp_reg_347(0) = '1') else 
        w_im_2_q0;
    select_ln290_2_fu_302_p3 <= 
        select_ln290_1_fu_295_p3 when (tmp_1_reg_355(0) = '1') else 
        select_ln290_fu_288_p3;
    select_ln290_fu_288_p3 <= 
        w_im_1_q0 when (tmp_reg_347(0) = '1') else 
        w_im_q0;
    w_im_1_address0 <= zext_ln289_fu_228_p1(10 - 1 downto 0);
    w_im_1_ce0 <= w_im_1_ce0_local;

    w_im_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w_im_1_ce0_local <= ap_const_logic_1;
        else 
            w_im_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_2_address0 <= zext_ln289_fu_228_p1(10 - 1 downto 0);
    w_im_2_ce0 <= w_im_2_ce0_local;

    w_im_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w_im_2_ce0_local <= ap_const_logic_1;
        else 
            w_im_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_3_address0 <= zext_ln289_fu_228_p1(10 - 1 downto 0);
    w_im_3_ce0 <= w_im_3_ce0_local;

    w_im_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w_im_3_ce0_local <= ap_const_logic_1;
        else 
            w_im_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_address0 <= zext_ln289_fu_228_p1(10 - 1 downto 0);
    w_im_ce0 <= w_im_ce0_local;

    w_im_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w_im_ce0_local <= ap_const_logic_1;
        else 
            w_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_last_fu_256_p2 <= "1" when (ap_sig_allocacmp_idx_1 = ap_const_lv13_FFF) else "0";
    w_re_1_address0 <= zext_ln289_fu_228_p1(10 - 1 downto 0);
    w_re_1_ce0 <= w_re_1_ce0_local;

    w_re_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w_re_1_ce0_local <= ap_const_logic_1;
        else 
            w_re_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_2_address0 <= zext_ln289_fu_228_p1(10 - 1 downto 0);
    w_re_2_ce0 <= w_re_2_ce0_local;

    w_re_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w_re_2_ce0_local <= ap_const_logic_1;
        else 
            w_re_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_3_address0 <= zext_ln289_fu_228_p1(10 - 1 downto 0);
    w_re_3_ce0 <= w_re_3_ce0_local;

    w_re_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w_re_3_ce0_local <= ap_const_logic_1;
        else 
            w_re_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_address0 <= zext_ln289_fu_228_p1(10 - 1 downto 0);
    w_re_ce0 <= w_re_ce0_local;

    w_re_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w_re_ce0_local <= ap_const_logic_1;
        else 
            w_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    weight_stream_TDATA <= (select_ln290_2_reg_391 & select_ln289_2_reg_386);

    weight_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, weight_stream_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            weight_stream_TDATA_blk_n <= weight_stream_TREADY;
        else 
            weight_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    weight_stream_TKEEP <= ap_const_lv4_F;
    weight_stream_TLAST <= w_last_reg_381_pp0_iter1_reg;
    weight_stream_TSTRB <= "XXXX";

    weight_stream_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            weight_stream_TVALID <= ap_const_logic_1;
        else 
            weight_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln289_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_fu_224_p1),64));
end behav;
