
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsck.cramfs_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401848 <.init>:
  401848:	stp	x29, x30, [sp, #-16]!
  40184c:	mov	x29, sp
  401850:	bl	402774 <ferror@plt+0xa54>
  401854:	ldp	x29, x30, [sp], #16
  401858:	ret

Disassembly of section .plt:

0000000000401860 <memcpy@plt-0x20>:
  401860:	stp	x16, x30, [sp, #-16]!
  401864:	adrp	x16, 416000 <ferror@plt+0x142e0>
  401868:	ldr	x17, [x16, #4088]
  40186c:	add	x16, x16, #0xff8
  401870:	br	x17
  401874:	nop
  401878:	nop
  40187c:	nop

0000000000401880 <memcpy@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401884:	ldr	x17, [x16]
  401888:	add	x16, x16, #0x0
  40188c:	br	x17

0000000000401890 <memmove@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401894:	ldr	x17, [x16, #8]
  401898:	add	x16, x16, #0x8
  40189c:	br	x17

00000000004018a0 <_exit@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018a4:	ldr	x17, [x16, #16]
  4018a8:	add	x16, x16, #0x10
  4018ac:	br	x17

00000000004018b0 <strtoul@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018b4:	ldr	x17, [x16, #24]
  4018b8:	add	x16, x16, #0x18
  4018bc:	br	x17

00000000004018c0 <strlen@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018c4:	ldr	x17, [x16, #32]
  4018c8:	add	x16, x16, #0x20
  4018cc:	br	x17

00000000004018d0 <fputs@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018d4:	ldr	x17, [x16, #40]
  4018d8:	add	x16, x16, #0x28
  4018dc:	br	x17

00000000004018e0 <exit@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018e4:	ldr	x17, [x16, #48]
  4018e8:	add	x16, x16, #0x30
  4018ec:	br	x17

00000000004018f0 <dup@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4018f4:	ldr	x17, [x16, #56]
  4018f8:	add	x16, x16, #0x38
  4018fc:	br	x17

0000000000401900 <strtoimax@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401904:	ldr	x17, [x16, #64]
  401908:	add	x16, x16, #0x40
  40190c:	br	x17

0000000000401910 <strtod@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401914:	ldr	x17, [x16, #72]
  401918:	add	x16, x16, #0x48
  40191c:	br	x17

0000000000401920 <geteuid@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401924:	ldr	x17, [x16, #80]
  401928:	add	x16, x16, #0x50
  40192c:	br	x17

0000000000401930 <inflate@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401934:	ldr	x17, [x16, #88]
  401938:	add	x16, x16, #0x58
  40193c:	br	x17

0000000000401940 <__xmknod@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401944:	ldr	x17, [x16, #96]
  401948:	add	x16, x16, #0x60
  40194c:	br	x17

0000000000401950 <__cxa_atexit@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401954:	ldr	x17, [x16, #104]
  401958:	add	x16, x16, #0x68
  40195c:	br	x17

0000000000401960 <fputc@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401964:	ldr	x17, [x16, #112]
  401968:	add	x16, x16, #0x70
  40196c:	br	x17

0000000000401970 <crc32@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401974:	ldr	x17, [x16, #120]
  401978:	add	x16, x16, #0x78
  40197c:	br	x17

0000000000401980 <lseek@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401984:	ldr	x17, [x16, #128]
  401988:	add	x16, x16, #0x80
  40198c:	br	x17

0000000000401990 <snprintf@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401994:	ldr	x17, [x16, #136]
  401998:	add	x16, x16, #0x88
  40199c:	br	x17

00000000004019a0 <localeconv@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019a4:	ldr	x17, [x16, #144]
  4019a8:	add	x16, x16, #0x90
  4019ac:	br	x17

00000000004019b0 <fileno@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019b4:	ldr	x17, [x16, #152]
  4019b8:	add	x16, x16, #0x98
  4019bc:	br	x17

00000000004019c0 <fsync@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019c4:	ldr	x17, [x16, #160]
  4019c8:	add	x16, x16, #0xa0
  4019cc:	br	x17

00000000004019d0 <malloc@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019d4:	ldr	x17, [x16, #168]
  4019d8:	add	x16, x16, #0xa8
  4019dc:	br	x17

00000000004019e0 <zError@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019e4:	ldr	x17, [x16, #176]
  4019e8:	add	x16, x16, #0xb0
  4019ec:	br	x17

00000000004019f0 <chmod@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  4019f4:	ldr	x17, [x16, #184]
  4019f8:	add	x16, x16, #0xb8
  4019fc:	br	x17

0000000000401a00 <open@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a04:	ldr	x17, [x16, #192]
  401a08:	add	x16, x16, #0xc0
  401a0c:	br	x17

0000000000401a10 <strncmp@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a14:	ldr	x17, [x16, #200]
  401a18:	add	x16, x16, #0xc8
  401a1c:	br	x17

0000000000401a20 <bindtextdomain@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a24:	ldr	x17, [x16, #208]
  401a28:	add	x16, x16, #0xd0
  401a2c:	br	x17

0000000000401a30 <__libc_start_main@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a34:	ldr	x17, [x16, #216]
  401a38:	add	x16, x16, #0xd8
  401a3c:	br	x17

0000000000401a40 <fgetc@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a44:	ldr	x17, [x16, #224]
  401a48:	add	x16, x16, #0xe0
  401a4c:	br	x17

0000000000401a50 <memset@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a54:	ldr	x17, [x16, #232]
  401a58:	add	x16, x16, #0xe8
  401a5c:	br	x17

0000000000401a60 <getpagesize@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a64:	ldr	x17, [x16, #240]
  401a68:	add	x16, x16, #0xf0
  401a6c:	br	x17

0000000000401a70 <strdup@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a74:	ldr	x17, [x16, #248]
  401a78:	add	x16, x16, #0xf8
  401a7c:	br	x17

0000000000401a80 <close@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a84:	ldr	x17, [x16, #256]
  401a88:	add	x16, x16, #0x100
  401a8c:	br	x17

0000000000401a90 <__gmon_start__@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401a94:	ldr	x17, [x16, #264]
  401a98:	add	x16, x16, #0x108
  401a9c:	br	x17

0000000000401aa0 <write@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401aa4:	ldr	x17, [x16, #272]
  401aa8:	add	x16, x16, #0x110
  401aac:	br	x17

0000000000401ab0 <strtoumax@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ab4:	ldr	x17, [x16, #280]
  401ab8:	add	x16, x16, #0x118
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ac4:	ldr	x17, [x16, #288]
  401ac8:	add	x16, x16, #0x120
  401acc:	br	x17

0000000000401ad0 <inflateEnd@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ad4:	ldr	x17, [x16, #296]
  401ad8:	add	x16, x16, #0x128
  401adc:	br	x17

0000000000401ae0 <gnu_dev_major@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ae4:	ldr	x17, [x16, #304]
  401ae8:	add	x16, x16, #0x130
  401aec:	br	x17

0000000000401af0 <textdomain@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401af4:	ldr	x17, [x16, #312]
  401af8:	add	x16, x16, #0x138
  401afc:	br	x17

0000000000401b00 <getopt_long@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b04:	ldr	x17, [x16, #320]
  401b08:	add	x16, x16, #0x140
  401b0c:	br	x17

0000000000401b10 <strcmp@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b14:	ldr	x17, [x16, #328]
  401b18:	add	x16, x16, #0x148
  401b1c:	br	x17

0000000000401b20 <warn@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b24:	ldr	x17, [x16, #336]
  401b28:	add	x16, x16, #0x150
  401b2c:	br	x17

0000000000401b30 <__ctype_b_loc@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b34:	ldr	x17, [x16, #344]
  401b38:	add	x16, x16, #0x158
  401b3c:	br	x17

0000000000401b40 <mmap@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b44:	ldr	x17, [x16, #352]
  401b48:	add	x16, x16, #0x160
  401b4c:	br	x17

0000000000401b50 <lchown@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b54:	ldr	x17, [x16, #360]
  401b58:	add	x16, x16, #0x168
  401b5c:	br	x17

0000000000401b60 <strtol@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b64:	ldr	x17, [x16, #368]
  401b68:	add	x16, x16, #0x170
  401b6c:	br	x17

0000000000401b70 <free@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b74:	ldr	x17, [x16, #376]
  401b78:	add	x16, x16, #0x178
  401b7c:	br	x17

0000000000401b80 <symlink@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b84:	ldr	x17, [x16, #384]
  401b88:	add	x16, x16, #0x180
  401b8c:	br	x17

0000000000401b90 <vasprintf@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401b94:	ldr	x17, [x16, #392]
  401b98:	add	x16, x16, #0x188
  401b9c:	br	x17

0000000000401ba0 <strndup@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ba4:	ldr	x17, [x16, #400]
  401ba8:	add	x16, x16, #0x190
  401bac:	br	x17

0000000000401bb0 <strspn@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401bb4:	ldr	x17, [x16, #408]
  401bb8:	add	x16, x16, #0x198
  401bbc:	br	x17

0000000000401bc0 <strchr@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401bc4:	ldr	x17, [x16, #416]
  401bc8:	add	x16, x16, #0x1a0
  401bcc:	br	x17

0000000000401bd0 <inflateInit_@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401bd4:	ldr	x17, [x16, #424]
  401bd8:	add	x16, x16, #0x1a8
  401bdc:	br	x17

0000000000401be0 <munmap@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401be4:	ldr	x17, [x16, #432]
  401be8:	add	x16, x16, #0x1b0
  401bec:	br	x17

0000000000401bf0 <fflush@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401bf4:	ldr	x17, [x16, #440]
  401bf8:	add	x16, x16, #0x1b8
  401bfc:	br	x17

0000000000401c00 <gnu_dev_minor@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c04:	ldr	x17, [x16, #448]
  401c08:	add	x16, x16, #0x1c0
  401c0c:	br	x17

0000000000401c10 <warnx@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c14:	ldr	x17, [x16, #456]
  401c18:	add	x16, x16, #0x1c8
  401c1c:	br	x17

0000000000401c20 <read@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c24:	ldr	x17, [x16, #464]
  401c28:	add	x16, x16, #0x1d0
  401c2c:	br	x17

0000000000401c30 <utimes@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c34:	ldr	x17, [x16, #472]
  401c38:	add	x16, x16, #0x1d8
  401c3c:	br	x17

0000000000401c40 <__fxstat@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c44:	ldr	x17, [x16, #480]
  401c48:	add	x16, x16, #0x1e0
  401c4c:	br	x17

0000000000401c50 <dcgettext@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c54:	ldr	x17, [x16, #488]
  401c58:	add	x16, x16, #0x1e8
  401c5c:	br	x17

0000000000401c60 <inflateReset@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c64:	ldr	x17, [x16, #496]
  401c68:	add	x16, x16, #0x1f0
  401c6c:	br	x17

0000000000401c70 <errx@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c74:	ldr	x17, [x16, #504]
  401c78:	add	x16, x16, #0x1f8
  401c7c:	br	x17

0000000000401c80 <umask@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c84:	ldr	x17, [x16, #512]
  401c88:	add	x16, x16, #0x200
  401c8c:	br	x17

0000000000401c90 <strcspn@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401c94:	ldr	x17, [x16, #520]
  401c98:	add	x16, x16, #0x208
  401c9c:	br	x17

0000000000401ca0 <printf@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ca4:	ldr	x17, [x16, #528]
  401ca8:	add	x16, x16, #0x210
  401cac:	br	x17

0000000000401cb0 <__errno_location@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401cb4:	ldr	x17, [x16, #536]
  401cb8:	add	x16, x16, #0x218
  401cbc:	br	x17

0000000000401cc0 <__xstat@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401cc4:	ldr	x17, [x16, #544]
  401cc8:	add	x16, x16, #0x220
  401ccc:	br	x17

0000000000401cd0 <mkdir@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401cd4:	ldr	x17, [x16, #552]
  401cd8:	add	x16, x16, #0x228
  401cdc:	br	x17

0000000000401ce0 <fprintf@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401ce4:	ldr	x17, [x16, #560]
  401ce8:	add	x16, x16, #0x230
  401cec:	br	x17

0000000000401cf0 <err@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401cf4:	ldr	x17, [x16, #568]
  401cf8:	add	x16, x16, #0x238
  401cfc:	br	x17

0000000000401d00 <ioctl@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401d04:	ldr	x17, [x16, #576]
  401d08:	add	x16, x16, #0x240
  401d0c:	br	x17

0000000000401d10 <setlocale@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401d14:	ldr	x17, [x16, #584]
  401d18:	add	x16, x16, #0x248
  401d1c:	br	x17

0000000000401d20 <ferror@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x152e0>
  401d24:	ldr	x17, [x16, #592]
  401d28:	add	x16, x16, #0x250
  401d2c:	br	x17

Disassembly of section .text:

0000000000401d30 <.text>:
  401d30:	stp	x29, x30, [sp, #-224]!
  401d34:	mov	x29, sp
  401d38:	stp	x19, x20, [sp, #16]
  401d3c:	adrp	x20, 405000 <ferror@plt+0x32e0>
  401d40:	add	x20, x20, #0x5df
  401d44:	mov	w19, w0
  401d48:	mov	w0, #0x5                   	// #5
  401d4c:	stp	x21, x22, [sp, #32]
  401d50:	mov	x21, x1
  401d54:	mov	x1, x20
  401d58:	stp	x23, x24, [sp, #48]
  401d5c:	adrp	x22, 405000 <ferror@plt+0x32e0>
  401d60:	adrp	x23, 405000 <ferror@plt+0x32e0>
  401d64:	stp	x25, x26, [sp, #64]
  401d68:	bl	401d10 <setlocale@plt>
  401d6c:	mov	x1, x20
  401d70:	mov	w0, #0x0                   	// #0
  401d74:	bl	401d10 <setlocale@plt>
  401d78:	adrp	x20, 405000 <ferror@plt+0x32e0>
  401d7c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401d80:	add	x20, x20, #0x71e
  401d84:	add	x1, x1, #0x70c
  401d88:	mov	x0, x20
  401d8c:	bl	401a20 <bindtextdomain@plt>
  401d90:	mov	x0, x20
  401d94:	add	x23, x23, #0xc30
  401d98:	adrp	x20, 417000 <ferror@plt+0x152e0>
  401d9c:	add	x22, x22, #0x98d
  401da0:	add	x20, x20, #0x2c0
  401da4:	bl	401af0 <textdomain@plt>
  401da8:	mov	w24, #0x1                   	// #1
  401dac:	adrp	x0, 402000 <ferror@plt+0x2e0>
  401db0:	add	x0, x0, #0x8bc
  401db4:	bl	405350 <ferror@plt+0x3630>
  401db8:	mov	w0, #0x10                  	// #16
  401dbc:	bl	403d40 <ferror@plt+0x2020>
  401dc0:	mov	x3, x23
  401dc4:	mov	x2, x22
  401dc8:	mov	x1, x21
  401dcc:	mov	w0, w19
  401dd0:	mov	x4, #0x0                   	// #0
  401dd4:	bl	401b00 <getopt_long@plt>
  401dd8:	cmn	w0, #0x1
  401ddc:	b.ne	401e10 <ferror@plt+0xf0>  // b.any
  401de0:	adrp	x0, 417000 <ferror@plt+0x152e0>
  401de4:	ldr	w0, [x0, #672]
  401de8:	sub	w19, w19, w0
  401dec:	cmp	w19, #0x1
  401df0:	b.eq	4020b0 <ferror@plt+0x390>  // b.none
  401df4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401df8:	add	x1, x1, #0x995
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	mov	x0, #0x0                   	// #0
  401e04:	bl	401c50 <dcgettext@plt>
  401e08:	bl	401c10 <warnx@plt>
  401e0c:	b	401e34 <ferror@plt+0x114>
  401e10:	cmp	w0, #0x68
  401e14:	b.eq	401e94 <ferror@plt+0x174>  // b.none
  401e18:	b.gt	401e6c <ferror@plt+0x14c>
  401e1c:	cmp	w0, #0x61
  401e20:	b.eq	401dc0 <ferror@plt+0xa0>  // b.none
  401e24:	cmp	w0, #0x62
  401e28:	b.eq	40207c <ferror@plt+0x35c>  // b.none
  401e2c:	cmp	w0, #0x56
  401e30:	b.eq	402030 <ferror@plt+0x310>  // b.none
  401e34:	adrp	x0, 417000 <ferror@plt+0x152e0>
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401e40:	add	x1, x1, #0x966
  401e44:	ldr	x19, [x0, #656]
  401e48:	mov	x0, #0x0                   	// #0
  401e4c:	bl	401c50 <dcgettext@plt>
  401e50:	adrp	x1, 417000 <ferror@plt+0x152e0>
  401e54:	ldr	x2, [x1, #688]
  401e58:	mov	x1, x0
  401e5c:	mov	x0, x19
  401e60:	bl	401ce0 <fprintf@plt>
  401e64:	mov	w0, #0x10                  	// #16
  401e68:	b	40205c <ferror@plt+0x33c>
  401e6c:	cmp	w0, #0x78
  401e70:	b.eq	402060 <ferror@plt+0x340>  // b.none
  401e74:	cmp	w0, #0x79
  401e78:	b.eq	401dc0 <ferror@plt+0xa0>  // b.none
  401e7c:	cmp	w0, #0x76
  401e80:	b.ne	401e34 <ferror@plt+0x114>  // b.any
  401e84:	ldr	w0, [x20, #144]
  401e88:	add	w0, w0, #0x1
  401e8c:	str	w0, [x20, #144]
  401e90:	b	401dc0 <ferror@plt+0xa0>
  401e94:	adrp	x0, 417000 <ferror@plt+0x152e0>
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401ea0:	add	x1, x1, #0x729
  401ea4:	ldr	x19, [x0, #680]
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	bl	401c50 <dcgettext@plt>
  401eb0:	mov	x1, x19
  401eb4:	bl	4018d0 <fputs@plt>
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401ec0:	mov	x0, #0x0                   	// #0
  401ec4:	add	x1, x1, #0x732
  401ec8:	bl	401c50 <dcgettext@plt>
  401ecc:	adrp	x1, 417000 <ferror@plt+0x152e0>
  401ed0:	ldr	x2, [x1, #688]
  401ed4:	mov	x1, x0
  401ed8:	mov	x0, x19
  401edc:	bl	401ce0 <fprintf@plt>
  401ee0:	mov	x1, x19
  401ee4:	mov	w0, #0xa                   	// #10
  401ee8:	bl	401960 <fputc@plt>
  401eec:	mov	w2, #0x5                   	// #5
  401ef0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401ef4:	mov	x0, #0x0                   	// #0
  401ef8:	add	x1, x1, #0x748
  401efc:	bl	401c50 <dcgettext@plt>
  401f00:	mov	x1, x19
  401f04:	bl	4018d0 <fputs@plt>
  401f08:	mov	w2, #0x5                   	// #5
  401f0c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401f10:	mov	x0, #0x0                   	// #0
  401f14:	add	x1, x1, #0x777
  401f18:	bl	401c50 <dcgettext@plt>
  401f1c:	mov	x1, x19
  401f20:	bl	4018d0 <fputs@plt>
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401f2c:	mov	x0, #0x0                   	// #0
  401f30:	add	x1, x1, #0x782
  401f34:	bl	401c50 <dcgettext@plt>
  401f38:	mov	x1, x19
  401f3c:	bl	4018d0 <fputs@plt>
  401f40:	mov	w2, #0x5                   	// #5
  401f44:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	add	x1, x1, #0x7bd
  401f50:	bl	401c50 <dcgettext@plt>
  401f54:	mov	x1, x19
  401f58:	bl	4018d0 <fputs@plt>
  401f5c:	mov	w2, #0x5                   	// #5
  401f60:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401f64:	mov	x0, #0x0                   	// #0
  401f68:	add	x1, x1, #0x7e8
  401f6c:	bl	401c50 <dcgettext@plt>
  401f70:	mov	x1, x19
  401f74:	bl	4018d0 <fputs@plt>
  401f78:	mov	w2, #0x5                   	// #5
  401f7c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401f80:	mov	x0, #0x0                   	// #0
  401f84:	add	x1, x1, #0x823
  401f88:	bl	401c50 <dcgettext@plt>
  401f8c:	mov	x1, x19
  401f90:	bl	4018d0 <fputs@plt>
  401f94:	mov	w2, #0x5                   	// #5
  401f98:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401f9c:	mov	x0, #0x0                   	// #0
  401fa0:	add	x1, x1, #0x868
  401fa4:	bl	401c50 <dcgettext@plt>
  401fa8:	mov	x1, x19
  401fac:	bl	4018d0 <fputs@plt>
  401fb0:	mov	x1, x19
  401fb4:	mov	w0, #0xa                   	// #10
  401fb8:	bl	401960 <fputc@plt>
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401fc4:	mov	x0, #0x0                   	// #0
  401fc8:	add	x1, x1, #0x8b5
  401fcc:	bl	401c50 <dcgettext@plt>
  401fd0:	mov	x19, x0
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401fdc:	mov	x0, #0x0                   	// #0
  401fe0:	add	x1, x1, #0x8c7
  401fe4:	bl	401c50 <dcgettext@plt>
  401fe8:	mov	x4, x0
  401fec:	adrp	x3, 405000 <ferror@plt+0x32e0>
  401ff0:	add	x3, x3, #0x8d7
  401ff4:	mov	x2, x19
  401ff8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  401ffc:	adrp	x0, 405000 <ferror@plt+0x32e0>
  402000:	add	x1, x1, #0x8e6
  402004:	add	x0, x0, #0x8f2
  402008:	bl	401ca0 <printf@plt>
  40200c:	mov	w2, #0x5                   	// #5
  402010:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402014:	mov	x0, #0x0                   	// #0
  402018:	add	x1, x1, #0x903
  40201c:	bl	401c50 <dcgettext@plt>
  402020:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402024:	add	x1, x1, #0x91e
  402028:	bl	401ca0 <printf@plt>
  40202c:	b	402058 <ferror@plt+0x338>
  402030:	mov	w2, #0x5                   	// #5
  402034:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402038:	mov	x0, #0x0                   	// #0
  40203c:	add	x1, x1, #0x92d
  402040:	bl	401c50 <dcgettext@plt>
  402044:	adrp	x1, 417000 <ferror@plt+0x152e0>
  402048:	adrp	x2, 405000 <ferror@plt+0x32e0>
  40204c:	add	x2, x2, #0x939
  402050:	ldr	x1, [x1, #688]
  402054:	bl	401ca0 <printf@plt>
  402058:	mov	w0, #0x0                   	// #0
  40205c:	bl	4018e0 <exit@plt>
  402060:	adrp	x0, 417000 <ferror@plt+0x152e0>
  402064:	str	w24, [x20, #168]
  402068:	ldr	x0, [x0, #664]
  40206c:	cbz	x0, 401dc0 <ferror@plt+0xa0>
  402070:	adrp	x1, 417000 <ferror@plt+0x152e0>
  402074:	str	x0, [x1, #632]
  402078:	b	401dc0 <ferror@plt+0xa0>
  40207c:	adrp	x0, 417000 <ferror@plt+0x152e0>
  402080:	mov	w2, #0x5                   	// #5
  402084:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402088:	add	x1, x1, #0x94b
  40208c:	ldr	x25, [x0, #664]
  402090:	mov	x0, #0x0                   	// #0
  402094:	bl	401c50 <dcgettext@plt>
  402098:	mov	x1, x0
  40209c:	mov	x0, x25
  4020a0:	bl	404364 <ferror@plt+0x2644>
  4020a4:	mov	w0, w0
  4020a8:	str	x0, [x20, #136]
  4020ac:	b	401dc0 <ferror@plt+0xa0>
  4020b0:	adrp	x22, 417000 <ferror@plt+0x152e0>
  4020b4:	add	x19, x22, #0x2c0
  4020b8:	ldr	x20, [x21, w0, sxtw #3]
  4020bc:	add	x1, sp, #0x60
  4020c0:	mov	x21, x22
  4020c4:	str	x20, [x19, #176]
  4020c8:	mov	x0, x20
  4020cc:	bl	405360 <ferror@plt+0x3640>
  4020d0:	tbz	w0, #31, 4020f8 <ferror@plt+0x3d8>
  4020d4:	mov	w2, #0x5                   	// #5
  4020d8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4020dc:	mov	x0, #0x0                   	// #0
  4020e0:	add	x1, x1, #0x99f
  4020e4:	bl	401c50 <dcgettext@plt>
  4020e8:	mov	x2, x20
  4020ec:	mov	x1, x0
  4020f0:	mov	w0, #0x8                   	// #8
  4020f4:	bl	401cf0 <err@plt>
  4020f8:	mov	x0, x20
  4020fc:	mov	w1, #0x0                   	// #0
  402100:	bl	401a00 <open@plt>
  402104:	str	w0, [x22, #704]
  402108:	tbz	w0, #31, 402128 <ferror@plt+0x408>
  40210c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402110:	add	x1, x1, #0x591
  402114:	mov	w2, #0x5                   	// #5
  402118:	mov	x0, #0x0                   	// #0
  40211c:	bl	401c50 <dcgettext@plt>
  402120:	ldr	x2, [x19, #176]
  402124:	b	4020ec <ferror@plt+0x3cc>
  402128:	ldr	w1, [sp, #112]
  40212c:	and	w1, w1, #0xf000
  402130:	cmp	w1, #0x6, lsl #12
  402134:	b.ne	402158 <ferror@plt+0x438>  // b.any
  402138:	add	x1, sp, #0x58
  40213c:	bl	40378c <ferror@plt+0x1a6c>
  402140:	ldr	x25, [sp, #88]
  402144:	cbz	w0, 402164 <ferror@plt+0x444>
  402148:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40214c:	mov	w2, #0x5                   	// #5
  402150:	add	x1, x1, #0x9b1
  402154:	b	402118 <ferror@plt+0x3f8>
  402158:	cmp	w1, #0x8, lsl #12
  40215c:	b.ne	40217c <ferror@plt+0x45c>  // b.any
  402160:	ldr	x25, [sp, #144]
  402164:	cmp	x25, #0x4b
  402168:	b.hi	4021a0 <ferror@plt+0x480>  // b.pmore
  40216c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402170:	mov	w2, #0x5                   	// #5
  402174:	add	x1, x1, #0xa02
  402178:	b	40224c <ferror@plt+0x52c>
  40217c:	mov	w2, #0x5                   	// #5
  402180:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402184:	mov	x0, #0x0                   	// #0
  402188:	add	x1, x1, #0x9e3
  40218c:	bl	401c50 <dcgettext@plt>
  402190:	mov	x1, x0
  402194:	ldr	x2, [x19, #176]
  402198:	mov	w0, #0x8                   	// #8
  40219c:	bl	401c70 <errx@plt>
  4021a0:	ldr	w0, [x21, #704]
  4021a4:	add	x23, x19, #0xb8
  4021a8:	mov	x1, x23
  4021ac:	mov	x2, #0x4c                  	// #76
  4021b0:	bl	401c20 <read@plt>
  4021b4:	mov	x20, x0
  4021b8:	cmp	x0, #0x4c
  4021bc:	b.eq	4021d0 <ferror@plt+0x4b0>  // b.none
  4021c0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	add	x1, x1, #0xa18
  4021cc:	b	402118 <ferror@plt+0x3f8>
  4021d0:	ldr	w0, [x19, #184]
  4021d4:	bl	402bc8 <ferror@plt+0xea8>
  4021d8:	cmn	w0, #0x1
  4021dc:	b.ne	402260 <ferror@plt+0x540>  // b.any
  4021e0:	cmp	x25, #0x24b
  4021e4:	b.ls	402240 <ferror@plt+0x520>  // b.plast
  4021e8:	ldr	w22, [x21, #704]
  4021ec:	mov	w2, #0x0                   	// #0
  4021f0:	mov	x1, #0x200                 	// #512
  4021f4:	mov	w0, w22
  4021f8:	bl	401980 <lseek@plt>
  4021fc:	cmn	x0, #0x1
  402200:	b.ne	402214 <ferror@plt+0x4f4>  // b.any
  402204:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402208:	mov	w2, #0x5                   	// #5
  40220c:	add	x1, x1, #0xa27
  402210:	b	402118 <ferror@plt+0x3f8>
  402214:	mov	x2, x20
  402218:	mov	x1, x23
  40221c:	mov	w0, w22
  402220:	bl	401c20 <read@plt>
  402224:	cmp	x0, #0x4c
  402228:	b.ne	4021c0 <ferror@plt+0x4a0>  // b.any
  40222c:	ldr	w0, [x19, #184]
  402230:	mov	w24, #0x200                 	// #512
  402234:	bl	402bc8 <ferror@plt+0xea8>
  402238:	cmn	w0, #0x1
  40223c:	b.ne	402264 <ferror@plt+0x544>  // b.any
  402240:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402244:	add	x1, x1, #0xa39
  402248:	mov	w2, #0x5                   	// #5
  40224c:	mov	x0, #0x0                   	// #0
  402250:	bl	401c50 <dcgettext@plt>
  402254:	mov	x1, x0
  402258:	mov	w0, #0x4                   	// #4
  40225c:	b	4022e4 <ferror@plt+0x5c4>
  402260:	mov	w24, #0x0                   	// #0
  402264:	ldr	w0, [x19, #144]
  402268:	cbz	w0, 4022ac <ferror@plt+0x58c>
  40226c:	ldr	w22, [x19, #8]
  402270:	mov	w2, #0x5                   	// #5
  402274:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402278:	mov	x0, #0x0                   	// #0
  40227c:	add	x1, x1, #0xa54
  402280:	bl	401c50 <dcgettext@plt>
  402284:	mov	w2, #0x5                   	// #5
  402288:	mov	x20, x0
  40228c:	cbz	w22, 4022e8 <ferror@plt+0x5c8>
  402290:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402294:	add	x1, x1, #0xa6d
  402298:	mov	x0, #0x0                   	// #0
  40229c:	bl	401c50 <dcgettext@plt>
  4022a0:	mov	x1, x0
  4022a4:	mov	x0, x20
  4022a8:	bl	401ca0 <printf@plt>
  4022ac:	ldr	w0, [x19, #8]
  4022b0:	add	x20, x19, #0xb8
  4022b4:	mov	x1, x20
  4022b8:	bl	4035d0 <ferror@plt+0x18b0>
  4022bc:	ldr	w1, [x20, #8]
  4022c0:	tst	w1, #0xffffff00
  4022c4:	b.eq	4022f4 <ferror@plt+0x5d4>  // b.none
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4022d0:	mov	x0, #0x0                   	// #0
  4022d4:	add	x1, x1, #0xa78
  4022d8:	bl	401c50 <dcgettext@plt>
  4022dc:	mov	x1, x0
  4022e0:	mov	w0, #0x8                   	// #8
  4022e4:	bl	401c70 <errx@plt>
  4022e8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4022ec:	add	x1, x1, #0xa71
  4022f0:	b	402298 <ferror@plt+0x578>
  4022f4:	ldr	w0, [x20, #4]
  4022f8:	sxtw	x23, w24
  4022fc:	add	x22, x23, #0x4c
  402300:	cmp	x0, x22
  402304:	b.cs	40232c <ferror@plt+0x60c>  // b.hs, b.nlast
  402308:	mov	w2, #0x5                   	// #5
  40230c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402310:	mov	x0, #0x0                   	// #0
  402314:	add	x1, x1, #0xa98
  402318:	bl	401c50 <dcgettext@plt>
  40231c:	mov	x1, x0
  402320:	ldr	w2, [x20, #4]
  402324:	mov	w0, #0x4                   	// #4
  402328:	bl	401c70 <errx@plt>
  40232c:	tbz	w1, #0, 4023fc <ferror@plt+0x6dc>
  402330:	ldr	w1, [x20, #44]
  402334:	cbnz	w1, 402348 <ferror@plt+0x628>
  402338:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40233c:	mov	w2, #0x5                   	// #5
  402340:	add	x1, x1, #0xab7
  402344:	b	40224c <ferror@plt+0x52c>
  402348:	cmp	x0, x25
  40234c:	b.hi	40216c <ferror@plt+0x44c>  // b.pmore
  402350:	b.cs	40236c <ferror@plt+0x64c>  // b.hs, b.nlast
  402354:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402358:	add	x1, x1, #0xac7
  40235c:	mov	w2, #0x5                   	// #5
  402360:	mov	x0, #0x0                   	// #0
  402364:	bl	401c50 <dcgettext@plt>
  402368:	bl	401c10 <warnx@plt>
  40236c:	ldr	w0, [x19, #192]
  402370:	add	x25, x19, #0xb8
  402374:	tbnz	w0, #0, 40240c <ferror@plt+0x6ec>
  402378:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40237c:	add	x1, x1, #0xaeb
  402380:	mov	w2, #0x5                   	// #5
  402384:	mov	x0, #0x0                   	// #0
  402388:	bl	401c50 <dcgettext@plt>
  40238c:	bl	401c10 <warnx@plt>
  402390:	ldr	w0, [x19, #168]
  402394:	cbz	w0, 402698 <ferror@plt+0x978>
  402398:	ldr	x0, [x19, #136]
  40239c:	cbnz	x0, 4023ac <ferror@plt+0x68c>
  4023a0:	bl	401a60 <getpagesize@plt>
  4023a4:	sxtw	x0, w0
  4023a8:	str	x0, [x19, #136]
  4023ac:	ldr	x0, [x19, #136]
  4023b0:	add	x21, x19, #0xb8
  4023b4:	lsl	x0, x0, #1
  4023b8:	bl	4029e0 <ferror@plt+0xcc0>
  4023bc:	str	x0, [x19, #128]
  4023c0:	mov	x0, #0xc                   	// #12
  4023c4:	bl	4029e0 <ferror@plt+0xcc0>
  4023c8:	mov	x20, x0
  4023cc:	mov	x2, x0
  4023d0:	ldr	w0, [x19, #8]
  4023d4:	add	x1, x19, #0xf8
  4023d8:	bl	403638 <ferror@plt+0x1918>
  4023dc:	ldrh	w0, [x20]
  4023e0:	and	w0, w0, #0xf000
  4023e4:	cmp	w0, #0x4, lsl #12
  4023e8:	b.eq	402570 <ferror@plt+0x850>  // b.none
  4023ec:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4023f0:	mov	w2, #0x5                   	// #5
  4023f4:	add	x1, x1, #0xb40
  4023f8:	b	40224c <ferror@plt+0x52c>
  4023fc:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402400:	mov	w2, #0x5                   	// #5
  402404:	add	x1, x1, #0xaff
  402408:	b	402360 <ferror@plt+0x640>
  40240c:	mov	w2, #0x0                   	// #0
  402410:	mov	x1, #0x0                   	// #0
  402414:	mov	x0, #0x0                   	// #0
  402418:	bl	401970 <crc32@plt>
  40241c:	ldr	w1, [x25, #4]
  402420:	mov	x20, x0
  402424:	ldr	w26, [x21, #704]
  402428:	mov	x5, #0x0                   	// #0
  40242c:	mov	w3, #0x2                   	// #2
  402430:	mov	w2, #0x3                   	// #3
  402434:	mov	w4, w26
  402438:	mov	x0, #0x0                   	// #0
  40243c:	bl	401b40 <mmap@plt>
  402440:	mov	x21, x0
  402444:	cmn	x0, #0x1
  402448:	b.ne	4026bc <ferror@plt+0x99c>  // b.any
  40244c:	ldr	w1, [x25, #4]
  402450:	mov	w4, w0
  402454:	mov	x5, #0x0                   	// #0
  402458:	mov	w3, #0x22                  	// #34
  40245c:	mov	w2, #0x3                   	// #3
  402460:	mov	x0, #0x0                   	// #0
  402464:	bl	401b40 <mmap@plt>
  402468:	mov	x21, x0
  40246c:	cmn	x0, #0x1
  402470:	b.eq	4026f8 <ferror@plt+0x9d8>  // b.none
  402474:	mov	w0, w26
  402478:	mov	w2, #0x0                   	// #0
  40247c:	mov	x1, #0x0                   	// #0
  402480:	bl	401980 <lseek@plt>
  402484:	cmn	x0, #0x1
  402488:	b.eq	402204 <ferror@plt+0x4e4>  // b.none
  40248c:	ldr	w2, [x25, #4]
  402490:	mov	x1, x21
  402494:	mov	w0, w26
  402498:	bl	401c20 <read@plt>
  40249c:	tbnz	x0, #63, 4021c0 <ferror@plt+0x4a0>
  4024a0:	ldr	w1, [x25, #4]
  4024a4:	cmp	x0, x1
  4024a8:	b.eq	4026bc <ferror@plt+0x99c>  // b.none
  4024ac:	mov	w2, #0x5                   	// #5
  4024b0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4024b4:	mov	x0, #0x0                   	// #0
  4024b8:	add	x1, x1, #0xb11
  4024bc:	bl	401c50 <dcgettext@plt>
  4024c0:	mov	x1, x0
  4024c4:	ldr	w2, [x25, #4]
  4024c8:	mov	w0, #0x8                   	// #8
  4024cc:	ldr	x3, [x19, #176]
  4024d0:	bl	401c70 <errx@plt>
  4024d4:	mov	w2, w23
  4024d8:	mov	x1, x21
  4024dc:	bl	401970 <crc32@plt>
  4024e0:	mov	w20, w0
  4024e4:	ldr	w0, [x19]
  4024e8:	mov	x1, x21
  4024ec:	mov	x2, #0x1000                	// #4096
  4024f0:	bl	401c20 <read@plt>
  4024f4:	mov	x23, x0
  4024f8:	cmp	w0, #0x0
  4024fc:	b.lt	4021c0 <ferror@plt+0x4a0>  // b.tstop
  402500:	b.eq	40254c <ferror@plt+0x82c>  // b.none
  402504:	cbnz	x25, 40251c <ferror@plt+0x7fc>
  402508:	mov	w2, #0x0                   	// #0
  40250c:	mov	x1, #0x0                   	// #0
  402510:	mov	x0, #0x0                   	// #0
  402514:	bl	401970 <crc32@plt>
  402518:	str	w0, [x21, #32]
  40251c:	ldr	w1, [x19, #188]
  402520:	add	x25, x25, w23, sxtw
  402524:	mov	w0, w20
  402528:	sub	w2, w1, w24
  40252c:	sub	w1, w1, w24
  402530:	cmp	x25, x1
  402534:	b.ls	4024d4 <ferror@plt+0x7b4>  // b.plast
  402538:	add	w2, w2, w23
  40253c:	mov	x1, x21
  402540:	sub	w2, w2, w25
  402544:	bl	401970 <crc32@plt>
  402548:	mov	w20, w0
  40254c:	mov	x0, x21
  402550:	bl	401b70 <free@plt>
  402554:	ldr	w0, [x19, #216]
  402558:	cmp	w0, w20
  40255c:	b.eq	402390 <ferror@plt+0x670>  // b.none
  402560:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402564:	mov	w2, #0x5                   	// #5
  402568:	add	x1, x1, #0xb36
  40256c:	b	40224c <ferror@plt+0x52c>
  402570:	ldr	w0, [x21, #8]
  402574:	tbnz	w0, #10, 4025b4 <ferror@plt+0x894>
  402578:	ldr	w21, [x20, #8]
  40257c:	lsr	w21, w21, #6
  402580:	lsl	w21, w21, #2
  402584:	and	w0, w21, #0xfffffdff
  402588:	cmp	w0, #0x4c
  40258c:	b.eq	4025b4 <ferror@plt+0x894>  // b.none
  402590:	mov	w2, #0x5                   	// #5
  402594:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402598:	mov	x0, #0x0                   	// #0
  40259c:	add	x1, x1, #0xb5c
  4025a0:	bl	401c50 <dcgettext@plt>
  4025a4:	mov	x1, x0
  4025a8:	sxtw	x2, w21
  4025ac:	mov	w0, #0x4                   	// #4
  4025b0:	b	40219c <ferror@plt+0x47c>
  4025b4:	mov	w0, #0x0                   	// #0
  4025b8:	adrp	x23, 417000 <ferror@plt+0x152e0>
  4025bc:	bl	401c80 <umask@plt>
  4025c0:	add	x23, x23, #0x268
  4025c4:	bl	401920 <geteuid@plt>
  4025c8:	add	x21, x19, #0x10
  4025cc:	mov	w2, #0x70                  	// #112
  4025d0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4025d4:	add	x1, x1, #0xb72
  4025d8:	str	w0, [x19, #4]
  4025dc:	mov	x0, x21
  4025e0:	str	xzr, [x19, #16]
  4025e4:	str	wzr, [x19, #24]
  4025e8:	bl	401bd0 <inflateInit_@plt>
  4025ec:	ldr	x0, [x23, #16]
  4025f0:	mov	x1, x20
  4025f4:	bl	402d88 <ferror@plt+0x1068>
  4025f8:	mov	x0, x21
  4025fc:	bl	401ad0 <inflateEnd@plt>
  402600:	ldr	x21, [x23, #24]
  402604:	cmn	x21, #0x1
  402608:	b.eq	402668 <ferror@plt+0x948>  // b.none
  40260c:	cmp	x22, x21
  402610:	b.ls	40263c <ferror@plt+0x91c>  // b.plast
  402614:	mov	w2, #0x5                   	// #5
  402618:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40261c:	mov	x0, #0x0                   	// #0
  402620:	add	x1, x1, #0xb79
  402624:	bl	401c50 <dcgettext@plt>
  402628:	mov	x3, x22
  40262c:	mov	x2, x21
  402630:	mov	x1, x0
  402634:	mov	w0, #0x4                   	// #4
  402638:	bl	401c70 <errx@plt>
  40263c:	ldr	x22, [x19, #152]
  402640:	cmp	x21, x22
  402644:	b.eq	402668 <ferror@plt+0x948>  // b.none
  402648:	mov	w2, #0x5                   	// #5
  40264c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402650:	mov	x0, #0x0                   	// #0
  402654:	add	x1, x1, #0xbc0
  402658:	bl	401c50 <dcgettext@plt>
  40265c:	mov	x3, x21
  402660:	mov	x2, x22
  402664:	b	402630 <ferror@plt+0x910>
  402668:	ldr	w1, [x19, #192]
  40266c:	tbz	w1, #0, 402690 <ferror@plt+0x970>
  402670:	ldr	x0, [x19, #160]
  402674:	ldr	w1, [x19, #188]
  402678:	cmp	x1, x0
  40267c:	b.cs	402690 <ferror@plt+0x970>  // b.hs, b.nlast
  402680:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402684:	mov	w2, #0x5                   	// #5
  402688:	add	x1, x1, #0xbf2
  40268c:	b	40224c <ferror@plt+0x52c>
  402690:	mov	x0, x20
  402694:	bl	401b70 <free@plt>
  402698:	ldr	w0, [x19, #144]
  40269c:	cbz	w0, 402058 <ferror@plt+0x338>
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4026a8:	mov	x0, #0x0                   	// #0
  4026ac:	add	x1, x1, #0xc0b
  4026b0:	bl	401c50 <dcgettext@plt>
  4026b4:	ldr	x1, [x19, #176]
  4026b8:	b	402028 <ferror@plt+0x308>
  4026bc:	mov	w2, #0x0                   	// #0
  4026c0:	mov	x1, #0x0                   	// #0
  4026c4:	mov	x0, #0x0                   	// #0
  4026c8:	bl	401970 <crc32@plt>
  4026cc:	add	x1, x21, x23
  4026d0:	ldr	w2, [x19, #188]
  4026d4:	sub	w2, w2, w24
  4026d8:	str	w0, [x1, #32]
  4026dc:	mov	w0, w20
  4026e0:	bl	401970 <crc32@plt>
  4026e4:	mov	w20, w0
  4026e8:	ldr	w1, [x19, #188]
  4026ec:	mov	x0, x21
  4026f0:	bl	401be0 <munmap@plt>
  4026f4:	b	402554 <ferror@plt+0x834>
  4026f8:	mov	x0, #0x1000                	// #4096
  4026fc:	bl	4029e0 <ferror@plt+0xcc0>
  402700:	mov	x1, x23
  402704:	mov	x21, x0
  402708:	mov	w2, #0x0                   	// #0
  40270c:	mov	w0, w26
  402710:	bl	401980 <lseek@plt>
  402714:	cmn	x0, #0x1
  402718:	b.eq	402204 <ferror@plt+0x4e4>  // b.none
  40271c:	mov	x25, #0x0                   	// #0
  402720:	b	4024e4 <ferror@plt+0x7c4>
  402724:	mov	x29, #0x0                   	// #0
  402728:	mov	x30, #0x0                   	// #0
  40272c:	mov	x5, x0
  402730:	ldr	x1, [sp]
  402734:	add	x2, sp, #0x8
  402738:	mov	x6, sp
  40273c:	movz	x0, #0x0, lsl #48
  402740:	movk	x0, #0x0, lsl #32
  402744:	movk	x0, #0x40, lsl #16
  402748:	movk	x0, #0x1d30
  40274c:	movz	x3, #0x0, lsl #48
  402750:	movk	x3, #0x0, lsl #32
  402754:	movk	x3, #0x40, lsl #16
  402758:	movk	x3, #0x52c8
  40275c:	movz	x4, #0x0, lsl #48
  402760:	movk	x4, #0x0, lsl #32
  402764:	movk	x4, #0x40, lsl #16
  402768:	movk	x4, #0x5348
  40276c:	bl	401a30 <__libc_start_main@plt>
  402770:	bl	401ac0 <abort@plt>
  402774:	adrp	x0, 416000 <ferror@plt+0x142e0>
  402778:	ldr	x0, [x0, #4064]
  40277c:	cbz	x0, 402784 <ferror@plt+0xa64>
  402780:	b	401a90 <__gmon_start__@plt>
  402784:	ret
  402788:	adrp	x0, 417000 <ferror@plt+0x152e0>
  40278c:	add	x1, x0, #0x290
  402790:	adrp	x0, 417000 <ferror@plt+0x152e0>
  402794:	add	x0, x0, #0x290
  402798:	cmp	x1, x0
  40279c:	b.eq	4027c8 <ferror@plt+0xaa8>  // b.none
  4027a0:	sub	sp, sp, #0x10
  4027a4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4027a8:	ldr	x1, [x1, #968]
  4027ac:	str	x1, [sp, #8]
  4027b0:	cbz	x1, 4027c0 <ferror@plt+0xaa0>
  4027b4:	mov	x16, x1
  4027b8:	add	sp, sp, #0x10
  4027bc:	br	x16
  4027c0:	add	sp, sp, #0x10
  4027c4:	ret
  4027c8:	ret
  4027cc:	adrp	x0, 417000 <ferror@plt+0x152e0>
  4027d0:	add	x1, x0, #0x290
  4027d4:	adrp	x0, 417000 <ferror@plt+0x152e0>
  4027d8:	add	x0, x0, #0x290
  4027dc:	sub	x1, x1, x0
  4027e0:	mov	x2, #0x2                   	// #2
  4027e4:	asr	x1, x1, #3
  4027e8:	sdiv	x1, x1, x2
  4027ec:	cbz	x1, 402818 <ferror@plt+0xaf8>
  4027f0:	sub	sp, sp, #0x10
  4027f4:	adrp	x2, 405000 <ferror@plt+0x32e0>
  4027f8:	ldr	x2, [x2, #976]
  4027fc:	str	x2, [sp, #8]
  402800:	cbz	x2, 402810 <ferror@plt+0xaf0>
  402804:	mov	x16, x2
  402808:	add	sp, sp, #0x10
  40280c:	br	x16
  402810:	add	sp, sp, #0x10
  402814:	ret
  402818:	ret
  40281c:	stp	x29, x30, [sp, #-32]!
  402820:	mov	x29, sp
  402824:	str	x19, [sp, #16]
  402828:	adrp	x19, 417000 <ferror@plt+0x152e0>
  40282c:	ldrb	w0, [x19, #696]
  402830:	cbnz	w0, 402840 <ferror@plt+0xb20>
  402834:	bl	402788 <ferror@plt+0xa68>
  402838:	mov	w0, #0x1                   	// #1
  40283c:	strb	w0, [x19, #696]
  402840:	ldr	x19, [sp, #16]
  402844:	ldp	x29, x30, [sp], #32
  402848:	ret
  40284c:	b	4027cc <ferror@plt+0xaac>
  402850:	stp	x29, x30, [sp, #-32]!
  402854:	mov	x29, sp
  402858:	stp	x19, x20, [sp, #16]
  40285c:	mov	x19, x0
  402860:	bl	401cb0 <__errno_location@plt>
  402864:	str	wzr, [x0]
  402868:	mov	x20, x0
  40286c:	mov	x0, x19
  402870:	bl	401d20 <ferror@plt>
  402874:	cbz	w0, 402890 <ferror@plt+0xb70>
  402878:	ldr	w0, [x20]
  40287c:	cmp	w0, #0x9
  402880:	csetm	w0, ne  // ne = any
  402884:	ldp	x19, x20, [sp, #16]
  402888:	ldp	x29, x30, [sp], #32
  40288c:	ret
  402890:	mov	x0, x19
  402894:	bl	401bf0 <fflush@plt>
  402898:	cbnz	w0, 402878 <ferror@plt+0xb58>
  40289c:	mov	x0, x19
  4028a0:	bl	4019b0 <fileno@plt>
  4028a4:	tbnz	w0, #31, 402878 <ferror@plt+0xb58>
  4028a8:	bl	4018f0 <dup@plt>
  4028ac:	tbnz	w0, #31, 402878 <ferror@plt+0xb58>
  4028b0:	bl	401a80 <close@plt>
  4028b4:	cbz	w0, 402884 <ferror@plt+0xb64>
  4028b8:	b	402878 <ferror@plt+0xb58>
  4028bc:	stp	x29, x30, [sp, #-16]!
  4028c0:	adrp	x0, 417000 <ferror@plt+0x152e0>
  4028c4:	mov	x29, sp
  4028c8:	ldr	x0, [x0, #680]
  4028cc:	bl	402850 <ferror@plt+0xb30>
  4028d0:	cbz	w0, 402918 <ferror@plt+0xbf8>
  4028d4:	bl	401cb0 <__errno_location@plt>
  4028d8:	ldr	w0, [x0]
  4028dc:	cmp	w0, #0x20
  4028e0:	b.eq	402918 <ferror@plt+0xbf8>  // b.none
  4028e4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4028e8:	mov	w2, #0x5                   	// #5
  4028ec:	add	x1, x1, #0x3d8
  4028f0:	cbz	w0, 402908 <ferror@plt+0xbe8>
  4028f4:	mov	x0, #0x0                   	// #0
  4028f8:	bl	401c50 <dcgettext@plt>
  4028fc:	bl	401b20 <warn@plt>
  402900:	mov	w0, #0x1                   	// #1
  402904:	bl	4018a0 <_exit@plt>
  402908:	mov	x0, #0x0                   	// #0
  40290c:	bl	401c50 <dcgettext@plt>
  402910:	bl	401c10 <warnx@plt>
  402914:	b	402900 <ferror@plt+0xbe0>
  402918:	adrp	x0, 417000 <ferror@plt+0x152e0>
  40291c:	ldr	x0, [x0, #656]
  402920:	bl	402850 <ferror@plt+0xb30>
  402924:	cbnz	w0, 402900 <ferror@plt+0xbe0>
  402928:	ldp	x29, x30, [sp], #16
  40292c:	ret
  402930:	stp	x29, x30, [sp, #-48]!
  402934:	ubfx	x2, x0, #13, #32
  402938:	lsr	x1, x0, #13
  40293c:	mov	x29, sp
  402940:	stp	x19, x20, [sp, #16]
  402944:	mov	x19, x0
  402948:	adrp	x0, 417000 <ferror@plt+0x152e0>
  40294c:	str	x21, [sp, #32]
  402950:	adrp	x20, 417000 <ferror@plt+0x152e0>
  402954:	ldr	x3, [x0, #616]
  402958:	add	x20, x20, #0x3c4
  40295c:	cmp	x3, x2
  402960:	b.eq	4029c8 <ferror@plt+0xca8>  // b.none
  402964:	adrp	x21, 417000 <ferror@plt+0x152e0>
  402968:	str	x2, [x0, #616]
  40296c:	lsl	w1, w1, #13
  402970:	mov	w2, #0x0                   	// #0
  402974:	ldr	w0, [x21, #704]
  402978:	bl	401980 <lseek@plt>
  40297c:	cmn	x0, #0x1
  402980:	b.ne	40299c <ferror@plt+0xc7c>  // b.any
  402984:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402988:	add	x1, x1, #0x3e4
  40298c:	mov	w2, #0x5                   	// #5
  402990:	mov	x0, #0x0                   	// #0
  402994:	bl	401c50 <dcgettext@plt>
  402998:	bl	401b20 <warn@plt>
  40299c:	ldr	w0, [x21, #704]
  4029a0:	mov	x1, x20
  4029a4:	mov	x2, #0x4000                	// #16384
  4029a8:	bl	401c20 <read@plt>
  4029ac:	tbz	x0, #63, 4029c8 <ferror@plt+0xca8>
  4029b0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4029b4:	add	x1, x1, #0x3f0
  4029b8:	mov	w2, #0x5                   	// #5
  4029bc:	mov	x0, #0x0                   	// #0
  4029c0:	bl	401c50 <dcgettext@plt>
  4029c4:	bl	401b20 <warn@plt>
  4029c8:	and	x0, x19, #0x1fff
  4029cc:	add	x0, x20, x0
  4029d0:	ldp	x19, x20, [sp, #16]
  4029d4:	ldr	x21, [sp, #32]
  4029d8:	ldp	x29, x30, [sp], #48
  4029dc:	ret
  4029e0:	stp	x29, x30, [sp, #-32]!
  4029e4:	mov	x29, sp
  4029e8:	str	x19, [sp, #16]
  4029ec:	mov	x19, x0
  4029f0:	bl	4019d0 <malloc@plt>
  4029f4:	cmp	x0, #0x0
  4029f8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4029fc:	b.eq	402a14 <ferror@plt+0xcf4>  // b.none
  402a00:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402a04:	mov	x2, x19
  402a08:	add	x1, x1, #0x402
  402a0c:	mov	w0, #0x8                   	// #8
  402a10:	bl	401cf0 <err@plt>
  402a14:	ldr	x19, [sp, #16]
  402a18:	ldp	x29, x30, [sp], #32
  402a1c:	ret
  402a20:	stp	x29, x30, [sp, #-80]!
  402a24:	mov	x29, sp
  402a28:	ldr	w3, [x1, #4]
  402a2c:	stp	x21, x22, [sp, #32]
  402a30:	sxtb	w22, w0
  402a34:	ldrh	w0, [x1]
  402a38:	stp	x19, x20, [sp, #16]
  402a3c:	mov	x20, x1
  402a40:	mov	w1, #0xb000                	// #45056
  402a44:	str	x23, [sp, #48]
  402a48:	and	w0, w0, w1
  402a4c:	mov	x19, x2
  402a50:	ubfx	x3, x3, #0, #24
  402a54:	cmp	w0, #0x2, lsl #12
  402a58:	b.ne	402ae4 <ferror@plt+0xdc4>  // b.any
  402a5c:	mov	w21, w3
  402a60:	mov	x0, x21
  402a64:	bl	401ae0 <gnu_dev_major@plt>
  402a68:	mov	w23, w0
  402a6c:	mov	x0, x21
  402a70:	bl	401c00 <gnu_dev_minor@plt>
  402a74:	mov	w4, w0
  402a78:	adrp	x2, 405000 <ferror@plt+0x32e0>
  402a7c:	mov	w3, w23
  402a80:	add	x2, x2, #0x41e
  402a84:	add	x0, sp, #0x40
  402a88:	mov	x1, #0xa                   	// #10
  402a8c:	bl	401990 <snprintf@plt>
  402a90:	ldrsb	w0, [x19]
  402a94:	ldrh	w2, [x20]
  402a98:	ldrh	w4, [x20, #2]
  402a9c:	ldrb	w5, [x20, #7]
  402aa0:	and	w2, w2, #0xffff0fff
  402aa4:	cbnz	w0, 402ab8 <ferror@plt+0xd98>
  402aa8:	cmp	w22, #0x64
  402aac:	b.ne	402ab8 <ferror@plt+0xd98>  // b.any
  402ab0:	adrp	x19, 405000 <ferror@plt+0x32e0>
  402ab4:	add	x19, x19, #0x41c
  402ab8:	mov	x6, x19
  402abc:	add	x3, sp, #0x40
  402ac0:	mov	w1, w22
  402ac4:	adrp	x0, 405000 <ferror@plt+0x32e0>
  402ac8:	add	x0, x0, #0x42a
  402acc:	bl	401ca0 <printf@plt>
  402ad0:	ldp	x19, x20, [sp, #16]
  402ad4:	ldp	x21, x22, [sp, #32]
  402ad8:	ldr	x23, [sp, #48]
  402adc:	ldp	x29, x30, [sp], #80
  402ae0:	ret
  402ae4:	add	x0, sp, #0x40
  402ae8:	adrp	x2, 405000 <ferror@plt+0x32e0>
  402aec:	mov	x1, #0xa                   	// #10
  402af0:	add	x2, x2, #0x426
  402af4:	bl	401990 <snprintf@plt>
  402af8:	b	402a90 <ferror@plt+0xd70>
  402afc:	stp	x29, x30, [sp, #-64]!
  402b00:	mov	x29, sp
  402b04:	stp	x19, x20, [sp, #16]
  402b08:	mov	x20, x1
  402b0c:	adrp	x1, 417000 <ferror@plt+0x152e0>
  402b10:	stp	xzr, xzr, [sp, #32]
  402b14:	mov	x19, x0
  402b18:	ldr	w1, [x1, #708]
  402b1c:	stp	xzr, xzr, [sp, #48]
  402b20:	cbnz	w1, 402bac <ferror@plt+0xe8c>
  402b24:	ldrb	w2, [x20, #7]
  402b28:	ldrh	w1, [x20, #2]
  402b2c:	bl	401b50 <lchown@plt>
  402b30:	tbz	w0, #31, 402b58 <ferror@plt+0xe38>
  402b34:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402b38:	add	x1, x1, #0x442
  402b3c:	mov	w2, #0x5                   	// #5
  402b40:	mov	x0, #0x0                   	// #0
  402b44:	bl	401c50 <dcgettext@plt>
  402b48:	mov	x2, x19
  402b4c:	mov	x1, x0
  402b50:	mov	w0, #0x8                   	// #8
  402b54:	bl	401cf0 <err@plt>
  402b58:	ldrh	w1, [x20]
  402b5c:	and	w0, w1, #0xf000
  402b60:	cmp	w0, #0xa, lsl #12
  402b64:	b.eq	402bbc <ferror@plt+0xe9c>  // b.none
  402b68:	tst	w1, #0xc00
  402b6c:	b.ne	402b90 <ferror@plt+0xe70>  // b.any
  402b70:	add	x1, sp, #0x20
  402b74:	mov	x0, x19
  402b78:	bl	401c30 <utimes@plt>
  402b7c:	tbz	w0, #31, 402bbc <ferror@plt+0xe9c>
  402b80:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402b84:	mov	w2, #0x5                   	// #5
  402b88:	add	x1, x1, #0x454
  402b8c:	b	402b40 <ferror@plt+0xe20>
  402b90:	mov	x0, x19
  402b94:	bl	4019f0 <chmod@plt>
  402b98:	tbz	w0, #31, 402bac <ferror@plt+0xe8c>
  402b9c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402ba0:	mov	w2, #0x5                   	// #5
  402ba4:	add	x1, x1, #0x443
  402ba8:	b	402b40 <ferror@plt+0xe20>
  402bac:	ldrh	w0, [x20]
  402bb0:	and	w0, w0, #0xf000
  402bb4:	cmp	w0, #0xa, lsl #12
  402bb8:	b.ne	402b70 <ferror@plt+0xe50>  // b.any
  402bbc:	ldp	x19, x20, [sp, #16]
  402bc0:	ldp	x29, x30, [sp], #64
  402bc4:	ret
  402bc8:	mov	w1, #0x3d45                	// #15685
  402bcc:	movk	w1, #0x28cd, lsl #16
  402bd0:	cmp	w0, w1
  402bd4:	b.ne	402be8 <ferror@plt+0xec8>  // b.any
  402bd8:	adrp	x0, 417000 <ferror@plt+0x152e0>
  402bdc:	str	wzr, [x0, #712]
  402be0:	mov	w0, #0x0                   	// #0
  402be4:	ret
  402be8:	stp	x29, x30, [sp, #-32]!
  402bec:	mov	x29, sp
  402bf0:	str	x19, [sp, #16]
  402bf4:	mov	w19, w0
  402bf8:	mov	w0, #0x1                   	// #1
  402bfc:	bl	4035c0 <ferror@plt+0x18a0>
  402c00:	cmp	w19, w0
  402c04:	b.ne	402c24 <ferror@plt+0xf04>  // b.any
  402c08:	adrp	x0, 417000 <ferror@plt+0x152e0>
  402c0c:	mov	w1, #0x1                   	// #1
  402c10:	str	w1, [x0, #712]
  402c14:	mov	w0, #0x0                   	// #0
  402c18:	ldr	x19, [sp, #16]
  402c1c:	ldp	x29, x30, [sp], #32
  402c20:	ret
  402c24:	mov	w0, #0xffffffff            	// #-1
  402c28:	b	402c18 <ferror@plt+0xef8>
  402c2c:	stp	x29, x30, [sp, #-48]!
  402c30:	mov	x29, sp
  402c34:	stp	x19, x20, [sp, #16]
  402c38:	adrp	x19, 417000 <ferror@plt+0x152e0>
  402c3c:	add	x19, x19, #0x2c0
  402c40:	add	x20, x19, #0x10
  402c44:	str	x21, [sp, #32]
  402c48:	mov	x21, x1
  402c4c:	str	x0, [x19, #16]
  402c50:	ldr	x0, [x19, #128]
  402c54:	str	x0, [x20, #24]
  402c58:	ldr	x0, [x19, #136]
  402c5c:	str	w1, [x20, #8]
  402c60:	lsl	w0, w0, #1
  402c64:	str	w0, [x20, #32]
  402c68:	mov	x0, x20
  402c6c:	bl	401c60 <inflateReset@plt>
  402c70:	ldr	x0, [x19, #136]
  402c74:	cmp	x21, x0, lsl #1
  402c78:	b.ls	402c9c <ferror@plt+0xf7c>  // b.plast
  402c7c:	mov	w2, #0x5                   	// #5
  402c80:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402c84:	mov	x0, #0x0                   	// #0
  402c88:	add	x1, x1, #0x466
  402c8c:	bl	401c50 <dcgettext@plt>
  402c90:	mov	x1, x0
  402c94:	mov	w0, #0x4                   	// #4
  402c98:	bl	401c70 <errx@plt>
  402c9c:	mov	x0, x20
  402ca0:	mov	w1, #0x4                   	// #4
  402ca4:	bl	401930 <inflate@plt>
  402ca8:	mov	w19, w0
  402cac:	cmp	w0, #0x1
  402cb0:	b.eq	402ce4 <ferror@plt+0xfc4>  // b.none
  402cb4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402cb8:	add	x1, x1, #0x47b
  402cbc:	mov	w2, #0x5                   	// #5
  402cc0:	mov	x0, #0x0                   	// #0
  402cc4:	bl	401c50 <dcgettext@plt>
  402cc8:	mov	x20, x0
  402ccc:	mov	w0, w19
  402cd0:	bl	4019e0 <zError@plt>
  402cd4:	mov	x1, x20
  402cd8:	mov	x2, x0
  402cdc:	mov	w0, #0x4                   	// #4
  402ce0:	bl	401c70 <errx@plt>
  402ce4:	ldr	w0, [x20, #40]
  402ce8:	ldp	x19, x20, [sp, #16]
  402cec:	ldr	x21, [sp, #32]
  402cf0:	ldp	x29, x30, [sp], #48
  402cf4:	ret
  402cf8:	stp	x29, x30, [sp, #-256]!
  402cfc:	add	x1, sp, #0x100
  402d00:	mov	x29, sp
  402d04:	stp	x1, x1, [sp, #48]
  402d08:	add	x1, sp, #0xd0
  402d0c:	str	x1, [sp, #64]
  402d10:	mov	w1, #0xffffffd0            	// #-48
  402d14:	str	w1, [sp, #72]
  402d18:	mov	w1, #0xffffff80            	// #-128
  402d1c:	str	w1, [sp, #76]
  402d20:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402d24:	stp	x2, x3, [sp, #208]
  402d28:	add	x1, x1, #0x493
  402d2c:	ldp	x2, x3, [sp, #48]
  402d30:	stp	x2, x3, [sp, #16]
  402d34:	ldp	x2, x3, [sp, #64]
  402d38:	stp	x2, x3, [sp, #32]
  402d3c:	add	x2, sp, #0x10
  402d40:	str	q0, [sp, #80]
  402d44:	str	q1, [sp, #96]
  402d48:	str	q2, [sp, #112]
  402d4c:	str	q3, [sp, #128]
  402d50:	str	q4, [sp, #144]
  402d54:	str	q5, [sp, #160]
  402d58:	str	q6, [sp, #176]
  402d5c:	str	q7, [sp, #192]
  402d60:	stp	x4, x5, [sp, #224]
  402d64:	stp	x6, x7, [sp, #240]
  402d68:	bl	401b90 <vasprintf@plt>
  402d6c:	tbz	w0, #31, 402d80 <ferror@plt+0x1060>
  402d70:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402d74:	mov	w0, #0x8                   	// #8
  402d78:	add	x1, x1, #0x49c
  402d7c:	bl	401cf0 <err@plt>
  402d80:	ldp	x29, x30, [sp], #256
  402d84:	ret
  402d88:	stp	x29, x30, [sp, #-128]!
  402d8c:	mov	x29, sp
  402d90:	stp	x21, x22, [sp, #32]
  402d94:	mov	x21, x1
  402d98:	ldrh	w1, [x1]
  402d9c:	stp	x19, x20, [sp, #16]
  402da0:	adrp	x22, 417000 <ferror@plt+0x152e0>
  402da4:	and	w1, w1, #0xf000
  402da8:	stp	x23, x24, [sp, #48]
  402dac:	adrp	x19, 417000 <ferror@plt+0x152e0>
  402db0:	ldr	w23, [x21, #8]
  402db4:	stp	x25, x26, [sp, #64]
  402db8:	mov	x20, x0
  402dbc:	cmp	w1, #0x4, lsl #12
  402dc0:	stp	x27, x28, [sp, #80]
  402dc4:	add	x22, x22, #0x268
  402dc8:	add	x19, x19, #0x2c0
  402dcc:	b.ne	402fe0 <ferror@plt+0x12c0>  // b.any
  402dd0:	bl	4018c0 <strlen@plt>
  402dd4:	lsr	w23, w23, #6
  402dd8:	ldr	w25, [x21, #4]
  402ddc:	mov	x26, x0
  402de0:	add	w0, w0, #0x100
  402de4:	lsl	w27, w23, #2
  402de8:	ubfiz	x23, x23, #2, #26
  402dec:	sxtw	x0, w0
  402df0:	bl	4029e0 <ferror@plt+0xcc0>
  402df4:	ubfx	x25, x25, #0, #24
  402df8:	cmp	x23, #0x0
  402dfc:	mov	x24, x0
  402e00:	ccmp	w25, #0x0, #0x4, eq  // eq = none
  402e04:	b.eq	402e24 <ferror@plt+0x1104>  // b.none
  402e08:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402e0c:	add	x1, x1, #0x4b3
  402e10:	mov	w2, #0x5                   	// #5
  402e14:	mov	x0, #0x0                   	// #0
  402e18:	bl	401c50 <dcgettext@plt>
  402e1c:	mov	x2, x20
  402e20:	b	4031c4 <ferror@plt+0x14a4>
  402e24:	cbz	w27, 402e38 <ferror@plt+0x1118>
  402e28:	ldr	x0, [x22, #8]
  402e2c:	cmp	x23, x0
  402e30:	b.cs	402e38 <ferror@plt+0x1118>  // b.hs, b.nlast
  402e34:	str	x23, [x22, #8]
  402e38:	sxtw	x27, w26
  402e3c:	mov	x1, x20
  402e40:	mov	x2, x27
  402e44:	mov	x0, x24
  402e48:	bl	401880 <memcpy@plt>
  402e4c:	add	w26, w26, #0x1
  402e50:	mov	w0, #0x2f                  	// #47
  402e54:	strb	w0, [x24, x27]
  402e58:	ldr	w0, [x19, #144]
  402e5c:	cbz	w0, 402e70 <ferror@plt+0x1150>
  402e60:	mov	x2, x20
  402e64:	mov	x1, x21
  402e68:	mov	w0, #0x64                  	// #100
  402e6c:	bl	402a20 <ferror@plt+0xd00>
  402e70:	ldr	x0, [x22, #16]
  402e74:	ldrsb	w0, [x0]
  402e78:	cbz	w0, 402ebc <ferror@plt+0x119c>
  402e7c:	ldrh	w1, [x21]
  402e80:	mov	x0, x20
  402e84:	bl	401cd0 <mkdir@plt>
  402e88:	tbz	w0, #31, 402eb0 <ferror@plt+0x1190>
  402e8c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402e90:	add	x1, x1, #0x4e9
  402e94:	mov	w2, #0x5                   	// #5
  402e98:	mov	x0, #0x0                   	// #0
  402e9c:	bl	401c50 <dcgettext@plt>
  402ea0:	mov	x2, x20
  402ea4:	mov	x1, x0
  402ea8:	mov	w0, #0x8                   	// #8
  402eac:	bl	401cf0 <err@plt>
  402eb0:	mov	x1, x21
  402eb4:	mov	x0, x20
  402eb8:	bl	402afc <ferror@plt+0xddc>
  402ebc:	add	x0, x24, w26, sxtw
  402ec0:	str	x0, [sp, #96]
  402ec4:	cmp	w25, #0x0
  402ec8:	b.gt	402eec <ferror@plt+0x11cc>
  402ecc:	mov	x0, x24
  402ed0:	ldp	x19, x20, [sp, #16]
  402ed4:	ldp	x21, x22, [sp, #32]
  402ed8:	ldp	x23, x24, [sp, #48]
  402edc:	ldp	x25, x26, [sp, #64]
  402ee0:	ldp	x27, x28, [sp, #80]
  402ee4:	ldp	x29, x30, [sp], #128
  402ee8:	b	401b70 <free@plt>
  402eec:	mov	w0, w23
  402ef0:	bl	402930 <ferror@plt+0xc10>
  402ef4:	mov	x21, x0
  402ef8:	mov	x0, #0xc                   	// #12
  402efc:	bl	4029e0 <ferror@plt+0xcc0>
  402f00:	mov	x2, x0
  402f04:	mov	x20, x0
  402f08:	ldr	w0, [x19, #8]
  402f0c:	mov	x1, x21
  402f10:	add	x28, x23, #0xc
  402f14:	bl	403638 <ferror@plt+0x1918>
  402f18:	ldrb	w3, [x20, #8]
  402f1c:	ubfiz	w27, w3, #2, #6
  402f20:	add	w0, w27, #0xc
  402f24:	add	w21, w26, w27
  402f28:	sub	w25, w25, w0
  402f2c:	mov	x0, x28
  402f30:	bl	402930 <ferror@plt+0xc10>
  402f34:	mov	x1, x0
  402f38:	ldr	x0, [sp, #96]
  402f3c:	sxtw	x21, w21
  402f40:	sxtw	x23, w27
  402f44:	mov	x2, x23
  402f48:	bl	401880 <memcpy@plt>
  402f4c:	strb	wzr, [x24, x21]
  402f50:	cbnz	w27, 402f74 <ferror@plt+0x1254>
  402f54:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402f58:	add	x1, x1, #0x4fa
  402f5c:	mov	w2, #0x5                   	// #5
  402f60:	mov	x0, #0x0                   	// #0
  402f64:	bl	401c50 <dcgettext@plt>
  402f68:	mov	x1, x0
  402f6c:	mov	w0, #0x4                   	// #4
  402f70:	bl	401c70 <errx@plt>
  402f74:	mov	x0, x24
  402f78:	bl	4018c0 <strlen@plt>
  402f7c:	sub	x21, x21, x0
  402f80:	cmp	x21, #0x3
  402f84:	b.ls	402f98 <ferror@plt+0x1278>  // b.plast
  402f88:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402f8c:	mov	w2, #0x5                   	// #5
  402f90:	add	x1, x1, #0x512
  402f94:	b	402f60 <ferror@plt+0x1240>
  402f98:	mov	x0, x24
  402f9c:	mov	x1, x20
  402fa0:	bl	402d88 <ferror@plt+0x1068>
  402fa4:	add	x23, x28, x23
  402fa8:	ldr	x0, [x22, #8]
  402fac:	cmp	x23, x0
  402fb0:	b.hi	402fc4 <ferror@plt+0x12a4>  // b.pmore
  402fb4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  402fb8:	mov	w2, #0x5                   	// #5
  402fbc:	add	x1, x1, #0x526
  402fc0:	b	402f60 <ferror@plt+0x1240>
  402fc4:	ldr	x0, [x19, #152]
  402fc8:	cmp	x23, x0
  402fcc:	b.ls	402fd4 <ferror@plt+0x12b4>  // b.plast
  402fd0:	str	x23, [x19, #152]
  402fd4:	mov	x0, x20
  402fd8:	bl	401b70 <free@plt>
  402fdc:	b	402ec4 <ferror@plt+0x11a4>
  402fe0:	cmp	w1, #0x8, lsl #12
  402fe4:	b.ne	403280 <ferror@plt+0x1560>  // b.any
  402fe8:	ldr	w0, [x21, #4]
  402fec:	lsr	w23, w23, #6
  402ff0:	and	w0, w0, #0xffffff
  402ff4:	ubfiz	x26, x23, #2, #26
  402ff8:	cbnz	w23, 403010 <ferror@plt+0x12f0>
  402ffc:	cbz	w0, 403034 <ferror@plt+0x1314>
  403000:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403004:	mov	w2, #0x5                   	// #5
  403008:	add	x1, x1, #0x537
  40300c:	b	402f60 <ferror@plt+0x1240>
  403010:	cbnz	w0, 403024 <ferror@plt+0x1304>
  403014:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403018:	mov	w2, #0x5                   	// #5
  40301c:	add	x1, x1, #0x564
  403020:	b	402f60 <ferror@plt+0x1240>
  403024:	ldr	x0, [x22, #24]
  403028:	cmp	x26, x0
  40302c:	b.cs	403034 <ferror@plt+0x1314>  // b.hs, b.nlast
  403030:	str	x26, [x22, #24]
  403034:	ldr	w0, [x19, #144]
  403038:	cbz	w0, 40304c <ferror@plt+0x132c>
  40303c:	mov	x2, x20
  403040:	mov	x1, x21
  403044:	mov	w0, #0x66                  	// #102
  403048:	bl	402a20 <ferror@plt+0xd00>
  40304c:	ldr	x0, [x22, #16]
  403050:	ldrsb	w0, [x0]
  403054:	cbz	w0, 403080 <ferror@plt+0x1360>
  403058:	ldrh	w2, [x21]
  40305c:	mov	x0, x20
  403060:	mov	w1, #0x241                 	// #577
  403064:	bl	401a00 <open@plt>
  403068:	mov	w25, w0
  40306c:	tbz	w0, #31, 403084 <ferror@plt+0x1364>
  403070:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403074:	mov	w2, #0x5                   	// #5
  403078:	add	x1, x1, #0x591
  40307c:	b	402e98 <ferror@plt+0x1178>
  403080:	mov	w25, #0x0                   	// #0
  403084:	ldr	w24, [x21, #4]
  403088:	tst	x24, #0xffffff
  40308c:	b.ne	4030e0 <ferror@plt+0x13c0>  // b.any
  403090:	ldr	x0, [x22, #16]
  403094:	ldrsb	w0, [x0]
  403098:	cbz	w0, 4030c4 <ferror@plt+0x13a4>
  40309c:	mov	w0, w25
  4030a0:	bl	4019c0 <fsync@plt>
  4030a4:	mov	w19, w0
  4030a8:	mov	w0, w25
  4030ac:	bl	401a80 <close@plt>
  4030b0:	orr	w19, w19, w0
  4030b4:	cbnz	w19, 403268 <ferror@plt+0x1548>
  4030b8:	mov	x1, x21
  4030bc:	mov	x0, x20
  4030c0:	bl	402afc <ferror@plt+0xddc>
  4030c4:	ldp	x19, x20, [sp, #16]
  4030c8:	ldp	x21, x22, [sp, #32]
  4030cc:	ldp	x23, x24, [sp, #48]
  4030d0:	ldp	x25, x26, [sp, #64]
  4030d4:	ldp	x27, x28, [sp, #80]
  4030d8:	ldp	x29, x30, [sp], #128
  4030dc:	ret
  4030e0:	ldr	x0, [x19, #136]
  4030e4:	and	x24, x24, #0xffffff
  4030e8:	adrp	x27, 405000 <ferror@plt+0x32e0>
  4030ec:	sub	x23, x0, #0x1
  4030f0:	add	x23, x23, x24
  4030f4:	udiv	x23, x23, x0
  4030f8:	adrp	x0, 405000 <ferror@plt+0x32e0>
  4030fc:	add	x0, x0, #0x5b5
  403100:	str	x0, [sp, #96]
  403104:	add	x0, x27, #0x5a0
  403108:	str	x0, [sp, #104]
  40310c:	add	x23, x26, x23, lsl #2
  403110:	ldr	w27, [x19, #8]
  403114:	mov	x0, x26
  403118:	ldr	x28, [x19, #136]
  40311c:	bl	402930 <ferror@plt+0xc10>
  403120:	ldr	w1, [x0]
  403124:	mov	w0, w27
  403128:	mov	x27, x23
  40312c:	bl	4035c0 <ferror@plt+0x18a0>
  403130:	mov	w23, w0
  403134:	ldr	x1, [x19, #160]
  403138:	cmp	x1, w0, uxtw
  40313c:	b.cs	403144 <ferror@plt+0x1424>  // b.hs, b.nlast
  403140:	str	x23, [x19, #160]
  403144:	ldr	w0, [x19, #144]
  403148:	add	x26, x26, #0x4
  40314c:	cmp	x23, x27
  403150:	b.ne	4031d0 <ferror@plt+0x14b0>  // b.any
  403154:	cmp	w0, #0x1
  403158:	b.le	40317c <ferror@plt+0x145c>
  40315c:	ldr	x1, [sp, #104]
  403160:	mov	w2, #0x5                   	// #5
  403164:	ldr	x27, [x19, #136]
  403168:	mov	x0, #0x0                   	// #0
  40316c:	bl	401c50 <dcgettext@plt>
  403170:	mov	x2, x27
  403174:	mov	x1, x23
  403178:	bl	401ca0 <printf@plt>
  40317c:	ldr	x0, [x19, #136]
  403180:	mov	w1, #0x0                   	// #0
  403184:	cmp	x0, x24
  403188:	ldr	x0, [x19, #128]
  40318c:	csel	x28, x28, x24, ls  // ls = plast
  403190:	mov	x2, x28
  403194:	bl	401a50 <memset@plt>
  403198:	ldr	x0, [x19, #136]
  40319c:	cmp	x24, x0
  4031a0:	b.cc	403214 <ferror@plt+0x14f4>  // b.lo, b.ul, b.last
  4031a4:	cmp	x0, x28
  4031a8:	b.eq	403244 <ferror@plt+0x1524>  // b.none
  4031ac:	mov	w2, #0x5                   	// #5
  4031b0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	add	x1, x1, #0x5e0
  4031bc:	bl	401c50 <dcgettext@plt>
  4031c0:	mov	x2, x28
  4031c4:	mov	x1, x0
  4031c8:	mov	w0, #0x4                   	// #4
  4031cc:	bl	401c70 <errx@plt>
  4031d0:	sub	x28, x23, x27
  4031d4:	cmp	w0, #0x1
  4031d8:	b.le	4031fc <ferror@plt+0x14dc>
  4031dc:	ldr	x1, [sp, #96]
  4031e0:	mov	w2, #0x5                   	// #5
  4031e4:	mov	x0, #0x0                   	// #0
  4031e8:	bl	401c50 <dcgettext@plt>
  4031ec:	mov	x3, x28
  4031f0:	mov	x2, x23
  4031f4:	mov	x1, x27
  4031f8:	bl	401ca0 <printf@plt>
  4031fc:	mov	x0, x27
  403200:	bl	402930 <ferror@plt+0xc10>
  403204:	mov	x1, x28
  403208:	bl	402c2c <ferror@plt+0xf0c>
  40320c:	sxtw	x28, w0
  403210:	b	403198 <ferror@plt+0x1478>
  403214:	cmp	x24, x28
  403218:	b.eq	403244 <ferror@plt+0x1524>  // b.none
  40321c:	mov	w2, #0x5                   	// #5
  403220:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403224:	mov	x0, #0x0                   	// #0
  403228:	add	x1, x1, #0x5f6
  40322c:	bl	401c50 <dcgettext@plt>
  403230:	mov	x1, x0
  403234:	mov	x3, x24
  403238:	mov	x2, x28
  40323c:	mov	w0, #0x4                   	// #4
  403240:	bl	401c70 <errx@plt>
  403244:	ldr	x0, [x22, #16]
  403248:	sub	x24, x24, x28
  40324c:	ldrsb	w0, [x0]
  403250:	cbz	w0, 403278 <ferror@plt+0x1558>
  403254:	ldr	x1, [x19, #128]
  403258:	mov	x2, x28
  40325c:	mov	w0, w25
  403260:	bl	401aa0 <write@plt>
  403264:	tbz	x0, #63, 403278 <ferror@plt+0x1558>
  403268:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40326c:	mov	w2, #0x5                   	// #5
  403270:	add	x1, x1, #0x612
  403274:	b	402e98 <ferror@plt+0x1178>
  403278:	cbnz	x24, 403110 <ferror@plt+0x13f0>
  40327c:	b	403090 <ferror@plt+0x1370>
  403280:	cmp	w1, #0xa, lsl #12
  403284:	b.ne	4033d4 <ferror@plt+0x16b4>  // b.any
  403288:	lsr	w23, w23, #6
  40328c:	ldr	w24, [x19, #8]
  403290:	lsl	w26, w23, #2
  403294:	ubfiz	x23, x23, #2, #26
  403298:	mov	x0, x23
  40329c:	bl	402930 <ferror@plt+0xc10>
  4032a0:	ldr	w1, [x0]
  4032a4:	add	x25, x23, #0x4
  4032a8:	mov	w0, w24
  4032ac:	bl	4035c0 <ferror@plt+0x18a0>
  4032b0:	mov	w24, w0
  4032b4:	cbnz	w26, 4032c8 <ferror@plt+0x15a8>
  4032b8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4032bc:	mov	w2, #0x5                   	// #5
  4032c0:	add	x1, x1, #0x623
  4032c4:	b	402f60 <ferror@plt+0x1240>
  4032c8:	ldr	w0, [x21, #4]
  4032cc:	tst	x0, #0xffffff
  4032d0:	b.ne	4032e4 <ferror@plt+0x15c4>  // b.any
  4032d4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4032d8:	mov	w2, #0x5                   	// #5
  4032dc:	add	x1, x1, #0x641
  4032e0:	b	402f60 <ferror@plt+0x1240>
  4032e4:	ldr	x0, [x22, #24]
  4032e8:	cmp	x23, x0
  4032ec:	b.cs	4032f4 <ferror@plt+0x15d4>  // b.hs, b.nlast
  4032f0:	str	x23, [x22, #24]
  4032f4:	ldr	x0, [x19, #160]
  4032f8:	cmp	x24, x0
  4032fc:	b.ls	403304 <ferror@plt+0x15e4>  // b.plast
  403300:	str	x24, [x19, #160]
  403304:	mov	x0, x25
  403308:	sub	x23, x24, x25
  40330c:	bl	402930 <ferror@plt+0xc10>
  403310:	mov	x1, x23
  403314:	bl	402c2c <ferror@plt+0xf0c>
  403318:	ldr	w1, [x21, #4]
  40331c:	sxtw	x2, w0
  403320:	and	x1, x1, #0xffffff
  403324:	cmp	x1, w0, sxtw
  403328:	b.eq	40333c <ferror@plt+0x161c>  // b.none
  40332c:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403330:	mov	w2, #0x5                   	// #5
  403334:	add	x1, x1, #0x65d
  403338:	b	402e14 <ferror@plt+0x10f4>
  40333c:	ldr	x3, [x19, #128]
  403340:	ldr	w0, [x19, #144]
  403344:	strb	wzr, [x3, x2]
  403348:	cbz	w0, 4033a8 <ferror@plt+0x1688>
  40334c:	mov	x2, x20
  403350:	add	x0, sp, #0x78
  403354:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403358:	add	x1, x1, #0x493
  40335c:	bl	402cf8 <ferror@plt+0xfd8>
  403360:	ldr	x2, [sp, #120]
  403364:	mov	w0, #0x6c                  	// #108
  403368:	mov	x1, x21
  40336c:	bl	402a20 <ferror@plt+0xd00>
  403370:	ldr	w0, [x19, #144]
  403374:	cmp	w0, #0x1
  403378:	b.le	4033a0 <ferror@plt+0x1680>
  40337c:	mov	w2, #0x5                   	// #5
  403380:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403384:	mov	x0, #0x0                   	// #0
  403388:	add	x1, x1, #0x5b5
  40338c:	bl	401c50 <dcgettext@plt>
  403390:	mov	x3, x23
  403394:	mov	x2, x24
  403398:	mov	x1, x25
  40339c:	bl	401ca0 <printf@plt>
  4033a0:	ldr	x0, [sp, #120]
  4033a4:	bl	401b70 <free@plt>
  4033a8:	ldr	x0, [x22, #16]
  4033ac:	ldrsb	w0, [x0]
  4033b0:	cbz	w0, 4030c4 <ferror@plt+0x13a4>
  4033b4:	ldr	x0, [x19, #128]
  4033b8:	mov	x1, x20
  4033bc:	bl	401b80 <symlink@plt>
  4033c0:	tbz	w0, #31, 4030b8 <ferror@plt+0x1398>
  4033c4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4033c8:	mov	w2, #0x5                   	// #5
  4033cc:	add	x1, x1, #0x677
  4033d0:	b	402e98 <ferror@plt+0x1178>
  4033d4:	tst	w23, #0xffffffc0
  4033d8:	b.eq	4033ec <ferror@plt+0x16cc>  // b.none
  4033dc:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	add	x1, x1, #0x68a
  4033e8:	b	402e14 <ferror@plt+0x10f4>
  4033ec:	cmp	w1, #0x2, lsl #12
  4033f0:	b.ne	403444 <ferror@plt+0x1724>  // b.any
  4033f4:	ldr	w23, [x21, #4]
  4033f8:	mov	w0, #0x63                  	// #99
  4033fc:	and	x23, x23, #0xffffff
  403400:	ldr	w1, [x19, #144]
  403404:	cbz	w1, 403414 <ferror@plt+0x16f4>
  403408:	mov	x2, x20
  40340c:	mov	x1, x21
  403410:	bl	402a20 <ferror@plt+0xd00>
  403414:	ldr	x0, [x22, #16]
  403418:	ldrsb	w0, [x0]
  40341c:	cbz	w0, 4030c4 <ferror@plt+0x13a4>
  403420:	ldrh	w1, [x21]
  403424:	mov	x2, x23
  403428:	mov	x0, x20
  40342c:	bl	405380 <ferror@plt+0x3660>
  403430:	tbz	w0, #31, 4030b8 <ferror@plt+0x1398>
  403434:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403438:	mov	w2, #0x5                   	// #5
  40343c:	add	x1, x1, #0x6fb
  403440:	b	402e98 <ferror@plt+0x1178>
  403444:	cmp	w1, #0x6, lsl #12
  403448:	b.ne	40345c <ferror@plt+0x173c>  // b.any
  40344c:	ldr	w23, [x21, #4]
  403450:	mov	w0, #0x62                  	// #98
  403454:	and	x23, x23, #0xffffff
  403458:	b	403400 <ferror@plt+0x16e0>
  40345c:	cmp	w1, #0x1, lsl #12
  403460:	b.ne	403480 <ferror@plt+0x1760>  // b.any
  403464:	ldr	w0, [x21, #4]
  403468:	tst	x0, #0xffffff
  40346c:	b.eq	4034cc <ferror@plt+0x17ac>  // b.none
  403470:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403474:	mov	w2, #0x5                   	// #5
  403478:	add	x1, x1, #0x6af
  40347c:	b	402e14 <ferror@plt+0x10f4>
  403480:	cmp	w1, #0xc, lsl #12
  403484:	b.ne	4034a4 <ferror@plt+0x1784>  // b.any
  403488:	ldr	w0, [x21, #4]
  40348c:	tst	x0, #0xffffff
  403490:	b.eq	4034d8 <ferror@plt+0x17b8>  // b.none
  403494:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403498:	mov	w2, #0x5                   	// #5
  40349c:	add	x1, x1, #0x6ca
  4034a0:	b	402e14 <ferror@plt+0x10f4>
  4034a4:	mov	w2, #0x5                   	// #5
  4034a8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4034ac:	mov	x0, #0x0                   	// #0
  4034b0:	add	x1, x1, #0x6e7
  4034b4:	bl	401c50 <dcgettext@plt>
  4034b8:	mov	x1, x0
  4034bc:	ldrh	w3, [x21]
  4034c0:	mov	x2, x20
  4034c4:	mov	w0, #0x4                   	// #4
  4034c8:	bl	401c70 <errx@plt>
  4034cc:	mov	w0, #0x70                  	// #112
  4034d0:	mov	x23, #0x0                   	// #0
  4034d4:	b	403400 <ferror@plt+0x16e0>
  4034d8:	mov	w0, #0x73                  	// #115
  4034dc:	b	4034d0 <ferror@plt+0x17b0>
  4034e0:	mov	w7, w1
  4034e4:	mov	x1, x2
  4034e8:	cmp	w0, w7
  4034ec:	b.ne	4034fc <ferror@plt+0x17dc>  // b.any
  4034f0:	mov	x0, x3
  4034f4:	mov	x2, #0xc                   	// #12
  4034f8:	b	401890 <memmove@plt>
  4034fc:	sub	sp, sp, #0x10
  403500:	ldrh	w0, [x2]
  403504:	ldrb	w4, [x2, #8]
  403508:	rev16	w0, w0
  40350c:	ldrb	w6, [x2, #11]
  403510:	strh	w0, [sp]
  403514:	ldrh	w0, [x2, #2]
  403518:	ldrb	w5, [x2, #10]
  40351c:	rev16	w0, w0
  403520:	strh	w0, [sp, #2]
  403524:	ldurh	w0, [x2, #5]
  403528:	rev16	w0, w0
  40352c:	strh	w0, [sp, #4]
  403530:	ldrb	w0, [x2, #4]
  403534:	strb	w0, [sp, #6]
  403538:	ldrb	w0, [x2, #7]
  40353c:	strb	w0, [sp, #7]
  403540:	ldrb	w2, [x2, #9]
  403544:	cbz	w7, 403590 <ferror@plt+0x1870>
  403548:	lsr	w0, w6, #6
  40354c:	orr	w0, w0, w4, lsl #2
  403550:	lsr	w4, w4, #6
  403554:	strb	w0, [sp, #8]
  403558:	lsr	w0, w5, #6
  40355c:	orr	w6, w0, w6, lsl #2
  403560:	lsr	w0, w2, #6
  403564:	orr	w2, w4, w2, lsl #2
  403568:	orr	w5, w0, w5, lsl #2
  40356c:	strb	w6, [sp, #9]
  403570:	strb	w5, [sp, #10]
  403574:	strb	w2, [sp, #11]
  403578:	ldr	x0, [sp]
  40357c:	str	x0, [x3]
  403580:	ldr	w0, [sp, #8]
  403584:	str	w0, [x3, #8]
  403588:	add	sp, sp, #0x10
  40358c:	ret
  403590:	lsl	w0, w6, #6
  403594:	orr	w0, w0, w4, lsr #2
  403598:	strb	w0, [sp, #8]
  40359c:	lsl	w0, w5, #6
  4035a0:	lsl	w4, w4, #6
  4035a4:	orr	w6, w0, w6, lsr #2
  4035a8:	lsl	w0, w2, #6
  4035ac:	orr	w5, w0, w5, lsr #2
  4035b0:	orr	w2, w4, w2, lsr #2
  4035b4:	strb	w6, [sp, #9]
  4035b8:	strb	w5, [sp, #10]
  4035bc:	b	403574 <ferror@plt+0x1854>
  4035c0:	cbz	w0, 4035c8 <ferror@plt+0x18a8>
  4035c4:	rev	w1, w1
  4035c8:	mov	w0, w1
  4035cc:	ret
  4035d0:	cbz	w0, 403634 <ferror@plt+0x1914>
  4035d4:	ldr	w0, [x1]
  4035d8:	rev	w0, w0
  4035dc:	str	w0, [x1]
  4035e0:	ldr	w0, [x1, #4]
  4035e4:	rev	w0, w0
  4035e8:	str	w0, [x1, #4]
  4035ec:	ldr	w0, [x1, #8]
  4035f0:	rev	w0, w0
  4035f4:	str	w0, [x1, #8]
  4035f8:	ldr	w0, [x1, #12]
  4035fc:	rev	w0, w0
  403600:	str	w0, [x1, #12]
  403604:	ldr	w0, [x1, #32]
  403608:	rev	w0, w0
  40360c:	str	w0, [x1, #32]
  403610:	ldr	w0, [x1, #36]
  403614:	rev	w0, w0
  403618:	str	w0, [x1, #36]
  40361c:	ldr	w0, [x1, #40]
  403620:	rev	w0, w0
  403624:	str	w0, [x1, #40]
  403628:	ldr	w0, [x1, #44]
  40362c:	rev	w0, w0
  403630:	str	w0, [x1, #44]
  403634:	ret
  403638:	mov	x3, x2
  40363c:	mov	x2, x1
  403640:	mov	w1, #0x0                   	// #0
  403644:	b	4034e0 <ferror@plt+0x17c0>
  403648:	mov	x3, x2
  40364c:	mov	x2, x1
  403650:	mov	w1, w0
  403654:	mov	w0, #0x0                   	// #0
  403658:	b	4034e0 <ferror@plt+0x17c0>
  40365c:	stp	x29, x30, [sp, #-48]!
  403660:	mov	w2, #0x0                   	// #0
  403664:	mov	x29, sp
  403668:	str	x19, [sp, #16]
  40366c:	mov	w19, w0
  403670:	bl	401980 <lseek@plt>
  403674:	tbnz	x0, #63, 40369c <ferror@plt+0x197c>
  403678:	add	x1, sp, #0x2f
  40367c:	mov	w0, w19
  403680:	mov	x2, #0x1                   	// #1
  403684:	bl	401c20 <read@plt>
  403688:	cmp	x0, #0x0
  40368c:	cset	x0, gt
  403690:	ldr	x19, [sp, #16]
  403694:	ldp	x29, x30, [sp], #48
  403698:	ret
  40369c:	mov	x0, #0x0                   	// #0
  4036a0:	b	403690 <ferror@plt+0x1970>
  4036a4:	stp	x29, x30, [sp, #-144]!
  4036a8:	mov	x29, sp
  4036ac:	add	x1, sp, #0x10
  4036b0:	bl	405370 <ferror@plt+0x3650>
  4036b4:	cbnz	w0, 4036d0 <ferror@plt+0x19b0>
  4036b8:	ldr	w0, [sp, #32]
  4036bc:	and	w0, w0, #0xf000
  4036c0:	cmp	w0, #0x6, lsl #12
  4036c4:	cset	w0, eq  // eq = none
  4036c8:	ldp	x29, x30, [sp], #144
  4036cc:	ret
  4036d0:	mov	w0, #0x0                   	// #0
  4036d4:	b	4036c8 <ferror@plt+0x19a8>
  4036d8:	stp	x29, x30, [sp, #-64]!
  4036dc:	mov	x29, sp
  4036e0:	stp	x21, x22, [sp, #32]
  4036e4:	mov	w22, w0
  4036e8:	mov	x21, #0x7ffffffffffffffe    	// #9223372036854775806
  4036ec:	stp	x19, x20, [sp, #16]
  4036f0:	mov	x20, #0x0                   	// #0
  4036f4:	mov	x19, #0x400                 	// #1024
  4036f8:	str	x23, [sp, #48]
  4036fc:	mov	x23, #0xffffffffffffffff    	// #-1
  403700:	mov	x1, x19
  403704:	mov	w0, w22
  403708:	bl	40365c <ferror@plt+0x193c>
  40370c:	cbnz	x0, 403740 <ferror@plt+0x1a20>
  403710:	sub	x0, x19, #0x1
  403714:	cmp	x0, x20
  403718:	b.hi	40375c <ferror@plt+0x1a3c>  // b.pmore
  40371c:	mov	w0, w22
  403720:	mov	x1, #0x0                   	// #0
  403724:	bl	40365c <ferror@plt+0x193c>
  403728:	add	x0, x20, #0x1
  40372c:	ldp	x19, x20, [sp, #16]
  403730:	ldp	x21, x22, [sp, #32]
  403734:	ldr	x23, [sp, #48]
  403738:	ldp	x29, x30, [sp], #64
  40373c:	ret
  403740:	cmn	x19, #0x1
  403744:	b.eq	403784 <ferror@plt+0x1a64>  // b.none
  403748:	lsl	x0, x19, #1
  40374c:	cmp	x19, x21
  403750:	mov	x20, x19
  403754:	csel	x19, x0, x23, ls  // ls = plast
  403758:	b	403700 <ferror@plt+0x19e0>
  40375c:	add	x21, x19, x20
  403760:	mov	w0, w22
  403764:	lsr	x21, x21, #1
  403768:	mov	x1, x21
  40376c:	bl	40365c <ferror@plt+0x193c>
  403770:	cbnz	x0, 40377c <ferror@plt+0x1a5c>
  403774:	mov	x19, x21
  403778:	mov	x21, x20
  40377c:	mov	x20, x21
  403780:	b	403710 <ferror@plt+0x19f0>
  403784:	mov	x0, x19
  403788:	b	40372c <ferror@plt+0x1a0c>
  40378c:	stp	x29, x30, [sp, #-208]!
  403790:	mov	x2, x1
  403794:	mov	x29, sp
  403798:	stp	x19, x20, [sp, #16]
  40379c:	mov	x19, x1
  4037a0:	mov	x1, #0x1272                	// #4722
  4037a4:	mov	w20, w0
  4037a8:	movk	x1, #0x8008, lsl #16
  4037ac:	str	x21, [sp, #32]
  4037b0:	bl	401d00 <ioctl@plt>
  4037b4:	tbz	w0, #31, 4037dc <ferror@plt+0x1abc>
  4037b8:	add	x21, sp, #0x50
  4037bc:	mov	w0, w20
  4037c0:	mov	x2, x21
  4037c4:	mov	x1, #0x1260                	// #4704
  4037c8:	bl	401d00 <ioctl@plt>
  4037cc:	tbnz	w0, #31, 4037e4 <ferror@plt+0x1ac4>
  4037d0:	ldr	x0, [sp, #80]
  4037d4:	lsl	x0, x0, #9
  4037d8:	str	x0, [x19]
  4037dc:	mov	w0, #0x0                   	// #0
  4037e0:	b	40382c <ferror@plt+0x1b0c>
  4037e4:	mov	x1, #0x204                 	// #516
  4037e8:	add	x2, sp, #0x30
  4037ec:	mov	w0, w20
  4037f0:	movk	x1, #0x8020, lsl #16
  4037f4:	bl	401d00 <ioctl@plt>
  4037f8:	tbnz	w0, #31, 403804 <ferror@plt+0x1ae4>
  4037fc:	ldr	w0, [sp, #48]
  403800:	b	4037d4 <ferror@plt+0x1ab4>
  403804:	mov	x1, x21
  403808:	mov	w0, w20
  40380c:	bl	405370 <ferror@plt+0x3650>
  403810:	ldr	w1, [sp, #96]
  403814:	cbnz	w0, 40383c <ferror@plt+0x1b1c>
  403818:	and	w2, w1, #0xf000
  40381c:	cmp	w2, #0x8, lsl #12
  403820:	b.ne	40383c <ferror@plt+0x1b1c>  // b.any
  403824:	ldr	x1, [sp, #128]
  403828:	str	x1, [x19]
  40382c:	ldp	x19, x20, [sp, #16]
  403830:	ldr	x21, [sp, #32]
  403834:	ldp	x29, x30, [sp], #208
  403838:	ret
  40383c:	and	w1, w1, #0xf000
  403840:	cmp	w1, #0x6, lsl #12
  403844:	b.ne	403854 <ferror@plt+0x1b34>  // b.any
  403848:	mov	w0, w20
  40384c:	bl	4036d8 <ferror@plt+0x19b8>
  403850:	b	4037d8 <ferror@plt+0x1ab8>
  403854:	mov	w0, #0xffffffff            	// #-1
  403858:	b	40382c <ferror@plt+0x1b0c>
  40385c:	stp	x29, x30, [sp, #-48]!
  403860:	mov	x29, sp
  403864:	str	x19, [sp, #16]
  403868:	mov	x19, x1
  40386c:	add	x1, sp, #0x28
  403870:	bl	40378c <ferror@plt+0x1a6c>
  403874:	cbnz	w0, 403890 <ferror@plt+0x1b70>
  403878:	ldr	x1, [sp, #40]
  40387c:	lsr	x1, x1, #9
  403880:	str	x1, [x19]
  403884:	ldr	x19, [sp, #16]
  403888:	ldp	x29, x30, [sp], #48
  40388c:	ret
  403890:	mov	w0, #0xffffffff            	// #-1
  403894:	b	403884 <ferror@plt+0x1b64>
  403898:	stp	x29, x30, [sp, #-16]!
  40389c:	mov	x2, x1
  4038a0:	mov	x1, #0x1268                	// #4712
  4038a4:	mov	x29, sp
  4038a8:	bl	401d00 <ioctl@plt>
  4038ac:	asr	w0, w0, #31
  4038b0:	ldp	x29, x30, [sp], #16
  4038b4:	ret
  4038b8:	stp	x29, x30, [sp, #-32]!
  4038bc:	mov	x29, sp
  4038c0:	add	x2, sp, #0x18
  4038c4:	str	x1, [sp, #24]
  4038c8:	mov	x1, #0x127b                	// #4731
  4038cc:	bl	401d00 <ioctl@plt>
  4038d0:	asr	w0, w0, #31
  4038d4:	ldp	x29, x30, [sp], #32
  4038d8:	ret
  4038dc:	stp	x29, x30, [sp, #-32]!
  4038e0:	mov	x1, #0x127a                	// #4730
  4038e4:	mov	x29, sp
  4038e8:	add	x2, sp, #0x1c
  4038ec:	bl	401d00 <ioctl@plt>
  4038f0:	tbnz	w0, #31, 403908 <ferror@plt+0x1be8>
  4038f4:	ldr	w0, [sp, #28]
  4038f8:	cmp	w0, #0x0
  4038fc:	cset	w0, ne  // ne = any
  403900:	ldp	x29, x30, [sp], #32
  403904:	ret
  403908:	mov	w0, #0x0                   	// #0
  40390c:	b	403900 <ferror@plt+0x1be0>
  403910:	stp	x29, x30, [sp, #-176]!
  403914:	mov	x29, sp
  403918:	stp	x19, x20, [sp, #16]
  40391c:	mov	x20, x0
  403920:	ldr	w0, [x0, #16]
  403924:	str	x21, [sp, #32]
  403928:	mov	x21, x1
  40392c:	and	w0, w0, #0xf000
  403930:	mov	w1, w2
  403934:	cmp	w0, #0x6, lsl #12
  403938:	b.ne	403940 <ferror@plt+0x1c20>  // b.any
  40393c:	orr	w1, w2, #0x80
  403940:	mov	x0, x21
  403944:	bl	401a00 <open@plt>
  403948:	mov	w19, w0
  40394c:	tbnz	w0, #31, 403974 <ferror@plt+0x1c54>
  403950:	add	x1, sp, #0x30
  403954:	bl	405370 <ferror@plt+0x3650>
  403958:	tbz	w0, #31, 403988 <ferror@plt+0x1c68>
  40395c:	mov	w0, w19
  403960:	bl	401a80 <close@plt>
  403964:	bl	401cb0 <__errno_location@plt>
  403968:	mov	w19, #0xffffffff            	// #-1
  40396c:	mov	w1, #0x4d                  	// #77
  403970:	str	w1, [x0]
  403974:	mov	w0, w19
  403978:	ldp	x19, x20, [sp, #16]
  40397c:	ldr	x21, [sp, #32]
  403980:	ldp	x29, x30, [sp], #176
  403984:	ret
  403988:	ldr	x0, [x20]
  40398c:	ldr	x1, [sp, #48]
  403990:	cmp	x1, x0
  403994:	b.ne	40395c <ferror@plt+0x1c3c>  // b.any
  403998:	ldr	x0, [x20, #8]
  40399c:	ldr	x1, [sp, #56]
  4039a0:	cmp	x1, x0
  4039a4:	b.ne	40395c <ferror@plt+0x1c3c>  // b.any
  4039a8:	ldr	w0, [x20, #16]
  4039ac:	and	w0, w0, #0xf000
  4039b0:	cmp	w0, #0x6, lsl #12
  4039b4:	b.ne	403974 <ferror@plt+0x1c54>  // b.any
  4039b8:	mov	w0, w19
  4039bc:	bl	4038dc <ferror@plt+0x1bbc>
  4039c0:	cbz	w0, 403974 <ferror@plt+0x1c54>
  4039c4:	mov	w2, #0x5                   	// #5
  4039c8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4039cc:	mov	x0, #0x0                   	// #0
  4039d0:	add	x1, x1, #0xcf0
  4039d4:	bl	401c50 <dcgettext@plt>
  4039d8:	mov	x1, x21
  4039dc:	bl	401c10 <warnx@plt>
  4039e0:	b	403974 <ferror@plt+0x1c54>
  4039e4:	stp	x29, x30, [sp, #-16]!
  4039e8:	mov	x2, #0x0                   	// #0
  4039ec:	mov	x1, #0x5331                	// #21297
  4039f0:	mov	x29, sp
  4039f4:	bl	401d00 <ioctl@plt>
  4039f8:	cmp	w0, #0x0
  4039fc:	csel	w0, w0, wzr, ge  // ge = tcont
  403a00:	ldp	x29, x30, [sp], #16
  403a04:	ret
  403a08:	stp	x29, x30, [sp, #-48]!
  403a0c:	mov	x29, sp
  403a10:	stp	x19, x20, [sp, #16]
  403a14:	mov	x20, x1
  403a18:	mov	x19, x2
  403a1c:	mov	x1, #0x301                 	// #769
  403a20:	add	x2, sp, #0x20
  403a24:	bl	401d00 <ioctl@plt>
  403a28:	cbnz	w0, 403a48 <ferror@plt+0x1d28>
  403a2c:	ldrb	w1, [sp, #32]
  403a30:	str	w1, [x20]
  403a34:	ldrb	w1, [sp, #33]
  403a38:	str	w1, [x19]
  403a3c:	ldp	x19, x20, [sp, #16]
  403a40:	ldp	x29, x30, [sp], #48
  403a44:	ret
  403a48:	mov	w0, #0xffffffff            	// #-1
  403a4c:	b	403a3c <ferror@plt+0x1d1c>
  403a50:	mov	w1, w0
  403a54:	cmp	w0, #0x11
  403a58:	b.gt	403a8c <ferror@plt+0x1d6c>
  403a5c:	tbnz	w0, #31, 403b30 <ferror@plt+0x1e10>
  403a60:	cmp	w0, #0x11
  403a64:	b.hi	403b30 <ferror@plt+0x1e10>  // b.pmore
  403a68:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403a6c:	add	x0, x0, #0xd68
  403a70:	ldrb	w0, [x0, w1, uxtw]
  403a74:	adr	x1, 403a80 <ferror@plt+0x1d60>
  403a78:	add	x0, x1, w0, sxtb #2
  403a7c:	br	x0
  403a80:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403a84:	add	x0, x0, #0xd59
  403a88:	ret
  403a8c:	cmp	w1, #0x7f
  403a90:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403a94:	add	x0, x0, #0xd5e
  403a98:	csel	x0, x0, xzr, eq  // eq = none
  403a9c:	b	403a88 <ferror@plt+0x1d68>
  403aa0:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403aa4:	add	x0, x0, #0xd0a
  403aa8:	b	403a88 <ferror@plt+0x1d68>
  403aac:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403ab0:	add	x0, x0, #0xd12
  403ab4:	b	403a88 <ferror@plt+0x1d68>
  403ab8:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403abc:	add	x0, x0, #0xd1c
  403ac0:	b	403a88 <ferror@plt+0x1d68>
  403ac4:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403ac8:	add	x0, x0, #0xd21
  403acc:	b	403a88 <ferror@plt+0x1d68>
  403ad0:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403ad4:	add	x0, x0, #0xd25
  403ad8:	b	403a88 <ferror@plt+0x1d68>
  403adc:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403ae0:	add	x0, x0, #0xd2d
  403ae4:	b	403a88 <ferror@plt+0x1d68>
  403ae8:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403aec:	add	x0, x0, #0xd35
  403af0:	b	403a88 <ferror@plt+0x1d68>
  403af4:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403af8:	add	x0, x0, #0xd3d
  403afc:	b	403a88 <ferror@plt+0x1d68>
  403b00:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403b04:	add	x0, x0, #0xd42
  403b08:	b	403a88 <ferror@plt+0x1d68>
  403b0c:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403b10:	add	x0, x0, #0xd47
  403b14:	b	403a88 <ferror@plt+0x1d68>
  403b18:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403b1c:	add	x0, x0, #0xd51
  403b20:	b	403a88 <ferror@plt+0x1d68>
  403b24:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403b28:	add	x0, x0, #0xd55
  403b2c:	b	403a88 <ferror@plt+0x1d68>
  403b30:	mov	x0, #0x0                   	// #0
  403b34:	b	403a88 <ferror@plt+0x1d68>
  403b38:	adrp	x0, 405000 <ferror@plt+0x32e0>
  403b3c:	add	x0, x0, #0xd30
  403b40:	b	403a88 <ferror@plt+0x1d68>
  403b44:	str	xzr, [x1]
  403b48:	cbz	x0, 403b80 <ferror@plt+0x1e60>
  403b4c:	ldrsb	w2, [x0]
  403b50:	cmp	w2, #0x2f
  403b54:	b.ne	403ba0 <ferror@plt+0x1e80>  // b.any
  403b58:	ldrsb	w2, [x0, #1]
  403b5c:	cmp	w2, #0x2f
  403b60:	b.eq	403b84 <ferror@plt+0x1e64>  // b.none
  403b64:	mov	x2, #0x1                   	// #1
  403b68:	str	x2, [x1]
  403b6c:	add	x2, x0, x2
  403b70:	ldrsb	w3, [x2]
  403b74:	cmp	w3, #0x2f
  403b78:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403b7c:	b.ne	403b8c <ferror@plt+0x1e6c>  // b.any
  403b80:	ret
  403b84:	add	x0, x0, #0x1
  403b88:	b	403b48 <ferror@plt+0x1e28>
  403b8c:	ldr	x3, [x1]
  403b90:	add	x2, x2, #0x1
  403b94:	add	x3, x3, #0x1
  403b98:	str	x3, [x1]
  403b9c:	b	403b70 <ferror@plt+0x1e50>
  403ba0:	cbnz	w2, 403b64 <ferror@plt+0x1e44>
  403ba4:	mov	x0, #0x0                   	// #0
  403ba8:	b	403b80 <ferror@plt+0x1e60>
  403bac:	stp	x29, x30, [sp, #-64]!
  403bb0:	mov	x29, sp
  403bb4:	stp	x21, x22, [sp, #32]
  403bb8:	mov	x22, x0
  403bbc:	str	x23, [sp, #48]
  403bc0:	mov	x23, x1
  403bc4:	stp	x19, x20, [sp, #16]
  403bc8:	mov	x20, #0x0                   	// #0
  403bcc:	mov	w19, #0x0                   	// #0
  403bd0:	ldrsb	w1, [x22, x20]
  403bd4:	mov	w21, w20
  403bd8:	cbz	w1, 403bf4 <ferror@plt+0x1ed4>
  403bdc:	cbnz	w19, 403c10 <ferror@plt+0x1ef0>
  403be0:	cmp	w1, #0x5c
  403be4:	b.eq	403c1c <ferror@plt+0x1efc>  // b.none
  403be8:	mov	x0, x23
  403bec:	bl	401bc0 <strchr@plt>
  403bf0:	cbz	x0, 403c14 <ferror@plt+0x1ef4>
  403bf4:	sub	w0, w21, w19
  403bf8:	ldp	x19, x20, [sp, #16]
  403bfc:	sxtw	x0, w0
  403c00:	ldp	x21, x22, [sp, #32]
  403c04:	ldr	x23, [sp, #48]
  403c08:	ldp	x29, x30, [sp], #64
  403c0c:	ret
  403c10:	mov	w19, #0x0                   	// #0
  403c14:	add	x20, x20, #0x1
  403c18:	b	403bd0 <ferror@plt+0x1eb0>
  403c1c:	mov	w19, #0x1                   	// #1
  403c20:	b	403c14 <ferror@plt+0x1ef4>
  403c24:	stp	x29, x30, [sp, #-64]!
  403c28:	mov	x29, sp
  403c2c:	stp	x19, x20, [sp, #16]
  403c30:	mov	x19, x0
  403c34:	stp	x21, x22, [sp, #32]
  403c38:	mov	x21, x1
  403c3c:	mov	w22, w2
  403c40:	str	xzr, [sp, #56]
  403c44:	bl	401cb0 <__errno_location@plt>
  403c48:	str	wzr, [x0]
  403c4c:	mov	x20, x0
  403c50:	cbz	x19, 403c8c <ferror@plt+0x1f6c>
  403c54:	ldrsb	w0, [x19]
  403c58:	cbz	w0, 403c8c <ferror@plt+0x1f6c>
  403c5c:	add	x1, sp, #0x38
  403c60:	mov	w2, w22
  403c64:	mov	x0, x19
  403c68:	bl	401ab0 <strtoumax@plt>
  403c6c:	ldr	w1, [x20]
  403c70:	cbnz	w1, 403c8c <ferror@plt+0x1f6c>
  403c74:	ldr	x1, [sp, #56]
  403c78:	cmp	x1, x19
  403c7c:	b.eq	403c8c <ferror@plt+0x1f6c>  // b.none
  403c80:	cbz	x1, 403cb8 <ferror@plt+0x1f98>
  403c84:	ldrsb	w1, [x1]
  403c88:	cbz	w1, 403cb8 <ferror@plt+0x1f98>
  403c8c:	ldr	w1, [x20]
  403c90:	adrp	x0, 417000 <ferror@plt+0x152e0>
  403c94:	mov	x3, x19
  403c98:	mov	x2, x21
  403c9c:	cmp	w1, #0x22
  403ca0:	ldr	w0, [x0, #648]
  403ca4:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403ca8:	add	x1, x1, #0xd7a
  403cac:	b.ne	403cb4 <ferror@plt+0x1f94>  // b.any
  403cb0:	bl	401cf0 <err@plt>
  403cb4:	bl	401c70 <errx@plt>
  403cb8:	ldp	x19, x20, [sp, #16]
  403cbc:	ldp	x21, x22, [sp, #32]
  403cc0:	ldp	x29, x30, [sp], #64
  403cc4:	ret
  403cc8:	stp	x29, x30, [sp, #-32]!
  403ccc:	mov	x29, sp
  403cd0:	stp	x19, x20, [sp, #16]
  403cd4:	mov	x19, x1
  403cd8:	mov	x20, x0
  403cdc:	bl	401cb0 <__errno_location@plt>
  403ce0:	mov	w1, #0x22                  	// #34
  403ce4:	str	w1, [x0]
  403ce8:	adrp	x0, 417000 <ferror@plt+0x152e0>
  403cec:	adrp	x1, 405000 <ferror@plt+0x32e0>
  403cf0:	mov	x3, x20
  403cf4:	mov	x2, x19
  403cf8:	ldr	w0, [x0, #648]
  403cfc:	add	x1, x1, #0xd7a
  403d00:	bl	401cf0 <err@plt>
  403d04:	stp	x29, x30, [sp, #-32]!
  403d08:	mov	x29, sp
  403d0c:	stp	x19, x20, [sp, #16]
  403d10:	mov	x20, x1
  403d14:	mov	x19, x0
  403d18:	bl	403c24 <ferror@plt+0x1f04>
  403d1c:	mov	x1, #0xffffffff            	// #4294967295
  403d20:	cmp	x0, x1
  403d24:	b.ls	403d34 <ferror@plt+0x2014>  // b.plast
  403d28:	mov	x1, x20
  403d2c:	mov	x0, x19
  403d30:	bl	403cc8 <ferror@plt+0x1fa8>
  403d34:	ldp	x19, x20, [sp, #16]
  403d38:	ldp	x29, x30, [sp], #32
  403d3c:	ret
  403d40:	adrp	x1, 417000 <ferror@plt+0x152e0>
  403d44:	str	w0, [x1, #648]
  403d48:	ret
  403d4c:	stp	x29, x30, [sp, #-128]!
  403d50:	mov	x29, sp
  403d54:	stp	x19, x20, [sp, #16]
  403d58:	stp	x21, x22, [sp, #32]
  403d5c:	stp	x23, x24, [sp, #48]
  403d60:	stp	x25, x26, [sp, #64]
  403d64:	stp	x27, x28, [sp, #80]
  403d68:	str	xzr, [x1]
  403d6c:	cbnz	x0, 403d84 <ferror@plt+0x2064>
  403d70:	mov	w23, #0xffffffea            	// #-22
  403d74:	bl	401cb0 <__errno_location@plt>
  403d78:	neg	w1, w23
  403d7c:	str	w1, [x0]
  403d80:	b	404080 <ferror@plt+0x2360>
  403d84:	mov	x21, x0
  403d88:	ldrsb	w0, [x0]
  403d8c:	cbz	w0, 403d70 <ferror@plt+0x2050>
  403d90:	mov	x20, x1
  403d94:	mov	x22, x2
  403d98:	bl	401b30 <__ctype_b_loc@plt>
  403d9c:	mov	x25, x0
  403da0:	mov	x0, x21
  403da4:	ldr	x3, [x25]
  403da8:	ldrb	w2, [x0]
  403dac:	ldrsb	w1, [x0]
  403db0:	ldrh	w2, [x3, x2, lsl #1]
  403db4:	tbnz	w2, #13, 403e18 <ferror@plt+0x20f8>
  403db8:	cmp	w1, #0x2d
  403dbc:	b.eq	403d70 <ferror@plt+0x2050>  // b.none
  403dc0:	bl	401cb0 <__errno_location@plt>
  403dc4:	mov	x24, x0
  403dc8:	add	x26, sp, #0x78
  403dcc:	mov	x0, x21
  403dd0:	mov	x1, x26
  403dd4:	mov	w2, #0x0                   	// #0
  403dd8:	str	wzr, [x24]
  403ddc:	str	xzr, [sp, #120]
  403de0:	bl	401ab0 <strtoumax@plt>
  403de4:	ldr	w23, [x24]
  403de8:	ldr	x28, [sp, #120]
  403dec:	mov	x19, x0
  403df0:	cmp	x28, x21
  403df4:	b.eq	403e08 <ferror@plt+0x20e8>  // b.none
  403df8:	cbz	w23, 403e20 <ferror@plt+0x2100>
  403dfc:	sub	x0, x0, #0x1
  403e00:	cmn	x0, #0x3
  403e04:	b.ls	403e20 <ferror@plt+0x2100>  // b.plast
  403e08:	cbz	w23, 403d70 <ferror@plt+0x2050>
  403e0c:	neg	w23, w23
  403e10:	tbnz	w23, #31, 403d74 <ferror@plt+0x2054>
  403e14:	b	404080 <ferror@plt+0x2360>
  403e18:	add	x0, x0, #0x1
  403e1c:	b	403da8 <ferror@plt+0x2088>
  403e20:	cbz	x28, 404078 <ferror@plt+0x2358>
  403e24:	ldrsb	w0, [x28]
  403e28:	cbz	w0, 404078 <ferror@plt+0x2358>
  403e2c:	mov	w21, #0x0                   	// #0
  403e30:	mov	x27, #0x0                   	// #0
  403e34:	ldrsb	w0, [x28, #1]
  403e38:	cmp	w0, #0x69
  403e3c:	b.ne	403f14 <ferror@plt+0x21f4>  // b.any
  403e40:	ldrsb	w0, [x28, #2]
  403e44:	and	w0, w0, #0xffffffdf
  403e48:	cmp	w0, #0x42
  403e4c:	b.ne	403e58 <ferror@plt+0x2138>  // b.any
  403e50:	ldrsb	w0, [x28, #3]
  403e54:	cbz	w0, 404020 <ferror@plt+0x2300>
  403e58:	bl	4019a0 <localeconv@plt>
  403e5c:	mov	x3, x0
  403e60:	cbz	x0, 403ffc <ferror@plt+0x22dc>
  403e64:	ldr	x3, [x0]
  403e68:	cbz	x3, 403ffc <ferror@plt+0x22dc>
  403e6c:	mov	x0, x3
  403e70:	str	x3, [sp, #104]
  403e74:	bl	4018c0 <strlen@plt>
  403e78:	mov	x23, x0
  403e7c:	ldr	x3, [sp, #104]
  403e80:	cbnz	x27, 403d70 <ferror@plt+0x2050>
  403e84:	ldrsb	w0, [x28]
  403e88:	cbz	w0, 403d70 <ferror@plt+0x2050>
  403e8c:	cbz	x3, 403d70 <ferror@plt+0x2050>
  403e90:	mov	x2, x23
  403e94:	mov	x1, x28
  403e98:	mov	x0, x3
  403e9c:	bl	401a10 <strncmp@plt>
  403ea0:	cbnz	w0, 403d70 <ferror@plt+0x2050>
  403ea4:	add	x23, x28, x23
  403ea8:	sub	w1, w21, w23
  403eac:	ldrsb	w0, [x23]
  403eb0:	add	w21, w1, w23
  403eb4:	cmp	w0, #0x30
  403eb8:	b.eq	404004 <ferror@plt+0x22e4>  // b.none
  403ebc:	ldr	x1, [x25]
  403ec0:	ldrh	w0, [x1, w0, sxtw #1]
  403ec4:	tbz	w0, #11, 40400c <ferror@plt+0x22ec>
  403ec8:	str	wzr, [x24]
  403ecc:	mov	x0, x23
  403ed0:	mov	x1, x26
  403ed4:	mov	w2, #0x0                   	// #0
  403ed8:	str	xzr, [sp, #120]
  403edc:	bl	401ab0 <strtoumax@plt>
  403ee0:	mov	x27, x0
  403ee4:	ldr	x0, [sp, #120]
  403ee8:	cmp	x0, x23
  403eec:	ldr	w23, [x24]
  403ef0:	b.eq	403e08 <ferror@plt+0x20e8>  // b.none
  403ef4:	cbz	w23, 404018 <ferror@plt+0x22f8>
  403ef8:	sub	x1, x27, #0x1
  403efc:	cmn	x1, #0x3
  403f00:	b.hi	403e08 <ferror@plt+0x20e8>  // b.pmore
  403f04:	cbz	x0, 403d70 <ferror@plt+0x2050>
  403f08:	ldrsb	w0, [x0]
  403f0c:	cbnz	w0, 404010 <ferror@plt+0x22f0>
  403f10:	b	403d70 <ferror@plt+0x2050>
  403f14:	and	w1, w0, #0xffffffdf
  403f18:	cmp	w1, #0x42
  403f1c:	b.ne	403e54 <ferror@plt+0x2134>  // b.any
  403f20:	ldrsb	w0, [x28, #2]
  403f24:	cbnz	w0, 403e58 <ferror@plt+0x2138>
  403f28:	mov	w24, #0x3e8                 	// #1000
  403f2c:	adrp	x3, 405000 <ferror@plt+0x32e0>
  403f30:	ldrsb	w25, [x28]
  403f34:	add	x23, x3, #0xd83
  403f38:	mov	w1, w25
  403f3c:	mov	x0, x23
  403f40:	bl	401bc0 <strchr@plt>
  403f44:	mov	x3, x0
  403f48:	cbz	x0, 404028 <ferror@plt+0x2308>
  403f4c:	sub	x3, x3, x23
  403f50:	sxtw	x4, w24
  403f54:	add	w3, w3, #0x1
  403f58:	mov	w1, w3
  403f5c:	mov	w0, w3
  403f60:	cbnz	w0, 404048 <ferror@plt+0x2328>
  403f64:	mov	w23, #0x0                   	// #0
  403f68:	cbz	x22, 403f70 <ferror@plt+0x2250>
  403f6c:	str	w3, [x22]
  403f70:	cmp	x27, #0x0
  403f74:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403f78:	b.eq	403ff4 <ferror@plt+0x22d4>  // b.none
  403f7c:	sxtw	x0, w24
  403f80:	mov	x2, #0x1                   	// #1
  403f84:	umulh	x3, x2, x0
  403f88:	sub	w1, w1, #0x1
  403f8c:	cbnz	x3, 403f98 <ferror@plt+0x2278>
  403f90:	mul	x2, x2, x0
  403f94:	cbnz	w1, 403f84 <ferror@plt+0x2264>
  403f98:	mov	x0, #0xa                   	// #10
  403f9c:	mov	x1, x0
  403fa0:	cmp	x27, x0
  403fa4:	b.hi	404064 <ferror@plt+0x2344>  // b.pmore
  403fa8:	mov	w1, #0x0                   	// #0
  403fac:	mov	x3, #0xa                   	// #10
  403fb0:	cmp	w21, w1
  403fb4:	b.ne	40406c <ferror@plt+0x234c>  // b.any
  403fb8:	mov	x3, #0x1                   	// #1
  403fbc:	mov	x4, #0xa                   	// #10
  403fc0:	udiv	x1, x27, x4
  403fc4:	mov	x6, x27
  403fc8:	msub	x5, x1, x4, x27
  403fcc:	mov	x27, x1
  403fd0:	mov	x1, x3
  403fd4:	mul	x3, x3, x4
  403fd8:	cbz	x5, 403fec <ferror@plt+0x22cc>
  403fdc:	udiv	x1, x0, x1
  403fe0:	udiv	x1, x1, x5
  403fe4:	udiv	x1, x2, x1
  403fe8:	add	x19, x19, x1
  403fec:	cmp	x6, #0x9
  403ff0:	b.hi	403fc0 <ferror@plt+0x22a0>  // b.pmore
  403ff4:	str	x19, [x20]
  403ff8:	b	403e10 <ferror@plt+0x20f0>
  403ffc:	mov	x23, #0x0                   	// #0
  404000:	b	403e80 <ferror@plt+0x2160>
  404004:	add	x23, x23, #0x1
  404008:	b	403eac <ferror@plt+0x218c>
  40400c:	str	x23, [sp, #120]
  404010:	ldr	x28, [sp, #120]
  404014:	b	403e34 <ferror@plt+0x2114>
  404018:	cbnz	x27, 403f04 <ferror@plt+0x21e4>
  40401c:	b	404010 <ferror@plt+0x22f0>
  404020:	mov	w24, #0x400                 	// #1024
  404024:	b	403f2c <ferror@plt+0x220c>
  404028:	adrp	x3, 405000 <ferror@plt+0x32e0>
  40402c:	add	x23, x3, #0xd8c
  404030:	mov	w1, w25
  404034:	mov	x0, x23
  404038:	bl	401bc0 <strchr@plt>
  40403c:	mov	x3, x0
  404040:	cbnz	x0, 403f4c <ferror@plt+0x222c>
  404044:	b	403d70 <ferror@plt+0x2050>
  404048:	umulh	x2, x19, x4
  40404c:	sub	w0, w0, #0x1
  404050:	cbnz	x2, 40405c <ferror@plt+0x233c>
  404054:	mul	x19, x19, x4
  404058:	b	403f60 <ferror@plt+0x2240>
  40405c:	mov	w23, #0xffffffde            	// #-34
  404060:	b	403f68 <ferror@plt+0x2248>
  404064:	mul	x0, x0, x1
  404068:	b	403fa0 <ferror@plt+0x2280>
  40406c:	mul	x0, x0, x3
  404070:	add	w1, w1, #0x1
  404074:	b	403fb0 <ferror@plt+0x2290>
  404078:	mov	w23, #0x0                   	// #0
  40407c:	str	x19, [x20]
  404080:	mov	w0, w23
  404084:	ldp	x19, x20, [sp, #16]
  404088:	ldp	x21, x22, [sp, #32]
  40408c:	ldp	x23, x24, [sp, #48]
  404090:	ldp	x25, x26, [sp, #64]
  404094:	ldp	x27, x28, [sp, #80]
  404098:	ldp	x29, x30, [sp], #128
  40409c:	ret
  4040a0:	mov	x2, #0x0                   	// #0
  4040a4:	b	403d4c <ferror@plt+0x202c>
  4040a8:	stp	x29, x30, [sp, #-48]!
  4040ac:	mov	x29, sp
  4040b0:	stp	x19, x20, [sp, #16]
  4040b4:	mov	x20, x1
  4040b8:	mov	x19, x0
  4040bc:	stp	x21, x22, [sp, #32]
  4040c0:	mov	x21, x0
  4040c4:	cbz	x19, 404120 <ferror@plt+0x2400>
  4040c8:	ldrsb	w22, [x19]
  4040cc:	cbnz	w22, 4040fc <ferror@plt+0x23dc>
  4040d0:	cbnz	x20, 404124 <ferror@plt+0x2404>
  4040d4:	cmp	x19, #0x0
  4040d8:	ccmp	x21, x19, #0x2, ne  // ne = any
  4040dc:	b.cs	4040e8 <ferror@plt+0x23c8>  // b.hs, b.nlast
  4040e0:	ldrsb	w0, [x19]
  4040e4:	cbz	w0, 404118 <ferror@plt+0x23f8>
  4040e8:	mov	w0, #0x0                   	// #0
  4040ec:	ldp	x19, x20, [sp, #16]
  4040f0:	ldp	x21, x22, [sp, #32]
  4040f4:	ldp	x29, x30, [sp], #48
  4040f8:	ret
  4040fc:	bl	401b30 <__ctype_b_loc@plt>
  404100:	ubfiz	x22, x22, #1, #8
  404104:	ldr	x0, [x0]
  404108:	ldrh	w0, [x0, x22]
  40410c:	tbz	w0, #11, 4040d0 <ferror@plt+0x23b0>
  404110:	add	x19, x19, #0x1
  404114:	b	4040c4 <ferror@plt+0x23a4>
  404118:	mov	w0, #0x1                   	// #1
  40411c:	b	4040ec <ferror@plt+0x23cc>
  404120:	cbz	x20, 4040e8 <ferror@plt+0x23c8>
  404124:	str	x19, [x20]
  404128:	b	4040d4 <ferror@plt+0x23b4>
  40412c:	stp	x29, x30, [sp, #-48]!
  404130:	mov	x29, sp
  404134:	stp	x19, x20, [sp, #16]
  404138:	mov	x20, x1
  40413c:	mov	x19, x0
  404140:	stp	x21, x22, [sp, #32]
  404144:	mov	x21, x0
  404148:	cbz	x19, 4041a4 <ferror@plt+0x2484>
  40414c:	ldrsb	w22, [x19]
  404150:	cbnz	w22, 404180 <ferror@plt+0x2460>
  404154:	cbnz	x20, 4041a8 <ferror@plt+0x2488>
  404158:	cmp	x19, #0x0
  40415c:	ccmp	x21, x19, #0x2, ne  // ne = any
  404160:	b.cs	40416c <ferror@plt+0x244c>  // b.hs, b.nlast
  404164:	ldrsb	w0, [x19]
  404168:	cbz	w0, 40419c <ferror@plt+0x247c>
  40416c:	mov	w0, #0x0                   	// #0
  404170:	ldp	x19, x20, [sp, #16]
  404174:	ldp	x21, x22, [sp, #32]
  404178:	ldp	x29, x30, [sp], #48
  40417c:	ret
  404180:	bl	401b30 <__ctype_b_loc@plt>
  404184:	ubfiz	x22, x22, #1, #8
  404188:	ldr	x0, [x0]
  40418c:	ldrh	w0, [x0, x22]
  404190:	tbz	w0, #12, 404154 <ferror@plt+0x2434>
  404194:	add	x19, x19, #0x1
  404198:	b	404148 <ferror@plt+0x2428>
  40419c:	mov	w0, #0x1                   	// #1
  4041a0:	b	404170 <ferror@plt+0x2450>
  4041a4:	cbz	x20, 40416c <ferror@plt+0x244c>
  4041a8:	str	x19, [x20]
  4041ac:	b	404158 <ferror@plt+0x2438>
  4041b0:	stp	x29, x30, [sp, #-128]!
  4041b4:	mov	x29, sp
  4041b8:	stp	x19, x20, [sp, #16]
  4041bc:	mov	x19, x0
  4041c0:	add	x0, sp, #0x80
  4041c4:	mov	x20, x1
  4041c8:	stp	x21, x22, [sp, #32]
  4041cc:	add	x21, sp, #0x80
  4041d0:	stp	x0, x0, [sp, #48]
  4041d4:	add	x0, sp, #0x50
  4041d8:	str	x0, [sp, #64]
  4041dc:	mov	w0, #0xffffffd0            	// #-48
  4041e0:	str	w0, [sp, #72]
  4041e4:	str	wzr, [sp, #76]
  4041e8:	stp	x2, x3, [sp, #80]
  4041ec:	stp	x4, x5, [sp, #96]
  4041f0:	stp	x6, x7, [sp, #112]
  4041f4:	ldr	w1, [sp, #72]
  4041f8:	ldr	x0, [sp, #48]
  4041fc:	tbnz	w1, #31, 404260 <ferror@plt+0x2540>
  404200:	add	x1, x0, #0xf
  404204:	and	x1, x1, #0xfffffffffffffff8
  404208:	str	x1, [sp, #48]
  40420c:	ldr	x1, [x0]
  404210:	cbz	x1, 404290 <ferror@plt+0x2570>
  404214:	ldr	w2, [sp, #72]
  404218:	ldr	x0, [sp, #48]
  40421c:	tbnz	w2, #31, 404278 <ferror@plt+0x2558>
  404220:	add	x2, x0, #0xf
  404224:	and	x2, x2, #0xfffffffffffffff8
  404228:	str	x2, [sp, #48]
  40422c:	ldr	x22, [x0]
  404230:	cbz	x22, 404290 <ferror@plt+0x2570>
  404234:	mov	x0, x19
  404238:	bl	401b10 <strcmp@plt>
  40423c:	cbz	w0, 4042ac <ferror@plt+0x258c>
  404240:	mov	x1, x22
  404244:	mov	x0, x19
  404248:	bl	401b10 <strcmp@plt>
  40424c:	cbnz	w0, 4041f4 <ferror@plt+0x24d4>
  404250:	ldp	x19, x20, [sp, #16]
  404254:	ldp	x21, x22, [sp, #32]
  404258:	ldp	x29, x30, [sp], #128
  40425c:	ret
  404260:	add	w2, w1, #0x8
  404264:	str	w2, [sp, #72]
  404268:	cmp	w2, #0x0
  40426c:	b.gt	404200 <ferror@plt+0x24e0>
  404270:	add	x0, x21, w1, sxtw
  404274:	b	40420c <ferror@plt+0x24ec>
  404278:	add	w3, w2, #0x8
  40427c:	str	w3, [sp, #72]
  404280:	cmp	w3, #0x0
  404284:	b.gt	404220 <ferror@plt+0x2500>
  404288:	add	x0, x21, w2, sxtw
  40428c:	b	40422c <ferror@plt+0x250c>
  404290:	adrp	x0, 417000 <ferror@plt+0x152e0>
  404294:	adrp	x1, 405000 <ferror@plt+0x32e0>
  404298:	mov	x3, x19
  40429c:	mov	x2, x20
  4042a0:	ldr	w0, [x0, #648]
  4042a4:	add	x1, x1, #0xd7a
  4042a8:	bl	401c70 <errx@plt>
  4042ac:	mov	w0, #0x1                   	// #1
  4042b0:	b	404250 <ferror@plt+0x2530>
  4042b4:	add	x1, x0, x1
  4042b8:	sxtb	w2, w2
  4042bc:	cmp	x0, x1
  4042c0:	b.eq	4042cc <ferror@plt+0x25ac>  // b.none
  4042c4:	ldrsb	w3, [x0]
  4042c8:	cbnz	w3, 4042d4 <ferror@plt+0x25b4>
  4042cc:	mov	x0, #0x0                   	// #0
  4042d0:	ret
  4042d4:	cmp	w2, w3
  4042d8:	b.eq	4042d0 <ferror@plt+0x25b0>  // b.none
  4042dc:	add	x0, x0, #0x1
  4042e0:	b	4042bc <ferror@plt+0x259c>
  4042e4:	stp	x29, x30, [sp, #-32]!
  4042e8:	mov	w2, #0xa                   	// #10
  4042ec:	mov	x29, sp
  4042f0:	stp	x19, x20, [sp, #16]
  4042f4:	mov	x20, x1
  4042f8:	mov	x19, x0
  4042fc:	bl	403d04 <ferror@plt+0x1fe4>
  404300:	mov	w1, #0xffff                	// #65535
  404304:	cmp	w0, w1
  404308:	b.ls	404318 <ferror@plt+0x25f8>  // b.plast
  40430c:	mov	x1, x20
  404310:	mov	x0, x19
  404314:	bl	403cc8 <ferror@plt+0x1fa8>
  404318:	ldp	x19, x20, [sp, #16]
  40431c:	ldp	x29, x30, [sp], #32
  404320:	ret
  404324:	stp	x29, x30, [sp, #-32]!
  404328:	mov	w2, #0x10                  	// #16
  40432c:	mov	x29, sp
  404330:	stp	x19, x20, [sp, #16]
  404334:	mov	x20, x1
  404338:	mov	x19, x0
  40433c:	bl	403d04 <ferror@plt+0x1fe4>
  404340:	mov	w1, #0xffff                	// #65535
  404344:	cmp	w0, w1
  404348:	b.ls	404358 <ferror@plt+0x2638>  // b.plast
  40434c:	mov	x1, x20
  404350:	mov	x0, x19
  404354:	bl	403cc8 <ferror@plt+0x1fa8>
  404358:	ldp	x19, x20, [sp, #16]
  40435c:	ldp	x29, x30, [sp], #32
  404360:	ret
  404364:	mov	w2, #0xa                   	// #10
  404368:	b	403d04 <ferror@plt+0x1fe4>
  40436c:	mov	w2, #0x10                  	// #16
  404370:	b	403d04 <ferror@plt+0x1fe4>
  404374:	stp	x29, x30, [sp, #-64]!
  404378:	mov	x29, sp
  40437c:	stp	x19, x20, [sp, #16]
  404380:	mov	x19, x0
  404384:	str	x21, [sp, #32]
  404388:	mov	x21, x1
  40438c:	str	xzr, [sp, #56]
  404390:	bl	401cb0 <__errno_location@plt>
  404394:	str	wzr, [x0]
  404398:	mov	x20, x0
  40439c:	cbz	x19, 4043d8 <ferror@plt+0x26b8>
  4043a0:	ldrsb	w0, [x19]
  4043a4:	cbz	w0, 4043d8 <ferror@plt+0x26b8>
  4043a8:	add	x1, sp, #0x38
  4043ac:	mov	x0, x19
  4043b0:	mov	w2, #0xa                   	// #10
  4043b4:	bl	401900 <strtoimax@plt>
  4043b8:	ldr	w1, [x20]
  4043bc:	cbnz	w1, 4043d8 <ferror@plt+0x26b8>
  4043c0:	ldr	x1, [sp, #56]
  4043c4:	cmp	x1, x19
  4043c8:	b.eq	4043d8 <ferror@plt+0x26b8>  // b.none
  4043cc:	cbz	x1, 404404 <ferror@plt+0x26e4>
  4043d0:	ldrsb	w1, [x1]
  4043d4:	cbz	w1, 404404 <ferror@plt+0x26e4>
  4043d8:	ldr	w1, [x20]
  4043dc:	adrp	x0, 417000 <ferror@plt+0x152e0>
  4043e0:	mov	x3, x19
  4043e4:	mov	x2, x21
  4043e8:	cmp	w1, #0x22
  4043ec:	ldr	w0, [x0, #648]
  4043f0:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4043f4:	add	x1, x1, #0xd7a
  4043f8:	b.ne	404400 <ferror@plt+0x26e0>  // b.any
  4043fc:	bl	401cf0 <err@plt>
  404400:	bl	401c70 <errx@plt>
  404404:	ldp	x19, x20, [sp, #16]
  404408:	ldr	x21, [sp, #32]
  40440c:	ldp	x29, x30, [sp], #64
  404410:	ret
  404414:	stp	x29, x30, [sp, #-32]!
  404418:	mov	x29, sp
  40441c:	stp	x19, x20, [sp, #16]
  404420:	mov	x19, x1
  404424:	mov	x20, x0
  404428:	bl	404374 <ferror@plt+0x2654>
  40442c:	mov	x1, #0x80000000            	// #2147483648
  404430:	add	x1, x0, x1
  404434:	mov	x2, #0xffffffff            	// #4294967295
  404438:	cmp	x1, x2
  40443c:	b.ls	404468 <ferror@plt+0x2748>  // b.plast
  404440:	bl	401cb0 <__errno_location@plt>
  404444:	mov	w1, #0x22                  	// #34
  404448:	str	w1, [x0]
  40444c:	adrp	x0, 417000 <ferror@plt+0x152e0>
  404450:	adrp	x1, 405000 <ferror@plt+0x32e0>
  404454:	mov	x3, x20
  404458:	mov	x2, x19
  40445c:	ldr	w0, [x0, #648]
  404460:	add	x1, x1, #0xd7a
  404464:	bl	401cf0 <err@plt>
  404468:	ldp	x19, x20, [sp, #16]
  40446c:	ldp	x29, x30, [sp], #32
  404470:	ret
  404474:	stp	x29, x30, [sp, #-32]!
  404478:	mov	x29, sp
  40447c:	stp	x19, x20, [sp, #16]
  404480:	mov	x19, x1
  404484:	mov	x20, x0
  404488:	bl	404414 <ferror@plt+0x26f4>
  40448c:	add	w2, w0, #0x8, lsl #12
  404490:	mov	w1, #0xffff                	// #65535
  404494:	cmp	w2, w1
  404498:	b.ls	4044c4 <ferror@plt+0x27a4>  // b.plast
  40449c:	bl	401cb0 <__errno_location@plt>
  4044a0:	mov	w1, #0x22                  	// #34
  4044a4:	str	w1, [x0]
  4044a8:	adrp	x0, 417000 <ferror@plt+0x152e0>
  4044ac:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4044b0:	mov	x3, x20
  4044b4:	mov	x2, x19
  4044b8:	ldr	w0, [x0, #648]
  4044bc:	add	x1, x1, #0xd7a
  4044c0:	bl	401cf0 <err@plt>
  4044c4:	ldp	x19, x20, [sp, #16]
  4044c8:	ldp	x29, x30, [sp], #32
  4044cc:	ret
  4044d0:	mov	w2, #0xa                   	// #10
  4044d4:	b	403c24 <ferror@plt+0x1f04>
  4044d8:	mov	w2, #0x10                  	// #16
  4044dc:	b	403c24 <ferror@plt+0x1f04>
  4044e0:	stp	x29, x30, [sp, #-64]!
  4044e4:	mov	x29, sp
  4044e8:	stp	x19, x20, [sp, #16]
  4044ec:	mov	x19, x0
  4044f0:	str	x21, [sp, #32]
  4044f4:	mov	x21, x1
  4044f8:	str	xzr, [sp, #56]
  4044fc:	bl	401cb0 <__errno_location@plt>
  404500:	str	wzr, [x0]
  404504:	mov	x20, x0
  404508:	cbz	x19, 404540 <ferror@plt+0x2820>
  40450c:	ldrsb	w0, [x19]
  404510:	cbz	w0, 404540 <ferror@plt+0x2820>
  404514:	mov	x0, x19
  404518:	add	x1, sp, #0x38
  40451c:	bl	401910 <strtod@plt>
  404520:	ldr	w0, [x20]
  404524:	cbnz	w0, 404540 <ferror@plt+0x2820>
  404528:	ldr	x0, [sp, #56]
  40452c:	cmp	x0, x19
  404530:	b.eq	404540 <ferror@plt+0x2820>  // b.none
  404534:	cbz	x0, 40456c <ferror@plt+0x284c>
  404538:	ldrsb	w0, [x0]
  40453c:	cbz	w0, 40456c <ferror@plt+0x284c>
  404540:	ldr	w1, [x20]
  404544:	adrp	x0, 417000 <ferror@plt+0x152e0>
  404548:	mov	x3, x19
  40454c:	mov	x2, x21
  404550:	cmp	w1, #0x22
  404554:	ldr	w0, [x0, #648]
  404558:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40455c:	add	x1, x1, #0xd7a
  404560:	b.ne	404568 <ferror@plt+0x2848>  // b.any
  404564:	bl	401cf0 <err@plt>
  404568:	bl	401c70 <errx@plt>
  40456c:	ldp	x19, x20, [sp, #16]
  404570:	ldr	x21, [sp, #32]
  404574:	ldp	x29, x30, [sp], #64
  404578:	ret
  40457c:	stp	x29, x30, [sp, #-64]!
  404580:	mov	x29, sp
  404584:	stp	x19, x20, [sp, #16]
  404588:	mov	x19, x0
  40458c:	str	x21, [sp, #32]
  404590:	mov	x21, x1
  404594:	str	xzr, [sp, #56]
  404598:	bl	401cb0 <__errno_location@plt>
  40459c:	str	wzr, [x0]
  4045a0:	mov	x20, x0
  4045a4:	cbz	x19, 4045e0 <ferror@plt+0x28c0>
  4045a8:	ldrsb	w0, [x19]
  4045ac:	cbz	w0, 4045e0 <ferror@plt+0x28c0>
  4045b0:	add	x1, sp, #0x38
  4045b4:	mov	x0, x19
  4045b8:	mov	w2, #0xa                   	// #10
  4045bc:	bl	401b60 <strtol@plt>
  4045c0:	ldr	w1, [x20]
  4045c4:	cbnz	w1, 4045e0 <ferror@plt+0x28c0>
  4045c8:	ldr	x1, [sp, #56]
  4045cc:	cmp	x1, x19
  4045d0:	b.eq	4045e0 <ferror@plt+0x28c0>  // b.none
  4045d4:	cbz	x1, 40460c <ferror@plt+0x28ec>
  4045d8:	ldrsb	w1, [x1]
  4045dc:	cbz	w1, 40460c <ferror@plt+0x28ec>
  4045e0:	ldr	w1, [x20]
  4045e4:	adrp	x0, 417000 <ferror@plt+0x152e0>
  4045e8:	mov	x3, x19
  4045ec:	mov	x2, x21
  4045f0:	cmp	w1, #0x22
  4045f4:	ldr	w0, [x0, #648]
  4045f8:	adrp	x1, 405000 <ferror@plt+0x32e0>
  4045fc:	add	x1, x1, #0xd7a
  404600:	b.ne	404608 <ferror@plt+0x28e8>  // b.any
  404604:	bl	401cf0 <err@plt>
  404608:	bl	401c70 <errx@plt>
  40460c:	ldp	x19, x20, [sp, #16]
  404610:	ldr	x21, [sp, #32]
  404614:	ldp	x29, x30, [sp], #64
  404618:	ret
  40461c:	stp	x29, x30, [sp, #-64]!
  404620:	mov	x29, sp
  404624:	stp	x19, x20, [sp, #16]
  404628:	mov	x19, x0
  40462c:	str	x21, [sp, #32]
  404630:	mov	x21, x1
  404634:	str	xzr, [sp, #56]
  404638:	bl	401cb0 <__errno_location@plt>
  40463c:	str	wzr, [x0]
  404640:	mov	x20, x0
  404644:	cbz	x19, 404680 <ferror@plt+0x2960>
  404648:	ldrsb	w0, [x19]
  40464c:	cbz	w0, 404680 <ferror@plt+0x2960>
  404650:	add	x1, sp, #0x38
  404654:	mov	x0, x19
  404658:	mov	w2, #0xa                   	// #10
  40465c:	bl	4018b0 <strtoul@plt>
  404660:	ldr	w1, [x20]
  404664:	cbnz	w1, 404680 <ferror@plt+0x2960>
  404668:	ldr	x1, [sp, #56]
  40466c:	cmp	x1, x19
  404670:	b.eq	404680 <ferror@plt+0x2960>  // b.none
  404674:	cbz	x1, 4046ac <ferror@plt+0x298c>
  404678:	ldrsb	w1, [x1]
  40467c:	cbz	w1, 4046ac <ferror@plt+0x298c>
  404680:	ldr	w1, [x20]
  404684:	adrp	x0, 417000 <ferror@plt+0x152e0>
  404688:	mov	x3, x19
  40468c:	mov	x2, x21
  404690:	cmp	w1, #0x22
  404694:	ldr	w0, [x0, #648]
  404698:	adrp	x1, 405000 <ferror@plt+0x32e0>
  40469c:	add	x1, x1, #0xd7a
  4046a0:	b.ne	4046a8 <ferror@plt+0x2988>  // b.any
  4046a4:	bl	401cf0 <err@plt>
  4046a8:	bl	401c70 <errx@plt>
  4046ac:	ldp	x19, x20, [sp, #16]
  4046b0:	ldr	x21, [sp, #32]
  4046b4:	ldp	x29, x30, [sp], #64
  4046b8:	ret
  4046bc:	stp	x29, x30, [sp, #-48]!
  4046c0:	mov	x29, sp
  4046c4:	stp	x19, x20, [sp, #16]
  4046c8:	mov	x19, x1
  4046cc:	mov	x20, x0
  4046d0:	add	x1, sp, #0x28
  4046d4:	bl	4040a0 <ferror@plt+0x2380>
  4046d8:	cbnz	w0, 4046ec <ferror@plt+0x29cc>
  4046dc:	ldp	x19, x20, [sp, #16]
  4046e0:	ldr	x0, [sp, #40]
  4046e4:	ldp	x29, x30, [sp], #48
  4046e8:	ret
  4046ec:	bl	401cb0 <__errno_location@plt>
  4046f0:	mov	x1, x0
  4046f4:	adrp	x0, 417000 <ferror@plt+0x152e0>
  4046f8:	mov	x3, x20
  4046fc:	ldr	w2, [x1]
  404700:	adrp	x1, 405000 <ferror@plt+0x32e0>
  404704:	ldr	w0, [x0, #648]
  404708:	cbz	w2, 404718 <ferror@plt+0x29f8>
  40470c:	mov	x2, x19
  404710:	add	x1, x1, #0xd7a
  404714:	bl	401cf0 <err@plt>
  404718:	mov	x2, x19
  40471c:	add	x1, x1, #0xd7a
  404720:	bl	401c70 <errx@plt>
  404724:	stp	x29, x30, [sp, #-32]!
  404728:	mov	x29, sp
  40472c:	str	x19, [sp, #16]
  404730:	mov	x19, x1
  404734:	mov	x1, x2
  404738:	bl	4044e0 <ferror@plt+0x27c0>
  40473c:	fcvtzs	d1, d0
  404740:	mov	x0, #0x848000000000        	// #145685290680320
  404744:	movk	x0, #0x412e, lsl #48
  404748:	str	d1, [x19]
  40474c:	scvtf	d1, d1
  404750:	fsub	d0, d0, d1
  404754:	fmov	d1, x0
  404758:	fmul	d0, d0, d1
  40475c:	fcvtzs	d0, d0
  404760:	str	d0, [x19, #8]
  404764:	ldr	x19, [sp, #16]
  404768:	ldp	x29, x30, [sp], #32
  40476c:	ret
  404770:	mov	w3, w0
  404774:	mov	x0, x1
  404778:	and	w1, w3, #0xf000
  40477c:	cmp	w1, #0x4, lsl #12
  404780:	b.ne	4048b0 <ferror@plt+0x2b90>  // b.any
  404784:	mov	w1, #0x64                  	// #100
  404788:	mov	w2, #0x1                   	// #1
  40478c:	strb	w1, [x0]
  404790:	and	x4, x2, #0xffff
  404794:	add	w5, w2, #0x1
  404798:	and	x5, x5, #0x3
  40479c:	tst	x3, #0x100
  4047a0:	mov	w6, #0x2d                  	// #45
  4047a4:	mov	w1, #0x72                  	// #114
  4047a8:	csel	w1, w1, w6, ne  // ne = any
  4047ac:	tst	x3, #0x80
  4047b0:	strb	w1, [x0, x4]
  4047b4:	mov	w1, #0x77                  	// #119
  4047b8:	csel	w1, w1, w6, ne  // ne = any
  4047bc:	strb	w1, [x0, x5]
  4047c0:	add	w4, w2, #0x2
  4047c4:	and	w1, w3, #0x40
  4047c8:	and	w4, w4, #0xffff
  4047cc:	tbz	w3, #11, 404918 <ferror@plt+0x2bf8>
  4047d0:	cmp	w1, #0x0
  4047d4:	mov	w5, #0x53                  	// #83
  4047d8:	mov	w1, #0x73                  	// #115
  4047dc:	csel	w1, w1, w5, ne  // ne = any
  4047e0:	and	x4, x4, #0xffff
  4047e4:	add	w5, w2, #0x3
  4047e8:	and	x5, x5, #0x7
  4047ec:	tst	x3, #0x20
  4047f0:	mov	w6, #0x2d                  	// #45
  4047f4:	strb	w1, [x0, x4]
  4047f8:	add	w4, w2, #0x4
  4047fc:	and	x4, x4, #0xf
  404800:	mov	w1, #0x72                  	// #114
  404804:	csel	w1, w1, w6, ne  // ne = any
  404808:	tst	x3, #0x10
  40480c:	strb	w1, [x0, x5]
  404810:	mov	w1, #0x77                  	// #119
  404814:	csel	w1, w1, w6, ne  // ne = any
  404818:	strb	w1, [x0, x4]
  40481c:	add	w5, w2, #0x5
  404820:	and	w1, w3, #0x8
  404824:	and	w5, w5, #0xffff
  404828:	tbz	w3, #10, 404928 <ferror@plt+0x2c08>
  40482c:	cmp	w1, #0x0
  404830:	mov	w4, #0x53                  	// #83
  404834:	mov	w1, #0x73                  	// #115
  404838:	csel	w1, w1, w4, ne  // ne = any
  40483c:	and	x5, x5, #0xffff
  404840:	add	w4, w2, #0x6
  404844:	and	x4, x4, #0xf
  404848:	tst	x3, #0x4
  40484c:	mov	w6, #0x2d                  	// #45
  404850:	strb	w1, [x0, x5]
  404854:	add	w5, w2, #0x7
  404858:	and	x5, x5, #0xf
  40485c:	mov	w1, #0x72                  	// #114
  404860:	csel	w1, w1, w6, ne  // ne = any
  404864:	tst	x3, #0x2
  404868:	strb	w1, [x0, x4]
  40486c:	mov	w1, #0x77                  	// #119
  404870:	csel	w1, w1, w6, ne  // ne = any
  404874:	strb	w1, [x0, x5]
  404878:	add	w4, w2, #0x8
  40487c:	and	w1, w3, #0x1
  404880:	and	w4, w4, #0xffff
  404884:	tbz	w3, #9, 404938 <ferror@plt+0x2c18>
  404888:	cmp	w1, #0x0
  40488c:	mov	w3, #0x54                  	// #84
  404890:	mov	w1, #0x74                  	// #116
  404894:	csel	w1, w1, w3, ne  // ne = any
  404898:	and	x3, x4, #0xffff
  40489c:	add	w2, w2, #0x9
  4048a0:	and	x2, x2, #0xffff
  4048a4:	strb	w1, [x0, x3]
  4048a8:	strb	wzr, [x0, x2]
  4048ac:	ret
  4048b0:	cmp	w1, #0xa, lsl #12
  4048b4:	b.ne	4048c0 <ferror@plt+0x2ba0>  // b.any
  4048b8:	mov	w1, #0x6c                  	// #108
  4048bc:	b	404788 <ferror@plt+0x2a68>
  4048c0:	cmp	w1, #0x2, lsl #12
  4048c4:	b.ne	4048d0 <ferror@plt+0x2bb0>  // b.any
  4048c8:	mov	w1, #0x63                  	// #99
  4048cc:	b	404788 <ferror@plt+0x2a68>
  4048d0:	cmp	w1, #0x6, lsl #12
  4048d4:	b.ne	4048e0 <ferror@plt+0x2bc0>  // b.any
  4048d8:	mov	w1, #0x62                  	// #98
  4048dc:	b	404788 <ferror@plt+0x2a68>
  4048e0:	cmp	w1, #0xc, lsl #12
  4048e4:	b.ne	4048f0 <ferror@plt+0x2bd0>  // b.any
  4048e8:	mov	w1, #0x73                  	// #115
  4048ec:	b	404788 <ferror@plt+0x2a68>
  4048f0:	cmp	w1, #0x1, lsl #12
  4048f4:	b.ne	404900 <ferror@plt+0x2be0>  // b.any
  4048f8:	mov	w1, #0x70                  	// #112
  4048fc:	b	404788 <ferror@plt+0x2a68>
  404900:	cmp	w1, #0x8, lsl #12
  404904:	b.ne	404910 <ferror@plt+0x2bf0>  // b.any
  404908:	mov	w1, #0x2d                  	// #45
  40490c:	b	404788 <ferror@plt+0x2a68>
  404910:	mov	w2, #0x0                   	// #0
  404914:	b	404790 <ferror@plt+0x2a70>
  404918:	cmp	w1, #0x0
  40491c:	mov	w1, #0x78                  	// #120
  404920:	csel	w1, w1, w6, ne  // ne = any
  404924:	b	4047e0 <ferror@plt+0x2ac0>
  404928:	cmp	w1, #0x0
  40492c:	mov	w1, #0x78                  	// #120
  404930:	csel	w1, w1, w6, ne  // ne = any
  404934:	b	40483c <ferror@plt+0x2b1c>
  404938:	cmp	w1, #0x0
  40493c:	mov	w1, #0x78                  	// #120
  404940:	csel	w1, w1, w6, ne  // ne = any
  404944:	b	404898 <ferror@plt+0x2b78>
  404948:	stp	x29, x30, [sp, #-96]!
  40494c:	mov	x29, sp
  404950:	stp	x19, x20, [sp, #16]
  404954:	stp	x21, x22, [sp, #32]
  404958:	add	x21, sp, #0x38
  40495c:	tbz	w0, #1, 404a70 <ferror@plt+0x2d50>
  404960:	add	x4, x21, #0x1
  404964:	mov	w2, #0x20                  	// #32
  404968:	strb	w2, [sp, #56]
  40496c:	mov	w2, #0xa                   	// #10
  404970:	mov	x3, #0x1                   	// #1
  404974:	lsl	x5, x3, x2
  404978:	cmp	x1, x5
  40497c:	b.cc	40498c <ferror@plt+0x2c6c>  // b.lo, b.ul, b.last
  404980:	add	w2, w2, #0xa
  404984:	cmp	w2, #0x46
  404988:	b.ne	404974 <ferror@plt+0x2c54>  // b.any
  40498c:	subs	w5, w2, #0xa
  404990:	b.eq	404a78 <ferror@plt+0x2d58>  // b.none
  404994:	mov	w3, #0xa                   	// #10
  404998:	udiv	w3, w5, w3
  40499c:	sxtw	x3, w3
  4049a0:	adrp	x6, 405000 <ferror@plt+0x32e0>
  4049a4:	add	x6, x6, #0xd97
  4049a8:	ldrsb	w6, [x3, x6]
  4049ac:	cbz	w5, 404a80 <ferror@plt+0x2d60>
  4049b0:	mov	x19, #0xffffffffffffffff    	// #-1
  4049b4:	lsr	x20, x1, x5
  4049b8:	lsl	x19, x19, x5
  4049bc:	bic	x1, x1, x19
  4049c0:	mov	x3, x4
  4049c4:	strb	w6, [x3], #1
  4049c8:	tbz	w0, #0, 4049e0 <ferror@plt+0x2cc0>
  4049cc:	cmp	w6, #0x42
  4049d0:	b.eq	4049e0 <ferror@plt+0x2cc0>  // b.none
  4049d4:	add	x3, x4, #0x3
  4049d8:	mov	w5, #0x4269                	// #17001
  4049dc:	sturh	w5, [x4, #1]
  4049e0:	strb	wzr, [x3]
  4049e4:	add	x22, sp, #0x40
  4049e8:	cbz	x1, 404aa4 <ferror@plt+0x2d84>
  4049ec:	sub	w2, w2, #0x14
  4049f0:	lsr	x1, x1, x2
  4049f4:	tbz	w0, #2, 404a8c <ferror@plt+0x2d6c>
  4049f8:	add	x1, x1, #0x5
  4049fc:	mov	x0, #0xa                   	// #10
  404a00:	udiv	x19, x1, x0
  404a04:	udiv	x1, x19, x0
  404a08:	msub	x0, x1, x0, x19
  404a0c:	cmp	x0, #0x0
  404a10:	csel	x19, x19, x1, ne  // ne = any
  404a14:	cbz	x19, 404aa4 <ferror@plt+0x2d84>
  404a18:	bl	4019a0 <localeconv@plt>
  404a1c:	cbz	x0, 404a30 <ferror@plt+0x2d10>
  404a20:	ldr	x4, [x0]
  404a24:	cbz	x4, 404a30 <ferror@plt+0x2d10>
  404a28:	ldrsb	w1, [x4]
  404a2c:	cbnz	w1, 404a38 <ferror@plt+0x2d18>
  404a30:	adrp	x0, 405000 <ferror@plt+0x32e0>
  404a34:	add	x4, x0, #0xd95
  404a38:	adrp	x2, 405000 <ferror@plt+0x32e0>
  404a3c:	mov	x6, x21
  404a40:	mov	x5, x19
  404a44:	mov	w3, w20
  404a48:	add	x2, x2, #0xd9f
  404a4c:	mov	x0, x22
  404a50:	mov	x1, #0x20                  	// #32
  404a54:	bl	401990 <snprintf@plt>
  404a58:	mov	x0, x22
  404a5c:	bl	401a70 <strdup@plt>
  404a60:	ldp	x19, x20, [sp, #16]
  404a64:	ldp	x21, x22, [sp, #32]
  404a68:	ldp	x29, x30, [sp], #96
  404a6c:	ret
  404a70:	mov	x4, x21
  404a74:	b	40496c <ferror@plt+0x2c4c>
  404a78:	mov	x3, #0x0                   	// #0
  404a7c:	b	4049a0 <ferror@plt+0x2c80>
  404a80:	mov	w20, w1
  404a84:	mov	x1, #0x0                   	// #0
  404a88:	b	4049c0 <ferror@plt+0x2ca0>
  404a8c:	add	x1, x1, #0x32
  404a90:	mov	x19, #0x64                  	// #100
  404a94:	udiv	x19, x1, x19
  404a98:	cmp	x19, #0xa
  404a9c:	b.ne	404a14 <ferror@plt+0x2cf4>  // b.any
  404aa0:	add	w20, w20, #0x1
  404aa4:	mov	x4, x21
  404aa8:	mov	w3, w20
  404aac:	mov	x0, x22
  404ab0:	adrp	x2, 405000 <ferror@plt+0x32e0>
  404ab4:	mov	x1, #0x20                  	// #32
  404ab8:	add	x2, x2, #0xda9
  404abc:	bl	401990 <snprintf@plt>
  404ac0:	b	404a58 <ferror@plt+0x2d38>
  404ac4:	cbnz	x0, 404ae8 <ferror@plt+0x2dc8>
  404ac8:	mov	w0, #0xffffffff            	// #-1
  404acc:	ret
  404ad0:	mov	w0, #0xffffffff            	// #-1
  404ad4:	ldp	x19, x20, [sp, #16]
  404ad8:	ldp	x21, x22, [sp, #32]
  404adc:	ldp	x23, x24, [sp, #48]
  404ae0:	ldp	x29, x30, [sp], #64
  404ae4:	ret
  404ae8:	stp	x29, x30, [sp, #-64]!
  404aec:	mov	x29, sp
  404af0:	stp	x19, x20, [sp, #16]
  404af4:	mov	x19, x0
  404af8:	stp	x21, x22, [sp, #32]
  404afc:	stp	x23, x24, [sp, #48]
  404b00:	ldrsb	w0, [x0]
  404b04:	cbz	w0, 404ad0 <ferror@plt+0x2db0>
  404b08:	cmp	x1, #0x0
  404b0c:	mov	x22, x1
  404b10:	mov	x23, x2
  404b14:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404b18:	b.eq	404ad0 <ferror@plt+0x2db0>  // b.none
  404b1c:	mov	x24, x3
  404b20:	cbz	x3, 404ad0 <ferror@plt+0x2db0>
  404b24:	mov	x0, #0x0                   	// #0
  404b28:	mov	x20, #0x0                   	// #0
  404b2c:	ldrsb	w1, [x19]
  404b30:	cbnz	w1, 404b3c <ferror@plt+0x2e1c>
  404b34:	mov	x0, x20
  404b38:	b	404ad4 <ferror@plt+0x2db4>
  404b3c:	cmp	x23, x20
  404b40:	b.ls	404ba4 <ferror@plt+0x2e84>  // b.plast
  404b44:	cmp	x0, #0x0
  404b48:	csel	x0, x0, x19, ne  // ne = any
  404b4c:	cmp	w1, #0x2c
  404b50:	ldrsb	w1, [x19, #1]
  404b54:	csel	x21, x19, xzr, eq  // eq = none
  404b58:	cbnz	w1, 404b98 <ferror@plt+0x2e78>
  404b5c:	add	x21, x19, #0x1
  404b60:	cmp	x0, x21
  404b64:	b.cs	404ad0 <ferror@plt+0x2db0>  // b.hs, b.nlast
  404b68:	sub	x1, x21, x0
  404b6c:	blr	x24
  404b70:	mov	w1, w0
  404b74:	cmn	w0, #0x1
  404b78:	b.eq	404ad0 <ferror@plt+0x2db0>  // b.none
  404b7c:	str	w1, [x22, x20, lsl #2]
  404b80:	add	x0, x20, #0x1
  404b84:	ldrsb	w1, [x21]
  404b88:	cbz	w1, 404ad4 <ferror@plt+0x2db4>
  404b8c:	mov	x20, x0
  404b90:	mov	x0, #0x0                   	// #0
  404b94:	b	404b9c <ferror@plt+0x2e7c>
  404b98:	cbnz	x21, 404b60 <ferror@plt+0x2e40>
  404b9c:	add	x19, x19, #0x1
  404ba0:	b	404b2c <ferror@plt+0x2e0c>
  404ba4:	mov	w0, #0xfffffffe            	// #-2
  404ba8:	b	404ad4 <ferror@plt+0x2db4>
  404bac:	cbz	x0, 404c20 <ferror@plt+0x2f00>
  404bb0:	stp	x29, x30, [sp, #-32]!
  404bb4:	mov	x29, sp
  404bb8:	str	x19, [sp, #16]
  404bbc:	mov	x19, x3
  404bc0:	mov	x3, x4
  404bc4:	ldrsb	w4, [x0]
  404bc8:	cbz	w4, 404c28 <ferror@plt+0x2f08>
  404bcc:	cbz	x19, 404c28 <ferror@plt+0x2f08>
  404bd0:	ldr	x5, [x19]
  404bd4:	cmp	x5, x2
  404bd8:	b.hi	404c28 <ferror@plt+0x2f08>  // b.pmore
  404bdc:	cmp	w4, #0x2b
  404be0:	b.ne	404c18 <ferror@plt+0x2ef8>  // b.any
  404be4:	add	x0, x0, #0x1
  404be8:	ldr	x4, [x19]
  404bec:	sub	x2, x2, x4
  404bf0:	add	x1, x1, x4, lsl #2
  404bf4:	bl	404ac4 <ferror@plt+0x2da4>
  404bf8:	cmp	w0, #0x0
  404bfc:	b.le	404c0c <ferror@plt+0x2eec>
  404c00:	ldr	x1, [x19]
  404c04:	add	x1, x1, w0, sxtw
  404c08:	str	x1, [x19]
  404c0c:	ldr	x19, [sp, #16]
  404c10:	ldp	x29, x30, [sp], #32
  404c14:	ret
  404c18:	str	xzr, [x19]
  404c1c:	b	404be8 <ferror@plt+0x2ec8>
  404c20:	mov	w0, #0xffffffff            	// #-1
  404c24:	ret
  404c28:	mov	w0, #0xffffffff            	// #-1
  404c2c:	b	404c0c <ferror@plt+0x2eec>
  404c30:	cmp	x0, #0x0
  404c34:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404c38:	b.eq	404cf0 <ferror@plt+0x2fd0>  // b.none
  404c3c:	stp	x29, x30, [sp, #-64]!
  404c40:	mov	x29, sp
  404c44:	stp	x19, x20, [sp, #16]
  404c48:	mov	x20, x1
  404c4c:	stp	x21, x22, [sp, #32]
  404c50:	str	x23, [sp, #48]
  404c54:	cbz	x1, 404cf8 <ferror@plt+0x2fd8>
  404c58:	mov	x22, x2
  404c5c:	mov	x19, x0
  404c60:	mov	w23, #0x1                   	// #1
  404c64:	mov	x0, #0x0                   	// #0
  404c68:	ldrsb	w1, [x19]
  404c6c:	cbz	w1, 404cc4 <ferror@plt+0x2fa4>
  404c70:	cmp	x0, #0x0
  404c74:	csel	x0, x0, x19, ne  // ne = any
  404c78:	cmp	w1, #0x2c
  404c7c:	ldrsb	w1, [x19, #1]
  404c80:	csel	x21, x19, xzr, eq  // eq = none
  404c84:	cbnz	w1, 404cdc <ferror@plt+0x2fbc>
  404c88:	add	x21, x19, #0x1
  404c8c:	cmp	x0, x21
  404c90:	b.cs	404d00 <ferror@plt+0x2fe0>  // b.hs, b.nlast
  404c94:	sub	x1, x21, x0
  404c98:	blr	x22
  404c9c:	tbnz	w0, #31, 404cc8 <ferror@plt+0x2fa8>
  404ca0:	asr	w1, w0, #3
  404ca4:	and	w3, w0, #0x7
  404ca8:	sxtw	x1, w1
  404cac:	lsl	w3, w23, w3
  404cb0:	ldrb	w0, [x20, x1]
  404cb4:	orr	w3, w3, w0
  404cb8:	strb	w3, [x20, x1]
  404cbc:	ldrsb	w0, [x21]
  404cc0:	cbnz	w0, 404ce8 <ferror@plt+0x2fc8>
  404cc4:	mov	w0, #0x0                   	// #0
  404cc8:	ldp	x19, x20, [sp, #16]
  404ccc:	ldp	x21, x22, [sp, #32]
  404cd0:	ldr	x23, [sp, #48]
  404cd4:	ldp	x29, x30, [sp], #64
  404cd8:	ret
  404cdc:	cbnz	x21, 404c8c <ferror@plt+0x2f6c>
  404ce0:	add	x19, x19, #0x1
  404ce4:	b	404c68 <ferror@plt+0x2f48>
  404ce8:	mov	x0, #0x0                   	// #0
  404cec:	b	404ce0 <ferror@plt+0x2fc0>
  404cf0:	mov	w0, #0xffffffea            	// #-22
  404cf4:	ret
  404cf8:	mov	w0, #0xffffffea            	// #-22
  404cfc:	b	404cc8 <ferror@plt+0x2fa8>
  404d00:	mov	w0, #0xffffffff            	// #-1
  404d04:	b	404cc8 <ferror@plt+0x2fa8>
  404d08:	cmp	x0, #0x0
  404d0c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404d10:	b.eq	404dac <ferror@plt+0x308c>  // b.none
  404d14:	stp	x29, x30, [sp, #-48]!
  404d18:	mov	x29, sp
  404d1c:	stp	x19, x20, [sp, #16]
  404d20:	mov	x20, x1
  404d24:	stp	x21, x22, [sp, #32]
  404d28:	cbz	x1, 404db4 <ferror@plt+0x3094>
  404d2c:	mov	x22, x2
  404d30:	mov	x19, x0
  404d34:	mov	x0, #0x0                   	// #0
  404d38:	ldrsb	w1, [x19]
  404d3c:	cbz	w1, 404d84 <ferror@plt+0x3064>
  404d40:	cmp	x0, #0x0
  404d44:	csel	x0, x0, x19, ne  // ne = any
  404d48:	cmp	w1, #0x2c
  404d4c:	ldrsb	w1, [x19, #1]
  404d50:	csel	x21, x19, xzr, eq  // eq = none
  404d54:	cbnz	w1, 404d98 <ferror@plt+0x3078>
  404d58:	add	x21, x19, #0x1
  404d5c:	cmp	x0, x21
  404d60:	b.cs	404dbc <ferror@plt+0x309c>  // b.hs, b.nlast
  404d64:	sub	x1, x21, x0
  404d68:	blr	x22
  404d6c:	tbnz	x0, #63, 404d88 <ferror@plt+0x3068>
  404d70:	ldr	x1, [x20]
  404d74:	orr	x0, x1, x0
  404d78:	str	x0, [x20]
  404d7c:	ldrsb	w0, [x21]
  404d80:	cbnz	w0, 404da4 <ferror@plt+0x3084>
  404d84:	mov	w0, #0x0                   	// #0
  404d88:	ldp	x19, x20, [sp, #16]
  404d8c:	ldp	x21, x22, [sp, #32]
  404d90:	ldp	x29, x30, [sp], #48
  404d94:	ret
  404d98:	cbnz	x21, 404d5c <ferror@plt+0x303c>
  404d9c:	add	x19, x19, #0x1
  404da0:	b	404d38 <ferror@plt+0x3018>
  404da4:	mov	x0, #0x0                   	// #0
  404da8:	b	404d9c <ferror@plt+0x307c>
  404dac:	mov	w0, #0xffffffea            	// #-22
  404db0:	ret
  404db4:	mov	w0, #0xffffffea            	// #-22
  404db8:	b	404d88 <ferror@plt+0x3068>
  404dbc:	mov	w0, #0xffffffff            	// #-1
  404dc0:	b	404d88 <ferror@plt+0x3068>
  404dc4:	stp	x29, x30, [sp, #-80]!
  404dc8:	mov	x29, sp
  404dcc:	stp	x19, x20, [sp, #16]
  404dd0:	stp	x21, x22, [sp, #32]
  404dd4:	stp	x23, x24, [sp, #48]
  404dd8:	str	xzr, [sp, #72]
  404ddc:	cbnz	x0, 404df8 <ferror@plt+0x30d8>
  404de0:	mov	w0, #0x0                   	// #0
  404de4:	ldp	x19, x20, [sp, #16]
  404de8:	ldp	x21, x22, [sp, #32]
  404dec:	ldp	x23, x24, [sp, #48]
  404df0:	ldp	x29, x30, [sp], #80
  404df4:	ret
  404df8:	str	w3, [x1]
  404dfc:	mov	x19, x0
  404e00:	str	w3, [x2]
  404e04:	mov	x23, x1
  404e08:	mov	x21, x2
  404e0c:	mov	w22, w3
  404e10:	bl	401cb0 <__errno_location@plt>
  404e14:	str	wzr, [x0]
  404e18:	mov	x20, x0
  404e1c:	add	x24, sp, #0x48
  404e20:	ldrsb	w0, [x19]
  404e24:	cmp	w0, #0x3a
  404e28:	b.ne	404e6c <ferror@plt+0x314c>  // b.any
  404e2c:	add	x19, x19, #0x1
  404e30:	mov	x1, x24
  404e34:	mov	x0, x19
  404e38:	mov	w2, #0xa                   	// #10
  404e3c:	bl	401b60 <strtol@plt>
  404e40:	str	w0, [x21]
  404e44:	ldr	w0, [x20]
  404e48:	cbnz	w0, 404e64 <ferror@plt+0x3144>
  404e4c:	ldr	x0, [sp, #72]
  404e50:	cbz	x0, 404e64 <ferror@plt+0x3144>
  404e54:	ldrsb	w1, [x0]
  404e58:	cbnz	w1, 404e64 <ferror@plt+0x3144>
  404e5c:	cmp	x0, x19
  404e60:	b.ne	404de0 <ferror@plt+0x30c0>  // b.any
  404e64:	mov	w0, #0xffffffff            	// #-1
  404e68:	b	404de4 <ferror@plt+0x30c4>
  404e6c:	mov	x1, x24
  404e70:	mov	x0, x19
  404e74:	mov	w2, #0xa                   	// #10
  404e78:	bl	401b60 <strtol@plt>
  404e7c:	str	w0, [x23]
  404e80:	str	w0, [x21]
  404e84:	ldr	w0, [x20]
  404e88:	cbnz	w0, 404e64 <ferror@plt+0x3144>
  404e8c:	ldr	x4, [sp, #72]
  404e90:	cbz	x4, 404e64 <ferror@plt+0x3144>
  404e94:	cmp	x4, x19
  404e98:	b.eq	404e64 <ferror@plt+0x3144>  // b.none
  404e9c:	ldrsb	w1, [x4]
  404ea0:	cmp	w1, #0x3a
  404ea4:	b.ne	404eb8 <ferror@plt+0x3198>  // b.any
  404ea8:	ldrsb	w1, [x4, #1]
  404eac:	cbnz	w1, 404ec0 <ferror@plt+0x31a0>
  404eb0:	str	w22, [x21]
  404eb4:	b	404de4 <ferror@plt+0x30c4>
  404eb8:	cmp	w1, #0x2d
  404ebc:	b.ne	404de0 <ferror@plt+0x30c0>  // b.any
  404ec0:	add	x19, x4, #0x1
  404ec4:	str	wzr, [x20]
  404ec8:	str	xzr, [sp, #72]
  404ecc:	b	404e30 <ferror@plt+0x3110>
  404ed0:	stp	x29, x30, [sp, #-80]!
  404ed4:	mov	x29, sp
  404ed8:	stp	x19, x20, [sp, #16]
  404edc:	mov	x19, x1
  404ee0:	stp	x21, x22, [sp, #32]
  404ee4:	add	x22, sp, #0x40
  404ee8:	str	x23, [sp, #48]
  404eec:	add	x23, sp, #0x48
  404ef0:	cmp	x0, #0x0
  404ef4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  404ef8:	b.ne	404f04 <ferror@plt+0x31e4>  // b.any
  404efc:	mov	w0, #0x0                   	// #0
  404f00:	b	404f8c <ferror@plt+0x326c>
  404f04:	mov	x1, x22
  404f08:	bl	403b44 <ferror@plt+0x1e24>
  404f0c:	mov	x1, x23
  404f10:	mov	x20, x0
  404f14:	mov	x0, x19
  404f18:	bl	403b44 <ferror@plt+0x1e24>
  404f1c:	mov	x19, x0
  404f20:	ldp	x21, x0, [sp, #64]
  404f24:	adds	x1, x21, x0
  404f28:	b.eq	404f88 <ferror@plt+0x3268>  // b.none
  404f2c:	cmp	x1, #0x1
  404f30:	b.ne	404f54 <ferror@plt+0x3234>  // b.any
  404f34:	cbz	x20, 404f44 <ferror@plt+0x3224>
  404f38:	ldrsb	w1, [x20]
  404f3c:	cmp	w1, #0x2f
  404f40:	b.eq	404f88 <ferror@plt+0x3268>  // b.none
  404f44:	cbz	x19, 404efc <ferror@plt+0x31dc>
  404f48:	ldrsb	w1, [x19]
  404f4c:	cmp	w1, #0x2f
  404f50:	b.eq	404f88 <ferror@plt+0x3268>  // b.none
  404f54:	cmp	x20, #0x0
  404f58:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  404f5c:	b.eq	404efc <ferror@plt+0x31dc>  // b.none
  404f60:	cmp	x21, x0
  404f64:	b.ne	404efc <ferror@plt+0x31dc>  // b.any
  404f68:	mov	x2, x21
  404f6c:	mov	x1, x19
  404f70:	mov	x0, x20
  404f74:	bl	401a10 <strncmp@plt>
  404f78:	cbnz	w0, 404efc <ferror@plt+0x31dc>
  404f7c:	add	x0, x20, x21
  404f80:	add	x19, x19, x21
  404f84:	b	404ef0 <ferror@plt+0x31d0>
  404f88:	mov	w0, #0x1                   	// #1
  404f8c:	ldp	x19, x20, [sp, #16]
  404f90:	ldp	x21, x22, [sp, #32]
  404f94:	ldr	x23, [sp, #48]
  404f98:	ldp	x29, x30, [sp], #80
  404f9c:	ret
  404fa0:	stp	x29, x30, [sp, #-64]!
  404fa4:	mov	x29, sp
  404fa8:	stp	x19, x20, [sp, #16]
  404fac:	stp	x21, x22, [sp, #32]
  404fb0:	mov	x21, x1
  404fb4:	orr	x1, x0, x1
  404fb8:	stp	x23, x24, [sp, #48]
  404fbc:	cbnz	x1, 404fdc <ferror@plt+0x32bc>
  404fc0:	adrp	x0, 405000 <ferror@plt+0x32e0>
  404fc4:	add	x0, x0, #0x5df
  404fc8:	ldp	x19, x20, [sp, #16]
  404fcc:	ldp	x21, x22, [sp, #32]
  404fd0:	ldp	x23, x24, [sp, #48]
  404fd4:	ldp	x29, x30, [sp], #64
  404fd8:	b	401a70 <strdup@plt>
  404fdc:	mov	x23, x0
  404fe0:	mov	x22, x2
  404fe4:	cbnz	x0, 405004 <ferror@plt+0x32e4>
  404fe8:	mov	x0, x21
  404fec:	mov	x1, x2
  404ff0:	ldp	x19, x20, [sp, #16]
  404ff4:	ldp	x21, x22, [sp, #32]
  404ff8:	ldp	x23, x24, [sp, #48]
  404ffc:	ldp	x29, x30, [sp], #64
  405000:	b	401ba0 <strndup@plt>
  405004:	cbz	x21, 404fc8 <ferror@plt+0x32a8>
  405008:	bl	4018c0 <strlen@plt>
  40500c:	mov	x20, x0
  405010:	mvn	x0, x0
  405014:	cmp	x22, x0
  405018:	b.hi	405068 <ferror@plt+0x3348>  // b.pmore
  40501c:	add	x24, x22, x20
  405020:	add	x0, x24, #0x1
  405024:	bl	4019d0 <malloc@plt>
  405028:	mov	x19, x0
  40502c:	cbz	x0, 405050 <ferror@plt+0x3330>
  405030:	mov	x2, x20
  405034:	mov	x1, x23
  405038:	bl	401880 <memcpy@plt>
  40503c:	mov	x2, x22
  405040:	mov	x1, x21
  405044:	add	x0, x19, x20
  405048:	bl	401880 <memcpy@plt>
  40504c:	strb	wzr, [x19, x24]
  405050:	mov	x0, x19
  405054:	ldp	x19, x20, [sp, #16]
  405058:	ldp	x21, x22, [sp, #32]
  40505c:	ldp	x23, x24, [sp, #48]
  405060:	ldp	x29, x30, [sp], #64
  405064:	ret
  405068:	mov	x19, #0x0                   	// #0
  40506c:	b	405050 <ferror@plt+0x3330>
  405070:	stp	x29, x30, [sp, #-32]!
  405074:	mov	x29, sp
  405078:	stp	x19, x20, [sp, #16]
  40507c:	mov	x20, x0
  405080:	mov	x19, x1
  405084:	cbz	x1, 4050a8 <ferror@plt+0x3388>
  405088:	mov	x0, x1
  40508c:	bl	4018c0 <strlen@plt>
  405090:	mov	x2, x0
  405094:	mov	x1, x19
  405098:	mov	x0, x20
  40509c:	ldp	x19, x20, [sp, #16]
  4050a0:	ldp	x29, x30, [sp], #32
  4050a4:	b	404fa0 <ferror@plt+0x3280>
  4050a8:	mov	x2, #0x0                   	// #0
  4050ac:	b	405094 <ferror@plt+0x3374>
  4050b0:	stp	x29, x30, [sp, #-288]!
  4050b4:	mov	x29, sp
  4050b8:	str	x19, [sp, #16]
  4050bc:	mov	x19, x0
  4050c0:	add	x0, sp, #0x120
  4050c4:	stp	x0, x0, [sp, #80]
  4050c8:	add	x0, sp, #0xf0
  4050cc:	str	x0, [sp, #96]
  4050d0:	mov	w0, #0xffffffd0            	// #-48
  4050d4:	str	w0, [sp, #104]
  4050d8:	mov	w0, #0xffffff80            	// #-128
  4050dc:	str	w0, [sp, #108]
  4050e0:	add	x0, sp, #0x48
  4050e4:	stp	x2, x3, [sp, #240]
  4050e8:	ldp	x2, x3, [sp, #80]
  4050ec:	stp	x2, x3, [sp, #32]
  4050f0:	ldp	x2, x3, [sp, #96]
  4050f4:	stp	x2, x3, [sp, #48]
  4050f8:	add	x2, sp, #0x20
  4050fc:	str	q0, [sp, #112]
  405100:	str	q1, [sp, #128]
  405104:	str	q2, [sp, #144]
  405108:	str	q3, [sp, #160]
  40510c:	str	q4, [sp, #176]
  405110:	str	q5, [sp, #192]
  405114:	str	q6, [sp, #208]
  405118:	str	q7, [sp, #224]
  40511c:	stp	x4, x5, [sp, #256]
  405120:	stp	x6, x7, [sp, #272]
  405124:	bl	401b90 <vasprintf@plt>
  405128:	tbnz	w0, #31, 405158 <ferror@plt+0x3438>
  40512c:	ldr	x1, [sp, #72]
  405130:	sxtw	x2, w0
  405134:	mov	x0, x19
  405138:	bl	404fa0 <ferror@plt+0x3280>
  40513c:	mov	x19, x0
  405140:	ldr	x0, [sp, #72]
  405144:	bl	401b70 <free@plt>
  405148:	mov	x0, x19
  40514c:	ldr	x19, [sp, #16]
  405150:	ldp	x29, x30, [sp], #288
  405154:	ret
  405158:	mov	x19, #0x0                   	// #0
  40515c:	b	405148 <ferror@plt+0x3428>
  405160:	stp	x29, x30, [sp, #-80]!
  405164:	mov	x29, sp
  405168:	stp	x23, x24, [sp, #48]
  40516c:	ldr	x23, [x0]
  405170:	stp	x19, x20, [sp, #16]
  405174:	mov	x20, x0
  405178:	stp	x21, x22, [sp, #32]
  40517c:	ldrsb	w0, [x23]
  405180:	cbz	w0, 4051ac <ferror@plt+0x348c>
  405184:	mov	x0, x23
  405188:	mov	x22, x1
  40518c:	mov	x21, x2
  405190:	mov	w24, w3
  405194:	mov	x1, x2
  405198:	bl	401bb0 <strspn@plt>
  40519c:	add	x19, x23, x0
  4051a0:	ldrsb	w23, [x23, x0]
  4051a4:	cbnz	w23, 4051b4 <ferror@plt+0x3494>
  4051a8:	str	x19, [x20]
  4051ac:	mov	x19, #0x0                   	// #0
  4051b0:	b	405220 <ferror@plt+0x3500>
  4051b4:	cbz	w24, 405268 <ferror@plt+0x3548>
  4051b8:	adrp	x0, 405000 <ferror@plt+0x32e0>
  4051bc:	mov	w1, w23
  4051c0:	add	x0, x0, #0xdae
  4051c4:	bl	401bc0 <strchr@plt>
  4051c8:	cbz	x0, 405238 <ferror@plt+0x3518>
  4051cc:	add	x1, sp, #0x48
  4051d0:	add	x24, x19, #0x1
  4051d4:	mov	x0, x24
  4051d8:	strb	w23, [sp, #72]
  4051dc:	strb	wzr, [sp, #73]
  4051e0:	bl	403bac <ferror@plt+0x1e8c>
  4051e4:	add	x1, x19, x0
  4051e8:	str	x0, [x22]
  4051ec:	ldrsb	w1, [x1, #1]
  4051f0:	cbz	w1, 4051a8 <ferror@plt+0x3488>
  4051f4:	cmp	w23, w1
  4051f8:	b.ne	4051a8 <ferror@plt+0x3488>  // b.any
  4051fc:	add	x0, x0, #0x2
  405200:	add	x22, x19, x0
  405204:	ldrsb	w1, [x19, x0]
  405208:	cbz	w1, 405218 <ferror@plt+0x34f8>
  40520c:	mov	x0, x21
  405210:	bl	401bc0 <strchr@plt>
  405214:	cbz	x0, 4051a8 <ferror@plt+0x3488>
  405218:	mov	x19, x24
  40521c:	str	x22, [x20]
  405220:	mov	x0, x19
  405224:	ldp	x19, x20, [sp, #16]
  405228:	ldp	x21, x22, [sp, #32]
  40522c:	ldp	x23, x24, [sp, #48]
  405230:	ldp	x29, x30, [sp], #80
  405234:	ret
  405238:	mov	x1, x21
  40523c:	mov	x0, x19
  405240:	bl	403bac <ferror@plt+0x1e8c>
  405244:	str	x0, [x22]
  405248:	add	x22, x19, x0
  40524c:	ldrsb	w1, [x19, x0]
  405250:	cbz	w1, 405260 <ferror@plt+0x3540>
  405254:	mov	x0, x21
  405258:	bl	401bc0 <strchr@plt>
  40525c:	cbz	x0, 4051a8 <ferror@plt+0x3488>
  405260:	str	x22, [x20]
  405264:	b	405220 <ferror@plt+0x3500>
  405268:	mov	x1, x21
  40526c:	mov	x0, x19
  405270:	bl	401c90 <strcspn@plt>
  405274:	str	x0, [x22]
  405278:	add	x0, x19, x0
  40527c:	str	x0, [x20]
  405280:	b	405220 <ferror@plt+0x3500>
  405284:	stp	x29, x30, [sp, #-32]!
  405288:	mov	x29, sp
  40528c:	str	x19, [sp, #16]
  405290:	mov	x19, x0
  405294:	mov	x0, x19
  405298:	bl	401a40 <fgetc@plt>
  40529c:	cmn	w0, #0x1
  4052a0:	b.eq	4052bc <ferror@plt+0x359c>  // b.none
  4052a4:	cmp	w0, #0xa
  4052a8:	b.ne	405294 <ferror@plt+0x3574>  // b.any
  4052ac:	mov	w0, #0x0                   	// #0
  4052b0:	ldr	x19, [sp, #16]
  4052b4:	ldp	x29, x30, [sp], #32
  4052b8:	ret
  4052bc:	mov	w0, #0x1                   	// #1
  4052c0:	b	4052b0 <ferror@plt+0x3590>
  4052c4:	nop
  4052c8:	stp	x29, x30, [sp, #-64]!
  4052cc:	mov	x29, sp
  4052d0:	stp	x19, x20, [sp, #16]
  4052d4:	adrp	x20, 416000 <ferror@plt+0x142e0>
  4052d8:	add	x20, x20, #0xde0
  4052dc:	stp	x21, x22, [sp, #32]
  4052e0:	adrp	x21, 416000 <ferror@plt+0x142e0>
  4052e4:	add	x21, x21, #0xdd8
  4052e8:	sub	x20, x20, x21
  4052ec:	mov	w22, w0
  4052f0:	stp	x23, x24, [sp, #48]
  4052f4:	mov	x23, x1
  4052f8:	mov	x24, x2
  4052fc:	bl	401848 <memcpy@plt-0x38>
  405300:	cmp	xzr, x20, asr #3
  405304:	b.eq	405330 <ferror@plt+0x3610>  // b.none
  405308:	asr	x20, x20, #3
  40530c:	mov	x19, #0x0                   	// #0
  405310:	ldr	x3, [x21, x19, lsl #3]
  405314:	mov	x2, x24
  405318:	add	x19, x19, #0x1
  40531c:	mov	x1, x23
  405320:	mov	w0, w22
  405324:	blr	x3
  405328:	cmp	x20, x19
  40532c:	b.ne	405310 <ferror@plt+0x35f0>  // b.any
  405330:	ldp	x19, x20, [sp, #16]
  405334:	ldp	x21, x22, [sp, #32]
  405338:	ldp	x23, x24, [sp, #48]
  40533c:	ldp	x29, x30, [sp], #64
  405340:	ret
  405344:	nop
  405348:	ret
  40534c:	nop
  405350:	adrp	x2, 417000 <ferror@plt+0x152e0>
  405354:	mov	x1, #0x0                   	// #0
  405358:	ldr	x2, [x2, #608]
  40535c:	b	401950 <__cxa_atexit@plt>
  405360:	mov	x2, x1
  405364:	mov	x1, x0
  405368:	mov	w0, #0x0                   	// #0
  40536c:	b	401cc0 <__xstat@plt>
  405370:	mov	x2, x1
  405374:	mov	w1, w0
  405378:	mov	w0, #0x0                   	// #0
  40537c:	b	401c40 <__fxstat@plt>
  405380:	stp	x29, x30, [sp, #-32]!
  405384:	mov	w4, w1
  405388:	mov	x1, x0
  40538c:	mov	x29, sp
  405390:	add	x3, sp, #0x18
  405394:	mov	w0, #0x0                   	// #0
  405398:	str	x2, [sp, #24]
  40539c:	mov	w2, w4
  4053a0:	bl	401940 <__xmknod@plt>
  4053a4:	ldp	x29, x30, [sp], #32
  4053a8:	ret

Disassembly of section .fini:

00000000004053ac <.fini>:
  4053ac:	stp	x29, x30, [sp, #-16]!
  4053b0:	mov	x29, sp
  4053b4:	ldp	x29, x30, [sp], #16
  4053b8:	ret
