module mux_tb();
reg [31:0]A;
reg [31:0]B;
reg S;
wire [31:0]C;
mux uut(A,B,S,C);
initial begin
S=0;
A=32'b10101010101010101010101010101010;
B=32'b11111111111111111111111111111111;
#100
S=1;
A=32'b00000000000000000000000000000001;
B=32'b10000000000000000000000000000000;
#100
$finish;
end
endmodule
