$date
  Tue Sep 14 18:42:16 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module numeric_bit $end
$upscope $end
$scope module counter16 $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var reg 1 # count $end
$var reg 1 $ rco $end
$var reg 16 % cval[15:0] $end
$var reg 16 & internal[15:0] $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
b0000000000000000 %
b0000000000000000 &
