Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 21:18:38 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |              20 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------------+----------------------------------------+------------------+----------------+
|      Clock Signal     |              Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  count_reg[9]_i_2_n_0 | cmaster_instance/led1_out              | cmaster_instance/led_i_1_n_0           |                1 |              1 |
|  count_reg[9]_i_2_n_0 | cslave_instance/led3_out               | cslave_instance/led0_out               |                1 |              1 |
|  count_reg[9]_i_2_n_0 | en_cmaster_IBUF                        |                                        |                5 |             10 |
|  count_reg[9]_i_2_n_0 | en_cslave_IBUF                         |                                        |                5 |             10 |
|  count_reg[9]_i_2_n_0 | cmaster_instance/regmaster[15]_i_2_n_0 | cmaster_instance/regmaster[15]_i_1_n_0 |                5 |             16 |
|  count_reg[9]_i_2_n_0 | cslave_instance/regslave[15]_i_2_n_0   | cslave_instance/regslave[15]_i_1_n_0   |                5 |             16 |
|  clk_IBUF_BUFG        |                                        | timer20msec_instance/count[20]_i_1_n_0 |                5 |             20 |
|  clk_IBUF_BUFG        |                                        |                                        |               17 |             51 |
+-----------------------+----------------------------------------+----------------------------------------+------------------+----------------+


