{"vcs1":{"timestamp_begin":1683484722.308833637, "rt":2.25, "ut":0.60, "st":0.25}}
{"vcselab":{"timestamp_begin":1683484724.647179194, "rt":1.81, "ut":0.38, "st":0.06}}
{"link":{"timestamp_begin":1683484726.531950315, "rt":0.72, "ut":0.38, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683484721.646019001}
{"VCS_COMP_START_TIME": 1683484721.646019001}
{"VCS_COMP_END_TIME": 1683484729.034463178}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349404}}
{"stitch_vcselab": {"peak_mem": 222284}}
