

================================================================
== Vivado HLS Report for 'SBM'
================================================================
* Date:           Tue Jun 29 07:47:05 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        exch
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.537 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  33974613|  33974613| 0.340 sec | 0.340 sec |  33974613|  33974613|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+----------+----------+--------+--------+---------+
        |                 |       |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |     Instance    | Module|   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------+-------+---------+---------+----------+----------+--------+--------+---------+
        |grp_step_fu_165  |step   |   338970|   338970| 3.390 ms | 3.390 ms |  338970|  338970|   none  |
        +-----------------+-------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |              |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |- memset_x_a  |       255|       255|         1|          -|          -|   256|    no    |
        |- memset_x_b  |       255|       255|         1|          -|          -|   256|    no    |
        |- Loop 3      |  33974100|  33974100|    339741|          -|          -|   100|    no    |
        | + Loop 3.1   |       768|       768|         3|          -|          -|   256|    no    |
        +--------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      115|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        1|     16|     1753|     2366|    0|
|Memory               |        2|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      299|    -|
|Register             |        -|      -|       68|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|     16|     1821|     2780|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |exch_fcmp_32ns_32lbW_U51  |exch_fcmp_32ns_32lbW  |        0|      0|     0|    46|    0|
    |grp_step_fu_165           |step                  |        1|     16|  1753|  2320|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        1|     16|  1753|  2366|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+--------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |x_a_U  |step_Delta_P  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |x_b_U  |step_Delta_P  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |              |        2|  0|   0|    0|   512|   64|     2|        16384|
    +-------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln148_fu_188_p2              |     +    |      0|  0|   8|           8|           1|
    |add_ln149_fu_205_p2              |     +    |      0|  0|   8|           8|           1|
    |i_fu_244_p2                      |     +    |      0|  0|   9|           9|           1|
    |t_fu_232_p2                      |     +    |      0|  0|   7|           1|           7|
    |and_ln184_fu_291_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln148_fu_199_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln149_fu_216_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln167_fu_226_p2             |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln183_fu_238_p2             |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln184_1_fu_279_p2           |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln184_fu_273_p2             |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_state5_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln184_fu_285_p2               |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 115|          92|          36|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  44|          9|    1|          9|
    |blocks_0_J_sub_ce0             |   9|          2|    1|          2|
    |blocks_0_h_sub_ce0             |   9|          2|    1|          2|
    |blocks_0_p_sub_ce0             |   9|          2|    1|          2|
    |blocks_0_p_sub_we0             |   9|          2|    1|          2|
    |blocks_0_x_sub_ce0             |   9|          2|    1|          2|
    |blocks_0_x_sub_we0             |   9|          2|    1|          2|
    |grp_step_fu_165_x_prime_in_q0  |  15|          3|   32|         96|
    |i_0_reg_154                    |   9|          2|    9|         18|
    |phi_ln148_reg_120              |   9|          2|    8|         16|
    |phi_ln149_reg_131              |   9|          2|    8|         16|
    |t_0_reg_142                    |   9|          2|    7|         14|
    |x_a_address0                   |  27|          5|    8|         40|
    |x_a_ce0                        |  21|          4|    1|          4|
    |x_a_d0                         |  15|          3|   32|         96|
    |x_a_we0                        |  15|          3|    1|          3|
    |x_b_address0                   |  21|          4|    8|         32|
    |x_b_ce0                        |  21|          4|    1|          4|
    |x_b_d0                         |  15|          3|   32|         96|
    |x_b_we0                        |  15|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 299|         61|  155|        459|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |and_ln184_reg_348             |  1|   0|    1|          0|
    |ap_CS_fsm                     |  8|   0|    8|          0|
    |grp_step_fu_165_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_154                   |  9|   0|    9|          0|
    |i_reg_333                     |  9|   0|    9|          0|
    |phi_ln148_reg_120             |  8|   0|    8|          0|
    |phi_ln149_reg_131             |  8|   0|    8|          0|
    |t_0_reg_142                   |  7|   0|    7|          0|
    |t_reg_325                     |  7|   0|    7|          0|
    |trunc_ln167_reg_318           |  1|   0|    1|          0|
    |zext_ln184_reg_338            |  9|   0|   64|         55|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 68|   0|  123|         55|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |         SBM         | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |         SBM         | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |         SBM         | return value |
|ap_done                  | out |    1| ap_ctrl_hs |         SBM         | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |         SBM         | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |         SBM         | return value |
|blocks_0_J_sub_address0  | out |   16|  ap_memory |    blocks_0_J_sub   |     array    |
|blocks_0_J_sub_ce0       | out |    1|  ap_memory |    blocks_0_J_sub   |     array    |
|blocks_0_J_sub_q0        |  in |   32|  ap_memory |    blocks_0_J_sub   |     array    |
|blocks_0_h_sub_address0  | out |    8|  ap_memory |    blocks_0_h_sub   |     array    |
|blocks_0_h_sub_ce0       | out |    1|  ap_memory |    blocks_0_h_sub   |     array    |
|blocks_0_h_sub_q0        |  in |   32|  ap_memory |    blocks_0_h_sub   |     array    |
|blocks_0_x_sub_address0  | out |    8|  ap_memory |    blocks_0_x_sub   |     array    |
|blocks_0_x_sub_ce0       | out |    1|  ap_memory |    blocks_0_x_sub   |     array    |
|blocks_0_x_sub_we0       | out |    1|  ap_memory |    blocks_0_x_sub   |     array    |
|blocks_0_x_sub_d0        | out |   32|  ap_memory |    blocks_0_x_sub   |     array    |
|blocks_0_x_sub_q0        |  in |   32|  ap_memory |    blocks_0_x_sub   |     array    |
|blocks_0_p_sub_address0  | out |    8|  ap_memory |    blocks_0_p_sub   |     array    |
|blocks_0_p_sub_ce0       | out |    1|  ap_memory |    blocks_0_p_sub   |     array    |
|blocks_0_p_sub_we0       | out |    1|  ap_memory |    blocks_0_p_sub   |     array    |
|blocks_0_p_sub_d0        | out |   32|  ap_memory |    blocks_0_p_sub   |     array    |
|blocks_0_p_sub_q0        |  in |   32|  ap_memory |    blocks_0_p_sub   |     array    |
|blocks_0_Delta_t_ti      |  in |   32|   ap_none  | blocks_0_Delta_t_ti |    scalar    |
|spin_address0            | out |    8|  ap_memory |         spin        |     array    |
|spin_ce0                 | out |    1|  ap_memory |         spin        |     array    |
|spin_we0                 | out |    1|  ap_memory |         spin        |     array    |
|spin_d0                  | out |    1|  ap_memory |         spin        |     array    |
+-------------------------+-----+-----+------------+---------------------+--------------+

