// Seed: 2863282713
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  reg id_3;
  reg id_4, id_5, id_6;
  assign id_4 = id_3;
  always @(negedge id_5) begin
    id_3 <= 1;
  end
endmodule
