{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645841487258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645841487265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 26 02:11:27 2022 " "Processing started: Sat Feb 26 02:11:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645841487265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841487265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skribblnios -c skribblnios " "Command: quartus_map --read_settings_files=on --write_settings_files=off skribblnios -c skribblnios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841487265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645841488057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645841488057 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NIOSSystem.qsys " "Elaborating Platform Designer system entity \"NIOSSystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841499560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:44 Progress: Loading FPGA/NIOSSystem.qsys " "2022.02.26.02:11:44 Progress: Loading FPGA/NIOSSystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841504452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:45 Progress: Reading input file " "2022.02.26.02:11:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841505612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:45 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2022.02.26.02:11:45 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841505735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module accelerometer_spi " "2022.02.26.02:11:47 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding button \[altera_avalon_pio 18.0\] " "2022.02.26.02:11:47 Progress: Adding button \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module button " "2022.02.26.02:11:47 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding clk \[clock_source 18.0\] " "2022.02.26.02:11:47 Progress: Adding clk \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module clk " "2022.02.26.02:11:47 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding cpu \[altera_nios2_gen2 18.0\] " "2022.02.26.02:11:47 Progress: Adding cpu \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module cpu " "2022.02.26.02:11:47 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding hex0 \[altera_avalon_pio 18.0\] " "2022.02.26.02:11:47 Progress: Adding hex0 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module hex0 " "2022.02.26.02:11:47 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding hex1 \[altera_avalon_pio 18.0\] " "2022.02.26.02:11:47 Progress: Adding hex1 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module hex1 " "2022.02.26.02:11:47 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding hex2 \[altera_avalon_pio 18.0\] " "2022.02.26.02:11:47 Progress: Adding hex2 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module hex2 " "2022.02.26.02:11:47 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding hex3 \[altera_avalon_pio 18.0\] " "2022.02.26.02:11:47 Progress: Adding hex3 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module hex3 " "2022.02.26.02:11:47 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding hex4 \[altera_avalon_pio 18.0\] " "2022.02.26.02:11:47 Progress: Adding hex4 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module hex4 " "2022.02.26.02:11:47 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding hex5 \[altera_avalon_pio 18.0\] " "2022.02.26.02:11:47 Progress: Adding hex5 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module hex5 " "2022.02.26.02:11:47 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\] " "2022.02.26.02:11:47 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module jtag_uart " "2022.02.26.02:11:47 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding led \[altera_avalon_pio 18.0\] " "2022.02.26.02:11:47 Progress: Adding led \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module led " "2022.02.26.02:11:47 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\] " "2022.02.26.02:11:47 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module onchip_memory " "2022.02.26.02:11:47 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding switch \[altera_avalon_pio 18.0\] " "2022.02.26.02:11:47 Progress: Adding switch \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module switch " "2022.02.26.02:11:47 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Adding timer \[altera_avalon_timer 18.0\] " "2022.02.26.02:11:47 Progress: Adding timer \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Parameterizing module timer " "2022.02.26.02:11:47 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:47 Progress: Building connections " "2022.02.26.02:11:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841507952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:48 Progress: Parameterizing connections " "2022.02.26.02:11:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841508005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:48 Progress: Validating " "2022.02.26.02:11:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841508008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.26.02:11:49 Progress: Done reading input file " "2022.02.26.02:11:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841509444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NIOSSystem.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841511659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NIOSSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841511659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NIOSSystem.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841511660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem: Generating NIOSSystem \"NIOSSystem\" for QUARTUS_SYNTH " "NIOSSystem: Generating NIOSSystem \"NIOSSystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841512450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841523568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"NIOSSystem\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"NIOSSystem\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841523628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'NIOSSystem_button' " "Button: Starting RTL generation for module 'NIOSSystem_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841523644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_button --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0003_button_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0003_button_gen//NIOSSystem_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_button --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0003_button_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0003_button_gen//NIOSSystem_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841523644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'NIOSSystem_button' " "Button: Done RTL generation for module 'NIOSSystem_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841523920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"NIOSSystem\" instantiated altera_avalon_pio \"button\" " "Button: \"NIOSSystem\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841523927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOSSystem\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"NIOSSystem\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841525580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'NIOSSystem_hex0' " "Hex0: Starting RTL generation for module 'NIOSSystem_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841525592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_hex0 --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0004_hex0_gen//NIOSSystem_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_hex0 --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0004_hex0_gen//NIOSSystem_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841525593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'NIOSSystem_hex0' " "Hex0: Done RTL generation for module 'NIOSSystem_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841525846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"NIOSSystem\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"NIOSSystem\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841525850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'NIOSSystem_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'NIOSSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841525863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSSystem_jtag_uart --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0005_jtag_uart_gen//NIOSSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSSystem_jtag_uart --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0005_jtag_uart_gen//NIOSSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841525863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'NIOSSystem_jtag_uart' " "Jtag_uart: Done RTL generation for module 'NIOSSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"NIOSSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"NIOSSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'NIOSSystem_led' " "Led: Starting RTL generation for module 'NIOSSystem_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_led --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0006_led_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0006_led_gen//NIOSSystem_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_led --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0006_led_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0006_led_gen//NIOSSystem_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'NIOSSystem_led' " "Led: Done RTL generation for module 'NIOSSystem_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"NIOSSystem\" instantiated altera_avalon_pio \"led\" " "Led: \"NIOSSystem\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'NIOSSystem_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'NIOSSystem_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOSSystem_onchip_memory --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0007_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0007_onchip_memory_gen//NIOSSystem_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOSSystem_onchip_memory --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0007_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0007_onchip_memory_gen//NIOSSystem_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'NIOSSystem_onchip_memory' " "Onchip_memory: Done RTL generation for module 'NIOSSystem_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"NIOSSystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"NIOSSystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'NIOSSystem_switch' " "Switch: Starting RTL generation for module 'NIOSSystem_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_switch --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0008_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0008_switch_gen//NIOSSystem_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_switch --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0008_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0008_switch_gen//NIOSSystem_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841526822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'NIOSSystem_switch' " "Switch: Done RTL generation for module 'NIOSSystem_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841527074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"NIOSSystem\" instantiated altera_avalon_pio \"switch\" " "Switch: \"NIOSSystem\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841527078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'NIOSSystem_timer' " "Timer: Starting RTL generation for module 'NIOSSystem_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841527084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSSystem_timer --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0009_timer_gen//NIOSSystem_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSSystem_timer --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0009_timer_gen//NIOSSystem_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841527084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'NIOSSystem_timer' " "Timer: Done RTL generation for module 'NIOSSystem_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841527398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"NIOSSystem\" instantiated altera_avalon_timer \"timer\" " "Timer: \"NIOSSystem\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841527415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841542598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841543418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841544237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841545062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841545920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841546740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841547547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841548372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841549268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841550090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841550916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841551733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841552594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841553401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NIOSSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NIOSSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841565983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NIOSSystem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NIOSSystem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841565989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NIOSSystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NIOSSystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841565995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NIOSSystem_cpu_cpu' " "Cpu: Starting RTL generation for module 'NIOSSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841566015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSSystem_cpu_cpu --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0012_cpu_gen//NIOSSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSSystem_cpu_cpu --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9049_2872519020905068967.dir/0012_cpu_gen//NIOSSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841566015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:46 (*) Starting Nios II generation " "Cpu: # 2022.02.26 02:12:46 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:46 (*)   Checking for plaintext license. " "Cpu: # 2022.02.26 02:12:46 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2022.02.26 02:12:47 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.02.26 02:12:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.02.26 02:12:47 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   Plaintext license not found. " "Cpu: # 2022.02.26 02:12:47 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.02.26 02:12:47 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2022.02.26 02:12:47 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.02.26 02:12:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.02.26 02:12:47 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.02.26 02:12:47 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.02.26 02:12:47 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)   Creating all objects for CPU " "Cpu: # 2022.02.26 02:12:47 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:47 (*)     Testbench " "Cpu: # 2022.02.26 02:12:47 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:48 (*)     Instruction decoding " "Cpu: # 2022.02.26 02:12:48 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:48 (*)       Instruction fields " "Cpu: # 2022.02.26 02:12:48 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:48 (*)       Instruction decodes " "Cpu: # 2022.02.26 02:12:48 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:48 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.02.26 02:12:48 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:48 (*)       Instruction controls " "Cpu: # 2022.02.26 02:12:48 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:49 (*)     Pipeline frontend " "Cpu: # 2022.02.26 02:12:49 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:49 (*)     Pipeline backend " "Cpu: # 2022.02.26 02:12:49 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:51 (*)   Generating RTL from CPU objects " "Cpu: # 2022.02.26 02:12:51 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:53 (*)   Creating encrypted RTL " "Cpu: # 2022.02.26 02:12:53 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.02.26 02:12:54 (*) Done Nios II generation " "Cpu: # 2022.02.26 02:12:54 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NIOSSystem_cpu_cpu' " "Cpu: Done RTL generation for module 'NIOSSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841574963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841576552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841578152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841578159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841578164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem: Done \"NIOSSystem\" with 39 modules, 70 files " "NIOSSystem: Done \"NIOSSystem\" with 39 modules, 70 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841578165 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NIOSSystem.qsys " "Finished elaborating Platform Designer system entity \"NIOSSystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841579442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skribblnios.v 1 1 " "Found 1 design units, including 1 entities, in source file skribblnios.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841579836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841579836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/niossystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/niossystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem " "Found entity 1: NIOSSystem" {  } { { "db/ip/niossystem/niossystem.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841579858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841579858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_accelerometer_spi " "Found entity 1: NIOSSystem_accelerometer_spi" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841579871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841579871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_button " "Found entity 1: NIOSSystem_button" {  } { { "db/ip/niossystem/submodules/niossystem_button.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841579879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841579879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu " "Found entity 1: NIOSSystem_cpu" {  } { { "db/ip/niossystem/submodules/niossystem_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841579885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841579885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_ic_data_module " "Found entity 1: NIOSSystem_cpu_cpu_ic_data_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_cpu_cpu_ic_tag_module " "Found entity 2: NIOSSystem_cpu_cpu_ic_tag_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSSystem_cpu_cpu_bht_module " "Found entity 3: NIOSSystem_cpu_cpu_bht_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSSystem_cpu_cpu_register_bank_a_module " "Found entity 4: NIOSSystem_cpu_cpu_register_bank_a_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSSystem_cpu_cpu_register_bank_b_module " "Found entity 5: NIOSSystem_cpu_cpu_register_bank_b_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOSSystem_cpu_cpu_dc_tag_module " "Found entity 6: NIOSSystem_cpu_cpu_dc_tag_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOSSystem_cpu_cpu_dc_data_module " "Found entity 7: NIOSSystem_cpu_cpu_dc_data_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOSSystem_cpu_cpu_dc_victim_module " "Found entity 8: NIOSSystem_cpu_cpu_dc_victim_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOSSystem_cpu_cpu_nios2_oci_debug " "Found entity 9: NIOSSystem_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOSSystem_cpu_cpu_nios2_oci_break " "Found entity 10: NIOSSystem_cpu_cpu_nios2_oci_break" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOSSystem_cpu_cpu_nios2_oci_xbrk " "Found entity 11: NIOSSystem_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOSSystem_cpu_cpu_nios2_oci_dbrk " "Found entity 12: NIOSSystem_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOSSystem_cpu_cpu_nios2_oci_itrace " "Found entity 13: NIOSSystem_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOSSystem_cpu_cpu_nios2_oci_td_mode " "Found entity 14: NIOSSystem_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOSSystem_cpu_cpu_nios2_oci_dtrace " "Found entity 15: NIOSSystem_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOSSystem_cpu_cpu_nios2_oci_fifo " "Found entity 19: NIOSSystem_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOSSystem_cpu_cpu_nios2_oci_pib " "Found entity 20: NIOSSystem_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOSSystem_cpu_cpu_nios2_oci_im " "Found entity 21: NIOSSystem_cpu_cpu_nios2_oci_im" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOSSystem_cpu_cpu_nios2_performance_monitors " "Found entity 22: NIOSSystem_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOSSystem_cpu_cpu_nios2_avalon_reg " "Found entity 23: NIOSSystem_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOSSystem_cpu_cpu_ociram_sp_ram_module " "Found entity 24: NIOSSystem_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOSSystem_cpu_cpu_nios2_ocimem " "Found entity 25: NIOSSystem_cpu_cpu_nios2_ocimem" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOSSystem_cpu_cpu_nios2_oci " "Found entity 26: NIOSSystem_cpu_cpu_nios2_oci" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOSSystem_cpu_cpu " "Found entity 27: NIOSSystem_cpu_cpu" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_debug_slave_sysclk " "Found entity 1: NIOSSystem_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_debug_slave_tck " "Found entity 1: NIOSSystem_cpu_cpu_debug_slave_tck" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_debug_slave_wrapper " "Found entity 1: NIOSSystem_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_mult_cell " "Found entity 1: NIOSSystem_cpu_cpu_mult_cell" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_test_bench " "Found entity 1: NIOSSystem_cpu_cpu_test_bench" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_hex0 " "Found entity 1: NIOSSystem_hex0" {  } { { "db/ip/niossystem/submodules/niossystem_hex0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_irq_mapper " "Found entity 1: NIOSSystem_irq_mapper" {  } { { "db/ip/niossystem/submodules/niossystem_irq_mapper.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niossystem/submodules/niossystem_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_jtag_uart_sim_scfifo_w " "Found entity 1: NIOSSystem_jtag_uart_sim_scfifo_w" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580887 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_jtag_uart_scfifo_w " "Found entity 2: NIOSSystem_jtag_uart_scfifo_w" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580887 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSSystem_jtag_uart_sim_scfifo_r " "Found entity 3: NIOSSystem_jtag_uart_sim_scfifo_r" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580887 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSSystem_jtag_uart_scfifo_r " "Found entity 4: NIOSSystem_jtag_uart_scfifo_r" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580887 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSSystem_jtag_uart " "Found entity 5: NIOSSystem_jtag_uart" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_led " "Found entity 1: NIOSSystem_led" {  } { { "db/ip/niossystem/submodules/niossystem_led.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0 " "Found entity 1: NIOSSystem_mm_interconnect_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841580994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841580994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581056 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router " "Found entity 2: NIOSSystem_mm_interconnect_0_router" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581066 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_001 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581077 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_002 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_002" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581087 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_003 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_003" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_004_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581098 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_004 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_004" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_onchip_memory " "Found entity 1: NIOSSystem_onchip_memory" {  } { { "db/ip/niossystem/submodules/niossystem_onchip_memory.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_switch " "Found entity 1: NIOSSystem_switch" {  } { { "db/ip/niossystem/submodules/niossystem_switch.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_timer " "Found entity 1: NIOSSystem_timer" {  } { { "db/ip/niossystem/submodules/niossystem_timer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/niossystem/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/niossystem/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/niossystem/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581253 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581303 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581303 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581303 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581303 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niossystem/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niossystem/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581400 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niossystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581520 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841581534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645841581580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841581584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841581584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645841582392 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR skribblnios.v(14) " "Output port \"DRAM_ADDR\" at skribblnios.v(14) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582393 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA skribblnios.v(15) " "Output port \"DRAM_BA\" at skribblnios.v(15) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582393 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B skribblnios.v(44) " "Output port \"VGA_B\" at skribblnios.v(44) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582393 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G skribblnios.v(45) " "Output port \"VGA_G\" at skribblnios.v(45) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582393 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R skribblnios.v(47) " "Output port \"VGA_R\" at skribblnios.v(47) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582393 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N skribblnios.v(16) " "Output port \"DRAM_CAS_N\" at skribblnios.v(16) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582393 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE skribblnios.v(17) " "Output port \"DRAM_CKE\" at skribblnios.v(17) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582393 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK skribblnios.v(18) " "Output port \"DRAM_CLK\" at skribblnios.v(18) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582393 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N skribblnios.v(19) " "Output port \"DRAM_CS_N\" at skribblnios.v(19) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582393 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM skribblnios.v(21) " "Output port \"DRAM_LDQM\" at skribblnios.v(21) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582394 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N skribblnios.v(22) " "Output port \"DRAM_RAS_N\" at skribblnios.v(22) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582394 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM skribblnios.v(23) " "Output port \"DRAM_UDQM\" at skribblnios.v(23) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582394 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N skribblnios.v(24) " "Output port \"DRAM_WE_N\" at skribblnios.v(24) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582394 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS skribblnios.v(46) " "Output port \"VGA_HS\" at skribblnios.v(46) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582394 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS skribblnios.v(48) " "Output port \"VGA_VS\" at skribblnios.v(48) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645841582394 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem NIOSSystem:u0 " "Elaborating entity \"NIOSSystem\" for hierarchy \"NIOSSystem:u0\"" {  } { { "skribblnios.v" "u0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841582406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_accelerometer_spi NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi " "Elaborating entity \"NIOSSystem_accelerometer_spi\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/niossystem/niossystem.v" "accelerometer_spi" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841582449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 niossystem_accelerometer_spi.v(226) " "Verilog HDL assignment warning at niossystem_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645841582450 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 niossystem_accelerometer_spi.v(241) " "Verilog HDL assignment warning at niossystem_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645841582451 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "Auto_Init_Controller" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841582470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645841582471 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841582487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "Serial_Bus_Controller" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841582503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645841582504 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841582525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645841582526 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_button NIOSSystem:u0\|NIOSSystem_button:button " "Elaborating entity \"NIOSSystem_button\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_button:button\"" {  } { { "db/ip/niossystem/niossystem.v" "button" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841582540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu NIOSSystem:u0\|NIOSSystem_cpu:cpu " "Elaborating entity \"NIOSSystem_cpu\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\"" {  } { { "db/ip/niossystem/niossystem.v" "cpu" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841582552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu " "Elaborating entity \"NIOSSystem_cpu_cpu\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu.v" "cpu" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841582602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_test_bench NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_test_bench:the_NIOSSystem_cpu_cpu_test_bench " "Elaborating entity \"NIOSSystem_cpu_cpu_test_bench\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_test_bench:the_NIOSSystem_cpu_cpu_test_bench\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_test_bench" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_ic_data_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data " "Elaborating entity \"NIOSSystem_cpu_cpu_ic_data_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_ic_data" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841583404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841583404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_ic_tag_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag " "Elaborating entity \"NIOSSystem_cpu_cpu_ic_tag_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_ic_tag" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkc1 " "Found entity 1: altsyncram_vkc1" {  } { { "db/altsyncram_vkc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_vkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841583595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841583595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkc1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated " "Elaborating entity \"altsyncram_vkc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_bht_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht " "Elaborating entity \"NIOSSystem_cpu_cpu_bht_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_bht" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841583773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841583773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_register_bank_a_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a " "Elaborating entity \"NIOSSystem_cpu_cpu_register_bank_a_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_register_bank_a" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841583959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841583959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841583964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_register_bank_b_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_b_module:NIOSSystem_cpu_cpu_register_bank_b " "Elaborating entity \"NIOSSystem_cpu_cpu_register_bank_b_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_b_module:NIOSSystem_cpu_cpu_register_bank_b\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_register_bank_b" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_mult_cell NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell " "Elaborating entity \"NIOSSystem_cpu_cpu_mult_cell\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_mult_cell" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841584231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841584231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841584967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841585050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841585665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841585831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841585852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841585908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841585928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841586001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841586074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_dc_tag_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_tag_module:NIOSSystem_cpu_cpu_dc_tag " "Elaborating entity \"NIOSSystem_cpu_cpu_dc_tag_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_tag_module:NIOSSystem_cpu_cpu_dc_tag\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_dc_tag" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841589453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_tag_module:NIOSSystem_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_tag_module:NIOSSystem_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841589477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqb1 " "Found entity 1: altsyncram_pqb1" {  } { { "db/altsyncram_pqb1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_pqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841589568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841589568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqb1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_tag_module:NIOSSystem_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pqb1:auto_generated " "Elaborating entity \"altsyncram_pqb1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_tag_module:NIOSSystem_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841589573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_dc_data_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_data_module:NIOSSystem_cpu_cpu_dc_data " "Elaborating entity \"NIOSSystem_cpu_cpu_dc_data_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_data_module:NIOSSystem_cpu_cpu_dc_data\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_dc_data" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841589633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_data_module:NIOSSystem_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_data_module:NIOSSystem_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841589659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841589754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841589754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_data_module:NIOSSystem_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_data_module:NIOSSystem_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841589759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_dc_victim_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_victim_module:NIOSSystem_cpu_cpu_dc_victim " "Elaborating entity \"NIOSSystem_cpu_cpu_dc_victim_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_victim_module:NIOSSystem_cpu_cpu_dc_victim\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_dc_victim" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841589818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_victim_module:NIOSSystem_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_victim_module:NIOSSystem_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841589844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841589943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841589943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_victim_module:NIOSSystem_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_dc_victim_module:NIOSSystem_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841589948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_debug NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_debug\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_break NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_break:the_NIOSSystem_cpu_cpu_nios2_oci_break " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_break\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_break:the_NIOSSystem_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_break" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_xbrk NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_xbrk:the_NIOSSystem_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_xbrk:the_NIOSSystem_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_dbrk NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dbrk:the_NIOSSystem_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dbrk:the_NIOSSystem_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_itrace NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_itrace:the_NIOSSystem_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_itrace\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_itrace:the_NIOSSystem_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_dtrace NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_td_mode NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace\|NIOSSystem_cpu_cpu_nios2_oci_td_mode:NIOSSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace\|NIOSSystem_cpu_cpu_nios2_oci_td_mode:NIOSSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_fifo NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_pib NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_pib:the_NIOSSystem_cpu_cpu_nios2_oci_pib " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_pib\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_pib:the_NIOSSystem_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_im NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_im:the_NIOSSystem_cpu_cpu_nios2_oci_im " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_im\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_im:the_NIOSSystem_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_im" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_avalon_reg NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_avalon_reg:the_NIOSSystem_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_avalon_reg\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_avalon_reg:the_NIOSSystem_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_ocimem NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_ocimem\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_ocimem" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841590935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_ociram_sp_ram_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram " "Elaborating entity \"NIOSSystem_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841591016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841591043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841591136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841591136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841591141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_debug_slave_wrapper NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"NIOSSystem_cpu_cpu_debug_slave_wrapper\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841591170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_debug_slave_tck NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_tck:the_NIOSSystem_cpu_cpu_debug_slave_tck " "Elaborating entity \"NIOSSystem_cpu_cpu_debug_slave_tck\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_tck:the_NIOSSystem_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "the_NIOSSystem_cpu_cpu_debug_slave_tck" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841591185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_debug_slave_sysclk NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_sysclk:the_NIOSSystem_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"NIOSSystem_cpu_cpu_debug_slave_sysclk\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_sysclk:the_NIOSSystem_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "the_NIOSSystem_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841591250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "NIOSSystem_cpu_cpu_debug_slave_phy" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841591359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841591370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_hex0 NIOSSystem:u0\|NIOSSystem_hex0:hex0 " "Elaborating entity \"NIOSSystem_hex0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_hex0:hex0\"" {  } { { "db/ip/niossystem/niossystem.v" "hex0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_jtag_uart NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart " "Elaborating entity \"NIOSSystem_jtag_uart\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\"" {  } { { "db/ip/niossystem/niossystem.v" "jtag_uart" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_jtag_uart_scfifo_w NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w " "Elaborating entity \"NIOSSystem_jtag_uart_scfifo_w\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "the_NIOSSystem_jtag_uart_scfifo_w" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "wfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841592665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841592665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841592665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841592665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841592665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841592665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841592665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841592665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841592665 ""}  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645841592665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1b21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1b21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1b21 " "Found entity 1: scfifo_1b21" {  } { { "db/scfifo_1b21.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_1b21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841592752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841592752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1b21 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated " "Elaborating entity \"scfifo_1b21\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3g01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3g01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3g01 " "Found entity 1: a_dpfifo_3g01" {  } { { "db/a_dpfifo_3g01.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_3g01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841592793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841592793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3g01 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo " "Elaborating entity \"a_dpfifo_3g01\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\"" {  } { { "db/scfifo_1b21.tdf" "dpfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_1b21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_vgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_vgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_vgf " "Found entity 1: a_fefifo_vgf" {  } { { "db/a_fefifo_vgf.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_vgf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841592835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841592835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_vgf NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|a_fefifo_vgf:fifo_state " "Elaborating entity \"a_fefifo_vgf\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|a_fefifo_vgf:fifo_state\"" {  } { { "db/a_dpfifo_3g01.tdf" "fifo_state" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_3g01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h47 " "Found entity 1: cntr_h47" {  } { { "db/cntr_h47.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_h47.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841592920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841592920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h47 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|a_fefifo_vgf:fifo_state\|cntr_h47:count_usedw " "Elaborating entity \"cntr_h47\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|a_fefifo_vgf:fifo_state\|cntr_h47:count_usedw\"" {  } { { "db/a_fefifo_vgf.tdf" "count_usedw" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_vgf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841592936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t6o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t6o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t6o1 " "Found entity 1: altsyncram_t6o1" {  } { { "db/altsyncram_t6o1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_t6o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841593018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841593018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t6o1 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|altsyncram_t6o1:FIFOram " "Elaborating entity \"altsyncram_t6o1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|altsyncram_t6o1:FIFOram\"" {  } { { "db/a_dpfifo_3g01.tdf" "FIFOram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_3g01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54b " "Found entity 1: cntr_54b" {  } { { "db/cntr_54b.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_54b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841593105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841593105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54b NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|cntr_54b:rd_ptr_count " "Elaborating entity \"cntr_54b\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|cntr_54b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3g01.tdf" "rd_ptr_count" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_3g01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_jtag_uart_scfifo_r NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r " "Elaborating entity \"NIOSSystem_jtag_uart_scfifo_r\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "the_NIOSSystem_jtag_uart_scfifo_r" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "NIOSSystem_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 13 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 13 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593650 ""}  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645841593650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_led NIOSSystem:u0\|NIOSSystem_led:led " "Elaborating entity \"NIOSSystem_led\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_led:led\"" {  } { { "db/ip/niossystem/niossystem.v" "led" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_onchip_memory NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory " "Elaborating entity \"NIOSSystem_onchip_memory\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\"" {  } { { "db/ip/niossystem/niossystem.v" "onchip_memory" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_onchip_memory.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841593770 ""}  } { { "db/ip/niossystem/submodules/niossystem_onchip_memory.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645841593770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_uoc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841593871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841593871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841593960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841593960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_uoc1.tdf" "decode3" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_uoc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841593969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841594044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841594044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_uoc1.tdf" "mux2" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_uoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_switch NIOSSystem:u0\|NIOSSystem_switch:switch " "Elaborating entity \"NIOSSystem_switch\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_switch:switch\"" {  } { { "db/ip/niossystem/niossystem.v" "switch" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_timer NIOSSystem:u0\|NIOSSystem_timer:timer " "Elaborating entity \"NIOSSystem_timer\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_timer:timer\"" {  } { { "db/ip/niossystem/niossystem.v" "timer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niossystem/niossystem.v" "mm_interconnect_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841594977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 3965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router\|NIOSSystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router\|NIOSSystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 3981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_001_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001\|NIOSSystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001\|NIOSSystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_002 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_002\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_002" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_002_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002\|NIOSSystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002\|NIOSSystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_003 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_003\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_003" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_003_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003\|NIOSSystem_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003\|NIOSSystem_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_004 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_004\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_004" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_004_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004\|NIOSSystem_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004\|NIOSSystem_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_demux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_demux_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_mux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_mux_002 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_demux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_demux_002 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_mux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841595922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_mux_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645841596087 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645841596089 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645841596089 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_irq_mapper NIOSSystem:u0\|NIOSSystem_irq_mapper:irq_mapper " "Elaborating entity \"NIOSSystem_irq_mapper\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_irq_mapper:irq_mapper\"" {  } { { "db/ip/niossystem/niossystem.v" "irq_mapper" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSSystem:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niossystem/niossystem.v" "rst_controller" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSSystem:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/niossystem/niossystem.v" "rst_controller_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841596400 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOSSystem_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOSSystem_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1645841598373 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_cpu:cpu|NIOSSystem_cpu_cpu:cpu|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci|NIOSSystem_cpu_cpu_nios2_oci_itrace:the_NIOSSystem_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645841599549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.26.02:13:24 Progress: Loading sld116ca03c/alt_sld_fab_wrapper_hw.tcl " "2022.02.26.02:13:24 Progress: Loading sld116ca03c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841604524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841608569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841608760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841614413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841614531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841614659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841614818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841614834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841614835 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645841615560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld116ca03c/alt_sld_fab.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841615872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841615872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841616009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841616009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841616041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841616041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841616140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841616140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841616259 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841616259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841616259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841616350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841616350 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645841623601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645841623601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645841623601 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645841623601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841623866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841623866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841623866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841623866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841623866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841623866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841623866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841623866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841623866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841623866 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645841623866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841623964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841623964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841624065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841624065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841624065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841624065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841624065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841624065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841624065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841624065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841624065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645841624065 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645841624065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645841624155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841624155 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1645841625618 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1645841625618 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1645841625684 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1645841625684 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1645841625684 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1645841625684 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1645841625684 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645841625709 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645841625918 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1645841625918 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niossystem/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7658 -1 0 } } { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 398 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 4045 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 5910 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7667 -1 0 } } { "db/ip/niossystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/niossystem/submodules/niossystem_timer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_timer.v" 167 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 5829 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645841625973 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645841625973 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645841628632 "|DE10_LITE_Golden_Top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645841628632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841629017 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "173 " "173 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645841632649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841633030 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645841633498 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645841633498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841633745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/output_files/skribblnios.map.smsg " "Generated suppressed messages file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/output_files/skribblnios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841635326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645841638503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645841638503 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645841639387 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645841639387 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645841639387 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645841639387 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5283 " "Implemented 5283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645841639390 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645841639390 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1645841639390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4790 " "Implemented 4790 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645841639390 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645841639390 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645841639390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645841639390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645841639491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 26 02:13:59 2022 " "Processing ended: Sat Feb 26 02:13:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645841639491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:32 " "Elapsed time: 00:02:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645841639491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:52 " "Total CPU time (on all processors): 00:02:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645841639491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645841639491 ""}
