<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 26th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 26th Design Automation Conference" title="Proceedings of the 26th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1989\DAC-1989.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Donald E. Thomas<br/><em>Proceedings of the 26th Design Automation Conference</em><br/>DAC, 1989.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/dac/1989">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+26th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 26th Design Automation Conference':'DAC');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1989,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=74382">74382</a>",
</span>	address       = "Las Vegas, Nevada, USA",
	editor        = "<a href="person/Donald_E_Thomas.html">Donald E. Thomas</a>",
	publisher     = "{ACM Press}",
	title         = "{<span id="title">Proceedings of the 26th Design Automation Conference</span>}",
	year          = 1989,
}</pre>
</div>
<hr/>
<h3>Contents (157 items)</h3><dl class="toc"><div class="rbox"><span class="tag">24 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">24 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">18 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">16 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">16 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">15 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">15 ×<a href="tag/layout.html">#layout</a></span><br/><span class="tag">15 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">14 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">13 ×<a href="tag/generative.html">#generative</a></span><br/></div><dt><a href="DAC-1989-PaulinK.html">DAC-1989-PaulinK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Scheduling and Binding Algorithms for High-Level Synthesis (<abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="John P. Knight">JPK</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-PotkonjackR.html">DAC-1989-PotkonjackR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs (<abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 7–12.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-SadayappanV.html">DAC-1989-SadayappanV</a> <span class="tag"><a href="tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers (<abbr title="P. Sadayappan">PS</abbr>, <abbr title="V. Visvanathan">VV</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-NgV.html">DAC-1989-NgV</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Framework for Scheduling Multi-Rate Circuit Simulation (<abbr title="Antony P.-C. Ng">APCN</abbr>, <abbr title="V. Visvanathan">VV</abbr>), pp. 19–24.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-OdentCM.html">DAC-1989-OdentCM</a> <span class="tag"><a href="tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Feedback Loops and Large Subcircuits in the Multiprocessor Implementation of a Relaxation Based Circuit Simulator (<abbr title="Patrick Odent">PO</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-AdamsS.html">DAC-1989-AdamsS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Template Style Considerations for Sea-of-Gates Layout Generation (<abbr title="G. D. Adams">GDA</abbr>, <abbr title="Carlo H. Séquin">CHS</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-LinDY.html">DAC-1989-LinDY</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Gate Matrix Layout Synthesis with Two-Dimensional Folding (<abbr title="Ichiang Lin">IL</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="Steve H.-C. Yen">SHCY</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Marple.html">DAC-1989-Marple</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Transistor Size Optimization in the Tailor Layout System (<abbr title="David Marple">DM</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Karatsu.html">DAC-1989-Karatsu</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>VLSI Design Language Standardization Effort in Japan (<abbr title="Osamu Karatsu">OK</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-JainKMP.html">DAC-1989-JainKMP</a> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Experience with ADAM Synthesis System (<abbr title="Rajiv Jain">RJ</abbr>, <abbr title="Kayhan Küçükçakar">KK</abbr>, <abbr title="Mitch J. Mlinar">MJM</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-LagneseT.html">DAC-1989-LagneseT</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Architectural Partitioning for System Level Design (<abbr title="Elizabeth D. Lagnese">EDL</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 62–67.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-BalakrishnanM.html">DAC-1989-BalakrishnanM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Integrated Scheduling and Binding: A Synthesis Approach for Design Space Exploration (<abbr title="M. Balakrishnan">MB</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 68–74.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-HayatiP.html">DAC-1989-HayatiP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Automatic Production of Controller Specifications from Control and Timing Behavioral Descriptions (<abbr title="S. Hayati">SH</abbr>, <abbr title="A. Parker">AP</abbr>), pp. 75–80.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-SouleG.html">DAC-1989-SouleG</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Characterization of Parallelism and Deadlocks in Distributed Digital Logic Simulation (<abbr title="Larry Soulé">LS</abbr>, <abbr title="Anoop Gupta">AG</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-WangM.html">DAC-1989-WangM</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Scheduling High-Level Blocks for Functional Simulation (<abbr title="Zhicheng Wang">ZW</abbr>, <abbr title="Peter M. Maurer">PMM</abbr>), pp. 87–90.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-KravitzBR.html">DAC-1989-KravitzBR</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Massively Parallel Switch-Level Simulation: A Feasibility Study (<abbr title="Saul A. Kravitz">SAK</abbr>, <abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 91–97.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-ChungC.html">DAC-1989-ChungC</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Data Parallel Simulation Using Time-Warp on the Connection Machine (<abbr title="Moon-Jung Chung">MJC</abbr>, <abbr title="Y. Chung">YC</abbr>), pp. 98–103.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-TrickD.html">DAC-1989-TrickD</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>LASSIE: Structure to Layout for Behavioral Synthesis Tools (<abbr title="M. T. Trick">MTT</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 104–109.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-LukD.html">DAC-1989-LukD</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Multi-Stack Optimization for Data-Path Chip (Microprocessor) Layout (<abbr title="Wing K. Luk">WKL</abbr>, <abbr title="Alvar A. Dean">AAD</abbr>), pp. 110–115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-LokanathanK.html">DAC-1989-LokanathanK</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance optimized floor planning by graph planarization (<abbr title="B. Lokanathan">BL</abbr>, <abbr title="Edwin Kinnen">EK</abbr>), pp. 116–121.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-IgusaBS.html">DAC-1989-IgusaBS</a></dt><dd>ORCA a Sea-of-Gates Place and Route System (<abbr title="Mitsuru Igusa">MI</abbr>, <abbr title="Mark Beardslee">MB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 122–127.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-McFarland.html">DAC-1989-McFarland</a> <span class="tag"><a href="tag/social.html" title="social">#social</a></span></dt><dd>The Social Implications of Computerization: Making the Technology Humane (<abbr title="Michael C. McFarland">MCM</abbr>), pp. 129–134.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-BirminghamGS.html">DAC-1989-BirminghamGS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The MICON System for Computer Design (<abbr title="William P. Birmingham">WPB</abbr>, <abbr title="Anurag P. Gupta">APG</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 135–140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-LeeGHHBBG.html">DAC-1989-LeeGHHBBG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>GABRIEL: A Design Environment for Programmable DSPs (<abbr title="Edward A. Lee">EAL</abbr>, <abbr title="E. Goei">EG</abbr>, <abbr title="H. Heine">HH</abbr>, <abbr title="W.-H. Ho">WHH</abbr>, <abbr title="Shuvra S. Bhattacharyya">SSB</abbr>, <abbr title="Jeffery C. Bier">JCB</abbr>, <abbr title="E. Guntvedt">EG</abbr>), pp. 141–146.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-KumarKKG.html">DAC-1989-KumarKKG</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic Synthesis of Microprogrammed Control Units from Behavioral Descriptions (<abbr title="A. Kumar">AK</abbr>, <abbr title="S. Kumar">SK</abbr>, <abbr title="P. Kulshreshtha">PK</abbr>, <abbr title="S. Ghose">SG</abbr>), pp. 147–154.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1989-Groenveld.html">DAC-1989-Groenveld</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Global Wire Ordering for Macro-Cell Routing (<abbr title="P. Groenveld">PG</abbr>), pp. 155–160.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-HoVW.html">DAC-1989-HoVW</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>A New Approach to the Rectilinear Steiner Tree Problem (<abbr title="Jan-Ming Ho">JMH</abbr>, <abbr title="Gopalakrishnan Vijayan">GV</abbr>, <abbr title="C. K. Wong">CKW</abbr>), pp. 161–166.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-SherwaniD.html">DAC-1989-SherwaniD</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>A New Heuristic for Single Row Routing Problems (<abbr title="Naveed A. Sherwani">NAS</abbr>, <abbr title="Jitender S. Deogun">JSD</abbr>), pp. 167–172.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-SalzH.html">DAC-1989-SalzH</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>IRSIM: An Incremental MOS Switch-Level Simulator (<abbr title="A. Salz">AS</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 173–178.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-BlaauwSMAR.html">DAC-1989-BlaauwSMAR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automatic Generation of Behavioral Models from Switch-Level Descriptions (<abbr title="David Blaauw">DB</abbr>, <abbr title="Daniel G. Saab">DGS</abbr>, <abbr title="Robert B. Mueller-Thuns">RBMT</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Joseph T. Rahmeh">JTR</abbr>), pp. 179–184.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Tamura.html">DAC-1989-Tamura</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Locating Functional Errors in Logic Circuits (<abbr title="K. A. Tamura">KAT</abbr>), pp. 185–191.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-Wasserman.html">DAC-1989-Wasserman</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>CASE Environments for Design Automation (<abbr title="Anthony I. Wasserman">AIW</abbr>), pp. 193–196.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-DaniellD.html">DAC-1989-DaniellD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An Object Oriented Approach to CAD Tool Control within a Design Framework (<abbr title="James Daniell">JD</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 197–202.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-FrydmanGGB.html">DAC-1989-FrydmanGGB</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>DeBuMA: Description, Building and Management of Applications (<abbr title="Claudia S. Frydman">CSF</abbr>, <abbr title="Norbert Giambiasi">NG</abbr>, <abbr title="M. Gatumel">MG</abbr>, <abbr title="P. Bayle">PB</abbr>), pp. 203–208.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-VanHornR.html">DAC-1989-VanHornR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Experience with D-BUS Architecture for a Design Automation Framework (<abbr title="E. C. VanHorn">ECV</abbr>, <abbr title="Roy R. Rezac">RRR</abbr>), pp. 209–214.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-HwangOI.html">DAC-1989-HwangOI</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Multi-Level Logic Synthesis Using Communication Complexity (<abbr title="TingTing Hwang">TH</abbr>, <abbr title="Robert Michael Owens">RMO</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 215–220.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-McGeerB.html">DAC-1989-McGeerB</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Prime Factorization of Logic Expressions (<abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 221–225.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1989-Coppola.html">DAC-1989-Coppola</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>New Methods in the Analysis of Logic Minimization Data and Algorithms (<abbr title="Alan J. Coppola">AJC</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-ChenC.html">DAC-1989-ChenC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>The Layout Synthesizer: An Automatic Netlist-to-Layout System (<abbr title="C. C. Chen">CCC</abbr>, <abbr title="S.-L. Chow">SLC</abbr>), pp. 232–238.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-OngLL.html">DAC-1989-OngLL</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>GENAC: An Automatic Cell Synthesis Tool (<abbr title="Chong-Leong Ong">CLO</abbr>, <abbr title="Jeong-Tyng Li">JTL</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 239–244.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Al-KhaliliZA.html">DAC-1989-Al-KhaliliZA</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>A Module Generator for Optimized CMOS Buffers (<abbr title="Asim J. Al-Khalili">AJAK</abbr>, <abbr title="Yong Zhu">YZ</abbr>, <abbr title="Dhamin Al-Khalili">DAK</abbr>), pp. 245–250.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-WinslettKHW.html">DAC-1989-WinslettKHW</a> <span class="tag"><a href="tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Use of Change Coordination in an Information-rich Design Environment (<abbr title="Marianne Winslett">MW</abbr>, <abbr title="David W. Knapp">DWK</abbr>, <abbr title="K. Hall">KH</abbr>, <abbr title="Gio Wiederhold">GW</abbr>), pp. 252–257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Biliris.html">DAC-1989-Biliris</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>Database Support for Evolving Design Objects (<abbr title="Alexandros Biliris">AB</abbr>), pp. 258–263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-SilvaGKN.html">DAC-1989-SilvaGKN</a> <span class="tag"><a href="tag/version%20control.html" title="version control">#version control</a></span></dt><dd>Protection and Versioning for OCT (<abbr title="Mário J. Silva">MJS</abbr>, <abbr title="David Gedye">DG</abbr>, <abbr title="Randy H. Katz">RHK</abbr>, <abbr title="R. Newton">RN</abbr>), pp. 264–269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Devadas.html">DAC-1989-Devadas</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Approaches to Multi-level Sequential Logic Synthesis (<abbr title="Srinivas Devadas">SD</abbr>), pp. 270–276.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-SaldanhaWBS.html">DAC-1989-SaldanhaWBS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Multi-level Logic Simplification Using Don’t Cares and Filters (<abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Albert R. Wang">ARW</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 277–282.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-GoreR.html">DAC-1989-GoreR</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Automatic Synthesis of Boolean Equations Using Programmable Array Logic (<abbr title="Rajeev Goré">RG</abbr>, <abbr title="Kotagiri Ramamohanarao">KR</abbr>), pp. 283–289.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-ShinL.html">DAC-1989-ShinL</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Two-Dimensional Layout Compaction Algorithm (<abbr title="H. Shin">HS</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 290–295.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-WaterkampWBRS.html">DAC-1989-WaterkampWBRS</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Technology Tracking of Non Manhattan VLSI Layout (<abbr title="J. Waterkamp">JW</abbr>, <abbr title="R. Wicke">RW</abbr>, <abbr title="R. Brück">RB</abbr>, <abbr title="M. Reinhardt">MR</abbr>, <abbr title="G. Schrammeck">GS</abbr>), pp. 296–301.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Lo.html">DAC-1989-Lo</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Automatic Tub Region Generation for Symbolic Layout Compaction (<abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 302–306.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1989-Keutzer.html">DAC-1989-Keutzer</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Three Competing Design Methodologies for ASIC’s: Architectual Synthesis, Logic Synthesis, Logic Synthesis and Module Generation (<abbr title="Kurt Keutzer">KK</abbr>), pp. 308–313.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Devadas89a.html">DAC-1989-Devadas89a</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span></dt><dd>General Decomposition of Sequential Machines: Relationships to State Assignment (<abbr title="Srinivas Devadas">SD</abbr>), pp. 314–320.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-SaucierDP.html">DAC-1989-SaucierDP</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>State Assignment Using a New Embedding Method Based on an Intersecting Cube Theory (<abbr title="Gabriele Saucier">GS</abbr>, <abbr title="Christopher Duff">CD</abbr>, <abbr title="Franck Poirot">FP</abbr>), pp. 321–326.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-VillaS.html">DAC-1989-VillaS</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>NOVA: State Assignment of Finite State Machines for Optimal Two-level Logic Implementations (<abbr title="Tiziano Villa">TV</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 327–332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Paulin.html">DAC-1989-Paulin</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Horizontal Partitioning of PLA-based Finite State Machines (<abbr title="Pierre G. Paulin">PGP</abbr>), pp. 333–338.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-PatilB.html">DAC-1989-PatilB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Parallel Branch and Bound Algorithm for Test Generation (<abbr title="Srinivas Patil">SP</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 339–343.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1989-LeeHK.html">DAC-1989-LeeHK</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Test Generation of Stuck-open Faults Using Stuck-at Test Sets in CMOS Combinational Circuits (<abbr title="Hyung Ki Lee">HKL</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>, <abbr title="K. Kim">KK</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-GloverM.html">DAC-1989-GloverM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Deterministic Approach to Adjacency Testing for Delay Faults (<abbr title="C. Thomas Glover">CTG</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-SchulzFF.html">DAC-1989-SchulzFF</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel Pattern Fault Simulation of Path Delay Faults (<abbr title="Michael H. Schulz">MHS</abbr>, <abbr title="Franz Fink">FF</abbr>, <abbr title="Karl Fuchs">KF</abbr>), pp. 357–363.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-PrasitjutrakulK.html">DAC-1989-PrasitjutrakulK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Path-Delay Constrained Floorplanning: A Mathematical Programming Approach for Initial Placement (<abbr title="Somchai Prasitjutrakul">SP</abbr>, <abbr title="William J. Kubitz">WJK</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-JacksonK.html">DAC-1989-JacksonK</a></dt><dd>Performance-driven Placement of Cell Based IC’s (<abbr title="Michael A. B. Jackson">MABJ</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 370–375.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-HerrigelF.html">DAC-1989-HerrigelF</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Analytic Optimization Technique for Placement of Macro-Cells (<abbr title="Alexander Herrigel">AH</abbr>, <abbr title="Wolfgang Fichtner">WF</abbr>), pp. 376–381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-SastryP.html">DAC-1989-SastryP</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>An Investigation into Statistical Properties of Partitioning and Floorplanning Problems (<abbr title="Sarma Sastry">SS</abbr>, <abbr title="Jen-I Pi">JIP</abbr>), pp. 382–387.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-BruceMH.html">DAC-1989-BruceMH</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi Chip Modules (<abbr title="R. H. Bruce">RHB</abbr>, <abbr title="W. P. Meuli">WPM</abbr>, <abbr title="J. Ho">JH</abbr>), pp. 389–393.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1989-PreasPC.html">DAC-1989-PreasPC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Automatic Layout of Silicon-on-Silicon Hybrid Packages (<abbr title="Bryan Preas">BP</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="D. Curry">DC</abbr>), pp. 394–399.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Libeskind-HadasL.html">DAC-1989-Libeskind-HadasL</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Solutions to the Module Orientation and Rotation Problems by Neural Computation Networks (<abbr title="Ran Libeskind-Hadas">RLH</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 400–405.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-YihM.html">DAC-1989-YihM</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A Neural Network Design for Circuit Partitioning (<abbr title="Jih-Shyr Yih">JSY</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Yu.html">DAC-1989-Yu</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span></dt><dd>A Study of the Applicability of Hopfield Decision Neural Nets to VLSI CAD (<abbr title="M. L. Yu">MLY</abbr>), pp. 412–417.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-ChoB.html">DAC-1989-ChoB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation (<abbr title="K. Cho">KC</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 418–423.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-ChengY.html">DAC-1989-ChengY</a> <span class="tag"><a href="tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Differential Fault Simulation — a Fast Method Using Minimal Memory (<abbr title="Wu-Tung Cheng">WTC</abbr>, <abbr title="Meng-Lin Yu">MLY</abbr>), pp. 424–428.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1989-Norrod.html">DAC-1989-Norrod</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An Automatic Test Generation Algorithm for Hardware Description Languages (<abbr title="F. E. Norrod">FEN</abbr>), pp. 429–434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-LiawTL.html">DAC-1989-LiawTL</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>VVDS: A Verification/Diagnosis System for VHDL (<abbr title="Heh-Tyan Liaw">HTL</abbr>, <abbr title="K.-T. Tran">KTT</abbr>, <abbr title="Chen-Shang Lin">CSL</abbr>), pp. 435–440.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-NowakM.html">DAC-1989-NowakM</a> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Hardware Descriptions by Retargetable Code Generation (<abbr title="Lothar Nowak">LN</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 441–447.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-BamjiA.html">DAC-1989-BamjiA</a> <span class="tag"><a href="tag/grammarware.html" title="grammarware">#grammarware</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parsing.html" title="parsing">#parsing</a></span></dt><dd>GRASP: A Grammar-based Schematic Parser (<abbr title="Cyrus Bamji">CB</abbr>, <abbr title="Jonathan Allen">JA</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Strojwas.html">DAC-1989-Strojwas</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design for Manufacturability and Yield (<abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 454–459.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-HungRH.html">DAC-1989-HungRH</a> <span class="tag"><a href="tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MIOS: A Flexible System for PCB Manufacturing (<abbr title="Aangelo C. Hung">ACH</abbr>, <abbr title="Philip M. Reddy">PMR</abbr>, <abbr title="Paul J. Hammer">PJH</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-SmithDDCHJd.html">DAC-1989-SmithDDCHJd</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span></dt><dd>FACE Core Environment: The Model and Its Application in CAE/CAD Tool Development (<abbr title="William D. Smith">WDS</abbr>, <abbr title="David A. Duff">DAD</abbr>, <abbr title="M. Dragomirecky">MD</abbr>, <abbr title="J. Caldwell">JC</abbr>, <abbr title="Michael J. Hartman">MJH</abbr>, <abbr title="Jeffrey R. Jasica">JRJ</abbr>, <abbr title="Manuel A. d'Abreu">MAd</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-Muller-GlaserB.html">DAC-1989-Muller-GlaserB</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An Approach to Intelligent Assistance for the Specification of ASIC Design Using Objects and Rules (<abbr title="Klaus D. Müller-Glaser">KDMG</abbr>, <abbr title="J. Bortolazzi">JB</abbr>), pp. 472–477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-AudeK.html">DAC-1989-AudeK</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Representation and Use of Design Rules within a Technology Adaptable CAD System (<abbr title="Júlio S. Aude">JSA</abbr>, <abbr title="Hilary J. Kahn">HJK</abbr>), pp. 478–484.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-CahnK.html">DAC-1989-CahnK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Computing Signal Delay in General RC Networks by Tree/Link Partitioning (<abbr title="Pak K. Chan">PKC</abbr>, <abbr title="Kevin Karplus">KK</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-GaiottiDR.html">DAC-1989-GaiottiDR</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case Delay Estimation of Transistor Groups (<abbr title="Serge Gaiotti">SG</abbr>, <abbr title="Michel Dagenais">MD</abbr>, <abbr title="Nicholas C. Rumin">NCR</abbr>), pp. 491–495.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1989-IshiuraTY.html">DAC-1989-IshiuraTY</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits (<abbr title="Nagisa Ishiura">NI</abbr>, <abbr title="Mizuki Takahashi">MT</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-BonapaceL.html">DAC-1989-BonapaceL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An O(nlogm) Algorithm for VLSI Design Rule Checking (<abbr title="Charles R. Bonapace">CRB</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 503–507.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1989-HedenstiernaJ.html">DAC-1989-HedenstiernaJ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>The Use of Inverse Layout Trees for Hierarchical Design Rule Checking (<abbr title="Nils Hedenstierna">NH</abbr>, <abbr title="Kjell O. Jeppson">KOJ</abbr>), pp. 508–512.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1989-BolsensRCM.html">DAC-1989-BolsensRCM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Electrical Debugging of Synchronous MOS VLSI Circuits Exploiting Analysis of the Intended Logic Behaviour (<abbr title="Ivo Bolsens">IB</abbr>, <abbr title="W. De Rammelaere">WDR</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 513–518.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-OgiharaMYM.html">DAC-1989-OgiharaMYM</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>MULTES/IS: An Effective and Reliable Test Generation System for Partial Scan and Non-Scan Synchronous Circuits (<abbr title="Takuji Ogihara">TO</abbr>, <abbr title="K. Muroi">KM</abbr>, <abbr title="Genichi Yonemori">GY</abbr>, <abbr title="Shinichi Murai">SM</abbr>), pp. 519–524.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-JoneP.html">DAC-1989-JoneP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Coordinated Approach to Partitioning and Test Pattern Generation for Pseudoexhaustive Testing (<abbr title="Wen-Ben Jone">WBJ</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 525–534.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1989-JonePP.html">DAC-1989-JonePP</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Scheme for Overlaying Concurrent Testing of VLSI Circuits (<abbr title="Wen-Ben Jone">WBJ</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="M. Pereira">MP</abbr>), pp. 531–536.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-BusetE.html">DAC-1989-BusetE</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>ACE: A Hierarchical Graphical Interface for Architectual Synthesis (<abbr title="O. A. Buset">OAB</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>), pp. 537–542.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-SetliffR.html">DAC-1989-SetliffR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ELF: A Tool for Automatic Synthesis of Custom Physical CAD Software (<abbr title="Dorothy E. Setliff">DES</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 543–548.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-DragomireckyGJDSd.html">DAC-1989-DragomireckyGJDSd</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/user%20interface.html" title="user interface">#user interface</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>High-Level Graphical User Interface Management in the FACE Synthesis Environment (<abbr title="M. Dragomirecky">MD</abbr>, <abbr title="Ephraim P. Glinert">EPG</abbr>, <abbr title="Jeffrey R. Jasica">JRJ</abbr>, <abbr title="David A. Duff">DAD</abbr>, <abbr title="William D. Smith">WDS</abbr>, <abbr title="Manuel A. d'Abreu">MAd</abbr>), pp. 549–554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-DuYG.html">DAC-1989-DuYG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>On the General False Path Problem in Timing Analysis (<abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="S. H. Yen">SHY</abbr>, <abbr title="Subbarao Ghanta">SG</abbr>), pp. 555–560.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-McGeerB89a.html">DAC-1989-McGeerB89a</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network (<abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 561–567.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-PerremansCM.html">DAC-1989-PerremansCM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Static Timing Analysis of Dynamically Sensitizable Paths (<abbr title="S. Perremans">SP</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 568–573.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-GuraA.html">DAC-1989-GuraA</a></dt><dd>Average Interconnection Length and Interconnection Distribution Based on Rent’s Rule (<abbr title="Carol V. Gura">CVG</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 574–577.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-ZhangPR.html">DAC-1989-ZhangPR</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Final Placement Based on Nets-as-Points (<abbr title="Xueqing Zhang">XZ</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 578–581.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-JabriS.html">DAC-1989-JabriS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>PIAF: A Knowledge-based/Algorithm Top-Down Floorplanning System (<abbr title="Marwan A. Jabri">MAJ</abbr>, <abbr title="David J. Skellern">DJS</abbr>), pp. 582–585.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-WongS.html">DAC-1989-WongS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Floorplan Area Optimization (<abbr title="D. F. Wong">DFW</abbr>, <abbr title="P. S. Sakhamuri">PSS</abbr>), pp. 586–589.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-SargentB.html">DAC-1989-SargentB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>A Parallel Row-based Algorithm for Standard Cell Placement with Integrated Error Control (<abbr title="Jeff S. Sargent">JSS</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 590–593.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-GabbeS.html">DAC-1989-GabbeS</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A Note on Clustering Modules for Floorplanning (<abbr title="John D. Gabbe">JDG</abbr>, <abbr title="P. A. Subrahmanyam">PAS</abbr>), pp. 594–597.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Knapp.html">DAC-1989-Knapp</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Interactive Tool for Register-level Structure Optimization (<abbr title="David Knapp">DK</abbr>), pp. 598–601.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-WooS.html">DAC-1989-WooS</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>A Technology-adaptive Allocation of Functional Units and Connections (<abbr title="Nam Sung Woo">NSW</abbr>, <abbr title="H. Shin">HS</abbr>), pp. 602–605.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-LisG.html">DAC-1989-LisG</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>VHDL Synthesis Using Structured Modeling (<abbr title="Joseph Lis">JL</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 606–609.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-BirminghamS.html">DAC-1989-BirminghamS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Capturing Designer Expertise the CGEN System (<abbr title="William P. Birmingham">WPB</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 610–613.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-HwangWF.html">DAC-1989-HwangWF</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Evaluation of a Reconfigurable Architecture for Digital Beamforming Using the OODRA Workbench (<abbr title="David L. Hwang">DLH</abbr>, <abbr title="Thomas L. Wernimont">TLW</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>), pp. 614–617.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-RumseyS.html">DAC-1989-RumseyS</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An ASIC Methodology for Mixed Analog-Digital Simulation (<abbr title="M. Rumsey">MR</abbr>, <abbr title="J. Sackett">JS</abbr>), pp. 618–621.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-MilsomSCMAS.html">DAC-1989-MilsomSCMAS</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>FACET: A CAE System for RF Analogue Simulation Including Layout (<abbr title="R. F. Milsom">RFM</abbr>, <abbr title="K. J. Scott">KJS</abbr>, <abbr title="S. G. Clark">SGC</abbr>, <abbr title="J. C. McEntegart">JCM</abbr>, <abbr title="S. Ahmed">SA</abbr>, <abbr title="F. N. Soper">FNS</abbr>), pp. 622–625.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-YuZYL.html">DAC-1989-YuZYL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/convergence.html" title="convergence">#convergence</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A Novel Algorithm for Improving Convergence Behavior of Circuit Simulators (<abbr title="Zhiping Yu">ZY</abbr>, <abbr title="Weijian Zhao">WZ</abbr>, <abbr title="Zhilian Yang">ZY</abbr>, <abbr title="Y. Edmund Lien">YEL</abbr>), pp. 626–629.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-YangK.html">DAC-1989-YangK</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>iSMILE: A Novel Circuit Simulation Program with Emphasis on New Device Model Development (<abbr title="Andrew T. Yang">ATY</abbr>, <abbr title="S. M. Kang">SMK</abbr>), pp. 630–633.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-PillageHR.html">DAC-1989-PillageHR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>AWEsim: Asymptotic Waveform Evaluation for Timing Analysis (<abbr title="Lawrence T. Pillage">LTP</abbr>, <abbr title="Xueqing Huang">XH</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 634–637.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-RoyA.html">DAC-1989-RoyA</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Novel Approach to Accurate Timing Verification Using RTL Descriptions (<abbr title="Kaushik Roy">KR</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-George.html">DAC-1989-George</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Evaluating Hardware Models in DIGITAL’s System Simulation Environment (<abbr title="A. K. George">AKG</abbr>), pp. 642–644.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1989-AgrawalTD.html">DAC-1989-AgrawalTD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Algorithms for Accuracy Enhancement in a Hardware Logic Simulator (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="R. Tutundjian">RT</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 645–648.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-YenDG.html">DAC-1989-YenDG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Algorithms for Extracting the K most Critical Paths in Timing Analysis (<abbr title="S. H. Yen">SHY</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="Subbarao Ghanta">SG</abbr>), pp. 649–654.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-WeinerS.html">DAC-1989-WeinerS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Timing Analysis in a Logic Synthesis Environment (<abbr title="N. Weiner">NW</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 655–661.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1989-WeninVCLG.html">DAC-1989-WeninVCLG</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Rule-based VLSI Verification System Constrained by Layout Parasitics (<abbr title="Jacques Wenin">JW</abbr>, <abbr title="Johan Verhasselt">JV</abbr>, <abbr title="Marc Van Camp">MVC</abbr>, <abbr title="Jean Leonard">JL</abbr>, <abbr title="Pierre Guebels">PG</abbr>), pp. 662–667.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-BenkoskiS.html">DAC-1989-BenkoskiS</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing Verification by Formal Signal Interaction Modeling in a Multi-level Timing Simulator (<abbr title="Jacques Benkoski">JB</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 668–673.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-BhatN.html">DAC-1989-BhatN</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Special Purpose Architecture for Accelerating Bitmap DRC (<abbr title="Narasimha B. Bhat">NBB</abbr>, <abbr title="S. K. Nandy">SKN</abbr>), pp. 674–677.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-MeijsG.html">DAC-1989-MeijsG</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Finite Element Method for Submicron IC Capacitance Extraction (<abbr title="N. P. van der Meijs">NPvdM</abbr>, <abbr title="Arjan J. van Genderen">AJvG</abbr>), pp. 678–681.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Chiang.html">DAC-1989-Chiang</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Resistance Extraction and Resistance Calculation in GOALIE? (<abbr title="Kuang-Wei Chiang">KWC</abbr>), pp. 682–685.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-StokK.html">DAC-1989-StokK</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>From Network to Artwork (<abbr title="L. Stok">LS</abbr>, <abbr title="G. P. Koster">GPK</abbr>), pp. 686–689.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-LueM.html">DAC-1989-LueM</a></dt><dd>Extracting Schematic-like Information from CMOS Circuit Net-lists (<abbr title="W.-J. Lue">WJL</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 690–693.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-VandweerdCRSM.html">DAC-1989-VandweerdCRSM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>REDUSA: Module Generation by Automatic Elimination of Superfluous Blocks in Regular Structures (<abbr title="I. Vandeweerd">IV</abbr>, <abbr title="Kris Croes">KC</abbr>, <abbr title="Luc Rijnders">LR</abbr>, <abbr title="Paul Six">PS</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 694–697.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-IrwinO.html">DAC-1989-IrwinO</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>A Comparison of Four Two-dimensional Gate Matrix Layout Tools (<abbr title="Mary Jane Irwin">MJI</abbr>, <abbr title="Robert Michael Owens">RMO</abbr>), pp. 698–701.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-JustSK.html">DAC-1989-JustSK</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Plowing: Modifying Cells and Routing 45: 9D — Layouts (<abbr title="Knut M. Just">KMJ</abbr>, <abbr title="Werner L. Schiele">WLS</abbr>, <abbr title="Thomas Krüger">TK</abbr>), pp. 702–705.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Ghewala.html">DAC-1989-Ghewala</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>CrossCheck: A Cell Based VLSI Testability Solution (<abbr title="T. Ghewala">TG</abbr>), pp. 706–709.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-HemmadyR.html">DAC-1989-HemmadyR</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Repair of Redundant RAMs (<abbr title="V. G. Hemmady">VGH</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 710–713.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-RajsumanJM.html">DAC-1989-RajsumanJM</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>CMOS Stuck-open Fault Detection Using Single Test Patterns (<abbr title="Rochit Rajsuman">RR</abbr>, <abbr title="Anura P. Jayasumana">APJ</abbr>, <abbr title="Yashwant K. Malaiya">YKM</abbr>), pp. 714–717.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-DervisogluK.html">DAC-1989-DervisogluK</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/state%20of%20the%20art.html" title="state of the art">#state of the art</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>ATLAS/ELA: Scan-based Software Tools for Reducing System Debug Time in a State-of-the-art Workstation (<abbr title="Bulent I. Dervisoglu">BID</abbr>, <abbr title="M. A. Keil">MAK</abbr>), pp. 718–721.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-DaveP.html">DAC-1989-DaveP</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A Functional-Level Test Generation Methodology Using Two-level Representations (<abbr title="U. J. Davé">UJD</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 722–725.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-WangKL.html">DAC-1989-WangKL</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>A New Approach to Derive Robust Sets for Stuck-open Faults in CMOS Combinational Logic Circuits (<abbr title="J. F. Wang">JFW</abbr>, <abbr title="T. Y. Kuo">TYK</abbr>, <abbr title="J. Y. Lee">JYL</abbr>), pp. 726–729.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-MaoC.html">DAC-1989-MaoC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Simplified Six-waveform Type Method for Delay Fault Testing (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Michael D. Ciletti">MDC</abbr>), pp. 730–733.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-NarayananP.html">DAC-1989-NarayananP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Massively Parallel Algorithm for Fault Simulation on the Connection Machine (<abbr title="Vinod Narayanan">VN</abbr>, <abbr title="Vijay Pitchumani">VP</abbr>), pp. 734–737.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-HoevenLDD.html">DAC-1989-HoevenLDD</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Model for the High Level Description and Simulation of VLSI Networks (<abbr title="A. J. van der Hoeven">AJvdH</abbr>, <abbr title="A. A. de Lange">AAdL</abbr>, <abbr title="Ed F. Deprettere">EFD</abbr>, <abbr title="Patrick Dewilde">PD</abbr>), pp. 738–741.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Cyre.html">DAC-1989-Cyre</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward Synthesis from English Descriptions (<abbr title="Walling R. Cyre">WRC</abbr>), pp. 742–745.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Leung.html">DAC-1989-Leung</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Behavioral Modeling of Transmission Gates in VHDL (<abbr title="Steven S. Leung">SSL</abbr>), pp. 746–749.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-JordanW.html">DAC-1989-JordanW</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>COMP: A VHDL Composition System (<abbr title="Paul R. Jordan">PRJ</abbr>, <abbr title="Ronald D. Williams">RDW</abbr>), pp. 750–753.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-DuttG.html">DAC-1989-DuttG</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Designer Controlled Behavioral Synthesis (<abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 754–757.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Blanks.html">DAC-1989-Blanks</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Partitioning by Probability Condensation (<abbr title="J. Blanks">JB</abbr>), pp. 758–761.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Kahng.html">DAC-1989-Kahng</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Hypergraph Partition (<abbr title="Andrew B. Kahng">ABK</abbr>), pp. 762–766.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1989-SaabR.html">DAC-1989-SaabR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>An Evolution-Based Approach to Partitioning ASIC Systems (<abbr title="Youssef Saab">YS</abbr>, <abbr title="Vasant B. Rao">VBR</abbr>), pp. 767–770.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Vijayan.html">DAC-1989-Vijayan</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Min-cost Partitioning on a Tree Structure and Applications (<abbr title="Gopalakrishnan Vijayan">GV</abbr>), pp. 771–774.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-BuiHJL.html">DAC-1989-BuiHJL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving the Performance of the Kernighan-Lin and Simulated Annealing Graph Bisection Algorithms (<abbr title="Thang Nguyen Bui">TNB</abbr>, <abbr title="C. Heigham">CH</abbr>, <abbr title="Curt Jones">CJ</abbr>, <abbr title="Frank Thomson Leighton">FTL</abbr>), pp. 775–778.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-GangulyP.html">DAC-1989-GangulyP</a></dt><dd>Compaction of a Routed Channel on the Connection Machine (<abbr title="S. Ganguly">SG</abbr>, <abbr title="Vijay Pitchumani">VP</abbr>), pp. 779–782.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-DuttaM.html">DAC-1989-DuttaM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Automatic Sizing of Power/Ground (P/G) Networks in VLSI (<abbr title="Rajiv Dutta">RD</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 783–786.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Chowdhury.html">DAC-1989-Chowdhury</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Optimum Design of Reliable IC Power Networks Having General Graph Topologies (<abbr title="S. Chowdhury">SC</abbr>), pp. 787–790.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-FujiharaSIY.html">DAC-1989-FujiharaSIY</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>DYNAJUST: An Efficient Automatic Routing Technique Optimizing Delay Conditions (<abbr title="Yasuyuki Fujihara">YF</abbr>, <abbr title="Yutaka Sekiyama">YS</abbr>, <abbr title="Y. Ishibashi">YI</abbr>, <abbr title="M. Yanaka">MY</abbr>), pp. 791–794.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-PitaksanonkulTLG.html">DAC-1989-PitaksanonkulTLG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>DTR: A Defect-Tolerant Routing Algorithm (<abbr title="Anucha Pitaksanonkul">AP</abbr>, <abbr title="Suchai Thanawastien">ST</abbr>, <abbr title="Chidchanok Lursinsap">CL</abbr>, <abbr title="J. A. Gandhi">JAG</abbr>), pp. 795–798.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-TheWC.html">DAC-1989-TheWC</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>VIA Minimization by Layout Modification (<abbr title="Khe-Sing The">KST</abbr>, <abbr title="D. F. Wong">DFW</abbr>, <abbr title="Jason Cong">JC</abbr>), pp. 799–802.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-LiS.html">DAC-1989-LiS</a></dt><dd>A Unified Data Exchange Environment Based on EDIF (<abbr title="W. Li">WL</abbr>, <abbr title="H. Switzer">HS</abbr>), pp. 803–806.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-MillerGSW.html">DAC-1989-MillerGSW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>The Object-Oriented Integration Methodology of the Cadlab Work Station Design Environment (<abbr title="Julia Miller">JM</abbr>, <abbr title="K. Groning">KG</abbr>, <abbr title="Gerhard Schulz">GS</abbr>, <abbr title="C. White">CW</abbr>), pp. 807–810.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-KollaritschLMSS.html">DAC-1989-KollaritschLMSS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>A Unified Design Representation Can Work (<abbr title="P. Kollaritsch">PK</abbr>, <abbr title="S. Lusky">SL</abbr>, <abbr title="D. Matzke">DM</abbr>, <abbr title="D. Smith">DS</abbr>, <abbr title="P. Stanford">PS</abbr>), pp. 811–813.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1989-SiepmannZ.html">DAC-1989-SiepmannZ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An Object-Oriented Datamodel for the VLSI Design System PLAYOUT (<abbr title="Ernst Siepmann">ES</abbr>, <abbr title="Gerhard Zimmermann">GZ</abbr>), pp. 814–817.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Roberts.html">DAC-1989-Roberts</a> <span class="tag"><a href="tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>CEDIF: A Data Driven EDIF Reader (<abbr title="M. Roberts">MR</abbr>), pp. 818–821.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-Jones.html">DAC-1989-Jones</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Online/Offline Netlist Compilation of Hierarchical Schematics (<abbr title="L. G. Jones">LGJ</abbr>), pp. 822–825.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1989-GoossensVM.html">DAC-1989-GoossensVM</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Loop Optimization in Register-Transfer Scheduling for DSP-Systems (<abbr title="Gert Goossens">GG</abbr>, <abbr title="Joos Vandewalle">JV</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 826–831.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1989-YasuuraI.html">DAC-1989-YasuuraI</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Semantics of a Hardware Design Language for Japanese Standardization (<abbr title="Hiroto Yasuura">HY</abbr>, <abbr title="Nagisa Ishiura">NI</abbr>), pp. 836–839.</dd> <div class="pagevis" style="width:3px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>