{"Source Block": ["hdl/library/axi_dmac/request_arb.v@234:244@HdlIdDef", "wire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@237:247", "wire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\n"], ["hdl/library/axi_dmac/request_arb.v@231:241", "wire [BYTES_PER_BURST_WIDTH-1:0] dest_response_data_burst_length;\nwire dest_response_partial;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\n"], ["hdl/library/axi_dmac/request_arb.v@269:279", "wire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\n"], ["hdl/library/axi_dmac/request_arb.v@230:240", "wire dest_response_resp_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_response_data_burst_length;\nwire dest_response_partial;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@235:245", "wire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@236:246", "wire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\n"], ["hdl/library/axi_dmac/request_arb.v@232:242", "wire dest_response_partial;\n\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_request_id;\nwire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_strb;\n"]], "Diff Content": {"Delete": [[239, "wire dest_valid;\n"]], "Add": []}}