

================================================================
== Vitis HLS Report for 'encoding'
================================================================
* Date:           Sun Dec  8 20:09:48 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lzw_fpga
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  3.370 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_loop     |       64|       64|         1|          1|          1|    64|       yes|
        |- main_loop     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + search_loop  |        ?|        ?|         3|          -|          -|     ?|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 4 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%table_prefix_code_0 = alloca i64 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 9 'alloca' 'table_prefix_code_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%table_prefix_code_1 = alloca i64 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 10 'alloca' 'table_prefix_code_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%table_prefix_code_2 = alloca i64 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 11 'alloca' 'table_prefix_code_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%table_prefix_code_3 = alloca i64 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 12 'alloca' 'table_prefix_code_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%table_character_0 = alloca i64 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 13 'alloca' 'table_character_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%table_character_1 = alloca i64 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 14 'alloca' 'table_character_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%table_character_2 = alloca i64 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 15 'alloca' 'table_character_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%table_character_3 = alloca i64 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 16 'alloca' 'table_character_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.16ns)   --->   "%input_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:15]   --->   Operation 20 'read' 'input_size_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln26 = br void" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 23 'br' 'br_ln26' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i9 %i_2, void %.split5.i, i9 0, void %entry"   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i, i32 8" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 26 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %tmp_2, void %.split5.i, void %.lr.ph20.i" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 28 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.92ns)   --->   "%i_2 = add i9 %i, i9 4" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 29 'add' 'i_2' <Predicate = (!tmp_2)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_60 = trunc i9 %i" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 30 'trunc' 'empty_60' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 31 'specloopname' 'specloopname_ln26' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %i, i32 2, i32 7" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %lshr_ln" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 33 'zext' 'zext_ln28' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln28" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 34 'getelementptr' 'table_prefix_code_0_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln28 = store i32 4294967295, i7 %table_prefix_code_0_addr" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 35 'store' 'store_ln28' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%table_character_0_addr = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln28" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 36 'getelementptr' 'table_character_0_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "%store_ln29 = store i8 %empty_60, i7 %table_character_0_addr" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 37 'store' 'store_ln29' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln28" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 38 'getelementptr' 'table_prefix_code_1_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.35ns)   --->   "%store_ln28 = store i32 4294967295, i7 %table_prefix_code_1_addr" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 39 'store' 'store_ln28' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln29 = or i8 %empty_60, i8 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 40 'or' 'or_ln29' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%table_character_1_addr = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln28" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 41 'getelementptr' 'table_character_1_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.35ns)   --->   "%store_ln29 = store i8 %or_ln29, i7 %table_character_1_addr" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 42 'store' 'store_ln29' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln28" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 43 'getelementptr' 'table_prefix_code_2_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.35ns)   --->   "%store_ln28 = store i32 4294967295, i7 %table_prefix_code_2_addr" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 44 'store' 'store_ln28' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln29_1 = or i8 %empty_60, i8 2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 45 'or' 'or_ln29_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%table_character_2_addr = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln28" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 46 'getelementptr' 'table_character_2_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.35ns)   --->   "%store_ln29 = store i8 %or_ln29_1, i7 %table_character_2_addr" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 47 'store' 'store_ln29' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln28" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 48 'getelementptr' 'table_prefix_code_3_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.35ns)   --->   "%store_ln28 = store i32 4294967295, i7 %table_prefix_code_3_addr" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 49 'store' 'store_ln28' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln29_2 = or i8 %empty_60, i8 3" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 50 'or' 'or_ln29_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%table_character_3_addr = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln28" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 51 'getelementptr' 'table_character_3_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln29 = store i8 %or_ln29_2, i7 %table_character_3_addr" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 52 'store' 'store_ln29' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!tmp_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%table_size = alloca i32 1"   --->   Operation 54 'alloca' 'table_size' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%out_index = alloca i32 1"   --->   Operation 55 'alloca' 'out_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.25ns)   --->   "%tmp_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'tmp_6' <Predicate = true> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i8 %tmp_6" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 57 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.48ns)   --->   "%store_ln35 = store i32 0, i32 %out_index" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:35->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 58 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln35 = store i32 256, i32 %table_size" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:35->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 59 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 60 [1/1] (0.48ns)   --->   "%br_ln35 = br void" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:35->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 60 'br' 'br_ln35' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i_3 = phi i31 1, void %.lr.ph20.i, i31 %i_4, void %.loopexit._crit_edge.i"   --->   Operation 61 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_1 = phi i32 %sext_ln32, void %.lr.ph20.i, i32 %zext_ln35_1, void %.loopexit._crit_edge.i" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 62 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i31 %i_3" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:35->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 63 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.11ns)   --->   "%icmp_ln35 = icmp_slt  i32 %zext_ln35, i32 %input_size_read" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:35->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 64 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.exit, void %.split3.i" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:35->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 65 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%table_size_load = load i32 %table_size" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 66 'load' 'table_size_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 67 'specpipeline' 'specpipeline_ln32' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 68 'specloopname' 'specloopname_ln32' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.25ns)   --->   "%tmp_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_7' <Predicate = (icmp_ln35)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_4 : Operation 70 [1/1] (1.11ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %table_size_load, i32 256" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 70 'icmp' 'icmp_ln40' <Predicate = (icmp_ln35)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.loopexit.thread.i, void %.lr.ph.i.preheader" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 71 'br' 'br_ln40' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.48ns)   --->   "%br_ln40 = br void %.lr.ph.i" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 72 'br' 'br_ln40' <Predicate = (icmp_ln35 & icmp_ln40)> <Delay = 0.48>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%out_index_load = load i32 %out_index" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:65->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 73 'load' 'out_index_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.25ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %code_stream, i32 %p_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (!icmp_ln35)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_4 : Operation 75 [1/1] (1.20ns)   --->   "%out_index_2 = add i32 %out_index_load, i32 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:65->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 75 'add' 'out_index_2' <Predicate = (!icmp_ln35)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %out_index_load" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:65->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 76 'zext' 'zext_ln65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%local_output_code_addr = getelementptr i32 %local_output_code, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:65->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 77 'getelementptr' 'local_output_code_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.35ns)   --->   "%store_ln65 = store i32 %p_1, i8 %local_output_code_addr" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:65->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 78 'store' 'store_ln65' <Predicate = (!icmp_ln35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.16ns)   --->   "%write_ln196 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %local_output_size_out, i32 %out_index_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 80 'write' 'write_ln196' <Predicate = (!icmp_ln35)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.16ns)   --->   "%write_ln196 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %local_output_size_out1, i32 %out_index_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 82 'write' 'write_ln196' <Predicate = (!icmp_ln35)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln196 = ret" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 83 'ret' 'ret_ln196' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.36>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%found = phi i31 %add_ln40, void %.split._crit_edge.i, i31 256, void %.lr.ph.i.preheader" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 84 'phi' 'found' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%table_size_load_1 = load i32 %table_size" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 85 'load' 'table_size_load_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i31 %found" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 86 'zext' 'zext_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.11ns)   --->   "%icmp_ln40_1 = icmp_slt  i32 %zext_ln40, i32 %table_size_load_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 87 'icmp' 'icmp_ln40_1' <Predicate = (icmp_ln40)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40_1, void %.loopexit.thread.i.loopexit, void %.split.i" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 88 'br' 'br_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %found, i32 2, i32 8" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 89 'partselect' 'lshr_ln1' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i7 %lshr_ln1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 90 'zext' 'zext_ln42_1' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_2 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln42_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 91 'getelementptr' 'table_prefix_code_0_addr_2' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load = load i7 %table_prefix_code_0_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 92 'load' 'table_prefix_code_0_load' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_2 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln42_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 93 'getelementptr' 'table_prefix_code_1_addr_2' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load = load i7 %table_prefix_code_1_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 94 'load' 'table_prefix_code_1_load' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_2 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln42_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 95 'getelementptr' 'table_prefix_code_2_addr_2' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load = load i7 %table_prefix_code_2_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 96 'load' 'table_prefix_code_2_load' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_2 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln42_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 97 'getelementptr' 'table_prefix_code_3_addr_2' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load = load i7 %table_prefix_code_3_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 98 'load' 'table_prefix_code_3_load' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.thread.i"   --->   Operation 99 'br' 'br_ln0' <Predicate = (icmp_ln40 & !icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%table_size_load_2 = load i32 %table_size" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:54->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 100 'load' 'table_size_load_2' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%out_index_load_1 = load i32 %out_index" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:52->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 101 'load' 'out_index_load_1' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (2.25ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %code_stream, i32 %p_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_5 : Operation 103 [1/1] (1.20ns)   --->   "%out_index_3 = add i32 %out_index_load_1, i32 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:52->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 103 'add' 'out_index_3' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i32 %out_index_load_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:52->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 104 'zext' 'zext_ln52' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%local_output_code_addr_1 = getelementptr i32 %local_output_code, i64 0, i64 %zext_ln52" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:52->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 105 'getelementptr' 'local_output_code_addr_1' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.35ns)   --->   "%store_ln52 = store i32 %p_1, i8 %local_output_code_addr_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:52->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 106 'store' 'store_ln52' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %table_size_load_2, i32 9, i32 31" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:54->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 107 'partselect' 'tmp_5' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.97ns)   --->   "%icmp_ln54 = icmp_slt  i23 %tmp_5, i23 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:54->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 108 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.loopexit.thread._crit_edge.i, void" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:54->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 109 'br' 'br_ln54' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %table_size_load_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 110 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %table_size_load_2, i32 2, i32 8" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 111 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %lshr_ln2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 112 'zext' 'zext_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_1 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln55" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 113 'getelementptr' 'table_prefix_code_0_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_1 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln55" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 114 'getelementptr' 'table_prefix_code_1_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_1 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln55" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 115 'getelementptr' 'table_prefix_code_2_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_1 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln55" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 116 'getelementptr' 'table_prefix_code_3_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%table_character_0_addr_1 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln55" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 117 'getelementptr' 'table_character_0_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%table_character_1_addr_1 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln55" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 118 'getelementptr' 'table_character_1_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%table_character_2_addr_1 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln55" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 119 'getelementptr' 'table_character_2_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%table_character_3_addr_1 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln55" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 120 'getelementptr' 'table_character_3_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.88ns)   --->   "%switch_ln55 = switch i2 %trunc_ln55, void %branch3.i, i2 0, void %branch0.i, i2 1, void %branch1.i, i2 2, void %branch2.i" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 121 'switch' 'switch_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.88>
ST_5 : Operation 122 [1/1] (1.35ns)   --->   "%store_ln55 = store i32 %p_1, i7 %table_prefix_code_2_addr_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 122 'store' 'store_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 2) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 123 [1/1] (1.35ns)   --->   "%store_ln56 = store i8 %tmp_7, i7 %table_character_2_addr_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 123 'store' 'store_ln56' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 2) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 2) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 2)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.35ns)   --->   "%store_ln55 = store i32 %p_1, i7 %table_prefix_code_1_addr_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 125 'store' 'store_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 1) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 126 [1/1] (1.35ns)   --->   "%store_ln56 = store i8 %tmp_7, i7 %table_character_1_addr_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 126 'store' 'store_ln56' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 1) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 1) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 1)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.35ns)   --->   "%store_ln55 = store i32 %p_1, i7 %table_prefix_code_0_addr_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 128 'store' 'store_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 0) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 129 [1/1] (1.35ns)   --->   "%store_ln56 = store i8 %tmp_7, i7 %table_character_0_addr_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 129 'store' 'store_ln56' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 0) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 0) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 0)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.35ns)   --->   "%store_ln55 = store i32 %p_1, i7 %table_prefix_code_3_addr_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 131 'store' 'store_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 3) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 132 [1/1] (1.35ns)   --->   "%store_ln56 = store i8 %tmp_7, i7 %table_character_3_addr_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 132 'store' 'store_ln56' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 3) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 3) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 3)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%table_size_load_3 = load i32 %table_size" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:57->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 134 'load' 'table_size_load_3' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.20ns)   --->   "%table_size_1 = add i32 %table_size_load_3, i32 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:57->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 135 'add' 'table_size_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.48ns)   --->   "%store_ln58 = store i32 %table_size_1, i32 %table_size" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:58->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 136 'store' 'store_ln58' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.48>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln58 = br void %.loopexit.thread._crit_edge.i" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:58->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 137 'br' 'br_ln58' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.48ns)   --->   "%store_ln52 = store i32 %out_index_3, i32 %out_index" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:52->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 138 'store' 'store_ln52' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 3.06>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 139 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i31 %found" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 140 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i2 %trunc_ln42" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 141 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load = load i7 %table_prefix_code_0_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 142 'load' 'table_prefix_code_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 143 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load = load i7 %table_prefix_code_1_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 143 'load' 'table_prefix_code_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 144 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load = load i7 %table_prefix_code_2_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 144 'load' 'table_prefix_code_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 145 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load = load i7 %table_prefix_code_3_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 145 'load' 'table_prefix_code_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 146 [1/1] (0.60ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i64, i32 %table_prefix_code_0_load, i32 %table_prefix_code_1_load, i32 %table_prefix_code_2_load, i32 %table_prefix_code_3_load, i64 %zext_ln42" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 146 'mux' 'tmp' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (1.11ns)   --->   "%icmp_ln42 = icmp_eq  i32 %tmp, i32 %p_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 147 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split._crit_edge.i, void" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 148 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%table_character_0_addr_2 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln42_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 149 'getelementptr' 'table_character_0_addr_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 150 [2/2] (1.35ns)   --->   "%table_character_0_load = load i7 %table_character_0_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 150 'load' 'table_character_0_load' <Predicate = (icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%table_character_1_addr_2 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln42_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 151 'getelementptr' 'table_character_1_addr_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 152 [2/2] (1.35ns)   --->   "%table_character_1_load = load i7 %table_character_1_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 152 'load' 'table_character_1_load' <Predicate = (icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%table_character_2_addr_2 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln42_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 153 'getelementptr' 'table_character_2_addr_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 154 [2/2] (1.35ns)   --->   "%table_character_2_load = load i7 %table_character_2_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 154 'load' 'table_character_2_load' <Predicate = (icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%table_character_3_addr_2 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln42_1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 155 'getelementptr' 'table_character_3_addr_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 156 [2/2] (1.35ns)   --->   "%table_character_3_load = load i7 %table_character_3_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 156 'load' 'table_character_3_load' <Predicate = (icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 7 <SV = 6> <Delay = 2.81>
ST_7 : Operation 157 [1/2] (1.35ns)   --->   "%table_character_0_load = load i7 %table_character_0_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 157 'load' 'table_character_0_load' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 158 [1/2] (1.35ns)   --->   "%table_character_1_load = load i7 %table_character_1_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 158 'load' 'table_character_1_load' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 159 [1/2] (1.35ns)   --->   "%table_character_2_load = load i7 %table_character_2_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 159 'load' 'table_character_2_load' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 160 [1/2] (1.35ns)   --->   "%table_character_3_load = load i7 %table_character_3_addr_2" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 160 'load' 'table_character_3_load' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 161 [1/1] (0.60ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %table_character_0_load, i8 %table_character_1_load, i8 %table_character_2_load, i8 %table_character_3_load, i64 %zext_ln42" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 161 'mux' 'tmp_1' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.85ns)   --->   "%icmp_ln42_1 = icmp_eq  i8 %tmp_1, i8 %tmp_7" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 162 'icmp' 'icmp_ln42_1' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %.split._crit_edge.i, void %.loopexit._crit_edge.i.loopexit" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 163 'br' 'br_ln42' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (1.19ns)   --->   "%add_ln40 = add i31 %found, i31 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 164 'add' 'add_ln40' <Predicate = (icmp_ln40 & icmp_ln40_1 & !icmp_ln42_1) | (icmp_ln40 & icmp_ln40_1 & !icmp_ln42)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln40 & icmp_ln40_1 & !icmp_ln42_1) | (icmp_ln40 & icmp_ln40_1 & !icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.loopexit._crit_edge.i"   --->   Operation 166 'br' 'br_ln0' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42 & icmp_ln42_1)> <Delay = 0.48>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%p_3 = phi i31 %zext_ln32, void %.loopexit.thread._crit_edge.i, i31 %found, void %.loopexit._crit_edge.i.loopexit"   --->   Operation 167 'phi' 'p_3' <Predicate = (icmp_ln42 & icmp_ln42_1) | (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (1.19ns)   --->   "%i_4 = add i31 %i_3, i31 1" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:35->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 168 'add' 'i_4' <Predicate = (icmp_ln42 & icmp_ln42_1) | (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i31 %p_3" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:35->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 169 'zext' 'zext_ln35_1' <Predicate = (icmp_ln42 & icmp_ln42_1) | (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 170 'br' 'br_ln0' <Predicate = (icmp_ln42 & icmp_ln42_1) | (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.48>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp_7" [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196]   --->   Operation 171 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.loopexit._crit_edge.i"   --->   Operation 172 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	fifo read on port 'input_size' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:15) [18]  (2.17 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) [23]  (0 ns)
	'getelementptr' operation ('table_prefix_code_0_addr', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) [34]  (0 ns)
	'store' operation ('store_ln28', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) of constant 4294967295 on array 'table.prefix_code[0]', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196 [35]  (1.35 ns)

 <State 3>: 2.26ns
The critical path consists of the following:
	fifo read on port 'input_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [57]  (2.26 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'load' operation ('out_index_load', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:65->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) on local variable 'out_index' [174]  (0 ns)
	'add' operation ('out_index', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:65->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) [176]  (1.2 ns)
	fifo write on port 'local_output_size_out' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) [181]  (2.17 ns)

 <State 5>: 3.37ns
The critical path consists of the following:
	fifo write on port 'code_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [122]  (2.26 ns)
	blocking operation 1.11 ns on control path)

 <State 6>: 3.07ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) on array 'table.prefix_code[0]', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196 [90]  (1.35 ns)
	'mux' operation ('tmp', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) [97]  (0.605 ns)
	'icmp' operation ('icmp_ln42', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) [98]  (1.11 ns)

 <State 7>: 2.81ns
The critical path consists of the following:
	'load' operation ('table_character_0_load', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) on array 'table.character[0]', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196 [102]  (1.35 ns)
	'mux' operation ('tmp_1', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) [109]  (0.605 ns)
	'icmp' operation ('icmp_ln42_1', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:42->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) [110]  (0.856 ns)

 <State 8>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('add_ln40', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) ('zext_ln32', /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32->/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:196) [169]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
