<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - Linux native Driver for 16Z077/87 Ethernet IP cores - 16Z077/087 Registers</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;"></a>
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">Linux native Driver for 16Z077/87 Ethernet IP cores &nbsp; </h1>
	<h3>16Z077/087 Registers</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.3.2 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>16Z077/087 Registers</h1><table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a0">Z077_REG_MODER</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x00)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a1">Z077_REG_INT_SRC</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x04)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a2">Z077_REG_INT_MASK</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x08)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a3">Z077_REG_IPGT</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x0c)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a4">Z077_REG_IPGR1</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x10)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a5">Z077_REG_IPGR2</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x14)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a6">Z077_REG_PACKLEN</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x18)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a7">Z077_REG_COLLCONF</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x1c)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a8">Z077_REG_TX_BDNUM</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x20)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a9">Z077_REG_CTRLMODER</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x24)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a10">Z077_REG_MIIMODER</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x28)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a11">Z077_REG_MIICMD</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x2c)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a12">Z077_REG_MIIADR</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x30)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a13">Z077_REG_MIITX_DATA</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x34)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a14">Z077_REG_MIIRX_DATA</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x38)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a15">Z077_REG_MIISTATUS</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x3c)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a16">Z077_REG_MAC_ADDR0</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x40)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a17">Z077_REG_MAC_ADDR1</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x44)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a18">Z077_REG_HASH_ADDR0</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x48)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a19">Z077_REG_HASH_ADDR1</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x4c)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z077__REGISTERS.html#a20">Z077_REG_TXCTRL</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x50)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a name="a7" doxytag="men_16z077_eth.h::Z077_REG_COLLCONF"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_COLLCONF&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x1c)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Collision/Retry Conf.     </td>
  </tr>
</table>
<a name="a9" doxytag="men_16z077_eth.h::Z077_REG_CTRLMODER"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_CTRLMODER&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x24)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control Module Mode     </td>
  </tr>
</table>
<a name="a18" doxytag="men_16z077_eth.h::Z077_REG_HASH_ADDR0"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_HASH_ADDR0&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x48)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Hash Reg 0     </td>
  </tr>
</table>
<a name="a19" doxytag="men_16z077_eth.h::Z077_REG_HASH_ADDR1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_HASH_ADDR1&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x4c)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Hash Reg 1     </td>
  </tr>
</table>
<a name="a2" doxytag="men_16z077_eth.h::Z077_REG_INT_MASK"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_INT_MASK&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x08)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IRQ Masking     </td>
  </tr>
</table>
<a name="a1" doxytag="men_16z077_eth.h::Z077_REG_INT_SRC"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_INT_SRC&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x04)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IRQ source     </td>
  </tr>
</table>
<a name="a4" doxytag="men_16z077_eth.h::Z077_REG_IPGR1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_IPGR1&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x10)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
No InterPacket Gap     </td>
  </tr>
</table>
<a name="a5" doxytag="men_16z077_eth.h::Z077_REG_IPGR2"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_IPGR2&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x14)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
No InterPacket Gap2     </td>
  </tr>
</table>
<a name="a3" doxytag="men_16z077_eth.h::Z077_REG_IPGT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_IPGT&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x0c)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
InterPacket Gap     </td>
  </tr>
</table>
<a name="a16" doxytag="men_16z077_eth.h::Z077_REG_MAC_ADDR0"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_MAC_ADDR0&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x40)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MAC Addr[0-3]     </td>
  </tr>
</table>
<a name="a17" doxytag="men_16z077_eth.h::Z077_REG_MAC_ADDR1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_MAC_ADDR1&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x44)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MAC Addr[4-5]     </td>
  </tr>
</table>
<a name="a12" doxytag="men_16z077_eth.h::Z077_REG_MIIADR"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_MIIADR&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x30)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MII Address     </td>
  </tr>
</table>
<a name="a11" doxytag="men_16z077_eth.h::Z077_REG_MIICMD"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_MIICMD&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x2c)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MII command     </td>
  </tr>
</table>
<a name="a10" doxytag="men_16z077_eth.h::Z077_REG_MIIMODER"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_MIIMODER&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x28)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MII Mode Register     </td>
  </tr>
</table>
<a name="a14" doxytag="men_16z077_eth.h::Z077_REG_MIIRX_DATA"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_MIIRX_DATA&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x38)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MII Receive Data     </td>
  </tr>
</table>
<a name="a15" doxytag="men_16z077_eth.h::Z077_REG_MIISTATUS"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_MIISTATUS&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x3c)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MII Status     </td>
  </tr>
</table>
<a name="a13" doxytag="men_16z077_eth.h::Z077_REG_MIITX_DATA"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_MIITX_DATA&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x34)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MII Transmit Data     </td>
  </tr>
</table>
<a name="a0" doxytag="men_16z077_eth.h::Z077_REG_MODER"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_MODER&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x00)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mode control     </td>
  </tr>
</table>
<a name="a6" doxytag="men_16z077_eth.h::Z077_REG_PACKLEN"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_PACKLEN&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x18)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Packet Len (min/max)     </td>
  </tr>
</table>
<a name="a8" doxytag="men_16z077_eth.h::Z077_REG_TX_BDNUM"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_TX_BDNUM&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x20)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of TX BDs     </td>
  </tr>
</table>
<a name="a20" doxytag="men_16z077_eth.h::Z077_REG_TXCTRL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_TXCTRL&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x50)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX control     </td>
  </tr>
</table>

	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for Linux native Driver for 16Z077/87 Ethernet IP cores using <a href="http://www.doxygen.org">doxygen</a>.<br>
	Copyright &copy; 2014 <a href="http://www.men.de">MEN Mikro Elektronik GmbH</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>

