1731461220 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab18-svamux/mux.sv
1518181990 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab18-svamux/mux_test.sv
