
*** Running vivado
    with args -log serial.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source serial.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Oct 29 22:53:56 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source serial.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.648 ; gain = 0.023 ; free physical = 1626 ; free virtual = 7205
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/moonknight/SoC/serial/ip_repo/serial_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/moonknight/SoC/serial/ip_repo/gpio_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/moonknight/SoC/serial/ip_repo/gpio_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/moonknight/SoC/serial/ip_repo/gpio_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/moonknight/SoC/ip_repo/gpio_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/moonknight/SoC/serial/serial.tmp/serial_v1_0_project/serial_v1_0_project.srcs/utils_1/imports/synth_1/serial.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/moonknight/SoC/serial/serial.tmp/serial_v1_0_project/serial_v1_0_project.srcs/utils_1/imports/synth_1/serial.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top serial -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2857567
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.426 ; gain = 396.777 ; free physical = 884 ; free virtual = 6463
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'TXFO', assumed default net type 'wire' [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial_v1_0_AXI.v:378]
WARNING: [Synth 8-6901] identifier 'write_en' is used before its declaration [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial_v1_0_AXI.v:202]
WARNING: [Synth 8-6901] identifier 'write_en' is used before its declaration [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial_v1_0_AXI.v:222]
INFO: [Synth 8-6157] synthesizing module 'serial' [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial.v:4]
INFO: [Synth 8-6157] synthesizing module 'serial_v1_0_AXI' [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial_v1_0_AXI.v:11]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/moonknight/SoC/serial/ip_repo/serial_1_0/src/edge_detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [/home/moonknight/SoC/serial/ip_repo/serial_1_0/src/edge_detector.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fifo16x9' [/home/moonknight/SoC/serial/ip_repo/serial_1_0/src/fifo16x9.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo16x9' (0#1) [/home/moonknight/SoC/serial/ip_repo/serial_1_0/src/fifo16x9.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'serial_v1_0_AXI' (0#1) [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial_v1_0_AXI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'serial' (0#1) [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial.v:4]
WARNING: [Synth 8-6014] Unused sequential element waddr_reg was removed.  [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial_v1_0_AXI.v:167]
WARNING: [Synth 8-6014] Unused sequential element wr_data_reg was removed.  [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial_v1_0_AXI.v:205]
WARNING: [Synth 8-3848] Net TXFO in module/entity serial_v1_0_AXI does not have driver. [/home/moonknight/SoC/serial/ip_repo/serial_1_0/hdl/serial_v1_0_AXI.v:378]
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module serial_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module serial_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module serial_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module serial_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module serial_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module serial_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module serial_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module serial_v1_0_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1889.395 ; gain = 474.746 ; free physical = 801 ; free virtual = 6381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1901.270 ; gain = 486.621 ; free physical = 811 ; free virtual = 6391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1909.273 ; gain = 494.625 ; free physical = 811 ; free virtual = 6391
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1920.250 ; gain = 505.602 ; free physical = 800 ; free virtual = 6380
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---RAMs : 
	              144 Bit	(16 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port axi_awaddr[1] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awaddr[0] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[2] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[1] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[0] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[2] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[1] in module serial is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[0] in module serial is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 638 ; free virtual = 6222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------------------------------+-----------+----------------------+-------------+
|serial      | serial_v1_0_AXI_inst/fifo1/fifo_reg | Implied   | 16 x 9               | RAM32M x 2  | 
+------------+-------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 638 ; free virtual = 6221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------------------------------+-----------+----------------------+-------------+
|serial      | serial_v1_0_AXI_inst/fifo1/fifo_reg | Implied   | 16 x 9               | RAM32M x 2  | 
+------------+-------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 631 ; free virtual = 6215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 660 ; free virtual = 6241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 660 ; free virtual = 6241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 660 ; free virtual = 6241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 660 ; free virtual = 6241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 662 ; free virtual = 6243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 662 ; free virtual = 6243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     3|
|3     |LUT2   |    10|
|4     |LUT3   |     5|
|5     |LUT4   |    37|
|6     |LUT5   |    11|
|7     |LUT6   |    18|
|8     |MUXF7  |     2|
|9     |RAM32M |     2|
|10    |FDRE   |   126|
|11    |FDSE   |     1|
|12    |IBUF   |    47|
|13    |OBUF   |    68|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+----------------+------+
|      |Instance                   |Module          |Cells |
+------+---------------------------+----------------+------+
|1     |top                        |                |   331|
|2     |  serial_v1_0_AXI_inst     |serial_v1_0_AXI |   215|
|3     |    fifo1                  |fifo16x9        |    59|
|4     |    read_request_detector  |edge_detector   |     4|
|5     |    write_request_detector |edge_detector_0 |     6|
+------+---------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 662 ; free virtual = 6243
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2055.703 ; gain = 641.055 ; free physical = 662 ; free virtual = 6243
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2055.711 ; gain = 641.055 ; free physical = 662 ; free virtual = 6243
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2055.711 ; gain = 0.000 ; free physical = 996 ; free virtual = 6577
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.418 ; gain = 0.000 ; free physical = 937 ; free virtual = 6518
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

Synth Design complete | Checksum: d25d84ec
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2191.418 ; gain = 776.770 ; free physical = 939 ; free virtual = 6520
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1720.566; main = 1409.721; forked = 432.919
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3151.316; main = 2191.422; forked = 1095.625
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.430 ; gain = 0.000 ; free physical = 939 ; free virtual = 6520
INFO: [Common 17-1381] The checkpoint '/home/moonknight/SoC/serial/serial.tmp/serial_v1_0_project/serial_v1_0_project.runs/synth_1/serial.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file serial_utilization_synth.rpt -pb serial_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 22:54:51 2024...
