{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 09:59:15 2023 " "Info: Processing started: Wed Feb 01 09:59:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exam4 -c exam4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off exam4 -c exam4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "exam4 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"exam4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 33 " "Warning: No exact pin location assignment(s) for 4 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[4\] " "Info: Pin en_s\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[4] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[5\] " "Info: Pin en_s\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[5] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[6\] " "Info: Pin en_s\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[6] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_s\[7\] " "Info: Pin en_s\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en_s[7] } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_s[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lcd_clk Global clock " "Info: Automatically promoted some destinations of signal \"lcd_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_clk " "Info: Destination \"lcd_clk\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock " "Info: Automatically promoted some destinations of signal \"rst\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[13\] " "Info: Destination \"cnt_scan\[13\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[15\] " "Info: Destination \"cnt_scan\[15\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[14\] " "Info: Destination \"cnt_scan\[14\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[12\] " "Info: Destination \"cnt_scan\[12\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[11\] " "Info: Destination \"cnt_scan\[11\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[10\] " "Info: Destination \"cnt_scan\[10\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[9\] " "Info: Destination \"cnt_scan\[9\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[8\] " "Info: Destination \"cnt_scan\[8\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[7\] " "Info: Destination \"cnt_scan\[7\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_scan\[6\] " "Info: Destination \"cnt_scan\[6\]\" may be non-global or may not use global clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst " "Info: Pin \"rst\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rst } } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 16 10 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 29 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 5 25 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 7 23 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "49.755 ns register register " "Info: Estimated most critical path is register to register delay of 49.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_reg\[5\] 1 REG LAB_X13_Y2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y2; Fanout = 15; REG Node = 'data_reg\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_reg[5] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.978 ns) 1.928 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~COUT 2 COMB LAB_X13_Y2 1 " "Info: 2: + IC(0.950 ns) + CELL(0.978 ns) = 1.928 ns; Loc. = LAB_X13_Y2; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { data_reg[5] lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.743 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~21 3 COMB LAB_X13_Y2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.743 ns; Loc. = LAB_X13_Y2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.978 ns) 5.661 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~19 4 COMB LAB_X14_Y5 2 " "Info: 4: + IC(1.940 ns) + CELL(0.978 ns) = 5.661 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~21 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.784 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13 5 COMB LAB_X14_Y5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.784 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.907 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15 6 COMB LAB_X14_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.907 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.030 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 7 COMB LAB_X14_Y5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.030 ns; Loc. = LAB_X14_Y5; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.845 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 8 COMB LAB_X14_Y5 11 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 6.845 ns; Loc. = LAB_X14_Y5; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(0.200 ns) 9.761 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[27\]~62 9 COMB LAB_X12_Y7 2 " "Info: 9: + IC(2.716 ns) + CELL(0.200 ns) = 9.761 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[27\]~62'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(1.244 ns) 12.950 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~19 10 COMB LAB_X13_Y5 1 " "Info: 10: + IC(1.945 ns) + CELL(1.244 ns) = 12.950 ns; Loc. = LAB_X13_Y5; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 14.184 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 11 COMB LAB_X13_Y5 11 " "Info: 11: + IC(0.000 ns) + CELL(1.234 ns) = 14.184 ns; Loc. = LAB_X13_Y5; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.200 ns) 16.515 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[32\]~130 12 COMB LAB_X12_Y7 4 " "Info: 12: + IC(2.131 ns) + CELL(0.200 ns) = 16.515 ns; Loc. = LAB_X12_Y7; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[32\]~130'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~130 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.978 ns) 19.409 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~19 13 COMB LAB_X12_Y8 2 " "Info: 13: + IC(1.916 ns) + CELL(0.978 ns) = 19.409 ns; Loc. = LAB_X12_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~130 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 19.808 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~21 14 COMB LAB_X12_Y8 1 " "Info: 14: + IC(0.000 ns) + CELL(0.399 ns) = 19.808 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 21.042 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~12 15 COMB LAB_X12_Y8 11 " "Info: 15: + IC(0.000 ns) + CELL(1.234 ns) = 21.042 ns; Loc. = LAB_X12_Y8; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(0.200 ns) 23.368 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[39\]~131 16 COMB LAB_X12_Y7 3 " "Info: 16: + IC(2.126 ns) + CELL(0.200 ns) = 23.368 ns; Loc. = LAB_X12_Y7; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[39\]~131'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~131 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(1.244 ns) 26.528 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~23 17 COMB LAB_X11_Y8 1 " "Info: 17: + IC(1.916 ns) + CELL(1.244 ns) = 26.528 ns; Loc. = LAB_X11_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~23'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.160 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~131 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~23 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 27.762 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~12 18 COMB LAB_X11_Y8 11 " "Info: 18: + IC(0.000 ns) + CELL(1.234 ns) = 27.762 ns; Loc. = LAB_X11_Y8; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~23 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(0.200 ns) 30.088 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[46\]~132 19 COMB LAB_X12_Y7 2 " "Info: 19: + IC(2.126 ns) + CELL(0.200 ns) = 30.088 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[46\]~132'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~132 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.978 ns) 33.568 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~19 20 COMB LAB_X10_Y8 1 " "Info: 20: + IC(2.502 ns) + CELL(0.978 ns) = 33.568 ns; Loc. = LAB_X10_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~132 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 34.383 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~12 21 COMB LAB_X10_Y8 9 " "Info: 21: + IC(0.000 ns) + CELL(0.815 ns) = 34.383 ns; Loc. = LAB_X10_Y8; Fanout = 9; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 35.566 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[49\]~16 22 COMB LAB_X10_Y8 3 " "Info: 22: + IC(0.983 ns) + CELL(0.200 ns) = 35.566 ns; Loc. = LAB_X10_Y8; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[49\]~16'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[49]~16 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.978 ns) 38.377 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~15 23 COMB LAB_X8_Y8 2 " "Info: 23: + IC(1.833 ns) + CELL(0.978 ns) = 38.377 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[49]~16 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 38.500 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~17 24 COMB LAB_X8_Y8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.123 ns) = 38.500 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 38.899 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~19 25 COMB LAB_X8_Y8 1 " "Info: 25: + IC(0.000 ns) + CELL(0.399 ns) = 38.899 ns; Loc. = LAB_X8_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 40.133 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~12 26 COMB LAB_X8_Y8 6 " "Info: 26: + IC(0.000 ns) + CELL(1.234 ns) = 40.133 ns; Loc. = LAB_X8_Y8; Fanout = 6; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.511 ns) 42.435 ns lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[55\]~120 27 COMB LAB_X8_Y9 4 " "Info: 27: + IC(1.791 ns) + CELL(0.511 ns) = 42.435 ns; Loc. = LAB_X8_Y9; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[55\]~120'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[55]~120 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.740 ns) 44.737 ns Selector39~2 28 COMB LAB_X7_Y8 4 " "Info: 28: + IC(1.562 ns) + CELL(0.740 ns) = 44.737 ns; Loc. = LAB_X7_Y8; Fanout = 4; COMB Node = 'Selector39~2'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[55]~120 Selector39~2 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.200 ns) 47.115 ns Selector42~2 29 COMB LAB_X8_Y9 1 " "Info: 29: + IC(2.178 ns) + CELL(0.200 ns) = 47.115 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'Selector42~2'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { Selector39~2 Selector42~2 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.591 ns) 49.755 ns dataout\[2\]~reg0 30 REG LAB_X5_Y9 1 " "Info: 30: + IC(2.049 ns) + CELL(0.591 ns) = 49.755 ns; Loc. = LAB_X5_Y9; Fanout = 1; REG Node = 'dataout\[2\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { Selector42~2 dataout[2]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.091 ns ( 38.37 % ) " "Info: Total cell delay = 19.091 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "30.664 ns ( 61.63 % ) " "Info: Total interconnect delay = 30.664 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "49.755 ns" { data_reg[5] lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~21 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~130 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~131 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~23 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~132 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[49]~16 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod2|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[55]~120 Selector39~2 Selector42~2 dataout[2]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rw GND " "Info: Pin rw has GND driving its datain port" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rw } } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "rw" } } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rs GND " "Info: Pin rs has GND driving its datain port" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { rs } } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "rs" } } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "en GND " "Info: Pin en has GND driving its datain port" {  } { { "d:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin/pin_planner.ppl" { en } } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "en" } } } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 5 -1 0 } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/sdaf/exam4.fit.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/sdaf/exam4.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 09:59:16 2023 " "Info: Processing ended: Wed Feb 01 09:59:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
