// Seed: 3393298527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wor id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1 << -1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wand id_3,
    input tri1 id_4,
    output wand id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri1 id_13,
    input tri0 id_14,
    input tri1 id_15,
    output supply1 id_16
    , id_41,
    input tri0 id_17,
    input wire id_18,
    output logic id_19,
    input tri1 id_20,
    input supply1 id_21,
    output tri id_22,
    input wor id_23,
    input tri1 id_24,
    input wand id_25,
    input wire id_26,
    output tri1 id_27,
    output wire id_28,
    inout tri1 id_29,
    input supply0 id_30,
    input tri0 id_31,
    input supply0 id_32,
    input uwire id_33,
    output wire id_34,
    input tri1 id_35,
    output wand id_36,
    output wor id_37,
    input tri id_38
    , id_42,
    input wand id_39
);
  always @(posedge -1) id_19 <= 1'd0;
  module_0 modCall_1 (
      id_41,
      id_42,
      id_42,
      id_41,
      id_41,
      id_41
  );
endmodule
