{"vcs1":{"timestamp_begin":1680402324.910653434, "rt":0.70, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1680402325.644829307, "rt":1.23, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680402326.899852581, "rt":0.55, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680402324.624278022}
{"VCS_COMP_START_TIME": 1680402324.624278022}
{"VCS_COMP_END_TIME": 1680402328.720509725}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339232}}
{"stitch_vcselab": {"peak_mem": 239008}}
