

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c46ada6511a85df09b4a05ed1260f0ff10279dc1_modified_597] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                              16 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            4 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          256MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        5 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      2 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     2 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 8
addr_dec_mask[CHIP]  = 0000000000000300 	high:10 low:8
addr_dec_mask[BK]    = 000000000001c080 	high:17 low:7
addr_dec_mask[ROW]   = 000000003ffe0000 	high:30 low:17
addr_dec_mask[COL]   = 0000000000003c7f 	high:14 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
21e4a9f6b4b0258431b1dfb128ca2b31  /root/uvmsmart/benchmarks/Managed/StreamTriad/stream_triad
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/uvmsmart/benchmarks/Managed/StreamTriad/stream_triad
Running md5sum using "md5sum /root/uvmsmart/benchmarks/Managed/StreamTriad/stream_triad "
Parsing file _cuobjdump_complete_output_xX1TxC
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z12stream_triadiiPfS_S_ : hostFun 0x0x4010b9, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z12stream_triadiiPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12stream_triadiiPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z12stream_triadiiPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12stream_triadiiPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12stream_triadiiPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12stream_triadiiPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12stream_triadiiPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z12stream_triadiiPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x050 (_1.ptx:38) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d8 (_1.ptx:58) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12stream_triadiiPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12stream_triadiiPfS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dd8L90"
Running: cat _ptx_dd8L90 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_74KFLp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_74KFLp --output-file  /dev/null 2> _ptx_dd8L90info"
GPGPU-Sim PTX: Kernel '_Z12stream_triadiiPfS_S_' : regs=13, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dd8L90 _ptx2_74KFLp _ptx_dd8L90info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x4010b9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12stream_triadiiPfS_S_' to stream 0, gridDim= (4096,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z12stream_triadiiPfS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z12stream_triadiiPfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 2455647
gpu_sim_insn = 28311552
gpu_ipc =      11.5292
gpu_tot_sim_cycle = 2677797
gpu_tot_sim_insn = 28311552
gpu_tot_ipc =      10.5727
gpu_tot_issued_cta = 4096
max_total_param_size = 0
gpu_stall_dramfull = 24644
gpu_stall_icnt2sh    = 8325
partiton_reqs_in_parallel = 19620532
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =       7.9900
partiton_level_parallism_total  =       7.3271
partiton_reqs_in_parallel_util = 19620532
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 2454894
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =       7.9924
partiton_level_parallism_util_total  =       7.9924
partiton_replys_in_parallel = 98388
partiton_replys_in_parallel_total    = 0
L2_BW  =       3.7976 GB/Sec
L2_BW_total  =       3.4826 GB/Sec
gpu_total_sim_rate=1357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 491520
	L1I_total_cache_misses = 1957
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 163840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0109
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 489563
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1957
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 163840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 491520
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
755, 755, 756, 755, 755, 755, 755, 755, 755, 755, 755, 755, 755, 755, 755, 755, 754, 751, 754, 751, 755, 751, 755, 756, 755, 756, 755, 756, 755, 756, 755, 756, 756, 756, 756, 756, 756, 756, 756, 756, 612, 612, 612, 612, 612, 612, 612, 612, 432, 432, 432, 432, 432, 432, 432, 432, 396, 396, 396, 396, 396, 396, 396, 396, 
gpgpu_n_tot_thrd_icount = 30408704
gpgpu_n_tot_w_icount = 950272
gpgpu_n_stall_shd_mem = 227311
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 222215
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90443	W0_Idle:44249133	W0_Scoreboard:92438298	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:950272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4456448 {136:32768,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmrqlatency = 1198 
maxdqlatency = 0 
maxmflatency = 116828 
averagemflatency = 40587 
max_icnt2mem_latency = 116582 
max_icnt2sh_latency = 2677796 
mrq_lat_table:9384 	1191 	1523 	3211 	10043 	13299 	20375 	30127 	34078 	7533 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46 	4326 	7407 	345 	1298 	974 	7578 	16184 	42386 	17788 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3546 	1547 	641 	221 	5928 	297 	0 	0 	0 	1728 	544 	7808 	17068 	42145 	16915 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25593 	38073 	1888 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3584 	6176 	14134 	8874 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	19 	2 	24 	39 	70 	141 	422 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     57981     57989     55837     55869     55574     55496     70650     70813     59735     59742     82258     82293     73777     73929     79465     79684 
dram[1]:     57983     57991     55800     55871     55459     55758     70658     70791     59736     59743     82221     82295     73726     73959     79330     79642 
dram[2]:     57985     57993     55802     55874     55461     55733     70725     70783     59738     59746     82229     82297     73798     73954     79563     79607 
dram[3]:     57987     57995     55804     55874     55616     55480     70741     70772     59740     59749     82232     82299     73800     73956     79562     79589 
average row accesses per activate:
dram[0]: 21.134020 21.123711 21.557896 21.557896 17.210085 16.650406 17.964912 18.285715 20.897959 20.897959 21.557896 21.113401 17.066668 17.355932 16.786884 17.964912 
dram[1]: 21.557896 21.557896 21.557896 21.557896 17.210085 16.650406 17.964912 17.964912 20.897959 20.897959 21.557896 21.557896 17.066668 17.355932 17.355932 18.285715 
dram[2]: 21.557896 21.557896 21.557896 21.557896 17.210085 16.650406 17.655172 17.964912 20.897959 20.897959 21.557896 21.557896 17.655172 17.355932 17.066668 17.808695 
dram[3]: 21.557896 21.557896 21.557896 21.557896 17.210085 16.650406 17.964912 18.450451 20.897959 20.897959 21.557896 21.557896 17.655172 17.355932 17.210085 17.964912 
average row locality = 131075/6825 = 19.205128
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1538      1537      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536 
dram[1]:      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536 
dram[2]:      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536 
dram[3]:      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536      1536 
total reads: 98307
bank skew: 1538/1536 = 1.00
chip skew: 24579/24576 = 1.00
number of total write accesses:
dram[0]:       512       512       512       512       512       512       512       512       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       512       512       512       512       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       512       512       512       512       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       512       512       512       512       512       512       512       512       512       512       512       512 
total reads: 32768
bank skew: 512/512 = 1.00
chip skew: 8192/8192 = 1.00
average mf latency per bank:
dram[0]:      34280     34252     36764     36724     30889     30883     23923     23899     33288     33252     34761     34726     27978     27983     21774     21759
dram[1]:      34308     34266     36754     36721     30890     30879     23918     23893     33287     33249     34754     34724     27980     27973     21773     21753
dram[2]:      34302     34263     36750     36718     30887     30876     23919     23892     33280     33246     34747     34717     27980     27978     21774     21752
dram[3]:      34297     34258     36745     36714     30889     30874     23918     23890     33277     33242     34743     34714     27979     27972     21776     21749
maximum mf latency per bank:
dram[0]:     103843    103791    103959    103956    104041    103976     95524     95529    116827    116795     90091     90091     90200     90143     89319     89326
dram[1]:     103814    103791    103930    103944    104012    103976     95525     95507    116828    116773     90062     90079     90159     90154     89316     89310
dram[2]:     103815    103782    103931    103935    104013    103967     95503     95506    116806    116772     90063     90067     90160     90151     89325     89311
dram[3]:     103801    103782    103917    103935    103999    103967     95503     95505    116806    116759     90048     90067     90145     90150     89329     89306
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4559775 n_nop=4425251 n_act=1728 n_pre=1712 n_req=32771 n_rd=98316 n_write=32768 bw_util=0.0575
n_activity=316673 dram_eff=0.8279
bk0: 6152a 4510007i bk1: 6148a 4498374i bk2: 6144a 4486379i bk3: 6144a 4477611i bk4: 6144a 4479555i bk5: 6144a 4473066i bk6: 6144a 4479424i bk7: 6144a 4479272i bk8: 6144a 4507162i bk9: 6144a 4496100i bk10: 6144a 4483453i bk11: 6144a 4474563i bk12: 6144a 4475710i bk13: 6144a 4471248i bk14: 6144a 4476543i bk15: 6144a 4478062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59829
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4559775 n_nop=4425279 n_act=1720 n_pre=1704 n_req=32768 n_rd=98304 n_write=32768 bw_util=0.05749
n_activity=316071 dram_eff=0.8294
bk0: 6144a 4508345i bk1: 6144a 4498211i bk2: 6144a 4486192i bk3: 6144a 4477532i bk4: 6144a 4479036i bk5: 6144a 4472502i bk6: 6144a 4479052i bk7: 6144a 4479013i bk8: 6144a 4506044i bk9: 6144a 4495082i bk10: 6144a 4482889i bk11: 6144a 4473899i bk12: 6144a 4475139i bk13: 6144a 4469347i bk14: 6144a 4476625i bk15: 6144a 4476876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc0bff280, atomic=0 1 entries : 0x7f798db97630 :  mf: uid=798326, sid11:w53, part=2, addr=0xc0bff280, load , size=128, unknown  status = IN_PARTITION_DRAM (2677796), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4559775 n_nop=4425274 n_act=1723 n_pre=1707 n_req=32768 n_rd=98303 n_write=32768 bw_util=0.05749
n_activity=316323 dram_eff=0.8287
bk0: 6144a 4509012i bk1: 6144a 4498463i bk2: 6144a 4486518i bk3: 6144a 4477518i bk4: 6144a 4478982i bk5: 6144a 4472799i bk6: 6144a 4480727i bk7: 6144a 4478181i bk8: 6144a 4506259i bk9: 6144a 4495941i bk10: 6144a 4483832i bk11: 6144a 4474910i bk12: 6144a 4476229i bk13: 6144a 4470177i bk14: 6144a 4477555i bk15: 6143a 4477077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60022
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc0bff780, atomic=0 1 entries : 0x7f7996693340 :  mf: uid=798332, sid12:w55, part=3, addr=0xc0bff780, load , size=128, unknown  status = IN_PARTITION_DRAM (2677796), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4559775 n_nop=4425289 n_act=1716 n_pre=1700 n_req=32768 n_rd=98302 n_write=32768 bw_util=0.05749
n_activity=316295 dram_eff=0.8288
bk0: 6144a 4509056i bk1: 6144a 4498709i bk2: 6144a 4486469i bk3: 6144a 4477813i bk4: 6144a 4478903i bk5: 6144a 4472621i bk6: 6144a 4481337i bk7: 6144a 4478324i bk8: 6144a 4506394i bk9: 6144a 4495859i bk10: 6144a 4483436i bk11: 6144a 4474966i bk12: 6144a 4475812i bk13: 6144a 4469857i bk14: 6144a 4477628i bk15: 6142a 4476669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12344, Miss = 12290, Miss_rate = 0.996, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[1]: Access = 12316, Miss = 12289, Miss_rate = 0.998, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[2]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[3]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[5]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[7]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 98388
L2_total_cache_misses = 98307
L2_total_cache_miss_rate = 0.9992
L2_total_cache_pending_hits = 81
L2_total_cache_reservation_fails = 22
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=360812
icnt_total_pkts_simt_to_mem=229460
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4651
	minimum = 6
	maximum = 308
Network latency average = 22.6935
	minimum = 6
	maximum = 279
Slowest packet = 18976
Flit latency average = 17.5969
	minimum = 6
	maximum = 275
Slowest flit = 165789
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000801321
	minimum = 0 (at node 36)
	maximum = 0.00251339 (at node 28)
Accepted packet rate average = 0.000801321
	minimum = 0 (at node 36)
	maximum = 0.00251339 (at node 28)
Injected flit rate average = 0.00240373
	minimum = 0 (at node 36)
	maximum = 0.00921957 (at node 28)
Accepted flit rate average= 0.00240373
	minimum = 0 (at node 36)
	maximum = 0.00584938 (at node 28)
Injected packet length average = 2.99972
Accepted packet length average = 2.99972
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4651 (1 samples)
	minimum = 6 (1 samples)
	maximum = 308 (1 samples)
Network latency average = 22.6935 (1 samples)
	minimum = 6 (1 samples)
	maximum = 279 (1 samples)
Flit latency average = 17.5969 (1 samples)
	minimum = 6 (1 samples)
	maximum = 275 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000801321 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00251339 (1 samples)
Accepted packet rate average = 0.000801321 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00251339 (1 samples)
Injected flit rate average = 0.00240373 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00921957 (1 samples)
Accepted flit rate average = 0.00240373 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00584938 (1 samples)
Injected packet size average = 2.99972 (1 samples)
Accepted packet size average = 2.99972 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 47 min, 30 sec (20850 sec)
gpgpu_simulation_rate = 1357 (inst/sec)
gpgpu_simulation_rate = 128 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3480 Tlb_hit: 221 Tlb_miss: 3259 Tlb_hit_rate: 0.063506
Shader1: Tlb_access: 3504 Tlb_hit: 233 Tlb_miss: 3271 Tlb_hit_rate: 0.066495
Shader2: Tlb_access: 3504 Tlb_hit: 207 Tlb_miss: 3297 Tlb_hit_rate: 0.059075
Shader3: Tlb_access: 3504 Tlb_hit: 196 Tlb_miss: 3308 Tlb_hit_rate: 0.055936
Shader4: Tlb_access: 3504 Tlb_hit: 199 Tlb_miss: 3305 Tlb_hit_rate: 0.056792
Shader5: Tlb_access: 3504 Tlb_hit: 193 Tlb_miss: 3311 Tlb_hit_rate: 0.055080
Shader6: Tlb_access: 3528 Tlb_hit: 192 Tlb_miss: 3336 Tlb_hit_rate: 0.054422
Shader7: Tlb_access: 3528 Tlb_hit: 198 Tlb_miss: 3330 Tlb_hit_rate: 0.056122
Shader8: Tlb_access: 3528 Tlb_hit: 205 Tlb_miss: 3323 Tlb_hit_rate: 0.058107
Shader9: Tlb_access: 3552 Tlb_hit: 215 Tlb_miss: 3337 Tlb_hit_rate: 0.060529
Shader10: Tlb_access: 3552 Tlb_hit: 214 Tlb_miss: 3338 Tlb_hit_rate: 0.060248
Shader11: Tlb_access: 3528 Tlb_hit: 230 Tlb_miss: 3298 Tlb_hit_rate: 0.065193
Shader12: Tlb_access: 3528 Tlb_hit: 224 Tlb_miss: 3304 Tlb_hit_rate: 0.063492
Shader13: Tlb_access: 3528 Tlb_hit: 232 Tlb_miss: 3296 Tlb_hit_rate: 0.065760
Shader14: Tlb_access: 3504 Tlb_hit: 238 Tlb_miss: 3266 Tlb_hit_rate: 0.067922
Shader15: Tlb_access: 3480 Tlb_hit: 234 Tlb_miss: 3246 Tlb_hit_rate: 0.067241
Shader16: Tlb_access: 3480 Tlb_hit: 203 Tlb_miss: 3277 Tlb_hit_rate: 0.058333
Shader17: Tlb_access: 3480 Tlb_hit: 195 Tlb_miss: 3285 Tlb_hit_rate: 0.056034
Shader18: Tlb_access: 3480 Tlb_hit: 182 Tlb_miss: 3298 Tlb_hit_rate: 0.052299
Shader19: Tlb_access: 3504 Tlb_hit: 194 Tlb_miss: 3310 Tlb_hit_rate: 0.055365
Shader20: Tlb_access: 3528 Tlb_hit: 194 Tlb_miss: 3334 Tlb_hit_rate: 0.054989
Shader21: Tlb_access: 3528 Tlb_hit: 205 Tlb_miss: 3323 Tlb_hit_rate: 0.058107
Shader22: Tlb_access: 3504 Tlb_hit: 206 Tlb_miss: 3298 Tlb_hit_rate: 0.058790
Shader23: Tlb_access: 3528 Tlb_hit: 188 Tlb_miss: 3340 Tlb_hit_rate: 0.053288
Shader24: Tlb_access: 3504 Tlb_hit: 202 Tlb_miss: 3302 Tlb_hit_rate: 0.057648
Shader25: Tlb_access: 3504 Tlb_hit: 242 Tlb_miss: 3262 Tlb_hit_rate: 0.069064
Shader26: Tlb_access: 3504 Tlb_hit: 231 Tlb_miss: 3273 Tlb_hit_rate: 0.065925
Shader27: Tlb_access: 3504 Tlb_hit: 222 Tlb_miss: 3282 Tlb_hit_rate: 0.063356
Tlb_tot_access: 98304 Tlb_tot_hit: 5895, Tlb_tot_miss: 92409, Tlb_tot_hit_rate: 0.059967
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 435 Tlb_invalidate: 425 Tlb_evict: 419 Tlb_page_evict: 6
Shader1: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Shader2: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Shader3: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Shader4: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Shader5: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Shader6: Tlb_validate: 441 Tlb_invalidate: 431 Tlb_evict: 425 Tlb_page_evict: 6
Shader7: Tlb_validate: 435 Tlb_invalidate: 425 Tlb_evict: 419 Tlb_page_evict: 6
Shader8: Tlb_validate: 441 Tlb_invalidate: 431 Tlb_evict: 425 Tlb_page_evict: 6
Shader9: Tlb_validate: 444 Tlb_invalidate: 434 Tlb_evict: 428 Tlb_page_evict: 6
Shader10: Tlb_validate: 444 Tlb_invalidate: 434 Tlb_evict: 428 Tlb_page_evict: 6
Shader11: Tlb_validate: 441 Tlb_invalidate: 431 Tlb_evict: 425 Tlb_page_evict: 6
Shader12: Tlb_validate: 441 Tlb_invalidate: 431 Tlb_evict: 425 Tlb_page_evict: 6
Shader13: Tlb_validate: 441 Tlb_invalidate: 431 Tlb_evict: 425 Tlb_page_evict: 6
Shader14: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Shader15: Tlb_validate: 435 Tlb_invalidate: 425 Tlb_evict: 419 Tlb_page_evict: 6
Shader16: Tlb_validate: 435 Tlb_invalidate: 425 Tlb_evict: 419 Tlb_page_evict: 6
Shader17: Tlb_validate: 435 Tlb_invalidate: 425 Tlb_evict: 419 Tlb_page_evict: 6
Shader18: Tlb_validate: 435 Tlb_invalidate: 425 Tlb_evict: 419 Tlb_page_evict: 6
Shader19: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Shader20: Tlb_validate: 441 Tlb_invalidate: 431 Tlb_evict: 425 Tlb_page_evict: 6
Shader21: Tlb_validate: 441 Tlb_invalidate: 431 Tlb_evict: 425 Tlb_page_evict: 6
Shader22: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Shader23: Tlb_validate: 441 Tlb_invalidate: 431 Tlb_evict: 425 Tlb_page_evict: 6
Shader24: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Shader25: Tlb_validate: 438 Tlb_invalidate: 429 Tlb_evict: 422 Tlb_page_evict: 7
Shader26: Tlb_validate: 438 Tlb_invalidate: 429 Tlb_evict: 422 Tlb_page_evict: 7
Shader27: Tlb_validate: 438 Tlb_invalidate: 428 Tlb_evict: 422 Tlb_page_evict: 6
Tlb_tot_valiate: 12282 Tlb_invalidate: 12004, Tlb_tot_evict: 11834, Tlb_tot_evict page: 170
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3259 Page_hit: 235 Page_miss: 3024 Page_hit_rate: 0.072108
Shader1: Page_table_access:3271 Page_hit: 247 Page_miss: 3024 Page_hit_rate: 0.075512
Shader2: Page_table_access:3297 Page_hit: 225 Page_miss: 3072 Page_hit_rate: 0.068244
Shader3: Page_table_access:3308 Page_hit: 212 Page_miss: 3096 Page_hit_rate: 0.064087
Shader4: Page_table_access:3305 Page_hit: 209 Page_miss: 3096 Page_hit_rate: 0.063238
Shader5: Page_table_access:3311 Page_hit: 191 Page_miss: 3120 Page_hit_rate: 0.057687
Shader6: Page_table_access:3336 Page_hit: 192 Page_miss: 3144 Page_hit_rate: 0.057554
Shader7: Page_table_access:3330 Page_hit: 210 Page_miss: 3120 Page_hit_rate: 0.063063
Shader8: Page_table_access:3323 Page_hit: 227 Page_miss: 3096 Page_hit_rate: 0.068312
Shader9: Page_table_access:3337 Page_hit: 217 Page_miss: 3120 Page_hit_rate: 0.065028
Shader10: Page_table_access:3338 Page_hit: 218 Page_miss: 3120 Page_hit_rate: 0.065309
Shader11: Page_table_access:3298 Page_hit: 226 Page_miss: 3072 Page_hit_rate: 0.068526
Shader12: Page_table_access:3304 Page_hit: 208 Page_miss: 3096 Page_hit_rate: 0.062954
Shader13: Page_table_access:3296 Page_hit: 224 Page_miss: 3072 Page_hit_rate: 0.067961
Shader14: Page_table_access:3266 Page_hit: 242 Page_miss: 3024 Page_hit_rate: 0.074097
Shader15: Page_table_access:3246 Page_hit: 246 Page_miss: 3000 Page_hit_rate: 0.075786
Shader16: Page_table_access:3277 Page_hit: 229 Page_miss: 3048 Page_hit_rate: 0.069881
Shader17: Page_table_access:3285 Page_hit: 213 Page_miss: 3072 Page_hit_rate: 0.064840
Shader18: Page_table_access:3298 Page_hit: 202 Page_miss: 3096 Page_hit_rate: 0.061249
Shader19: Page_table_access:3310 Page_hit: 214 Page_miss: 3096 Page_hit_rate: 0.064653
Shader20: Page_table_access:3334 Page_hit: 214 Page_miss: 3120 Page_hit_rate: 0.064187
Shader21: Page_table_access:3323 Page_hit: 227 Page_miss: 3096 Page_hit_rate: 0.068312
Shader22: Page_table_access:3298 Page_hit: 226 Page_miss: 3072 Page_hit_rate: 0.068526
Shader23: Page_table_access:3340 Page_hit: 196 Page_miss: 3144 Page_hit_rate: 0.058683
Shader24: Page_table_access:3302 Page_hit: 206 Page_miss: 3096 Page_hit_rate: 0.062386
Shader25: Page_table_access:3262 Page_hit: 262 Page_miss: 3000 Page_hit_rate: 0.080319
Shader26: Page_table_access:3273 Page_hit: 249 Page_miss: 3024 Page_hit_rate: 0.076077
Shader27: Page_table_access:3282 Page_hit: 234 Page_miss: 3048 Page_hit_rate: 0.071298
Page_table_tot_access: 92409 Page_tot_hit: 6201, Page_tot_miss 86208, Page_tot_hit_rate: 0.067104 Page_tot_fault: 381 Page_tot_pending: 85827
Total_memory_access_page_fault: 381, Average_latency: 1427990.625000
========================================Page thrashing statistics==============================
Page_validate: 3072 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.437297
[0-25]: 0.306765, [26-50]: 0.116401, [51-75]: 0.576834, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  2677797 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1658.100586)
F:   223125----T:   226555 	 St: c0000000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   226555----T:   233420 	 St: c0004000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   233420----T:   236220 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236220----T:   244000 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244000----T:   247430 	 St: c0400000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   247430----T:   254295 	 St: c0404000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   254295----T:   257095 	 St: c0410000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   257095----T:   264875 	 St: c0412000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   264875----T:   268687 	 St: c0020000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   268687----T:   275099 	 St: c0025000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   275099----T:   277899 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   277899----T:   280985 	 St: c0422000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   280985----T:   287397 	 St: c0425000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   287397----T:   290002 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   290002----T:   298242 	 St: c0031000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   298242----T:   300847 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   300847----T:   309087 	 St: c0431000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   309087----T:   311692 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311692----T:   319932 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   319932----T:   322537 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322537----T:   330777 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   330777----T:   333382 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333382----T:   341622 	 St: c0821000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   341622----T:   344227 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   344227----T:   352467 	 St: c0831000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   352905----T:   355510 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   355510----T:   358115 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   358115----T:   360720 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   360720----T:   363325 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   363325----T:   365930 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   365930----T:   368535 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   368535----T:   374496 	 St: c0046000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   374496----T:   377101 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   377101----T:   379706 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379706----T:   382311 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   382311----T:   384916 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384916----T:   391781 	 St: c0054000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   391781----T:   394386 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   394386----T:   396991 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   396991----T:   399596 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   399596----T:   402201 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   402201----T:   404806 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   404806----T:   407411 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   407411----T:   413372 	 St: c0446000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   413372----T:   415977 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   415977----T:   418582 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   418582----T:   421187 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421187----T:   423792 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423792----T:   430657 	 St: c0454000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   430657----T:   433262 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   433262----T:   435867 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   435867----T:   443647 	 St: c0062000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   443647----T:   446252 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   446252----T:   448857 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   448857----T:   456637 	 St: c0462000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   456637----T:   459242 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   459242----T:   467482 	 St: c0841000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   467482----T:   470087 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   470087----T:   478327 	 St: c0851000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   478327----T:   480932 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   480932----T:   489172 	 St: c0861000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   489559----T:   492164 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   492164----T:   500404 	 St: c0071000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   500404----T:   503009 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   503009----T:   511249 	 St: c0471000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   511249----T:   513854 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   513854----T:   516459 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   516459----T:   519064 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519064----T:   521669 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   521669----T:   524274 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   524274----T:   526879 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   526879----T:   532840 	 St: c0086000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   532840----T:   535445 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   535445----T:   538050 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538050----T:   540655 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   540655----T:   543260 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   543260----T:   545865 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   545865----T:   548470 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   548470----T:   554431 	 St: c0486000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   554431----T:   557517 	 St: c0090000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   557517----T:   560122 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   560122----T:   566987 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   566987----T:   570073 	 St: c0490000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   570073----T:   572678 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572678----T:   579543 	 St: c0494000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   579543----T:   582148 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   582148----T:   590388 	 St: c0871000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   590388----T:   592993 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   592993----T:   601233 	 St: c0881000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   601233----T:   603838 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   603838----T:   612078 	 St: c0891000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   612465----T:   615070 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   615070----T:   617675 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   617675----T:   625455 	 St: c00a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   625455----T:   628060 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   628060----T:   630665 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   630665----T:   638445 	 St: c04a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   638445----T:   642257 	 St: c00b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   642257----T:   648669 	 St: c00b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   648669----T:   651274 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   651274----T:   653879 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   653879----T:   656484 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   656484----T:   659089 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   659089----T:   661694 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   661694----T:   664299 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   664299----T:   670260 	 St: c04b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   670260----T:   673690 	 St: c00c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   673690----T:   676295 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676295----T:   682707 	 St: c00c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   682707----T:   686137 	 St: c04c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   686137----T:   688742 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   688742----T:   695154 	 St: c04c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   695154----T:   697759 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697759----T:   705999 	 St: c08a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   705999----T:   708604 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   708604----T:   716844 	 St: c08b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   716844----T:   720274 	 St: c08c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   720274----T:   727139 	 St: c08c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   727526----T:   730131 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   730131----T:   738371 	 St: c00d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   738371----T:   740976 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   740976----T:   749216 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   749216----T:   752646 	 St: c00e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   752646----T:   755251 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   755251----T:   757856 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757856----T:   763817 	 St: c00e6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   763817----T:   766422 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   766422----T:   769027 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   769027----T:   771632 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   771632----T:   774237 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   774237----T:   776842 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   776842----T:   779447 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   779447----T:   785408 	 St: c04e6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   785408----T:   788838 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   788838----T:   795703 	 St: c00f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   795703----T:   799133 	 St: c04f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   799133----T:   805998 	 St: c04f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   805998----T:   808603 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   808603----T:   816843 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   816843----T:   819448 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   819448----T:   827688 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   827688----T:   831118 	 St: c08f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   831118----T:   837983 	 St: c08f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   838370----T:   840975 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   840975----T:   843580 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843580----T:   846185 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   846185----T:   848790 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848790----T:   855655 	 St: c0104000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   855655----T:   858260 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   858260----T:   860865 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   860865----T:   868645 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   868645----T:   871250 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   871250----T:   873855 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   873855----T:   876460 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876460----T:   879065 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   879065----T:   885930 	 St: c0504000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   885930----T:   888730 	 St: c0510000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   888730----T:   896510 	 St: c0512000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   896510----T:   899940 	 St: c0120000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   899940----T:   902545 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   902545----T:   905345 	 St: c0125000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   905345----T:   910860 	 St: c0127000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   910860----T:   914290 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   914290----T:   916895 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   916895----T:   919695 	 St: c0525000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   919695----T:   925210 	 St: c0527000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   925210----T:   927815 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   927815----T:   936055 	 St: c0901000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   936055----T:   938660 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   938660----T:   946900 	 St: c0911000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   946900----T:   949505 	 St: c0920000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   949505----T:   957745 	 St: c0921000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   958090----T:   961176 	 St: c0130000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   961176----T:   963781 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   963781----T:   970646 	 St: c0134000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   970646----T:   973251 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973251----T:   975856 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   975856----T:   983636 	 St: c0142000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   983636----T:   986722 	 St: c0530000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   986722----T:   989327 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   989327----T:   996192 	 St: c0534000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   996192----T:   998797 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   998797----T:  1001402 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1001402----T:  1009182 	 St: c0542000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1009182----T:  1012268 	 St: c0150000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1012268----T:  1014873 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1014873----T:  1017478 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1017478----T:  1020083 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020083----T:  1026044 	 St: c0156000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1026044----T:  1029130 	 St: c0550000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1029130----T:  1031735 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1031735----T:  1034340 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1034340----T:  1036945 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1036945----T:  1042906 	 St: c0556000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1042906----T:  1045511 	 St: c0930000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1045511----T:  1053751 	 St: c0931000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1053751----T:  1056356 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1056356----T:  1064596 	 St: c0941000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1064596----T:  1067201 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067201----T:  1075441 	 St: c0951000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1075828----T:  1078433 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1078433----T:  1086673 	 St: c0161000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1086673----T:  1089278 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1089278----T:  1097518 	 St: c0561000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1097518----T:  1100123 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1100123----T:  1102728 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1102728----T:  1105333 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1105333----T:  1107938 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1107938----T:  1110543 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1110543----T:  1116955 	 St: c0175000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1116955----T:  1119560 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119560----T:  1122165 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1122165----T:  1124770 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124770----T:  1127375 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1127375----T:  1129980 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1129980----T:  1136392 	 St: c0575000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1136392----T:  1139822 	 St: c0180000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1139822----T:  1146687 	 St: c0184000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1146687----T:  1150117 	 St: c0580000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1150117----T:  1156982 	 St: c0584000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1156982----T:  1159587 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1159587----T:  1167827 	 St: c0961000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1167827----T:  1170432 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1170432----T:  1178672 	 St: c0971000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1178672----T:  1181277 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1181277----T:  1184363 	 St: c0981000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1184363----T:  1191228 	 St: c0984000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1191623----T:  1195435 	 St: c0190000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1195435----T:  1198040 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1198040----T:  1204001 	 St: c0196000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1204001----T:  1207813 	 St: c0590000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1207813----T:  1210418 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1210418----T:  1216379 	 St: c0596000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1216379----T:  1218984 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1218984----T:  1221589 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1221589----T:  1224194 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1224194----T:  1227280 	 St: c01a3000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1227280----T:  1233241 	 St: c01a6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1233241----T:  1235846 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1235846----T:  1238451 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1238451----T:  1241056 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1241056----T:  1243661 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1243661----T:  1246266 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1246266----T:  1248871 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1248871----T:  1254832 	 St: c05a6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1254832----T:  1257437 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1257437----T:  1260042 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1260042----T:  1267822 	 St: c01b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1267822----T:  1270427 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1270427----T:  1273032 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1273032----T:  1280812 	 St: c05b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1280812----T:  1283898 	 St: c0990000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1283898----T:  1291220 	 St: c0993000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1291220----T:  1293825 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1293825----T:  1302065 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1302065----T:  1304670 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1304670----T:  1312910 	 St: c09b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1313297----T:  1315902 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1315902----T:  1318507 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1318507----T:  1321112 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1321112----T:  1323717 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1323717----T:  1330582 	 St: c01c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1330582----T:  1333187 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1333187----T:  1335792 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1335792----T:  1343572 	 St: c01d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1343572----T:  1346177 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1346177----T:  1348782 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1348782----T:  1351387 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1351387----T:  1353992 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1353992----T:  1360857 	 St: c05c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1360857----T:  1363462 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1363462----T:  1371702 	 St: c05d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1371702----T:  1374307 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1374307----T:  1376912 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1376912----T:  1379998 	 St: c01e2000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1379998----T:  1382603 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1382603----T:  1385208 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1385208----T:  1390723 	 St: c01e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1390723----T:  1393328 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1393328----T:  1395933 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1395933----T:  1399019 	 St: c05e2000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1399019----T:  1401624 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1401624----T:  1404229 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1404229----T:  1409744 	 St: c05e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1409744----T:  1412349 	 St: c09c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1412349----T:  1420589 	 St: c09c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1420589----T:  1423194 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1423194----T:  1431434 	 St: c09d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1431434----T:  1434039 	 St: c09e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1434039----T:  1442279 	 St: c09e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1442632----T:  1446444 	 St: c01f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1446444----T:  1452856 	 St: c01f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1452856----T:  1456668 	 St: c05f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1456668----T:  1463080 	 St: c05f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1463080----T:  1465685 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1465685----T:  1468290 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1468290----T:  1471090 	 St: c0202000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1471090----T:  1473695 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1473695----T:  1476300 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1476300----T:  1482261 	 St: c0206000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1482261----T:  1485347 	 St: c0600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1485347----T:  1492669 	 St: c0603000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1492669----T:  1495274 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1495274----T:  1498360 	 St: c0211000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1498360----T:  1505225 	 St: c0214000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1505225----T:  1507830 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1507830----T:  1510916 	 St: c0611000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1510916----T:  1517781 	 St: c0614000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1517781----T:  1520867 	 St: c09f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1520867----T:  1528189 	 St: c09f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1528189----T:  1531275 	 St: c0a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1531275----T:  1538597 	 St: c0a03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1538597----T:  1541202 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1541202----T:  1549442 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1549837----T:  1552923 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1552923----T:  1555528 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1555528----T:  1558133 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1558133----T:  1560933 	 St: c0225000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1560933----T:  1566448 	 St: c0227000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1566448----T:  1569534 	 St: c0620000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1569534----T:  1572139 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572139----T:  1574744 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1574744----T:  1577544 	 St: c0625000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1577544----T:  1583059 	 St: c0627000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1583059----T:  1586145 	 St: c0230000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1586145----T:  1588750 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1588750----T:  1591355 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1591355----T:  1593960 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593960----T:  1599921 	 St: c0236000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1599921----T:  1603007 	 St: c0630000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1603007----T:  1605612 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1605612----T:  1608217 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1608217----T:  1610822 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1610822----T:  1616783 	 St: c0636000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1616783----T:  1619388 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619388----T:  1622188 	 St: c0241000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1622188----T:  1629510 	 St: c0243000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1629510----T:  1632115 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632115----T:  1634915 	 St: c0641000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1634915----T:  1642237 	 St: c0643000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1642237----T:  1645323 	 St: c0a20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1645323----T:  1652645 	 St: c0a23000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1652645----T:  1655731 	 St: c0a30000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1655731----T:  1663053 	 St: c0a33000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1663053----T:  1665658 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1665658----T:  1673898 	 St: c0a41000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1674243----T:  1676848 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1676848----T:  1679453 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1679453----T:  1687233 	 St: c0252000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1687233----T:  1689838 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1689838----T:  1692443 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1692443----T:  1700223 	 St: c0652000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1700223----T:  1702828 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702828----T:  1705628 	 St: c0261000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1705628----T:  1708233 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1708233----T:  1715098 	 St: c0264000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1715098----T:  1719739 	 St: c0660000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1719739----T:  1725254 	 St: c0667000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1725254----T:  1727859 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1727859----T:  1736099 	 St: c0271000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1736099----T:  1738704 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1738704----T:  1746944 	 St: c0671000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1746944----T:  1749549 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1749549----T:  1757789 	 St: c0a51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1757789----T:  1762430 	 St: c0a60000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1762430----T:  1767945 	 St: c0a67000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1767945----T:  1770550 	 St: c0a70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1770550----T:  1778790 	 St: c0a71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1779143----T:  1782229 	 St: c0280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1782229----T:  1784834 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1784834----T:  1791699 	 St: c0284000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1791699----T:  1794785 	 St: c0680000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1794785----T:  1797390 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1797390----T:  1804255 	 St: c0684000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1804255----T:  1807341 	 St: c0290000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1807341----T:  1809946 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1809946----T:  1812551 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1812551----T:  1815156 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1815156----T:  1821117 	 St: c0296000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1821117----T:  1823722 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1823722----T:  1826327 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1826327----T:  1834107 	 St: c0692000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1834107----T:  1836712 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1836712----T:  1839317 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1839317----T:  1847097 	 St: c02a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1847097----T:  1849702 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1849702----T:  1852307 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1852307----T:  1854912 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1854912----T:  1862234 	 St: c06a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1862234----T:  1865320 	 St: c0a80000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1865320----T:  1872642 	 St: c0a83000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1872642----T:  1875247 	 St: c0a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1875247----T:  1883487 	 St: c0a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1883487----T:  1886092 	 St: c0aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1886092----T:  1894332 	 St: c0aa1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1894685----T:  1898497 	 St: c02b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1898497----T:  1901102 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1901102----T:  1907063 	 St: c02b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1907063----T:  1910875 	 St: c06b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1910875----T:  1913480 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1913480----T:  1919441 	 St: c06b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1919441----T:  1922046 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1922046----T:  1930286 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1930286----T:  1933716 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1933716----T:  1940581 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1940581----T:  1943186 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1943186----T:  1945791 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1945791----T:  1953571 	 St: c02d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1953571----T:  1956176 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1956176----T:  1958781 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1958781----T:  1966561 	 St: c06d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1966561----T:  1969647 	 St: c0ab0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1969647----T:  1976969 	 St: c0ab3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1976969----T:  1979574 	 St: c0ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1979574----T:  1987814 	 St: c0ac1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1987814----T:  1990419 	 St: c0ad0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1990419----T:  1998659 	 St: c0ad1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1999054----T:  2002140 	 St: c02e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2002140----T:  2004745 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004745----T:  2007350 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007350----T:  2009955 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009955----T:  2015916 	 St: c02e6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2015916----T:  2019002 	 St: c06e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2019002----T:  2021607 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2021607----T:  2024212 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2024212----T:  2026817 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2026817----T:  2032778 	 St: c06e6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2032778----T:  2036590 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2036590----T:  2043002 	 St: c02f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2043002----T:  2045607 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2045607----T:  2048693 	 St: c06f1000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2048693----T:  2051298 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2051298----T:  2053903 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053903----T:  2059864 	 St: c06f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2059864----T:  2062469 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2062469----T:  2065074 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2065074----T:  2072854 	 St: c0302000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2072854----T:  2075459 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2075459----T:  2078064 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2078064----T:  2085844 	 St: c0702000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2085844----T:  2088930 	 St: c0ae0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2088930----T:  2096252 	 St: c0ae3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2096252----T:  2098857 	 St: c0af0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2098857----T:  2107097 	 St: c0af1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2107097----T:  2109702 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2109702----T:  2117942 	 St: c0b01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2118295----T:  2121381 	 St: c0310000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2121381----T:  2123986 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2123986----T:  2130851 	 St: c0314000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2130851----T:  2133937 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2133937----T:  2136542 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2136542----T:  2143407 	 St: c0714000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2143407----T:  2146837 	 St: c0320000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2146837----T:  2149637 	 St: c0324000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2149637----T:  2152242 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2152242----T:  2157757 	 St: c0327000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2157757----T:  2160362 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2160362----T:  2162967 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2162967----T:  2170747 	 St: c0722000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2170747----T:  2173352 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2173352----T:  2181592 	 St: c0331000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2181592----T:  2184197 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2184197----T:  2192437 	 St: c0731000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2192437----T:  2195237 	 St: c0b10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2195237----T:  2197842 	 St: c0b12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2197842----T:  2205164 	 St: c0b13000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2205164----T:  2207769 	 St: c0b20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2207769----T:  2216009 	 St: c0b21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2216009----T:  2218614 	 St: c0b30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2218614----T:  2226854 	 St: c0b31000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2227207----T:  2231019 	 St: c0340000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2231019----T:  2233624 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2233624----T:  2236229 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2236229----T:  2241744 	 St: c0347000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2241744----T:  2245556 	 St: c0740000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2245556----T:  2248161 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2248161----T:  2250766 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2250766----T:  2256281 	 St: c0747000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2256281----T:  2259367 	 St: c0350000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2259367----T:  2262453 	 St: c0353000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2262453----T:  2268414 	 St: c0356000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2268414----T:  2271500 	 St: c0750000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2271500----T:  2274105 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2274105----T:  2276710 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2276710----T:  2283122 	 St: c0755000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2283122----T:  2285727 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2285727----T:  2293967 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2293967----T:  2296572 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2296572----T:  2304812 	 St: c0761000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2304812----T:  2307898 	 St: c0b40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2307898----T:  2315220 	 St: c0b43000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2315220----T:  2317825 	 St: c0b50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2317825----T:  2326065 	 St: c0b51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2326065----T:  2328670 	 St: c0b60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2328670----T:  2336910 	 St: c0b61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2337255----T:  2339860 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2339860----T:  2348100 	 St: c0371000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2348100----T:  2350705 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2350705----T:  2358945 	 St: c0771000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2358945----T:  2361745 	 St: c0380000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2361745----T:  2364831 	 St: c0382000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2364831----T:  2371243 	 St: c0385000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2371243----T:  2374043 	 St: c0780000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2374043----T:  2377129 	 St: c0782000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2377129----T:  2383541 	 St: c0785000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2383541----T:  2386627 	 St: c0390000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2386627----T:  2393949 	 St: c0393000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2393949----T:  2399910 	 St: c0790000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2399910----T:  2404129 	 St: c079a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2404129----T:  2406734 	 St: c0b70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2406734----T:  2414974 	 St: c0b71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2414974----T:  2417579 	 St: c0b80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2417579----T:  2425819 	 St: c0b81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2425819----T:  2431780 	 St: c0b90000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2431780----T:  2435999 	 St: c0b9a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2436462----T:  2439067 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2439067----T:  2447307 	 St: c03a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2447307----T:  2449912 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449912----T:  2452517 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2452517----T:  2455122 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2455122----T:  2457727 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457727----T:  2460332 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2460332----T:  2462937 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2462937----T:  2468898 	 St: c03b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2468898----T:  2471503 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471503----T:  2479743 	 St: c07a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2479743----T:  2482348 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482348----T:  2484953 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484953----T:  2487558 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487558----T:  2490163 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490163----T:  2492768 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492768----T:  2495373 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495373----T:  2501334 	 St: c07b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2501334----T:  2503939 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2503939----T:  2506544 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2506544----T:  2509149 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509149----T:  2516471 	 St: c03c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2516471----T:  2519076 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2519076----T:  2521681 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2521681----T:  2524286 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2524286----T:  2531608 	 St: c07c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2531608----T:  2534213 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534213----T:  2542453 	 St: c03d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2542453----T:  2545058 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2545058----T:  2553298 	 St: c07d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2553298----T:  2555903 	 St: c0ba0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2555903----T:  2564143 	 St: c0ba1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2564143----T:  2566748 	 St: c0bb0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2566748----T:  2574988 	 St: c0bb1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2574988----T:  2577593 	 St: c0bc0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577593----T:  2585833 	 St: c0bc1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2585833----T:  2588438 	 St: c0bd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588438----T:  2596678 	 St: c0bd1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2597081----T:  2600893 	 St: c03e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2600893----T:  2603498 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603498----T:  2606103 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606103----T:  2611618 	 St: c03e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2611618----T:  2615430 	 St: c07e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2615430----T:  2618035 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2618035----T:  2620640 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2620640----T:  2626155 	 St: c07e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2626155----T:  2629241 	 St: c03f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2629241----T:  2631846 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2631846----T:  2634451 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2634451----T:  2640863 	 St: c03f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2640863----T:  2643949 	 St: c07f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2643949----T:  2646554 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2646554----T:  2649159 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2649159----T:  2655571 	 St: c07f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2655571----T:  2658657 	 St: c0be0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2658657----T:  2665979 	 St: c0be3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2665979----T:  2669065 	 St: c0bf0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2669065----T:  2676387 	 St: c0bf3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2677797----T:  2680402 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2677797----T:  2686037 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2688642----T:  2691247 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2688642----T:  2696882 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2699487----T:  2702092 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2699487----T:  2715182 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2717787----T:  2720392 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2717787----T:  2748510 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2751115----T:  2753720 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2751115----T:  2811951 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2814556----T:  2817161 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2814556----T:  2935645 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2938250----T:  2940855 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2938250----T:  2946490 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2949095----T:  2951700 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2949095----T:  2957335 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2959940----T:  2962545 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2959940----T:  2975635 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2978240----T:  2980845 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2978240----T:  3008963 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3011568----T:  3014173 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3011568----T:  3072404 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3075009----T:  3077614 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3075009----T:  3196098 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2455647(cycle), 1658.100586(us)
Tot_kernel_exec_time_and_fault_time: 27847392(cycle), 18803.101562(us)
Tot_memcpy_h2d_time: 2445651(cycle), 1651.351074(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 2445651(cycle), 1651.351074(us)
Tot_devicesync_time: 520906(cycle), 351.725861(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 520906(cycle), 351.725861(us)
GPGPU-Sim: *** exit detected ***
