{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734590147896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734590147896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 14:35:47 2024 " "Processing started: Thu Dec 19 14:35:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734590147896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734590147896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car_rearlight -c car_rearlight " "Command: quartus_map --read_settings_files=on --write_settings_files=off car_rearlight -c car_rearlight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734590147896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734590148086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734590148086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STOP stop car_rearlight.v(20) " "Verilog HDL Declaration information at car_rearlight.v(20): object \"STOP\" differs only in case from object \"stop\" in the same scope" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734590152522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEFT left car_rearlight.v(22) " "Verilog HDL Declaration information at car_rearlight.v(22): object \"LEFT\" differs only in case from object \"left\" in the same scope" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734590152522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RIGHT right car_rearlight.v(23) " "Verilog HDL Declaration information at car_rearlight.v(23): object \"RIGHT\" differs only in case from object \"right\" in the same scope" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734590152522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GO go car_rearlight.v(21) " "Verilog HDL Declaration information at car_rearlight.v(21): object \"GO\" differs only in case from object \"go\" in the same scope" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734590152522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BACK back car_rearlight.v(24) " "Verilog HDL Declaration information at car_rearlight.v(24): object \"BACK\" differs only in case from object \"back\" in the same scope" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734590152522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_rearlight.v 1 1 " "Found 1 design units, including 1 entities, in source file car_rearlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 car_rearlight " "Found entity 1: car_rearlight" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734590152523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734590152523 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Verilog/car_rearlight/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1734590152524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Verilog/car_rearlight/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734590152524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734590152524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car_rearlight " "Elaborating entity \"car_rearlight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734590152536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 car_rearlight.v(61) " "Verilog HDL assignment warning at car_rearlight.v(61): truncated value with size 32 to match size of target (28)" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_n car_rearlight.v(121) " "Verilog HDL Always Construct warning at car_rearlight.v(121): variable \"rst_n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink car_rearlight.v(123) " "Verilog HDL Always Construct warning at car_rearlight.v(123): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink car_rearlight.v(124) " "Verilog HDL Always Construct warning at car_rearlight.v(124): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink car_rearlight.v(131) " "Verilog HDL Always Construct warning at car_rearlight.v(131): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink car_rearlight.v(132) " "Verilog HDL Always Construct warning at car_rearlight.v(132): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "go car_rearlight.v(138) " "Verilog HDL Always Construct warning at car_rearlight.v(138): variable \"go\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink car_rearlight.v(141) " "Verilog HDL Always Construct warning at car_rearlight.v(141): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink car_rearlight.v(147) " "Verilog HDL Always Construct warning at car_rearlight.v(147): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "back car_rearlight.v(153) " "Verilog HDL Always Construct warning at car_rearlight.v(153): variable \"back\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink car_rearlight.v(156) " "Verilog HDL Always Construct warning at car_rearlight.v(156): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink car_rearlight.v(157) " "Verilog HDL Always Construct warning at car_rearlight.v(157): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 "|car_rearlight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:divide_1Hz " "Elaborating entity \"divide\" for hierarchy \"divide:divide_1Hz\"" {  } { { "car_rearlight.v" "divide_1Hz" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734590152537 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 115 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1734590152712 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1734590152712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_left\[0\] VCC " "Pin \"led_left\[0\]\" is stuck at VCC" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734590152729 "|car_rearlight|led_left[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_left\[2\] VCC " "Pin \"led_left\[2\]\" is stuck at VCC" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734590152729 "|car_rearlight|led_left[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_right\[0\] VCC " "Pin \"led_right\[0\]\" is stuck at VCC" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734590152729 "|car_rearlight|led_right[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_right\[2\] VCC " "Pin \"led_right\[2\]\" is stuck at VCC" {  } { { "car_rearlight.v" "" { Text "C:/Verilog/car_rearlight/car_rearlight.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734590152729 "|car_rearlight|led_right[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734590152729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734590152758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/car_rearlight/output_files/car_rearlight.map.smsg " "Generated suppressed messages file C:/Verilog/car_rearlight/output_files/car_rearlight.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734590152918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734590152971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734590152971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734590152989 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734590152989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734590152989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734590152989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734590152999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 14:35:52 2024 " "Processing ended: Thu Dec 19 14:35:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734590152999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734590152999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734590152999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734590152999 ""}
