

================================================================
== Vivado HLS Report for 'axi_stream_gpio'
================================================================
* Date:           Mon Jan 21 18:40:08 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        axi_stream_gpio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.008|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    116|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    120|
|Register         |        -|      -|    201|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    201|    236|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_87_p2               |     +    |      0|  0|  39|          32|          32|
    |tmp_2_fu_98_p2               |     +    |      0|  0|  39|           1|          32|
    |OutputData_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OutputData_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_io           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io           |    and   |      0|  0|   2|           1|           1|
    |OutputData_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_104_p2              |   icmp   |      0|  0|  18|          32|           6|
    |ap_block_state1              |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_79_p3                 |  select  |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 116|          73|          78|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |InputData_V_ap_vld_in_sig               |   9|          2|    1|          2|
    |InputData_V_ap_vld_preg                 |   9|          2|    1|          2|
    |InputData_V_blk_n                       |   9|          2|    1|          2|
    |InputData_V_in_sig                      |   9|          2|    1|          2|
    |OutputData_1_data_out                   |   9|          2|   32|         64|
    |OutputData_1_state                      |  15|          3|    2|          6|
    |OutputData_TDATA_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                               |  15|          3|    1|          3|
    |ap_phi_mux_bitCounter_new_phi_fu_62_p4  |   9|          2|   32|         64|
    |ap_phi_mux_tmpOutput_new_phi_fu_52_p4   |   9|          2|   32|         64|
    |bitCounter_new_reg_59                   |   9|          2|   32|         64|
    |tmpOutput_new_reg_49                    |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 120|         26|  168|        339|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |InputData_V_ap_vld_preg  |   1|   0|    1|          0|
    |InputData_V_preg         |   1|   0|    1|          0|
    |OutputData_1_payload_A   |  32|   0|   32|          0|
    |OutputData_1_payload_B   |  32|   0|   32|          0|
    |OutputData_1_sel_rd      |   1|   0|    1|          0|
    |OutputData_1_sel_wr      |   1|   0|    1|          0|
    |OutputData_1_state       |   2|   0|    2|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |bitCounter               |  32|   0|   32|          0|
    |bitCounter_new_reg_59    |  32|   0|   32|          0|
    |tmpOutput                |  32|   0|   32|          0|
    |tmpOutput_new_reg_49     |  32|   0|   32|          0|
    |tmp_3_reg_133            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 201|   0|  201|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_start            |  in |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_done             | out |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_idle             | out |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_ready            | out |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_return           | out |   32| ap_ctrl_hs | axi_stream_gpio | return value |
|InputData_V         |  in |    1|   ap_vld   |   InputData_V   |    scalar    |
|InputData_V_ap_vld  |  in |    1|   ap_vld   |   InputData_V   |    scalar    |
|OutputData_TDATA    | out |   32|    axis    |    OutputData   |    pointer   |
|OutputData_TVALID   | out |    1|    axis    |    OutputData   |    pointer   |
|OutputData_TREADY   |  in |    1|    axis    |    OutputData   |    pointer   |
+--------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %InputData_V), !map !33"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OutputData), !map !39"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !45"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @axi_stream_gpio_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%InputData_V_read = call i1 @_ssdm_op_Read.ap_vld.i1(i1 %InputData_V)" [C/axi_stream_gpio.cpp:5]   --->   Operation 7 'read' 'InputData_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %InputData_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C/axi_stream_gpio.cpp:7]   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OutputData, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C/axi_stream_gpio.cpp:7]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmpOutput_load = load i32* @tmpOutput, align 4" [C/axi_stream_gpio.cpp:10]   --->   Operation 10 'load' 'tmpOutput_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node tmp_1)   --->   "%tmp_4 = shl i32 %tmpOutput_load, 1" [C/axi_stream_gpio.cpp:10]   --->   Operation 11 'shl' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node tmp_1)   --->   "%tmp = select i1 %InputData_V_read, i32 -1, i32 0" [C/axi_stream_gpio.cpp:10]   --->   Operation 12 'select' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_1 = add i32 %tmp, %tmp_4" [C/axi_stream_gpio.cpp:10]   --->   Operation 13 'add' 'tmp_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bitCounter_load = load i32* @bitCounter, align 4" [C/axi_stream_gpio.cpp:11]   --->   Operation 14 'load' 'bitCounter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%tmp_2 = add nsw i32 1, %bitCounter_load" [C/axi_stream_gpio.cpp:11]   --->   Operation 15 'add' 'tmp_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%tmp_3 = icmp eq i32 %tmp_2, 32" [C/axi_stream_gpio.cpp:13]   --->   Operation 16 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.17ns)   --->   "br i1 %tmp_3, label %1, label %mergeST1" [C/axi_stream_gpio.cpp:13]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %OutputData, i32 %tmp_1)" [C/axi_stream_gpio.cpp:15]   --->   Operation 18 'write' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %OutputData, i32 %tmp_1)" [C/axi_stream_gpio.cpp:15]   --->   Operation 19 'write' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 20 [1/1] (1.17ns)   --->   "br label %mergeST1" [C/axi_stream_gpio.cpp:18]   --->   Operation 20 'br' <Predicate = (tmp_3)> <Delay = 1.17>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmpOutput_new = phi i32 [ 0, %1 ], [ %tmp_1, %0 ]" [C/axi_stream_gpio.cpp:10]   --->   Operation 21 'phi' 'tmpOutput_new' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitCounter_new = phi i32 [ 0, %1 ], [ %tmp_2, %0 ]" [C/axi_stream_gpio.cpp:11]   --->   Operation 22 'phi' 'bitCounter_new' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "store i32 %bitCounter_new, i32* @bitCounter, align 4" [C/axi_stream_gpio.cpp:11]   --->   Operation 23 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "store i32 %tmpOutput_new, i32* @tmpOutput, align 4" [C/axi_stream_gpio.cpp:10]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret i32 0" [C/axi_stream_gpio.cpp:20]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ InputData_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ OutputData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tmpOutput]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bitCounter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3       (specbitsmap  ) [ 000]
StgValue_4       (specbitsmap  ) [ 000]
StgValue_5       (specbitsmap  ) [ 000]
StgValue_6       (spectopmodule) [ 000]
InputData_V_read (read         ) [ 000]
StgValue_8       (specinterface) [ 000]
StgValue_9       (specinterface) [ 000]
tmpOutput_load   (load         ) [ 000]
tmp_4            (shl          ) [ 000]
tmp              (select       ) [ 000]
tmp_1            (add          ) [ 011]
bitCounter_load  (load         ) [ 000]
tmp_2            (add          ) [ 011]
tmp_3            (icmp         ) [ 011]
StgValue_17      (br           ) [ 011]
StgValue_19      (write        ) [ 000]
StgValue_20      (br           ) [ 000]
tmpOutput_new    (phi          ) [ 001]
bitCounter_new   (phi          ) [ 001]
StgValue_23      (store        ) [ 000]
StgValue_24      (store        ) [ 000]
StgValue_25      (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="InputData_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InputData_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutputData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputData"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmpOutput">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpOutput"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bitCounter">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitCounter"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_stream_gpio_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="InputData_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="InputData_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="49" class="1005" name="tmpOutput_new_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="51" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmpOutput_new (phireg) "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmpOutput_new_phi_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="32" slack="1"/>
<pin id="56" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmpOutput_new/2 "/>
</bind>
</comp>

<comp id="59" class="1005" name="bitCounter_new_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="61" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="bitCounter_new (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="bitCounter_new_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="32" slack="1"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitCounter_new/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmpOutput_load_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmpOutput_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_4_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="bitCounter_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bitCounter_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_23_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_24_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="tmp_1_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="tmp_2_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="tmp_3_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="34" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="36" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="73" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="87" pin="2"/><net_sink comp="42" pin=2"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="94" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="62" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="87" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="131"><net_src comp="98" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="136"><net_src comp="104" pin="2"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutputData | {2 }
	Port: tmpOutput | {2 }
	Port: bitCounter | {2 }
 - Input state : 
	Port: axi_stream_gpio : InputData_V | {1 }
	Port: axi_stream_gpio : tmpOutput | {1 }
	Port: axi_stream_gpio : bitCounter | {1 }
  - Chain level:
	State 1
		tmp_4 : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 2
		StgValue_17 : 3
		StgValue_18 : 2
	State 2
		tmpOutput_new : 1
		bitCounter_new : 1
		StgValue_23 : 2
		StgValue_24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |         tmp_1_fu_87         |    0    |    39   |
|          |         tmp_2_fu_98         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|  select  |          tmp_fu_79          |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |         tmp_3_fu_104        |    0    |    18   |
|----------|-----------------------------|---------|---------|
|   read   | InputData_V_read_read_fu_36 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_42       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |         tmp_4_fu_73         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   128   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|bitCounter_new_reg_59|   32   |
| tmpOutput_new_reg_49|   32   |
|    tmp_1_reg_122    |   32   |
|    tmp_2_reg_128    |   32   |
|    tmp_3_reg_133    |    1   |
+---------------------+--------+
|        Total        |   129  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_42 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.175  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   129  |   137  |
+-----------+--------+--------+--------+
