module PLL
(
	input clk,	//clk de 50Mhz
	input rst,
	
	output reg clk50khz,
	output reg clk_out2
);

	reg [9:0] cnt;
	reg [6:0] cnt2;
	
	always@(posedge clk or negedge rst)
		begin
			if(~rst) 
				begin
					cnt <= 0;
					clk_out <= 0;
				end
			else	
				begin
					if(cnt == 999)
						begin
							clk_out <= ~clk_out;
							cnt <= 0;
						end else cnt <= cnt + 1;
				end
		end

endmodule 