all:
	iverilog -I /tools/xilinx/ise/verilog/src/unisims/ -I ff/ tb.v

clean:
	rm -f a.out

vclean:
	rm -f *.sav a.out *.vcd
