/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  reg [13:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_17z[2] ? celloutsig_1_1z : _00_);
  assign celloutsig_0_0z = ~((in_data[29] | in_data[26]) & in_data[20]);
  assign celloutsig_0_9z = ~((celloutsig_0_2z[3] | celloutsig_0_2z[3]) & celloutsig_0_0z);
  assign celloutsig_0_17z = ~((in_data[29] | celloutsig_0_4z[3]) & celloutsig_0_15z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & (in_data[170] | celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_8z | celloutsig_1_3z) & (celloutsig_1_2z | celloutsig_1_5z[0]));
  assign celloutsig_0_19z = ~((celloutsig_0_0z | celloutsig_0_8z[5]) & (celloutsig_0_17z | celloutsig_0_15z));
  assign celloutsig_0_5z = in_data[24] ^ celloutsig_0_3z;
  assign celloutsig_0_13z = in_data[27] ^ celloutsig_0_8z[5];
  assign celloutsig_0_29z = celloutsig_0_13z ^ celloutsig_0_19z;
  assign celloutsig_1_0z = ~(in_data[153] ^ in_data[174]);
  assign celloutsig_1_1z = ~(in_data[132] ^ in_data[139]);
  assign celloutsig_1_2z = ~(in_data[170] ^ in_data[188]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z[7] ^ celloutsig_1_5z[1]);
  assign celloutsig_0_10z = ~(celloutsig_0_7z[8] ^ celloutsig_0_5z);
  reg [13:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _18_ <= 14'h0000;
    else _18_ <= { celloutsig_0_7z[1], celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_8z };
  assign out_data[13:0] = _18_;
  reg [13:0] _19_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 14'h0000;
    else _19_ <= in_data[117:104];
  assign { _01_[13:5], _00_, _01_[3:0] } = _19_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 14'h0000;
    else _02_ <= celloutsig_1_6z[13:0];
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z } / { 1'h1, celloutsig_0_2z[3:0], celloutsig_0_3z, 1'h1, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_30z = in_data[74:61] / { 1'h1, celloutsig_0_14z[12:0] };
  assign celloutsig_1_11z = celloutsig_1_6z[5:0] >= { celloutsig_1_5z[4:0], celloutsig_1_3z };
  assign celloutsig_0_15z = { in_data[52:50], celloutsig_0_6z } || { in_data[95:93], celloutsig_0_10z };
  assign celloutsig_1_13z = { _01_[11:5], _00_, _01_[3:1] } < { _02_[10:4], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_4z = in_data[135:132] % { 1'h1, in_data[109], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[139:137], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, in_data[111:102], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[112], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, _02_[10:8], celloutsig_1_13z };
  assign celloutsig_0_14z = ~ in_data[38:25];
  assign celloutsig_1_19z = { celloutsig_1_16z[6:0], celloutsig_1_13z } | { in_data[146:140], celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[67:62], celloutsig_0_4z } << { in_data[73:72], 1'h1, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, 1'h1 };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } ^ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_16z = celloutsig_1_6z[15:0] ^ { celloutsig_1_6z[6:0], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_2z = in_data[82:78] ^ in_data[90:86];
  assign celloutsig_0_6z = ~((celloutsig_0_2z[1] & celloutsig_0_2z[4]) | (1'h1 & celloutsig_0_3z));
  assign celloutsig_0_28z = ~((celloutsig_0_4z[2] & celloutsig_0_17z) | (celloutsig_0_14z[8] & celloutsig_0_4z[3]));
  assign celloutsig_0_4z[3] = ~ in_data[7];
  assign { celloutsig_0_4z[0], celloutsig_0_4z[2:1] } = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_3z, in_data[6:5] };
  assign celloutsig_0_3z = ~in_data[53];
  assign _01_[4] = _00_;
  assign { out_data[128], out_data[103:96], out_data[45:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z };
endmodule
