
firmware.elf:     file format elf32-littlearm


Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000043c 	.word	0x2000043c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005a90 	.word	0x08005a90

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000440 	.word	0x20000440
 8000100:	08005a90 	.word	0x08005a90

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_cdrcmple>:
 800021c:	4684      	mov	ip, r0
 800021e:	0010      	movs	r0, r2
 8000220:	4662      	mov	r2, ip
 8000222:	468c      	mov	ip, r1
 8000224:	0019      	movs	r1, r3
 8000226:	4663      	mov	r3, ip
 8000228:	e000      	b.n	800022c <__aeabi_cdcmpeq>
 800022a:	46c0      	nop			; (mov r8, r8)

0800022c <__aeabi_cdcmpeq>:
 800022c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022e:	f001 f88d 	bl	800134c <__ledf2>
 8000232:	2800      	cmp	r0, #0
 8000234:	d401      	bmi.n	800023a <__aeabi_cdcmpeq+0xe>
 8000236:	2100      	movs	r1, #0
 8000238:	42c8      	cmn	r0, r1
 800023a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800023c <__aeabi_dcmpeq>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f000 ffdd 	bl	80011fc <__eqdf2>
 8000242:	4240      	negs	r0, r0
 8000244:	3001      	adds	r0, #1
 8000246:	bd10      	pop	{r4, pc}

08000248 <__aeabi_dcmplt>:
 8000248:	b510      	push	{r4, lr}
 800024a:	f001 f87f 	bl	800134c <__ledf2>
 800024e:	2800      	cmp	r0, #0
 8000250:	db01      	blt.n	8000256 <__aeabi_dcmplt+0xe>
 8000252:	2000      	movs	r0, #0
 8000254:	bd10      	pop	{r4, pc}
 8000256:	2001      	movs	r0, #1
 8000258:	bd10      	pop	{r4, pc}
 800025a:	46c0      	nop			; (mov r8, r8)

0800025c <__aeabi_dcmple>:
 800025c:	b510      	push	{r4, lr}
 800025e:	f001 f875 	bl	800134c <__ledf2>
 8000262:	2800      	cmp	r0, #0
 8000264:	dd01      	ble.n	800026a <__aeabi_dcmple+0xe>
 8000266:	2000      	movs	r0, #0
 8000268:	bd10      	pop	{r4, pc}
 800026a:	2001      	movs	r0, #1
 800026c:	bd10      	pop	{r4, pc}
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_dcmpgt>:
 8000270:	b510      	push	{r4, lr}
 8000272:	f001 f805 	bl	8001280 <__gedf2>
 8000276:	2800      	cmp	r0, #0
 8000278:	dc01      	bgt.n	800027e <__aeabi_dcmpgt+0xe>
 800027a:	2000      	movs	r0, #0
 800027c:	bd10      	pop	{r4, pc}
 800027e:	2001      	movs	r0, #1
 8000280:	bd10      	pop	{r4, pc}
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_dcmpge>:
 8000284:	b510      	push	{r4, lr}
 8000286:	f000 fffb 	bl	8001280 <__gedf2>
 800028a:	2800      	cmp	r0, #0
 800028c:	da01      	bge.n	8000292 <__aeabi_dcmpge+0xe>
 800028e:	2000      	movs	r0, #0
 8000290:	bd10      	pop	{r4, pc}
 8000292:	2001      	movs	r0, #1
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)

08000298 <__aeabi_ldivmod>:
 8000298:	2b00      	cmp	r3, #0
 800029a:	d115      	bne.n	80002c8 <__aeabi_ldivmod+0x30>
 800029c:	2a00      	cmp	r2, #0
 800029e:	d113      	bne.n	80002c8 <__aeabi_ldivmod+0x30>
 80002a0:	2900      	cmp	r1, #0
 80002a2:	db06      	blt.n	80002b2 <__aeabi_ldivmod+0x1a>
 80002a4:	dc01      	bgt.n	80002aa <__aeabi_ldivmod+0x12>
 80002a6:	2800      	cmp	r0, #0
 80002a8:	d006      	beq.n	80002b8 <__aeabi_ldivmod+0x20>
 80002aa:	2000      	movs	r0, #0
 80002ac:	43c0      	mvns	r0, r0
 80002ae:	0841      	lsrs	r1, r0, #1
 80002b0:	e002      	b.n	80002b8 <__aeabi_ldivmod+0x20>
 80002b2:	2180      	movs	r1, #128	; 0x80
 80002b4:	0609      	lsls	r1, r1, #24
 80002b6:	2000      	movs	r0, #0
 80002b8:	b407      	push	{r0, r1, r2}
 80002ba:	4802      	ldr	r0, [pc, #8]	; (80002c4 <__aeabi_ldivmod+0x2c>)
 80002bc:	a101      	add	r1, pc, #4	; (adr r1, 80002c4 <__aeabi_ldivmod+0x2c>)
 80002be:	1840      	adds	r0, r0, r1
 80002c0:	9002      	str	r0, [sp, #8]
 80002c2:	bd03      	pop	{r0, r1, pc}
 80002c4:	ffffff55 	.word	0xffffff55
 80002c8:	b403      	push	{r0, r1}
 80002ca:	4668      	mov	r0, sp
 80002cc:	b501      	push	{r0, lr}
 80002ce:	9802      	ldr	r0, [sp, #8]
 80002d0:	f000 f944 	bl	800055c <__gnu_ldivmod_helper>
 80002d4:	9b01      	ldr	r3, [sp, #4]
 80002d6:	469e      	mov	lr, r3
 80002d8:	b002      	add	sp, #8
 80002da:	bc0c      	pop	{r2, r3}
 80002dc:	4770      	bx	lr
 80002de:	46c0      	nop			; (mov r8, r8)

080002e0 <__aeabi_uldivmod>:
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d111      	bne.n	8000308 <__aeabi_uldivmod+0x28>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	d10f      	bne.n	8000308 <__aeabi_uldivmod+0x28>
 80002e8:	2900      	cmp	r1, #0
 80002ea:	d100      	bne.n	80002ee <__aeabi_uldivmod+0xe>
 80002ec:	2800      	cmp	r0, #0
 80002ee:	d002      	beq.n	80002f6 <__aeabi_uldivmod+0x16>
 80002f0:	2100      	movs	r1, #0
 80002f2:	43c9      	mvns	r1, r1
 80002f4:	0008      	movs	r0, r1
 80002f6:	b407      	push	{r0, r1, r2}
 80002f8:	4802      	ldr	r0, [pc, #8]	; (8000304 <__aeabi_uldivmod+0x24>)
 80002fa:	a102      	add	r1, pc, #8	; (adr r1, 8000304 <__aeabi_uldivmod+0x24>)
 80002fc:	1840      	adds	r0, r0, r1
 80002fe:	9002      	str	r0, [sp, #8]
 8000300:	bd03      	pop	{r0, r1, pc}
 8000302:	46c0      	nop			; (mov r8, r8)
 8000304:	ffffff15 	.word	0xffffff15
 8000308:	b403      	push	{r0, r1}
 800030a:	4668      	mov	r0, sp
 800030c:	b501      	push	{r0, lr}
 800030e:	9802      	ldr	r0, [sp, #8]
 8000310:	f000 f858 	bl	80003c4 <__udivmoddi4>
 8000314:	9b01      	ldr	r3, [sp, #4]
 8000316:	469e      	mov	lr, r3
 8000318:	b002      	add	sp, #8
 800031a:	bc0c      	pop	{r2, r3}
 800031c:	4770      	bx	lr
 800031e:	46c0      	nop			; (mov r8, r8)

08000320 <__aeabi_d2lz>:
 8000320:	b570      	push	{r4, r5, r6, lr}
 8000322:	0005      	movs	r5, r0
 8000324:	000c      	movs	r4, r1
 8000326:	2200      	movs	r2, #0
 8000328:	2300      	movs	r3, #0
 800032a:	0028      	movs	r0, r5
 800032c:	0021      	movs	r1, r4
 800032e:	f7ff ff8b 	bl	8000248 <__aeabi_dcmplt>
 8000332:	2800      	cmp	r0, #0
 8000334:	d108      	bne.n	8000348 <__aeabi_d2lz+0x28>
 8000336:	0028      	movs	r0, r5
 8000338:	0021      	movs	r1, r4
 800033a:	f000 f80f 	bl	800035c <__aeabi_d2ulz>
 800033e:	0002      	movs	r2, r0
 8000340:	000b      	movs	r3, r1
 8000342:	0010      	movs	r0, r2
 8000344:	0019      	movs	r1, r3
 8000346:	bd70      	pop	{r4, r5, r6, pc}
 8000348:	2380      	movs	r3, #128	; 0x80
 800034a:	061b      	lsls	r3, r3, #24
 800034c:	18e1      	adds	r1, r4, r3
 800034e:	0028      	movs	r0, r5
 8000350:	f000 f804 	bl	800035c <__aeabi_d2ulz>
 8000354:	2300      	movs	r3, #0
 8000356:	4242      	negs	r2, r0
 8000358:	418b      	sbcs	r3, r1
 800035a:	e7f2      	b.n	8000342 <__aeabi_d2lz+0x22>

0800035c <__aeabi_d2ulz>:
 800035c:	b570      	push	{r4, r5, r6, lr}
 800035e:	2200      	movs	r2, #0
 8000360:	4b0b      	ldr	r3, [pc, #44]	; (8000390 <__aeabi_d2ulz+0x34>)
 8000362:	000d      	movs	r5, r1
 8000364:	0004      	movs	r4, r0
 8000366:	f001 f855 	bl	8001414 <__aeabi_dmul>
 800036a:	f001 ff35 	bl	80021d8 <__aeabi_d2uiz>
 800036e:	0006      	movs	r6, r0
 8000370:	f001 feb4 	bl	80020dc <__aeabi_ui2d>
 8000374:	2200      	movs	r2, #0
 8000376:	4b07      	ldr	r3, [pc, #28]	; (8000394 <__aeabi_d2ulz+0x38>)
 8000378:	f001 f84c 	bl	8001414 <__aeabi_dmul>
 800037c:	0002      	movs	r2, r0
 800037e:	000b      	movs	r3, r1
 8000380:	0020      	movs	r0, r4
 8000382:	0029      	movs	r1, r5
 8000384:	f001 fab2 	bl	80018ec <__aeabi_dsub>
 8000388:	f001 ff26 	bl	80021d8 <__aeabi_d2uiz>
 800038c:	0031      	movs	r1, r6
 800038e:	bd70      	pop	{r4, r5, r6, pc}
 8000390:	3df00000 	.word	0x3df00000
 8000394:	41f00000 	.word	0x41f00000

08000398 <__aeabi_l2d>:
 8000398:	b570      	push	{r4, r5, r6, lr}
 800039a:	0006      	movs	r6, r0
 800039c:	0008      	movs	r0, r1
 800039e:	f001 fe6d 	bl	800207c <__aeabi_i2d>
 80003a2:	2200      	movs	r2, #0
 80003a4:	4b06      	ldr	r3, [pc, #24]	; (80003c0 <__aeabi_l2d+0x28>)
 80003a6:	f001 f835 	bl	8001414 <__aeabi_dmul>
 80003aa:	000d      	movs	r5, r1
 80003ac:	0004      	movs	r4, r0
 80003ae:	0030      	movs	r0, r6
 80003b0:	f001 fe94 	bl	80020dc <__aeabi_ui2d>
 80003b4:	002b      	movs	r3, r5
 80003b6:	0022      	movs	r2, r4
 80003b8:	f000 f8ee 	bl	8000598 <__aeabi_dadd>
 80003bc:	bd70      	pop	{r4, r5, r6, pc}
 80003be:	46c0      	nop			; (mov r8, r8)
 80003c0:	41f00000 	.word	0x41f00000

080003c4 <__udivmoddi4>:
 80003c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003c6:	4657      	mov	r7, sl
 80003c8:	464e      	mov	r6, r9
 80003ca:	4645      	mov	r5, r8
 80003cc:	46de      	mov	lr, fp
 80003ce:	b5e0      	push	{r5, r6, r7, lr}
 80003d0:	0004      	movs	r4, r0
 80003d2:	000d      	movs	r5, r1
 80003d4:	4692      	mov	sl, r2
 80003d6:	4699      	mov	r9, r3
 80003d8:	b083      	sub	sp, #12
 80003da:	428b      	cmp	r3, r1
 80003dc:	d830      	bhi.n	8000440 <__udivmoddi4+0x7c>
 80003de:	d02d      	beq.n	800043c <__udivmoddi4+0x78>
 80003e0:	4649      	mov	r1, r9
 80003e2:	4650      	mov	r0, sl
 80003e4:	f001 febe 	bl	8002164 <__clzdi2>
 80003e8:	0029      	movs	r1, r5
 80003ea:	0006      	movs	r6, r0
 80003ec:	0020      	movs	r0, r4
 80003ee:	f001 feb9 	bl	8002164 <__clzdi2>
 80003f2:	1a33      	subs	r3, r6, r0
 80003f4:	4698      	mov	r8, r3
 80003f6:	3b20      	subs	r3, #32
 80003f8:	469b      	mov	fp, r3
 80003fa:	d433      	bmi.n	8000464 <__udivmoddi4+0xa0>
 80003fc:	465a      	mov	r2, fp
 80003fe:	4653      	mov	r3, sl
 8000400:	4093      	lsls	r3, r2
 8000402:	4642      	mov	r2, r8
 8000404:	001f      	movs	r7, r3
 8000406:	4653      	mov	r3, sl
 8000408:	4093      	lsls	r3, r2
 800040a:	001e      	movs	r6, r3
 800040c:	42af      	cmp	r7, r5
 800040e:	d83a      	bhi.n	8000486 <__udivmoddi4+0xc2>
 8000410:	42af      	cmp	r7, r5
 8000412:	d100      	bne.n	8000416 <__udivmoddi4+0x52>
 8000414:	e078      	b.n	8000508 <__udivmoddi4+0x144>
 8000416:	465b      	mov	r3, fp
 8000418:	1ba4      	subs	r4, r4, r6
 800041a:	41bd      	sbcs	r5, r7
 800041c:	2b00      	cmp	r3, #0
 800041e:	da00      	bge.n	8000422 <__udivmoddi4+0x5e>
 8000420:	e075      	b.n	800050e <__udivmoddi4+0x14a>
 8000422:	2200      	movs	r2, #0
 8000424:	2300      	movs	r3, #0
 8000426:	9200      	str	r2, [sp, #0]
 8000428:	9301      	str	r3, [sp, #4]
 800042a:	2301      	movs	r3, #1
 800042c:	465a      	mov	r2, fp
 800042e:	4093      	lsls	r3, r2
 8000430:	9301      	str	r3, [sp, #4]
 8000432:	2301      	movs	r3, #1
 8000434:	4642      	mov	r2, r8
 8000436:	4093      	lsls	r3, r2
 8000438:	9300      	str	r3, [sp, #0]
 800043a:	e028      	b.n	800048e <__udivmoddi4+0xca>
 800043c:	4282      	cmp	r2, r0
 800043e:	d9cf      	bls.n	80003e0 <__udivmoddi4+0x1c>
 8000440:	2200      	movs	r2, #0
 8000442:	2300      	movs	r3, #0
 8000444:	9200      	str	r2, [sp, #0]
 8000446:	9301      	str	r3, [sp, #4]
 8000448:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <__udivmoddi4+0x8e>
 800044e:	601c      	str	r4, [r3, #0]
 8000450:	605d      	str	r5, [r3, #4]
 8000452:	9800      	ldr	r0, [sp, #0]
 8000454:	9901      	ldr	r1, [sp, #4]
 8000456:	b003      	add	sp, #12
 8000458:	bcf0      	pop	{r4, r5, r6, r7}
 800045a:	46bb      	mov	fp, r7
 800045c:	46b2      	mov	sl, r6
 800045e:	46a9      	mov	r9, r5
 8000460:	46a0      	mov	r8, r4
 8000462:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000464:	4642      	mov	r2, r8
 8000466:	2320      	movs	r3, #32
 8000468:	1a9b      	subs	r3, r3, r2
 800046a:	4652      	mov	r2, sl
 800046c:	40da      	lsrs	r2, r3
 800046e:	4641      	mov	r1, r8
 8000470:	0013      	movs	r3, r2
 8000472:	464a      	mov	r2, r9
 8000474:	408a      	lsls	r2, r1
 8000476:	0017      	movs	r7, r2
 8000478:	4642      	mov	r2, r8
 800047a:	431f      	orrs	r7, r3
 800047c:	4653      	mov	r3, sl
 800047e:	4093      	lsls	r3, r2
 8000480:	001e      	movs	r6, r3
 8000482:	42af      	cmp	r7, r5
 8000484:	d9c4      	bls.n	8000410 <__udivmoddi4+0x4c>
 8000486:	2200      	movs	r2, #0
 8000488:	2300      	movs	r3, #0
 800048a:	9200      	str	r2, [sp, #0]
 800048c:	9301      	str	r3, [sp, #4]
 800048e:	4643      	mov	r3, r8
 8000490:	2b00      	cmp	r3, #0
 8000492:	d0d9      	beq.n	8000448 <__udivmoddi4+0x84>
 8000494:	07fb      	lsls	r3, r7, #31
 8000496:	0872      	lsrs	r2, r6, #1
 8000498:	431a      	orrs	r2, r3
 800049a:	4646      	mov	r6, r8
 800049c:	087b      	lsrs	r3, r7, #1
 800049e:	e00e      	b.n	80004be <__udivmoddi4+0xfa>
 80004a0:	42ab      	cmp	r3, r5
 80004a2:	d101      	bne.n	80004a8 <__udivmoddi4+0xe4>
 80004a4:	42a2      	cmp	r2, r4
 80004a6:	d80c      	bhi.n	80004c2 <__udivmoddi4+0xfe>
 80004a8:	1aa4      	subs	r4, r4, r2
 80004aa:	419d      	sbcs	r5, r3
 80004ac:	2001      	movs	r0, #1
 80004ae:	1924      	adds	r4, r4, r4
 80004b0:	416d      	adcs	r5, r5
 80004b2:	2100      	movs	r1, #0
 80004b4:	3e01      	subs	r6, #1
 80004b6:	1824      	adds	r4, r4, r0
 80004b8:	414d      	adcs	r5, r1
 80004ba:	2e00      	cmp	r6, #0
 80004bc:	d006      	beq.n	80004cc <__udivmoddi4+0x108>
 80004be:	42ab      	cmp	r3, r5
 80004c0:	d9ee      	bls.n	80004a0 <__udivmoddi4+0xdc>
 80004c2:	3e01      	subs	r6, #1
 80004c4:	1924      	adds	r4, r4, r4
 80004c6:	416d      	adcs	r5, r5
 80004c8:	2e00      	cmp	r6, #0
 80004ca:	d1f8      	bne.n	80004be <__udivmoddi4+0xfa>
 80004cc:	9800      	ldr	r0, [sp, #0]
 80004ce:	9901      	ldr	r1, [sp, #4]
 80004d0:	465b      	mov	r3, fp
 80004d2:	1900      	adds	r0, r0, r4
 80004d4:	4169      	adcs	r1, r5
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	db24      	blt.n	8000524 <__udivmoddi4+0x160>
 80004da:	002b      	movs	r3, r5
 80004dc:	465a      	mov	r2, fp
 80004de:	4644      	mov	r4, r8
 80004e0:	40d3      	lsrs	r3, r2
 80004e2:	002a      	movs	r2, r5
 80004e4:	40e2      	lsrs	r2, r4
 80004e6:	001c      	movs	r4, r3
 80004e8:	465b      	mov	r3, fp
 80004ea:	0015      	movs	r5, r2
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	db2a      	blt.n	8000546 <__udivmoddi4+0x182>
 80004f0:	0026      	movs	r6, r4
 80004f2:	409e      	lsls	r6, r3
 80004f4:	0033      	movs	r3, r6
 80004f6:	0026      	movs	r6, r4
 80004f8:	4647      	mov	r7, r8
 80004fa:	40be      	lsls	r6, r7
 80004fc:	0032      	movs	r2, r6
 80004fe:	1a80      	subs	r0, r0, r2
 8000500:	4199      	sbcs	r1, r3
 8000502:	9000      	str	r0, [sp, #0]
 8000504:	9101      	str	r1, [sp, #4]
 8000506:	e79f      	b.n	8000448 <__udivmoddi4+0x84>
 8000508:	42a3      	cmp	r3, r4
 800050a:	d8bc      	bhi.n	8000486 <__udivmoddi4+0xc2>
 800050c:	e783      	b.n	8000416 <__udivmoddi4+0x52>
 800050e:	4642      	mov	r2, r8
 8000510:	2320      	movs	r3, #32
 8000512:	2100      	movs	r1, #0
 8000514:	1a9b      	subs	r3, r3, r2
 8000516:	2200      	movs	r2, #0
 8000518:	9100      	str	r1, [sp, #0]
 800051a:	9201      	str	r2, [sp, #4]
 800051c:	2201      	movs	r2, #1
 800051e:	40da      	lsrs	r2, r3
 8000520:	9201      	str	r2, [sp, #4]
 8000522:	e786      	b.n	8000432 <__udivmoddi4+0x6e>
 8000524:	4642      	mov	r2, r8
 8000526:	2320      	movs	r3, #32
 8000528:	1a9b      	subs	r3, r3, r2
 800052a:	002a      	movs	r2, r5
 800052c:	4646      	mov	r6, r8
 800052e:	409a      	lsls	r2, r3
 8000530:	0023      	movs	r3, r4
 8000532:	40f3      	lsrs	r3, r6
 8000534:	4644      	mov	r4, r8
 8000536:	4313      	orrs	r3, r2
 8000538:	002a      	movs	r2, r5
 800053a:	40e2      	lsrs	r2, r4
 800053c:	001c      	movs	r4, r3
 800053e:	465b      	mov	r3, fp
 8000540:	0015      	movs	r5, r2
 8000542:	2b00      	cmp	r3, #0
 8000544:	dad4      	bge.n	80004f0 <__udivmoddi4+0x12c>
 8000546:	4642      	mov	r2, r8
 8000548:	002f      	movs	r7, r5
 800054a:	2320      	movs	r3, #32
 800054c:	0026      	movs	r6, r4
 800054e:	4097      	lsls	r7, r2
 8000550:	1a9b      	subs	r3, r3, r2
 8000552:	40de      	lsrs	r6, r3
 8000554:	003b      	movs	r3, r7
 8000556:	4333      	orrs	r3, r6
 8000558:	e7cd      	b.n	80004f6 <__udivmoddi4+0x132>
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__gnu_ldivmod_helper>:
 800055c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4647      	mov	r7, r8
 8000562:	b580      	push	{r7, lr}
 8000564:	4691      	mov	r9, r2
 8000566:	4698      	mov	r8, r3
 8000568:	0004      	movs	r4, r0
 800056a:	000d      	movs	r5, r1
 800056c:	f001 fe52 	bl	8002214 <__divdi3>
 8000570:	0007      	movs	r7, r0
 8000572:	000e      	movs	r6, r1
 8000574:	0002      	movs	r2, r0
 8000576:	000b      	movs	r3, r1
 8000578:	4648      	mov	r0, r9
 800057a:	4641      	mov	r1, r8
 800057c:	f001 fdfe 	bl	800217c <__aeabi_lmul>
 8000580:	1a24      	subs	r4, r4, r0
 8000582:	418d      	sbcs	r5, r1
 8000584:	9b08      	ldr	r3, [sp, #32]
 8000586:	0038      	movs	r0, r7
 8000588:	0031      	movs	r1, r6
 800058a:	601c      	str	r4, [r3, #0]
 800058c:	605d      	str	r5, [r3, #4]
 800058e:	bcc0      	pop	{r6, r7}
 8000590:	46b9      	mov	r9, r7
 8000592:	46b0      	mov	r8, r6
 8000594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000596:	46c0      	nop			; (mov r8, r8)

08000598 <__aeabi_dadd>:
 8000598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800059a:	464f      	mov	r7, r9
 800059c:	4646      	mov	r6, r8
 800059e:	46d6      	mov	lr, sl
 80005a0:	000d      	movs	r5, r1
 80005a2:	0004      	movs	r4, r0
 80005a4:	b5c0      	push	{r6, r7, lr}
 80005a6:	001f      	movs	r7, r3
 80005a8:	0011      	movs	r1, r2
 80005aa:	0328      	lsls	r0, r5, #12
 80005ac:	0f62      	lsrs	r2, r4, #29
 80005ae:	0a40      	lsrs	r0, r0, #9
 80005b0:	4310      	orrs	r0, r2
 80005b2:	007a      	lsls	r2, r7, #1
 80005b4:	0d52      	lsrs	r2, r2, #21
 80005b6:	00e3      	lsls	r3, r4, #3
 80005b8:	033c      	lsls	r4, r7, #12
 80005ba:	4691      	mov	r9, r2
 80005bc:	0a64      	lsrs	r4, r4, #9
 80005be:	0ffa      	lsrs	r2, r7, #31
 80005c0:	0f4f      	lsrs	r7, r1, #29
 80005c2:	006e      	lsls	r6, r5, #1
 80005c4:	4327      	orrs	r7, r4
 80005c6:	4692      	mov	sl, r2
 80005c8:	46b8      	mov	r8, r7
 80005ca:	0d76      	lsrs	r6, r6, #21
 80005cc:	0fed      	lsrs	r5, r5, #31
 80005ce:	00c9      	lsls	r1, r1, #3
 80005d0:	4295      	cmp	r5, r2
 80005d2:	d100      	bne.n	80005d6 <__aeabi_dadd+0x3e>
 80005d4:	e099      	b.n	800070a <__aeabi_dadd+0x172>
 80005d6:	464c      	mov	r4, r9
 80005d8:	1b34      	subs	r4, r6, r4
 80005da:	46a4      	mov	ip, r4
 80005dc:	2c00      	cmp	r4, #0
 80005de:	dc00      	bgt.n	80005e2 <__aeabi_dadd+0x4a>
 80005e0:	e07c      	b.n	80006dc <__aeabi_dadd+0x144>
 80005e2:	464a      	mov	r2, r9
 80005e4:	2a00      	cmp	r2, #0
 80005e6:	d100      	bne.n	80005ea <__aeabi_dadd+0x52>
 80005e8:	e0b8      	b.n	800075c <__aeabi_dadd+0x1c4>
 80005ea:	4ac5      	ldr	r2, [pc, #788]	; (8000900 <__aeabi_dadd+0x368>)
 80005ec:	4296      	cmp	r6, r2
 80005ee:	d100      	bne.n	80005f2 <__aeabi_dadd+0x5a>
 80005f0:	e11c      	b.n	800082c <__aeabi_dadd+0x294>
 80005f2:	2280      	movs	r2, #128	; 0x80
 80005f4:	003c      	movs	r4, r7
 80005f6:	0412      	lsls	r2, r2, #16
 80005f8:	4314      	orrs	r4, r2
 80005fa:	46a0      	mov	r8, r4
 80005fc:	4662      	mov	r2, ip
 80005fe:	2a38      	cmp	r2, #56	; 0x38
 8000600:	dd00      	ble.n	8000604 <__aeabi_dadd+0x6c>
 8000602:	e161      	b.n	80008c8 <__aeabi_dadd+0x330>
 8000604:	2a1f      	cmp	r2, #31
 8000606:	dd00      	ble.n	800060a <__aeabi_dadd+0x72>
 8000608:	e1cc      	b.n	80009a4 <__aeabi_dadd+0x40c>
 800060a:	4664      	mov	r4, ip
 800060c:	2220      	movs	r2, #32
 800060e:	1b12      	subs	r2, r2, r4
 8000610:	4644      	mov	r4, r8
 8000612:	4094      	lsls	r4, r2
 8000614:	000f      	movs	r7, r1
 8000616:	46a1      	mov	r9, r4
 8000618:	4664      	mov	r4, ip
 800061a:	4091      	lsls	r1, r2
 800061c:	40e7      	lsrs	r7, r4
 800061e:	464c      	mov	r4, r9
 8000620:	1e4a      	subs	r2, r1, #1
 8000622:	4191      	sbcs	r1, r2
 8000624:	433c      	orrs	r4, r7
 8000626:	4642      	mov	r2, r8
 8000628:	4321      	orrs	r1, r4
 800062a:	4664      	mov	r4, ip
 800062c:	40e2      	lsrs	r2, r4
 800062e:	1a80      	subs	r0, r0, r2
 8000630:	1a5c      	subs	r4, r3, r1
 8000632:	42a3      	cmp	r3, r4
 8000634:	419b      	sbcs	r3, r3
 8000636:	425f      	negs	r7, r3
 8000638:	1bc7      	subs	r7, r0, r7
 800063a:	023b      	lsls	r3, r7, #8
 800063c:	d400      	bmi.n	8000640 <__aeabi_dadd+0xa8>
 800063e:	e0d0      	b.n	80007e2 <__aeabi_dadd+0x24a>
 8000640:	027f      	lsls	r7, r7, #9
 8000642:	0a7f      	lsrs	r7, r7, #9
 8000644:	2f00      	cmp	r7, #0
 8000646:	d100      	bne.n	800064a <__aeabi_dadd+0xb2>
 8000648:	e0ff      	b.n	800084a <__aeabi_dadd+0x2b2>
 800064a:	0038      	movs	r0, r7
 800064c:	f001 fd6c 	bl	8002128 <__clzsi2>
 8000650:	0001      	movs	r1, r0
 8000652:	3908      	subs	r1, #8
 8000654:	2320      	movs	r3, #32
 8000656:	0022      	movs	r2, r4
 8000658:	1a5b      	subs	r3, r3, r1
 800065a:	408f      	lsls	r7, r1
 800065c:	40da      	lsrs	r2, r3
 800065e:	408c      	lsls	r4, r1
 8000660:	4317      	orrs	r7, r2
 8000662:	42b1      	cmp	r1, r6
 8000664:	da00      	bge.n	8000668 <__aeabi_dadd+0xd0>
 8000666:	e0ff      	b.n	8000868 <__aeabi_dadd+0x2d0>
 8000668:	1b89      	subs	r1, r1, r6
 800066a:	1c4b      	adds	r3, r1, #1
 800066c:	2b1f      	cmp	r3, #31
 800066e:	dd00      	ble.n	8000672 <__aeabi_dadd+0xda>
 8000670:	e0a8      	b.n	80007c4 <__aeabi_dadd+0x22c>
 8000672:	2220      	movs	r2, #32
 8000674:	0039      	movs	r1, r7
 8000676:	1ad2      	subs	r2, r2, r3
 8000678:	0020      	movs	r0, r4
 800067a:	4094      	lsls	r4, r2
 800067c:	4091      	lsls	r1, r2
 800067e:	40d8      	lsrs	r0, r3
 8000680:	1e62      	subs	r2, r4, #1
 8000682:	4194      	sbcs	r4, r2
 8000684:	40df      	lsrs	r7, r3
 8000686:	2600      	movs	r6, #0
 8000688:	4301      	orrs	r1, r0
 800068a:	430c      	orrs	r4, r1
 800068c:	0763      	lsls	r3, r4, #29
 800068e:	d009      	beq.n	80006a4 <__aeabi_dadd+0x10c>
 8000690:	230f      	movs	r3, #15
 8000692:	4023      	ands	r3, r4
 8000694:	2b04      	cmp	r3, #4
 8000696:	d005      	beq.n	80006a4 <__aeabi_dadd+0x10c>
 8000698:	1d23      	adds	r3, r4, #4
 800069a:	42a3      	cmp	r3, r4
 800069c:	41a4      	sbcs	r4, r4
 800069e:	4264      	negs	r4, r4
 80006a0:	193f      	adds	r7, r7, r4
 80006a2:	001c      	movs	r4, r3
 80006a4:	023b      	lsls	r3, r7, #8
 80006a6:	d400      	bmi.n	80006aa <__aeabi_dadd+0x112>
 80006a8:	e09e      	b.n	80007e8 <__aeabi_dadd+0x250>
 80006aa:	4b95      	ldr	r3, [pc, #596]	; (8000900 <__aeabi_dadd+0x368>)
 80006ac:	3601      	adds	r6, #1
 80006ae:	429e      	cmp	r6, r3
 80006b0:	d100      	bne.n	80006b4 <__aeabi_dadd+0x11c>
 80006b2:	e0b7      	b.n	8000824 <__aeabi_dadd+0x28c>
 80006b4:	4a93      	ldr	r2, [pc, #588]	; (8000904 <__aeabi_dadd+0x36c>)
 80006b6:	08e4      	lsrs	r4, r4, #3
 80006b8:	4017      	ands	r7, r2
 80006ba:	077b      	lsls	r3, r7, #29
 80006bc:	0571      	lsls	r1, r6, #21
 80006be:	027f      	lsls	r7, r7, #9
 80006c0:	4323      	orrs	r3, r4
 80006c2:	0b3f      	lsrs	r7, r7, #12
 80006c4:	0d4a      	lsrs	r2, r1, #21
 80006c6:	0512      	lsls	r2, r2, #20
 80006c8:	433a      	orrs	r2, r7
 80006ca:	07ed      	lsls	r5, r5, #31
 80006cc:	432a      	orrs	r2, r5
 80006ce:	0018      	movs	r0, r3
 80006d0:	0011      	movs	r1, r2
 80006d2:	bce0      	pop	{r5, r6, r7}
 80006d4:	46ba      	mov	sl, r7
 80006d6:	46b1      	mov	r9, r6
 80006d8:	46a8      	mov	r8, r5
 80006da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006dc:	2c00      	cmp	r4, #0
 80006de:	d04b      	beq.n	8000778 <__aeabi_dadd+0x1e0>
 80006e0:	464c      	mov	r4, r9
 80006e2:	1ba4      	subs	r4, r4, r6
 80006e4:	46a4      	mov	ip, r4
 80006e6:	2e00      	cmp	r6, #0
 80006e8:	d000      	beq.n	80006ec <__aeabi_dadd+0x154>
 80006ea:	e123      	b.n	8000934 <__aeabi_dadd+0x39c>
 80006ec:	0004      	movs	r4, r0
 80006ee:	431c      	orrs	r4, r3
 80006f0:	d100      	bne.n	80006f4 <__aeabi_dadd+0x15c>
 80006f2:	e1af      	b.n	8000a54 <__aeabi_dadd+0x4bc>
 80006f4:	4662      	mov	r2, ip
 80006f6:	1e54      	subs	r4, r2, #1
 80006f8:	2a01      	cmp	r2, #1
 80006fa:	d100      	bne.n	80006fe <__aeabi_dadd+0x166>
 80006fc:	e215      	b.n	8000b2a <__aeabi_dadd+0x592>
 80006fe:	4d80      	ldr	r5, [pc, #512]	; (8000900 <__aeabi_dadd+0x368>)
 8000700:	45ac      	cmp	ip, r5
 8000702:	d100      	bne.n	8000706 <__aeabi_dadd+0x16e>
 8000704:	e1c8      	b.n	8000a98 <__aeabi_dadd+0x500>
 8000706:	46a4      	mov	ip, r4
 8000708:	e11b      	b.n	8000942 <__aeabi_dadd+0x3aa>
 800070a:	464a      	mov	r2, r9
 800070c:	1ab2      	subs	r2, r6, r2
 800070e:	4694      	mov	ip, r2
 8000710:	2a00      	cmp	r2, #0
 8000712:	dc00      	bgt.n	8000716 <__aeabi_dadd+0x17e>
 8000714:	e0ac      	b.n	8000870 <__aeabi_dadd+0x2d8>
 8000716:	464a      	mov	r2, r9
 8000718:	2a00      	cmp	r2, #0
 800071a:	d043      	beq.n	80007a4 <__aeabi_dadd+0x20c>
 800071c:	4a78      	ldr	r2, [pc, #480]	; (8000900 <__aeabi_dadd+0x368>)
 800071e:	4296      	cmp	r6, r2
 8000720:	d100      	bne.n	8000724 <__aeabi_dadd+0x18c>
 8000722:	e1af      	b.n	8000a84 <__aeabi_dadd+0x4ec>
 8000724:	2280      	movs	r2, #128	; 0x80
 8000726:	003c      	movs	r4, r7
 8000728:	0412      	lsls	r2, r2, #16
 800072a:	4314      	orrs	r4, r2
 800072c:	46a0      	mov	r8, r4
 800072e:	4662      	mov	r2, ip
 8000730:	2a38      	cmp	r2, #56	; 0x38
 8000732:	dc67      	bgt.n	8000804 <__aeabi_dadd+0x26c>
 8000734:	2a1f      	cmp	r2, #31
 8000736:	dc00      	bgt.n	800073a <__aeabi_dadd+0x1a2>
 8000738:	e15f      	b.n	80009fa <__aeabi_dadd+0x462>
 800073a:	4647      	mov	r7, r8
 800073c:	3a20      	subs	r2, #32
 800073e:	40d7      	lsrs	r7, r2
 8000740:	4662      	mov	r2, ip
 8000742:	2a20      	cmp	r2, #32
 8000744:	d005      	beq.n	8000752 <__aeabi_dadd+0x1ba>
 8000746:	4664      	mov	r4, ip
 8000748:	2240      	movs	r2, #64	; 0x40
 800074a:	1b12      	subs	r2, r2, r4
 800074c:	4644      	mov	r4, r8
 800074e:	4094      	lsls	r4, r2
 8000750:	4321      	orrs	r1, r4
 8000752:	1e4a      	subs	r2, r1, #1
 8000754:	4191      	sbcs	r1, r2
 8000756:	000c      	movs	r4, r1
 8000758:	433c      	orrs	r4, r7
 800075a:	e057      	b.n	800080c <__aeabi_dadd+0x274>
 800075c:	003a      	movs	r2, r7
 800075e:	430a      	orrs	r2, r1
 8000760:	d100      	bne.n	8000764 <__aeabi_dadd+0x1cc>
 8000762:	e105      	b.n	8000970 <__aeabi_dadd+0x3d8>
 8000764:	0022      	movs	r2, r4
 8000766:	3a01      	subs	r2, #1
 8000768:	2c01      	cmp	r4, #1
 800076a:	d100      	bne.n	800076e <__aeabi_dadd+0x1d6>
 800076c:	e182      	b.n	8000a74 <__aeabi_dadd+0x4dc>
 800076e:	4c64      	ldr	r4, [pc, #400]	; (8000900 <__aeabi_dadd+0x368>)
 8000770:	45a4      	cmp	ip, r4
 8000772:	d05b      	beq.n	800082c <__aeabi_dadd+0x294>
 8000774:	4694      	mov	ip, r2
 8000776:	e741      	b.n	80005fc <__aeabi_dadd+0x64>
 8000778:	4c63      	ldr	r4, [pc, #396]	; (8000908 <__aeabi_dadd+0x370>)
 800077a:	1c77      	adds	r7, r6, #1
 800077c:	4227      	tst	r7, r4
 800077e:	d000      	beq.n	8000782 <__aeabi_dadd+0x1ea>
 8000780:	e0c4      	b.n	800090c <__aeabi_dadd+0x374>
 8000782:	0004      	movs	r4, r0
 8000784:	431c      	orrs	r4, r3
 8000786:	2e00      	cmp	r6, #0
 8000788:	d000      	beq.n	800078c <__aeabi_dadd+0x1f4>
 800078a:	e169      	b.n	8000a60 <__aeabi_dadd+0x4c8>
 800078c:	2c00      	cmp	r4, #0
 800078e:	d100      	bne.n	8000792 <__aeabi_dadd+0x1fa>
 8000790:	e1bf      	b.n	8000b12 <__aeabi_dadd+0x57a>
 8000792:	4644      	mov	r4, r8
 8000794:	430c      	orrs	r4, r1
 8000796:	d000      	beq.n	800079a <__aeabi_dadd+0x202>
 8000798:	e1d0      	b.n	8000b3c <__aeabi_dadd+0x5a4>
 800079a:	0742      	lsls	r2, r0, #29
 800079c:	08db      	lsrs	r3, r3, #3
 800079e:	4313      	orrs	r3, r2
 80007a0:	08c0      	lsrs	r0, r0, #3
 80007a2:	e029      	b.n	80007f8 <__aeabi_dadd+0x260>
 80007a4:	003a      	movs	r2, r7
 80007a6:	430a      	orrs	r2, r1
 80007a8:	d100      	bne.n	80007ac <__aeabi_dadd+0x214>
 80007aa:	e170      	b.n	8000a8e <__aeabi_dadd+0x4f6>
 80007ac:	4662      	mov	r2, ip
 80007ae:	4664      	mov	r4, ip
 80007b0:	3a01      	subs	r2, #1
 80007b2:	2c01      	cmp	r4, #1
 80007b4:	d100      	bne.n	80007b8 <__aeabi_dadd+0x220>
 80007b6:	e0e0      	b.n	800097a <__aeabi_dadd+0x3e2>
 80007b8:	4c51      	ldr	r4, [pc, #324]	; (8000900 <__aeabi_dadd+0x368>)
 80007ba:	45a4      	cmp	ip, r4
 80007bc:	d100      	bne.n	80007c0 <__aeabi_dadd+0x228>
 80007be:	e161      	b.n	8000a84 <__aeabi_dadd+0x4ec>
 80007c0:	4694      	mov	ip, r2
 80007c2:	e7b4      	b.n	800072e <__aeabi_dadd+0x196>
 80007c4:	003a      	movs	r2, r7
 80007c6:	391f      	subs	r1, #31
 80007c8:	40ca      	lsrs	r2, r1
 80007ca:	0011      	movs	r1, r2
 80007cc:	2b20      	cmp	r3, #32
 80007ce:	d003      	beq.n	80007d8 <__aeabi_dadd+0x240>
 80007d0:	2240      	movs	r2, #64	; 0x40
 80007d2:	1ad3      	subs	r3, r2, r3
 80007d4:	409f      	lsls	r7, r3
 80007d6:	433c      	orrs	r4, r7
 80007d8:	1e63      	subs	r3, r4, #1
 80007da:	419c      	sbcs	r4, r3
 80007dc:	2700      	movs	r7, #0
 80007de:	2600      	movs	r6, #0
 80007e0:	430c      	orrs	r4, r1
 80007e2:	0763      	lsls	r3, r4, #29
 80007e4:	d000      	beq.n	80007e8 <__aeabi_dadd+0x250>
 80007e6:	e753      	b.n	8000690 <__aeabi_dadd+0xf8>
 80007e8:	46b4      	mov	ip, r6
 80007ea:	08e4      	lsrs	r4, r4, #3
 80007ec:	077b      	lsls	r3, r7, #29
 80007ee:	4323      	orrs	r3, r4
 80007f0:	08f8      	lsrs	r0, r7, #3
 80007f2:	4a43      	ldr	r2, [pc, #268]	; (8000900 <__aeabi_dadd+0x368>)
 80007f4:	4594      	cmp	ip, r2
 80007f6:	d01d      	beq.n	8000834 <__aeabi_dadd+0x29c>
 80007f8:	4662      	mov	r2, ip
 80007fa:	0307      	lsls	r7, r0, #12
 80007fc:	0552      	lsls	r2, r2, #21
 80007fe:	0b3f      	lsrs	r7, r7, #12
 8000800:	0d52      	lsrs	r2, r2, #21
 8000802:	e760      	b.n	80006c6 <__aeabi_dadd+0x12e>
 8000804:	4644      	mov	r4, r8
 8000806:	430c      	orrs	r4, r1
 8000808:	1e62      	subs	r2, r4, #1
 800080a:	4194      	sbcs	r4, r2
 800080c:	18e4      	adds	r4, r4, r3
 800080e:	429c      	cmp	r4, r3
 8000810:	419b      	sbcs	r3, r3
 8000812:	425f      	negs	r7, r3
 8000814:	183f      	adds	r7, r7, r0
 8000816:	023b      	lsls	r3, r7, #8
 8000818:	d5e3      	bpl.n	80007e2 <__aeabi_dadd+0x24a>
 800081a:	4b39      	ldr	r3, [pc, #228]	; (8000900 <__aeabi_dadd+0x368>)
 800081c:	3601      	adds	r6, #1
 800081e:	429e      	cmp	r6, r3
 8000820:	d000      	beq.n	8000824 <__aeabi_dadd+0x28c>
 8000822:	e0b5      	b.n	8000990 <__aeabi_dadd+0x3f8>
 8000824:	0032      	movs	r2, r6
 8000826:	2700      	movs	r7, #0
 8000828:	2300      	movs	r3, #0
 800082a:	e74c      	b.n	80006c6 <__aeabi_dadd+0x12e>
 800082c:	0742      	lsls	r2, r0, #29
 800082e:	08db      	lsrs	r3, r3, #3
 8000830:	4313      	orrs	r3, r2
 8000832:	08c0      	lsrs	r0, r0, #3
 8000834:	001a      	movs	r2, r3
 8000836:	4302      	orrs	r2, r0
 8000838:	d100      	bne.n	800083c <__aeabi_dadd+0x2a4>
 800083a:	e1e1      	b.n	8000c00 <__aeabi_dadd+0x668>
 800083c:	2780      	movs	r7, #128	; 0x80
 800083e:	033f      	lsls	r7, r7, #12
 8000840:	4307      	orrs	r7, r0
 8000842:	033f      	lsls	r7, r7, #12
 8000844:	4a2e      	ldr	r2, [pc, #184]	; (8000900 <__aeabi_dadd+0x368>)
 8000846:	0b3f      	lsrs	r7, r7, #12
 8000848:	e73d      	b.n	80006c6 <__aeabi_dadd+0x12e>
 800084a:	0020      	movs	r0, r4
 800084c:	f001 fc6c 	bl	8002128 <__clzsi2>
 8000850:	0001      	movs	r1, r0
 8000852:	3118      	adds	r1, #24
 8000854:	291f      	cmp	r1, #31
 8000856:	dc00      	bgt.n	800085a <__aeabi_dadd+0x2c2>
 8000858:	e6fc      	b.n	8000654 <__aeabi_dadd+0xbc>
 800085a:	3808      	subs	r0, #8
 800085c:	4084      	lsls	r4, r0
 800085e:	0027      	movs	r7, r4
 8000860:	2400      	movs	r4, #0
 8000862:	42b1      	cmp	r1, r6
 8000864:	db00      	blt.n	8000868 <__aeabi_dadd+0x2d0>
 8000866:	e6ff      	b.n	8000668 <__aeabi_dadd+0xd0>
 8000868:	4a26      	ldr	r2, [pc, #152]	; (8000904 <__aeabi_dadd+0x36c>)
 800086a:	1a76      	subs	r6, r6, r1
 800086c:	4017      	ands	r7, r2
 800086e:	e70d      	b.n	800068c <__aeabi_dadd+0xf4>
 8000870:	2a00      	cmp	r2, #0
 8000872:	d02f      	beq.n	80008d4 <__aeabi_dadd+0x33c>
 8000874:	464a      	mov	r2, r9
 8000876:	1b92      	subs	r2, r2, r6
 8000878:	4694      	mov	ip, r2
 800087a:	2e00      	cmp	r6, #0
 800087c:	d100      	bne.n	8000880 <__aeabi_dadd+0x2e8>
 800087e:	e0ad      	b.n	80009dc <__aeabi_dadd+0x444>
 8000880:	4a1f      	ldr	r2, [pc, #124]	; (8000900 <__aeabi_dadd+0x368>)
 8000882:	4591      	cmp	r9, r2
 8000884:	d100      	bne.n	8000888 <__aeabi_dadd+0x2f0>
 8000886:	e10f      	b.n	8000aa8 <__aeabi_dadd+0x510>
 8000888:	2280      	movs	r2, #128	; 0x80
 800088a:	0412      	lsls	r2, r2, #16
 800088c:	4310      	orrs	r0, r2
 800088e:	4662      	mov	r2, ip
 8000890:	2a38      	cmp	r2, #56	; 0x38
 8000892:	dd00      	ble.n	8000896 <__aeabi_dadd+0x2fe>
 8000894:	e10f      	b.n	8000ab6 <__aeabi_dadd+0x51e>
 8000896:	2a1f      	cmp	r2, #31
 8000898:	dd00      	ble.n	800089c <__aeabi_dadd+0x304>
 800089a:	e180      	b.n	8000b9e <__aeabi_dadd+0x606>
 800089c:	4664      	mov	r4, ip
 800089e:	2220      	movs	r2, #32
 80008a0:	001e      	movs	r6, r3
 80008a2:	1b12      	subs	r2, r2, r4
 80008a4:	4667      	mov	r7, ip
 80008a6:	0004      	movs	r4, r0
 80008a8:	4093      	lsls	r3, r2
 80008aa:	4094      	lsls	r4, r2
 80008ac:	40fe      	lsrs	r6, r7
 80008ae:	1e5a      	subs	r2, r3, #1
 80008b0:	4193      	sbcs	r3, r2
 80008b2:	40f8      	lsrs	r0, r7
 80008b4:	4334      	orrs	r4, r6
 80008b6:	431c      	orrs	r4, r3
 80008b8:	4480      	add	r8, r0
 80008ba:	1864      	adds	r4, r4, r1
 80008bc:	428c      	cmp	r4, r1
 80008be:	41bf      	sbcs	r7, r7
 80008c0:	427f      	negs	r7, r7
 80008c2:	464e      	mov	r6, r9
 80008c4:	4447      	add	r7, r8
 80008c6:	e7a6      	b.n	8000816 <__aeabi_dadd+0x27e>
 80008c8:	4642      	mov	r2, r8
 80008ca:	430a      	orrs	r2, r1
 80008cc:	0011      	movs	r1, r2
 80008ce:	1e4a      	subs	r2, r1, #1
 80008d0:	4191      	sbcs	r1, r2
 80008d2:	e6ad      	b.n	8000630 <__aeabi_dadd+0x98>
 80008d4:	4c0c      	ldr	r4, [pc, #48]	; (8000908 <__aeabi_dadd+0x370>)
 80008d6:	1c72      	adds	r2, r6, #1
 80008d8:	4222      	tst	r2, r4
 80008da:	d000      	beq.n	80008de <__aeabi_dadd+0x346>
 80008dc:	e0a1      	b.n	8000a22 <__aeabi_dadd+0x48a>
 80008de:	0002      	movs	r2, r0
 80008e0:	431a      	orrs	r2, r3
 80008e2:	2e00      	cmp	r6, #0
 80008e4:	d000      	beq.n	80008e8 <__aeabi_dadd+0x350>
 80008e6:	e0fa      	b.n	8000ade <__aeabi_dadd+0x546>
 80008e8:	2a00      	cmp	r2, #0
 80008ea:	d100      	bne.n	80008ee <__aeabi_dadd+0x356>
 80008ec:	e145      	b.n	8000b7a <__aeabi_dadd+0x5e2>
 80008ee:	003a      	movs	r2, r7
 80008f0:	430a      	orrs	r2, r1
 80008f2:	d000      	beq.n	80008f6 <__aeabi_dadd+0x35e>
 80008f4:	e146      	b.n	8000b84 <__aeabi_dadd+0x5ec>
 80008f6:	0742      	lsls	r2, r0, #29
 80008f8:	08db      	lsrs	r3, r3, #3
 80008fa:	4313      	orrs	r3, r2
 80008fc:	08c0      	lsrs	r0, r0, #3
 80008fe:	e77b      	b.n	80007f8 <__aeabi_dadd+0x260>
 8000900:	000007ff 	.word	0x000007ff
 8000904:	ff7fffff 	.word	0xff7fffff
 8000908:	000007fe 	.word	0x000007fe
 800090c:	4647      	mov	r7, r8
 800090e:	1a5c      	subs	r4, r3, r1
 8000910:	1bc2      	subs	r2, r0, r7
 8000912:	42a3      	cmp	r3, r4
 8000914:	41bf      	sbcs	r7, r7
 8000916:	427f      	negs	r7, r7
 8000918:	46b9      	mov	r9, r7
 800091a:	0017      	movs	r7, r2
 800091c:	464a      	mov	r2, r9
 800091e:	1abf      	subs	r7, r7, r2
 8000920:	023a      	lsls	r2, r7, #8
 8000922:	d500      	bpl.n	8000926 <__aeabi_dadd+0x38e>
 8000924:	e08d      	b.n	8000a42 <__aeabi_dadd+0x4aa>
 8000926:	0023      	movs	r3, r4
 8000928:	433b      	orrs	r3, r7
 800092a:	d000      	beq.n	800092e <__aeabi_dadd+0x396>
 800092c:	e68a      	b.n	8000644 <__aeabi_dadd+0xac>
 800092e:	2000      	movs	r0, #0
 8000930:	2500      	movs	r5, #0
 8000932:	e761      	b.n	80007f8 <__aeabi_dadd+0x260>
 8000934:	4cb4      	ldr	r4, [pc, #720]	; (8000c08 <__aeabi_dadd+0x670>)
 8000936:	45a1      	cmp	r9, r4
 8000938:	d100      	bne.n	800093c <__aeabi_dadd+0x3a4>
 800093a:	e0ad      	b.n	8000a98 <__aeabi_dadd+0x500>
 800093c:	2480      	movs	r4, #128	; 0x80
 800093e:	0424      	lsls	r4, r4, #16
 8000940:	4320      	orrs	r0, r4
 8000942:	4664      	mov	r4, ip
 8000944:	2c38      	cmp	r4, #56	; 0x38
 8000946:	dc3d      	bgt.n	80009c4 <__aeabi_dadd+0x42c>
 8000948:	4662      	mov	r2, ip
 800094a:	2c1f      	cmp	r4, #31
 800094c:	dd00      	ble.n	8000950 <__aeabi_dadd+0x3b8>
 800094e:	e0b7      	b.n	8000ac0 <__aeabi_dadd+0x528>
 8000950:	2520      	movs	r5, #32
 8000952:	001e      	movs	r6, r3
 8000954:	1b2d      	subs	r5, r5, r4
 8000956:	0004      	movs	r4, r0
 8000958:	40ab      	lsls	r3, r5
 800095a:	40ac      	lsls	r4, r5
 800095c:	40d6      	lsrs	r6, r2
 800095e:	40d0      	lsrs	r0, r2
 8000960:	4642      	mov	r2, r8
 8000962:	1e5d      	subs	r5, r3, #1
 8000964:	41ab      	sbcs	r3, r5
 8000966:	4334      	orrs	r4, r6
 8000968:	1a12      	subs	r2, r2, r0
 800096a:	4690      	mov	r8, r2
 800096c:	4323      	orrs	r3, r4
 800096e:	e02c      	b.n	80009ca <__aeabi_dadd+0x432>
 8000970:	0742      	lsls	r2, r0, #29
 8000972:	08db      	lsrs	r3, r3, #3
 8000974:	4313      	orrs	r3, r2
 8000976:	08c0      	lsrs	r0, r0, #3
 8000978:	e73b      	b.n	80007f2 <__aeabi_dadd+0x25a>
 800097a:	185c      	adds	r4, r3, r1
 800097c:	429c      	cmp	r4, r3
 800097e:	419b      	sbcs	r3, r3
 8000980:	4440      	add	r0, r8
 8000982:	425b      	negs	r3, r3
 8000984:	18c7      	adds	r7, r0, r3
 8000986:	2601      	movs	r6, #1
 8000988:	023b      	lsls	r3, r7, #8
 800098a:	d400      	bmi.n	800098e <__aeabi_dadd+0x3f6>
 800098c:	e729      	b.n	80007e2 <__aeabi_dadd+0x24a>
 800098e:	2602      	movs	r6, #2
 8000990:	4a9e      	ldr	r2, [pc, #632]	; (8000c0c <__aeabi_dadd+0x674>)
 8000992:	0863      	lsrs	r3, r4, #1
 8000994:	4017      	ands	r7, r2
 8000996:	2201      	movs	r2, #1
 8000998:	4014      	ands	r4, r2
 800099a:	431c      	orrs	r4, r3
 800099c:	07fb      	lsls	r3, r7, #31
 800099e:	431c      	orrs	r4, r3
 80009a0:	087f      	lsrs	r7, r7, #1
 80009a2:	e673      	b.n	800068c <__aeabi_dadd+0xf4>
 80009a4:	4644      	mov	r4, r8
 80009a6:	3a20      	subs	r2, #32
 80009a8:	40d4      	lsrs	r4, r2
 80009aa:	4662      	mov	r2, ip
 80009ac:	2a20      	cmp	r2, #32
 80009ae:	d005      	beq.n	80009bc <__aeabi_dadd+0x424>
 80009b0:	4667      	mov	r7, ip
 80009b2:	2240      	movs	r2, #64	; 0x40
 80009b4:	1bd2      	subs	r2, r2, r7
 80009b6:	4647      	mov	r7, r8
 80009b8:	4097      	lsls	r7, r2
 80009ba:	4339      	orrs	r1, r7
 80009bc:	1e4a      	subs	r2, r1, #1
 80009be:	4191      	sbcs	r1, r2
 80009c0:	4321      	orrs	r1, r4
 80009c2:	e635      	b.n	8000630 <__aeabi_dadd+0x98>
 80009c4:	4303      	orrs	r3, r0
 80009c6:	1e58      	subs	r0, r3, #1
 80009c8:	4183      	sbcs	r3, r0
 80009ca:	1acc      	subs	r4, r1, r3
 80009cc:	42a1      	cmp	r1, r4
 80009ce:	41bf      	sbcs	r7, r7
 80009d0:	4643      	mov	r3, r8
 80009d2:	427f      	negs	r7, r7
 80009d4:	4655      	mov	r5, sl
 80009d6:	464e      	mov	r6, r9
 80009d8:	1bdf      	subs	r7, r3, r7
 80009da:	e62e      	b.n	800063a <__aeabi_dadd+0xa2>
 80009dc:	0002      	movs	r2, r0
 80009de:	431a      	orrs	r2, r3
 80009e0:	d100      	bne.n	80009e4 <__aeabi_dadd+0x44c>
 80009e2:	e0bd      	b.n	8000b60 <__aeabi_dadd+0x5c8>
 80009e4:	4662      	mov	r2, ip
 80009e6:	4664      	mov	r4, ip
 80009e8:	3a01      	subs	r2, #1
 80009ea:	2c01      	cmp	r4, #1
 80009ec:	d100      	bne.n	80009f0 <__aeabi_dadd+0x458>
 80009ee:	e0e5      	b.n	8000bbc <__aeabi_dadd+0x624>
 80009f0:	4c85      	ldr	r4, [pc, #532]	; (8000c08 <__aeabi_dadd+0x670>)
 80009f2:	45a4      	cmp	ip, r4
 80009f4:	d058      	beq.n	8000aa8 <__aeabi_dadd+0x510>
 80009f6:	4694      	mov	ip, r2
 80009f8:	e749      	b.n	800088e <__aeabi_dadd+0x2f6>
 80009fa:	4664      	mov	r4, ip
 80009fc:	2220      	movs	r2, #32
 80009fe:	1b12      	subs	r2, r2, r4
 8000a00:	4644      	mov	r4, r8
 8000a02:	4094      	lsls	r4, r2
 8000a04:	000f      	movs	r7, r1
 8000a06:	46a1      	mov	r9, r4
 8000a08:	4664      	mov	r4, ip
 8000a0a:	4091      	lsls	r1, r2
 8000a0c:	40e7      	lsrs	r7, r4
 8000a0e:	464c      	mov	r4, r9
 8000a10:	1e4a      	subs	r2, r1, #1
 8000a12:	4191      	sbcs	r1, r2
 8000a14:	433c      	orrs	r4, r7
 8000a16:	4642      	mov	r2, r8
 8000a18:	430c      	orrs	r4, r1
 8000a1a:	4661      	mov	r1, ip
 8000a1c:	40ca      	lsrs	r2, r1
 8000a1e:	1880      	adds	r0, r0, r2
 8000a20:	e6f4      	b.n	800080c <__aeabi_dadd+0x274>
 8000a22:	4c79      	ldr	r4, [pc, #484]	; (8000c08 <__aeabi_dadd+0x670>)
 8000a24:	42a2      	cmp	r2, r4
 8000a26:	d100      	bne.n	8000a2a <__aeabi_dadd+0x492>
 8000a28:	e6fd      	b.n	8000826 <__aeabi_dadd+0x28e>
 8000a2a:	1859      	adds	r1, r3, r1
 8000a2c:	4299      	cmp	r1, r3
 8000a2e:	419b      	sbcs	r3, r3
 8000a30:	4440      	add	r0, r8
 8000a32:	425f      	negs	r7, r3
 8000a34:	19c7      	adds	r7, r0, r7
 8000a36:	07fc      	lsls	r4, r7, #31
 8000a38:	0849      	lsrs	r1, r1, #1
 8000a3a:	0016      	movs	r6, r2
 8000a3c:	430c      	orrs	r4, r1
 8000a3e:	087f      	lsrs	r7, r7, #1
 8000a40:	e6cf      	b.n	80007e2 <__aeabi_dadd+0x24a>
 8000a42:	1acc      	subs	r4, r1, r3
 8000a44:	42a1      	cmp	r1, r4
 8000a46:	41bf      	sbcs	r7, r7
 8000a48:	4643      	mov	r3, r8
 8000a4a:	427f      	negs	r7, r7
 8000a4c:	1a18      	subs	r0, r3, r0
 8000a4e:	4655      	mov	r5, sl
 8000a50:	1bc7      	subs	r7, r0, r7
 8000a52:	e5f7      	b.n	8000644 <__aeabi_dadd+0xac>
 8000a54:	08c9      	lsrs	r1, r1, #3
 8000a56:	077b      	lsls	r3, r7, #29
 8000a58:	4655      	mov	r5, sl
 8000a5a:	430b      	orrs	r3, r1
 8000a5c:	08f8      	lsrs	r0, r7, #3
 8000a5e:	e6c8      	b.n	80007f2 <__aeabi_dadd+0x25a>
 8000a60:	2c00      	cmp	r4, #0
 8000a62:	d000      	beq.n	8000a66 <__aeabi_dadd+0x4ce>
 8000a64:	e081      	b.n	8000b6a <__aeabi_dadd+0x5d2>
 8000a66:	4643      	mov	r3, r8
 8000a68:	430b      	orrs	r3, r1
 8000a6a:	d115      	bne.n	8000a98 <__aeabi_dadd+0x500>
 8000a6c:	2080      	movs	r0, #128	; 0x80
 8000a6e:	2500      	movs	r5, #0
 8000a70:	0300      	lsls	r0, r0, #12
 8000a72:	e6e3      	b.n	800083c <__aeabi_dadd+0x2a4>
 8000a74:	1a5c      	subs	r4, r3, r1
 8000a76:	42a3      	cmp	r3, r4
 8000a78:	419b      	sbcs	r3, r3
 8000a7a:	1bc7      	subs	r7, r0, r7
 8000a7c:	425b      	negs	r3, r3
 8000a7e:	2601      	movs	r6, #1
 8000a80:	1aff      	subs	r7, r7, r3
 8000a82:	e5da      	b.n	800063a <__aeabi_dadd+0xa2>
 8000a84:	0742      	lsls	r2, r0, #29
 8000a86:	08db      	lsrs	r3, r3, #3
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	08c0      	lsrs	r0, r0, #3
 8000a8c:	e6d2      	b.n	8000834 <__aeabi_dadd+0x29c>
 8000a8e:	0742      	lsls	r2, r0, #29
 8000a90:	08db      	lsrs	r3, r3, #3
 8000a92:	4313      	orrs	r3, r2
 8000a94:	08c0      	lsrs	r0, r0, #3
 8000a96:	e6ac      	b.n	80007f2 <__aeabi_dadd+0x25a>
 8000a98:	4643      	mov	r3, r8
 8000a9a:	4642      	mov	r2, r8
 8000a9c:	08c9      	lsrs	r1, r1, #3
 8000a9e:	075b      	lsls	r3, r3, #29
 8000aa0:	4655      	mov	r5, sl
 8000aa2:	430b      	orrs	r3, r1
 8000aa4:	08d0      	lsrs	r0, r2, #3
 8000aa6:	e6c5      	b.n	8000834 <__aeabi_dadd+0x29c>
 8000aa8:	4643      	mov	r3, r8
 8000aaa:	4642      	mov	r2, r8
 8000aac:	075b      	lsls	r3, r3, #29
 8000aae:	08c9      	lsrs	r1, r1, #3
 8000ab0:	430b      	orrs	r3, r1
 8000ab2:	08d0      	lsrs	r0, r2, #3
 8000ab4:	e6be      	b.n	8000834 <__aeabi_dadd+0x29c>
 8000ab6:	4303      	orrs	r3, r0
 8000ab8:	001c      	movs	r4, r3
 8000aba:	1e63      	subs	r3, r4, #1
 8000abc:	419c      	sbcs	r4, r3
 8000abe:	e6fc      	b.n	80008ba <__aeabi_dadd+0x322>
 8000ac0:	0002      	movs	r2, r0
 8000ac2:	3c20      	subs	r4, #32
 8000ac4:	40e2      	lsrs	r2, r4
 8000ac6:	0014      	movs	r4, r2
 8000ac8:	4662      	mov	r2, ip
 8000aca:	2a20      	cmp	r2, #32
 8000acc:	d003      	beq.n	8000ad6 <__aeabi_dadd+0x53e>
 8000ace:	2540      	movs	r5, #64	; 0x40
 8000ad0:	1aad      	subs	r5, r5, r2
 8000ad2:	40a8      	lsls	r0, r5
 8000ad4:	4303      	orrs	r3, r0
 8000ad6:	1e58      	subs	r0, r3, #1
 8000ad8:	4183      	sbcs	r3, r0
 8000ada:	4323      	orrs	r3, r4
 8000adc:	e775      	b.n	80009ca <__aeabi_dadd+0x432>
 8000ade:	2a00      	cmp	r2, #0
 8000ae0:	d0e2      	beq.n	8000aa8 <__aeabi_dadd+0x510>
 8000ae2:	003a      	movs	r2, r7
 8000ae4:	430a      	orrs	r2, r1
 8000ae6:	d0cd      	beq.n	8000a84 <__aeabi_dadd+0x4ec>
 8000ae8:	0742      	lsls	r2, r0, #29
 8000aea:	08db      	lsrs	r3, r3, #3
 8000aec:	4313      	orrs	r3, r2
 8000aee:	2280      	movs	r2, #128	; 0x80
 8000af0:	08c0      	lsrs	r0, r0, #3
 8000af2:	0312      	lsls	r2, r2, #12
 8000af4:	4210      	tst	r0, r2
 8000af6:	d006      	beq.n	8000b06 <__aeabi_dadd+0x56e>
 8000af8:	08fc      	lsrs	r4, r7, #3
 8000afa:	4214      	tst	r4, r2
 8000afc:	d103      	bne.n	8000b06 <__aeabi_dadd+0x56e>
 8000afe:	0020      	movs	r0, r4
 8000b00:	08cb      	lsrs	r3, r1, #3
 8000b02:	077a      	lsls	r2, r7, #29
 8000b04:	4313      	orrs	r3, r2
 8000b06:	0f5a      	lsrs	r2, r3, #29
 8000b08:	00db      	lsls	r3, r3, #3
 8000b0a:	0752      	lsls	r2, r2, #29
 8000b0c:	08db      	lsrs	r3, r3, #3
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	e690      	b.n	8000834 <__aeabi_dadd+0x29c>
 8000b12:	4643      	mov	r3, r8
 8000b14:	430b      	orrs	r3, r1
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dadd+0x582>
 8000b18:	e709      	b.n	800092e <__aeabi_dadd+0x396>
 8000b1a:	4643      	mov	r3, r8
 8000b1c:	4642      	mov	r2, r8
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	075b      	lsls	r3, r3, #29
 8000b22:	4655      	mov	r5, sl
 8000b24:	430b      	orrs	r3, r1
 8000b26:	08d0      	lsrs	r0, r2, #3
 8000b28:	e666      	b.n	80007f8 <__aeabi_dadd+0x260>
 8000b2a:	1acc      	subs	r4, r1, r3
 8000b2c:	42a1      	cmp	r1, r4
 8000b2e:	4189      	sbcs	r1, r1
 8000b30:	1a3f      	subs	r7, r7, r0
 8000b32:	4249      	negs	r1, r1
 8000b34:	4655      	mov	r5, sl
 8000b36:	2601      	movs	r6, #1
 8000b38:	1a7f      	subs	r7, r7, r1
 8000b3a:	e57e      	b.n	800063a <__aeabi_dadd+0xa2>
 8000b3c:	4642      	mov	r2, r8
 8000b3e:	1a5c      	subs	r4, r3, r1
 8000b40:	1a87      	subs	r7, r0, r2
 8000b42:	42a3      	cmp	r3, r4
 8000b44:	4192      	sbcs	r2, r2
 8000b46:	4252      	negs	r2, r2
 8000b48:	1abf      	subs	r7, r7, r2
 8000b4a:	023a      	lsls	r2, r7, #8
 8000b4c:	d53d      	bpl.n	8000bca <__aeabi_dadd+0x632>
 8000b4e:	1acc      	subs	r4, r1, r3
 8000b50:	42a1      	cmp	r1, r4
 8000b52:	4189      	sbcs	r1, r1
 8000b54:	4643      	mov	r3, r8
 8000b56:	4249      	negs	r1, r1
 8000b58:	1a1f      	subs	r7, r3, r0
 8000b5a:	4655      	mov	r5, sl
 8000b5c:	1a7f      	subs	r7, r7, r1
 8000b5e:	e595      	b.n	800068c <__aeabi_dadd+0xf4>
 8000b60:	077b      	lsls	r3, r7, #29
 8000b62:	08c9      	lsrs	r1, r1, #3
 8000b64:	430b      	orrs	r3, r1
 8000b66:	08f8      	lsrs	r0, r7, #3
 8000b68:	e643      	b.n	80007f2 <__aeabi_dadd+0x25a>
 8000b6a:	4644      	mov	r4, r8
 8000b6c:	08db      	lsrs	r3, r3, #3
 8000b6e:	430c      	orrs	r4, r1
 8000b70:	d130      	bne.n	8000bd4 <__aeabi_dadd+0x63c>
 8000b72:	0742      	lsls	r2, r0, #29
 8000b74:	4313      	orrs	r3, r2
 8000b76:	08c0      	lsrs	r0, r0, #3
 8000b78:	e65c      	b.n	8000834 <__aeabi_dadd+0x29c>
 8000b7a:	077b      	lsls	r3, r7, #29
 8000b7c:	08c9      	lsrs	r1, r1, #3
 8000b7e:	430b      	orrs	r3, r1
 8000b80:	08f8      	lsrs	r0, r7, #3
 8000b82:	e639      	b.n	80007f8 <__aeabi_dadd+0x260>
 8000b84:	185c      	adds	r4, r3, r1
 8000b86:	429c      	cmp	r4, r3
 8000b88:	419b      	sbcs	r3, r3
 8000b8a:	4440      	add	r0, r8
 8000b8c:	425b      	negs	r3, r3
 8000b8e:	18c7      	adds	r7, r0, r3
 8000b90:	023b      	lsls	r3, r7, #8
 8000b92:	d400      	bmi.n	8000b96 <__aeabi_dadd+0x5fe>
 8000b94:	e625      	b.n	80007e2 <__aeabi_dadd+0x24a>
 8000b96:	4b1d      	ldr	r3, [pc, #116]	; (8000c0c <__aeabi_dadd+0x674>)
 8000b98:	2601      	movs	r6, #1
 8000b9a:	401f      	ands	r7, r3
 8000b9c:	e621      	b.n	80007e2 <__aeabi_dadd+0x24a>
 8000b9e:	0004      	movs	r4, r0
 8000ba0:	3a20      	subs	r2, #32
 8000ba2:	40d4      	lsrs	r4, r2
 8000ba4:	4662      	mov	r2, ip
 8000ba6:	2a20      	cmp	r2, #32
 8000ba8:	d004      	beq.n	8000bb4 <__aeabi_dadd+0x61c>
 8000baa:	2240      	movs	r2, #64	; 0x40
 8000bac:	4666      	mov	r6, ip
 8000bae:	1b92      	subs	r2, r2, r6
 8000bb0:	4090      	lsls	r0, r2
 8000bb2:	4303      	orrs	r3, r0
 8000bb4:	1e5a      	subs	r2, r3, #1
 8000bb6:	4193      	sbcs	r3, r2
 8000bb8:	431c      	orrs	r4, r3
 8000bba:	e67e      	b.n	80008ba <__aeabi_dadd+0x322>
 8000bbc:	185c      	adds	r4, r3, r1
 8000bbe:	428c      	cmp	r4, r1
 8000bc0:	4189      	sbcs	r1, r1
 8000bc2:	4440      	add	r0, r8
 8000bc4:	4249      	negs	r1, r1
 8000bc6:	1847      	adds	r7, r0, r1
 8000bc8:	e6dd      	b.n	8000986 <__aeabi_dadd+0x3ee>
 8000bca:	0023      	movs	r3, r4
 8000bcc:	433b      	orrs	r3, r7
 8000bce:	d100      	bne.n	8000bd2 <__aeabi_dadd+0x63a>
 8000bd0:	e6ad      	b.n	800092e <__aeabi_dadd+0x396>
 8000bd2:	e606      	b.n	80007e2 <__aeabi_dadd+0x24a>
 8000bd4:	0744      	lsls	r4, r0, #29
 8000bd6:	4323      	orrs	r3, r4
 8000bd8:	2480      	movs	r4, #128	; 0x80
 8000bda:	08c0      	lsrs	r0, r0, #3
 8000bdc:	0324      	lsls	r4, r4, #12
 8000bde:	4220      	tst	r0, r4
 8000be0:	d008      	beq.n	8000bf4 <__aeabi_dadd+0x65c>
 8000be2:	4642      	mov	r2, r8
 8000be4:	08d6      	lsrs	r6, r2, #3
 8000be6:	4226      	tst	r6, r4
 8000be8:	d104      	bne.n	8000bf4 <__aeabi_dadd+0x65c>
 8000bea:	4655      	mov	r5, sl
 8000bec:	0030      	movs	r0, r6
 8000bee:	08cb      	lsrs	r3, r1, #3
 8000bf0:	0751      	lsls	r1, r2, #29
 8000bf2:	430b      	orrs	r3, r1
 8000bf4:	0f5a      	lsrs	r2, r3, #29
 8000bf6:	00db      	lsls	r3, r3, #3
 8000bf8:	08db      	lsrs	r3, r3, #3
 8000bfa:	0752      	lsls	r2, r2, #29
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	e619      	b.n	8000834 <__aeabi_dadd+0x29c>
 8000c00:	2300      	movs	r3, #0
 8000c02:	4a01      	ldr	r2, [pc, #4]	; (8000c08 <__aeabi_dadd+0x670>)
 8000c04:	001f      	movs	r7, r3
 8000c06:	e55e      	b.n	80006c6 <__aeabi_dadd+0x12e>
 8000c08:	000007ff 	.word	0x000007ff
 8000c0c:	ff7fffff 	.word	0xff7fffff

08000c10 <__aeabi_ddiv>:
 8000c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c12:	4657      	mov	r7, sl
 8000c14:	464e      	mov	r6, r9
 8000c16:	4645      	mov	r5, r8
 8000c18:	46de      	mov	lr, fp
 8000c1a:	b5e0      	push	{r5, r6, r7, lr}
 8000c1c:	4681      	mov	r9, r0
 8000c1e:	0005      	movs	r5, r0
 8000c20:	030c      	lsls	r4, r1, #12
 8000c22:	0048      	lsls	r0, r1, #1
 8000c24:	4692      	mov	sl, r2
 8000c26:	001f      	movs	r7, r3
 8000c28:	b085      	sub	sp, #20
 8000c2a:	0b24      	lsrs	r4, r4, #12
 8000c2c:	0d40      	lsrs	r0, r0, #21
 8000c2e:	0fce      	lsrs	r6, r1, #31
 8000c30:	2800      	cmp	r0, #0
 8000c32:	d100      	bne.n	8000c36 <__aeabi_ddiv+0x26>
 8000c34:	e156      	b.n	8000ee4 <__aeabi_ddiv+0x2d4>
 8000c36:	4bd4      	ldr	r3, [pc, #848]	; (8000f88 <__aeabi_ddiv+0x378>)
 8000c38:	4298      	cmp	r0, r3
 8000c3a:	d100      	bne.n	8000c3e <__aeabi_ddiv+0x2e>
 8000c3c:	e172      	b.n	8000f24 <__aeabi_ddiv+0x314>
 8000c3e:	0f6b      	lsrs	r3, r5, #29
 8000c40:	00e4      	lsls	r4, r4, #3
 8000c42:	431c      	orrs	r4, r3
 8000c44:	2380      	movs	r3, #128	; 0x80
 8000c46:	041b      	lsls	r3, r3, #16
 8000c48:	4323      	orrs	r3, r4
 8000c4a:	4698      	mov	r8, r3
 8000c4c:	4bcf      	ldr	r3, [pc, #828]	; (8000f8c <__aeabi_ddiv+0x37c>)
 8000c4e:	00ed      	lsls	r5, r5, #3
 8000c50:	469b      	mov	fp, r3
 8000c52:	2300      	movs	r3, #0
 8000c54:	4699      	mov	r9, r3
 8000c56:	4483      	add	fp, r0
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	033c      	lsls	r4, r7, #12
 8000c5c:	007b      	lsls	r3, r7, #1
 8000c5e:	4650      	mov	r0, sl
 8000c60:	0b24      	lsrs	r4, r4, #12
 8000c62:	0d5b      	lsrs	r3, r3, #21
 8000c64:	0fff      	lsrs	r7, r7, #31
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d100      	bne.n	8000c6c <__aeabi_ddiv+0x5c>
 8000c6a:	e11f      	b.n	8000eac <__aeabi_ddiv+0x29c>
 8000c6c:	4ac6      	ldr	r2, [pc, #792]	; (8000f88 <__aeabi_ddiv+0x378>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d100      	bne.n	8000c74 <__aeabi_ddiv+0x64>
 8000c72:	e162      	b.n	8000f3a <__aeabi_ddiv+0x32a>
 8000c74:	49c5      	ldr	r1, [pc, #788]	; (8000f8c <__aeabi_ddiv+0x37c>)
 8000c76:	0f42      	lsrs	r2, r0, #29
 8000c78:	468c      	mov	ip, r1
 8000c7a:	00e4      	lsls	r4, r4, #3
 8000c7c:	4659      	mov	r1, fp
 8000c7e:	4314      	orrs	r4, r2
 8000c80:	2280      	movs	r2, #128	; 0x80
 8000c82:	4463      	add	r3, ip
 8000c84:	0412      	lsls	r2, r2, #16
 8000c86:	1acb      	subs	r3, r1, r3
 8000c88:	4314      	orrs	r4, r2
 8000c8a:	469b      	mov	fp, r3
 8000c8c:	00c2      	lsls	r2, r0, #3
 8000c8e:	2000      	movs	r0, #0
 8000c90:	0033      	movs	r3, r6
 8000c92:	407b      	eors	r3, r7
 8000c94:	469a      	mov	sl, r3
 8000c96:	464b      	mov	r3, r9
 8000c98:	2b0f      	cmp	r3, #15
 8000c9a:	d827      	bhi.n	8000cec <__aeabi_ddiv+0xdc>
 8000c9c:	49bc      	ldr	r1, [pc, #752]	; (8000f90 <__aeabi_ddiv+0x380>)
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	58cb      	ldr	r3, [r1, r3]
 8000ca2:	469f      	mov	pc, r3
 8000ca4:	46b2      	mov	sl, r6
 8000ca6:	9b00      	ldr	r3, [sp, #0]
 8000ca8:	2b02      	cmp	r3, #2
 8000caa:	d016      	beq.n	8000cda <__aeabi_ddiv+0xca>
 8000cac:	2b03      	cmp	r3, #3
 8000cae:	d100      	bne.n	8000cb2 <__aeabi_ddiv+0xa2>
 8000cb0:	e28e      	b.n	80011d0 <__aeabi_ddiv+0x5c0>
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d000      	beq.n	8000cb8 <__aeabi_ddiv+0xa8>
 8000cb6:	e0d9      	b.n	8000e6c <__aeabi_ddiv+0x25c>
 8000cb8:	2300      	movs	r3, #0
 8000cba:	2400      	movs	r4, #0
 8000cbc:	2500      	movs	r5, #0
 8000cbe:	4652      	mov	r2, sl
 8000cc0:	051b      	lsls	r3, r3, #20
 8000cc2:	4323      	orrs	r3, r4
 8000cc4:	07d2      	lsls	r2, r2, #31
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	0028      	movs	r0, r5
 8000cca:	0019      	movs	r1, r3
 8000ccc:	b005      	add	sp, #20
 8000cce:	bcf0      	pop	{r4, r5, r6, r7}
 8000cd0:	46bb      	mov	fp, r7
 8000cd2:	46b2      	mov	sl, r6
 8000cd4:	46a9      	mov	r9, r5
 8000cd6:	46a0      	mov	r8, r4
 8000cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cda:	2400      	movs	r4, #0
 8000cdc:	2500      	movs	r5, #0
 8000cde:	4baa      	ldr	r3, [pc, #680]	; (8000f88 <__aeabi_ddiv+0x378>)
 8000ce0:	e7ed      	b.n	8000cbe <__aeabi_ddiv+0xae>
 8000ce2:	46ba      	mov	sl, r7
 8000ce4:	46a0      	mov	r8, r4
 8000ce6:	0015      	movs	r5, r2
 8000ce8:	9000      	str	r0, [sp, #0]
 8000cea:	e7dc      	b.n	8000ca6 <__aeabi_ddiv+0x96>
 8000cec:	4544      	cmp	r4, r8
 8000cee:	d200      	bcs.n	8000cf2 <__aeabi_ddiv+0xe2>
 8000cf0:	e1c7      	b.n	8001082 <__aeabi_ddiv+0x472>
 8000cf2:	d100      	bne.n	8000cf6 <__aeabi_ddiv+0xe6>
 8000cf4:	e1c2      	b.n	800107c <__aeabi_ddiv+0x46c>
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	425b      	negs	r3, r3
 8000cfa:	469c      	mov	ip, r3
 8000cfc:	002e      	movs	r6, r5
 8000cfe:	4640      	mov	r0, r8
 8000d00:	2500      	movs	r5, #0
 8000d02:	44e3      	add	fp, ip
 8000d04:	0223      	lsls	r3, r4, #8
 8000d06:	0e14      	lsrs	r4, r2, #24
 8000d08:	431c      	orrs	r4, r3
 8000d0a:	0c1b      	lsrs	r3, r3, #16
 8000d0c:	4699      	mov	r9, r3
 8000d0e:	0423      	lsls	r3, r4, #16
 8000d10:	0c1f      	lsrs	r7, r3, #16
 8000d12:	0212      	lsls	r2, r2, #8
 8000d14:	4649      	mov	r1, r9
 8000d16:	9200      	str	r2, [sp, #0]
 8000d18:	9701      	str	r7, [sp, #4]
 8000d1a:	f7ff fa79 	bl	8000210 <__aeabi_uidivmod>
 8000d1e:	0002      	movs	r2, r0
 8000d20:	437a      	muls	r2, r7
 8000d22:	040b      	lsls	r3, r1, #16
 8000d24:	0c31      	lsrs	r1, r6, #16
 8000d26:	4680      	mov	r8, r0
 8000d28:	4319      	orrs	r1, r3
 8000d2a:	428a      	cmp	r2, r1
 8000d2c:	d907      	bls.n	8000d3e <__aeabi_ddiv+0x12e>
 8000d2e:	2301      	movs	r3, #1
 8000d30:	425b      	negs	r3, r3
 8000d32:	469c      	mov	ip, r3
 8000d34:	1909      	adds	r1, r1, r4
 8000d36:	44e0      	add	r8, ip
 8000d38:	428c      	cmp	r4, r1
 8000d3a:	d800      	bhi.n	8000d3e <__aeabi_ddiv+0x12e>
 8000d3c:	e207      	b.n	800114e <__aeabi_ddiv+0x53e>
 8000d3e:	1a88      	subs	r0, r1, r2
 8000d40:	4649      	mov	r1, r9
 8000d42:	f7ff fa65 	bl	8000210 <__aeabi_uidivmod>
 8000d46:	0409      	lsls	r1, r1, #16
 8000d48:	468c      	mov	ip, r1
 8000d4a:	0431      	lsls	r1, r6, #16
 8000d4c:	4666      	mov	r6, ip
 8000d4e:	9a01      	ldr	r2, [sp, #4]
 8000d50:	0c09      	lsrs	r1, r1, #16
 8000d52:	4342      	muls	r2, r0
 8000d54:	0003      	movs	r3, r0
 8000d56:	4331      	orrs	r1, r6
 8000d58:	428a      	cmp	r2, r1
 8000d5a:	d904      	bls.n	8000d66 <__aeabi_ddiv+0x156>
 8000d5c:	1909      	adds	r1, r1, r4
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	428c      	cmp	r4, r1
 8000d62:	d800      	bhi.n	8000d66 <__aeabi_ddiv+0x156>
 8000d64:	e1ed      	b.n	8001142 <__aeabi_ddiv+0x532>
 8000d66:	1a88      	subs	r0, r1, r2
 8000d68:	4642      	mov	r2, r8
 8000d6a:	0412      	lsls	r2, r2, #16
 8000d6c:	431a      	orrs	r2, r3
 8000d6e:	4690      	mov	r8, r2
 8000d70:	4641      	mov	r1, r8
 8000d72:	9b00      	ldr	r3, [sp, #0]
 8000d74:	040e      	lsls	r6, r1, #16
 8000d76:	0c1b      	lsrs	r3, r3, #16
 8000d78:	001f      	movs	r7, r3
 8000d7a:	9302      	str	r3, [sp, #8]
 8000d7c:	9b00      	ldr	r3, [sp, #0]
 8000d7e:	0c36      	lsrs	r6, r6, #16
 8000d80:	041b      	lsls	r3, r3, #16
 8000d82:	0c19      	lsrs	r1, r3, #16
 8000d84:	000b      	movs	r3, r1
 8000d86:	4373      	muls	r3, r6
 8000d88:	0c12      	lsrs	r2, r2, #16
 8000d8a:	437e      	muls	r6, r7
 8000d8c:	9103      	str	r1, [sp, #12]
 8000d8e:	4351      	muls	r1, r2
 8000d90:	437a      	muls	r2, r7
 8000d92:	0c1f      	lsrs	r7, r3, #16
 8000d94:	46bc      	mov	ip, r7
 8000d96:	1876      	adds	r6, r6, r1
 8000d98:	4466      	add	r6, ip
 8000d9a:	42b1      	cmp	r1, r6
 8000d9c:	d903      	bls.n	8000da6 <__aeabi_ddiv+0x196>
 8000d9e:	2180      	movs	r1, #128	; 0x80
 8000da0:	0249      	lsls	r1, r1, #9
 8000da2:	468c      	mov	ip, r1
 8000da4:	4462      	add	r2, ip
 8000da6:	0c31      	lsrs	r1, r6, #16
 8000da8:	188a      	adds	r2, r1, r2
 8000daa:	0431      	lsls	r1, r6, #16
 8000dac:	041e      	lsls	r6, r3, #16
 8000dae:	0c36      	lsrs	r6, r6, #16
 8000db0:	198e      	adds	r6, r1, r6
 8000db2:	4290      	cmp	r0, r2
 8000db4:	d302      	bcc.n	8000dbc <__aeabi_ddiv+0x1ac>
 8000db6:	d112      	bne.n	8000dde <__aeabi_ddiv+0x1ce>
 8000db8:	42b5      	cmp	r5, r6
 8000dba:	d210      	bcs.n	8000dde <__aeabi_ddiv+0x1ce>
 8000dbc:	4643      	mov	r3, r8
 8000dbe:	1e59      	subs	r1, r3, #1
 8000dc0:	9b00      	ldr	r3, [sp, #0]
 8000dc2:	469c      	mov	ip, r3
 8000dc4:	4465      	add	r5, ip
 8000dc6:	001f      	movs	r7, r3
 8000dc8:	429d      	cmp	r5, r3
 8000dca:	419b      	sbcs	r3, r3
 8000dcc:	425b      	negs	r3, r3
 8000dce:	191b      	adds	r3, r3, r4
 8000dd0:	18c0      	adds	r0, r0, r3
 8000dd2:	4284      	cmp	r4, r0
 8000dd4:	d200      	bcs.n	8000dd8 <__aeabi_ddiv+0x1c8>
 8000dd6:	e1a0      	b.n	800111a <__aeabi_ddiv+0x50a>
 8000dd8:	d100      	bne.n	8000ddc <__aeabi_ddiv+0x1cc>
 8000dda:	e19b      	b.n	8001114 <__aeabi_ddiv+0x504>
 8000ddc:	4688      	mov	r8, r1
 8000dde:	1bae      	subs	r6, r5, r6
 8000de0:	42b5      	cmp	r5, r6
 8000de2:	41ad      	sbcs	r5, r5
 8000de4:	1a80      	subs	r0, r0, r2
 8000de6:	426d      	negs	r5, r5
 8000de8:	1b40      	subs	r0, r0, r5
 8000dea:	4284      	cmp	r4, r0
 8000dec:	d100      	bne.n	8000df0 <__aeabi_ddiv+0x1e0>
 8000dee:	e1d5      	b.n	800119c <__aeabi_ddiv+0x58c>
 8000df0:	4649      	mov	r1, r9
 8000df2:	f7ff fa0d 	bl	8000210 <__aeabi_uidivmod>
 8000df6:	9a01      	ldr	r2, [sp, #4]
 8000df8:	040b      	lsls	r3, r1, #16
 8000dfa:	4342      	muls	r2, r0
 8000dfc:	0c31      	lsrs	r1, r6, #16
 8000dfe:	0005      	movs	r5, r0
 8000e00:	4319      	orrs	r1, r3
 8000e02:	428a      	cmp	r2, r1
 8000e04:	d900      	bls.n	8000e08 <__aeabi_ddiv+0x1f8>
 8000e06:	e16c      	b.n	80010e2 <__aeabi_ddiv+0x4d2>
 8000e08:	1a88      	subs	r0, r1, r2
 8000e0a:	4649      	mov	r1, r9
 8000e0c:	f7ff fa00 	bl	8000210 <__aeabi_uidivmod>
 8000e10:	9a01      	ldr	r2, [sp, #4]
 8000e12:	0436      	lsls	r6, r6, #16
 8000e14:	4342      	muls	r2, r0
 8000e16:	0409      	lsls	r1, r1, #16
 8000e18:	0c36      	lsrs	r6, r6, #16
 8000e1a:	0003      	movs	r3, r0
 8000e1c:	430e      	orrs	r6, r1
 8000e1e:	42b2      	cmp	r2, r6
 8000e20:	d900      	bls.n	8000e24 <__aeabi_ddiv+0x214>
 8000e22:	e153      	b.n	80010cc <__aeabi_ddiv+0x4bc>
 8000e24:	9803      	ldr	r0, [sp, #12]
 8000e26:	1ab6      	subs	r6, r6, r2
 8000e28:	0002      	movs	r2, r0
 8000e2a:	042d      	lsls	r5, r5, #16
 8000e2c:	431d      	orrs	r5, r3
 8000e2e:	9f02      	ldr	r7, [sp, #8]
 8000e30:	042b      	lsls	r3, r5, #16
 8000e32:	0c1b      	lsrs	r3, r3, #16
 8000e34:	435a      	muls	r2, r3
 8000e36:	437b      	muls	r3, r7
 8000e38:	469c      	mov	ip, r3
 8000e3a:	0c29      	lsrs	r1, r5, #16
 8000e3c:	4348      	muls	r0, r1
 8000e3e:	0c13      	lsrs	r3, r2, #16
 8000e40:	4484      	add	ip, r0
 8000e42:	4463      	add	r3, ip
 8000e44:	4379      	muls	r1, r7
 8000e46:	4298      	cmp	r0, r3
 8000e48:	d903      	bls.n	8000e52 <__aeabi_ddiv+0x242>
 8000e4a:	2080      	movs	r0, #128	; 0x80
 8000e4c:	0240      	lsls	r0, r0, #9
 8000e4e:	4684      	mov	ip, r0
 8000e50:	4461      	add	r1, ip
 8000e52:	0c18      	lsrs	r0, r3, #16
 8000e54:	0412      	lsls	r2, r2, #16
 8000e56:	041b      	lsls	r3, r3, #16
 8000e58:	0c12      	lsrs	r2, r2, #16
 8000e5a:	1841      	adds	r1, r0, r1
 8000e5c:	189b      	adds	r3, r3, r2
 8000e5e:	428e      	cmp	r6, r1
 8000e60:	d200      	bcs.n	8000e64 <__aeabi_ddiv+0x254>
 8000e62:	e0ff      	b.n	8001064 <__aeabi_ddiv+0x454>
 8000e64:	d100      	bne.n	8000e68 <__aeabi_ddiv+0x258>
 8000e66:	e0fa      	b.n	800105e <__aeabi_ddiv+0x44e>
 8000e68:	2301      	movs	r3, #1
 8000e6a:	431d      	orrs	r5, r3
 8000e6c:	4a49      	ldr	r2, [pc, #292]	; (8000f94 <__aeabi_ddiv+0x384>)
 8000e6e:	445a      	add	r2, fp
 8000e70:	2a00      	cmp	r2, #0
 8000e72:	dc00      	bgt.n	8000e76 <__aeabi_ddiv+0x266>
 8000e74:	e0aa      	b.n	8000fcc <__aeabi_ddiv+0x3bc>
 8000e76:	076b      	lsls	r3, r5, #29
 8000e78:	d000      	beq.n	8000e7c <__aeabi_ddiv+0x26c>
 8000e7a:	e13d      	b.n	80010f8 <__aeabi_ddiv+0x4e8>
 8000e7c:	08ed      	lsrs	r5, r5, #3
 8000e7e:	4643      	mov	r3, r8
 8000e80:	01db      	lsls	r3, r3, #7
 8000e82:	d506      	bpl.n	8000e92 <__aeabi_ddiv+0x282>
 8000e84:	4642      	mov	r2, r8
 8000e86:	4b44      	ldr	r3, [pc, #272]	; (8000f98 <__aeabi_ddiv+0x388>)
 8000e88:	401a      	ands	r2, r3
 8000e8a:	4690      	mov	r8, r2
 8000e8c:	2280      	movs	r2, #128	; 0x80
 8000e8e:	00d2      	lsls	r2, r2, #3
 8000e90:	445a      	add	r2, fp
 8000e92:	4b42      	ldr	r3, [pc, #264]	; (8000f9c <__aeabi_ddiv+0x38c>)
 8000e94:	429a      	cmp	r2, r3
 8000e96:	dd00      	ble.n	8000e9a <__aeabi_ddiv+0x28a>
 8000e98:	e71f      	b.n	8000cda <__aeabi_ddiv+0xca>
 8000e9a:	4643      	mov	r3, r8
 8000e9c:	075b      	lsls	r3, r3, #29
 8000e9e:	431d      	orrs	r5, r3
 8000ea0:	4643      	mov	r3, r8
 8000ea2:	0552      	lsls	r2, r2, #21
 8000ea4:	025c      	lsls	r4, r3, #9
 8000ea6:	0b24      	lsrs	r4, r4, #12
 8000ea8:	0d53      	lsrs	r3, r2, #21
 8000eaa:	e708      	b.n	8000cbe <__aeabi_ddiv+0xae>
 8000eac:	4652      	mov	r2, sl
 8000eae:	4322      	orrs	r2, r4
 8000eb0:	d100      	bne.n	8000eb4 <__aeabi_ddiv+0x2a4>
 8000eb2:	e07b      	b.n	8000fac <__aeabi_ddiv+0x39c>
 8000eb4:	2c00      	cmp	r4, #0
 8000eb6:	d100      	bne.n	8000eba <__aeabi_ddiv+0x2aa>
 8000eb8:	e0fa      	b.n	80010b0 <__aeabi_ddiv+0x4a0>
 8000eba:	0020      	movs	r0, r4
 8000ebc:	f001 f934 	bl	8002128 <__clzsi2>
 8000ec0:	0002      	movs	r2, r0
 8000ec2:	3a0b      	subs	r2, #11
 8000ec4:	231d      	movs	r3, #29
 8000ec6:	0001      	movs	r1, r0
 8000ec8:	1a9b      	subs	r3, r3, r2
 8000eca:	4652      	mov	r2, sl
 8000ecc:	3908      	subs	r1, #8
 8000ece:	40da      	lsrs	r2, r3
 8000ed0:	408c      	lsls	r4, r1
 8000ed2:	4314      	orrs	r4, r2
 8000ed4:	4652      	mov	r2, sl
 8000ed6:	408a      	lsls	r2, r1
 8000ed8:	4b31      	ldr	r3, [pc, #196]	; (8000fa0 <__aeabi_ddiv+0x390>)
 8000eda:	4458      	add	r0, fp
 8000edc:	469b      	mov	fp, r3
 8000ede:	4483      	add	fp, r0
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	e6d5      	b.n	8000c90 <__aeabi_ddiv+0x80>
 8000ee4:	464b      	mov	r3, r9
 8000ee6:	4323      	orrs	r3, r4
 8000ee8:	4698      	mov	r8, r3
 8000eea:	d044      	beq.n	8000f76 <__aeabi_ddiv+0x366>
 8000eec:	2c00      	cmp	r4, #0
 8000eee:	d100      	bne.n	8000ef2 <__aeabi_ddiv+0x2e2>
 8000ef0:	e0ce      	b.n	8001090 <__aeabi_ddiv+0x480>
 8000ef2:	0020      	movs	r0, r4
 8000ef4:	f001 f918 	bl	8002128 <__clzsi2>
 8000ef8:	0001      	movs	r1, r0
 8000efa:	0002      	movs	r2, r0
 8000efc:	390b      	subs	r1, #11
 8000efe:	231d      	movs	r3, #29
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	4649      	mov	r1, r9
 8000f04:	0010      	movs	r0, r2
 8000f06:	40d9      	lsrs	r1, r3
 8000f08:	3808      	subs	r0, #8
 8000f0a:	4084      	lsls	r4, r0
 8000f0c:	000b      	movs	r3, r1
 8000f0e:	464d      	mov	r5, r9
 8000f10:	4323      	orrs	r3, r4
 8000f12:	4698      	mov	r8, r3
 8000f14:	4085      	lsls	r5, r0
 8000f16:	4823      	ldr	r0, [pc, #140]	; (8000fa4 <__aeabi_ddiv+0x394>)
 8000f18:	1a83      	subs	r3, r0, r2
 8000f1a:	469b      	mov	fp, r3
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	4699      	mov	r9, r3
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	e69a      	b.n	8000c5a <__aeabi_ddiv+0x4a>
 8000f24:	464b      	mov	r3, r9
 8000f26:	4323      	orrs	r3, r4
 8000f28:	4698      	mov	r8, r3
 8000f2a:	d11d      	bne.n	8000f68 <__aeabi_ddiv+0x358>
 8000f2c:	2308      	movs	r3, #8
 8000f2e:	4699      	mov	r9, r3
 8000f30:	3b06      	subs	r3, #6
 8000f32:	2500      	movs	r5, #0
 8000f34:	4683      	mov	fp, r0
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	e68f      	b.n	8000c5a <__aeabi_ddiv+0x4a>
 8000f3a:	4652      	mov	r2, sl
 8000f3c:	4322      	orrs	r2, r4
 8000f3e:	d109      	bne.n	8000f54 <__aeabi_ddiv+0x344>
 8000f40:	2302      	movs	r3, #2
 8000f42:	4649      	mov	r1, r9
 8000f44:	4319      	orrs	r1, r3
 8000f46:	4b18      	ldr	r3, [pc, #96]	; (8000fa8 <__aeabi_ddiv+0x398>)
 8000f48:	4689      	mov	r9, r1
 8000f4a:	469c      	mov	ip, r3
 8000f4c:	2400      	movs	r4, #0
 8000f4e:	2002      	movs	r0, #2
 8000f50:	44e3      	add	fp, ip
 8000f52:	e69d      	b.n	8000c90 <__aeabi_ddiv+0x80>
 8000f54:	2303      	movs	r3, #3
 8000f56:	464a      	mov	r2, r9
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <__aeabi_ddiv+0x398>)
 8000f5c:	4691      	mov	r9, r2
 8000f5e:	469c      	mov	ip, r3
 8000f60:	4652      	mov	r2, sl
 8000f62:	2003      	movs	r0, #3
 8000f64:	44e3      	add	fp, ip
 8000f66:	e693      	b.n	8000c90 <__aeabi_ddiv+0x80>
 8000f68:	230c      	movs	r3, #12
 8000f6a:	4699      	mov	r9, r3
 8000f6c:	3b09      	subs	r3, #9
 8000f6e:	46a0      	mov	r8, r4
 8000f70:	4683      	mov	fp, r0
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	e671      	b.n	8000c5a <__aeabi_ddiv+0x4a>
 8000f76:	2304      	movs	r3, #4
 8000f78:	4699      	mov	r9, r3
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	469b      	mov	fp, r3
 8000f7e:	3301      	adds	r3, #1
 8000f80:	2500      	movs	r5, #0
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	e669      	b.n	8000c5a <__aeabi_ddiv+0x4a>
 8000f86:	46c0      	nop			; (mov r8, r8)
 8000f88:	000007ff 	.word	0x000007ff
 8000f8c:	fffffc01 	.word	0xfffffc01
 8000f90:	08005aa8 	.word	0x08005aa8
 8000f94:	000003ff 	.word	0x000003ff
 8000f98:	feffffff 	.word	0xfeffffff
 8000f9c:	000007fe 	.word	0x000007fe
 8000fa0:	000003f3 	.word	0x000003f3
 8000fa4:	fffffc0d 	.word	0xfffffc0d
 8000fa8:	fffff801 	.word	0xfffff801
 8000fac:	4649      	mov	r1, r9
 8000fae:	2301      	movs	r3, #1
 8000fb0:	4319      	orrs	r1, r3
 8000fb2:	4689      	mov	r9, r1
 8000fb4:	2400      	movs	r4, #0
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	e66a      	b.n	8000c90 <__aeabi_ddiv+0x80>
 8000fba:	2300      	movs	r3, #0
 8000fbc:	2480      	movs	r4, #128	; 0x80
 8000fbe:	469a      	mov	sl, r3
 8000fc0:	2500      	movs	r5, #0
 8000fc2:	4b8a      	ldr	r3, [pc, #552]	; (80011ec <__aeabi_ddiv+0x5dc>)
 8000fc4:	0324      	lsls	r4, r4, #12
 8000fc6:	e67a      	b.n	8000cbe <__aeabi_ddiv+0xae>
 8000fc8:	2501      	movs	r5, #1
 8000fca:	426d      	negs	r5, r5
 8000fcc:	2301      	movs	r3, #1
 8000fce:	1a9b      	subs	r3, r3, r2
 8000fd0:	2b38      	cmp	r3, #56	; 0x38
 8000fd2:	dd00      	ble.n	8000fd6 <__aeabi_ddiv+0x3c6>
 8000fd4:	e670      	b.n	8000cb8 <__aeabi_ddiv+0xa8>
 8000fd6:	2b1f      	cmp	r3, #31
 8000fd8:	dc00      	bgt.n	8000fdc <__aeabi_ddiv+0x3cc>
 8000fda:	e0bf      	b.n	800115c <__aeabi_ddiv+0x54c>
 8000fdc:	211f      	movs	r1, #31
 8000fde:	4249      	negs	r1, r1
 8000fe0:	1a8a      	subs	r2, r1, r2
 8000fe2:	4641      	mov	r1, r8
 8000fe4:	40d1      	lsrs	r1, r2
 8000fe6:	000a      	movs	r2, r1
 8000fe8:	2b20      	cmp	r3, #32
 8000fea:	d004      	beq.n	8000ff6 <__aeabi_ddiv+0x3e6>
 8000fec:	4641      	mov	r1, r8
 8000fee:	4b80      	ldr	r3, [pc, #512]	; (80011f0 <__aeabi_ddiv+0x5e0>)
 8000ff0:	445b      	add	r3, fp
 8000ff2:	4099      	lsls	r1, r3
 8000ff4:	430d      	orrs	r5, r1
 8000ff6:	1e6b      	subs	r3, r5, #1
 8000ff8:	419d      	sbcs	r5, r3
 8000ffa:	2307      	movs	r3, #7
 8000ffc:	432a      	orrs	r2, r5
 8000ffe:	001d      	movs	r5, r3
 8001000:	2400      	movs	r4, #0
 8001002:	4015      	ands	r5, r2
 8001004:	4213      	tst	r3, r2
 8001006:	d100      	bne.n	800100a <__aeabi_ddiv+0x3fa>
 8001008:	e0d4      	b.n	80011b4 <__aeabi_ddiv+0x5a4>
 800100a:	210f      	movs	r1, #15
 800100c:	2300      	movs	r3, #0
 800100e:	4011      	ands	r1, r2
 8001010:	2904      	cmp	r1, #4
 8001012:	d100      	bne.n	8001016 <__aeabi_ddiv+0x406>
 8001014:	e0cb      	b.n	80011ae <__aeabi_ddiv+0x59e>
 8001016:	1d11      	adds	r1, r2, #4
 8001018:	4291      	cmp	r1, r2
 800101a:	4192      	sbcs	r2, r2
 800101c:	4252      	negs	r2, r2
 800101e:	189b      	adds	r3, r3, r2
 8001020:	000a      	movs	r2, r1
 8001022:	0219      	lsls	r1, r3, #8
 8001024:	d400      	bmi.n	8001028 <__aeabi_ddiv+0x418>
 8001026:	e0c2      	b.n	80011ae <__aeabi_ddiv+0x59e>
 8001028:	2301      	movs	r3, #1
 800102a:	2400      	movs	r4, #0
 800102c:	2500      	movs	r5, #0
 800102e:	e646      	b.n	8000cbe <__aeabi_ddiv+0xae>
 8001030:	2380      	movs	r3, #128	; 0x80
 8001032:	4641      	mov	r1, r8
 8001034:	031b      	lsls	r3, r3, #12
 8001036:	4219      	tst	r1, r3
 8001038:	d008      	beq.n	800104c <__aeabi_ddiv+0x43c>
 800103a:	421c      	tst	r4, r3
 800103c:	d106      	bne.n	800104c <__aeabi_ddiv+0x43c>
 800103e:	431c      	orrs	r4, r3
 8001040:	0324      	lsls	r4, r4, #12
 8001042:	46ba      	mov	sl, r7
 8001044:	0015      	movs	r5, r2
 8001046:	4b69      	ldr	r3, [pc, #420]	; (80011ec <__aeabi_ddiv+0x5dc>)
 8001048:	0b24      	lsrs	r4, r4, #12
 800104a:	e638      	b.n	8000cbe <__aeabi_ddiv+0xae>
 800104c:	2480      	movs	r4, #128	; 0x80
 800104e:	4643      	mov	r3, r8
 8001050:	0324      	lsls	r4, r4, #12
 8001052:	431c      	orrs	r4, r3
 8001054:	0324      	lsls	r4, r4, #12
 8001056:	46b2      	mov	sl, r6
 8001058:	4b64      	ldr	r3, [pc, #400]	; (80011ec <__aeabi_ddiv+0x5dc>)
 800105a:	0b24      	lsrs	r4, r4, #12
 800105c:	e62f      	b.n	8000cbe <__aeabi_ddiv+0xae>
 800105e:	2b00      	cmp	r3, #0
 8001060:	d100      	bne.n	8001064 <__aeabi_ddiv+0x454>
 8001062:	e703      	b.n	8000e6c <__aeabi_ddiv+0x25c>
 8001064:	19a6      	adds	r6, r4, r6
 8001066:	1e68      	subs	r0, r5, #1
 8001068:	42a6      	cmp	r6, r4
 800106a:	d200      	bcs.n	800106e <__aeabi_ddiv+0x45e>
 800106c:	e08d      	b.n	800118a <__aeabi_ddiv+0x57a>
 800106e:	428e      	cmp	r6, r1
 8001070:	d200      	bcs.n	8001074 <__aeabi_ddiv+0x464>
 8001072:	e0a3      	b.n	80011bc <__aeabi_ddiv+0x5ac>
 8001074:	d100      	bne.n	8001078 <__aeabi_ddiv+0x468>
 8001076:	e0b3      	b.n	80011e0 <__aeabi_ddiv+0x5d0>
 8001078:	0005      	movs	r5, r0
 800107a:	e6f5      	b.n	8000e68 <__aeabi_ddiv+0x258>
 800107c:	42aa      	cmp	r2, r5
 800107e:	d900      	bls.n	8001082 <__aeabi_ddiv+0x472>
 8001080:	e639      	b.n	8000cf6 <__aeabi_ddiv+0xe6>
 8001082:	4643      	mov	r3, r8
 8001084:	07de      	lsls	r6, r3, #31
 8001086:	0858      	lsrs	r0, r3, #1
 8001088:	086b      	lsrs	r3, r5, #1
 800108a:	431e      	orrs	r6, r3
 800108c:	07ed      	lsls	r5, r5, #31
 800108e:	e639      	b.n	8000d04 <__aeabi_ddiv+0xf4>
 8001090:	4648      	mov	r0, r9
 8001092:	f001 f849 	bl	8002128 <__clzsi2>
 8001096:	0001      	movs	r1, r0
 8001098:	0002      	movs	r2, r0
 800109a:	3115      	adds	r1, #21
 800109c:	3220      	adds	r2, #32
 800109e:	291c      	cmp	r1, #28
 80010a0:	dc00      	bgt.n	80010a4 <__aeabi_ddiv+0x494>
 80010a2:	e72c      	b.n	8000efe <__aeabi_ddiv+0x2ee>
 80010a4:	464b      	mov	r3, r9
 80010a6:	3808      	subs	r0, #8
 80010a8:	4083      	lsls	r3, r0
 80010aa:	2500      	movs	r5, #0
 80010ac:	4698      	mov	r8, r3
 80010ae:	e732      	b.n	8000f16 <__aeabi_ddiv+0x306>
 80010b0:	f001 f83a 	bl	8002128 <__clzsi2>
 80010b4:	0003      	movs	r3, r0
 80010b6:	001a      	movs	r2, r3
 80010b8:	3215      	adds	r2, #21
 80010ba:	3020      	adds	r0, #32
 80010bc:	2a1c      	cmp	r2, #28
 80010be:	dc00      	bgt.n	80010c2 <__aeabi_ddiv+0x4b2>
 80010c0:	e700      	b.n	8000ec4 <__aeabi_ddiv+0x2b4>
 80010c2:	4654      	mov	r4, sl
 80010c4:	3b08      	subs	r3, #8
 80010c6:	2200      	movs	r2, #0
 80010c8:	409c      	lsls	r4, r3
 80010ca:	e705      	b.n	8000ed8 <__aeabi_ddiv+0x2c8>
 80010cc:	1936      	adds	r6, r6, r4
 80010ce:	3b01      	subs	r3, #1
 80010d0:	42b4      	cmp	r4, r6
 80010d2:	d900      	bls.n	80010d6 <__aeabi_ddiv+0x4c6>
 80010d4:	e6a6      	b.n	8000e24 <__aeabi_ddiv+0x214>
 80010d6:	42b2      	cmp	r2, r6
 80010d8:	d800      	bhi.n	80010dc <__aeabi_ddiv+0x4cc>
 80010da:	e6a3      	b.n	8000e24 <__aeabi_ddiv+0x214>
 80010dc:	1e83      	subs	r3, r0, #2
 80010de:	1936      	adds	r6, r6, r4
 80010e0:	e6a0      	b.n	8000e24 <__aeabi_ddiv+0x214>
 80010e2:	1909      	adds	r1, r1, r4
 80010e4:	3d01      	subs	r5, #1
 80010e6:	428c      	cmp	r4, r1
 80010e8:	d900      	bls.n	80010ec <__aeabi_ddiv+0x4dc>
 80010ea:	e68d      	b.n	8000e08 <__aeabi_ddiv+0x1f8>
 80010ec:	428a      	cmp	r2, r1
 80010ee:	d800      	bhi.n	80010f2 <__aeabi_ddiv+0x4e2>
 80010f0:	e68a      	b.n	8000e08 <__aeabi_ddiv+0x1f8>
 80010f2:	1e85      	subs	r5, r0, #2
 80010f4:	1909      	adds	r1, r1, r4
 80010f6:	e687      	b.n	8000e08 <__aeabi_ddiv+0x1f8>
 80010f8:	230f      	movs	r3, #15
 80010fa:	402b      	ands	r3, r5
 80010fc:	2b04      	cmp	r3, #4
 80010fe:	d100      	bne.n	8001102 <__aeabi_ddiv+0x4f2>
 8001100:	e6bc      	b.n	8000e7c <__aeabi_ddiv+0x26c>
 8001102:	2305      	movs	r3, #5
 8001104:	425b      	negs	r3, r3
 8001106:	42ab      	cmp	r3, r5
 8001108:	419b      	sbcs	r3, r3
 800110a:	3504      	adds	r5, #4
 800110c:	425b      	negs	r3, r3
 800110e:	08ed      	lsrs	r5, r5, #3
 8001110:	4498      	add	r8, r3
 8001112:	e6b4      	b.n	8000e7e <__aeabi_ddiv+0x26e>
 8001114:	42af      	cmp	r7, r5
 8001116:	d900      	bls.n	800111a <__aeabi_ddiv+0x50a>
 8001118:	e660      	b.n	8000ddc <__aeabi_ddiv+0x1cc>
 800111a:	4282      	cmp	r2, r0
 800111c:	d804      	bhi.n	8001128 <__aeabi_ddiv+0x518>
 800111e:	d000      	beq.n	8001122 <__aeabi_ddiv+0x512>
 8001120:	e65c      	b.n	8000ddc <__aeabi_ddiv+0x1cc>
 8001122:	42ae      	cmp	r6, r5
 8001124:	d800      	bhi.n	8001128 <__aeabi_ddiv+0x518>
 8001126:	e659      	b.n	8000ddc <__aeabi_ddiv+0x1cc>
 8001128:	2302      	movs	r3, #2
 800112a:	425b      	negs	r3, r3
 800112c:	469c      	mov	ip, r3
 800112e:	9b00      	ldr	r3, [sp, #0]
 8001130:	44e0      	add	r8, ip
 8001132:	469c      	mov	ip, r3
 8001134:	4465      	add	r5, ip
 8001136:	429d      	cmp	r5, r3
 8001138:	419b      	sbcs	r3, r3
 800113a:	425b      	negs	r3, r3
 800113c:	191b      	adds	r3, r3, r4
 800113e:	18c0      	adds	r0, r0, r3
 8001140:	e64d      	b.n	8000dde <__aeabi_ddiv+0x1ce>
 8001142:	428a      	cmp	r2, r1
 8001144:	d800      	bhi.n	8001148 <__aeabi_ddiv+0x538>
 8001146:	e60e      	b.n	8000d66 <__aeabi_ddiv+0x156>
 8001148:	1e83      	subs	r3, r0, #2
 800114a:	1909      	adds	r1, r1, r4
 800114c:	e60b      	b.n	8000d66 <__aeabi_ddiv+0x156>
 800114e:	428a      	cmp	r2, r1
 8001150:	d800      	bhi.n	8001154 <__aeabi_ddiv+0x544>
 8001152:	e5f4      	b.n	8000d3e <__aeabi_ddiv+0x12e>
 8001154:	1e83      	subs	r3, r0, #2
 8001156:	4698      	mov	r8, r3
 8001158:	1909      	adds	r1, r1, r4
 800115a:	e5f0      	b.n	8000d3e <__aeabi_ddiv+0x12e>
 800115c:	4925      	ldr	r1, [pc, #148]	; (80011f4 <__aeabi_ddiv+0x5e4>)
 800115e:	0028      	movs	r0, r5
 8001160:	4459      	add	r1, fp
 8001162:	408d      	lsls	r5, r1
 8001164:	4642      	mov	r2, r8
 8001166:	408a      	lsls	r2, r1
 8001168:	1e69      	subs	r1, r5, #1
 800116a:	418d      	sbcs	r5, r1
 800116c:	4641      	mov	r1, r8
 800116e:	40d8      	lsrs	r0, r3
 8001170:	40d9      	lsrs	r1, r3
 8001172:	4302      	orrs	r2, r0
 8001174:	432a      	orrs	r2, r5
 8001176:	000b      	movs	r3, r1
 8001178:	0751      	lsls	r1, r2, #29
 800117a:	d100      	bne.n	800117e <__aeabi_ddiv+0x56e>
 800117c:	e751      	b.n	8001022 <__aeabi_ddiv+0x412>
 800117e:	210f      	movs	r1, #15
 8001180:	4011      	ands	r1, r2
 8001182:	2904      	cmp	r1, #4
 8001184:	d000      	beq.n	8001188 <__aeabi_ddiv+0x578>
 8001186:	e746      	b.n	8001016 <__aeabi_ddiv+0x406>
 8001188:	e74b      	b.n	8001022 <__aeabi_ddiv+0x412>
 800118a:	0005      	movs	r5, r0
 800118c:	428e      	cmp	r6, r1
 800118e:	d000      	beq.n	8001192 <__aeabi_ddiv+0x582>
 8001190:	e66a      	b.n	8000e68 <__aeabi_ddiv+0x258>
 8001192:	9a00      	ldr	r2, [sp, #0]
 8001194:	4293      	cmp	r3, r2
 8001196:	d000      	beq.n	800119a <__aeabi_ddiv+0x58a>
 8001198:	e666      	b.n	8000e68 <__aeabi_ddiv+0x258>
 800119a:	e667      	b.n	8000e6c <__aeabi_ddiv+0x25c>
 800119c:	4a16      	ldr	r2, [pc, #88]	; (80011f8 <__aeabi_ddiv+0x5e8>)
 800119e:	445a      	add	r2, fp
 80011a0:	2a00      	cmp	r2, #0
 80011a2:	dc00      	bgt.n	80011a6 <__aeabi_ddiv+0x596>
 80011a4:	e710      	b.n	8000fc8 <__aeabi_ddiv+0x3b8>
 80011a6:	2301      	movs	r3, #1
 80011a8:	2500      	movs	r5, #0
 80011aa:	4498      	add	r8, r3
 80011ac:	e667      	b.n	8000e7e <__aeabi_ddiv+0x26e>
 80011ae:	075d      	lsls	r5, r3, #29
 80011b0:	025b      	lsls	r3, r3, #9
 80011b2:	0b1c      	lsrs	r4, r3, #12
 80011b4:	08d2      	lsrs	r2, r2, #3
 80011b6:	2300      	movs	r3, #0
 80011b8:	4315      	orrs	r5, r2
 80011ba:	e580      	b.n	8000cbe <__aeabi_ddiv+0xae>
 80011bc:	9800      	ldr	r0, [sp, #0]
 80011be:	3d02      	subs	r5, #2
 80011c0:	0042      	lsls	r2, r0, #1
 80011c2:	4282      	cmp	r2, r0
 80011c4:	41bf      	sbcs	r7, r7
 80011c6:	427f      	negs	r7, r7
 80011c8:	193c      	adds	r4, r7, r4
 80011ca:	1936      	adds	r6, r6, r4
 80011cc:	9200      	str	r2, [sp, #0]
 80011ce:	e7dd      	b.n	800118c <__aeabi_ddiv+0x57c>
 80011d0:	2480      	movs	r4, #128	; 0x80
 80011d2:	4643      	mov	r3, r8
 80011d4:	0324      	lsls	r4, r4, #12
 80011d6:	431c      	orrs	r4, r3
 80011d8:	0324      	lsls	r4, r4, #12
 80011da:	4b04      	ldr	r3, [pc, #16]	; (80011ec <__aeabi_ddiv+0x5dc>)
 80011dc:	0b24      	lsrs	r4, r4, #12
 80011de:	e56e      	b.n	8000cbe <__aeabi_ddiv+0xae>
 80011e0:	9a00      	ldr	r2, [sp, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d3ea      	bcc.n	80011bc <__aeabi_ddiv+0x5ac>
 80011e6:	0005      	movs	r5, r0
 80011e8:	e7d3      	b.n	8001192 <__aeabi_ddiv+0x582>
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	000007ff 	.word	0x000007ff
 80011f0:	0000043e 	.word	0x0000043e
 80011f4:	0000041e 	.word	0x0000041e
 80011f8:	000003ff 	.word	0x000003ff

080011fc <__eqdf2>:
 80011fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011fe:	464e      	mov	r6, r9
 8001200:	4645      	mov	r5, r8
 8001202:	46de      	mov	lr, fp
 8001204:	4657      	mov	r7, sl
 8001206:	4690      	mov	r8, r2
 8001208:	b5e0      	push	{r5, r6, r7, lr}
 800120a:	0017      	movs	r7, r2
 800120c:	031a      	lsls	r2, r3, #12
 800120e:	0b12      	lsrs	r2, r2, #12
 8001210:	0005      	movs	r5, r0
 8001212:	4684      	mov	ip, r0
 8001214:	4819      	ldr	r0, [pc, #100]	; (800127c <__eqdf2+0x80>)
 8001216:	030e      	lsls	r6, r1, #12
 8001218:	004c      	lsls	r4, r1, #1
 800121a:	4691      	mov	r9, r2
 800121c:	005a      	lsls	r2, r3, #1
 800121e:	0fdb      	lsrs	r3, r3, #31
 8001220:	469b      	mov	fp, r3
 8001222:	0b36      	lsrs	r6, r6, #12
 8001224:	0d64      	lsrs	r4, r4, #21
 8001226:	0fc9      	lsrs	r1, r1, #31
 8001228:	0d52      	lsrs	r2, r2, #21
 800122a:	4284      	cmp	r4, r0
 800122c:	d019      	beq.n	8001262 <__eqdf2+0x66>
 800122e:	4282      	cmp	r2, r0
 8001230:	d010      	beq.n	8001254 <__eqdf2+0x58>
 8001232:	2001      	movs	r0, #1
 8001234:	4294      	cmp	r4, r2
 8001236:	d10e      	bne.n	8001256 <__eqdf2+0x5a>
 8001238:	454e      	cmp	r6, r9
 800123a:	d10c      	bne.n	8001256 <__eqdf2+0x5a>
 800123c:	2001      	movs	r0, #1
 800123e:	45c4      	cmp	ip, r8
 8001240:	d109      	bne.n	8001256 <__eqdf2+0x5a>
 8001242:	4559      	cmp	r1, fp
 8001244:	d017      	beq.n	8001276 <__eqdf2+0x7a>
 8001246:	2c00      	cmp	r4, #0
 8001248:	d105      	bne.n	8001256 <__eqdf2+0x5a>
 800124a:	0030      	movs	r0, r6
 800124c:	4328      	orrs	r0, r5
 800124e:	1e43      	subs	r3, r0, #1
 8001250:	4198      	sbcs	r0, r3
 8001252:	e000      	b.n	8001256 <__eqdf2+0x5a>
 8001254:	2001      	movs	r0, #1
 8001256:	bcf0      	pop	{r4, r5, r6, r7}
 8001258:	46bb      	mov	fp, r7
 800125a:	46b2      	mov	sl, r6
 800125c:	46a9      	mov	r9, r5
 800125e:	46a0      	mov	r8, r4
 8001260:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001262:	0033      	movs	r3, r6
 8001264:	2001      	movs	r0, #1
 8001266:	432b      	orrs	r3, r5
 8001268:	d1f5      	bne.n	8001256 <__eqdf2+0x5a>
 800126a:	42a2      	cmp	r2, r4
 800126c:	d1f3      	bne.n	8001256 <__eqdf2+0x5a>
 800126e:	464b      	mov	r3, r9
 8001270:	433b      	orrs	r3, r7
 8001272:	d1f0      	bne.n	8001256 <__eqdf2+0x5a>
 8001274:	e7e2      	b.n	800123c <__eqdf2+0x40>
 8001276:	2000      	movs	r0, #0
 8001278:	e7ed      	b.n	8001256 <__eqdf2+0x5a>
 800127a:	46c0      	nop			; (mov r8, r8)
 800127c:	000007ff 	.word	0x000007ff

08001280 <__gedf2>:
 8001280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001282:	4647      	mov	r7, r8
 8001284:	46ce      	mov	lr, r9
 8001286:	0004      	movs	r4, r0
 8001288:	0018      	movs	r0, r3
 800128a:	0016      	movs	r6, r2
 800128c:	031b      	lsls	r3, r3, #12
 800128e:	0b1b      	lsrs	r3, r3, #12
 8001290:	4d2d      	ldr	r5, [pc, #180]	; (8001348 <__gedf2+0xc8>)
 8001292:	004a      	lsls	r2, r1, #1
 8001294:	4699      	mov	r9, r3
 8001296:	b580      	push	{r7, lr}
 8001298:	0043      	lsls	r3, r0, #1
 800129a:	030f      	lsls	r7, r1, #12
 800129c:	46a4      	mov	ip, r4
 800129e:	46b0      	mov	r8, r6
 80012a0:	0b3f      	lsrs	r7, r7, #12
 80012a2:	0d52      	lsrs	r2, r2, #21
 80012a4:	0fc9      	lsrs	r1, r1, #31
 80012a6:	0d5b      	lsrs	r3, r3, #21
 80012a8:	0fc0      	lsrs	r0, r0, #31
 80012aa:	42aa      	cmp	r2, r5
 80012ac:	d021      	beq.n	80012f2 <__gedf2+0x72>
 80012ae:	42ab      	cmp	r3, r5
 80012b0:	d013      	beq.n	80012da <__gedf2+0x5a>
 80012b2:	2a00      	cmp	r2, #0
 80012b4:	d122      	bne.n	80012fc <__gedf2+0x7c>
 80012b6:	433c      	orrs	r4, r7
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d102      	bne.n	80012c2 <__gedf2+0x42>
 80012bc:	464d      	mov	r5, r9
 80012be:	432e      	orrs	r6, r5
 80012c0:	d022      	beq.n	8001308 <__gedf2+0x88>
 80012c2:	2c00      	cmp	r4, #0
 80012c4:	d010      	beq.n	80012e8 <__gedf2+0x68>
 80012c6:	4281      	cmp	r1, r0
 80012c8:	d022      	beq.n	8001310 <__gedf2+0x90>
 80012ca:	2002      	movs	r0, #2
 80012cc:	3901      	subs	r1, #1
 80012ce:	4008      	ands	r0, r1
 80012d0:	3801      	subs	r0, #1
 80012d2:	bcc0      	pop	{r6, r7}
 80012d4:	46b9      	mov	r9, r7
 80012d6:	46b0      	mov	r8, r6
 80012d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012da:	464d      	mov	r5, r9
 80012dc:	432e      	orrs	r6, r5
 80012de:	d129      	bne.n	8001334 <__gedf2+0xb4>
 80012e0:	2a00      	cmp	r2, #0
 80012e2:	d1f0      	bne.n	80012c6 <__gedf2+0x46>
 80012e4:	433c      	orrs	r4, r7
 80012e6:	d1ee      	bne.n	80012c6 <__gedf2+0x46>
 80012e8:	2800      	cmp	r0, #0
 80012ea:	d1f2      	bne.n	80012d2 <__gedf2+0x52>
 80012ec:	2001      	movs	r0, #1
 80012ee:	4240      	negs	r0, r0
 80012f0:	e7ef      	b.n	80012d2 <__gedf2+0x52>
 80012f2:	003d      	movs	r5, r7
 80012f4:	4325      	orrs	r5, r4
 80012f6:	d11d      	bne.n	8001334 <__gedf2+0xb4>
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d0ee      	beq.n	80012da <__gedf2+0x5a>
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1e2      	bne.n	80012c6 <__gedf2+0x46>
 8001300:	464c      	mov	r4, r9
 8001302:	4326      	orrs	r6, r4
 8001304:	d1df      	bne.n	80012c6 <__gedf2+0x46>
 8001306:	e7e0      	b.n	80012ca <__gedf2+0x4a>
 8001308:	2000      	movs	r0, #0
 800130a:	2c00      	cmp	r4, #0
 800130c:	d0e1      	beq.n	80012d2 <__gedf2+0x52>
 800130e:	e7dc      	b.n	80012ca <__gedf2+0x4a>
 8001310:	429a      	cmp	r2, r3
 8001312:	dc0a      	bgt.n	800132a <__gedf2+0xaa>
 8001314:	dbe8      	blt.n	80012e8 <__gedf2+0x68>
 8001316:	454f      	cmp	r7, r9
 8001318:	d8d7      	bhi.n	80012ca <__gedf2+0x4a>
 800131a:	d00e      	beq.n	800133a <__gedf2+0xba>
 800131c:	2000      	movs	r0, #0
 800131e:	454f      	cmp	r7, r9
 8001320:	d2d7      	bcs.n	80012d2 <__gedf2+0x52>
 8001322:	2900      	cmp	r1, #0
 8001324:	d0e2      	beq.n	80012ec <__gedf2+0x6c>
 8001326:	0008      	movs	r0, r1
 8001328:	e7d3      	b.n	80012d2 <__gedf2+0x52>
 800132a:	4243      	negs	r3, r0
 800132c:	4158      	adcs	r0, r3
 800132e:	0040      	lsls	r0, r0, #1
 8001330:	3801      	subs	r0, #1
 8001332:	e7ce      	b.n	80012d2 <__gedf2+0x52>
 8001334:	2002      	movs	r0, #2
 8001336:	4240      	negs	r0, r0
 8001338:	e7cb      	b.n	80012d2 <__gedf2+0x52>
 800133a:	45c4      	cmp	ip, r8
 800133c:	d8c5      	bhi.n	80012ca <__gedf2+0x4a>
 800133e:	2000      	movs	r0, #0
 8001340:	45c4      	cmp	ip, r8
 8001342:	d2c6      	bcs.n	80012d2 <__gedf2+0x52>
 8001344:	e7ed      	b.n	8001322 <__gedf2+0xa2>
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	000007ff 	.word	0x000007ff

0800134c <__ledf2>:
 800134c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800134e:	4647      	mov	r7, r8
 8001350:	46ce      	mov	lr, r9
 8001352:	0004      	movs	r4, r0
 8001354:	0018      	movs	r0, r3
 8001356:	0016      	movs	r6, r2
 8001358:	031b      	lsls	r3, r3, #12
 800135a:	0b1b      	lsrs	r3, r3, #12
 800135c:	4d2c      	ldr	r5, [pc, #176]	; (8001410 <__ledf2+0xc4>)
 800135e:	004a      	lsls	r2, r1, #1
 8001360:	4699      	mov	r9, r3
 8001362:	b580      	push	{r7, lr}
 8001364:	0043      	lsls	r3, r0, #1
 8001366:	030f      	lsls	r7, r1, #12
 8001368:	46a4      	mov	ip, r4
 800136a:	46b0      	mov	r8, r6
 800136c:	0b3f      	lsrs	r7, r7, #12
 800136e:	0d52      	lsrs	r2, r2, #21
 8001370:	0fc9      	lsrs	r1, r1, #31
 8001372:	0d5b      	lsrs	r3, r3, #21
 8001374:	0fc0      	lsrs	r0, r0, #31
 8001376:	42aa      	cmp	r2, r5
 8001378:	d00d      	beq.n	8001396 <__ledf2+0x4a>
 800137a:	42ab      	cmp	r3, r5
 800137c:	d010      	beq.n	80013a0 <__ledf2+0x54>
 800137e:	2a00      	cmp	r2, #0
 8001380:	d127      	bne.n	80013d2 <__ledf2+0x86>
 8001382:	433c      	orrs	r4, r7
 8001384:	2b00      	cmp	r3, #0
 8001386:	d111      	bne.n	80013ac <__ledf2+0x60>
 8001388:	464d      	mov	r5, r9
 800138a:	432e      	orrs	r6, r5
 800138c:	d10e      	bne.n	80013ac <__ledf2+0x60>
 800138e:	2000      	movs	r0, #0
 8001390:	2c00      	cmp	r4, #0
 8001392:	d015      	beq.n	80013c0 <__ledf2+0x74>
 8001394:	e00e      	b.n	80013b4 <__ledf2+0x68>
 8001396:	003d      	movs	r5, r7
 8001398:	4325      	orrs	r5, r4
 800139a:	d110      	bne.n	80013be <__ledf2+0x72>
 800139c:	4293      	cmp	r3, r2
 800139e:	d118      	bne.n	80013d2 <__ledf2+0x86>
 80013a0:	464d      	mov	r5, r9
 80013a2:	432e      	orrs	r6, r5
 80013a4:	d10b      	bne.n	80013be <__ledf2+0x72>
 80013a6:	2a00      	cmp	r2, #0
 80013a8:	d102      	bne.n	80013b0 <__ledf2+0x64>
 80013aa:	433c      	orrs	r4, r7
 80013ac:	2c00      	cmp	r4, #0
 80013ae:	d00b      	beq.n	80013c8 <__ledf2+0x7c>
 80013b0:	4281      	cmp	r1, r0
 80013b2:	d014      	beq.n	80013de <__ledf2+0x92>
 80013b4:	2002      	movs	r0, #2
 80013b6:	3901      	subs	r1, #1
 80013b8:	4008      	ands	r0, r1
 80013ba:	3801      	subs	r0, #1
 80013bc:	e000      	b.n	80013c0 <__ledf2+0x74>
 80013be:	2002      	movs	r0, #2
 80013c0:	bcc0      	pop	{r6, r7}
 80013c2:	46b9      	mov	r9, r7
 80013c4:	46b0      	mov	r8, r6
 80013c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c8:	2800      	cmp	r0, #0
 80013ca:	d1f9      	bne.n	80013c0 <__ledf2+0x74>
 80013cc:	2001      	movs	r0, #1
 80013ce:	4240      	negs	r0, r0
 80013d0:	e7f6      	b.n	80013c0 <__ledf2+0x74>
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d1ec      	bne.n	80013b0 <__ledf2+0x64>
 80013d6:	464c      	mov	r4, r9
 80013d8:	4326      	orrs	r6, r4
 80013da:	d1e9      	bne.n	80013b0 <__ledf2+0x64>
 80013dc:	e7ea      	b.n	80013b4 <__ledf2+0x68>
 80013de:	429a      	cmp	r2, r3
 80013e0:	dd04      	ble.n	80013ec <__ledf2+0xa0>
 80013e2:	4243      	negs	r3, r0
 80013e4:	4158      	adcs	r0, r3
 80013e6:	0040      	lsls	r0, r0, #1
 80013e8:	3801      	subs	r0, #1
 80013ea:	e7e9      	b.n	80013c0 <__ledf2+0x74>
 80013ec:	429a      	cmp	r2, r3
 80013ee:	dbeb      	blt.n	80013c8 <__ledf2+0x7c>
 80013f0:	454f      	cmp	r7, r9
 80013f2:	d8df      	bhi.n	80013b4 <__ledf2+0x68>
 80013f4:	d006      	beq.n	8001404 <__ledf2+0xb8>
 80013f6:	2000      	movs	r0, #0
 80013f8:	454f      	cmp	r7, r9
 80013fa:	d2e1      	bcs.n	80013c0 <__ledf2+0x74>
 80013fc:	2900      	cmp	r1, #0
 80013fe:	d0e5      	beq.n	80013cc <__ledf2+0x80>
 8001400:	0008      	movs	r0, r1
 8001402:	e7dd      	b.n	80013c0 <__ledf2+0x74>
 8001404:	45c4      	cmp	ip, r8
 8001406:	d8d5      	bhi.n	80013b4 <__ledf2+0x68>
 8001408:	2000      	movs	r0, #0
 800140a:	45c4      	cmp	ip, r8
 800140c:	d2d8      	bcs.n	80013c0 <__ledf2+0x74>
 800140e:	e7f5      	b.n	80013fc <__ledf2+0xb0>
 8001410:	000007ff 	.word	0x000007ff

08001414 <__aeabi_dmul>:
 8001414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001416:	4657      	mov	r7, sl
 8001418:	464e      	mov	r6, r9
 800141a:	4645      	mov	r5, r8
 800141c:	46de      	mov	lr, fp
 800141e:	b5e0      	push	{r5, r6, r7, lr}
 8001420:	4698      	mov	r8, r3
 8001422:	030c      	lsls	r4, r1, #12
 8001424:	004b      	lsls	r3, r1, #1
 8001426:	0006      	movs	r6, r0
 8001428:	4692      	mov	sl, r2
 800142a:	b087      	sub	sp, #28
 800142c:	0b24      	lsrs	r4, r4, #12
 800142e:	0d5b      	lsrs	r3, r3, #21
 8001430:	0fcf      	lsrs	r7, r1, #31
 8001432:	2b00      	cmp	r3, #0
 8001434:	d100      	bne.n	8001438 <__aeabi_dmul+0x24>
 8001436:	e15c      	b.n	80016f2 <__aeabi_dmul+0x2de>
 8001438:	4ad9      	ldr	r2, [pc, #868]	; (80017a0 <__aeabi_dmul+0x38c>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d100      	bne.n	8001440 <__aeabi_dmul+0x2c>
 800143e:	e175      	b.n	800172c <__aeabi_dmul+0x318>
 8001440:	0f42      	lsrs	r2, r0, #29
 8001442:	00e4      	lsls	r4, r4, #3
 8001444:	4314      	orrs	r4, r2
 8001446:	2280      	movs	r2, #128	; 0x80
 8001448:	0412      	lsls	r2, r2, #16
 800144a:	4314      	orrs	r4, r2
 800144c:	4ad5      	ldr	r2, [pc, #852]	; (80017a4 <__aeabi_dmul+0x390>)
 800144e:	00c5      	lsls	r5, r0, #3
 8001450:	4694      	mov	ip, r2
 8001452:	4463      	add	r3, ip
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	2300      	movs	r3, #0
 8001458:	4699      	mov	r9, r3
 800145a:	469b      	mov	fp, r3
 800145c:	4643      	mov	r3, r8
 800145e:	4642      	mov	r2, r8
 8001460:	031e      	lsls	r6, r3, #12
 8001462:	0fd2      	lsrs	r2, r2, #31
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	4650      	mov	r0, sl
 8001468:	4690      	mov	r8, r2
 800146a:	0b36      	lsrs	r6, r6, #12
 800146c:	0d5b      	lsrs	r3, r3, #21
 800146e:	d100      	bne.n	8001472 <__aeabi_dmul+0x5e>
 8001470:	e120      	b.n	80016b4 <__aeabi_dmul+0x2a0>
 8001472:	4acb      	ldr	r2, [pc, #812]	; (80017a0 <__aeabi_dmul+0x38c>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d100      	bne.n	800147a <__aeabi_dmul+0x66>
 8001478:	e162      	b.n	8001740 <__aeabi_dmul+0x32c>
 800147a:	49ca      	ldr	r1, [pc, #808]	; (80017a4 <__aeabi_dmul+0x390>)
 800147c:	0f42      	lsrs	r2, r0, #29
 800147e:	468c      	mov	ip, r1
 8001480:	9900      	ldr	r1, [sp, #0]
 8001482:	4463      	add	r3, ip
 8001484:	00f6      	lsls	r6, r6, #3
 8001486:	468c      	mov	ip, r1
 8001488:	4316      	orrs	r6, r2
 800148a:	2280      	movs	r2, #128	; 0x80
 800148c:	449c      	add	ip, r3
 800148e:	0412      	lsls	r2, r2, #16
 8001490:	4663      	mov	r3, ip
 8001492:	4316      	orrs	r6, r2
 8001494:	00c2      	lsls	r2, r0, #3
 8001496:	2000      	movs	r0, #0
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	9900      	ldr	r1, [sp, #0]
 800149c:	4643      	mov	r3, r8
 800149e:	3101      	adds	r1, #1
 80014a0:	468c      	mov	ip, r1
 80014a2:	4649      	mov	r1, r9
 80014a4:	407b      	eors	r3, r7
 80014a6:	9301      	str	r3, [sp, #4]
 80014a8:	290f      	cmp	r1, #15
 80014aa:	d826      	bhi.n	80014fa <__aeabi_dmul+0xe6>
 80014ac:	4bbe      	ldr	r3, [pc, #760]	; (80017a8 <__aeabi_dmul+0x394>)
 80014ae:	0089      	lsls	r1, r1, #2
 80014b0:	5859      	ldr	r1, [r3, r1]
 80014b2:	468f      	mov	pc, r1
 80014b4:	4643      	mov	r3, r8
 80014b6:	9301      	str	r3, [sp, #4]
 80014b8:	0034      	movs	r4, r6
 80014ba:	0015      	movs	r5, r2
 80014bc:	4683      	mov	fp, r0
 80014be:	465b      	mov	r3, fp
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d016      	beq.n	80014f2 <__aeabi_dmul+0xde>
 80014c4:	2b03      	cmp	r3, #3
 80014c6:	d100      	bne.n	80014ca <__aeabi_dmul+0xb6>
 80014c8:	e203      	b.n	80018d2 <__aeabi_dmul+0x4be>
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d000      	beq.n	80014d0 <__aeabi_dmul+0xbc>
 80014ce:	e0cd      	b.n	800166c <__aeabi_dmul+0x258>
 80014d0:	2200      	movs	r2, #0
 80014d2:	2400      	movs	r4, #0
 80014d4:	2500      	movs	r5, #0
 80014d6:	9b01      	ldr	r3, [sp, #4]
 80014d8:	0512      	lsls	r2, r2, #20
 80014da:	4322      	orrs	r2, r4
 80014dc:	07db      	lsls	r3, r3, #31
 80014de:	431a      	orrs	r2, r3
 80014e0:	0028      	movs	r0, r5
 80014e2:	0011      	movs	r1, r2
 80014e4:	b007      	add	sp, #28
 80014e6:	bcf0      	pop	{r4, r5, r6, r7}
 80014e8:	46bb      	mov	fp, r7
 80014ea:	46b2      	mov	sl, r6
 80014ec:	46a9      	mov	r9, r5
 80014ee:	46a0      	mov	r8, r4
 80014f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014f2:	2400      	movs	r4, #0
 80014f4:	2500      	movs	r5, #0
 80014f6:	4aaa      	ldr	r2, [pc, #680]	; (80017a0 <__aeabi_dmul+0x38c>)
 80014f8:	e7ed      	b.n	80014d6 <__aeabi_dmul+0xc2>
 80014fa:	0c28      	lsrs	r0, r5, #16
 80014fc:	042d      	lsls	r5, r5, #16
 80014fe:	0c2d      	lsrs	r5, r5, #16
 8001500:	002b      	movs	r3, r5
 8001502:	0c11      	lsrs	r1, r2, #16
 8001504:	0412      	lsls	r2, r2, #16
 8001506:	0c12      	lsrs	r2, r2, #16
 8001508:	4353      	muls	r3, r2
 800150a:	4698      	mov	r8, r3
 800150c:	0013      	movs	r3, r2
 800150e:	002f      	movs	r7, r5
 8001510:	4343      	muls	r3, r0
 8001512:	4699      	mov	r9, r3
 8001514:	434f      	muls	r7, r1
 8001516:	444f      	add	r7, r9
 8001518:	46bb      	mov	fp, r7
 800151a:	4647      	mov	r7, r8
 800151c:	000b      	movs	r3, r1
 800151e:	0c3f      	lsrs	r7, r7, #16
 8001520:	46ba      	mov	sl, r7
 8001522:	4343      	muls	r3, r0
 8001524:	44da      	add	sl, fp
 8001526:	9302      	str	r3, [sp, #8]
 8001528:	45d1      	cmp	r9, sl
 800152a:	d904      	bls.n	8001536 <__aeabi_dmul+0x122>
 800152c:	2780      	movs	r7, #128	; 0x80
 800152e:	027f      	lsls	r7, r7, #9
 8001530:	46b9      	mov	r9, r7
 8001532:	444b      	add	r3, r9
 8001534:	9302      	str	r3, [sp, #8]
 8001536:	4653      	mov	r3, sl
 8001538:	0c1b      	lsrs	r3, r3, #16
 800153a:	469b      	mov	fp, r3
 800153c:	4653      	mov	r3, sl
 800153e:	041f      	lsls	r7, r3, #16
 8001540:	4643      	mov	r3, r8
 8001542:	041b      	lsls	r3, r3, #16
 8001544:	0c1b      	lsrs	r3, r3, #16
 8001546:	4698      	mov	r8, r3
 8001548:	003b      	movs	r3, r7
 800154a:	4443      	add	r3, r8
 800154c:	9304      	str	r3, [sp, #16]
 800154e:	0c33      	lsrs	r3, r6, #16
 8001550:	0436      	lsls	r6, r6, #16
 8001552:	0c36      	lsrs	r6, r6, #16
 8001554:	4698      	mov	r8, r3
 8001556:	0033      	movs	r3, r6
 8001558:	4343      	muls	r3, r0
 800155a:	4699      	mov	r9, r3
 800155c:	4643      	mov	r3, r8
 800155e:	4343      	muls	r3, r0
 8001560:	002f      	movs	r7, r5
 8001562:	469a      	mov	sl, r3
 8001564:	4643      	mov	r3, r8
 8001566:	4377      	muls	r7, r6
 8001568:	435d      	muls	r5, r3
 800156a:	0c38      	lsrs	r0, r7, #16
 800156c:	444d      	add	r5, r9
 800156e:	1945      	adds	r5, r0, r5
 8001570:	45a9      	cmp	r9, r5
 8001572:	d903      	bls.n	800157c <__aeabi_dmul+0x168>
 8001574:	2380      	movs	r3, #128	; 0x80
 8001576:	025b      	lsls	r3, r3, #9
 8001578:	4699      	mov	r9, r3
 800157a:	44ca      	add	sl, r9
 800157c:	043f      	lsls	r7, r7, #16
 800157e:	0c28      	lsrs	r0, r5, #16
 8001580:	0c3f      	lsrs	r7, r7, #16
 8001582:	042d      	lsls	r5, r5, #16
 8001584:	19ed      	adds	r5, r5, r7
 8001586:	0c27      	lsrs	r7, r4, #16
 8001588:	0424      	lsls	r4, r4, #16
 800158a:	0c24      	lsrs	r4, r4, #16
 800158c:	0003      	movs	r3, r0
 800158e:	0020      	movs	r0, r4
 8001590:	4350      	muls	r0, r2
 8001592:	437a      	muls	r2, r7
 8001594:	4691      	mov	r9, r2
 8001596:	003a      	movs	r2, r7
 8001598:	4453      	add	r3, sl
 800159a:	9305      	str	r3, [sp, #20]
 800159c:	0c03      	lsrs	r3, r0, #16
 800159e:	469a      	mov	sl, r3
 80015a0:	434a      	muls	r2, r1
 80015a2:	4361      	muls	r1, r4
 80015a4:	4449      	add	r1, r9
 80015a6:	4451      	add	r1, sl
 80015a8:	44ab      	add	fp, r5
 80015aa:	4589      	cmp	r9, r1
 80015ac:	d903      	bls.n	80015b6 <__aeabi_dmul+0x1a2>
 80015ae:	2380      	movs	r3, #128	; 0x80
 80015b0:	025b      	lsls	r3, r3, #9
 80015b2:	4699      	mov	r9, r3
 80015b4:	444a      	add	r2, r9
 80015b6:	0400      	lsls	r0, r0, #16
 80015b8:	0c0b      	lsrs	r3, r1, #16
 80015ba:	0c00      	lsrs	r0, r0, #16
 80015bc:	0409      	lsls	r1, r1, #16
 80015be:	1809      	adds	r1, r1, r0
 80015c0:	0020      	movs	r0, r4
 80015c2:	4699      	mov	r9, r3
 80015c4:	4643      	mov	r3, r8
 80015c6:	4370      	muls	r0, r6
 80015c8:	435c      	muls	r4, r3
 80015ca:	437e      	muls	r6, r7
 80015cc:	435f      	muls	r7, r3
 80015ce:	0c03      	lsrs	r3, r0, #16
 80015d0:	4698      	mov	r8, r3
 80015d2:	19a4      	adds	r4, r4, r6
 80015d4:	4444      	add	r4, r8
 80015d6:	444a      	add	r2, r9
 80015d8:	9703      	str	r7, [sp, #12]
 80015da:	42a6      	cmp	r6, r4
 80015dc:	d904      	bls.n	80015e8 <__aeabi_dmul+0x1d4>
 80015de:	2380      	movs	r3, #128	; 0x80
 80015e0:	025b      	lsls	r3, r3, #9
 80015e2:	4698      	mov	r8, r3
 80015e4:	4447      	add	r7, r8
 80015e6:	9703      	str	r7, [sp, #12]
 80015e8:	0423      	lsls	r3, r4, #16
 80015ea:	9e02      	ldr	r6, [sp, #8]
 80015ec:	469a      	mov	sl, r3
 80015ee:	9b05      	ldr	r3, [sp, #20]
 80015f0:	445e      	add	r6, fp
 80015f2:	4698      	mov	r8, r3
 80015f4:	42ae      	cmp	r6, r5
 80015f6:	41ad      	sbcs	r5, r5
 80015f8:	1876      	adds	r6, r6, r1
 80015fa:	428e      	cmp	r6, r1
 80015fc:	4189      	sbcs	r1, r1
 80015fe:	0400      	lsls	r0, r0, #16
 8001600:	0c00      	lsrs	r0, r0, #16
 8001602:	4450      	add	r0, sl
 8001604:	4440      	add	r0, r8
 8001606:	426d      	negs	r5, r5
 8001608:	1947      	adds	r7, r0, r5
 800160a:	46b8      	mov	r8, r7
 800160c:	4693      	mov	fp, r2
 800160e:	4249      	negs	r1, r1
 8001610:	4689      	mov	r9, r1
 8001612:	44c3      	add	fp, r8
 8001614:	44d9      	add	r9, fp
 8001616:	4298      	cmp	r0, r3
 8001618:	4180      	sbcs	r0, r0
 800161a:	45a8      	cmp	r8, r5
 800161c:	41ad      	sbcs	r5, r5
 800161e:	4593      	cmp	fp, r2
 8001620:	4192      	sbcs	r2, r2
 8001622:	4589      	cmp	r9, r1
 8001624:	4189      	sbcs	r1, r1
 8001626:	426d      	negs	r5, r5
 8001628:	4240      	negs	r0, r0
 800162a:	4328      	orrs	r0, r5
 800162c:	0c24      	lsrs	r4, r4, #16
 800162e:	4252      	negs	r2, r2
 8001630:	4249      	negs	r1, r1
 8001632:	430a      	orrs	r2, r1
 8001634:	9b03      	ldr	r3, [sp, #12]
 8001636:	1900      	adds	r0, r0, r4
 8001638:	1880      	adds	r0, r0, r2
 800163a:	18c7      	adds	r7, r0, r3
 800163c:	464b      	mov	r3, r9
 800163e:	0ddc      	lsrs	r4, r3, #23
 8001640:	9b04      	ldr	r3, [sp, #16]
 8001642:	0275      	lsls	r5, r6, #9
 8001644:	431d      	orrs	r5, r3
 8001646:	1e6a      	subs	r2, r5, #1
 8001648:	4195      	sbcs	r5, r2
 800164a:	464b      	mov	r3, r9
 800164c:	0df6      	lsrs	r6, r6, #23
 800164e:	027f      	lsls	r7, r7, #9
 8001650:	4335      	orrs	r5, r6
 8001652:	025a      	lsls	r2, r3, #9
 8001654:	433c      	orrs	r4, r7
 8001656:	4315      	orrs	r5, r2
 8001658:	01fb      	lsls	r3, r7, #7
 800165a:	d400      	bmi.n	800165e <__aeabi_dmul+0x24a>
 800165c:	e11c      	b.n	8001898 <__aeabi_dmul+0x484>
 800165e:	2101      	movs	r1, #1
 8001660:	086a      	lsrs	r2, r5, #1
 8001662:	400d      	ands	r5, r1
 8001664:	4315      	orrs	r5, r2
 8001666:	07e2      	lsls	r2, r4, #31
 8001668:	4315      	orrs	r5, r2
 800166a:	0864      	lsrs	r4, r4, #1
 800166c:	494f      	ldr	r1, [pc, #316]	; (80017ac <__aeabi_dmul+0x398>)
 800166e:	4461      	add	r1, ip
 8001670:	2900      	cmp	r1, #0
 8001672:	dc00      	bgt.n	8001676 <__aeabi_dmul+0x262>
 8001674:	e0b0      	b.n	80017d8 <__aeabi_dmul+0x3c4>
 8001676:	076b      	lsls	r3, r5, #29
 8001678:	d009      	beq.n	800168e <__aeabi_dmul+0x27a>
 800167a:	220f      	movs	r2, #15
 800167c:	402a      	ands	r2, r5
 800167e:	2a04      	cmp	r2, #4
 8001680:	d005      	beq.n	800168e <__aeabi_dmul+0x27a>
 8001682:	1d2a      	adds	r2, r5, #4
 8001684:	42aa      	cmp	r2, r5
 8001686:	41ad      	sbcs	r5, r5
 8001688:	426d      	negs	r5, r5
 800168a:	1964      	adds	r4, r4, r5
 800168c:	0015      	movs	r5, r2
 800168e:	01e3      	lsls	r3, r4, #7
 8001690:	d504      	bpl.n	800169c <__aeabi_dmul+0x288>
 8001692:	2180      	movs	r1, #128	; 0x80
 8001694:	4a46      	ldr	r2, [pc, #280]	; (80017b0 <__aeabi_dmul+0x39c>)
 8001696:	00c9      	lsls	r1, r1, #3
 8001698:	4014      	ands	r4, r2
 800169a:	4461      	add	r1, ip
 800169c:	4a45      	ldr	r2, [pc, #276]	; (80017b4 <__aeabi_dmul+0x3a0>)
 800169e:	4291      	cmp	r1, r2
 80016a0:	dd00      	ble.n	80016a4 <__aeabi_dmul+0x290>
 80016a2:	e726      	b.n	80014f2 <__aeabi_dmul+0xde>
 80016a4:	0762      	lsls	r2, r4, #29
 80016a6:	08ed      	lsrs	r5, r5, #3
 80016a8:	0264      	lsls	r4, r4, #9
 80016aa:	0549      	lsls	r1, r1, #21
 80016ac:	4315      	orrs	r5, r2
 80016ae:	0b24      	lsrs	r4, r4, #12
 80016b0:	0d4a      	lsrs	r2, r1, #21
 80016b2:	e710      	b.n	80014d6 <__aeabi_dmul+0xc2>
 80016b4:	4652      	mov	r2, sl
 80016b6:	4332      	orrs	r2, r6
 80016b8:	d100      	bne.n	80016bc <__aeabi_dmul+0x2a8>
 80016ba:	e07f      	b.n	80017bc <__aeabi_dmul+0x3a8>
 80016bc:	2e00      	cmp	r6, #0
 80016be:	d100      	bne.n	80016c2 <__aeabi_dmul+0x2ae>
 80016c0:	e0dc      	b.n	800187c <__aeabi_dmul+0x468>
 80016c2:	0030      	movs	r0, r6
 80016c4:	f000 fd30 	bl	8002128 <__clzsi2>
 80016c8:	0002      	movs	r2, r0
 80016ca:	3a0b      	subs	r2, #11
 80016cc:	231d      	movs	r3, #29
 80016ce:	0001      	movs	r1, r0
 80016d0:	1a9b      	subs	r3, r3, r2
 80016d2:	4652      	mov	r2, sl
 80016d4:	3908      	subs	r1, #8
 80016d6:	40da      	lsrs	r2, r3
 80016d8:	408e      	lsls	r6, r1
 80016da:	4316      	orrs	r6, r2
 80016dc:	4652      	mov	r2, sl
 80016de:	408a      	lsls	r2, r1
 80016e0:	9b00      	ldr	r3, [sp, #0]
 80016e2:	4935      	ldr	r1, [pc, #212]	; (80017b8 <__aeabi_dmul+0x3a4>)
 80016e4:	1a18      	subs	r0, r3, r0
 80016e6:	0003      	movs	r3, r0
 80016e8:	468c      	mov	ip, r1
 80016ea:	4463      	add	r3, ip
 80016ec:	2000      	movs	r0, #0
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	e6d3      	b.n	800149a <__aeabi_dmul+0x86>
 80016f2:	0025      	movs	r5, r4
 80016f4:	4305      	orrs	r5, r0
 80016f6:	d04a      	beq.n	800178e <__aeabi_dmul+0x37a>
 80016f8:	2c00      	cmp	r4, #0
 80016fa:	d100      	bne.n	80016fe <__aeabi_dmul+0x2ea>
 80016fc:	e0b0      	b.n	8001860 <__aeabi_dmul+0x44c>
 80016fe:	0020      	movs	r0, r4
 8001700:	f000 fd12 	bl	8002128 <__clzsi2>
 8001704:	0001      	movs	r1, r0
 8001706:	0002      	movs	r2, r0
 8001708:	390b      	subs	r1, #11
 800170a:	231d      	movs	r3, #29
 800170c:	0010      	movs	r0, r2
 800170e:	1a5b      	subs	r3, r3, r1
 8001710:	0031      	movs	r1, r6
 8001712:	0035      	movs	r5, r6
 8001714:	3808      	subs	r0, #8
 8001716:	4084      	lsls	r4, r0
 8001718:	40d9      	lsrs	r1, r3
 800171a:	4085      	lsls	r5, r0
 800171c:	430c      	orrs	r4, r1
 800171e:	4826      	ldr	r0, [pc, #152]	; (80017b8 <__aeabi_dmul+0x3a4>)
 8001720:	1a83      	subs	r3, r0, r2
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	2300      	movs	r3, #0
 8001726:	4699      	mov	r9, r3
 8001728:	469b      	mov	fp, r3
 800172a:	e697      	b.n	800145c <__aeabi_dmul+0x48>
 800172c:	0005      	movs	r5, r0
 800172e:	4325      	orrs	r5, r4
 8001730:	d126      	bne.n	8001780 <__aeabi_dmul+0x36c>
 8001732:	2208      	movs	r2, #8
 8001734:	9300      	str	r3, [sp, #0]
 8001736:	2302      	movs	r3, #2
 8001738:	2400      	movs	r4, #0
 800173a:	4691      	mov	r9, r2
 800173c:	469b      	mov	fp, r3
 800173e:	e68d      	b.n	800145c <__aeabi_dmul+0x48>
 8001740:	4652      	mov	r2, sl
 8001742:	9b00      	ldr	r3, [sp, #0]
 8001744:	4332      	orrs	r2, r6
 8001746:	d110      	bne.n	800176a <__aeabi_dmul+0x356>
 8001748:	4915      	ldr	r1, [pc, #84]	; (80017a0 <__aeabi_dmul+0x38c>)
 800174a:	2600      	movs	r6, #0
 800174c:	468c      	mov	ip, r1
 800174e:	4463      	add	r3, ip
 8001750:	4649      	mov	r1, r9
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	2302      	movs	r3, #2
 8001756:	4319      	orrs	r1, r3
 8001758:	4689      	mov	r9, r1
 800175a:	2002      	movs	r0, #2
 800175c:	e69d      	b.n	800149a <__aeabi_dmul+0x86>
 800175e:	465b      	mov	r3, fp
 8001760:	9701      	str	r7, [sp, #4]
 8001762:	2b02      	cmp	r3, #2
 8001764:	d000      	beq.n	8001768 <__aeabi_dmul+0x354>
 8001766:	e6ad      	b.n	80014c4 <__aeabi_dmul+0xb0>
 8001768:	e6c3      	b.n	80014f2 <__aeabi_dmul+0xde>
 800176a:	4a0d      	ldr	r2, [pc, #52]	; (80017a0 <__aeabi_dmul+0x38c>)
 800176c:	2003      	movs	r0, #3
 800176e:	4694      	mov	ip, r2
 8001770:	4463      	add	r3, ip
 8001772:	464a      	mov	r2, r9
 8001774:	9300      	str	r3, [sp, #0]
 8001776:	2303      	movs	r3, #3
 8001778:	431a      	orrs	r2, r3
 800177a:	4691      	mov	r9, r2
 800177c:	4652      	mov	r2, sl
 800177e:	e68c      	b.n	800149a <__aeabi_dmul+0x86>
 8001780:	220c      	movs	r2, #12
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	2303      	movs	r3, #3
 8001786:	0005      	movs	r5, r0
 8001788:	4691      	mov	r9, r2
 800178a:	469b      	mov	fp, r3
 800178c:	e666      	b.n	800145c <__aeabi_dmul+0x48>
 800178e:	2304      	movs	r3, #4
 8001790:	4699      	mov	r9, r3
 8001792:	2300      	movs	r3, #0
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	3301      	adds	r3, #1
 8001798:	2400      	movs	r4, #0
 800179a:	469b      	mov	fp, r3
 800179c:	e65e      	b.n	800145c <__aeabi_dmul+0x48>
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	000007ff 	.word	0x000007ff
 80017a4:	fffffc01 	.word	0xfffffc01
 80017a8:	08005ae8 	.word	0x08005ae8
 80017ac:	000003ff 	.word	0x000003ff
 80017b0:	feffffff 	.word	0xfeffffff
 80017b4:	000007fe 	.word	0x000007fe
 80017b8:	fffffc0d 	.word	0xfffffc0d
 80017bc:	4649      	mov	r1, r9
 80017be:	2301      	movs	r3, #1
 80017c0:	4319      	orrs	r1, r3
 80017c2:	4689      	mov	r9, r1
 80017c4:	2600      	movs	r6, #0
 80017c6:	2001      	movs	r0, #1
 80017c8:	e667      	b.n	800149a <__aeabi_dmul+0x86>
 80017ca:	2300      	movs	r3, #0
 80017cc:	2480      	movs	r4, #128	; 0x80
 80017ce:	2500      	movs	r5, #0
 80017d0:	4a43      	ldr	r2, [pc, #268]	; (80018e0 <__aeabi_dmul+0x4cc>)
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	0324      	lsls	r4, r4, #12
 80017d6:	e67e      	b.n	80014d6 <__aeabi_dmul+0xc2>
 80017d8:	2001      	movs	r0, #1
 80017da:	1a40      	subs	r0, r0, r1
 80017dc:	2838      	cmp	r0, #56	; 0x38
 80017de:	dd00      	ble.n	80017e2 <__aeabi_dmul+0x3ce>
 80017e0:	e676      	b.n	80014d0 <__aeabi_dmul+0xbc>
 80017e2:	281f      	cmp	r0, #31
 80017e4:	dd5b      	ble.n	800189e <__aeabi_dmul+0x48a>
 80017e6:	221f      	movs	r2, #31
 80017e8:	0023      	movs	r3, r4
 80017ea:	4252      	negs	r2, r2
 80017ec:	1a51      	subs	r1, r2, r1
 80017ee:	40cb      	lsrs	r3, r1
 80017f0:	0019      	movs	r1, r3
 80017f2:	2820      	cmp	r0, #32
 80017f4:	d003      	beq.n	80017fe <__aeabi_dmul+0x3ea>
 80017f6:	4a3b      	ldr	r2, [pc, #236]	; (80018e4 <__aeabi_dmul+0x4d0>)
 80017f8:	4462      	add	r2, ip
 80017fa:	4094      	lsls	r4, r2
 80017fc:	4325      	orrs	r5, r4
 80017fe:	1e6a      	subs	r2, r5, #1
 8001800:	4195      	sbcs	r5, r2
 8001802:	002a      	movs	r2, r5
 8001804:	430a      	orrs	r2, r1
 8001806:	2107      	movs	r1, #7
 8001808:	000d      	movs	r5, r1
 800180a:	2400      	movs	r4, #0
 800180c:	4015      	ands	r5, r2
 800180e:	4211      	tst	r1, r2
 8001810:	d05b      	beq.n	80018ca <__aeabi_dmul+0x4b6>
 8001812:	210f      	movs	r1, #15
 8001814:	2400      	movs	r4, #0
 8001816:	4011      	ands	r1, r2
 8001818:	2904      	cmp	r1, #4
 800181a:	d053      	beq.n	80018c4 <__aeabi_dmul+0x4b0>
 800181c:	1d11      	adds	r1, r2, #4
 800181e:	4291      	cmp	r1, r2
 8001820:	4192      	sbcs	r2, r2
 8001822:	4252      	negs	r2, r2
 8001824:	18a4      	adds	r4, r4, r2
 8001826:	000a      	movs	r2, r1
 8001828:	0223      	lsls	r3, r4, #8
 800182a:	d54b      	bpl.n	80018c4 <__aeabi_dmul+0x4b0>
 800182c:	2201      	movs	r2, #1
 800182e:	2400      	movs	r4, #0
 8001830:	2500      	movs	r5, #0
 8001832:	e650      	b.n	80014d6 <__aeabi_dmul+0xc2>
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	031b      	lsls	r3, r3, #12
 8001838:	421c      	tst	r4, r3
 800183a:	d009      	beq.n	8001850 <__aeabi_dmul+0x43c>
 800183c:	421e      	tst	r6, r3
 800183e:	d107      	bne.n	8001850 <__aeabi_dmul+0x43c>
 8001840:	4333      	orrs	r3, r6
 8001842:	031c      	lsls	r4, r3, #12
 8001844:	4643      	mov	r3, r8
 8001846:	0015      	movs	r5, r2
 8001848:	0b24      	lsrs	r4, r4, #12
 800184a:	4a25      	ldr	r2, [pc, #148]	; (80018e0 <__aeabi_dmul+0x4cc>)
 800184c:	9301      	str	r3, [sp, #4]
 800184e:	e642      	b.n	80014d6 <__aeabi_dmul+0xc2>
 8001850:	2280      	movs	r2, #128	; 0x80
 8001852:	0312      	lsls	r2, r2, #12
 8001854:	4314      	orrs	r4, r2
 8001856:	0324      	lsls	r4, r4, #12
 8001858:	4a21      	ldr	r2, [pc, #132]	; (80018e0 <__aeabi_dmul+0x4cc>)
 800185a:	0b24      	lsrs	r4, r4, #12
 800185c:	9701      	str	r7, [sp, #4]
 800185e:	e63a      	b.n	80014d6 <__aeabi_dmul+0xc2>
 8001860:	f000 fc62 	bl	8002128 <__clzsi2>
 8001864:	0001      	movs	r1, r0
 8001866:	0002      	movs	r2, r0
 8001868:	3115      	adds	r1, #21
 800186a:	3220      	adds	r2, #32
 800186c:	291c      	cmp	r1, #28
 800186e:	dc00      	bgt.n	8001872 <__aeabi_dmul+0x45e>
 8001870:	e74b      	b.n	800170a <__aeabi_dmul+0x2f6>
 8001872:	0034      	movs	r4, r6
 8001874:	3808      	subs	r0, #8
 8001876:	2500      	movs	r5, #0
 8001878:	4084      	lsls	r4, r0
 800187a:	e750      	b.n	800171e <__aeabi_dmul+0x30a>
 800187c:	f000 fc54 	bl	8002128 <__clzsi2>
 8001880:	0003      	movs	r3, r0
 8001882:	001a      	movs	r2, r3
 8001884:	3215      	adds	r2, #21
 8001886:	3020      	adds	r0, #32
 8001888:	2a1c      	cmp	r2, #28
 800188a:	dc00      	bgt.n	800188e <__aeabi_dmul+0x47a>
 800188c:	e71e      	b.n	80016cc <__aeabi_dmul+0x2b8>
 800188e:	4656      	mov	r6, sl
 8001890:	3b08      	subs	r3, #8
 8001892:	2200      	movs	r2, #0
 8001894:	409e      	lsls	r6, r3
 8001896:	e723      	b.n	80016e0 <__aeabi_dmul+0x2cc>
 8001898:	9b00      	ldr	r3, [sp, #0]
 800189a:	469c      	mov	ip, r3
 800189c:	e6e6      	b.n	800166c <__aeabi_dmul+0x258>
 800189e:	4912      	ldr	r1, [pc, #72]	; (80018e8 <__aeabi_dmul+0x4d4>)
 80018a0:	0022      	movs	r2, r4
 80018a2:	4461      	add	r1, ip
 80018a4:	002e      	movs	r6, r5
 80018a6:	408d      	lsls	r5, r1
 80018a8:	408a      	lsls	r2, r1
 80018aa:	40c6      	lsrs	r6, r0
 80018ac:	1e69      	subs	r1, r5, #1
 80018ae:	418d      	sbcs	r5, r1
 80018b0:	4332      	orrs	r2, r6
 80018b2:	432a      	orrs	r2, r5
 80018b4:	40c4      	lsrs	r4, r0
 80018b6:	0753      	lsls	r3, r2, #29
 80018b8:	d0b6      	beq.n	8001828 <__aeabi_dmul+0x414>
 80018ba:	210f      	movs	r1, #15
 80018bc:	4011      	ands	r1, r2
 80018be:	2904      	cmp	r1, #4
 80018c0:	d1ac      	bne.n	800181c <__aeabi_dmul+0x408>
 80018c2:	e7b1      	b.n	8001828 <__aeabi_dmul+0x414>
 80018c4:	0765      	lsls	r5, r4, #29
 80018c6:	0264      	lsls	r4, r4, #9
 80018c8:	0b24      	lsrs	r4, r4, #12
 80018ca:	08d2      	lsrs	r2, r2, #3
 80018cc:	4315      	orrs	r5, r2
 80018ce:	2200      	movs	r2, #0
 80018d0:	e601      	b.n	80014d6 <__aeabi_dmul+0xc2>
 80018d2:	2280      	movs	r2, #128	; 0x80
 80018d4:	0312      	lsls	r2, r2, #12
 80018d6:	4314      	orrs	r4, r2
 80018d8:	0324      	lsls	r4, r4, #12
 80018da:	4a01      	ldr	r2, [pc, #4]	; (80018e0 <__aeabi_dmul+0x4cc>)
 80018dc:	0b24      	lsrs	r4, r4, #12
 80018de:	e5fa      	b.n	80014d6 <__aeabi_dmul+0xc2>
 80018e0:	000007ff 	.word	0x000007ff
 80018e4:	0000043e 	.word	0x0000043e
 80018e8:	0000041e 	.word	0x0000041e

080018ec <__aeabi_dsub>:
 80018ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018ee:	4657      	mov	r7, sl
 80018f0:	464e      	mov	r6, r9
 80018f2:	4645      	mov	r5, r8
 80018f4:	46de      	mov	lr, fp
 80018f6:	b5e0      	push	{r5, r6, r7, lr}
 80018f8:	001e      	movs	r6, r3
 80018fa:	0017      	movs	r7, r2
 80018fc:	004a      	lsls	r2, r1, #1
 80018fe:	030b      	lsls	r3, r1, #12
 8001900:	0d52      	lsrs	r2, r2, #21
 8001902:	0a5b      	lsrs	r3, r3, #9
 8001904:	4690      	mov	r8, r2
 8001906:	0f42      	lsrs	r2, r0, #29
 8001908:	431a      	orrs	r2, r3
 800190a:	0fcd      	lsrs	r5, r1, #31
 800190c:	4ccd      	ldr	r4, [pc, #820]	; (8001c44 <__aeabi_dsub+0x358>)
 800190e:	0331      	lsls	r1, r6, #12
 8001910:	00c3      	lsls	r3, r0, #3
 8001912:	4694      	mov	ip, r2
 8001914:	0070      	lsls	r0, r6, #1
 8001916:	0f7a      	lsrs	r2, r7, #29
 8001918:	0a49      	lsrs	r1, r1, #9
 800191a:	00ff      	lsls	r7, r7, #3
 800191c:	469a      	mov	sl, r3
 800191e:	46b9      	mov	r9, r7
 8001920:	0d40      	lsrs	r0, r0, #21
 8001922:	0ff6      	lsrs	r6, r6, #31
 8001924:	4311      	orrs	r1, r2
 8001926:	42a0      	cmp	r0, r4
 8001928:	d100      	bne.n	800192c <__aeabi_dsub+0x40>
 800192a:	e0b1      	b.n	8001a90 <__aeabi_dsub+0x1a4>
 800192c:	2201      	movs	r2, #1
 800192e:	4056      	eors	r6, r2
 8001930:	46b3      	mov	fp, r6
 8001932:	42b5      	cmp	r5, r6
 8001934:	d100      	bne.n	8001938 <__aeabi_dsub+0x4c>
 8001936:	e088      	b.n	8001a4a <__aeabi_dsub+0x15e>
 8001938:	4642      	mov	r2, r8
 800193a:	1a12      	subs	r2, r2, r0
 800193c:	2a00      	cmp	r2, #0
 800193e:	dc00      	bgt.n	8001942 <__aeabi_dsub+0x56>
 8001940:	e0ae      	b.n	8001aa0 <__aeabi_dsub+0x1b4>
 8001942:	2800      	cmp	r0, #0
 8001944:	d100      	bne.n	8001948 <__aeabi_dsub+0x5c>
 8001946:	e0c1      	b.n	8001acc <__aeabi_dsub+0x1e0>
 8001948:	48be      	ldr	r0, [pc, #760]	; (8001c44 <__aeabi_dsub+0x358>)
 800194a:	4580      	cmp	r8, r0
 800194c:	d100      	bne.n	8001950 <__aeabi_dsub+0x64>
 800194e:	e151      	b.n	8001bf4 <__aeabi_dsub+0x308>
 8001950:	2080      	movs	r0, #128	; 0x80
 8001952:	0400      	lsls	r0, r0, #16
 8001954:	4301      	orrs	r1, r0
 8001956:	2a38      	cmp	r2, #56	; 0x38
 8001958:	dd00      	ble.n	800195c <__aeabi_dsub+0x70>
 800195a:	e17b      	b.n	8001c54 <__aeabi_dsub+0x368>
 800195c:	2a1f      	cmp	r2, #31
 800195e:	dd00      	ble.n	8001962 <__aeabi_dsub+0x76>
 8001960:	e1ee      	b.n	8001d40 <__aeabi_dsub+0x454>
 8001962:	2020      	movs	r0, #32
 8001964:	003e      	movs	r6, r7
 8001966:	1a80      	subs	r0, r0, r2
 8001968:	000c      	movs	r4, r1
 800196a:	40d6      	lsrs	r6, r2
 800196c:	40d1      	lsrs	r1, r2
 800196e:	4087      	lsls	r7, r0
 8001970:	4662      	mov	r2, ip
 8001972:	4084      	lsls	r4, r0
 8001974:	1a52      	subs	r2, r2, r1
 8001976:	1e78      	subs	r0, r7, #1
 8001978:	4187      	sbcs	r7, r0
 800197a:	4694      	mov	ip, r2
 800197c:	4334      	orrs	r4, r6
 800197e:	4327      	orrs	r7, r4
 8001980:	1bdc      	subs	r4, r3, r7
 8001982:	42a3      	cmp	r3, r4
 8001984:	419b      	sbcs	r3, r3
 8001986:	4662      	mov	r2, ip
 8001988:	425b      	negs	r3, r3
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	4699      	mov	r9, r3
 800198e:	464b      	mov	r3, r9
 8001990:	021b      	lsls	r3, r3, #8
 8001992:	d400      	bmi.n	8001996 <__aeabi_dsub+0xaa>
 8001994:	e118      	b.n	8001bc8 <__aeabi_dsub+0x2dc>
 8001996:	464b      	mov	r3, r9
 8001998:	0258      	lsls	r0, r3, #9
 800199a:	0a43      	lsrs	r3, r0, #9
 800199c:	4699      	mov	r9, r3
 800199e:	464b      	mov	r3, r9
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d100      	bne.n	80019a6 <__aeabi_dsub+0xba>
 80019a4:	e137      	b.n	8001c16 <__aeabi_dsub+0x32a>
 80019a6:	4648      	mov	r0, r9
 80019a8:	f000 fbbe 	bl	8002128 <__clzsi2>
 80019ac:	0001      	movs	r1, r0
 80019ae:	3908      	subs	r1, #8
 80019b0:	2320      	movs	r3, #32
 80019b2:	0022      	movs	r2, r4
 80019b4:	4648      	mov	r0, r9
 80019b6:	1a5b      	subs	r3, r3, r1
 80019b8:	40da      	lsrs	r2, r3
 80019ba:	4088      	lsls	r0, r1
 80019bc:	408c      	lsls	r4, r1
 80019be:	4643      	mov	r3, r8
 80019c0:	4310      	orrs	r0, r2
 80019c2:	4588      	cmp	r8, r1
 80019c4:	dd00      	ble.n	80019c8 <__aeabi_dsub+0xdc>
 80019c6:	e136      	b.n	8001c36 <__aeabi_dsub+0x34a>
 80019c8:	1ac9      	subs	r1, r1, r3
 80019ca:	1c4b      	adds	r3, r1, #1
 80019cc:	2b1f      	cmp	r3, #31
 80019ce:	dd00      	ble.n	80019d2 <__aeabi_dsub+0xe6>
 80019d0:	e0ea      	b.n	8001ba8 <__aeabi_dsub+0x2bc>
 80019d2:	2220      	movs	r2, #32
 80019d4:	0026      	movs	r6, r4
 80019d6:	1ad2      	subs	r2, r2, r3
 80019d8:	0001      	movs	r1, r0
 80019da:	4094      	lsls	r4, r2
 80019dc:	40de      	lsrs	r6, r3
 80019de:	40d8      	lsrs	r0, r3
 80019e0:	2300      	movs	r3, #0
 80019e2:	4091      	lsls	r1, r2
 80019e4:	1e62      	subs	r2, r4, #1
 80019e6:	4194      	sbcs	r4, r2
 80019e8:	4681      	mov	r9, r0
 80019ea:	4698      	mov	r8, r3
 80019ec:	4331      	orrs	r1, r6
 80019ee:	430c      	orrs	r4, r1
 80019f0:	0763      	lsls	r3, r4, #29
 80019f2:	d009      	beq.n	8001a08 <__aeabi_dsub+0x11c>
 80019f4:	230f      	movs	r3, #15
 80019f6:	4023      	ands	r3, r4
 80019f8:	2b04      	cmp	r3, #4
 80019fa:	d005      	beq.n	8001a08 <__aeabi_dsub+0x11c>
 80019fc:	1d23      	adds	r3, r4, #4
 80019fe:	42a3      	cmp	r3, r4
 8001a00:	41a4      	sbcs	r4, r4
 8001a02:	4264      	negs	r4, r4
 8001a04:	44a1      	add	r9, r4
 8001a06:	001c      	movs	r4, r3
 8001a08:	464b      	mov	r3, r9
 8001a0a:	021b      	lsls	r3, r3, #8
 8001a0c:	d400      	bmi.n	8001a10 <__aeabi_dsub+0x124>
 8001a0e:	e0de      	b.n	8001bce <__aeabi_dsub+0x2e2>
 8001a10:	4641      	mov	r1, r8
 8001a12:	4b8c      	ldr	r3, [pc, #560]	; (8001c44 <__aeabi_dsub+0x358>)
 8001a14:	3101      	adds	r1, #1
 8001a16:	4299      	cmp	r1, r3
 8001a18:	d100      	bne.n	8001a1c <__aeabi_dsub+0x130>
 8001a1a:	e0e7      	b.n	8001bec <__aeabi_dsub+0x300>
 8001a1c:	464b      	mov	r3, r9
 8001a1e:	488a      	ldr	r0, [pc, #552]	; (8001c48 <__aeabi_dsub+0x35c>)
 8001a20:	08e4      	lsrs	r4, r4, #3
 8001a22:	4003      	ands	r3, r0
 8001a24:	0018      	movs	r0, r3
 8001a26:	0549      	lsls	r1, r1, #21
 8001a28:	075b      	lsls	r3, r3, #29
 8001a2a:	0240      	lsls	r0, r0, #9
 8001a2c:	4323      	orrs	r3, r4
 8001a2e:	0d4a      	lsrs	r2, r1, #21
 8001a30:	0b04      	lsrs	r4, r0, #12
 8001a32:	0512      	lsls	r2, r2, #20
 8001a34:	07ed      	lsls	r5, r5, #31
 8001a36:	4322      	orrs	r2, r4
 8001a38:	432a      	orrs	r2, r5
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	0011      	movs	r1, r2
 8001a3e:	bcf0      	pop	{r4, r5, r6, r7}
 8001a40:	46bb      	mov	fp, r7
 8001a42:	46b2      	mov	sl, r6
 8001a44:	46a9      	mov	r9, r5
 8001a46:	46a0      	mov	r8, r4
 8001a48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a4a:	4642      	mov	r2, r8
 8001a4c:	1a12      	subs	r2, r2, r0
 8001a4e:	2a00      	cmp	r2, #0
 8001a50:	dd52      	ble.n	8001af8 <__aeabi_dsub+0x20c>
 8001a52:	2800      	cmp	r0, #0
 8001a54:	d100      	bne.n	8001a58 <__aeabi_dsub+0x16c>
 8001a56:	e09c      	b.n	8001b92 <__aeabi_dsub+0x2a6>
 8001a58:	45a0      	cmp	r8, r4
 8001a5a:	d100      	bne.n	8001a5e <__aeabi_dsub+0x172>
 8001a5c:	e0ca      	b.n	8001bf4 <__aeabi_dsub+0x308>
 8001a5e:	2080      	movs	r0, #128	; 0x80
 8001a60:	0400      	lsls	r0, r0, #16
 8001a62:	4301      	orrs	r1, r0
 8001a64:	2a38      	cmp	r2, #56	; 0x38
 8001a66:	dd00      	ble.n	8001a6a <__aeabi_dsub+0x17e>
 8001a68:	e149      	b.n	8001cfe <__aeabi_dsub+0x412>
 8001a6a:	2a1f      	cmp	r2, #31
 8001a6c:	dc00      	bgt.n	8001a70 <__aeabi_dsub+0x184>
 8001a6e:	e197      	b.n	8001da0 <__aeabi_dsub+0x4b4>
 8001a70:	0010      	movs	r0, r2
 8001a72:	000e      	movs	r6, r1
 8001a74:	3820      	subs	r0, #32
 8001a76:	40c6      	lsrs	r6, r0
 8001a78:	2a20      	cmp	r2, #32
 8001a7a:	d004      	beq.n	8001a86 <__aeabi_dsub+0x19a>
 8001a7c:	2040      	movs	r0, #64	; 0x40
 8001a7e:	1a82      	subs	r2, r0, r2
 8001a80:	4091      	lsls	r1, r2
 8001a82:	430f      	orrs	r7, r1
 8001a84:	46b9      	mov	r9, r7
 8001a86:	464c      	mov	r4, r9
 8001a88:	1e62      	subs	r2, r4, #1
 8001a8a:	4194      	sbcs	r4, r2
 8001a8c:	4334      	orrs	r4, r6
 8001a8e:	e13a      	b.n	8001d06 <__aeabi_dsub+0x41a>
 8001a90:	000a      	movs	r2, r1
 8001a92:	433a      	orrs	r2, r7
 8001a94:	d028      	beq.n	8001ae8 <__aeabi_dsub+0x1fc>
 8001a96:	46b3      	mov	fp, r6
 8001a98:	42b5      	cmp	r5, r6
 8001a9a:	d02b      	beq.n	8001af4 <__aeabi_dsub+0x208>
 8001a9c:	4a6b      	ldr	r2, [pc, #428]	; (8001c4c <__aeabi_dsub+0x360>)
 8001a9e:	4442      	add	r2, r8
 8001aa0:	2a00      	cmp	r2, #0
 8001aa2:	d05d      	beq.n	8001b60 <__aeabi_dsub+0x274>
 8001aa4:	4642      	mov	r2, r8
 8001aa6:	4644      	mov	r4, r8
 8001aa8:	1a82      	subs	r2, r0, r2
 8001aaa:	2c00      	cmp	r4, #0
 8001aac:	d000      	beq.n	8001ab0 <__aeabi_dsub+0x1c4>
 8001aae:	e0f5      	b.n	8001c9c <__aeabi_dsub+0x3b0>
 8001ab0:	4665      	mov	r5, ip
 8001ab2:	431d      	orrs	r5, r3
 8001ab4:	d100      	bne.n	8001ab8 <__aeabi_dsub+0x1cc>
 8001ab6:	e19c      	b.n	8001df2 <__aeabi_dsub+0x506>
 8001ab8:	1e55      	subs	r5, r2, #1
 8001aba:	2a01      	cmp	r2, #1
 8001abc:	d100      	bne.n	8001ac0 <__aeabi_dsub+0x1d4>
 8001abe:	e1fb      	b.n	8001eb8 <__aeabi_dsub+0x5cc>
 8001ac0:	4c60      	ldr	r4, [pc, #384]	; (8001c44 <__aeabi_dsub+0x358>)
 8001ac2:	42a2      	cmp	r2, r4
 8001ac4:	d100      	bne.n	8001ac8 <__aeabi_dsub+0x1dc>
 8001ac6:	e1bd      	b.n	8001e44 <__aeabi_dsub+0x558>
 8001ac8:	002a      	movs	r2, r5
 8001aca:	e0f0      	b.n	8001cae <__aeabi_dsub+0x3c2>
 8001acc:	0008      	movs	r0, r1
 8001ace:	4338      	orrs	r0, r7
 8001ad0:	d100      	bne.n	8001ad4 <__aeabi_dsub+0x1e8>
 8001ad2:	e0c3      	b.n	8001c5c <__aeabi_dsub+0x370>
 8001ad4:	1e50      	subs	r0, r2, #1
 8001ad6:	2a01      	cmp	r2, #1
 8001ad8:	d100      	bne.n	8001adc <__aeabi_dsub+0x1f0>
 8001ada:	e1a8      	b.n	8001e2e <__aeabi_dsub+0x542>
 8001adc:	4c59      	ldr	r4, [pc, #356]	; (8001c44 <__aeabi_dsub+0x358>)
 8001ade:	42a2      	cmp	r2, r4
 8001ae0:	d100      	bne.n	8001ae4 <__aeabi_dsub+0x1f8>
 8001ae2:	e087      	b.n	8001bf4 <__aeabi_dsub+0x308>
 8001ae4:	0002      	movs	r2, r0
 8001ae6:	e736      	b.n	8001956 <__aeabi_dsub+0x6a>
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4056      	eors	r6, r2
 8001aec:	46b3      	mov	fp, r6
 8001aee:	42b5      	cmp	r5, r6
 8001af0:	d000      	beq.n	8001af4 <__aeabi_dsub+0x208>
 8001af2:	e721      	b.n	8001938 <__aeabi_dsub+0x4c>
 8001af4:	4a55      	ldr	r2, [pc, #340]	; (8001c4c <__aeabi_dsub+0x360>)
 8001af6:	4442      	add	r2, r8
 8001af8:	2a00      	cmp	r2, #0
 8001afa:	d100      	bne.n	8001afe <__aeabi_dsub+0x212>
 8001afc:	e0b5      	b.n	8001c6a <__aeabi_dsub+0x37e>
 8001afe:	4642      	mov	r2, r8
 8001b00:	4644      	mov	r4, r8
 8001b02:	1a82      	subs	r2, r0, r2
 8001b04:	2c00      	cmp	r4, #0
 8001b06:	d100      	bne.n	8001b0a <__aeabi_dsub+0x21e>
 8001b08:	e138      	b.n	8001d7c <__aeabi_dsub+0x490>
 8001b0a:	4e4e      	ldr	r6, [pc, #312]	; (8001c44 <__aeabi_dsub+0x358>)
 8001b0c:	42b0      	cmp	r0, r6
 8001b0e:	d100      	bne.n	8001b12 <__aeabi_dsub+0x226>
 8001b10:	e1de      	b.n	8001ed0 <__aeabi_dsub+0x5e4>
 8001b12:	2680      	movs	r6, #128	; 0x80
 8001b14:	4664      	mov	r4, ip
 8001b16:	0436      	lsls	r6, r6, #16
 8001b18:	4334      	orrs	r4, r6
 8001b1a:	46a4      	mov	ip, r4
 8001b1c:	2a38      	cmp	r2, #56	; 0x38
 8001b1e:	dd00      	ble.n	8001b22 <__aeabi_dsub+0x236>
 8001b20:	e196      	b.n	8001e50 <__aeabi_dsub+0x564>
 8001b22:	2a1f      	cmp	r2, #31
 8001b24:	dd00      	ble.n	8001b28 <__aeabi_dsub+0x23c>
 8001b26:	e224      	b.n	8001f72 <__aeabi_dsub+0x686>
 8001b28:	2620      	movs	r6, #32
 8001b2a:	1ab4      	subs	r4, r6, r2
 8001b2c:	46a2      	mov	sl, r4
 8001b2e:	4664      	mov	r4, ip
 8001b30:	4656      	mov	r6, sl
 8001b32:	40b4      	lsls	r4, r6
 8001b34:	46a1      	mov	r9, r4
 8001b36:	001c      	movs	r4, r3
 8001b38:	464e      	mov	r6, r9
 8001b3a:	40d4      	lsrs	r4, r2
 8001b3c:	4326      	orrs	r6, r4
 8001b3e:	0034      	movs	r4, r6
 8001b40:	4656      	mov	r6, sl
 8001b42:	40b3      	lsls	r3, r6
 8001b44:	1e5e      	subs	r6, r3, #1
 8001b46:	41b3      	sbcs	r3, r6
 8001b48:	431c      	orrs	r4, r3
 8001b4a:	4663      	mov	r3, ip
 8001b4c:	40d3      	lsrs	r3, r2
 8001b4e:	18c9      	adds	r1, r1, r3
 8001b50:	19e4      	adds	r4, r4, r7
 8001b52:	42bc      	cmp	r4, r7
 8001b54:	41bf      	sbcs	r7, r7
 8001b56:	427f      	negs	r7, r7
 8001b58:	46b9      	mov	r9, r7
 8001b5a:	4680      	mov	r8, r0
 8001b5c:	4489      	add	r9, r1
 8001b5e:	e0d8      	b.n	8001d12 <__aeabi_dsub+0x426>
 8001b60:	4640      	mov	r0, r8
 8001b62:	4c3b      	ldr	r4, [pc, #236]	; (8001c50 <__aeabi_dsub+0x364>)
 8001b64:	3001      	adds	r0, #1
 8001b66:	4220      	tst	r0, r4
 8001b68:	d000      	beq.n	8001b6c <__aeabi_dsub+0x280>
 8001b6a:	e0b4      	b.n	8001cd6 <__aeabi_dsub+0x3ea>
 8001b6c:	4640      	mov	r0, r8
 8001b6e:	2800      	cmp	r0, #0
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dsub+0x288>
 8001b72:	e144      	b.n	8001dfe <__aeabi_dsub+0x512>
 8001b74:	4660      	mov	r0, ip
 8001b76:	4318      	orrs	r0, r3
 8001b78:	d100      	bne.n	8001b7c <__aeabi_dsub+0x290>
 8001b7a:	e190      	b.n	8001e9e <__aeabi_dsub+0x5b2>
 8001b7c:	0008      	movs	r0, r1
 8001b7e:	4338      	orrs	r0, r7
 8001b80:	d000      	beq.n	8001b84 <__aeabi_dsub+0x298>
 8001b82:	e1aa      	b.n	8001eda <__aeabi_dsub+0x5ee>
 8001b84:	4661      	mov	r1, ip
 8001b86:	08db      	lsrs	r3, r3, #3
 8001b88:	0749      	lsls	r1, r1, #29
 8001b8a:	430b      	orrs	r3, r1
 8001b8c:	4661      	mov	r1, ip
 8001b8e:	08cc      	lsrs	r4, r1, #3
 8001b90:	e027      	b.n	8001be2 <__aeabi_dsub+0x2f6>
 8001b92:	0008      	movs	r0, r1
 8001b94:	4338      	orrs	r0, r7
 8001b96:	d061      	beq.n	8001c5c <__aeabi_dsub+0x370>
 8001b98:	1e50      	subs	r0, r2, #1
 8001b9a:	2a01      	cmp	r2, #1
 8001b9c:	d100      	bne.n	8001ba0 <__aeabi_dsub+0x2b4>
 8001b9e:	e139      	b.n	8001e14 <__aeabi_dsub+0x528>
 8001ba0:	42a2      	cmp	r2, r4
 8001ba2:	d027      	beq.n	8001bf4 <__aeabi_dsub+0x308>
 8001ba4:	0002      	movs	r2, r0
 8001ba6:	e75d      	b.n	8001a64 <__aeabi_dsub+0x178>
 8001ba8:	0002      	movs	r2, r0
 8001baa:	391f      	subs	r1, #31
 8001bac:	40ca      	lsrs	r2, r1
 8001bae:	0011      	movs	r1, r2
 8001bb0:	2b20      	cmp	r3, #32
 8001bb2:	d003      	beq.n	8001bbc <__aeabi_dsub+0x2d0>
 8001bb4:	2240      	movs	r2, #64	; 0x40
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	4098      	lsls	r0, r3
 8001bba:	4304      	orrs	r4, r0
 8001bbc:	1e63      	subs	r3, r4, #1
 8001bbe:	419c      	sbcs	r4, r3
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	4699      	mov	r9, r3
 8001bc4:	4698      	mov	r8, r3
 8001bc6:	430c      	orrs	r4, r1
 8001bc8:	0763      	lsls	r3, r4, #29
 8001bca:	d000      	beq.n	8001bce <__aeabi_dsub+0x2e2>
 8001bcc:	e712      	b.n	80019f4 <__aeabi_dsub+0x108>
 8001bce:	464b      	mov	r3, r9
 8001bd0:	464a      	mov	r2, r9
 8001bd2:	08e4      	lsrs	r4, r4, #3
 8001bd4:	075b      	lsls	r3, r3, #29
 8001bd6:	4323      	orrs	r3, r4
 8001bd8:	08d4      	lsrs	r4, r2, #3
 8001bda:	4642      	mov	r2, r8
 8001bdc:	4919      	ldr	r1, [pc, #100]	; (8001c44 <__aeabi_dsub+0x358>)
 8001bde:	428a      	cmp	r2, r1
 8001be0:	d00e      	beq.n	8001c00 <__aeabi_dsub+0x314>
 8001be2:	0324      	lsls	r4, r4, #12
 8001be4:	0552      	lsls	r2, r2, #21
 8001be6:	0b24      	lsrs	r4, r4, #12
 8001be8:	0d52      	lsrs	r2, r2, #21
 8001bea:	e722      	b.n	8001a32 <__aeabi_dsub+0x146>
 8001bec:	000a      	movs	r2, r1
 8001bee:	2400      	movs	r4, #0
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	e71e      	b.n	8001a32 <__aeabi_dsub+0x146>
 8001bf4:	08db      	lsrs	r3, r3, #3
 8001bf6:	4662      	mov	r2, ip
 8001bf8:	0752      	lsls	r2, r2, #29
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	4662      	mov	r2, ip
 8001bfe:	08d4      	lsrs	r4, r2, #3
 8001c00:	001a      	movs	r2, r3
 8001c02:	4322      	orrs	r2, r4
 8001c04:	d100      	bne.n	8001c08 <__aeabi_dsub+0x31c>
 8001c06:	e1fc      	b.n	8002002 <__aeabi_dsub+0x716>
 8001c08:	2280      	movs	r2, #128	; 0x80
 8001c0a:	0312      	lsls	r2, r2, #12
 8001c0c:	4314      	orrs	r4, r2
 8001c0e:	0324      	lsls	r4, r4, #12
 8001c10:	4a0c      	ldr	r2, [pc, #48]	; (8001c44 <__aeabi_dsub+0x358>)
 8001c12:	0b24      	lsrs	r4, r4, #12
 8001c14:	e70d      	b.n	8001a32 <__aeabi_dsub+0x146>
 8001c16:	0020      	movs	r0, r4
 8001c18:	f000 fa86 	bl	8002128 <__clzsi2>
 8001c1c:	0001      	movs	r1, r0
 8001c1e:	3118      	adds	r1, #24
 8001c20:	291f      	cmp	r1, #31
 8001c22:	dc00      	bgt.n	8001c26 <__aeabi_dsub+0x33a>
 8001c24:	e6c4      	b.n	80019b0 <__aeabi_dsub+0xc4>
 8001c26:	3808      	subs	r0, #8
 8001c28:	4084      	lsls	r4, r0
 8001c2a:	4643      	mov	r3, r8
 8001c2c:	0020      	movs	r0, r4
 8001c2e:	2400      	movs	r4, #0
 8001c30:	4588      	cmp	r8, r1
 8001c32:	dc00      	bgt.n	8001c36 <__aeabi_dsub+0x34a>
 8001c34:	e6c8      	b.n	80019c8 <__aeabi_dsub+0xdc>
 8001c36:	4a04      	ldr	r2, [pc, #16]	; (8001c48 <__aeabi_dsub+0x35c>)
 8001c38:	1a5b      	subs	r3, r3, r1
 8001c3a:	4010      	ands	r0, r2
 8001c3c:	4698      	mov	r8, r3
 8001c3e:	4681      	mov	r9, r0
 8001c40:	e6d6      	b.n	80019f0 <__aeabi_dsub+0x104>
 8001c42:	46c0      	nop			; (mov r8, r8)
 8001c44:	000007ff 	.word	0x000007ff
 8001c48:	ff7fffff 	.word	0xff7fffff
 8001c4c:	fffff801 	.word	0xfffff801
 8001c50:	000007fe 	.word	0x000007fe
 8001c54:	430f      	orrs	r7, r1
 8001c56:	1e7a      	subs	r2, r7, #1
 8001c58:	4197      	sbcs	r7, r2
 8001c5a:	e691      	b.n	8001980 <__aeabi_dsub+0x94>
 8001c5c:	4661      	mov	r1, ip
 8001c5e:	08db      	lsrs	r3, r3, #3
 8001c60:	0749      	lsls	r1, r1, #29
 8001c62:	430b      	orrs	r3, r1
 8001c64:	4661      	mov	r1, ip
 8001c66:	08cc      	lsrs	r4, r1, #3
 8001c68:	e7b8      	b.n	8001bdc <__aeabi_dsub+0x2f0>
 8001c6a:	4640      	mov	r0, r8
 8001c6c:	4cd3      	ldr	r4, [pc, #844]	; (8001fbc <__aeabi_dsub+0x6d0>)
 8001c6e:	3001      	adds	r0, #1
 8001c70:	4220      	tst	r0, r4
 8001c72:	d000      	beq.n	8001c76 <__aeabi_dsub+0x38a>
 8001c74:	e0a2      	b.n	8001dbc <__aeabi_dsub+0x4d0>
 8001c76:	4640      	mov	r0, r8
 8001c78:	2800      	cmp	r0, #0
 8001c7a:	d000      	beq.n	8001c7e <__aeabi_dsub+0x392>
 8001c7c:	e101      	b.n	8001e82 <__aeabi_dsub+0x596>
 8001c7e:	4660      	mov	r0, ip
 8001c80:	4318      	orrs	r0, r3
 8001c82:	d100      	bne.n	8001c86 <__aeabi_dsub+0x39a>
 8001c84:	e15e      	b.n	8001f44 <__aeabi_dsub+0x658>
 8001c86:	0008      	movs	r0, r1
 8001c88:	4338      	orrs	r0, r7
 8001c8a:	d000      	beq.n	8001c8e <__aeabi_dsub+0x3a2>
 8001c8c:	e15f      	b.n	8001f4e <__aeabi_dsub+0x662>
 8001c8e:	4661      	mov	r1, ip
 8001c90:	08db      	lsrs	r3, r3, #3
 8001c92:	0749      	lsls	r1, r1, #29
 8001c94:	430b      	orrs	r3, r1
 8001c96:	4661      	mov	r1, ip
 8001c98:	08cc      	lsrs	r4, r1, #3
 8001c9a:	e7a2      	b.n	8001be2 <__aeabi_dsub+0x2f6>
 8001c9c:	4dc8      	ldr	r5, [pc, #800]	; (8001fc0 <__aeabi_dsub+0x6d4>)
 8001c9e:	42a8      	cmp	r0, r5
 8001ca0:	d100      	bne.n	8001ca4 <__aeabi_dsub+0x3b8>
 8001ca2:	e0cf      	b.n	8001e44 <__aeabi_dsub+0x558>
 8001ca4:	2580      	movs	r5, #128	; 0x80
 8001ca6:	4664      	mov	r4, ip
 8001ca8:	042d      	lsls	r5, r5, #16
 8001caa:	432c      	orrs	r4, r5
 8001cac:	46a4      	mov	ip, r4
 8001cae:	2a38      	cmp	r2, #56	; 0x38
 8001cb0:	dc56      	bgt.n	8001d60 <__aeabi_dsub+0x474>
 8001cb2:	2a1f      	cmp	r2, #31
 8001cb4:	dd00      	ble.n	8001cb8 <__aeabi_dsub+0x3cc>
 8001cb6:	e0d1      	b.n	8001e5c <__aeabi_dsub+0x570>
 8001cb8:	2520      	movs	r5, #32
 8001cba:	001e      	movs	r6, r3
 8001cbc:	1aad      	subs	r5, r5, r2
 8001cbe:	4664      	mov	r4, ip
 8001cc0:	40ab      	lsls	r3, r5
 8001cc2:	40ac      	lsls	r4, r5
 8001cc4:	40d6      	lsrs	r6, r2
 8001cc6:	1e5d      	subs	r5, r3, #1
 8001cc8:	41ab      	sbcs	r3, r5
 8001cca:	4334      	orrs	r4, r6
 8001ccc:	4323      	orrs	r3, r4
 8001cce:	4664      	mov	r4, ip
 8001cd0:	40d4      	lsrs	r4, r2
 8001cd2:	1b09      	subs	r1, r1, r4
 8001cd4:	e049      	b.n	8001d6a <__aeabi_dsub+0x47e>
 8001cd6:	4660      	mov	r0, ip
 8001cd8:	1bdc      	subs	r4, r3, r7
 8001cda:	1a46      	subs	r6, r0, r1
 8001cdc:	42a3      	cmp	r3, r4
 8001cde:	4180      	sbcs	r0, r0
 8001ce0:	4240      	negs	r0, r0
 8001ce2:	4681      	mov	r9, r0
 8001ce4:	0030      	movs	r0, r6
 8001ce6:	464e      	mov	r6, r9
 8001ce8:	1b80      	subs	r0, r0, r6
 8001cea:	4681      	mov	r9, r0
 8001cec:	0200      	lsls	r0, r0, #8
 8001cee:	d476      	bmi.n	8001dde <__aeabi_dsub+0x4f2>
 8001cf0:	464b      	mov	r3, r9
 8001cf2:	4323      	orrs	r3, r4
 8001cf4:	d000      	beq.n	8001cf8 <__aeabi_dsub+0x40c>
 8001cf6:	e652      	b.n	800199e <__aeabi_dsub+0xb2>
 8001cf8:	2400      	movs	r4, #0
 8001cfa:	2500      	movs	r5, #0
 8001cfc:	e771      	b.n	8001be2 <__aeabi_dsub+0x2f6>
 8001cfe:	4339      	orrs	r1, r7
 8001d00:	000c      	movs	r4, r1
 8001d02:	1e62      	subs	r2, r4, #1
 8001d04:	4194      	sbcs	r4, r2
 8001d06:	18e4      	adds	r4, r4, r3
 8001d08:	429c      	cmp	r4, r3
 8001d0a:	419b      	sbcs	r3, r3
 8001d0c:	425b      	negs	r3, r3
 8001d0e:	4463      	add	r3, ip
 8001d10:	4699      	mov	r9, r3
 8001d12:	464b      	mov	r3, r9
 8001d14:	021b      	lsls	r3, r3, #8
 8001d16:	d400      	bmi.n	8001d1a <__aeabi_dsub+0x42e>
 8001d18:	e756      	b.n	8001bc8 <__aeabi_dsub+0x2dc>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	469c      	mov	ip, r3
 8001d1e:	4ba8      	ldr	r3, [pc, #672]	; (8001fc0 <__aeabi_dsub+0x6d4>)
 8001d20:	44e0      	add	r8, ip
 8001d22:	4598      	cmp	r8, r3
 8001d24:	d038      	beq.n	8001d98 <__aeabi_dsub+0x4ac>
 8001d26:	464b      	mov	r3, r9
 8001d28:	48a6      	ldr	r0, [pc, #664]	; (8001fc4 <__aeabi_dsub+0x6d8>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	4003      	ands	r3, r0
 8001d2e:	0018      	movs	r0, r3
 8001d30:	0863      	lsrs	r3, r4, #1
 8001d32:	4014      	ands	r4, r2
 8001d34:	431c      	orrs	r4, r3
 8001d36:	07c3      	lsls	r3, r0, #31
 8001d38:	431c      	orrs	r4, r3
 8001d3a:	0843      	lsrs	r3, r0, #1
 8001d3c:	4699      	mov	r9, r3
 8001d3e:	e657      	b.n	80019f0 <__aeabi_dsub+0x104>
 8001d40:	0010      	movs	r0, r2
 8001d42:	000e      	movs	r6, r1
 8001d44:	3820      	subs	r0, #32
 8001d46:	40c6      	lsrs	r6, r0
 8001d48:	2a20      	cmp	r2, #32
 8001d4a:	d004      	beq.n	8001d56 <__aeabi_dsub+0x46a>
 8001d4c:	2040      	movs	r0, #64	; 0x40
 8001d4e:	1a82      	subs	r2, r0, r2
 8001d50:	4091      	lsls	r1, r2
 8001d52:	430f      	orrs	r7, r1
 8001d54:	46b9      	mov	r9, r7
 8001d56:	464f      	mov	r7, r9
 8001d58:	1e7a      	subs	r2, r7, #1
 8001d5a:	4197      	sbcs	r7, r2
 8001d5c:	4337      	orrs	r7, r6
 8001d5e:	e60f      	b.n	8001980 <__aeabi_dsub+0x94>
 8001d60:	4662      	mov	r2, ip
 8001d62:	431a      	orrs	r2, r3
 8001d64:	0013      	movs	r3, r2
 8001d66:	1e5a      	subs	r2, r3, #1
 8001d68:	4193      	sbcs	r3, r2
 8001d6a:	1afc      	subs	r4, r7, r3
 8001d6c:	42a7      	cmp	r7, r4
 8001d6e:	41bf      	sbcs	r7, r7
 8001d70:	427f      	negs	r7, r7
 8001d72:	1bcb      	subs	r3, r1, r7
 8001d74:	4699      	mov	r9, r3
 8001d76:	465d      	mov	r5, fp
 8001d78:	4680      	mov	r8, r0
 8001d7a:	e608      	b.n	800198e <__aeabi_dsub+0xa2>
 8001d7c:	4666      	mov	r6, ip
 8001d7e:	431e      	orrs	r6, r3
 8001d80:	d100      	bne.n	8001d84 <__aeabi_dsub+0x498>
 8001d82:	e0be      	b.n	8001f02 <__aeabi_dsub+0x616>
 8001d84:	1e56      	subs	r6, r2, #1
 8001d86:	2a01      	cmp	r2, #1
 8001d88:	d100      	bne.n	8001d8c <__aeabi_dsub+0x4a0>
 8001d8a:	e109      	b.n	8001fa0 <__aeabi_dsub+0x6b4>
 8001d8c:	4c8c      	ldr	r4, [pc, #560]	; (8001fc0 <__aeabi_dsub+0x6d4>)
 8001d8e:	42a2      	cmp	r2, r4
 8001d90:	d100      	bne.n	8001d94 <__aeabi_dsub+0x4a8>
 8001d92:	e119      	b.n	8001fc8 <__aeabi_dsub+0x6dc>
 8001d94:	0032      	movs	r2, r6
 8001d96:	e6c1      	b.n	8001b1c <__aeabi_dsub+0x230>
 8001d98:	4642      	mov	r2, r8
 8001d9a:	2400      	movs	r4, #0
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	e648      	b.n	8001a32 <__aeabi_dsub+0x146>
 8001da0:	2020      	movs	r0, #32
 8001da2:	000c      	movs	r4, r1
 8001da4:	1a80      	subs	r0, r0, r2
 8001da6:	003e      	movs	r6, r7
 8001da8:	4087      	lsls	r7, r0
 8001daa:	4084      	lsls	r4, r0
 8001dac:	40d6      	lsrs	r6, r2
 8001dae:	1e78      	subs	r0, r7, #1
 8001db0:	4187      	sbcs	r7, r0
 8001db2:	40d1      	lsrs	r1, r2
 8001db4:	4334      	orrs	r4, r6
 8001db6:	433c      	orrs	r4, r7
 8001db8:	448c      	add	ip, r1
 8001dba:	e7a4      	b.n	8001d06 <__aeabi_dsub+0x41a>
 8001dbc:	4a80      	ldr	r2, [pc, #512]	; (8001fc0 <__aeabi_dsub+0x6d4>)
 8001dbe:	4290      	cmp	r0, r2
 8001dc0:	d100      	bne.n	8001dc4 <__aeabi_dsub+0x4d8>
 8001dc2:	e0e9      	b.n	8001f98 <__aeabi_dsub+0x6ac>
 8001dc4:	19df      	adds	r7, r3, r7
 8001dc6:	429f      	cmp	r7, r3
 8001dc8:	419b      	sbcs	r3, r3
 8001dca:	4461      	add	r1, ip
 8001dcc:	425b      	negs	r3, r3
 8001dce:	18c9      	adds	r1, r1, r3
 8001dd0:	07cc      	lsls	r4, r1, #31
 8001dd2:	087f      	lsrs	r7, r7, #1
 8001dd4:	084b      	lsrs	r3, r1, #1
 8001dd6:	4699      	mov	r9, r3
 8001dd8:	4680      	mov	r8, r0
 8001dda:	433c      	orrs	r4, r7
 8001ddc:	e6f4      	b.n	8001bc8 <__aeabi_dsub+0x2dc>
 8001dde:	1afc      	subs	r4, r7, r3
 8001de0:	42a7      	cmp	r7, r4
 8001de2:	41bf      	sbcs	r7, r7
 8001de4:	4663      	mov	r3, ip
 8001de6:	427f      	negs	r7, r7
 8001de8:	1ac9      	subs	r1, r1, r3
 8001dea:	1bcb      	subs	r3, r1, r7
 8001dec:	4699      	mov	r9, r3
 8001dee:	465d      	mov	r5, fp
 8001df0:	e5d5      	b.n	800199e <__aeabi_dsub+0xb2>
 8001df2:	08ff      	lsrs	r7, r7, #3
 8001df4:	074b      	lsls	r3, r1, #29
 8001df6:	465d      	mov	r5, fp
 8001df8:	433b      	orrs	r3, r7
 8001dfa:	08cc      	lsrs	r4, r1, #3
 8001dfc:	e6ee      	b.n	8001bdc <__aeabi_dsub+0x2f0>
 8001dfe:	4662      	mov	r2, ip
 8001e00:	431a      	orrs	r2, r3
 8001e02:	d000      	beq.n	8001e06 <__aeabi_dsub+0x51a>
 8001e04:	e082      	b.n	8001f0c <__aeabi_dsub+0x620>
 8001e06:	000b      	movs	r3, r1
 8001e08:	433b      	orrs	r3, r7
 8001e0a:	d11b      	bne.n	8001e44 <__aeabi_dsub+0x558>
 8001e0c:	2480      	movs	r4, #128	; 0x80
 8001e0e:	2500      	movs	r5, #0
 8001e10:	0324      	lsls	r4, r4, #12
 8001e12:	e6f9      	b.n	8001c08 <__aeabi_dsub+0x31c>
 8001e14:	19dc      	adds	r4, r3, r7
 8001e16:	429c      	cmp	r4, r3
 8001e18:	419b      	sbcs	r3, r3
 8001e1a:	4461      	add	r1, ip
 8001e1c:	4689      	mov	r9, r1
 8001e1e:	425b      	negs	r3, r3
 8001e20:	4499      	add	r9, r3
 8001e22:	464b      	mov	r3, r9
 8001e24:	021b      	lsls	r3, r3, #8
 8001e26:	d444      	bmi.n	8001eb2 <__aeabi_dsub+0x5c6>
 8001e28:	2301      	movs	r3, #1
 8001e2a:	4698      	mov	r8, r3
 8001e2c:	e6cc      	b.n	8001bc8 <__aeabi_dsub+0x2dc>
 8001e2e:	1bdc      	subs	r4, r3, r7
 8001e30:	4662      	mov	r2, ip
 8001e32:	42a3      	cmp	r3, r4
 8001e34:	419b      	sbcs	r3, r3
 8001e36:	1a51      	subs	r1, r2, r1
 8001e38:	425b      	negs	r3, r3
 8001e3a:	1acb      	subs	r3, r1, r3
 8001e3c:	4699      	mov	r9, r3
 8001e3e:	2301      	movs	r3, #1
 8001e40:	4698      	mov	r8, r3
 8001e42:	e5a4      	b.n	800198e <__aeabi_dsub+0xa2>
 8001e44:	08ff      	lsrs	r7, r7, #3
 8001e46:	074b      	lsls	r3, r1, #29
 8001e48:	465d      	mov	r5, fp
 8001e4a:	433b      	orrs	r3, r7
 8001e4c:	08cc      	lsrs	r4, r1, #3
 8001e4e:	e6d7      	b.n	8001c00 <__aeabi_dsub+0x314>
 8001e50:	4662      	mov	r2, ip
 8001e52:	431a      	orrs	r2, r3
 8001e54:	0014      	movs	r4, r2
 8001e56:	1e63      	subs	r3, r4, #1
 8001e58:	419c      	sbcs	r4, r3
 8001e5a:	e679      	b.n	8001b50 <__aeabi_dsub+0x264>
 8001e5c:	0015      	movs	r5, r2
 8001e5e:	4664      	mov	r4, ip
 8001e60:	3d20      	subs	r5, #32
 8001e62:	40ec      	lsrs	r4, r5
 8001e64:	46a0      	mov	r8, r4
 8001e66:	2a20      	cmp	r2, #32
 8001e68:	d005      	beq.n	8001e76 <__aeabi_dsub+0x58a>
 8001e6a:	2540      	movs	r5, #64	; 0x40
 8001e6c:	4664      	mov	r4, ip
 8001e6e:	1aaa      	subs	r2, r5, r2
 8001e70:	4094      	lsls	r4, r2
 8001e72:	4323      	orrs	r3, r4
 8001e74:	469a      	mov	sl, r3
 8001e76:	4654      	mov	r4, sl
 8001e78:	1e63      	subs	r3, r4, #1
 8001e7a:	419c      	sbcs	r4, r3
 8001e7c:	4643      	mov	r3, r8
 8001e7e:	4323      	orrs	r3, r4
 8001e80:	e773      	b.n	8001d6a <__aeabi_dsub+0x47e>
 8001e82:	4662      	mov	r2, ip
 8001e84:	431a      	orrs	r2, r3
 8001e86:	d023      	beq.n	8001ed0 <__aeabi_dsub+0x5e4>
 8001e88:	000a      	movs	r2, r1
 8001e8a:	433a      	orrs	r2, r7
 8001e8c:	d000      	beq.n	8001e90 <__aeabi_dsub+0x5a4>
 8001e8e:	e0a0      	b.n	8001fd2 <__aeabi_dsub+0x6e6>
 8001e90:	4662      	mov	r2, ip
 8001e92:	08db      	lsrs	r3, r3, #3
 8001e94:	0752      	lsls	r2, r2, #29
 8001e96:	4313      	orrs	r3, r2
 8001e98:	4662      	mov	r2, ip
 8001e9a:	08d4      	lsrs	r4, r2, #3
 8001e9c:	e6b0      	b.n	8001c00 <__aeabi_dsub+0x314>
 8001e9e:	000b      	movs	r3, r1
 8001ea0:	433b      	orrs	r3, r7
 8001ea2:	d100      	bne.n	8001ea6 <__aeabi_dsub+0x5ba>
 8001ea4:	e728      	b.n	8001cf8 <__aeabi_dsub+0x40c>
 8001ea6:	08ff      	lsrs	r7, r7, #3
 8001ea8:	074b      	lsls	r3, r1, #29
 8001eaa:	465d      	mov	r5, fp
 8001eac:	433b      	orrs	r3, r7
 8001eae:	08cc      	lsrs	r4, r1, #3
 8001eb0:	e697      	b.n	8001be2 <__aeabi_dsub+0x2f6>
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	4698      	mov	r8, r3
 8001eb6:	e736      	b.n	8001d26 <__aeabi_dsub+0x43a>
 8001eb8:	1afc      	subs	r4, r7, r3
 8001eba:	42a7      	cmp	r7, r4
 8001ebc:	41bf      	sbcs	r7, r7
 8001ebe:	4663      	mov	r3, ip
 8001ec0:	427f      	negs	r7, r7
 8001ec2:	1ac9      	subs	r1, r1, r3
 8001ec4:	1bcb      	subs	r3, r1, r7
 8001ec6:	4699      	mov	r9, r3
 8001ec8:	2301      	movs	r3, #1
 8001eca:	465d      	mov	r5, fp
 8001ecc:	4698      	mov	r8, r3
 8001ece:	e55e      	b.n	800198e <__aeabi_dsub+0xa2>
 8001ed0:	074b      	lsls	r3, r1, #29
 8001ed2:	08ff      	lsrs	r7, r7, #3
 8001ed4:	433b      	orrs	r3, r7
 8001ed6:	08cc      	lsrs	r4, r1, #3
 8001ed8:	e692      	b.n	8001c00 <__aeabi_dsub+0x314>
 8001eda:	1bdc      	subs	r4, r3, r7
 8001edc:	4660      	mov	r0, ip
 8001ede:	42a3      	cmp	r3, r4
 8001ee0:	41b6      	sbcs	r6, r6
 8001ee2:	1a40      	subs	r0, r0, r1
 8001ee4:	4276      	negs	r6, r6
 8001ee6:	1b80      	subs	r0, r0, r6
 8001ee8:	4681      	mov	r9, r0
 8001eea:	0200      	lsls	r0, r0, #8
 8001eec:	d560      	bpl.n	8001fb0 <__aeabi_dsub+0x6c4>
 8001eee:	1afc      	subs	r4, r7, r3
 8001ef0:	42a7      	cmp	r7, r4
 8001ef2:	41bf      	sbcs	r7, r7
 8001ef4:	4663      	mov	r3, ip
 8001ef6:	427f      	negs	r7, r7
 8001ef8:	1ac9      	subs	r1, r1, r3
 8001efa:	1bcb      	subs	r3, r1, r7
 8001efc:	4699      	mov	r9, r3
 8001efe:	465d      	mov	r5, fp
 8001f00:	e576      	b.n	80019f0 <__aeabi_dsub+0x104>
 8001f02:	08ff      	lsrs	r7, r7, #3
 8001f04:	074b      	lsls	r3, r1, #29
 8001f06:	433b      	orrs	r3, r7
 8001f08:	08cc      	lsrs	r4, r1, #3
 8001f0a:	e667      	b.n	8001bdc <__aeabi_dsub+0x2f0>
 8001f0c:	000a      	movs	r2, r1
 8001f0e:	08db      	lsrs	r3, r3, #3
 8001f10:	433a      	orrs	r2, r7
 8001f12:	d100      	bne.n	8001f16 <__aeabi_dsub+0x62a>
 8001f14:	e66f      	b.n	8001bf6 <__aeabi_dsub+0x30a>
 8001f16:	4662      	mov	r2, ip
 8001f18:	0752      	lsls	r2, r2, #29
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	4662      	mov	r2, ip
 8001f1e:	08d4      	lsrs	r4, r2, #3
 8001f20:	2280      	movs	r2, #128	; 0x80
 8001f22:	0312      	lsls	r2, r2, #12
 8001f24:	4214      	tst	r4, r2
 8001f26:	d007      	beq.n	8001f38 <__aeabi_dsub+0x64c>
 8001f28:	08c8      	lsrs	r0, r1, #3
 8001f2a:	4210      	tst	r0, r2
 8001f2c:	d104      	bne.n	8001f38 <__aeabi_dsub+0x64c>
 8001f2e:	465d      	mov	r5, fp
 8001f30:	0004      	movs	r4, r0
 8001f32:	08fb      	lsrs	r3, r7, #3
 8001f34:	0749      	lsls	r1, r1, #29
 8001f36:	430b      	orrs	r3, r1
 8001f38:	0f5a      	lsrs	r2, r3, #29
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	08db      	lsrs	r3, r3, #3
 8001f3e:	0752      	lsls	r2, r2, #29
 8001f40:	4313      	orrs	r3, r2
 8001f42:	e65d      	b.n	8001c00 <__aeabi_dsub+0x314>
 8001f44:	074b      	lsls	r3, r1, #29
 8001f46:	08ff      	lsrs	r7, r7, #3
 8001f48:	433b      	orrs	r3, r7
 8001f4a:	08cc      	lsrs	r4, r1, #3
 8001f4c:	e649      	b.n	8001be2 <__aeabi_dsub+0x2f6>
 8001f4e:	19dc      	adds	r4, r3, r7
 8001f50:	429c      	cmp	r4, r3
 8001f52:	419b      	sbcs	r3, r3
 8001f54:	4461      	add	r1, ip
 8001f56:	4689      	mov	r9, r1
 8001f58:	425b      	negs	r3, r3
 8001f5a:	4499      	add	r9, r3
 8001f5c:	464b      	mov	r3, r9
 8001f5e:	021b      	lsls	r3, r3, #8
 8001f60:	d400      	bmi.n	8001f64 <__aeabi_dsub+0x678>
 8001f62:	e631      	b.n	8001bc8 <__aeabi_dsub+0x2dc>
 8001f64:	464a      	mov	r2, r9
 8001f66:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <__aeabi_dsub+0x6d8>)
 8001f68:	401a      	ands	r2, r3
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	4691      	mov	r9, r2
 8001f6e:	4698      	mov	r8, r3
 8001f70:	e62a      	b.n	8001bc8 <__aeabi_dsub+0x2dc>
 8001f72:	0016      	movs	r6, r2
 8001f74:	4664      	mov	r4, ip
 8001f76:	3e20      	subs	r6, #32
 8001f78:	40f4      	lsrs	r4, r6
 8001f7a:	46a0      	mov	r8, r4
 8001f7c:	2a20      	cmp	r2, #32
 8001f7e:	d005      	beq.n	8001f8c <__aeabi_dsub+0x6a0>
 8001f80:	2640      	movs	r6, #64	; 0x40
 8001f82:	4664      	mov	r4, ip
 8001f84:	1ab2      	subs	r2, r6, r2
 8001f86:	4094      	lsls	r4, r2
 8001f88:	4323      	orrs	r3, r4
 8001f8a:	469a      	mov	sl, r3
 8001f8c:	4654      	mov	r4, sl
 8001f8e:	1e63      	subs	r3, r4, #1
 8001f90:	419c      	sbcs	r4, r3
 8001f92:	4643      	mov	r3, r8
 8001f94:	431c      	orrs	r4, r3
 8001f96:	e5db      	b.n	8001b50 <__aeabi_dsub+0x264>
 8001f98:	0002      	movs	r2, r0
 8001f9a:	2400      	movs	r4, #0
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	e548      	b.n	8001a32 <__aeabi_dsub+0x146>
 8001fa0:	19dc      	adds	r4, r3, r7
 8001fa2:	42bc      	cmp	r4, r7
 8001fa4:	41bf      	sbcs	r7, r7
 8001fa6:	4461      	add	r1, ip
 8001fa8:	4689      	mov	r9, r1
 8001faa:	427f      	negs	r7, r7
 8001fac:	44b9      	add	r9, r7
 8001fae:	e738      	b.n	8001e22 <__aeabi_dsub+0x536>
 8001fb0:	464b      	mov	r3, r9
 8001fb2:	4323      	orrs	r3, r4
 8001fb4:	d100      	bne.n	8001fb8 <__aeabi_dsub+0x6cc>
 8001fb6:	e69f      	b.n	8001cf8 <__aeabi_dsub+0x40c>
 8001fb8:	e606      	b.n	8001bc8 <__aeabi_dsub+0x2dc>
 8001fba:	46c0      	nop			; (mov r8, r8)
 8001fbc:	000007fe 	.word	0x000007fe
 8001fc0:	000007ff 	.word	0x000007ff
 8001fc4:	ff7fffff 	.word	0xff7fffff
 8001fc8:	08ff      	lsrs	r7, r7, #3
 8001fca:	074b      	lsls	r3, r1, #29
 8001fcc:	433b      	orrs	r3, r7
 8001fce:	08cc      	lsrs	r4, r1, #3
 8001fd0:	e616      	b.n	8001c00 <__aeabi_dsub+0x314>
 8001fd2:	4662      	mov	r2, ip
 8001fd4:	08db      	lsrs	r3, r3, #3
 8001fd6:	0752      	lsls	r2, r2, #29
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	4662      	mov	r2, ip
 8001fdc:	08d4      	lsrs	r4, r2, #3
 8001fde:	2280      	movs	r2, #128	; 0x80
 8001fe0:	0312      	lsls	r2, r2, #12
 8001fe2:	4214      	tst	r4, r2
 8001fe4:	d007      	beq.n	8001ff6 <__aeabi_dsub+0x70a>
 8001fe6:	08c8      	lsrs	r0, r1, #3
 8001fe8:	4210      	tst	r0, r2
 8001fea:	d104      	bne.n	8001ff6 <__aeabi_dsub+0x70a>
 8001fec:	465d      	mov	r5, fp
 8001fee:	0004      	movs	r4, r0
 8001ff0:	08fb      	lsrs	r3, r7, #3
 8001ff2:	0749      	lsls	r1, r1, #29
 8001ff4:	430b      	orrs	r3, r1
 8001ff6:	0f5a      	lsrs	r2, r3, #29
 8001ff8:	00db      	lsls	r3, r3, #3
 8001ffa:	0752      	lsls	r2, r2, #29
 8001ffc:	08db      	lsrs	r3, r3, #3
 8001ffe:	4313      	orrs	r3, r2
 8002000:	e5fe      	b.n	8001c00 <__aeabi_dsub+0x314>
 8002002:	2300      	movs	r3, #0
 8002004:	4a01      	ldr	r2, [pc, #4]	; (800200c <__aeabi_dsub+0x720>)
 8002006:	001c      	movs	r4, r3
 8002008:	e513      	b.n	8001a32 <__aeabi_dsub+0x146>
 800200a:	46c0      	nop			; (mov r8, r8)
 800200c:	000007ff 	.word	0x000007ff

08002010 <__aeabi_d2iz>:
 8002010:	000a      	movs	r2, r1
 8002012:	b530      	push	{r4, r5, lr}
 8002014:	4c13      	ldr	r4, [pc, #76]	; (8002064 <__aeabi_d2iz+0x54>)
 8002016:	0053      	lsls	r3, r2, #1
 8002018:	0309      	lsls	r1, r1, #12
 800201a:	0005      	movs	r5, r0
 800201c:	0b09      	lsrs	r1, r1, #12
 800201e:	2000      	movs	r0, #0
 8002020:	0d5b      	lsrs	r3, r3, #21
 8002022:	0fd2      	lsrs	r2, r2, #31
 8002024:	42a3      	cmp	r3, r4
 8002026:	dd04      	ble.n	8002032 <__aeabi_d2iz+0x22>
 8002028:	480f      	ldr	r0, [pc, #60]	; (8002068 <__aeabi_d2iz+0x58>)
 800202a:	4283      	cmp	r3, r0
 800202c:	dd02      	ble.n	8002034 <__aeabi_d2iz+0x24>
 800202e:	4b0f      	ldr	r3, [pc, #60]	; (800206c <__aeabi_d2iz+0x5c>)
 8002030:	18d0      	adds	r0, r2, r3
 8002032:	bd30      	pop	{r4, r5, pc}
 8002034:	2080      	movs	r0, #128	; 0x80
 8002036:	0340      	lsls	r0, r0, #13
 8002038:	4301      	orrs	r1, r0
 800203a:	480d      	ldr	r0, [pc, #52]	; (8002070 <__aeabi_d2iz+0x60>)
 800203c:	1ac0      	subs	r0, r0, r3
 800203e:	281f      	cmp	r0, #31
 8002040:	dd08      	ble.n	8002054 <__aeabi_d2iz+0x44>
 8002042:	480c      	ldr	r0, [pc, #48]	; (8002074 <__aeabi_d2iz+0x64>)
 8002044:	1ac3      	subs	r3, r0, r3
 8002046:	40d9      	lsrs	r1, r3
 8002048:	000b      	movs	r3, r1
 800204a:	4258      	negs	r0, r3
 800204c:	2a00      	cmp	r2, #0
 800204e:	d1f0      	bne.n	8002032 <__aeabi_d2iz+0x22>
 8002050:	0018      	movs	r0, r3
 8002052:	e7ee      	b.n	8002032 <__aeabi_d2iz+0x22>
 8002054:	4c08      	ldr	r4, [pc, #32]	; (8002078 <__aeabi_d2iz+0x68>)
 8002056:	40c5      	lsrs	r5, r0
 8002058:	46a4      	mov	ip, r4
 800205a:	4463      	add	r3, ip
 800205c:	4099      	lsls	r1, r3
 800205e:	000b      	movs	r3, r1
 8002060:	432b      	orrs	r3, r5
 8002062:	e7f2      	b.n	800204a <__aeabi_d2iz+0x3a>
 8002064:	000003fe 	.word	0x000003fe
 8002068:	0000041d 	.word	0x0000041d
 800206c:	7fffffff 	.word	0x7fffffff
 8002070:	00000433 	.word	0x00000433
 8002074:	00000413 	.word	0x00000413
 8002078:	fffffbed 	.word	0xfffffbed

0800207c <__aeabi_i2d>:
 800207c:	b570      	push	{r4, r5, r6, lr}
 800207e:	2800      	cmp	r0, #0
 8002080:	d016      	beq.n	80020b0 <__aeabi_i2d+0x34>
 8002082:	17c3      	asrs	r3, r0, #31
 8002084:	18c5      	adds	r5, r0, r3
 8002086:	405d      	eors	r5, r3
 8002088:	0fc4      	lsrs	r4, r0, #31
 800208a:	0028      	movs	r0, r5
 800208c:	f000 f84c 	bl	8002128 <__clzsi2>
 8002090:	4a11      	ldr	r2, [pc, #68]	; (80020d8 <__aeabi_i2d+0x5c>)
 8002092:	1a12      	subs	r2, r2, r0
 8002094:	280a      	cmp	r0, #10
 8002096:	dc16      	bgt.n	80020c6 <__aeabi_i2d+0x4a>
 8002098:	0003      	movs	r3, r0
 800209a:	002e      	movs	r6, r5
 800209c:	3315      	adds	r3, #21
 800209e:	409e      	lsls	r6, r3
 80020a0:	230b      	movs	r3, #11
 80020a2:	1a18      	subs	r0, r3, r0
 80020a4:	40c5      	lsrs	r5, r0
 80020a6:	0552      	lsls	r2, r2, #21
 80020a8:	032d      	lsls	r5, r5, #12
 80020aa:	0b2d      	lsrs	r5, r5, #12
 80020ac:	0d53      	lsrs	r3, r2, #21
 80020ae:	e003      	b.n	80020b8 <__aeabi_i2d+0x3c>
 80020b0:	2400      	movs	r4, #0
 80020b2:	2300      	movs	r3, #0
 80020b4:	2500      	movs	r5, #0
 80020b6:	2600      	movs	r6, #0
 80020b8:	051b      	lsls	r3, r3, #20
 80020ba:	432b      	orrs	r3, r5
 80020bc:	07e4      	lsls	r4, r4, #31
 80020be:	4323      	orrs	r3, r4
 80020c0:	0030      	movs	r0, r6
 80020c2:	0019      	movs	r1, r3
 80020c4:	bd70      	pop	{r4, r5, r6, pc}
 80020c6:	380b      	subs	r0, #11
 80020c8:	4085      	lsls	r5, r0
 80020ca:	0552      	lsls	r2, r2, #21
 80020cc:	032d      	lsls	r5, r5, #12
 80020ce:	2600      	movs	r6, #0
 80020d0:	0b2d      	lsrs	r5, r5, #12
 80020d2:	0d53      	lsrs	r3, r2, #21
 80020d4:	e7f0      	b.n	80020b8 <__aeabi_i2d+0x3c>
 80020d6:	46c0      	nop			; (mov r8, r8)
 80020d8:	0000041e 	.word	0x0000041e

080020dc <__aeabi_ui2d>:
 80020dc:	b510      	push	{r4, lr}
 80020de:	1e04      	subs	r4, r0, #0
 80020e0:	d010      	beq.n	8002104 <__aeabi_ui2d+0x28>
 80020e2:	f000 f821 	bl	8002128 <__clzsi2>
 80020e6:	4b0f      	ldr	r3, [pc, #60]	; (8002124 <__aeabi_ui2d+0x48>)
 80020e8:	1a1b      	subs	r3, r3, r0
 80020ea:	280a      	cmp	r0, #10
 80020ec:	dc11      	bgt.n	8002112 <__aeabi_ui2d+0x36>
 80020ee:	220b      	movs	r2, #11
 80020f0:	0021      	movs	r1, r4
 80020f2:	1a12      	subs	r2, r2, r0
 80020f4:	40d1      	lsrs	r1, r2
 80020f6:	3015      	adds	r0, #21
 80020f8:	030a      	lsls	r2, r1, #12
 80020fa:	055b      	lsls	r3, r3, #21
 80020fc:	4084      	lsls	r4, r0
 80020fe:	0b12      	lsrs	r2, r2, #12
 8002100:	0d5b      	lsrs	r3, r3, #21
 8002102:	e001      	b.n	8002108 <__aeabi_ui2d+0x2c>
 8002104:	2300      	movs	r3, #0
 8002106:	2200      	movs	r2, #0
 8002108:	051b      	lsls	r3, r3, #20
 800210a:	4313      	orrs	r3, r2
 800210c:	0020      	movs	r0, r4
 800210e:	0019      	movs	r1, r3
 8002110:	bd10      	pop	{r4, pc}
 8002112:	0022      	movs	r2, r4
 8002114:	380b      	subs	r0, #11
 8002116:	4082      	lsls	r2, r0
 8002118:	055b      	lsls	r3, r3, #21
 800211a:	0312      	lsls	r2, r2, #12
 800211c:	2400      	movs	r4, #0
 800211e:	0b12      	lsrs	r2, r2, #12
 8002120:	0d5b      	lsrs	r3, r3, #21
 8002122:	e7f1      	b.n	8002108 <__aeabi_ui2d+0x2c>
 8002124:	0000041e 	.word	0x0000041e

08002128 <__clzsi2>:
 8002128:	211c      	movs	r1, #28
 800212a:	2301      	movs	r3, #1
 800212c:	041b      	lsls	r3, r3, #16
 800212e:	4298      	cmp	r0, r3
 8002130:	d301      	bcc.n	8002136 <__clzsi2+0xe>
 8002132:	0c00      	lsrs	r0, r0, #16
 8002134:	3910      	subs	r1, #16
 8002136:	0a1b      	lsrs	r3, r3, #8
 8002138:	4298      	cmp	r0, r3
 800213a:	d301      	bcc.n	8002140 <__clzsi2+0x18>
 800213c:	0a00      	lsrs	r0, r0, #8
 800213e:	3908      	subs	r1, #8
 8002140:	091b      	lsrs	r3, r3, #4
 8002142:	4298      	cmp	r0, r3
 8002144:	d301      	bcc.n	800214a <__clzsi2+0x22>
 8002146:	0900      	lsrs	r0, r0, #4
 8002148:	3904      	subs	r1, #4
 800214a:	a202      	add	r2, pc, #8	; (adr r2, 8002154 <__clzsi2+0x2c>)
 800214c:	5c10      	ldrb	r0, [r2, r0]
 800214e:	1840      	adds	r0, r0, r1
 8002150:	4770      	bx	lr
 8002152:	46c0      	nop			; (mov r8, r8)
 8002154:	02020304 	.word	0x02020304
 8002158:	01010101 	.word	0x01010101
	...

08002164 <__clzdi2>:
 8002164:	b510      	push	{r4, lr}
 8002166:	2900      	cmp	r1, #0
 8002168:	d103      	bne.n	8002172 <__clzdi2+0xe>
 800216a:	f7ff ffdd 	bl	8002128 <__clzsi2>
 800216e:	3020      	adds	r0, #32
 8002170:	e002      	b.n	8002178 <__clzdi2+0x14>
 8002172:	0008      	movs	r0, r1
 8002174:	f7ff ffd8 	bl	8002128 <__clzsi2>
 8002178:	bd10      	pop	{r4, pc}
 800217a:	46c0      	nop			; (mov r8, r8)

0800217c <__aeabi_lmul>:
 800217c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800217e:	46ce      	mov	lr, r9
 8002180:	4647      	mov	r7, r8
 8002182:	b580      	push	{r7, lr}
 8002184:	0007      	movs	r7, r0
 8002186:	4699      	mov	r9, r3
 8002188:	0c3b      	lsrs	r3, r7, #16
 800218a:	469c      	mov	ip, r3
 800218c:	0413      	lsls	r3, r2, #16
 800218e:	0c1b      	lsrs	r3, r3, #16
 8002190:	001d      	movs	r5, r3
 8002192:	000e      	movs	r6, r1
 8002194:	4661      	mov	r1, ip
 8002196:	0400      	lsls	r0, r0, #16
 8002198:	0c14      	lsrs	r4, r2, #16
 800219a:	0c00      	lsrs	r0, r0, #16
 800219c:	4345      	muls	r5, r0
 800219e:	434b      	muls	r3, r1
 80021a0:	4360      	muls	r0, r4
 80021a2:	4361      	muls	r1, r4
 80021a4:	18c0      	adds	r0, r0, r3
 80021a6:	0c2c      	lsrs	r4, r5, #16
 80021a8:	1820      	adds	r0, r4, r0
 80021aa:	468c      	mov	ip, r1
 80021ac:	4283      	cmp	r3, r0
 80021ae:	d903      	bls.n	80021b8 <__aeabi_lmul+0x3c>
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	025b      	lsls	r3, r3, #9
 80021b4:	4698      	mov	r8, r3
 80021b6:	44c4      	add	ip, r8
 80021b8:	4649      	mov	r1, r9
 80021ba:	4379      	muls	r1, r7
 80021bc:	4372      	muls	r2, r6
 80021be:	0c03      	lsrs	r3, r0, #16
 80021c0:	4463      	add	r3, ip
 80021c2:	042d      	lsls	r5, r5, #16
 80021c4:	0c2d      	lsrs	r5, r5, #16
 80021c6:	18c9      	adds	r1, r1, r3
 80021c8:	0400      	lsls	r0, r0, #16
 80021ca:	1940      	adds	r0, r0, r5
 80021cc:	1889      	adds	r1, r1, r2
 80021ce:	bcc0      	pop	{r6, r7}
 80021d0:	46b9      	mov	r9, r7
 80021d2:	46b0      	mov	r8, r6
 80021d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021d6:	46c0      	nop			; (mov r8, r8)

080021d8 <__aeabi_d2uiz>:
 80021d8:	b570      	push	{r4, r5, r6, lr}
 80021da:	2200      	movs	r2, #0
 80021dc:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <__aeabi_d2uiz+0x38>)
 80021de:	0004      	movs	r4, r0
 80021e0:	000d      	movs	r5, r1
 80021e2:	f7fe f84f 	bl	8000284 <__aeabi_dcmpge>
 80021e6:	2800      	cmp	r0, #0
 80021e8:	d104      	bne.n	80021f4 <__aeabi_d2uiz+0x1c>
 80021ea:	0020      	movs	r0, r4
 80021ec:	0029      	movs	r1, r5
 80021ee:	f7ff ff0f 	bl	8002010 <__aeabi_d2iz>
 80021f2:	bd70      	pop	{r4, r5, r6, pc}
 80021f4:	4b06      	ldr	r3, [pc, #24]	; (8002210 <__aeabi_d2uiz+0x38>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	0020      	movs	r0, r4
 80021fa:	0029      	movs	r1, r5
 80021fc:	f7ff fb76 	bl	80018ec <__aeabi_dsub>
 8002200:	f7ff ff06 	bl	8002010 <__aeabi_d2iz>
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	061b      	lsls	r3, r3, #24
 8002208:	469c      	mov	ip, r3
 800220a:	4460      	add	r0, ip
 800220c:	e7f1      	b.n	80021f2 <__aeabi_d2uiz+0x1a>
 800220e:	46c0      	nop			; (mov r8, r8)
 8002210:	41e00000 	.word	0x41e00000

08002214 <__divdi3>:
 8002214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002216:	4657      	mov	r7, sl
 8002218:	464e      	mov	r6, r9
 800221a:	4645      	mov	r5, r8
 800221c:	46de      	mov	lr, fp
 800221e:	b5e0      	push	{r5, r6, r7, lr}
 8002220:	000f      	movs	r7, r1
 8002222:	0019      	movs	r1, r3
 8002224:	2300      	movs	r3, #0
 8002226:	0006      	movs	r6, r0
 8002228:	4698      	mov	r8, r3
 800222a:	0010      	movs	r0, r2
 800222c:	b083      	sub	sp, #12
 800222e:	2f00      	cmp	r7, #0
 8002230:	da07      	bge.n	8002242 <__divdi3+0x2e>
 8002232:	0033      	movs	r3, r6
 8002234:	003c      	movs	r4, r7
 8002236:	2700      	movs	r7, #0
 8002238:	425e      	negs	r6, r3
 800223a:	41a7      	sbcs	r7, r4
 800223c:	2301      	movs	r3, #1
 800223e:	425b      	negs	r3, r3
 8002240:	4698      	mov	r8, r3
 8002242:	2900      	cmp	r1, #0
 8002244:	da07      	bge.n	8002256 <__divdi3+0x42>
 8002246:	4643      	mov	r3, r8
 8002248:	43db      	mvns	r3, r3
 800224a:	000c      	movs	r4, r1
 800224c:	4698      	mov	r8, r3
 800224e:	0003      	movs	r3, r0
 8002250:	2100      	movs	r1, #0
 8002252:	4258      	negs	r0, r3
 8002254:	41a1      	sbcs	r1, r4
 8002256:	0034      	movs	r4, r6
 8002258:	003d      	movs	r5, r7
 800225a:	4682      	mov	sl, r0
 800225c:	4689      	mov	r9, r1
 800225e:	42b9      	cmp	r1, r7
 8002260:	d86a      	bhi.n	8002338 <__divdi3+0x124>
 8002262:	d067      	beq.n	8002334 <__divdi3+0x120>
 8002264:	4649      	mov	r1, r9
 8002266:	4650      	mov	r0, sl
 8002268:	f7ff ff7c 	bl	8002164 <__clzdi2>
 800226c:	4683      	mov	fp, r0
 800226e:	0039      	movs	r1, r7
 8002270:	0030      	movs	r0, r6
 8002272:	f7ff ff77 	bl	8002164 <__clzdi2>
 8002276:	465b      	mov	r3, fp
 8002278:	1a1b      	subs	r3, r3, r0
 800227a:	469c      	mov	ip, r3
 800227c:	3b20      	subs	r3, #32
 800227e:	469b      	mov	fp, r3
 8002280:	d46b      	bmi.n	800235a <__divdi3+0x146>
 8002282:	4658      	mov	r0, fp
 8002284:	4651      	mov	r1, sl
 8002286:	4081      	lsls	r1, r0
 8002288:	4660      	mov	r0, ip
 800228a:	000b      	movs	r3, r1
 800228c:	4651      	mov	r1, sl
 800228e:	4081      	lsls	r1, r0
 8002290:	000a      	movs	r2, r1
 8002292:	42bb      	cmp	r3, r7
 8002294:	d900      	bls.n	8002298 <__divdi3+0x84>
 8002296:	e072      	b.n	800237e <__divdi3+0x16a>
 8002298:	42bb      	cmp	r3, r7
 800229a:	d100      	bne.n	800229e <__divdi3+0x8a>
 800229c:	e079      	b.n	8002392 <__divdi3+0x17e>
 800229e:	0034      	movs	r4, r6
 80022a0:	003d      	movs	r5, r7
 80022a2:	4659      	mov	r1, fp
 80022a4:	1aa4      	subs	r4, r4, r2
 80022a6:	419d      	sbcs	r5, r3
 80022a8:	2900      	cmp	r1, #0
 80022aa:	da00      	bge.n	80022ae <__divdi3+0x9a>
 80022ac:	e074      	b.n	8002398 <__divdi3+0x184>
 80022ae:	2100      	movs	r1, #0
 80022b0:	2000      	movs	r0, #0
 80022b2:	2601      	movs	r6, #1
 80022b4:	9000      	str	r0, [sp, #0]
 80022b6:	9101      	str	r1, [sp, #4]
 80022b8:	4659      	mov	r1, fp
 80022ba:	408e      	lsls	r6, r1
 80022bc:	9601      	str	r6, [sp, #4]
 80022be:	4661      	mov	r1, ip
 80022c0:	2601      	movs	r6, #1
 80022c2:	408e      	lsls	r6, r1
 80022c4:	4661      	mov	r1, ip
 80022c6:	9600      	str	r6, [sp, #0]
 80022c8:	2900      	cmp	r1, #0
 80022ca:	d05f      	beq.n	800238c <__divdi3+0x178>
 80022cc:	07d9      	lsls	r1, r3, #31
 80022ce:	0856      	lsrs	r6, r2, #1
 80022d0:	430e      	orrs	r6, r1
 80022d2:	085f      	lsrs	r7, r3, #1
 80022d4:	4661      	mov	r1, ip
 80022d6:	2201      	movs	r2, #1
 80022d8:	2300      	movs	r3, #0
 80022da:	e00c      	b.n	80022f6 <__divdi3+0xe2>
 80022dc:	42af      	cmp	r7, r5
 80022de:	d101      	bne.n	80022e4 <__divdi3+0xd0>
 80022e0:	42a6      	cmp	r6, r4
 80022e2:	d80a      	bhi.n	80022fa <__divdi3+0xe6>
 80022e4:	1ba4      	subs	r4, r4, r6
 80022e6:	41bd      	sbcs	r5, r7
 80022e8:	1924      	adds	r4, r4, r4
 80022ea:	416d      	adcs	r5, r5
 80022ec:	3901      	subs	r1, #1
 80022ee:	18a4      	adds	r4, r4, r2
 80022f0:	415d      	adcs	r5, r3
 80022f2:	2900      	cmp	r1, #0
 80022f4:	d006      	beq.n	8002304 <__divdi3+0xf0>
 80022f6:	42af      	cmp	r7, r5
 80022f8:	d9f0      	bls.n	80022dc <__divdi3+0xc8>
 80022fa:	3901      	subs	r1, #1
 80022fc:	1924      	adds	r4, r4, r4
 80022fe:	416d      	adcs	r5, r5
 8002300:	2900      	cmp	r1, #0
 8002302:	d1f8      	bne.n	80022f6 <__divdi3+0xe2>
 8002304:	9800      	ldr	r0, [sp, #0]
 8002306:	9901      	ldr	r1, [sp, #4]
 8002308:	465b      	mov	r3, fp
 800230a:	1900      	adds	r0, r0, r4
 800230c:	4169      	adcs	r1, r5
 800230e:	2b00      	cmp	r3, #0
 8002310:	db4d      	blt.n	80023ae <__divdi3+0x19a>
 8002312:	002e      	movs	r6, r5
 8002314:	002c      	movs	r4, r5
 8002316:	40de      	lsrs	r6, r3
 8002318:	4663      	mov	r3, ip
 800231a:	40dc      	lsrs	r4, r3
 800231c:	465b      	mov	r3, fp
 800231e:	2b00      	cmp	r3, #0
 8002320:	db55      	blt.n	80023ce <__divdi3+0x1ba>
 8002322:	0034      	movs	r4, r6
 8002324:	409c      	lsls	r4, r3
 8002326:	0023      	movs	r3, r4
 8002328:	4664      	mov	r4, ip
 800232a:	40a6      	lsls	r6, r4
 800232c:	0032      	movs	r2, r6
 800232e:	1a80      	subs	r0, r0, r2
 8002330:	4199      	sbcs	r1, r3
 8002332:	e003      	b.n	800233c <__divdi3+0x128>
 8002334:	42b0      	cmp	r0, r6
 8002336:	d995      	bls.n	8002264 <__divdi3+0x50>
 8002338:	2000      	movs	r0, #0
 800233a:	2100      	movs	r1, #0
 800233c:	4643      	mov	r3, r8
 800233e:	2b00      	cmp	r3, #0
 8002340:	d004      	beq.n	800234c <__divdi3+0x138>
 8002342:	0003      	movs	r3, r0
 8002344:	000c      	movs	r4, r1
 8002346:	2100      	movs	r1, #0
 8002348:	4258      	negs	r0, r3
 800234a:	41a1      	sbcs	r1, r4
 800234c:	b003      	add	sp, #12
 800234e:	bcf0      	pop	{r4, r5, r6, r7}
 8002350:	46bb      	mov	fp, r7
 8002352:	46b2      	mov	sl, r6
 8002354:	46a9      	mov	r9, r5
 8002356:	46a0      	mov	r8, r4
 8002358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800235a:	4662      	mov	r2, ip
 800235c:	4648      	mov	r0, r9
 800235e:	2320      	movs	r3, #32
 8002360:	4651      	mov	r1, sl
 8002362:	4090      	lsls	r0, r2
 8002364:	1a9b      	subs	r3, r3, r2
 8002366:	40d9      	lsrs	r1, r3
 8002368:	0003      	movs	r3, r0
 800236a:	9100      	str	r1, [sp, #0]
 800236c:	9900      	ldr	r1, [sp, #0]
 800236e:	4660      	mov	r0, ip
 8002370:	430b      	orrs	r3, r1
 8002372:	4651      	mov	r1, sl
 8002374:	4081      	lsls	r1, r0
 8002376:	000a      	movs	r2, r1
 8002378:	42bb      	cmp	r3, r7
 800237a:	d800      	bhi.n	800237e <__divdi3+0x16a>
 800237c:	e78c      	b.n	8002298 <__divdi3+0x84>
 800237e:	2100      	movs	r1, #0
 8002380:	2000      	movs	r0, #0
 8002382:	9000      	str	r0, [sp, #0]
 8002384:	9101      	str	r1, [sp, #4]
 8002386:	4661      	mov	r1, ip
 8002388:	2900      	cmp	r1, #0
 800238a:	d19f      	bne.n	80022cc <__divdi3+0xb8>
 800238c:	9800      	ldr	r0, [sp, #0]
 800238e:	9901      	ldr	r1, [sp, #4]
 8002390:	e7d4      	b.n	800233c <__divdi3+0x128>
 8002392:	42b1      	cmp	r1, r6
 8002394:	d8f3      	bhi.n	800237e <__divdi3+0x16a>
 8002396:	e782      	b.n	800229e <__divdi3+0x8a>
 8002398:	4661      	mov	r1, ip
 800239a:	2620      	movs	r6, #32
 800239c:	2701      	movs	r7, #1
 800239e:	1a76      	subs	r6, r6, r1
 80023a0:	2000      	movs	r0, #0
 80023a2:	2100      	movs	r1, #0
 80023a4:	40f7      	lsrs	r7, r6
 80023a6:	9000      	str	r0, [sp, #0]
 80023a8:	9101      	str	r1, [sp, #4]
 80023aa:	9701      	str	r7, [sp, #4]
 80023ac:	e787      	b.n	80022be <__divdi3+0xaa>
 80023ae:	4662      	mov	r2, ip
 80023b0:	2320      	movs	r3, #32
 80023b2:	1a9b      	subs	r3, r3, r2
 80023b4:	002a      	movs	r2, r5
 80023b6:	409a      	lsls	r2, r3
 80023b8:	0026      	movs	r6, r4
 80023ba:	0013      	movs	r3, r2
 80023bc:	4662      	mov	r2, ip
 80023be:	40d6      	lsrs	r6, r2
 80023c0:	002c      	movs	r4, r5
 80023c2:	431e      	orrs	r6, r3
 80023c4:	4663      	mov	r3, ip
 80023c6:	40dc      	lsrs	r4, r3
 80023c8:	465b      	mov	r3, fp
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	daa9      	bge.n	8002322 <__divdi3+0x10e>
 80023ce:	4662      	mov	r2, ip
 80023d0:	2320      	movs	r3, #32
 80023d2:	0035      	movs	r5, r6
 80023d4:	4094      	lsls	r4, r2
 80023d6:	1a9b      	subs	r3, r3, r2
 80023d8:	40dd      	lsrs	r5, r3
 80023da:	0023      	movs	r3, r4
 80023dc:	432b      	orrs	r3, r5
 80023de:	e7a3      	b.n	8002328 <__divdi3+0x114>

080023e0 <bsp_adc_init>:
#include "bsp_adc.h"

ADC_HandleTypeDef hadc;

void bsp_adc_init(void)
{
 80023e0:	b510      	push	{r4, lr}
 80023e2:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 80023e4:	220c      	movs	r2, #12
 80023e6:	2100      	movs	r1, #0
 80023e8:	a801      	add	r0, sp, #4
 80023ea:	f003 fa7b 	bl	80058e4 <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023ee:	2104      	movs	r1, #4
  hadc.Instance = ADC1;
 80023f0:	4c1d      	ldr	r4, [pc, #116]	; (8002468 <bsp_adc_init+0x88>)
 80023f2:	4b1e      	ldr	r3, [pc, #120]	; (800246c <bsp_adc_init+0x8c>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023f4:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80023f6:	2180      	movs	r1, #128	; 0x80
 80023f8:	0449      	lsls	r1, r1, #17
 80023fa:	61a1      	str	r1, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = DISABLE;
  hadc.Init.DiscontinuousConvMode = ENABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023fc:	21c2      	movs	r1, #194	; 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80023fe:	2201      	movs	r2, #1
  hadc.Instance = ADC1;
 8002400:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002402:	2300      	movs	r3, #0
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002404:	31ff      	adds	r1, #255	; 0xff
 8002406:	61e1      	str	r1, [r4, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002408:	399e      	subs	r1, #158	; 0x9e
 800240a:	39ff      	subs	r1, #255	; 0xff
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800240c:	0020      	movs	r0, r4
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800240e:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002410:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002412:	60e3      	str	r3, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002414:	6122      	str	r2, [r4, #16]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002416:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002418:	5463      	strb	r3, [r4, r1]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800241a:	62a2      	str	r2, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800241c:	f001 fd5a 	bl	8003ed4 <HAL_ADC_Init>
 8002420:	2800      	cmp	r0, #0
 8002422:	d117      	bne.n	8002454 <bsp_adc_init+0x74>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002424:	2301      	movs	r3, #1
 8002426:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002428:	2380      	movs	r3, #128	; 0x80
 800242a:	015b      	lsls	r3, r3, #5
 800242c:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800242e:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002430:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002432:	055b      	lsls	r3, r3, #21
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002434:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002436:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002438:	f001 fe66 	bl	8004108 <HAL_ADC_ConfigChannel>
 800243c:	2800      	cmp	r0, #0
 800243e:	d10f      	bne.n	8002460 <bsp_adc_init+0x80>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002440:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002442:	0020      	movs	r0, r4
 8002444:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_2;
 8002446:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002448:	f001 fe5e 	bl	8004108 <HAL_ADC_ConfigChannel>
 800244c:	2800      	cmp	r0, #0
 800244e:	d104      	bne.n	800245a <bsp_adc_init+0x7a>
    Error_Handler();
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */
}
 8002450:	b004      	add	sp, #16
 8002452:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002454:	f000 f9bc 	bl	80027d0 <Error_Handler>
 8002458:	e7e4      	b.n	8002424 <bsp_adc_init+0x44>
    Error_Handler();
 800245a:	f000 f9b9 	bl	80027d0 <Error_Handler>
}
 800245e:	e7f7      	b.n	8002450 <bsp_adc_init+0x70>
    Error_Handler();
 8002460:	f000 f9b6 	bl	80027d0 <Error_Handler>
 8002464:	e7ec      	b.n	8002440 <bsp_adc_init+0x60>
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	20000458 	.word	0x20000458
 800246c:	40012400 	.word	0x40012400

08002470 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002470:	b510      	push	{r4, lr}
 8002472:	0004      	movs	r4, r0
 8002474:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002476:	2214      	movs	r2, #20
 8002478:	2100      	movs	r1, #0
 800247a:	a803      	add	r0, sp, #12
 800247c:	f003 fa32 	bl	80058e4 <memset>
  if(adcHandle->Instance==ADC1)
 8002480:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <HAL_ADC_MspInit+0x58>)
 8002482:	6822      	ldr	r2, [r4, #0]
 8002484:	429a      	cmp	r2, r3
 8002486:	d001      	beq.n	800248c <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002488:	b008      	add	sp, #32
 800248a:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800248c:	2080      	movs	r0, #128	; 0x80
 800248e:	4b0f      	ldr	r3, [pc, #60]	; (80024cc <HAL_ADC_MspInit+0x5c>)
 8002490:	0080      	lsls	r0, r0, #2
 8002492:	6999      	ldr	r1, [r3, #24]
 8002494:	4301      	orrs	r1, r0
 8002496:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002498:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 800249a:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249c:	0289      	lsls	r1, r1, #10
    __HAL_RCC_ADC1_CLK_ENABLE();
 800249e:	4002      	ands	r2, r0
 80024a0:	9201      	str	r2, [sp, #4]
 80024a2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a4:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a6:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a8:	430a      	orrs	r2, r1
 80024aa:	615a      	str	r2, [r3, #20]
 80024ac:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ae:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024b0:	400b      	ands	r3, r1
 80024b2:	9302      	str	r3, [sp, #8]
 80024b4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80024b6:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80024ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024bc:	3b03      	subs	r3, #3
 80024be:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c0:	f001 ff44 	bl	800434c <HAL_GPIO_Init>
}
 80024c4:	e7e0      	b.n	8002488 <HAL_ADC_MspInit+0x18>
 80024c6:	46c0      	nop			; (mov r8, r8)
 80024c8:	40012400 	.word	0x40012400
 80024cc:	40021000 	.word	0x40021000

080024d0 <bsp_beep_init>:
/*
 * beep1:PB15 BEEP2:PB14
 * 
*/
void bsp_beep_init()
{
 80024d0:	b530      	push	{r4, r5, lr}
 80024d2:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d4:	2214      	movs	r2, #20
 80024d6:	2100      	movs	r1, #0
 80024d8:	a801      	add	r0, sp, #4
 80024da:	f003 fa03 	bl	80058e4 <memset>
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80024de:	2080      	movs	r0, #128	; 0x80
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80024e0:	25c0      	movs	r5, #192	; 0xc0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80024e2:	4a0e      	ldr	r2, [pc, #56]	; (800251c <bsp_beep_init+0x4c>)
 80024e4:	02c0      	lsls	r0, r0, #11
 80024e6:	6951      	ldr	r1, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80024e8:	4c0d      	ldr	r4, [pc, #52]	; (8002520 <bsp_beep_init+0x50>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80024ea:	4301      	orrs	r1, r0
 80024ec:	6151      	str	r1, [r2, #20]
 80024ee:	6953      	ldr	r3, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80024f0:	022d      	lsls	r5, r5, #8
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80024f2:	4003      	ands	r3, r0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80024f4:	2200      	movs	r2, #0
 80024f6:	0029      	movs	r1, r5
 80024f8:	0020      	movs	r0, r4
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	9b00      	ldr	r3, [sp, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80024fe:	f002 f841 	bl	8004584 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB11 PB12 PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002502:	2301      	movs	r3, #1
 8002504:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002506:	2300      	movs	r3, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002508:	0020      	movs	r0, r4
 800250a:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800250c:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250e:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002510:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002512:	f001 ff1b 	bl	800434c <HAL_GPIO_Init>
}
 8002516:	b007      	add	sp, #28
 8002518:	bd30      	pop	{r4, r5, pc}
 800251a:	46c0      	nop			; (mov r8, r8)
 800251c:	40021000 	.word	0x40021000
 8002520:	48000400 	.word	0x48000400

08002524 <bsp_led_init>:

/*
 * LED1:PB11 LED2:PB12 PED3:PB13
*/
void bsp_led_init()
{
 8002524:	b530      	push	{r4, r5, lr}
 8002526:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002528:	2214      	movs	r2, #20
 800252a:	2100      	movs	r1, #0
 800252c:	a801      	add	r0, sp, #4
 800252e:	f003 f9d9 	bl	80058e4 <memset>
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002532:	2080      	movs	r0, #128	; 0x80
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002534:	25e0      	movs	r5, #224	; 0xe0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002536:	4a0e      	ldr	r2, [pc, #56]	; (8002570 <bsp_led_init+0x4c>)
 8002538:	02c0      	lsls	r0, r0, #11
 800253a:	6951      	ldr	r1, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800253c:	4c0d      	ldr	r4, [pc, #52]	; (8002574 <bsp_led_init+0x50>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800253e:	4301      	orrs	r1, r0
 8002540:	6151      	str	r1, [r2, #20]
 8002542:	6953      	ldr	r3, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002544:	01ad      	lsls	r5, r5, #6
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002546:	4003      	ands	r3, r0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002548:	2200      	movs	r2, #0
 800254a:	0029      	movs	r1, r5
 800254c:	0020      	movs	r0, r4
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	9b00      	ldr	r3, [sp, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002552:	f002 f817 	bl	8004584 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB11 PB12 PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002556:	2301      	movs	r3, #1
 8002558:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255a:	2300      	movs	r3, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255c:	0020      	movs	r0, r4
 800255e:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8002560:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002562:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002564:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002566:	f001 fef1 	bl	800434c <HAL_GPIO_Init>

}
 800256a:	b007      	add	sp, #28
 800256c:	bd30      	pop	{r4, r5, pc}
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	40021000 	.word	0x40021000
 8002574:	48000400 	.word	0x48000400

08002578 <bsp_led1_toggle>:
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
}
void bsp_led1_toggle()
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 8002578:	2180      	movs	r1, #128	; 0x80
{
 800257a:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 800257c:	4802      	ldr	r0, [pc, #8]	; (8002588 <bsp_led1_toggle+0x10>)
 800257e:	0109      	lsls	r1, r1, #4
 8002580:	f002 f806 	bl	8004590 <HAL_GPIO_TogglePin>
}
 8002584:	bd10      	pop	{r4, pc}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	48000400 	.word	0x48000400

0800258c <bsp_led2_toggle>:
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
}
void bsp_led2_toggle()
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 800258c:	2180      	movs	r1, #128	; 0x80
{
 800258e:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8002590:	4802      	ldr	r0, [pc, #8]	; (800259c <bsp_led2_toggle+0x10>)
 8002592:	0149      	lsls	r1, r1, #5
 8002594:	f001 fffc 	bl	8004590 <HAL_GPIO_TogglePin>
}
 8002598:	bd10      	pop	{r4, pc}
 800259a:	46c0      	nop			; (mov r8, r8)
 800259c:	48000400 	.word	0x48000400

080025a0 <bsp_led3_toggle>:
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
}
void bsp_led3_toggle()
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80025a0:	2180      	movs	r1, #128	; 0x80
{
 80025a2:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80025a4:	4802      	ldr	r0, [pc, #8]	; (80025b0 <bsp_led3_toggle+0x10>)
 80025a6:	0189      	lsls	r1, r1, #6
 80025a8:	f001 fff2 	bl	8004590 <HAL_GPIO_TogglePin>
}
 80025ac:	bd10      	pop	{r4, pc}
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	48000400 	.word	0x48000400

080025b4 <bsp_uart_init>:

	/*  */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
}
void bsp_uart_init(void)
{
 80025b4:	b530      	push	{r4, r5, lr}
 80025b6:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b8:	2214      	movs	r2, #20
 80025ba:	2100      	movs	r1, #0
 80025bc:	a801      	add	r0, sp, #4
 80025be:	f003 f991 	bl	80058e4 <memset>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025c2:	2080      	movs	r0, #128	; 0x80
 80025c4:	4a1c      	ldr	r2, [pc, #112]	; (8002638 <bsp_uart_init+0x84>)
 80025c6:	0280      	lsls	r0, r0, #10
 80025c8:	6951      	ldr	r1, [r2, #20]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80025ca:	2580      	movs	r5, #128	; 0x80
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025cc:	4301      	orrs	r1, r0
 80025ce:	6151      	str	r1, [r2, #20]
 80025d0:	6953      	ldr	r3, [r2, #20]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80025d2:	006d      	lsls	r5, r5, #1
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025d4:	4003      	ands	r3, r0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80025d6:	2090      	movs	r0, #144	; 0x90
 80025d8:	2200      	movs	r2, #0
 80025da:	0029      	movs	r1, r5
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025dc:	9300      	str	r3, [sp, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80025de:	05c0      	lsls	r0, r0, #23
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025e0:	9b00      	ldr	r3, [sp, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80025e2:	f001 ffcf 	bl	8004584 <HAL_GPIO_WritePin>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e6:	2090      	movs	r0, #144	; 0x90
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2400      	movs	r4, #0
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ea:	2301      	movs	r3, #1
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ec:	a901      	add	r1, sp, #4
 80025ee:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f0:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 80025f2:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f4:	9403      	str	r4, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f6:	9404      	str	r4, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f8:	f001 fea8 	bl	800434c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80025fc:	2090      	movs	r0, #144	; 0x90
 80025fe:	2201      	movs	r2, #1
 8002600:	05c0      	lsls	r0, r0, #23
 8002602:	0029      	movs	r1, r5
 8002604:	f001 ffbe 	bl	8004584 <HAL_GPIO_WritePin>
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002608:	480c      	ldr	r0, [pc, #48]	; (800263c <bsp_uart_init+0x88>)
 800260a:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <bsp_uart_init+0x8c>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800260c:	6084      	str	r4, [r0, #8]
  huart1.Instance = USART1;
 800260e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8002610:	23e1      	movs	r3, #225	; 0xe1
 8002612:	025b      	lsls	r3, r3, #9
 8002614:	6043      	str	r3, [r0, #4]
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002616:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002618:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800261a:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800261c:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800261e:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002620:	61c4      	str	r4, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002622:	6204      	str	r4, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002624:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002626:	f003 f8e3 	bl	80057f0 <HAL_UART_Init>
 800262a:	2800      	cmp	r0, #0
 800262c:	d101      	bne.n	8002632 <bsp_uart_init+0x7e>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  

  /* USER CODE END USART1_Init 2 */
}
 800262e:	b007      	add	sp, #28
 8002630:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8002632:	f000 f8cd 	bl	80027d0 <Error_Handler>
}
 8002636:	e7fa      	b.n	800262e <bsp_uart_init+0x7a>
 8002638:	40021000 	.word	0x40021000
 800263c:	20000498 	.word	0x20000498
 8002640:	40013800 	.word	0x40013800

08002644 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002644:	b510      	push	{r4, lr}
 8002646:	0004      	movs	r4, r0
 8002648:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264a:	2214      	movs	r2, #20
 800264c:	2100      	movs	r1, #0
 800264e:	a803      	add	r0, sp, #12
 8002650:	f003 f948 	bl	80058e4 <memset>
  if(uartHandle->Instance==USART1)
 8002654:	4b17      	ldr	r3, [pc, #92]	; (80026b4 <HAL_UART_MspInit+0x70>)
 8002656:	6822      	ldr	r2, [r4, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	d001      	beq.n	8002660 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800265c:	b008      	add	sp, #32
 800265e:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8002660:	2080      	movs	r0, #128	; 0x80
 8002662:	4b15      	ldr	r3, [pc, #84]	; (80026b8 <HAL_UART_MspInit+0x74>)
 8002664:	01c0      	lsls	r0, r0, #7
 8002666:	6999      	ldr	r1, [r3, #24]
 8002668:	4301      	orrs	r1, r0
 800266a:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800266c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 800266e:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002670:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 8002672:	4002      	ands	r2, r0
 8002674:	9201      	str	r2, [sp, #4]
 8002676:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002678:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800267a:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800267c:	430a      	orrs	r2, r1
 800267e:	615a      	str	r2, [r3, #20]
 8002680:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002682:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002684:	400b      	ands	r3, r1
 8002686:	9302      	str	r3, [sp, #8]
 8002688:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800268a:	23c0      	movs	r3, #192	; 0xc0
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002690:	2302      	movs	r3, #2
 8002692:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002694:	3301      	adds	r3, #1
 8002696:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002698:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800269a:	3b02      	subs	r3, #2
 800269c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800269e:	f001 fe55 	bl	800434c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80026a2:	2200      	movs	r2, #0
 80026a4:	2103      	movs	r1, #3
 80026a6:	201b      	movs	r0, #27
 80026a8:	f001 fdb0 	bl	800420c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026ac:	201b      	movs	r0, #27
 80026ae:	f001 fddf 	bl	8004270 <HAL_NVIC_EnableIRQ>
}
 80026b2:	e7d3      	b.n	800265c <HAL_UART_MspInit+0x18>
 80026b4:	40013800 	.word	0x40013800
 80026b8:	40021000 	.word	0x40021000

080026bc <myputstr>:

	return ch;	
}

void myputstr(const char *str)
{
 80026bc:	b510      	push	{r4, lr}
 80026be:	0004      	movs	r4, r0
	while(*str) {
 80026c0:	7800      	ldrb	r0, [r0, #0]
 80026c2:	2800      	cmp	r0, #0
 80026c4:	d00a      	beq.n	80026dc <myputstr+0x20>
	while((USART1->ISR&0X40)==0);//,   
 80026c6:	2140      	movs	r1, #64	; 0x40
 80026c8:	4a05      	ldr	r2, [pc, #20]	; (80026e0 <myputstr+0x24>)
 80026ca:	69d3      	ldr	r3, [r2, #28]
 80026cc:	4219      	tst	r1, r3
 80026ce:	d0fc      	beq.n	80026ca <myputstr+0xe>
	USART1->TDR = (uint8_t) ch;      
 80026d0:	b280      	uxth	r0, r0
 80026d2:	8510      	strh	r0, [r2, #40]	; 0x28
	while(*str) {
 80026d4:	7860      	ldrb	r0, [r4, #1]
		myputchar(*str);
		str++;
 80026d6:	3401      	adds	r4, #1
	while(*str) {
 80026d8:	2800      	cmp	r0, #0
 80026da:	d1f6      	bne.n	80026ca <myputstr+0xe>
	}

}
 80026dc:	bd10      	pop	{r4, pc}
 80026de:	46c0      	nop			; (mov r8, r8)
 80026e0:	40013800 	.word	0x40013800

080026e4 <rt_hw_console_output>:
    return n;
}


rt_weak void rt_hw_console_output(const char *str)
{
 80026e4:	b510      	push	{r4, lr}
    /* empty console output */

    myputstr(str);
 80026e6:	f7ff ffe9 	bl	80026bc <myputstr>

}
 80026ea:	bd10      	pop	{r4, pc}

080026ec <rt_kprintf>:
 * @param fmt is the format parameters.
 *
 * @return The number of characters actually written to buffer.
 */
rt_weak int rt_kprintf(const char *fmt, ...)
{
 80026ec:	b40f      	push	{r0, r1, r2, r3}
 80026ee:	b530      	push	{r4, r5, lr}
 80026f0:	b083      	sub	sp, #12
 80026f2:	ab06      	add	r3, sp, #24
    /* the return value of vsnprintf is the number of bytes that would be
     * written to buffer had if the size of the buffer been sufficiently
     * large excluding the terminating null byte. If the output string
     * would be larger than the rt_log_buf, we have to adjust the output
     * length. */
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 80026f4:	4d09      	ldr	r5, [pc, #36]	; (800271c <rt_kprintf+0x30>)
{
 80026f6:	cb04      	ldmia	r3!, {r2}
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 80026f8:	217f      	movs	r1, #127	; 0x7f
 80026fa:	0028      	movs	r0, r5
    va_start(args, fmt);
 80026fc:	9301      	str	r3, [sp, #4]
    length = rt_vsnprintf(rt_log_buf, sizeof(rt_log_buf) - 1, fmt, args);
 80026fe:	f001 f817 	bl	8003730 <rt_vsnprintf>
 8002702:	0004      	movs	r4, r0
    if (length > RT_CONSOLEBUF_SIZE - 1)
    {
        length = RT_CONSOLEBUF_SIZE - 1;
    }

    rt_hw_console_output(rt_log_buf);
 8002704:	0028      	movs	r0, r5
 8002706:	f7ff ffed 	bl	80026e4 <rt_hw_console_output>

    va_end(args);

    return length;
 800270a:	0020      	movs	r0, r4
 800270c:	2c7f      	cmp	r4, #127	; 0x7f
 800270e:	d900      	bls.n	8002712 <rt_kprintf+0x26>
 8002710:	207f      	movs	r0, #127	; 0x7f
}
 8002712:	b003      	add	sp, #12
 8002714:	bc30      	pop	{r4, r5}
 8002716:	bc08      	pop	{r3}
 8002718:	b004      	add	sp, #16
 800271a:	4718      	bx	r3
 800271c:	20000520 	.word	0x20000520

08002720 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8002720:	b510      	push	{r4, lr}
 8002722:	b094      	sub	sp, #80	; 0x50
//	unsigned int cnt = 0;
  HAL_Init();
 8002724:	f001 fbb4 	bl	8003e90 <HAL_Init>

static void SystemClock_Config(void)
{

#if 1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002728:	222c      	movs	r2, #44	; 0x2c
 800272a:	2100      	movs	r1, #0
 800272c:	a809      	add	r0, sp, #36	; 0x24
 800272e:	f003 f8d9 	bl	80058e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002732:	2210      	movs	r2, #16
 8002734:	2100      	movs	r1, #0
 8002736:	4668      	mov	r0, sp
 8002738:	f003 f8d4 	bl	80058e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800273c:	2210      	movs	r2, #16
 800273e:	2100      	movs	r1, #0
 8002740:	a804      	add	r0, sp, #16
 8002742:	f003 f8cf 	bl	80058e4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002746:	2312      	movs	r3, #18
 8002748:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800274a:	3b11      	subs	r3, #17
 800274c:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800274e:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002750:	2380      	movs	r3, #128	; 0x80
 8002752:	021b      	lsls	r3, r3, #8
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002754:	2410      	movs	r4, #16
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002756:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002758:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800275a:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800275c:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800275e:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002760:	3c0e      	subs	r4, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002762:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002764:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002766:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002768:	f001 ff32 	bl	80045d0 <HAL_RCC_OscConfig>
 800276c:	2800      	cmp	r0, #0
 800276e:	d000      	beq.n	8002772 <main+0x52>
  * @retval None
  */
void Error_Handler(void)
{
  /* User may add here some code to deal with this error */
  while(1)
 8002770:	e7fe      	b.n	8002770 <main+0x50>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002772:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002774:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002776:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002778:	2101      	movs	r1, #1
 800277a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800277c:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800277e:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002780:	f002 f9ac 	bl	8004adc <HAL_RCC_ClockConfig>
 8002784:	2800      	cmp	r0, #0
 8002786:	d000      	beq.n	800278a <main+0x6a>
  while(1)
 8002788:	e7fe      	b.n	8002788 <main+0x68>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800278a:	2321      	movs	r3, #33	; 0x21
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800278c:	9006      	str	r0, [sp, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800278e:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002790:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002792:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002794:	f002 fa5a 	bl	8004c4c <HAL_RCCEx_PeriphCLKConfig>
 8002798:	2800      	cmp	r0, #0
 800279a:	d115      	bne.n	80027c8 <main+0xa8>
  bsp_led_init();
 800279c:	f7ff fec2 	bl	8002524 <bsp_led_init>
  bsp_beep_init();
 80027a0:	f7ff fe96 	bl	80024d0 <bsp_beep_init>
  bsp_adc_init();
 80027a4:	f7ff fe1c 	bl	80023e0 <bsp_adc_init>
  bsp_uart_init();
 80027a8:	f7ff ff04 	bl	80025b4 <bsp_uart_init>
  rt_kprintf("\r\nHello World! \r\n");
 80027ac:	4807      	ldr	r0, [pc, #28]	; (80027cc <main+0xac>)
 80027ae:	f7ff ff9d 	bl	80026ec <rt_kprintf>
	bsp_led1_toggle();
 80027b2:	f7ff fee1 	bl	8002578 <bsp_led1_toggle>
	bsp_led2_toggle();
 80027b6:	f7ff fee9 	bl	800258c <bsp_led2_toggle>
	bsp_led3_toggle();
 80027ba:	f7ff fef1 	bl	80025a0 <bsp_led3_toggle>
  	HAL_Delay(500);
 80027be:	20fa      	movs	r0, #250	; 0xfa
 80027c0:	0040      	lsls	r0, r0, #1
 80027c2:	f001 fd61 	bl	8004288 <HAL_Delay>
  while (1)
 80027c6:	e7f4      	b.n	80027b2 <main+0x92>
  while(1)
 80027c8:	e7fe      	b.n	80027c8 <main+0xa8>
 80027ca:	46c0      	nop			; (mov r8, r8)
 80027cc:	08005b28 	.word	0x08005b28

080027d0 <Error_Handler>:
 80027d0:	e7fe      	b.n	80027d0 <Error_Handler>
 80027d2:	46c0      	nop			; (mov r8, r8)

080027d4 <out_buffer>:


// internal buffer output
static inline void out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
  if (idx < maxlen) {
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d200      	bcs.n	80027da <out_buffer+0x6>
    ((char*)buffer)[idx] = character;
 80027d8:	5488      	strb	r0, [r1, r2]
  }
}
 80027da:	4770      	bx	lr

080027dc <out_discard>:

// internal null output
static inline void out_discard(char character, void* buffer, size_t idx, size_t maxlen)
{
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 80027dc:	4770      	bx	lr
 80027de:	46c0      	nop			; (mov r8, r8)

080027e0 <out_rev_>:
}


// output the specified string in reverse, taking care of any zero-padding
static size_t out_rev_(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 80027e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027e2:	4657      	mov	r7, sl
 80027e4:	464e      	mov	r6, r9
 80027e6:	4645      	mov	r5, r8
 80027e8:	46de      	mov	lr, fp
 80027ea:	b5e0      	push	{r5, r6, r7, lr}
 80027ec:	4699      	mov	r9, r3
 80027ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027f0:	0007      	movs	r7, r0
 80027f2:	469a      	mov	sl, r3
  const size_t start_idx = idx;

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80027f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
{
 80027f6:	4688      	mov	r8, r1
 80027f8:	4693      	mov	fp, r2
 80027fa:	0015      	movs	r5, r2
 80027fc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80027fe:	079b      	lsls	r3, r3, #30
 8002800:	d110      	bne.n	8002824 <out_rev_+0x44>
    for (size_t i = len; i < width; i++) {
 8002802:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002804:	429e      	cmp	r6, r3
 8002806:	d20d      	bcs.n	8002824 <out_rev_+0x44>
 8002808:	1b9d      	subs	r5, r3, r6
 800280a:	0014      	movs	r4, r2
 800280c:	000e      	movs	r6, r1
 800280e:	445d      	add	r5, fp
      out(' ', buffer, idx++, maxlen);
 8002810:	0022      	movs	r2, r4
 8002812:	464b      	mov	r3, r9
 8002814:	3401      	adds	r4, #1
 8002816:	0031      	movs	r1, r6
 8002818:	2020      	movs	r0, #32
 800281a:	47b8      	blx	r7
    for (size_t i = len; i < width; i++) {
 800281c:	42a5      	cmp	r5, r4
 800281e:	d1f7      	bne.n	8002810 <out_rev_+0x30>
 8002820:	46b0      	mov	r8, r6
 8002822:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    }
  }

  // reverse string
  while (len) {
 8002824:	2e00      	cmp	r6, #0
 8002826:	d027      	beq.n	8002878 <out_rev_+0x98>
 8002828:	4644      	mov	r4, r8
 800282a:	1975      	adds	r5, r6, r5
    out(buf[--len], buffer, idx++, maxlen);
 800282c:	4653      	mov	r3, sl
 800282e:	1baa      	subs	r2, r5, r6
 8002830:	3e01      	subs	r6, #1
 8002832:	5d98      	ldrb	r0, [r3, r6]
 8002834:	0021      	movs	r1, r4
 8002836:	464b      	mov	r3, r9
 8002838:	47b8      	blx	r7
  while (len) {
 800283a:	2e00      	cmp	r6, #0
 800283c:	d1f6      	bne.n	800282c <out_rev_+0x4c>
 800283e:	0023      	movs	r3, r4
 8002840:	002c      	movs	r4, r5
 8002842:	4698      	mov	r8, r3
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8002844:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002846:	079b      	lsls	r3, r3, #30
 8002848:	d50f      	bpl.n	800286a <out_rev_+0x8a>
    while (idx - start_idx < width) {
 800284a:	465b      	mov	r3, fp
 800284c:	1ae5      	subs	r5, r4, r3
 800284e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002850:	42ab      	cmp	r3, r5
 8002852:	d90a      	bls.n	800286a <out_rev_+0x8a>
 8002854:	4646      	mov	r6, r8
 8002856:	4698      	mov	r8, r3
      out(' ', buffer, idx++, maxlen);
 8002858:	0022      	movs	r2, r4
 800285a:	464b      	mov	r3, r9
 800285c:	0031      	movs	r1, r6
 800285e:	2020      	movs	r0, #32
    while (idx - start_idx < width) {
 8002860:	3501      	adds	r5, #1
      out(' ', buffer, idx++, maxlen);
 8002862:	47b8      	blx	r7
 8002864:	3401      	adds	r4, #1
    while (idx - start_idx < width) {
 8002866:	4545      	cmp	r5, r8
 8002868:	d3f6      	bcc.n	8002858 <out_rev_+0x78>
    }
  }

  return idx;
}
 800286a:	0020      	movs	r0, r4
 800286c:	bcf0      	pop	{r4, r5, r6, r7}
 800286e:	46bb      	mov	fp, r7
 8002870:	46b2      	mov	sl, r6
 8002872:	46a9      	mov	r9, r5
 8002874:	46a0      	mov	r8, r4
 8002876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (len) {
 8002878:	002c      	movs	r4, r5
 800287a:	e7e3      	b.n	8002844 <out_rev_+0x64>

0800287c <print_integer>:
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
}

// An internal itoa-like function
static size_t print_integer(out_fct_type out, char* buffer, size_t idx, size_t maxlen, printf_unsigned_value_t value, bool negative, numeric_base_t base, unsigned int precision, unsigned int width, unsigned int flags)
{
 800287c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800287e:	464e      	mov	r6, r9
 8002880:	4657      	mov	r7, sl
 8002882:	4645      	mov	r5, r8
 8002884:	46de      	mov	lr, fp
 8002886:	b5e0      	push	{r5, r6, r7, lr}
 8002888:	b093      	sub	sp, #76	; 0x4c
 800288a:	9308      	str	r3, [sp, #32]
 800288c:	ab1e      	add	r3, sp, #120	; 0x78
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8002892:	9309      	str	r3, [sp, #36]	; 0x24
 8002894:	ab1f      	add	r3, sp, #124	; 0x7c
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800289a:	4699      	mov	r9, r3
 800289c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800289e:	9005      	str	r0, [sp, #20]
 80028a0:	4698      	mov	r8, r3
  char buf[PRINTF_INTEGER_BUFFER_SIZE];
  size_t len = 0U;

  if (!value) {
 80028a2:	003b      	movs	r3, r7
{
 80028a4:	9106      	str	r1, [sp, #24]
 80028a6:	9207      	str	r2, [sp, #28]
  if (!value) {
 80028a8:	4333      	orrs	r3, r6
 80028aa:	d13f      	bne.n	800292c <print_integer+0xb0>
    if ( !(flags & FLAGS_PRECISION) ) {
 80028ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80028ae:	055b      	lsls	r3, r3, #21
 80028b0:	d472      	bmi.n	8002998 <print_integer+0x11c>
      buf[len++] = '0';
 80028b2:	2330      	movs	r3, #48	; 0x30
 80028b4:	2401      	movs	r4, #1
      flags &= ~FLAGS_HASH;
 80028b6:	9a22      	ldr	r2, [sp, #136]	; 0x88
      buf[len++] = '0';
 80028b8:	a90a      	add	r1, sp, #40	; 0x28
 80028ba:	700b      	strb	r3, [r1, #0]
      flags &= ~FLAGS_HASH;
 80028bc:	3b20      	subs	r3, #32
 80028be:	439a      	bics	r2, r3
 80028c0:	9222      	str	r2, [sp, #136]	; 0x88
    if (!(flags & FLAGS_LEFT)) {
 80028c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80028c4:	079b      	lsls	r3, r3, #30
 80028c6:	d406      	bmi.n	80028d6 <print_integer+0x5a>
      if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80028c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d003      	beq.n	80028d6 <print_integer+0x5a>
 80028ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80028d0:	07db      	lsls	r3, r3, #31
 80028d2:	d500      	bpl.n	80028d6 <print_integer+0x5a>
 80028d4:	e0a4      	b.n	8002a20 <print_integer+0x1a4>
 80028d6:	0023      	movs	r3, r4
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80028d8:	4598      	cmp	r8, r3
 80028da:	d90f      	bls.n	80028fc <print_integer+0x80>
 80028dc:	aa06      	add	r2, sp, #24
 80028de:	4694      	mov	ip, r2
 80028e0:	250f      	movs	r5, #15
      buf[len++] = '0';
 80028e2:	2230      	movs	r2, #48	; 0x30
 80028e4:	4640      	mov	r0, r8
 80028e6:	4465      	add	r5, ip
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80028e8:	2b20      	cmp	r3, #32
 80028ea:	d102      	bne.n	80028f2 <print_integer+0x76>
 80028ec:	e006      	b.n	80028fc <print_integer+0x80>
 80028ee:	2b20      	cmp	r3, #32
 80028f0:	d003      	beq.n	80028fa <print_integer+0x7e>
      buf[len++] = '0';
 80028f2:	3301      	adds	r3, #1
 80028f4:	54ea      	strb	r2, [r5, r3]
    while ((len < precision) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80028f6:	4298      	cmp	r0, r3
 80028f8:	d1f9      	bne.n	80028ee <print_integer+0x72>
 80028fa:	4680      	mov	r8, r0
    if (base == BASE_OCTAL && (len > unpadded_len)) {
 80028fc:	464a      	mov	r2, r9
 80028fe:	2a08      	cmp	r2, #8
 8002900:	d100      	bne.n	8002904 <print_integer+0x88>
 8002902:	e07b      	b.n	80029fc <print_integer+0x180>
  if (flags & (FLAGS_HASH | FLAGS_POINTER)) {
 8002904:	4a7f      	ldr	r2, [pc, #508]	; (8002b04 <print_integer+0x288>)
 8002906:	9822      	ldr	r0, [sp, #136]	; 0x88
 8002908:	4210      	tst	r0, r2
 800290a:	d05c      	beq.n	80029c6 <print_integer+0x14a>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 800290c:	0002      	movs	r2, r0
 800290e:	0552      	lsls	r2, r2, #21
 8002910:	d44d      	bmi.n	80029ae <print_integer+0x132>
 8002912:	2b00      	cmp	r3, #0
 8002914:	d146      	bne.n	80029a4 <print_integer+0x128>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002916:	464b      	mov	r3, r9
 8002918:	2b10      	cmp	r3, #16
 800291a:	d100      	bne.n	800291e <print_integer+0xa2>
 800291c:	e0d4      	b.n	8002ac8 <print_integer+0x24c>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 800291e:	2b02      	cmp	r3, #2
 8002920:	d100      	bne.n	8002924 <print_integer+0xa8>
 8002922:	e0dc      	b.n	8002ade <print_integer+0x262>
      buf[len++] = '0';
 8002924:	2330      	movs	r3, #48	; 0x30
 8002926:	700b      	strb	r3, [r1, #0]
 8002928:	3b2f      	subs	r3, #47	; 0x2f
 800292a:	e04e      	b.n	80029ca <print_integer+0x14e>
 800292c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800292e:	2361      	movs	r3, #97	; 0x61
 8002930:	0692      	lsls	r2, r2, #26
 8002932:	d42f      	bmi.n	8002994 <print_integer+0x118>
      // don't differ on 0 values
    }
  }
  else {
    do {
      const char digit = (char)(value % base);
 8002934:	2200      	movs	r2, #0
 8002936:	4692      	mov	sl, r2
 8002938:	aa06      	add	r2, sp, #24
 800293a:	4694      	mov	ip, r2
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 800293c:	220a      	movs	r2, #10
 800293e:	250f      	movs	r5, #15
 8002940:	4252      	negs	r2, r2
 8002942:	4693      	mov	fp, r2
 8002944:	b2db      	uxtb	r3, r3
 8002946:	4465      	add	r5, ip
 8002948:	449b      	add	fp, r3
 800294a:	002b      	movs	r3, r5
  size_t len = 0U;
 800294c:	2400      	movs	r4, #0
 800294e:	464d      	mov	r5, r9
 8002950:	4699      	mov	r9, r3
 8002952:	e00a      	b.n	800296a <print_integer+0xee>
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8002954:	464b      	mov	r3, r9
 8002956:	3230      	adds	r2, #48	; 0x30
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	3401      	adds	r4, #1
 800295c:	551a      	strb	r2, [r3, r4]
      value /= base;
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 800295e:	45b2      	cmp	sl, r6
 8002960:	d013      	beq.n	800298a <print_integer+0x10e>
 8002962:	2c20      	cmp	r4, #32
 8002964:	d013      	beq.n	800298e <print_integer+0x112>
      value /= base;
 8002966:	0007      	movs	r7, r0
 8002968:	000e      	movs	r6, r1
      const char digit = (char)(value % base);
 800296a:	002a      	movs	r2, r5
 800296c:	2300      	movs	r3, #0
 800296e:	0038      	movs	r0, r7
 8002970:	0031      	movs	r1, r6
 8002972:	f7fd fcb5 	bl	80002e0 <__aeabi_uldivmod>
 8002976:	b2d2      	uxtb	r2, r2
      buf[len++] = (char)(digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10);
 8002978:	2a09      	cmp	r2, #9
 800297a:	d9eb      	bls.n	8002954 <print_integer+0xd8>
 800297c:	464b      	mov	r3, r9
 800297e:	445a      	add	r2, fp
 8002980:	b2d2      	uxtb	r2, r2
 8002982:	3401      	adds	r4, #1
 8002984:	551a      	strb	r2, [r3, r4]
    } while (value && (len < PRINTF_INTEGER_BUFFER_SIZE));
 8002986:	45b2      	cmp	sl, r6
 8002988:	d1eb      	bne.n	8002962 <print_integer+0xe6>
 800298a:	42bd      	cmp	r5, r7
 800298c:	d9e9      	bls.n	8002962 <print_integer+0xe6>
 800298e:	46a9      	mov	r9, r5
 8002990:	a90a      	add	r1, sp, #40	; 0x28
 8002992:	e796      	b.n	80028c2 <print_integer+0x46>
 8002994:	2341      	movs	r3, #65	; 0x41
 8002996:	e7cd      	b.n	8002934 <print_integer+0xb8>
    else if (base == BASE_HEX) {
 8002998:	464b      	mov	r3, r9
 800299a:	2b10      	cmp	r3, #16
 800299c:	d068      	beq.n	8002a70 <print_integer+0x1f4>
  size_t len = 0U;
 800299e:	2400      	movs	r4, #0
 80029a0:	a90a      	add	r1, sp, #40	; 0x28
 80029a2:	e78e      	b.n	80028c2 <print_integer+0x46>
    if (!(flags & FLAGS_PRECISION) && len && ((len == precision) || (len == width))) {
 80029a4:	4598      	cmp	r8, r3
 80029a6:	d06e      	beq.n	8002a86 <print_integer+0x20a>
 80029a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d06b      	beq.n	8002a86 <print_integer+0x20a>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80029ae:	464a      	mov	r2, r9
 80029b0:	2a10      	cmp	r2, #16
 80029b2:	d100      	bne.n	80029b6 <print_integer+0x13a>
 80029b4:	e076      	b.n	8002aa4 <print_integer+0x228>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 80029b6:	2a02      	cmp	r2, #2
 80029b8:	d053      	beq.n	8002a62 <print_integer+0x1e6>
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 80029ba:	2b20      	cmp	r3, #32
 80029bc:	d00b      	beq.n	80029d6 <print_integer+0x15a>
      buf[len++] = 'X';
 80029be:	001a      	movs	r2, r3
      buf[len++] = '0';
 80029c0:	2030      	movs	r0, #48	; 0x30
 80029c2:	1c53      	adds	r3, r2, #1
 80029c4:	5488      	strb	r0, [r1, r2]
  if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 80029c6:	2b20      	cmp	r3, #32
 80029c8:	d005      	beq.n	80029d6 <print_integer+0x15a>
    if (negative) {
 80029ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80029cc:	2a00      	cmp	r2, #0
 80029ce:	d01d      	beq.n	8002a0c <print_integer+0x190>
      buf[len++] = '-';
 80029d0:	222d      	movs	r2, #45	; 0x2d
 80029d2:	54ca      	strb	r2, [r1, r3]
 80029d4:	3301      	adds	r3, #1
  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 80029d6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	9203      	str	r2, [sp, #12]
 80029dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80029de:	9100      	str	r1, [sp, #0]
 80029e0:	9202      	str	r2, [sp, #8]
 80029e2:	9b08      	ldr	r3, [sp, #32]
 80029e4:	9a07      	ldr	r2, [sp, #28]
 80029e6:	9906      	ldr	r1, [sp, #24]
 80029e8:	9805      	ldr	r0, [sp, #20]
 80029ea:	f7ff fef9 	bl	80027e0 <out_rev_>
  }

  return print_integer_finalization(out, buffer, idx, maxlen, buf, len, negative, base, precision, width, flags);
}
 80029ee:	b013      	add	sp, #76	; 0x4c
 80029f0:	bcf0      	pop	{r4, r5, r6, r7}
 80029f2:	46bb      	mov	fp, r7
 80029f4:	46b2      	mov	sl, r6
 80029f6:	46a9      	mov	r9, r5
 80029f8:	46a0      	mov	r8, r4
 80029fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (base == BASE_OCTAL && (len > unpadded_len)) {
 80029fc:	429c      	cmp	r4, r3
 80029fe:	d300      	bcc.n	8002a02 <print_integer+0x186>
 8002a00:	e780      	b.n	8002904 <print_integer+0x88>
      flags &= ~FLAGS_HASH;
 8002a02:	9822      	ldr	r0, [sp, #136]	; 0x88
 8002a04:	3208      	adds	r2, #8
 8002a06:	4390      	bics	r0, r2
 8002a08:	9022      	str	r0, [sp, #136]	; 0x88
 8002a0a:	e77b      	b.n	8002904 <print_integer+0x88>
    else if (flags & FLAGS_PLUS) {
 8002a0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002a0e:	0752      	lsls	r2, r2, #29
 8002a10:	d423      	bmi.n	8002a5a <print_integer+0x1de>
    else if (flags & FLAGS_SPACE) {
 8002a12:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002a14:	0712      	lsls	r2, r2, #28
 8002a16:	d5de      	bpl.n	80029d6 <print_integer+0x15a>
      buf[len++] = ' ';
 8002a18:	2220      	movs	r2, #32
 8002a1a:	54ca      	strb	r2, [r1, r3]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	e7da      	b.n	80029d6 <print_integer+0x15a>
      if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d12b      	bne.n	8002a7e <print_integer+0x202>
 8002a26:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002a28:	330c      	adds	r3, #12
 8002a2a:	4213      	tst	r3, r2
 8002a2c:	d127      	bne.n	8002a7e <print_integer+0x202>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002a2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002a30:	429c      	cmp	r4, r3
 8002a32:	d300      	bcc.n	8002a36 <print_integer+0x1ba>
 8002a34:	e74f      	b.n	80028d6 <print_integer+0x5a>
 8002a36:	aa06      	add	r2, sp, #24
 8002a38:	4694      	mov	ip, r2
 8002a3a:	250f      	movs	r5, #15
 8002a3c:	0023      	movs	r3, r4
        buf[len++] = '0';
 8002a3e:	2230      	movs	r2, #48	; 0x30
 8002a40:	4465      	add	r5, ip
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002a42:	2c1f      	cmp	r4, #31
 8002a44:	d82c      	bhi.n	8002aa0 <print_integer+0x224>
 8002a46:	9821      	ldr	r0, [sp, #132]	; 0x84
 8002a48:	e001      	b.n	8002a4e <print_integer+0x1d2>
 8002a4a:	2b20      	cmp	r3, #32
 8002a4c:	d028      	beq.n	8002aa0 <print_integer+0x224>
        buf[len++] = '0';
 8002a4e:	3301      	adds	r3, #1
 8002a50:	54ea      	strb	r2, [r5, r3]
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002a52:	4283      	cmp	r3, r0
 8002a54:	d1f9      	bne.n	8002a4a <print_integer+0x1ce>
 8002a56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002a58:	e73e      	b.n	80028d8 <print_integer+0x5c>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8002a5a:	222b      	movs	r2, #43	; 0x2b
 8002a5c:	54ca      	strb	r2, [r1, r3]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	e7b9      	b.n	80029d6 <print_integer+0x15a>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002a62:	2b20      	cmp	r3, #32
 8002a64:	d0b7      	beq.n	80029d6 <print_integer+0x15a>
 8002a66:	001a      	movs	r2, r3
      buf[len++] = 'b';
 8002a68:	2062      	movs	r0, #98	; 0x62
 8002a6a:	1c53      	adds	r3, r2, #1
 8002a6c:	5488      	strb	r0, [r1, r2]
 8002a6e:	e7a4      	b.n	80029ba <print_integer+0x13e>
      flags &= ~FLAGS_HASH;
 8002a70:	464a      	mov	r2, r9
 8002a72:	9b22      	ldr	r3, [sp, #136]	; 0x88
  size_t len = 0U;
 8002a74:	2400      	movs	r4, #0
      flags &= ~FLAGS_HASH;
 8002a76:	4393      	bics	r3, r2
 8002a78:	9322      	str	r3, [sp, #136]	; 0x88
 8002a7a:	a90a      	add	r1, sp, #40	; 0x28
 8002a7c:	e721      	b.n	80028c2 <print_integer+0x46>
        width--;
 8002a7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002a80:	3b01      	subs	r3, #1
 8002a82:	9321      	str	r3, [sp, #132]	; 0x84
 8002a84:	e7d3      	b.n	8002a2e <print_integer+0x1b2>
      if (unpadded_len < len) {
 8002a86:	429c      	cmp	r4, r3
 8002a88:	d291      	bcs.n	80029ae <print_integer+0x132>
        len--;
 8002a8a:	1e5a      	subs	r2, r3, #1
      if (len && (base == BASE_HEX)) {
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d100      	bne.n	8002a92 <print_integer+0x216>
 8002a90:	e741      	b.n	8002916 <print_integer+0x9a>
 8002a92:	4648      	mov	r0, r9
 8002a94:	2810      	cmp	r0, #16
 8002a96:	d026      	beq.n	8002ae6 <print_integer+0x26a>
    else if ((base == BASE_BINARY) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002a98:	2802      	cmp	r0, #2
 8002a9a:	d0e5      	beq.n	8002a68 <print_integer+0x1ec>
        len--;
 8002a9c:	0013      	movs	r3, r2
 8002a9e:	e78e      	b.n	80029be <print_integer+0x142>
      while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002aa0:	2320      	movs	r3, #32
 8002aa2:	e72b      	b.n	80028fc <print_integer+0x80>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002aa4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002aa6:	0692      	lsls	r2, r2, #26
 8002aa8:	d506      	bpl.n	8002ab8 <print_integer+0x23c>
    else if ((base == BASE_HEX) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002aaa:	2b20      	cmp	r3, #32
 8002aac:	d093      	beq.n	80029d6 <print_integer+0x15a>
        len--;
 8002aae:	0018      	movs	r0, r3
      buf[len++] = 'X';
 8002ab0:	2258      	movs	r2, #88	; 0x58
 8002ab2:	1c43      	adds	r3, r0, #1
 8002ab4:	540a      	strb	r2, [r1, r0]
 8002ab6:	e780      	b.n	80029ba <print_integer+0x13e>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002ab8:	2b20      	cmp	r3, #32
 8002aba:	d100      	bne.n	8002abe <print_integer+0x242>
 8002abc:	e78b      	b.n	80029d6 <print_integer+0x15a>
      buf[len++] = 'x';
 8002abe:	18c8      	adds	r0, r1, r3
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	2278      	movs	r2, #120	; 0x78
 8002ac4:	7002      	strb	r2, [r0, #0]
 8002ac6:	e778      	b.n	80029ba <print_integer+0x13e>
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002ac8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002aca:	069b      	lsls	r3, r3, #26
 8002acc:	d403      	bmi.n	8002ad6 <print_integer+0x25a>
      buf[len++] = 'x';
 8002ace:	2378      	movs	r3, #120	; 0x78
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	700b      	strb	r3, [r1, #0]
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8002ad4:	e774      	b.n	80029c0 <print_integer+0x144>
      buf[len++] = 'X';
 8002ad6:	2358      	movs	r3, #88	; 0x58
 8002ad8:	2201      	movs	r2, #1
 8002ada:	700b      	strb	r3, [r1, #0]
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8002adc:	e770      	b.n	80029c0 <print_integer+0x144>
      buf[len++] = 'b';
 8002ade:	3360      	adds	r3, #96	; 0x60
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	700b      	strb	r3, [r1, #0]
    if (len < PRINTF_INTEGER_BUFFER_SIZE) {
 8002ae4:	e76c      	b.n	80029c0 <print_integer+0x144>
        if (unpadded_len < len) {
 8002ae6:	4294      	cmp	r4, r2
 8002ae8:	d206      	bcs.n	8002af8 <print_integer+0x27c>
          len--;
 8002aea:	1e98      	subs	r0, r3, #2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002aec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002aee:	069b      	lsls	r3, r3, #26
 8002af0:	d4de      	bmi.n	8002ab0 <print_integer+0x234>
      buf[len++] = 'x';
 8002af2:	0013      	movs	r3, r2
 8002af4:	1808      	adds	r0, r1, r0
 8002af6:	e7e4      	b.n	8002ac2 <print_integer+0x246>
        len--;
 8002af8:	0013      	movs	r3, r2
    if ((base == BASE_HEX) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_INTEGER_BUFFER_SIZE)) {
 8002afa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002afc:	0692      	lsls	r2, r2, #26
 8002afe:	d5de      	bpl.n	8002abe <print_integer+0x242>
 8002b00:	e7d5      	b.n	8002aae <print_integer+0x232>
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	00001010 	.word	0x00001010

08002b08 <get_components>:

// Break up a double number - which is known to be a finite non-negative number -
// into its base-10 parts: integral - before the decimal point, and fractional - after it.
// Taken the precision into account, but does not change it even internally.
static struct double_components get_components(double number, unsigned int precision)
{
 8002b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b0a:	4645      	mov	r5, r8
 8002b0c:	4698      	mov	r8, r3
 8002b0e:	46de      	mov	lr, fp
 8002b10:	4657      	mov	r7, sl
 8002b12:	464e      	mov	r6, r9
  struct double_components number_;
  number_.is_negative = get_sign(number);
 8002b14:	0fdb      	lsrs	r3, r3, #31
 8002b16:	469b      	mov	fp, r3
  double abs_number = (number_.is_negative) ? -number : number;
 8002b18:	4643      	mov	r3, r8
{
 8002b1a:	b5e0      	push	{r5, r6, r7, lr}
 8002b1c:	4681      	mov	r9, r0
 8002b1e:	4692      	mov	sl, r2
 8002b20:	b085      	sub	sp, #20
  double abs_number = (number_.is_negative) ? -number : number;
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	da03      	bge.n	8002b2e <get_components+0x26>
 8002b26:	2380      	movs	r3, #128	; 0x80
 8002b28:	061b      	lsls	r3, r3, #24
 8002b2a:	469c      	mov	ip, r3
 8002b2c:	44e0      	add	r8, ip
  number_.integral = (int_fast64_t)abs_number;
 8002b2e:	4650      	mov	r0, sl
 8002b30:	4641      	mov	r1, r8
 8002b32:	f7fd fbf5 	bl	8000320 <__aeabi_d2lz>
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 8002b36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  number_.integral = (int_fast64_t)abs_number;
 8002b38:	9000      	str	r0, [sp, #0]
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 8002b3a:	00da      	lsls	r2, r3, #3
 8002b3c:	4b49      	ldr	r3, [pc, #292]	; (8002c64 <get_components+0x15c>)
  number_.integral = (int_fast64_t)abs_number;
 8002b3e:	9101      	str	r1, [sp, #4]
  double remainder = (abs_number - number_.integral) * powers_of_10[precision];
 8002b40:	189b      	adds	r3, r3, r2
 8002b42:	9800      	ldr	r0, [sp, #0]
 8002b44:	9901      	ldr	r1, [sp, #4]
 8002b46:	681c      	ldr	r4, [r3, #0]
 8002b48:	685d      	ldr	r5, [r3, #4]
 8002b4a:	f7fd fc25 	bl	8000398 <__aeabi_l2d>
 8002b4e:	0002      	movs	r2, r0
 8002b50:	000b      	movs	r3, r1
 8002b52:	4650      	mov	r0, sl
 8002b54:	4641      	mov	r1, r8
 8002b56:	f7fe fec9 	bl	80018ec <__aeabi_dsub>
 8002b5a:	0022      	movs	r2, r4
 8002b5c:	002b      	movs	r3, r5
 8002b5e:	9402      	str	r4, [sp, #8]
 8002b60:	9503      	str	r5, [sp, #12]
 8002b62:	f7fe fc57 	bl	8001414 <__aeabi_dmul>
 8002b66:	0004      	movs	r4, r0
 8002b68:	000d      	movs	r5, r1
  number_.fractional = (int_fast64_t)remainder;
 8002b6a:	f7fd fbd9 	bl	8000320 <__aeabi_d2lz>
 8002b6e:	0006      	movs	r6, r0
 8002b70:	000f      	movs	r7, r1

  remainder -= (double) number_.fractional;
 8002b72:	f7fd fc11 	bl	8000398 <__aeabi_l2d>
 8002b76:	0002      	movs	r2, r0
 8002b78:	000b      	movs	r3, r1
 8002b7a:	0020      	movs	r0, r4
 8002b7c:	0029      	movs	r1, r5
 8002b7e:	f7fe feb5 	bl	80018ec <__aeabi_dsub>

  if (remainder > 0.5) {
 8002b82:	2200      	movs	r2, #0
 8002b84:	4b38      	ldr	r3, [pc, #224]	; (8002c68 <get_components+0x160>)
  remainder -= (double) number_.fractional;
 8002b86:	0004      	movs	r4, r0
 8002b88:	000d      	movs	r5, r1
  if (remainder > 0.5) {
 8002b8a:	f7fd fb71 	bl	8000270 <__aeabi_dcmpgt>
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	d043      	beq.n	8002c1a <get_components+0x112>
    ++number_.fractional;
 8002b92:	2401      	movs	r4, #1
 8002b94:	2500      	movs	r5, #0
 8002b96:	1936      	adds	r6, r6, r4
 8002b98:	416f      	adcs	r7, r5
    // handle rollover, e.g. case 0.99 with precision 1 is 1.0
    if ((double) number_.fractional >= powers_of_10[precision]) {
 8002b9a:	0030      	movs	r0, r6
 8002b9c:	0039      	movs	r1, r7
 8002b9e:	f7fd fbfb 	bl	8000398 <__aeabi_l2d>
 8002ba2:	0002      	movs	r2, r0
 8002ba4:	000b      	movs	r3, r1
 8002ba6:	9802      	ldr	r0, [sp, #8]
 8002ba8:	9903      	ldr	r1, [sp, #12]
 8002baa:	f7fd fb57 	bl	800025c <__aeabi_dcmple>
 8002bae:	2800      	cmp	r0, #0
 8002bb0:	d143      	bne.n	8002c3a <get_components+0x132>
      // if halfway, round up if odd OR if last digit is 0
      ++number_.fractional;
    }
  }

  if (precision == 0U) {
 8002bb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d11e      	bne.n	8002bf6 <get_components+0xee>
    remainder = abs_number - (double) number_.integral;
 8002bb8:	9800      	ldr	r0, [sp, #0]
 8002bba:	9901      	ldr	r1, [sp, #4]
 8002bbc:	f7fd fbec 	bl	8000398 <__aeabi_l2d>
 8002bc0:	0002      	movs	r2, r0
 8002bc2:	000b      	movs	r3, r1
 8002bc4:	4650      	mov	r0, sl
 8002bc6:	4641      	mov	r1, r8
 8002bc8:	f7fe fe90 	bl	80018ec <__aeabi_dsub>
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 8002bcc:	2200      	movs	r2, #0
 8002bce:	4b26      	ldr	r3, [pc, #152]	; (8002c68 <get_components+0x160>)
    remainder = abs_number - (double) number_.integral;
 8002bd0:	0004      	movs	r4, r0
 8002bd2:	000d      	movs	r5, r1
    if ((!(remainder < 0.5) || (remainder > 0.5)) && (number_.integral & 1)) {
 8002bd4:	f7fd fb38 	bl	8000248 <__aeabi_dcmplt>
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	d007      	beq.n	8002bec <get_components+0xe4>
 8002bdc:	2200      	movs	r2, #0
 8002bde:	0020      	movs	r0, r4
 8002be0:	0029      	movs	r1, r5
 8002be2:	4b21      	ldr	r3, [pc, #132]	; (8002c68 <get_components+0x160>)
 8002be4:	f7fd fb44 	bl	8000270 <__aeabi_dcmpgt>
 8002be8:	2800      	cmp	r0, #0
 8002bea:	d004      	beq.n	8002bf6 <get_components+0xee>
 8002bec:	9800      	ldr	r0, [sp, #0]
 8002bee:	9901      	ldr	r1, [sp, #4]
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	4203      	tst	r3, r0
 8002bf4:	d12a      	bne.n	8002c4c <get_components+0x144>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++number_.integral;
    }
  }
  return number_;
 8002bf6:	9b00      	ldr	r3, [sp, #0]
 8002bf8:	9c01      	ldr	r4, [sp, #4]
 8002bfa:	464a      	mov	r2, r9
}
 8002bfc:	4648      	mov	r0, r9
  return number_;
 8002bfe:	6013      	str	r3, [r2, #0]
 8002c00:	6054      	str	r4, [r2, #4]
 8002c02:	6096      	str	r6, [r2, #8]
 8002c04:	60d7      	str	r7, [r2, #12]
 8002c06:	464b      	mov	r3, r9
 8002c08:	465a      	mov	r2, fp
 8002c0a:	741a      	strb	r2, [r3, #16]
}
 8002c0c:	b005      	add	sp, #20
 8002c0e:	bcf0      	pop	{r4, r5, r6, r7}
 8002c10:	46bb      	mov	fp, r7
 8002c12:	46b2      	mov	sl, r6
 8002c14:	46a9      	mov	r9, r5
 8002c16:	46a0      	mov	r8, r4
 8002c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if (remainder == 0.5) {
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	0020      	movs	r0, r4
 8002c1e:	0029      	movs	r1, r5
 8002c20:	4b11      	ldr	r3, [pc, #68]	; (8002c68 <get_components+0x160>)
 8002c22:	f7fd fb0b 	bl	800023c <__aeabi_dcmpeq>
 8002c26:	2800      	cmp	r0, #0
 8002c28:	d0c3      	beq.n	8002bb2 <get_components+0xaa>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 8002c2a:	0033      	movs	r3, r6
 8002c2c:	433b      	orrs	r3, r7
 8002c2e:	d114      	bne.n	8002c5a <get_components+0x152>
      ++number_.fractional;
 8002c30:	2401      	movs	r4, #1
 8002c32:	2500      	movs	r5, #0
 8002c34:	1936      	adds	r6, r6, r4
 8002c36:	416f      	adcs	r7, r5
 8002c38:	e7bb      	b.n	8002bb2 <get_components+0xaa>
      ++number_.integral;
 8002c3a:	9a00      	ldr	r2, [sp, #0]
 8002c3c:	9b01      	ldr	r3, [sp, #4]
 8002c3e:	1912      	adds	r2, r2, r4
 8002c40:	416b      	adcs	r3, r5
      number_.fractional = 0;
 8002c42:	2600      	movs	r6, #0
 8002c44:	2700      	movs	r7, #0
      ++number_.integral;
 8002c46:	9200      	str	r2, [sp, #0]
 8002c48:	9301      	str	r3, [sp, #4]
 8002c4a:	e7b2      	b.n	8002bb2 <get_components+0xaa>
      ++number_.integral;
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	2300      	movs	r3, #0
 8002c50:	1880      	adds	r0, r0, r2
 8002c52:	4159      	adcs	r1, r3
 8002c54:	9000      	str	r0, [sp, #0]
 8002c56:	9101      	str	r1, [sp, #4]
 8002c58:	e7cd      	b.n	8002bf6 <get_components+0xee>
    if ((number_.fractional == 0U) || (number_.fractional & 1U)) {
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	4233      	tst	r3, r6
 8002c5e:	d0a8      	beq.n	8002bb2 <get_components+0xaa>
 8002c60:	e7e6      	b.n	8002c30 <get_components+0x128>
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	08005d48 	.word	0x08005d48
 8002c68:	3fe00000 	.word	0x3fe00000

08002c6c <print_broken_up_decimal.isra.0>:
  }
  return components;
}
#endif

static size_t print_broken_up_decimal(
 8002c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c6e:	464e      	mov	r6, r9
 8002c70:	4645      	mov	r5, r8
 8002c72:	4657      	mov	r7, sl
 8002c74:	46de      	mov	lr, fp
 8002c76:	b5e0      	push	{r5, r6, r7, lr}
 8002c78:	b087      	sub	sp, #28
 8002c7a:	001f      	movs	r7, r3
 8002c7c:	ab10      	add	r3, sp, #64	; 0x40
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	0005      	movs	r5, r0
 8002c82:	9305      	str	r3, [sp, #20]
 8002c84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002c86:	000e      	movs	r6, r1
 8002c88:	4690      	mov	r8, r2
 8002c8a:	4699      	mov	r9, r3
 8002c8c:	9c19      	ldr	r4, [sp, #100]	; 0x64
  struct double_components number_, out_fct_type out, char *buffer, size_t idx, size_t maxlen, unsigned int precision,
  unsigned int width, unsigned int flags, char *buf, size_t len)
{
  if (precision != 0U) {
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d046      	beq.n	8002d20 <print_broken_up_decimal.isra.0+0xb4>
    // do fractional part, as an unsigned number

    unsigned int count = precision;

    if (flags & FLAGS_ADAPT_EXP && !(flags & FLAGS_HASH)) {
 8002c92:	2381      	movs	r3, #129	; 0x81
 8002c94:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	4013      	ands	r3, r2
 8002c9a:	2280      	movs	r2, #128	; 0x80
 8002c9c:	0112      	lsls	r2, r2, #4
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d100      	bne.n	8002ca4 <print_broken_up_decimal.isra.0+0x38>
 8002ca2:	e0a3      	b.n	8002dec <print_broken_up_decimal.isra.0+0x180>
 8002ca4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8002ca6:	003a      	movs	r2, r7
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	469a      	mov	sl, r3
 8002cac:	0033      	movs	r3, r6
 8002cae:	4647      	mov	r7, r8
 8002cb0:	464e      	mov	r6, r9
 8002cb2:	46a8      	mov	r8, r5
 8002cb4:	4699      	mov	r9, r3
 8002cb6:	0015      	movs	r5, r2
 8002cb8:	e016      	b.n	8002ce8 <print_broken_up_decimal.isra.0+0x7c>
      // non-zero fractional part digits (see below)
    }

    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
        --count;
 8002cba:	1e73      	subs	r3, r6, #1
        buf[len++] = (char)('0' + number_.fractional % 10U);
 8002cbc:	0038      	movs	r0, r7
 8002cbe:	0029      	movs	r1, r5
        --count;
 8002cc0:	469b      	mov	fp, r3
        buf[len++] = (char)('0' + number_.fractional % 10U);
 8002cc2:	220a      	movs	r2, #10
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	f7fd fae7 	bl	8000298 <__aeabi_ldivmod>
 8002cca:	4653      	mov	r3, sl
 8002ccc:	3230      	adds	r2, #48	; 0x30
 8002cce:	3401      	adds	r4, #1
 8002cd0:	551a      	strb	r2, [r3, r4]
        if (!(number_.fractional /= 10U)) {
 8002cd2:	0038      	movs	r0, r7
 8002cd4:	0029      	movs	r1, r5
 8002cd6:	220a      	movs	r2, #10
 8002cd8:	2300      	movs	r3, #0
 8002cda:	f7fd fadd 	bl	8000298 <__aeabi_ldivmod>
 8002cde:	000d      	movs	r5, r1
 8002ce0:	0007      	movs	r7, r0
 8002ce2:	4301      	orrs	r1, r0
 8002ce4:	d057      	beq.n	8002d96 <print_broken_up_decimal.isra.0+0x12a>
        --count;
 8002ce6:	465e      	mov	r6, fp
      while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8002ce8:	2c20      	cmp	r4, #32
 8002cea:	d1e6      	bne.n	8002cba <print_broken_up_decimal.isra.0+0x4e>
      break;
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8002cec:	2303      	movs	r3, #3
 8002cee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d06a      	beq.n	8002dcc <print_broken_up_decimal.isra.0+0x160>
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
      buf[len++] = '0';
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8002cf6:	2320      	movs	r3, #32
    else if (flags & FLAGS_SPACE) {
      buf[len++] = ' ';
    }
  }

  return out_rev_(out, buffer, idx, maxlen, buf, len, width, flags);
 8002cf8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8002cfa:	9301      	str	r3, [sp, #4]
 8002cfc:	9203      	str	r2, [sp, #12]
 8002cfe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8002d00:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	9202      	str	r2, [sp, #8]
 8002d06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002d08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8002d0a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8002d0c:	9811      	ldr	r0, [sp, #68]	; 0x44
 8002d0e:	f7ff fd67 	bl	80027e0 <out_rev_>
}
 8002d12:	b007      	add	sp, #28
 8002d14:	bcf0      	pop	{r4, r5, r6, r7}
 8002d16:	46bb      	mov	fp, r7
 8002d18:	46b2      	mov	sl, r6
 8002d1a:	46a9      	mov	r9, r5
 8002d1c:	46a0      	mov	r8, r4
 8002d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (flags & FLAGS_HASH) {
 8002d20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8002d22:	06db      	lsls	r3, r3, #27
 8002d24:	d505      	bpl.n	8002d32 <print_broken_up_decimal.isra.0+0xc6>
      if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8002d26:	2c20      	cmp	r4, #32
 8002d28:	d0e0      	beq.n	8002cec <print_broken_up_decimal.isra.0+0x80>
        buf[len++] = '.';
 8002d2a:	232e      	movs	r3, #46	; 0x2e
 8002d2c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8002d2e:	5513      	strb	r3, [r2, r4]
 8002d30:	3401      	adds	r4, #1
    buf[len++] = (char)('0' + (number_.integral % 10));
 8002d32:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8002d34:	1e5f      	subs	r7, r3, #1
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8002d36:	2c20      	cmp	r4, #32
 8002d38:	d0d8      	beq.n	8002cec <print_broken_up_decimal.isra.0+0x80>
    buf[len++] = (char)('0' + (number_.integral % 10));
 8002d3a:	0028      	movs	r0, r5
 8002d3c:	0031      	movs	r1, r6
 8002d3e:	220a      	movs	r2, #10
 8002d40:	2300      	movs	r3, #0
 8002d42:	f7fd faa9 	bl	8000298 <__aeabi_ldivmod>
 8002d46:	3401      	adds	r4, #1
 8002d48:	3230      	adds	r2, #48	; 0x30
    if (!(number_.integral /= 10)) {
 8002d4a:	0028      	movs	r0, r5
 8002d4c:	0031      	movs	r1, r6
    buf[len++] = (char)('0' + (number_.integral % 10));
 8002d4e:	553a      	strb	r2, [r7, r4]
    if (!(number_.integral /= 10)) {
 8002d50:	2300      	movs	r3, #0
 8002d52:	220a      	movs	r2, #10
 8002d54:	f7fd faa0 	bl	8000298 <__aeabi_ldivmod>
 8002d58:	000e      	movs	r6, r1
 8002d5a:	0005      	movs	r5, r0
 8002d5c:	4301      	orrs	r1, r0
 8002d5e:	d1ea      	bne.n	8002d36 <print_broken_up_decimal.isra.0+0xca>
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8002d60:	2303      	movs	r3, #3
 8002d62:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8002d64:	4013      	ands	r3, r2
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d07a      	beq.n	8002e60 <print_broken_up_decimal.isra.0+0x1f4>
  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8002d6a:	2c20      	cmp	r4, #32
 8002d6c:	d0c3      	beq.n	8002cf6 <print_broken_up_decimal.isra.0+0x8a>
    if (number_.is_negative) {
 8002d6e:	9b05      	ldr	r3, [sp, #20]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d004      	beq.n	8002d7e <print_broken_up_decimal.isra.0+0x112>
      buf[len++] = '-';
 8002d74:	222d      	movs	r2, #45	; 0x2d
 8002d76:	9918      	ldr	r1, [sp, #96]	; 0x60
 8002d78:	1c63      	adds	r3, r4, #1
 8002d7a:	550a      	strb	r2, [r1, r4]
 8002d7c:	e7bc      	b.n	8002cf8 <print_broken_up_decimal.isra.0+0x8c>
    else if (flags & FLAGS_PLUS) {
 8002d7e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8002d80:	075b      	lsls	r3, r3, #29
 8002d82:	d468      	bmi.n	8002e56 <print_broken_up_decimal.isra.0+0x1ea>
    else if (flags & FLAGS_SPACE) {
 8002d84:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8002d86:	0023      	movs	r3, r4
 8002d88:	0712      	lsls	r2, r2, #28
 8002d8a:	d5b5      	bpl.n	8002cf8 <print_broken_up_decimal.isra.0+0x8c>
      buf[len++] = ' ';
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8002d90:	3301      	adds	r3, #1
 8002d92:	550a      	strb	r2, [r1, r4]
 8002d94:	e7b0      	b.n	8002cf8 <print_broken_up_decimal.isra.0+0x8c>
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8002d96:	464b      	mov	r3, r9
 8002d98:	4645      	mov	r5, r8
 8002d9a:	46b1      	mov	r9, r6
 8002d9c:	001e      	movs	r6, r3
 8002d9e:	2c20      	cmp	r4, #32
 8002da0:	d0a4      	beq.n	8002cec <print_broken_up_decimal.isra.0+0x80>
 8002da2:	465b      	mov	r3, fp
 8002da4:	0022      	movs	r2, r4
        buf[len++] = '0';
 8002da6:	2130      	movs	r1, #48	; 0x30
 8002da8:	4648      	mov	r0, r9
 8002daa:	4657      	mov	r7, sl
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d008      	beq.n	8002dc2 <print_broken_up_decimal.isra.0+0x156>
        buf[len++] = '0';
 8002db0:	3201      	adds	r2, #1
 8002db2:	54b9      	strb	r1, [r7, r2]
      while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8002db4:	2a20      	cmp	r2, #32
 8002db6:	d099      	beq.n	8002cec <print_broken_up_decimal.isra.0+0x80>
 8002db8:	43d3      	mvns	r3, r2
 8002dba:	181b      	adds	r3, r3, r0
 8002dbc:	18e3      	adds	r3, r4, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1f6      	bne.n	8002db0 <print_broken_up_decimal.isra.0+0x144>
        buf[len++] = '.';
 8002dc2:	232e      	movs	r3, #46	; 0x2e
 8002dc4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8002dc6:	1c54      	adds	r4, r2, #1
 8002dc8:	548b      	strb	r3, [r1, r2]
 8002dca:	e7b2      	b.n	8002d32 <print_broken_up_decimal.isra.0+0xc6>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002dcc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8002dce:	2320      	movs	r3, #32
 8002dd0:	2a00      	cmp	r2, #0
 8002dd2:	d091      	beq.n	8002cf8 <print_broken_up_decimal.isra.0+0x8c>
 8002dd4:	9a05      	ldr	r2, [sp, #20]
 8002dd6:	2a00      	cmp	r2, #0
 8002dd8:	d164      	bne.n	8002ea4 <print_broken_up_decimal.isra.0+0x238>
 8002dda:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8002ddc:	3b14      	subs	r3, #20
 8002dde:	4213      	tst	r3, r2
 8002de0:	d100      	bne.n	8002de4 <print_broken_up_decimal.isra.0+0x178>
 8002de2:	e788      	b.n	8002cf6 <print_broken_up_decimal.isra.0+0x8a>
      width--;
 8002de4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002de6:	3b01      	subs	r3, #1
 8002de8:	9316      	str	r3, [sp, #88]	; 0x58
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8002dea:	e784      	b.n	8002cf6 <print_broken_up_decimal.isra.0+0x8a>
      if (number_.fractional > 0) {
 8002dec:	2f00      	cmp	r7, #0
 8002dee:	dd52      	ble.n	8002e96 <print_broken_up_decimal.isra.0+0x22a>
          if (digit != 0) {
 8002df0:	220a      	movs	r2, #10
 8002df2:	2300      	movs	r3, #0
 8002df4:	4640      	mov	r0, r8
 8002df6:	0039      	movs	r1, r7
 8002df8:	f7fd fa4e 	bl	8000298 <__aeabi_ldivmod>
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	d000      	beq.n	8002e02 <print_broken_up_decimal.isra.0+0x196>
 8002e00:	e750      	b.n	8002ca4 <print_broken_up_decimal.isra.0+0x38>
 8002e02:	4643      	mov	r3, r8
 8002e04:	46b3      	mov	fp, r6
 8002e06:	46a0      	mov	r8, r4
 8002e08:	464c      	mov	r4, r9
 8002e0a:	46a9      	mov	r9, r5
 8002e0c:	001d      	movs	r5, r3
          number_.fractional /= 10U;
 8002e0e:	220a      	movs	r2, #10
 8002e10:	2300      	movs	r3, #0
 8002e12:	0028      	movs	r0, r5
 8002e14:	0039      	movs	r1, r7
 8002e16:	f7fd fa3f 	bl	8000298 <__aeabi_ldivmod>
 8002e1a:	220a      	movs	r2, #10
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	002e      	movs	r6, r5
 8002e20:	46ba      	mov	sl, r7
 8002e22:	0005      	movs	r5, r0
 8002e24:	000f      	movs	r7, r1
 8002e26:	f7fd fa37 	bl	8000298 <__aeabi_ldivmod>
          --count;
 8002e2a:	3c01      	subs	r4, #1
          if (digit != 0) {
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	d0ee      	beq.n	8002e0e <print_broken_up_decimal.isra.0+0x1a2>
 8002e30:	465b      	mov	r3, fp
 8002e32:	002a      	movs	r2, r5
 8002e34:	46b3      	mov	fp, r6
 8002e36:	001e      	movs	r6, r3
    if (number_.fractional > 0 || !(flags & FLAGS_ADAPT_EXP) || (flags & FLAGS_HASH) ) {
 8002e38:	4653      	mov	r3, sl
 8002e3a:	464d      	mov	r5, r9
 8002e3c:	46a1      	mov	r9, r4
 8002e3e:	4644      	mov	r4, r8
 8002e40:	4690      	mov	r8, r2
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	dd00      	ble.n	8002e48 <print_broken_up_decimal.isra.0+0x1dc>
 8002e46:	e72d      	b.n	8002ca4 <print_broken_up_decimal.isra.0+0x38>
 8002e48:	d000      	beq.n	8002e4c <print_broken_up_decimal.isra.0+0x1e0>
 8002e4a:	e772      	b.n	8002d32 <print_broken_up_decimal.isra.0+0xc6>
 8002e4c:	465b      	mov	r3, fp
 8002e4e:	2b09      	cmp	r3, #9
 8002e50:	d900      	bls.n	8002e54 <print_broken_up_decimal.isra.0+0x1e8>
 8002e52:	e727      	b.n	8002ca4 <print_broken_up_decimal.isra.0+0x38>
 8002e54:	e76d      	b.n	8002d32 <print_broken_up_decimal.isra.0+0xc6>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8002e56:	222b      	movs	r2, #43	; 0x2b
 8002e58:	9918      	ldr	r1, [sp, #96]	; 0x60
 8002e5a:	1c63      	adds	r3, r4, #1
 8002e5c:	550a      	strb	r2, [r1, r4]
 8002e5e:	e74b      	b.n	8002cf8 <print_broken_up_decimal.isra.0+0x8c>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002e60:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d100      	bne.n	8002e68 <print_broken_up_decimal.isra.0+0x1fc>
 8002e66:	e780      	b.n	8002d6a <print_broken_up_decimal.isra.0+0xfe>
 8002e68:	9b05      	ldr	r3, [sp, #20]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d021      	beq.n	8002eb2 <print_broken_up_decimal.isra.0+0x246>
      width--;
 8002e6e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002e70:	3b01      	subs	r3, #1
 8002e72:	9316      	str	r3, [sp, #88]	; 0x58
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8002e74:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002e76:	429c      	cmp	r4, r3
 8002e78:	d300      	bcc.n	8002e7c <print_broken_up_decimal.isra.0+0x210>
 8002e7a:	e776      	b.n	8002d6a <print_broken_up_decimal.isra.0+0xfe>
      buf[len++] = '0';
 8002e7c:	2330      	movs	r3, #48	; 0x30
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8002e7e:	2c1f      	cmp	r4, #31
 8002e80:	d900      	bls.n	8002e84 <print_broken_up_decimal.isra.0+0x218>
 8002e82:	e738      	b.n	8002cf6 <print_broken_up_decimal.isra.0+0x8a>
 8002e84:	9a16      	ldr	r2, [sp, #88]	; 0x58
      buf[len++] = '0';
 8002e86:	3401      	adds	r4, #1
 8002e88:	553b      	strb	r3, [r7, r4]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8002e8a:	4294      	cmp	r4, r2
 8002e8c:	d100      	bne.n	8002e90 <print_broken_up_decimal.isra.0+0x224>
 8002e8e:	e76c      	b.n	8002d6a <print_broken_up_decimal.isra.0+0xfe>
 8002e90:	2c20      	cmp	r4, #32
 8002e92:	d1f8      	bne.n	8002e86 <print_broken_up_decimal.isra.0+0x21a>
 8002e94:	e72f      	b.n	8002cf6 <print_broken_up_decimal.isra.0+0x8a>
      if (number_.fractional > 0) {
 8002e96:	2f00      	cmp	r7, #0
 8002e98:	d000      	beq.n	8002e9c <print_broken_up_decimal.isra.0+0x230>
 8002e9a:	e74a      	b.n	8002d32 <print_broken_up_decimal.isra.0+0xc6>
 8002e9c:	4643      	mov	r3, r8
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1a6      	bne.n	8002df0 <print_broken_up_decimal.isra.0+0x184>
 8002ea2:	e746      	b.n	8002d32 <print_broken_up_decimal.isra.0+0xc6>
      width--;
 8002ea4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8002ea6:	3a01      	subs	r2, #1
 8002ea8:	9216      	str	r2, [sp, #88]	; 0x58
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8002eaa:	2a20      	cmp	r2, #32
 8002eac:	d900      	bls.n	8002eb0 <print_broken_up_decimal.isra.0+0x244>
 8002eae:	e722      	b.n	8002cf6 <print_broken_up_decimal.isra.0+0x8a>
 8002eb0:	e722      	b.n	8002cf8 <print_broken_up_decimal.isra.0+0x8c>
    if (width && (number_.is_negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002eb2:	330c      	adds	r3, #12
 8002eb4:	4213      	tst	r3, r2
 8002eb6:	d0dd      	beq.n	8002e74 <print_broken_up_decimal.isra.0+0x208>
 8002eb8:	e7d9      	b.n	8002e6e <print_broken_up_decimal.isra.0+0x202>
 8002eba:	46c0      	nop			; (mov r8, r8)

08002ebc <print_exponential_number>:
}

#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t print_exponential_number(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double number, unsigned int precision, unsigned int width, unsigned int flags, char* buf, size_t len)
{
 8002ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ebe:	464e      	mov	r6, r9
 8002ec0:	46de      	mov	lr, fp
 8002ec2:	4645      	mov	r5, r8
 8002ec4:	4657      	mov	r7, sl
 8002ec6:	b5e0      	push	{r5, r6, r7, lr}
 8002ec8:	b09b      	sub	sp, #108	; 0x6c
 8002eca:	4698      	mov	r8, r3
 8002ecc:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8002ece:	468b      	mov	fp, r1
 8002ed0:	9924      	ldr	r1, [sp, #144]	; 0x90
 8002ed2:	4699      	mov	r9, r3
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 8002ed4:	0fdb      	lsrs	r3, r3, #31
{
 8002ed6:	2600      	movs	r6, #0
 8002ed8:	900c      	str	r0, [sp, #48]	; 0x30
 8002eda:	920d      	str	r2, [sp, #52]	; 0x34
 8002edc:	910a      	str	r1, [sp, #40]	; 0x28
  return get_bit_access(x).U >> (DOUBLE_SIZE_IN_BITS - 1);
 8002ede:	930e      	str	r3, [sp, #56]	; 0x38
  const bool negative = get_sign(number);
 8002ee0:	930f      	str	r3, [sp, #60]	; 0x3c
  // This number will decrease gradually (by factors of 10) as we "extract" the exponent out of it
  double abs_number =  negative ? -number : number;
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <print_exponential_number+0x32>
 8002ee6:	2180      	movs	r1, #128	; 0x80
 8002ee8:	0609      	lsls	r1, r1, #24
 8002eea:	4449      	add	r1, r9
 8002eec:	4689      	mov	r9, r1
  bool abs_exp10_covered_by_powers_table;
  struct scaling_factor normalization;


  // Determine the decimal exponent
  if (abs_number == 0.0) {
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	4649      	mov	r1, r9
 8002ef4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002ef6:	f7fd f9a1 	bl	800023c <__aeabi_dcmpeq>
 8002efa:	2800      	cmp	r0, #0
 8002efc:	d05e      	beq.n	8002fbc <print_exponential_number+0x100>
  // For both of these, the value of 0 has a special meaning, but not the same one:
  // a 0 exponent-part width means "don't print the exponent"; a 0 decimal-part width
  // means "use as many characters as necessary".

  bool fall_back_to_decimal_only_mode = false;
  if (flags & FLAGS_ADAPT_EXP) {
 8002efe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002f00:	051b      	lsls	r3, r3, #20
 8002f02:	d500      	bpl.n	8002f06 <print_exponential_number+0x4a>
 8002f04:	e252      	b.n	80033ac <print_exponential_number+0x4f0>
 8002f06:	2300      	movs	r3, #0
  bool fall_back_to_decimal_only_mode = false;
 8002f08:	2600      	movs	r6, #0
  if (flags & FLAGS_ADAPT_EXP) {
 8002f0a:	469a      	mov	sl, r3

  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
  struct double_components decimal_part_components =
    should_skip_normalization ?
    get_components(negative ? -abs_number : abs_number, precision) :
 8002f0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <print_exponential_number+0x5e>
 8002f12:	2180      	movs	r1, #128	; 0x80
 8002f14:	0609      	lsls	r1, r1, #24
 8002f16:	4449      	add	r1, r9
 8002f18:	4689      	mov	r9, r1
 8002f1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002f1c:	af14      	add	r7, sp, #80	; 0x50
 8002f1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f20:	9300      	str	r3, [sp, #0]
 8002f22:	0038      	movs	r0, r7
 8002f24:	464b      	mov	r3, r9
 8002f26:	f7ff fdef 	bl	8002b08 <get_components>
 8002f2a:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8002f2c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8002f2e:	7c3b      	ldrb	r3, [r7, #16]
 8002f30:	930e      	str	r3, [sp, #56]	; 0x38
 8002f32:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8002f34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002f36:	920a      	str	r2, [sp, #40]	; 0x28
 8002f38:	930b      	str	r3, [sp, #44]	; 0x2c
    get_normalized_components(negative, precision, abs_number, normalization);

  // Account for roll-over, e.g. rounding from 9.99 to 100.0 - which effects
  // the exponent and may require additional tweaking of the parts
  if (fall_back_to_decimal_only_mode) {
 8002f3a:	2e00      	cmp	r6, #0
 8002f3c:	d100      	bne.n	8002f40 <print_exponential_number+0x84>
 8002f3e:	e196      	b.n	800326e <print_exponential_number+0x3b2>
    if ( (flags & FLAGS_ADAPT_EXP) && exp10 >= -1 && decimal_part_components.integral == powers_of_10[exp10 + 1]) {
 8002f40:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002f42:	051b      	lsls	r3, r3, #20
 8002f44:	d514      	bpl.n	8002f70 <print_exponential_number+0xb4>
 8002f46:	4653      	mov	r3, sl
 8002f48:	3301      	adds	r3, #1
 8002f4a:	db11      	blt.n	8002f70 <print_exponential_number+0xb4>
 8002f4c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002f4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002f50:	f7fd fa22 	bl	8000398 <__aeabi_l2d>
 8002f54:	4652      	mov	r2, sl
 8002f56:	4b18      	ldr	r3, [pc, #96]	; (8002fb8 <print_exponential_number+0xfc>)
 8002f58:	3201      	adds	r2, #1
 8002f5a:	00d2      	lsls	r2, r2, #3
 8002f5c:	189b      	adds	r3, r3, r2
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f7fd f96b 	bl	800023c <__aeabi_dcmpeq>
      exp10++; // Not strictly necessary, since exp10 is no longer really used
      precision--;
 8002f66:	1e43      	subs	r3, r0, #1
 8002f68:	4198      	sbcs	r0, r3
 8002f6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002f6c:	1a1b      	subs	r3, r3, r0
 8002f6e:	9326      	str	r3, [sp, #152]	; 0x98
        // No; we just give up on any restriction on the decimal part and use as many
        // characters as we need
        0U);

  const size_t start_idx = idx;
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8002f70:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8002f72:	0022      	movs	r2, r4
 8002f74:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002f76:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002f78:	9309      	str	r3, [sp, #36]	; 0x24
 8002f7a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8002f7c:	9308      	str	r3, [sp, #32]
 8002f7e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002f80:	9307      	str	r3, [sp, #28]
 8002f82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002f84:	9306      	str	r3, [sp, #24]
 8002f86:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002f88:	9305      	str	r3, [sp, #20]
 8002f8a:	4643      	mov	r3, r8
 8002f8c:	9304      	str	r3, [sp, #16]
 8002f8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f90:	9303      	str	r3, [sp, #12]
 8002f92:	465b      	mov	r3, fp
 8002f94:	9302      	str	r3, [sp, #8]
 8002f96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002f98:	9301      	str	r3, [sp, #4]
 8002f9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	002b      	movs	r3, r5
 8002fa0:	f7ff fe64 	bl	8002c6c <print_broken_up_decimal.isra.0>
 8002fa4:	0004      	movs	r4, r0
      // We need to right-pad with spaces to meet the width requirement
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
    }
  }
  return idx;
}
 8002fa6:	0020      	movs	r0, r4
 8002fa8:	b01b      	add	sp, #108	; 0x6c
 8002faa:	bcf0      	pop	{r4, r5, r6, r7}
 8002fac:	46bb      	mov	fp, r7
 8002fae:	46b2      	mov	sl, r6
 8002fb0:	46a9      	mov	r9, r5
 8002fb2:	46a0      	mov	r8, r4
 8002fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fb6:	46c0      	nop			; (mov r8, r8)
 8002fb8:	08005d48 	.word	0x08005d48
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 8002fbc:	464b      	mov	r3, r9
 8002fbe:	0058      	lsls	r0, r3, #1
 8002fc0:	4be6      	ldr	r3, [pc, #920]	; (800335c <print_exponential_number+0x4a0>)
 8002fc2:	0d40      	lsrs	r0, r0, #21
 8002fc4:	469c      	mov	ip, r3
 8002fc6:	4460      	add	r0, ip
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8002fc8:	f7ff f858 	bl	800207c <__aeabi_i2d>
 8002fcc:	4ae4      	ldr	r2, [pc, #912]	; (8003360 <print_exponential_number+0x4a4>)
 8002fce:	4be5      	ldr	r3, [pc, #916]	; (8003364 <print_exponential_number+0x4a8>)
 8002fd0:	f7fe fa20 	bl	8001414 <__aeabi_dmul>
 8002fd4:	4ae4      	ldr	r2, [pc, #912]	; (8003368 <print_exponential_number+0x4ac>)
 8002fd6:	4be5      	ldr	r3, [pc, #916]	; (800336c <print_exponential_number+0x4b0>)
 8002fd8:	f7fd fade 	bl	8000598 <__aeabi_dadd>
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8002fdc:	464b      	mov	r3, r9
 8002fde:	4ae4      	ldr	r2, [pc, #912]	; (8003370 <print_exponential_number+0x4b4>)
 8002fe0:	031b      	lsls	r3, r3, #12
  return dwba;
 8002fe2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8002fe4:	0b1b      	lsrs	r3, r3, #12
 8002fe6:	431a      	orrs	r2, r3
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8002fe8:	0004      	movs	r4, r0
 8002fea:	000d      	movs	r5, r1
      conv.U = (conv.U & (( (double_uint_t)(1) << DOUBLE_STORED_MANTISSA_BITS) - 1U)) | ((double_uint_t) DOUBLE_BASE_EXPONENT << DOUBLE_STORED_MANTISSA_BITS);
 8002fec:	0030      	movs	r0, r6
 8002fee:	0011      	movs	r1, r2
      exp10 = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8002ff0:	4be0      	ldr	r3, [pc, #896]	; (8003374 <print_exponential_number+0x4b8>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f7fe fc7a 	bl	80018ec <__aeabi_dsub>
 8002ff8:	4adf      	ldr	r2, [pc, #892]	; (8003378 <print_exponential_number+0x4bc>)
 8002ffa:	4be0      	ldr	r3, [pc, #896]	; (800337c <print_exponential_number+0x4c0>)
 8002ffc:	f7fe fa0a 	bl	8001414 <__aeabi_dmul>
 8003000:	0002      	movs	r2, r0
 8003002:	000b      	movs	r3, r1
 8003004:	0020      	movs	r0, r4
 8003006:	0029      	movs	r1, r5
 8003008:	f7fd fac6 	bl	8000598 <__aeabi_dadd>
 800300c:	f7ff f800 	bl	8002010 <__aeabi_d2iz>
 8003010:	4682      	mov	sl, r0
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 8003012:	f7ff f833 	bl	800207c <__aeabi_i2d>
 8003016:	4ada      	ldr	r2, [pc, #872]	; (8003380 <print_exponential_number+0x4c4>)
 8003018:	4bda      	ldr	r3, [pc, #872]	; (8003384 <print_exponential_number+0x4c8>)
 800301a:	0004      	movs	r4, r0
 800301c:	000d      	movs	r5, r1
 800301e:	f7fe f9f9 	bl	8001414 <__aeabi_dmul>
 8003022:	2200      	movs	r2, #0
 8003024:	4bd8      	ldr	r3, [pc, #864]	; (8003388 <print_exponential_number+0x4cc>)
 8003026:	f7fd fab7 	bl	8000598 <__aeabi_dadd>
 800302a:	f7fe fff1 	bl	8002010 <__aeabi_d2iz>
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 800302e:	4ad7      	ldr	r2, [pc, #860]	; (800338c <print_exponential_number+0x4d0>)
      exp2 = (int)(exp10 * 3.321928094887362 + 0.5);
 8003030:	0007      	movs	r7, r0
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 8003032:	4bd7      	ldr	r3, [pc, #860]	; (8003390 <print_exponential_number+0x4d4>)
 8003034:	0020      	movs	r0, r4
 8003036:	0029      	movs	r1, r5
 8003038:	f7fe f9ec 	bl	8001414 <__aeabi_dmul>
 800303c:	0004      	movs	r4, r0
 800303e:	0038      	movs	r0, r7
 8003040:	000d      	movs	r5, r1
 8003042:	9710      	str	r7, [sp, #64]	; 0x40
 8003044:	f7ff f81a 	bl	800207c <__aeabi_i2d>
 8003048:	4ad2      	ldr	r2, [pc, #840]	; (8003394 <print_exponential_number+0x4d8>)
 800304a:	4bd3      	ldr	r3, [pc, #844]	; (8003398 <print_exponential_number+0x4dc>)
 800304c:	f7fe f9e2 	bl	8001414 <__aeabi_dmul>
 8003050:	0002      	movs	r2, r0
 8003052:	000b      	movs	r3, r1
 8003054:	0020      	movs	r0, r4
 8003056:	0029      	movs	r1, r5
 8003058:	f7fe fc48 	bl	80018ec <__aeabi_dsub>
      const double z2 = z * z;
 800305c:	0002      	movs	r2, r0
 800305e:	000b      	movs	r3, r1
      const double z  = exp10 * 2.302585092994046 - exp2 * 0.6931471805599453;
 8003060:	0006      	movs	r6, r0
 8003062:	000f      	movs	r7, r1
      const double z2 = z * z;
 8003064:	f7fe f9d6 	bl	8001414 <__aeabi_dmul>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003068:	0032      	movs	r2, r6
      const double z2 = z * z;
 800306a:	0004      	movs	r4, r0
 800306c:	000d      	movs	r5, r1
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800306e:	003b      	movs	r3, r7
 8003070:	0030      	movs	r0, r6
 8003072:	0039      	movs	r1, r7
 8003074:	f7fd fa90 	bl	8000598 <__aeabi_dadd>
 8003078:	2200      	movs	r2, #0
 800307a:	9012      	str	r0, [sp, #72]	; 0x48
 800307c:	9113      	str	r1, [sp, #76]	; 0x4c
 800307e:	4bc7      	ldr	r3, [pc, #796]	; (800339c <print_exponential_number+0x4e0>)
 8003080:	0020      	movs	r0, r4
 8003082:	0029      	movs	r1, r5
 8003084:	f7fd fdc4 	bl	8000c10 <__aeabi_ddiv>
 8003088:	2200      	movs	r2, #0
 800308a:	4bc5      	ldr	r3, [pc, #788]	; (80033a0 <print_exponential_number+0x4e4>)
 800308c:	f7fd fa84 	bl	8000598 <__aeabi_dadd>
 8003090:	0002      	movs	r2, r0
 8003092:	000b      	movs	r3, r1
 8003094:	0020      	movs	r0, r4
 8003096:	0029      	movs	r1, r5
 8003098:	f7fd fdba 	bl	8000c10 <__aeabi_ddiv>
 800309c:	2200      	movs	r2, #0
 800309e:	4bc1      	ldr	r3, [pc, #772]	; (80033a4 <print_exponential_number+0x4e8>)
 80030a0:	f7fd fa7a 	bl	8000598 <__aeabi_dadd>
 80030a4:	0002      	movs	r2, r0
 80030a6:	000b      	movs	r3, r1
 80030a8:	0020      	movs	r0, r4
 80030aa:	0029      	movs	r1, r5
 80030ac:	f7fd fdb0 	bl	8000c10 <__aeabi_ddiv>
 80030b0:	000d      	movs	r5, r1
 80030b2:	2180      	movs	r1, #128	; 0x80
 80030b4:	0004      	movs	r4, r0
 80030b6:	0032      	movs	r2, r6
 80030b8:	003b      	movs	r3, r7
 80030ba:	2000      	movs	r0, #0
 80030bc:	05c9      	lsls	r1, r1, #23
 80030be:	f7fe fc15 	bl	80018ec <__aeabi_dsub>
 80030c2:	0002      	movs	r2, r0
 80030c4:	000b      	movs	r3, r1
 80030c6:	0020      	movs	r0, r4
 80030c8:	0029      	movs	r1, r5
 80030ca:	f7fd fa65 	bl	8000598 <__aeabi_dadd>
 80030ce:	0002      	movs	r2, r0
 80030d0:	000b      	movs	r3, r1
 80030d2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80030d4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80030d6:	f7fd fd9b 	bl	8000c10 <__aeabi_ddiv>
 80030da:	2200      	movs	r2, #0
 80030dc:	4ba4      	ldr	r3, [pc, #656]	; (8003370 <print_exponential_number+0x4b4>)
 80030de:	f7fd fa5b 	bl	8000598 <__aeabi_dadd>
      conv.U = ((double_uint_t)(exp2) + DOUBLE_BASE_EXPONENT) << DOUBLE_STORED_MANTISSA_BITS;
 80030e2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80030e4:	4da2      	ldr	r5, [pc, #648]	; (8003370 <print_exponential_number+0x4b4>)
 80030e6:	0524      	lsls	r4, r4, #20
 80030e8:	1963      	adds	r3, r4, r5
 80030ea:	2200      	movs	r2, #0
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80030ec:	f7fe f992 	bl	8001414 <__aeabi_dmul>
      if (abs_number < conv.F) {
 80030f0:	464b      	mov	r3, r9
 80030f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80030f4:	0004      	movs	r4, r0
 80030f6:	000d      	movs	r5, r1
      if (abs_number < conv.F) {
 80030f8:	f7fd f8ba 	bl	8000270 <__aeabi_dcmpgt>
 80030fc:	2800      	cmp	r0, #0
 80030fe:	d000      	beq.n	8003102 <print_exponential_number+0x246>
 8003100:	e11e      	b.n	8003340 <print_exponential_number+0x484>
      conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003102:	0022      	movs	r2, r4
 8003104:	002c      	movs	r4, r5
    abs_exp10_covered_by_powers_table = PRINTF_ABS(exp10) < PRINTF_MAX_PRECOMPUTED_POWER_OF_10;
 8003106:	4653      	mov	r3, sl
 8003108:	2600      	movs	r6, #0
 800310a:	2122      	movs	r1, #34	; 0x22
 800310c:	3311      	adds	r3, #17
 800310e:	4299      	cmp	r1, r3
 8003110:	4176      	adcs	r6, r6
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 8003112:	0015      	movs	r5, r2
    abs_exp10_covered_by_powers_table = PRINTF_ABS(exp10) < PRINTF_MAX_PRECOMPUTED_POWER_OF_10;
 8003114:	b2f6      	uxtb	r6, r6
    normalization.raw_factor = abs_exp10_covered_by_powers_table ? powers_of_10[PRINTF_ABS(exp10)] : conv.F;
 8003116:	2b22      	cmp	r3, #34	; 0x22
 8003118:	d808      	bhi.n	800312c <print_exponential_number+0x270>
 800311a:	4652      	mov	r2, sl
 800311c:	17d1      	asrs	r1, r2, #31
 800311e:	1852      	adds	r2, r2, r1
 8003120:	404a      	eors	r2, r1
 8003122:	49a1      	ldr	r1, [pc, #644]	; (80033a8 <print_exponential_number+0x4ec>)
 8003124:	00d2      	lsls	r2, r2, #3
 8003126:	188a      	adds	r2, r1, r2
 8003128:	6815      	ldr	r5, [r2, #0]
 800312a:	6854      	ldr	r4, [r2, #4]
  if (flags & FLAGS_ADAPT_EXP) {
 800312c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800312e:	0512      	lsls	r2, r2, #20
 8003130:	d400      	bmi.n	8003134 <print_exponential_number+0x278>
 8003132:	e188      	b.n	8003446 <print_exponential_number+0x58a>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8003134:	4653      	mov	r3, sl
 8003136:	3304      	adds	r3, #4
 8003138:	db00      	blt.n	800313c <print_exponential_number+0x280>
 800313a:	e219      	b.n	8003570 <print_exponential_number+0x6b4>
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 800313c:	9a26      	ldr	r2, [sp, #152]	; 0x98
        (int) precision - 1 - exp10 :
 800313e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8003140:	4252      	negs	r2, r2
 8003142:	17d2      	asrs	r2, r2, #31
        (int) precision - 1 - exp10 :
 8003144:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8003146:	4013      	ands	r3, r2
 8003148:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 800314a:	2380      	movs	r3, #128	; 0x80
 800314c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	431a      	orrs	r2, r3
 8003152:	9228      	str	r2, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8003154:	2e00      	cmp	r6, #0
 8003156:	d000      	beq.n	800315a <print_exponential_number+0x29e>
 8003158:	e17c      	b.n	8003454 <print_exponential_number+0x598>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 800315a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  components.is_negative = negative;
 800315c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 800315e:	002a      	movs	r2, r5
 8003160:	0030      	movs	r0, r6
 8003162:	4649      	mov	r1, r9
  components.is_negative = negative;
 8003164:	930e      	str	r3, [sp, #56]	; 0x38
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8003166:	0023      	movs	r3, r4
 8003168:	f7fd fd52 	bl	8000c10 <__aeabi_ddiv>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 800316c:	f7fd f8d8 	bl	8000320 <__aeabi_d2lz>
 8003170:	900a      	str	r0, [sp, #40]	; 0x28
 8003172:	910b      	str	r1, [sp, #44]	; 0x2c
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8003174:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003176:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003178:	f7fd f90e 	bl	8000398 <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 800317c:	002a      	movs	r2, r5
 800317e:	0023      	movs	r3, r4
 8003180:	f7fe f948 	bl	8001414 <__aeabi_dmul>
 8003184:	0002      	movs	r2, r0
 8003186:	000b      	movs	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8003188:	0030      	movs	r0, r6
 800318a:	4649      	mov	r1, r9
 800318c:	f7fe fbae 	bl	80018ec <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 8003190:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003192:	4a85      	ldr	r2, [pc, #532]	; (80033a8 <print_exponential_number+0x4ec>)
 8003194:	00db      	lsls	r3, r3, #3
 8003196:	18d3      	adds	r3, r2, r3
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	920f      	str	r2, [sp, #60]	; 0x3c
 800319e:	4699      	mov	r9, r3
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 80031a0:	4b6e      	ldr	r3, [pc, #440]	; (800335c <print_exponential_number+0x4a0>)
 80031a2:	0062      	lsls	r2, r4, #1
 80031a4:	469c      	mov	ip, r3
 80031a6:	0d52      	lsrs	r2, r2, #21
 80031a8:	4462      	add	r2, ip
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 80031aa:	17d3      	asrs	r3, r2, #31
 80031ac:	18d2      	adds	r2, r2, r3
 80031ae:	405a      	eors	r2, r3
  return (int)((x.U >> DOUBLE_STORED_MANTISSA_BITS ) & DOUBLE_EXPONENT_MASK) - DOUBLE_BASE_EXPONENT;
 80031b0:	464b      	mov	r3, r9
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	0d5b      	lsrs	r3, r3, #21
 80031b6:	4463      	add	r3, ip
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 80031b8:	000f      	movs	r7, r1
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 80031ba:	17d9      	asrs	r1, r3, #31
 80031bc:	185b      	adds	r3, r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 80031be:	0006      	movs	r6, r0
    if (PRINTF_ABS(factor_exp2) > PRINTF_ABS(extra_factor_exp2)) {
 80031c0:	404b      	eors	r3, r1
 80031c2:	429a      	cmp	r2, r3
 80031c4:	dc00      	bgt.n	80031c8 <print_exponential_number+0x30c>
 80031c6:	e1c9      	b.n	800355c <print_exponential_number+0x6a0>
      result.raw_factor = sf.raw_factor / extra_multiplicative_factor;
 80031c8:	464b      	mov	r3, r9
 80031ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80031cc:	0028      	movs	r0, r5
 80031ce:	0021      	movs	r1, r4
 80031d0:	f7fd fd1e 	bl	8000c10 <__aeabi_ddiv>
 80031d4:	000b      	movs	r3, r1
 80031d6:	0002      	movs	r2, r0
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80031d8:	0039      	movs	r1, r7
 80031da:	0030      	movs	r0, r6
 80031dc:	f7fd fd18 	bl	8000c10 <__aeabi_ddiv>
  if (precision == 0U) {
 80031e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80031e2:	0006      	movs	r6, r0
 80031e4:	000f      	movs	r7, r1
  if (precision == 0U) {
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d100      	bne.n	80031ec <print_exponential_number+0x330>
 80031ea:	e168      	b.n	80034be <print_exponential_number+0x602>
    components.fractional = (int_fast64_t) scaled_remainder;
 80031ec:	0030      	movs	r0, r6
 80031ee:	0039      	movs	r1, r7
 80031f0:	f7fd f896 	bl	8000320 <__aeabi_d2lz>
 80031f4:	0004      	movs	r4, r0
 80031f6:	000d      	movs	r5, r1
    scaled_remainder -= components.fractional;
 80031f8:	f7fd f8ce 	bl	8000398 <__aeabi_l2d>
 80031fc:	0002      	movs	r2, r0
 80031fe:	000b      	movs	r3, r1
 8003200:	0030      	movs	r0, r6
 8003202:	0039      	movs	r1, r7
 8003204:	f7fe fb72 	bl	80018ec <__aeabi_dsub>
    components.fractional += (scaled_remainder >= rounding_threshold);
 8003208:	2201      	movs	r2, #1
 800320a:	2300      	movs	r3, #0
 800320c:	9210      	str	r2, [sp, #64]	; 0x40
 800320e:	9311      	str	r3, [sp, #68]	; 0x44
 8003210:	4b5d      	ldr	r3, [pc, #372]	; (8003388 <print_exponential_number+0x4cc>)
 8003212:	2200      	movs	r2, #0
    scaled_remainder -= components.fractional;
 8003214:	0006      	movs	r6, r0
 8003216:	000f      	movs	r7, r1
    components.fractional += (scaled_remainder >= rounding_threshold);
 8003218:	f7fd f834 	bl	8000284 <__aeabi_dcmpge>
 800321c:	1e43      	subs	r3, r0, #1
 800321e:	4198      	sbcs	r0, r3
 8003220:	2300      	movs	r3, #0
 8003222:	9010      	str	r0, [sp, #64]	; 0x40
 8003224:	9311      	str	r3, [sp, #68]	; 0x44
 8003226:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003228:	9b11      	ldr	r3, [sp, #68]	; 0x44
    if (scaled_remainder == rounding_threshold) {
 800322a:	0030      	movs	r0, r6
    components.fractional += (scaled_remainder >= rounding_threshold);
 800322c:	18a4      	adds	r4, r4, r2
 800322e:	415d      	adcs	r5, r3
    if (scaled_remainder == rounding_threshold) {
 8003230:	0039      	movs	r1, r7
 8003232:	2200      	movs	r2, #0
 8003234:	4b54      	ldr	r3, [pc, #336]	; (8003388 <print_exponential_number+0x4cc>)
 8003236:	f7fd f801 	bl	800023c <__aeabi_dcmpeq>
 800323a:	2800      	cmp	r0, #0
 800323c:	d003      	beq.n	8003246 <print_exponential_number+0x38a>
      components.fractional &= ~((int_fast64_t) 0x1);
 800323e:	0022      	movs	r2, r4
 8003240:	2301      	movs	r3, #1
 8003242:	439a      	bics	r2, r3
 8003244:	0014      	movs	r4, r2
    if ((double) components.fractional >= prec_power_of_10) {
 8003246:	0020      	movs	r0, r4
 8003248:	0029      	movs	r1, r5
 800324a:	f7fd f8a5 	bl	8000398 <__aeabi_l2d>
 800324e:	464b      	mov	r3, r9
 8003250:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003252:	f7fd f817 	bl	8000284 <__aeabi_dcmpge>
 8003256:	2800      	cmp	r0, #0
 8003258:	d009      	beq.n	800326e <print_exponential_number+0x3b2>
      ++components.integral;
 800325a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800325c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800325e:	2201      	movs	r2, #1
 8003260:	2300      	movs	r3, #0
 8003262:	1880      	adds	r0, r0, r2
 8003264:	4159      	adcs	r1, r3
      components.fractional = 0;
 8003266:	2400      	movs	r4, #0
 8003268:	2500      	movs	r5, #0
      ++components.integral;
 800326a:	900a      	str	r0, [sp, #40]	; 0x28
 800326c:	910b      	str	r1, [sp, #44]	; 0x2c
    if (decimal_part_components.integral >= 10) {
 800326e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003270:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003272:	2b00      	cmp	r3, #0
 8003274:	dd00      	ble.n	8003278 <print_exponential_number+0x3bc>
 8003276:	e0dc      	b.n	8003432 <print_exponential_number+0x576>
 8003278:	d100      	bne.n	800327c <print_exponential_number+0x3c0>
 800327a:	e0d7      	b.n	800342c <print_exponential_number+0x570>
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 800327c:	4653      	mov	r3, sl
 800327e:	3363      	adds	r3, #99	; 0x63
 8003280:	2bc6      	cmp	r3, #198	; 0xc6
 8003282:	d900      	bls.n	8003286 <print_exponential_number+0x3ca>
 8003284:	e0a6      	b.n	80033d4 <print_exponential_number+0x518>
    ((flags & FLAGS_LEFT) && exp10_part_width) ?
 8003286:	2302      	movs	r3, #2
 8003288:	9f28      	ldr	r7, [sp, #160]	; 0xa0
      0U :
 800328a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800328c:	2603      	movs	r6, #3
    ((flags & FLAGS_LEFT) && exp10_part_width) ?
 800328e:	401f      	ands	r7, r3
      0U :
 8003290:	4213      	tst	r3, r2
 8003292:	d100      	bne.n	8003296 <print_exponential_number+0x3da>
 8003294:	e13b      	b.n	800350e <print_exponential_number+0x652>
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8003296:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003298:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800329a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800329c:	0022      	movs	r2, r4
 800329e:	9309      	str	r3, [sp, #36]	; 0x24
 80032a0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80032a2:	9308      	str	r3, [sp, #32]
 80032a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80032a6:	9307      	str	r3, [sp, #28]
 80032a8:	2300      	movs	r3, #0
 80032aa:	9306      	str	r3, [sp, #24]
 80032ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80032ae:	9305      	str	r3, [sp, #20]
 80032b0:	4643      	mov	r3, r8
 80032b2:	9304      	str	r3, [sp, #16]
 80032b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80032b6:	9303      	str	r3, [sp, #12]
 80032b8:	465b      	mov	r3, fp
 80032ba:	9302      	str	r3, [sp, #8]
 80032bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80032be:	9301      	str	r3, [sp, #4]
 80032c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	002b      	movs	r3, r5
 80032c6:	f7ff fcd1 	bl	8002c6c <print_broken_up_decimal.isra.0>
 80032ca:	0002      	movs	r2, r0
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 80032cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80032ce:	4659      	mov	r1, fp
 80032d0:	0698      	lsls	r0, r3, #26
 80032d2:	231f      	movs	r3, #31
 80032d4:	17c0      	asrs	r0, r0, #31
 80032d6:	4398      	bics	r0, r3
 80032d8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80032da:	4643      	mov	r3, r8
 80032dc:	3065      	adds	r0, #101	; 0x65
 80032de:	1c54      	adds	r4, r2, #1
 80032e0:	47a8      	blx	r5
    idx = print_integer(out, buffer, idx, maxlen,
 80032e2:	4653      	mov	r3, sl
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	dc00      	bgt.n	80032ea <print_exponential_number+0x42e>
 80032e8:	e10b      	b.n	8003502 <print_exponential_number+0x646>
 80032ea:	4652      	mov	r2, sl
 80032ec:	17db      	asrs	r3, r3, #31
 80032ee:	2105      	movs	r1, #5
 80032f0:	9106      	str	r1, [sp, #24]
 80032f2:	2100      	movs	r1, #0
 80032f4:	9104      	str	r1, [sp, #16]
 80032f6:	310a      	adds	r1, #10
 80032f8:	9103      	str	r1, [sp, #12]
 80032fa:	4651      	mov	r1, sl
 80032fc:	9605      	str	r6, [sp, #20]
 80032fe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003300:	0fc8      	lsrs	r0, r1, #31
 8003302:	9200      	str	r2, [sp, #0]
 8003304:	9301      	str	r3, [sp, #4]
 8003306:	9002      	str	r0, [sp, #8]
 8003308:	0022      	movs	r2, r4
 800330a:	4643      	mov	r3, r8
 800330c:	4659      	mov	r1, fp
 800330e:	0030      	movs	r0, r6
 8003310:	f7ff fab4 	bl	800287c <print_integer>
 8003314:	0004      	movs	r4, r0
    if (flags & FLAGS_LEFT) {
 8003316:	2f00      	cmp	r7, #0
 8003318:	d100      	bne.n	800331c <print_exponential_number+0x460>
 800331a:	e644      	b.n	8002fa6 <print_exponential_number+0xea>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 800331c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800331e:	1ac5      	subs	r5, r0, r3
 8003320:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8003322:	42ab      	cmp	r3, r5
 8003324:	d800      	bhi.n	8003328 <print_exponential_number+0x46c>
 8003326:	e63e      	b.n	8002fa6 <print_exponential_number+0xea>
 8003328:	0037      	movs	r7, r6
 800332a:	001e      	movs	r6, r3
 800332c:	0022      	movs	r2, r4
 800332e:	4643      	mov	r3, r8
 8003330:	4659      	mov	r1, fp
 8003332:	2020      	movs	r0, #32
 8003334:	3501      	adds	r5, #1
 8003336:	47b8      	blx	r7
 8003338:	3401      	adds	r4, #1
 800333a:	42ae      	cmp	r6, r5
 800333c:	d8f6      	bhi.n	800332c <print_exponential_number+0x470>
 800333e:	e632      	b.n	8002fa6 <print_exponential_number+0xea>
        exp10--;
 8003340:	2301      	movs	r3, #1
 8003342:	425b      	negs	r3, r3
 8003344:	469c      	mov	ip, r3
        conv.F /= 10;
 8003346:	2200      	movs	r2, #0
 8003348:	0020      	movs	r0, r4
 800334a:	0029      	movs	r1, r5
 800334c:	4b14      	ldr	r3, [pc, #80]	; (80033a0 <print_exponential_number+0x4e4>)
        exp10--;
 800334e:	44e2      	add	sl, ip
        conv.F /= 10;
 8003350:	f7fd fc5e 	bl	8000c10 <__aeabi_ddiv>
 8003354:	0002      	movs	r2, r0
 8003356:	000c      	movs	r4, r1
 8003358:	e6d5      	b.n	8003106 <print_exponential_number+0x24a>
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	fffffc01 	.word	0xfffffc01
 8003360:	509f79fb 	.word	0x509f79fb
 8003364:	3fd34413 	.word	0x3fd34413
 8003368:	8b60c8b3 	.word	0x8b60c8b3
 800336c:	3fc68a28 	.word	0x3fc68a28
 8003370:	3ff00000 	.word	0x3ff00000
 8003374:	3ff80000 	.word	0x3ff80000
 8003378:	636f4361 	.word	0x636f4361
 800337c:	3fd287a7 	.word	0x3fd287a7
 8003380:	0979a371 	.word	0x0979a371
 8003384:	400a934f 	.word	0x400a934f
 8003388:	3fe00000 	.word	0x3fe00000
 800338c:	bbb55516 	.word	0xbbb55516
 8003390:	40026bb1 	.word	0x40026bb1
 8003394:	fefa39ef 	.word	0xfefa39ef
 8003398:	3fe62e42 	.word	0x3fe62e42
 800339c:	402c0000 	.word	0x402c0000
 80033a0:	40240000 	.word	0x40240000
 80033a4:	40180000 	.word	0x40180000
 80033a8:	08005d48 	.word	0x08005d48
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 80033ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d100      	bne.n	80033b4 <print_exponential_number+0x4f8>
 80033b2:	e0d1      	b.n	8003558 <print_exponential_number+0x69c>
 80033b4:	dc00      	bgt.n	80033b8 <print_exponential_number+0x4fc>
 80033b6:	e0b7      	b.n	8003528 <print_exponential_number+0x66c>
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 80033b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80033ba:	3b01      	subs	r3, #1
 80033bc:	d500      	bpl.n	80033c0 <print_exponential_number+0x504>
 80033be:	e0cb      	b.n	8003558 <print_exponential_number+0x69c>
 80033c0:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 80033c2:	2380      	movs	r3, #128	; 0x80
 80033c4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80033c6:	00db      	lsls	r3, r3, #3
 80033c8:	431a      	orrs	r2, r3
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 80033ca:	2300      	movs	r3, #0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 80033cc:	2601      	movs	r6, #1
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 80033ce:	469a      	mov	sl, r3
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 80033d0:	9228      	str	r2, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 80033d2:	e59b      	b.n	8002f0c <print_exponential_number+0x50>
    ((flags & FLAGS_LEFT) && exp10_part_width) ?
 80033d4:	2302      	movs	r3, #2
 80033d6:	9f28      	ldr	r7, [sp, #160]	; 0xa0
      0U :
 80033d8:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80033da:	2604      	movs	r6, #4
    ((flags & FLAGS_LEFT) && exp10_part_width) ?
 80033dc:	401f      	ands	r7, r3
      0U :
 80033de:	4213      	tst	r3, r2
 80033e0:	d000      	beq.n	80033e4 <print_exponential_number+0x528>
 80033e2:	e758      	b.n	8003296 <print_exponential_number+0x3da>
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 80033e4:	2605      	movs	r6, #5
        width - exp10_part_width :
 80033e6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80033e8:	429e      	cmp	r6, r3
 80033ea:	d300      	bcc.n	80033ee <print_exponential_number+0x532>
 80033ec:	e094      	b.n	8003518 <print_exponential_number+0x65c>
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80033ee:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80033f0:	9309      	str	r3, [sp, #36]	; 0x24
 80033f2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80033f4:	9308      	str	r3, [sp, #32]
 80033f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80033f8:	9307      	str	r3, [sp, #28]
        width - exp10_part_width :
 80033fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80033fc:	1b9b      	subs	r3, r3, r6
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 80033fe:	9306      	str	r3, [sp, #24]
 8003400:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003402:	0022      	movs	r2, r4
 8003404:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003406:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003408:	9305      	str	r3, [sp, #20]
 800340a:	4643      	mov	r3, r8
 800340c:	9304      	str	r3, [sp, #16]
 800340e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    idx = print_integer(out, buffer, idx, maxlen,
 8003410:	2700      	movs	r7, #0
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8003412:	9303      	str	r3, [sp, #12]
 8003414:	465b      	mov	r3, fp
 8003416:	9302      	str	r3, [sp, #8]
 8003418:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    idx = print_integer(out, buffer, idx, maxlen,
 800341a:	3e01      	subs	r6, #1
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 800341c:	9301      	str	r3, [sp, #4]
 800341e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	002b      	movs	r3, r5
 8003424:	f7ff fc22 	bl	8002c6c <print_broken_up_decimal.isra.0>
 8003428:	0002      	movs	r2, r0
  if (! fall_back_to_decimal_only_mode) {
 800342a:	e74f      	b.n	80032cc <print_exponential_number+0x410>
    if (decimal_part_components.integral >= 10) {
 800342c:	2a09      	cmp	r2, #9
 800342e:	d800      	bhi.n	8003432 <print_exponential_number+0x576>
 8003430:	e724      	b.n	800327c <print_exponential_number+0x3c0>
      exp10++;
 8003432:	2301      	movs	r3, #1
      decimal_part_components.integral = 1;
 8003434:	2201      	movs	r2, #1
      exp10++;
 8003436:	469c      	mov	ip, r3
      decimal_part_components.integral = 1;
 8003438:	2300      	movs	r3, #0
      decimal_part_components.fractional = 0;
 800343a:	2400      	movs	r4, #0
 800343c:	2500      	movs	r5, #0
      decimal_part_components.integral = 1;
 800343e:	920a      	str	r2, [sp, #40]	; 0x28
 8003440:	930b      	str	r3, [sp, #44]	; 0x2c
      exp10++;
 8003442:	44e2      	add	sl, ip
      decimal_part_components.fractional = 0;
 8003444:	e71a      	b.n	800327c <print_exponential_number+0x3c0>
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8003446:	4652      	mov	r2, sl
 8003448:	2a00      	cmp	r2, #0
 800344a:	db00      	blt.n	800344e <print_exponential_number+0x592>
 800344c:	e07e      	b.n	800354c <print_exponential_number+0x690>
 800344e:	2b22      	cmp	r3, #34	; 0x22
 8003450:	d900      	bls.n	8003454 <print_exponential_number+0x598>
 8003452:	e682      	b.n	800315a <print_exponential_number+0x29e>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8003454:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  components.is_negative = negative;
 8003456:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8003458:	002a      	movs	r2, r5
 800345a:	0030      	movs	r0, r6
 800345c:	4649      	mov	r1, r9
  components.is_negative = negative;
 800345e:	930e      	str	r3, [sp, #56]	; 0x38
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 8003460:	0023      	movs	r3, r4
 8003462:	f7fd ffd7 	bl	8001414 <__aeabi_dmul>
  components.integral = (int_fast64_t) apply_scaling(non_normalized, normalization);
 8003466:	f7fc ff5b 	bl	8000320 <__aeabi_d2lz>
 800346a:	900a      	str	r0, [sp, #40]	; 0x28
 800346c:	910b      	str	r1, [sp, #44]	; 0x2c
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 800346e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003470:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003472:	f7fc ff91 	bl	8000398 <__aeabi_l2d>
  return normalization.multiply ? normalized / normalization.raw_factor : normalized * normalization.raw_factor;
 8003476:	002a      	movs	r2, r5
 8003478:	0023      	movs	r3, r4
 800347a:	f7fd fbc9 	bl	8000c10 <__aeabi_ddiv>
 800347e:	0002      	movs	r2, r0
 8003480:	000b      	movs	r3, r1
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 8003482:	0030      	movs	r0, r6
 8003484:	4649      	mov	r1, r9
 8003486:	f7fe fa31 	bl	80018ec <__aeabi_dsub>
  double prec_power_of_10 = powers_of_10[precision];
 800348a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800348c:	4a43      	ldr	r2, [pc, #268]	; (800359c <print_exponential_number+0x6e0>)
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	18d3      	adds	r3, r2, r3
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	920f      	str	r2, [sp, #60]	; 0x3c
 8003498:	4699      	mov	r9, r3
  double remainder = non_normalized - unapply_scaling((double) components.integral, normalization);
 800349a:	0006      	movs	r6, r0
 800349c:	000f      	movs	r7, r1
    result.raw_factor = sf.raw_factor * extra_multiplicative_factor;
 800349e:	002a      	movs	r2, r5
 80034a0:	0023      	movs	r3, r4
 80034a2:	4649      	mov	r1, r9
 80034a4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80034a6:	f7fd ffb5 	bl	8001414 <__aeabi_dmul>
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80034aa:	003b      	movs	r3, r7
 80034ac:	0032      	movs	r2, r6
 80034ae:	f7fd ffb1 	bl	8001414 <__aeabi_dmul>
  if (precision == 0U) {
 80034b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  return normalization.multiply ? num * normalization.raw_factor : num / normalization.raw_factor;
 80034b4:	0006      	movs	r6, r0
 80034b6:	000f      	movs	r7, r1
  if (precision == 0U) {
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d000      	beq.n	80034be <print_exponential_number+0x602>
 80034bc:	e696      	b.n	80031ec <print_exponential_number+0x330>
    components.integral += (scaled_remainder >= rounding_threshold);
 80034be:	4b38      	ldr	r3, [pc, #224]	; (80035a0 <print_exponential_number+0x6e4>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	0039      	movs	r1, r7
 80034c4:	0030      	movs	r0, r6
 80034c6:	f7fc fedd 	bl	8000284 <__aeabi_dcmpge>
 80034ca:	1e43      	subs	r3, r0, #1
 80034cc:	4198      	sbcs	r0, r3
 80034ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80034d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80034d2:	0004      	movs	r4, r0
 80034d4:	2500      	movs	r5, #0
 80034d6:	1912      	adds	r2, r2, r4
 80034d8:	416b      	adcs	r3, r5
 80034da:	0014      	movs	r4, r2
 80034dc:	001d      	movs	r5, r3
    if (scaled_remainder == rounding_threshold) {
 80034de:	2200      	movs	r2, #0
 80034e0:	0030      	movs	r0, r6
 80034e2:	0039      	movs	r1, r7
 80034e4:	4b2e      	ldr	r3, [pc, #184]	; (80035a0 <print_exponential_number+0x6e4>)
    components.integral += (scaled_remainder >= rounding_threshold);
 80034e6:	940a      	str	r4, [sp, #40]	; 0x28
 80034e8:	950b      	str	r5, [sp, #44]	; 0x2c
    if (scaled_remainder == rounding_threshold) {
 80034ea:	f7fc fea7 	bl	800023c <__aeabi_dcmpeq>
 80034ee:	2800      	cmp	r0, #0
 80034f0:	d03b      	beq.n	800356a <print_exponential_number+0x6ae>
      components.integral &= ~((int_fast64_t) 0x1);
 80034f2:	0022      	movs	r2, r4
 80034f4:	2301      	movs	r3, #1
 80034f6:	439a      	bics	r2, r3
 80034f8:	950b      	str	r5, [sp, #44]	; 0x2c
    components.fractional = 0;
 80034fa:	2400      	movs	r4, #0
 80034fc:	2500      	movs	r5, #0
      components.integral &= ~((int_fast64_t) 0x1);
 80034fe:	920a      	str	r2, [sp, #40]	; 0x28
 8003500:	e6b5      	b.n	800326e <print_exponential_number+0x3b2>
                ABS_FOR_PRINTING(exp10),
 8003502:	4650      	mov	r0, sl
 8003504:	17d9      	asrs	r1, r3, #31
 8003506:	2300      	movs	r3, #0
 8003508:	4242      	negs	r2, r0
 800350a:	418b      	sbcs	r3, r1
 800350c:	e6ef      	b.n	80032ee <print_exponential_number+0x432>
  unsigned int exp10_part_width = fall_back_to_decimal_only_mode ? 0U : (PRINTF_ABS(exp10) < 100) ? 4U : 5U;
 800350e:	2604      	movs	r6, #4
        width - exp10_part_width :
 8003510:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8003512:	429e      	cmp	r6, r3
 8003514:	d200      	bcs.n	8003518 <print_exponential_number+0x65c>
 8003516:	e76a      	b.n	80033ee <print_exponential_number+0x532>
  idx = print_broken_up_decimal(decimal_part_components, out, buffer, idx, maxlen, precision, decimal_part_width, flags, buf, len);
 8003518:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800351a:	9309      	str	r3, [sp, #36]	; 0x24
 800351c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800351e:	9308      	str	r3, [sp, #32]
 8003520:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003522:	9307      	str	r3, [sp, #28]
 8003524:	2300      	movs	r3, #0
 8003526:	e76a      	b.n	80033fe <print_exponential_number+0x542>
    exp10 = 0; // ... and no need to set a normalization factor or check the powers table
 8003528:	2300      	movs	r3, #0
 800352a:	469a      	mov	sl, r3
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 800352c:	9a26      	ldr	r2, [sp, #152]	; 0x98
        (int) precision - 1 - exp10 :
 800352e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8003530:	4252      	negs	r2, r2
 8003532:	17d2      	asrs	r2, r2, #31
        (int) precision - 1 - exp10 :
 8003534:	3b01      	subs	r3, #1
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8003536:	4013      	ands	r3, r2
 8003538:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 800353a:	2380      	movs	r3, #128	; 0x80
 800353c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	431a      	orrs	r2, r3
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8003542:	4653      	mov	r3, sl
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 8003544:	9228      	str	r2, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8003546:	2b00      	cmp	r3, #0
 8003548:	da00      	bge.n	800354c <print_exponential_number+0x690>
 800354a:	e603      	b.n	8003154 <print_exponential_number+0x298>
  bool should_skip_normalization = (fall_back_to_decimal_only_mode || exp10 == 0);
 800354c:	4653      	mov	r3, sl
 800354e:	2b00      	cmp	r3, #0
 8003550:	d000      	beq.n	8003554 <print_exponential_number+0x698>
 8003552:	e602      	b.n	800315a <print_exponential_number+0x29e>
 8003554:	2600      	movs	r6, #0
 8003556:	e4d9      	b.n	8002f0c <print_exponential_number+0x50>
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8003558:	2300      	movs	r3, #0
 800355a:	e731      	b.n	80033c0 <print_exponential_number+0x504>
      result.raw_factor = extra_multiplicative_factor / sf.raw_factor;
 800355c:	002a      	movs	r2, r5
 800355e:	0023      	movs	r3, r4
 8003560:	4649      	mov	r1, r9
 8003562:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003564:	f7fd fb54 	bl	8000c10 <__aeabi_ddiv>
 8003568:	e79f      	b.n	80034aa <print_exponential_number+0x5ee>
    components.fractional = 0;
 800356a:	2400      	movs	r4, #0
 800356c:	2500      	movs	r5, #0
  if (fall_back_to_decimal_only_mode) {
 800356e:	e67e      	b.n	800326e <print_exponential_number+0x3b2>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8003570:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003572:	2b00      	cmp	r3, #0
 8003574:	d010      	beq.n	8003598 <print_exponential_number+0x6dc>
 8003576:	459a      	cmp	sl, r3
 8003578:	dad8      	bge.n	800352c <print_exponential_number+0x670>
        (int) precision - 1 - exp10 :
 800357a:	4652      	mov	r2, sl
 800357c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 800357e:	2601      	movs	r6, #1
        (int) precision - 1 - exp10 :
 8003580:	3b01      	subs	r3, #1
 8003582:	1a9b      	subs	r3, r3, r2
    precision = (precision_ > 0 ? (unsigned) precision_ : 0U);
 8003584:	43da      	mvns	r2, r3
 8003586:	17d2      	asrs	r2, r2, #31
 8003588:	4013      	ands	r3, r2
 800358a:	9326      	str	r3, [sp, #152]	; 0x98
    flags |= FLAGS_PRECISION;   // make sure print_broken_up_decimal respects our choice above
 800358c:	2380      	movs	r3, #128	; 0x80
 800358e:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	431a      	orrs	r2, r3
 8003594:	9228      	str	r2, [sp, #160]	; 0xa0
  normalization.multiply = (exp10 < 0 && abs_exp10_covered_by_powers_table);
 8003596:	e4b9      	b.n	8002f0c <print_exponential_number+0x50>
    fall_back_to_decimal_only_mode = (exp10 >= -4 && exp10 < required_significant_digits);
 8003598:	2301      	movs	r3, #1
 800359a:	e7ec      	b.n	8003576 <print_exponential_number+0x6ba>
 800359c:	08005d48 	.word	0x08005d48
 80035a0:	3fe00000 	.word	0x3fe00000

080035a4 <print_floating_point>:
#endif  // PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS


static size_t print_floating_point(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int precision, unsigned int width, unsigned int flags, bool prefer_exponential)
{
 80035a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035a6:	4657      	mov	r7, sl
 80035a8:	464e      	mov	r6, r9
 80035aa:	4645      	mov	r5, r8
 80035ac:	46de      	mov	lr, fp
 80035ae:	b5e0      	push	{r5, r6, r7, lr}
 80035b0:	b09b      	sub	sp, #108	; 0x6c
 80035b2:	469b      	mov	fp, r3
 80035b4:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80035b6:	9f25      	ldr	r7, [sp, #148]	; 0x94
 80035b8:	ab29      	add	r3, sp, #164	; 0xa4
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	4680      	mov	r8, r0
 80035be:	4689      	mov	r9, r1
 80035c0:	4692      	mov	sl, r2
 80035c2:	930b      	str	r3, [sp, #44]	; 0x2c
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;

  // test for special values
  if (value != value)
 80035c4:	0032      	movs	r2, r6
 80035c6:	003b      	movs	r3, r7
 80035c8:	0030      	movs	r0, r6
 80035ca:	0039      	movs	r1, r7
{
 80035cc:	9d26      	ldr	r5, [sp, #152]	; 0x98
  if (value != value)
 80035ce:	f7fc fe35 	bl	800023c <__aeabi_dcmpeq>
 80035d2:	2800      	cmp	r0, #0
 80035d4:	d058      	beq.n	8003688 <print_floating_point+0xe4>
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
  if (value < -DBL_MAX)
 80035d6:	2201      	movs	r2, #1
 80035d8:	0030      	movs	r0, r6
 80035da:	0039      	movs	r1, r7
 80035dc:	4b4c      	ldr	r3, [pc, #304]	; (8003710 <print_floating_point+0x16c>)
 80035de:	4252      	negs	r2, r2
 80035e0:	f7fc fe32 	bl	8000248 <__aeabi_dcmplt>
 80035e4:	2800      	cmp	r0, #0
 80035e6:	d000      	beq.n	80035ea <print_floating_point+0x46>
 80035e8:	e08a      	b.n	8003700 <print_floating_point+0x15c>
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
  if (value > DBL_MAX)
 80035ea:	2201      	movs	r2, #1
 80035ec:	0030      	movs	r0, r6
 80035ee:	0039      	movs	r1, r7
 80035f0:	4b48      	ldr	r3, [pc, #288]	; (8003714 <print_floating_point+0x170>)
 80035f2:	4252      	negs	r2, r2
 80035f4:	f7fc fe3c 	bl	8000270 <__aeabi_dcmpgt>
 80035f8:	2800      	cmp	r0, #0
 80035fa:	d124      	bne.n	8003646 <print_floating_point+0xa2>
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);

  if (!prefer_exponential && ((value > PRINTF_FLOAT_NOTATION_THRESHOLD) || (value < -PRINTF_FLOAT_NOTATION_THRESHOLD))) {
 80035fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d12c      	bne.n	800365c <print_floating_point+0xb8>
 8003602:	2200      	movs	r2, #0
 8003604:	0030      	movs	r0, r6
 8003606:	0039      	movs	r1, r7
 8003608:	4b43      	ldr	r3, [pc, #268]	; (8003718 <print_floating_point+0x174>)
 800360a:	f7fc fe31 	bl	8000270 <__aeabi_dcmpgt>
 800360e:	2800      	cmp	r0, #0
 8003610:	d107      	bne.n	8003622 <print_floating_point+0x7e>
 8003612:	2200      	movs	r2, #0
 8003614:	0030      	movs	r0, r6
 8003616:	0039      	movs	r1, r7
 8003618:	4b40      	ldr	r3, [pc, #256]	; (800371c <print_floating_point+0x178>)
 800361a:	f7fc fe15 	bl	8000248 <__aeabi_dcmplt>
 800361e:	2800      	cmp	r0, #0
 8003620:	d01c      	beq.n	800365c <print_floating_point+0xb8>
    // The required behavior of standard printf is to print _every_ integral-part digit -- which could mean
    // printing hundreds of characters, overflowing any fixed internal buffer and necessitating a more complicated
    // implementation.
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    return print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
 8003622:	2300      	movs	r3, #0
 8003624:	9306      	str	r3, [sp, #24]
  }

  return
#if PRINTF_SUPPORT_EXPONENTIAL_SPECIFIERS
    prefer_exponential ?
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 8003626:	ab12      	add	r3, sp, #72	; 0x48
 8003628:	9305      	str	r3, [sp, #20]
 800362a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800362c:	4652      	mov	r2, sl
 800362e:	9304      	str	r3, [sp, #16]
 8003630:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8003632:	4649      	mov	r1, r9
 8003634:	9303      	str	r3, [sp, #12]
 8003636:	4640      	mov	r0, r8
 8003638:	465b      	mov	r3, fp
 800363a:	9600      	str	r6, [sp, #0]
 800363c:	9701      	str	r7, [sp, #4]
 800363e:	9502      	str	r5, [sp, #8]
 8003640:	f7ff fc3c 	bl	8002ebc <print_exponential_number>
 8003644:	e02e      	b.n	80036a4 <print_floating_point+0x100>
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8003646:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003648:	075b      	lsls	r3, r3, #29
 800364a:	d456      	bmi.n	80036fa <print_floating_point+0x156>
 800364c:	2203      	movs	r2, #3
 800364e:	4b34      	ldr	r3, [pc, #208]	; (8003720 <print_floating_point+0x17c>)
 8003650:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8003652:	9201      	str	r2, [sp, #4]
 8003654:	9103      	str	r1, [sp, #12]
 8003656:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8003658:	9102      	str	r1, [sp, #8]
 800365a:	e01c      	b.n	8003696 <print_floating_point+0xf2>
  if (!(flags & FLAGS_PRECISION)) {
 800365c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800365e:	055b      	lsls	r3, r3, #21
 8003660:	d549      	bpl.n	80036f6 <print_floating_point+0x152>
    buf[len++] = '0'; // This respects the precision in terms of result length only
 8003662:	ab02      	add	r3, sp, #8
 8003664:	469c      	mov	ip, r3
 8003666:	223f      	movs	r2, #63	; 0x3f
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003668:	2400      	movs	r4, #0
    buf[len++] = '0'; // This respects the precision in terms of result length only
 800366a:	2330      	movs	r3, #48	; 0x30
 800366c:	4462      	add	r2, ip
 800366e:	e004      	b.n	800367a <print_floating_point+0xd6>
 8003670:	3401      	adds	r4, #1
 8003672:	5513      	strb	r3, [r2, r4]
    precision--;
 8003674:	3d01      	subs	r5, #1
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (precision > PRINTF_MAX_SUPPORTED_PRECISION)) {
 8003676:	2c20      	cmp	r4, #32
 8003678:	d001      	beq.n	800367e <print_floating_point+0xda>
 800367a:	2d11      	cmp	r5, #17
 800367c:	d8f8      	bhi.n	8003670 <print_floating_point+0xcc>
      print_exponential_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len) :
 800367e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003680:	2b00      	cmp	r3, #0
 8003682:	d016      	beq.n	80036b2 <print_floating_point+0x10e>
 8003684:	9406      	str	r4, [sp, #24]
 8003686:	e7ce      	b.n	8003626 <print_floating_point+0x82>
    return out_rev_(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8003688:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800368a:	9303      	str	r3, [sp, #12]
 800368c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800368e:	9302      	str	r3, [sp, #8]
 8003690:	2303      	movs	r3, #3
 8003692:	9301      	str	r3, [sp, #4]
 8003694:	4b23      	ldr	r3, [pc, #140]	; (8003724 <print_floating_point+0x180>)
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	4652      	mov	r2, sl
 800369a:	465b      	mov	r3, fp
 800369c:	4649      	mov	r1, r9
 800369e:	4640      	mov	r0, r8
 80036a0:	f7ff f89e 	bl	80027e0 <out_rev_>
#endif
      print_decimal_number(out, buffer, idx, maxlen, value, precision, width, flags, buf, len);
}
 80036a4:	b01b      	add	sp, #108	; 0x6c
 80036a6:	bcf0      	pop	{r4, r5, r6, r7}
 80036a8:	46bb      	mov	fp, r7
 80036aa:	46b2      	mov	sl, r6
 80036ac:	46a9      	mov	r9, r5
 80036ae:	46a0      	mov	r8, r4
 80036b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  struct double_components value_ = get_components(number, precision);
 80036b2:	0032      	movs	r2, r6
 80036b4:	003b      	movs	r3, r7
 80036b6:	a80c      	add	r0, sp, #48	; 0x30
 80036b8:	9500      	str	r5, [sp, #0]
 80036ba:	f7ff fa25 	bl	8002b08 <get_components>
  return print_broken_up_decimal(value_, out, buffer, idx, maxlen, precision, width, flags, buf, len);
 80036be:	980c      	ldr	r0, [sp, #48]	; 0x30
 80036c0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80036c2:	ab12      	add	r3, sp, #72	; 0x48
 80036c4:	9308      	str	r3, [sp, #32]
 80036c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80036c8:	2238      	movs	r2, #56	; 0x38
 80036ca:	9307      	str	r3, [sp, #28]
 80036cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80036ce:	9409      	str	r4, [sp, #36]	; 0x24
 80036d0:	9306      	str	r3, [sp, #24]
 80036d2:	465b      	mov	r3, fp
 80036d4:	9304      	str	r3, [sp, #16]
 80036d6:	4653      	mov	r3, sl
 80036d8:	9303      	str	r3, [sp, #12]
 80036da:	464b      	mov	r3, r9
 80036dc:	9302      	str	r3, [sp, #8]
 80036de:	4643      	mov	r3, r8
 80036e0:	9301      	str	r3, [sp, #4]
 80036e2:	ab02      	add	r3, sp, #8
 80036e4:	9505      	str	r5, [sp, #20]
 80036e6:	189b      	adds	r3, r3, r2
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80036ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80036f0:	f7ff fabc 	bl	8002c6c <print_broken_up_decimal.isra.0>
 80036f4:	e7d6      	b.n	80036a4 <print_floating_point+0x100>
    precision = PRINTF_DEFAULT_FLOAT_PRECISION;
 80036f6:	2506      	movs	r5, #6
 80036f8:	e7b3      	b.n	8003662 <print_floating_point+0xbe>
    return out_rev_(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 80036fa:	2204      	movs	r2, #4
 80036fc:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <print_floating_point+0x184>)
 80036fe:	e7a7      	b.n	8003650 <print_floating_point+0xac>
    return out_rev_(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003700:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8003702:	9303      	str	r3, [sp, #12]
 8003704:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8003706:	9302      	str	r3, [sp, #8]
 8003708:	2304      	movs	r3, #4
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	4b07      	ldr	r3, [pc, #28]	; (800372c <print_floating_point+0x188>)
 800370e:	e7c2      	b.n	8003696 <print_floating_point+0xf2>
 8003710:	ffefffff 	.word	0xffefffff
 8003714:	7fefffff 	.word	0x7fefffff
 8003718:	41cdcd65 	.word	0x41cdcd65
 800371c:	c1cdcd65 	.word	0xc1cdcd65
 8003720:	08005b3c 	.word	0x08005b3c
 8003724:	08005b48 	.word	0x08005b48
 8003728:	08005b40 	.word	0x08005b40
 800372c:	08005b4c 	.word	0x08005b4c

08003730 <rt_vsnprintf>:
#if (RTTHREAD_VERSION >= 40100) || (RTTHREAD_VERSION < 40000 && RTTHREAD_VERSION >= 30106)
int rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#else
rt_int32_t rt_vsnprintf(char *buf, rt_size_t size, const char *fmt, va_list args)
#endif
{
 8003730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003732:	46de      	mov	lr, fp
 8003734:	4657      	mov	r7, sl
 8003736:	464e      	mov	r6, r9
 8003738:	4645      	mov	r5, r8
 800373a:	b5e0      	push	{r5, r6, r7, lr}
 800373c:	4681      	mov	r9, r0
 800373e:	468b      	mov	fp, r1
 8003740:	0014      	movs	r4, r2
 8003742:	001f      	movs	r7, r3
 8003744:	b09b      	sub	sp, #108	; 0x6c
  if (!buffer) {
 8003746:	2800      	cmp	r0, #0
 8003748:	d100      	bne.n	800374c <rt_vsnprintf+0x1c>
 800374a:	e1c6      	b.n	8003ada <rt_vsnprintf+0x3aa>
 800374c:	4bce      	ldr	r3, [pc, #824]	; (8003a88 <rt_vsnprintf+0x358>)
  while (*format)
 800374e:	7820      	ldrb	r0, [r4, #0]
 8003750:	469a      	mov	sl, r3
 8003752:	2300      	movs	r3, #0
 8003754:	4698      	mov	r8, r3
 8003756:	2800      	cmp	r0, #0
 8003758:	d100      	bne.n	800375c <rt_vsnprintf+0x2c>
 800375a:	e1c6      	b.n	8003aea <rt_vsnprintf+0x3ba>
 800375c:	001e      	movs	r6, r3
 800375e:	464b      	mov	r3, r9
 8003760:	46b9      	mov	r9, r7
 8003762:	001f      	movs	r7, r3
 8003764:	e009      	b.n	800377a <rt_vsnprintf+0x4a>
      out(*format, buffer, idx++, maxlen);
 8003766:	0032      	movs	r2, r6
 8003768:	465b      	mov	r3, fp
 800376a:	0039      	movs	r1, r7
 800376c:	1c75      	adds	r5, r6, #1
 800376e:	47d0      	blx	sl
 8003770:	002e      	movs	r6, r5
      format++;
 8003772:	3401      	adds	r4, #1
  while (*format)
 8003774:	7820      	ldrb	r0, [r4, #0]
 8003776:	2800      	cmp	r0, #0
 8003778:	d048      	beq.n	800380c <rt_vsnprintf+0xdc>
    if (*format != '%') {
 800377a:	2825      	cmp	r0, #37	; 0x25
 800377c:	d1f3      	bne.n	8003766 <rt_vsnprintf+0x36>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 800377e:	2304      	movs	r3, #4
 8003780:	4698      	mov	r8, r3
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8003782:	3b02      	subs	r3, #2
    flags = 0U;
 8003784:	2200      	movs	r2, #0
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8003786:	469c      	mov	ip, r3
      format++;
 8003788:	3401      	adds	r4, #1
      switch (*format) {
 800378a:	7820      	ldrb	r0, [r4, #0]
 800378c:	0025      	movs	r5, r4
 800378e:	0003      	movs	r3, r0
 8003790:	3b20      	subs	r3, #32
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b10      	cmp	r3, #16
 8003796:	d803      	bhi.n	80037a0 <rt_vsnprintf+0x70>
 8003798:	49bc      	ldr	r1, [pc, #752]	; (8003a8c <rt_vsnprintf+0x35c>)
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	58cb      	ldr	r3, [r1, r3]
 800379e:	469f      	mov	pc, r3
    if (is_digit_(*format)) {
 80037a0:	0003      	movs	r3, r0
 80037a2:	3b30      	subs	r3, #48	; 0x30
 80037a4:	2b09      	cmp	r3, #9
 80037a6:	d956      	bls.n	8003856 <rt_vsnprintf+0x126>
    width = 0U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	4698      	mov	r8, r3
    else if (*format == '*') {
 80037ac:	282a      	cmp	r0, #42	; 0x2a
 80037ae:	d063      	beq.n	8003878 <rt_vsnprintf+0x148>
    precision = 0U;
 80037b0:	2400      	movs	r4, #0
    if (*format == '.') {
 80037b2:	282e      	cmp	r0, #46	; 0x2e
 80037b4:	d040      	beq.n	8003838 <rt_vsnprintf+0x108>
    switch (*format) {
 80037b6:	0003      	movs	r3, r0
 80037b8:	3b68      	subs	r3, #104	; 0x68
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b12      	cmp	r3, #18
 80037be:	d808      	bhi.n	80037d2 <rt_vsnprintf+0xa2>
 80037c0:	49b3      	ldr	r1, [pc, #716]	; (8003a90 <rt_vsnprintf+0x360>)
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	58cb      	ldr	r3, [r1, r3]
 80037c6:	469f      	mov	pc, r3
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	005b      	lsls	r3, r3, #1
    switch (*format) {
 80037cc:	7868      	ldrb	r0, [r5, #1]
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80037ce:	431a      	orrs	r2, r3
        format++;
 80037d0:	3501      	adds	r5, #1
    switch (*format) {
 80037d2:	0003      	movs	r3, r0
 80037d4:	3b25      	subs	r3, #37	; 0x25
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b53      	cmp	r3, #83	; 0x53
 80037da:	d856      	bhi.n	800388a <rt_vsnprintf+0x15a>
 80037dc:	49ad      	ldr	r1, [pc, #692]	; (8003a94 <rt_vsnprintf+0x364>)
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	58cb      	ldr	r3, [r1, r3]
 80037e2:	469f      	mov	pc, r3
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 80037e4:	2301      	movs	r3, #1
 80037e6:	3401      	adds	r4, #1
 80037e8:	431a      	orrs	r2, r3
    } while (n);
 80037ea:	e7ce      	b.n	800378a <rt_vsnprintf+0x5a>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 80037ec:	4663      	mov	r3, ip
 80037ee:	3401      	adds	r4, #1
 80037f0:	431a      	orrs	r2, r3
    } while (n);
 80037f2:	e7ca      	b.n	800378a <rt_vsnprintf+0x5a>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 80037f4:	4643      	mov	r3, r8
 80037f6:	3401      	adds	r4, #1
 80037f8:	431a      	orrs	r2, r3
    } while (n);
 80037fa:	e7c6      	b.n	800378a <rt_vsnprintf+0x5a>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 80037fc:	2310      	movs	r3, #16
 80037fe:	3401      	adds	r4, #1
 8003800:	431a      	orrs	r2, r3
    } while (n);
 8003802:	e7c2      	b.n	800378a <rt_vsnprintf+0x5a>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8003804:	2308      	movs	r3, #8
 8003806:	3401      	adds	r4, #1
 8003808:	431a      	orrs	r2, r3
    } while (n);
 800380a:	e7be      	b.n	800378a <rt_vsnprintf+0x5a>
  return (int)idx;
 800380c:	46b0      	mov	r8, r6
 800380e:	46b9      	mov	r9, r7
 8003810:	0034      	movs	r4, r6
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8003812:	45c3      	cmp	fp, r8
 8003814:	d803      	bhi.n	800381e <rt_vsnprintf+0xee>
 8003816:	2301      	movs	r3, #1
 8003818:	425b      	negs	r3, r3
 800381a:	445b      	add	r3, fp
 800381c:	4698      	mov	r8, r3
 800381e:	465b      	mov	r3, fp
 8003820:	4642      	mov	r2, r8
 8003822:	4649      	mov	r1, r9
 8003824:	2000      	movs	r0, #0
 8003826:	47d0      	blx	sl
  return __vsnprintf(out_buffer, buf, size, fmt, args);
}
 8003828:	0020      	movs	r0, r4
 800382a:	b01b      	add	sp, #108	; 0x6c
 800382c:	bcf0      	pop	{r4, r5, r6, r7}
 800382e:	46bb      	mov	fp, r7
 8003830:	46b2      	mov	sl, r6
 8003832:	46a9      	mov	r9, r5
 8003834:	46a0      	mov	r8, r4
 8003836:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (is_digit_(*format)) {
 8003838:	7868      	ldrb	r0, [r5, #1]
      flags |= FLAGS_PRECISION;
 800383a:	2380      	movs	r3, #128	; 0x80
      if (is_digit_(*format)) {
 800383c:	0001      	movs	r1, r0
      flags |= FLAGS_PRECISION;
 800383e:	00db      	lsls	r3, r3, #3
      if (is_digit_(*format)) {
 8003840:	3930      	subs	r1, #48	; 0x30
      flags |= FLAGS_PRECISION;
 8003842:	431a      	orrs	r2, r3
      format++;
 8003844:	1c6b      	adds	r3, r5, #1
      if (is_digit_(*format)) {
 8003846:	2909      	cmp	r1, #9
 8003848:	d800      	bhi.n	800384c <rt_vsnprintf+0x11c>
 800384a:	e150      	b.n	8003aee <rt_vsnprintf+0x3be>
      else if (*format == '*') {
 800384c:	282a      	cmp	r0, #42	; 0x2a
 800384e:	d100      	bne.n	8003852 <rt_vsnprintf+0x122>
 8003850:	e15d      	b.n	8003b0e <rt_vsnprintf+0x3de>
      format++;
 8003852:	001d      	movs	r5, r3
 8003854:	e7af      	b.n	80037b6 <rt_vsnprintf+0x86>
  unsigned int i = 0U;
 8003856:	2300      	movs	r3, #0
 8003858:	0001      	movs	r1, r0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800385a:	0098      	lsls	r0, r3, #2
 800385c:	18c0      	adds	r0, r0, r3
 800385e:	3501      	adds	r5, #1
 8003860:	0040      	lsls	r0, r0, #1
 8003862:	1840      	adds	r0, r0, r1
  while (is_digit_(**str)) {
 8003864:	7829      	ldrb	r1, [r5, #0]
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003866:	0003      	movs	r3, r0
  while (is_digit_(**str)) {
 8003868:	0008      	movs	r0, r1
 800386a:	3830      	subs	r0, #48	; 0x30
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800386c:	3b30      	subs	r3, #48	; 0x30
  while (is_digit_(**str)) {
 800386e:	2809      	cmp	r0, #9
 8003870:	d9f3      	bls.n	800385a <rt_vsnprintf+0x12a>
 8003872:	4698      	mov	r8, r3
 8003874:	0008      	movs	r0, r1
 8003876:	e79b      	b.n	80037b0 <rt_vsnprintf+0x80>
      const int w = va_arg(va, int);
 8003878:	464b      	mov	r3, r9
 800387a:	cb02      	ldmia	r3!, {r1}
 800387c:	4688      	mov	r8, r1
      if (w < 0) {
 800387e:	2900      	cmp	r1, #0
 8003880:	db0c      	blt.n	800389c <rt_vsnprintf+0x16c>
      const int w = va_arg(va, int);
 8003882:	4699      	mov	r9, r3
    if (*format == '.') {
 8003884:	7860      	ldrb	r0, [r4, #1]
      format++;
 8003886:	1c65      	adds	r5, r4, #1
 8003888:	e792      	b.n	80037b0 <rt_vsnprintf+0x80>
        out(*format, buffer, idx++, maxlen);
 800388a:	1c73      	adds	r3, r6, #1
 800388c:	4698      	mov	r8, r3
 800388e:	0032      	movs	r2, r6
 8003890:	465b      	mov	r3, fp
 8003892:	0039      	movs	r1, r7
 8003894:	47d0      	blx	sl
 8003896:	4646      	mov	r6, r8
        format++;
 8003898:	1c6c      	adds	r4, r5, #1
        break;
 800389a:	e76b      	b.n	8003774 <rt_vsnprintf+0x44>
        flags |= FLAGS_LEFT;    // reverse padding
 800389c:	2102      	movs	r1, #2
 800389e:	430a      	orrs	r2, r1
        width = (unsigned int)-w;
 80038a0:	4641      	mov	r1, r8
 80038a2:	4249      	negs	r1, r1
 80038a4:	4688      	mov	r8, r1
      const int w = va_arg(va, int);
 80038a6:	4699      	mov	r9, r3
    if (*format == '.') {
 80038a8:	7860      	ldrb	r0, [r4, #1]
      format++;
 80038aa:	1c65      	adds	r5, r4, #1
 80038ac:	e780      	b.n	80037b0 <rt_vsnprintf+0x80>
        if (*format == 'x' || *format == 'X') {
 80038ae:	2878      	cmp	r0, #120	; 0x78
 80038b0:	d100      	bne.n	80038b4 <rt_vsnprintf+0x184>
 80038b2:	e15d      	b.n	8003b70 <rt_vsnprintf+0x440>
 80038b4:	2858      	cmp	r0, #88	; 0x58
 80038b6:	d100      	bne.n	80038ba <rt_vsnprintf+0x18a>
 80038b8:	e1a3      	b.n	8003c02 <rt_vsnprintf+0x4d2>
        else if (*format == 'o') {
 80038ba:	286f      	cmp	r0, #111	; 0x6f
 80038bc:	d100      	bne.n	80038c0 <rt_vsnprintf+0x190>
 80038be:	e26f      	b.n	8003da0 <rt_vsnprintf+0x670>
        else if (*format == 'b') {
 80038c0:	2862      	cmp	r0, #98	; 0x62
 80038c2:	d100      	bne.n	80038c6 <rt_vsnprintf+0x196>
 80038c4:	e298      	b.n	8003df8 <rt_vsnprintf+0x6c8>
          flags &= ~FLAGS_HASH;   // no hash for dec format
 80038c6:	2310      	movs	r3, #16
 80038c8:	0011      	movs	r1, r2
 80038ca:	4399      	bics	r1, r3
 80038cc:	9109      	str	r1, [sp, #36]	; 0x24
        if ((*format != 'i') && (*format != 'd')) {
 80038ce:	2869      	cmp	r0, #105	; 0x69
 80038d0:	d000      	beq.n	80038d4 <rt_vsnprintf+0x1a4>
 80038d2:	e2aa      	b.n	8003e2a <rt_vsnprintf+0x6fa>
          base = BASE_DECIMAL;
 80038d4:	230a      	movs	r3, #10
 80038d6:	930a      	str	r3, [sp, #40]	; 0x28
        if (flags & FLAGS_PRECISION) {
 80038d8:	0553      	lsls	r3, r2, #21
 80038da:	d500      	bpl.n	80038de <rt_vsnprintf+0x1ae>
 80038dc:	e150      	b.n	8003b80 <rt_vsnprintf+0x450>
          if (flags & FLAGS_LONG_LONG) {
 80038de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038e0:	059b      	lsls	r3, r3, #22
 80038e2:	d500      	bpl.n	80038e6 <rt_vsnprintf+0x1b6>
 80038e4:	e1e5      	b.n	8003cb2 <rt_vsnprintf+0x582>
          else if (flags & FLAGS_LONG) {
 80038e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038e8:	05db      	lsls	r3, r3, #23
 80038ea:	d400      	bmi.n	80038ee <rt_vsnprintf+0x1be>
 80038ec:	e1bf      	b.n	8003c6e <rt_vsnprintf+0x53e>
            const long value = va_arg(va, long);
 80038ee:	464b      	mov	r3, r9
 80038f0:	cb04      	ldmia	r3!, {r2}
 80038f2:	4694      	mov	ip, r2
 80038f4:	4699      	mov	r9, r3
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 80038f6:	2a00      	cmp	r2, #0
 80038f8:	dc00      	bgt.n	80038fc <rt_vsnprintf+0x1cc>
 80038fa:	e21f      	b.n	8003d3c <rt_vsnprintf+0x60c>
 80038fc:	17d3      	asrs	r3, r2, #31
 80038fe:	9212      	str	r2, [sp, #72]	; 0x48
 8003900:	9313      	str	r3, [sp, #76]	; 0x4c
 8003902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003904:	9404      	str	r4, [sp, #16]
 8003906:	9306      	str	r3, [sp, #24]
 8003908:	4643      	mov	r3, r8
 800390a:	9305      	str	r3, [sp, #20]
 800390c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800390e:	9303      	str	r3, [sp, #12]
 8003910:	4663      	mov	r3, ip
 8003912:	0fda      	lsrs	r2, r3, #31
 8003914:	9202      	str	r2, [sp, #8]
 8003916:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003918:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	9401      	str	r4, [sp, #4]
 800391e:	e0aa      	b.n	8003a76 <rt_vsnprintf+0x346>
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003920:	2380      	movs	r3, #128	; 0x80
 8003922:	009b      	lsls	r3, r3, #2
    switch (*format) {
 8003924:	7868      	ldrb	r0, [r5, #1]
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003926:	431a      	orrs	r2, r3
        format++;
 8003928:	3501      	adds	r5, #1
        break;
 800392a:	e752      	b.n	80037d2 <rt_vsnprintf+0xa2>
        if (*format == 'h') {
 800392c:	7868      	ldrb	r0, [r5, #1]
 800392e:	2868      	cmp	r0, #104	; 0x68
 8003930:	d100      	bne.n	8003934 <rt_vsnprintf+0x204>
 8003932:	e161      	b.n	8003bf8 <rt_vsnprintf+0x4c8>
        flags |= FLAGS_SHORT;
 8003934:	2380      	movs	r3, #128	; 0x80
        format++;
 8003936:	3501      	adds	r5, #1
        flags |= FLAGS_SHORT;
 8003938:	431a      	orrs	r2, r3
 800393a:	e74a      	b.n	80037d2 <rt_vsnprintf+0xa2>
        if (*format == 'l') {
 800393c:	7868      	ldrb	r0, [r5, #1]
 800393e:	286c      	cmp	r0, #108	; 0x6c
 8003940:	d100      	bne.n	8003944 <rt_vsnprintf+0x214>
 8003942:	e153      	b.n	8003bec <rt_vsnprintf+0x4bc>
        flags |= FLAGS_LONG;
 8003944:	2380      	movs	r3, #128	; 0x80
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	431a      	orrs	r2, r3
        format++;
 800394a:	3501      	adds	r5, #1
 800394c:	e741      	b.n	80037d2 <rt_vsnprintf+0xa2>
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 800394e:	2846      	cmp	r0, #70	; 0x46
 8003950:	d100      	bne.n	8003954 <rt_vsnprintf+0x224>
 8003952:	e10a      	b.n	8003b6a <rt_vsnprintf+0x43a>
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_DECIMAL);
 8003954:	464b      	mov	r3, r9
 8003956:	2107      	movs	r1, #7
 8003958:	3307      	adds	r3, #7
 800395a:	438b      	bics	r3, r1
 800395c:	4699      	mov	r9, r3
 800395e:	2300      	movs	r3, #0
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 8003960:	9305      	str	r3, [sp, #20]
 8003962:	4643      	mov	r3, r8
 8003964:	4649      	mov	r1, r9
 8003966:	9402      	str	r4, [sp, #8]
 8003968:	9204      	str	r2, [sp, #16]
 800396a:	9303      	str	r3, [sp, #12]
 800396c:	c90c      	ldmia	r1!, {r2, r3}
 800396e:	4650      	mov	r0, sl
 8003970:	9200      	str	r2, [sp, #0]
 8003972:	9301      	str	r3, [sp, #4]
 8003974:	4689      	mov	r9, r1
 8003976:	0032      	movs	r2, r6
 8003978:	465b      	mov	r3, fp
 800397a:	0039      	movs	r1, r7
 800397c:	f7ff fe12 	bl	80035a4 <print_floating_point>
        format++;
 8003980:	1c6c      	adds	r4, r5, #1
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 8003982:	0006      	movs	r6, r0
        break;
 8003984:	e6f6      	b.n	8003774 <rt_vsnprintf+0x44>
        const char* p = va_arg(va, char*);
 8003986:	464b      	mov	r3, r9
 8003988:	cb02      	ldmia	r3!, {r1}
 800398a:	4699      	mov	r9, r3
 800398c:	9109      	str	r1, [sp, #36]	; 0x24
        if (p == NULL) {
 800398e:	2900      	cmp	r1, #0
 8003990:	d100      	bne.n	8003994 <rt_vsnprintf+0x264>
 8003992:	e0da      	b.n	8003b4a <rt_vsnprintf+0x41a>
  for (s = str; *s && maxsize--; ++s);
 8003994:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	469c      	mov	ip, r3
          unsigned int l = strnlen_s_(p, precision ? precision : (size_t)-1);
 800399a:	2c00      	cmp	r4, #0
 800399c:	d000      	beq.n	80039a0 <rt_vsnprintf+0x270>
 800399e:	e13b      	b.n	8003c18 <rt_vsnprintf+0x4e8>
  for (s = str; *s && maxsize--; ++s);
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d100      	bne.n	80039a6 <rt_vsnprintf+0x276>
 80039a4:	e23b      	b.n	8003e1e <rt_vsnprintf+0x6ee>
 80039a6:	2302      	movs	r3, #2
 80039a8:	425b      	negs	r3, r3
 80039aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80039ac:	3301      	adds	r3, #1
 80039ae:	18c8      	adds	r0, r1, r3
 80039b0:	000b      	movs	r3, r1
 80039b2:	e001      	b.n	80039b8 <rt_vsnprintf+0x288>
 80039b4:	4283      	cmp	r3, r0
 80039b6:	d003      	beq.n	80039c0 <rt_vsnprintf+0x290>
 80039b8:	7859      	ldrb	r1, [r3, #1]
 80039ba:	3301      	adds	r3, #1
 80039bc:	2900      	cmp	r1, #0
 80039be:	d1f9      	bne.n	80039b4 <rt_vsnprintf+0x284>
  return (unsigned int)(s - str);
 80039c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80039c2:	1a5b      	subs	r3, r3, r1
 80039c4:	930a      	str	r3, [sp, #40]	; 0x28
          if (flags & FLAGS_PRECISION) {
 80039c6:	2380      	movs	r3, #128	; 0x80
 80039c8:	0011      	movs	r1, r2
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	4019      	ands	r1, r3
 80039ce:	910b      	str	r1, [sp, #44]	; 0x2c
 80039d0:	421a      	tst	r2, r3
 80039d2:	d003      	beq.n	80039dc <rt_vsnprintf+0x2ac>
            l = (l < precision ? l : precision);
 80039d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039d6:	42a3      	cmp	r3, r4
 80039d8:	d900      	bls.n	80039dc <rt_vsnprintf+0x2ac>
 80039da:	e18f      	b.n	8003cfc <rt_vsnprintf+0x5cc>
          if (!(flags & FLAGS_LEFT)) {
 80039dc:	2302      	movs	r3, #2
 80039de:	0019      	movs	r1, r3
 80039e0:	4011      	ands	r1, r2
 80039e2:	910c      	str	r1, [sp, #48]	; 0x30
 80039e4:	4213      	tst	r3, r2
 80039e6:	d100      	bne.n	80039ea <rt_vsnprintf+0x2ba>
 80039e8:	e1b6      	b.n	8003d58 <rt_vsnprintf+0x628>
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80039ea:	4660      	mov	r0, ip
 80039ec:	2800      	cmp	r0, #0
 80039ee:	d100      	bne.n	80039f2 <rt_vsnprintf+0x2c2>
 80039f0:	e186      	b.n	8003d00 <rt_vsnprintf+0x5d0>
 80039f2:	4641      	mov	r1, r8
 80039f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039f6:	46b8      	mov	r8, r7
 80039f8:	1b9b      	subs	r3, r3, r6
 80039fa:	4657      	mov	r7, sl
 80039fc:	950d      	str	r5, [sp, #52]	; 0x34
 80039fe:	0032      	movs	r2, r6
 8003a00:	469a      	mov	sl, r3
 8003a02:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8003a04:	9109      	str	r1, [sp, #36]	; 0x24
 8003a06:	e000      	b.n	8003a0a <rt_vsnprintf+0x2da>
            out(*(p++), buffer, idx++, maxlen);
 8003a08:	0032      	movs	r2, r6
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8003a0a:	2d00      	cmp	r5, #0
 8003a0c:	d004      	beq.n	8003a18 <rt_vsnprintf+0x2e8>
 8003a0e:	1e63      	subs	r3, r4, #1
 8003a10:	2c00      	cmp	r4, #0
 8003a12:	d100      	bne.n	8003a16 <rt_vsnprintf+0x2e6>
 8003a14:	e124      	b.n	8003c60 <rt_vsnprintf+0x530>
 8003a16:	001c      	movs	r4, r3
            out(*(p++), buffer, idx++, maxlen);
 8003a18:	465b      	mov	r3, fp
 8003a1a:	4641      	mov	r1, r8
 8003a1c:	1c56      	adds	r6, r2, #1
 8003a1e:	47b8      	blx	r7
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8003a20:	4653      	mov	r3, sl
 8003a22:	5d98      	ldrb	r0, [r3, r6]
 8003a24:	2800      	cmp	r0, #0
 8003a26:	d1ef      	bne.n	8003a08 <rt_vsnprintf+0x2d8>
            out(*(p++), buffer, idx++, maxlen);
 8003a28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a2a:	46ba      	mov	sl, r7
 8003a2c:	4647      	mov	r7, r8
 8003a2e:	4698      	mov	r8, r3
 8003a30:	9d0d      	ldr	r5, [sp, #52]	; 0x34
          if (flags & FLAGS_LEFT) {
 8003a32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d000      	beq.n	8003a3a <rt_vsnprintf+0x30a>
 8003a38:	e162      	b.n	8003d00 <rt_vsnprintf+0x5d0>
        format++;
 8003a3a:	1c6c      	adds	r4, r5, #1
        break;
 8003a3c:	e69a      	b.n	8003774 <rt_vsnprintf+0x44>
        out('%', buffer, idx++, maxlen);
 8003a3e:	1c73      	adds	r3, r6, #1
 8003a40:	4698      	mov	r8, r3
 8003a42:	0032      	movs	r2, r6
 8003a44:	465b      	mov	r3, fp
 8003a46:	0039      	movs	r1, r7
 8003a48:	2025      	movs	r0, #37	; 0x25
 8003a4a:	47d0      	blx	sl
 8003a4c:	4646      	mov	r6, r8
        format++;
 8003a4e:	1c6c      	adds	r4, r5, #1
        break;
 8003a50:	e690      	b.n	8003774 <rt_vsnprintf+0x44>
        uintptr_t value = (uintptr_t)va_arg(va, void*);
 8003a52:	4649      	mov	r1, r9
        flags |= FLAGS_ZEROPAD | FLAGS_POINTER;
 8003a54:	4b10      	ldr	r3, [pc, #64]	; (8003a98 <rt_vsnprintf+0x368>)
 8003a56:	431a      	orrs	r2, r3
        uintptr_t value = (uintptr_t)va_arg(va, void*);
 8003a58:	c908      	ldmia	r1!, {r3}
 8003a5a:	4689      	mov	r9, r1
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d100      	bne.n	8003a62 <rt_vsnprintf+0x332>
 8003a60:	e0bd      	b.n	8003bde <rt_vsnprintf+0x4ae>
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 8003a62:	9206      	str	r2, [sp, #24]
 8003a64:	220a      	movs	r2, #10
 8003a66:	9205      	str	r2, [sp, #20]
 8003a68:	3206      	adds	r2, #6
 8003a6a:	9203      	str	r2, [sp, #12]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	9404      	str	r4, [sp, #16]
 8003a70:	9202      	str	r2, [sp, #8]
 8003a72:	9300      	str	r3, [sp, #0]
 8003a74:	9201      	str	r2, [sp, #4]
 8003a76:	0032      	movs	r2, r6
 8003a78:	465b      	mov	r3, fp
 8003a7a:	0039      	movs	r1, r7
 8003a7c:	4650      	mov	r0, sl
 8003a7e:	f7fe fefd 	bl	800287c <print_integer>
        format++;
 8003a82:	1c6c      	adds	r4, r5, #1
          print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, BASE_HEX, precision, width, flags);
 8003a84:	0006      	movs	r6, r0
        break;
 8003a86:	e675      	b.n	8003774 <rt_vsnprintf+0x44>
 8003a88:	080027d5 	.word	0x080027d5
 8003a8c:	08005b64 	.word	0x08005b64
 8003a90:	08005ba8 	.word	0x08005ba8
 8003a94:	08005bf4 	.word	0x08005bf4
 8003a98:	00001001 	.word	0x00001001
        if (!(flags & FLAGS_LEFT)) {
 8003a9c:	0793      	lsls	r3, r2, #30
 8003a9e:	d400      	bmi.n	8003aa2 <rt_vsnprintf+0x372>
 8003aa0:	e0bf      	b.n	8003c22 <rt_vsnprintf+0x4f2>
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8003aa2:	464b      	mov	r3, r9
 8003aa4:	cb01      	ldmia	r3!, {r0}
 8003aa6:	0032      	movs	r2, r6
 8003aa8:	4699      	mov	r9, r3
 8003aaa:	0039      	movs	r1, r7
 8003aac:	465b      	mov	r3, fp
 8003aae:	b2c0      	uxtb	r0, r0
 8003ab0:	47d0      	blx	sl
          while (l++ < width) {
 8003ab2:	4643      	mov	r3, r8
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8003ab4:	1c74      	adds	r4, r6, #1
          while (l++ < width) {
 8003ab6:	4446      	add	r6, r8
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d800      	bhi.n	8003abe <rt_vsnprintf+0x38e>
 8003abc:	e149      	b.n	8003d52 <rt_vsnprintf+0x622>
 8003abe:	46a8      	mov	r8, r5
 8003ac0:	4655      	mov	r5, sl
            out(' ', buffer, idx++, maxlen);
 8003ac2:	0022      	movs	r2, r4
 8003ac4:	465b      	mov	r3, fp
 8003ac6:	3401      	adds	r4, #1
 8003ac8:	0039      	movs	r1, r7
 8003aca:	2020      	movs	r0, #32
 8003acc:	47a8      	blx	r5
          while (l++ < width) {
 8003ace:	42b4      	cmp	r4, r6
 8003ad0:	d1f7      	bne.n	8003ac2 <rt_vsnprintf+0x392>
 8003ad2:	46aa      	mov	sl, r5
 8003ad4:	4645      	mov	r5, r8
        format++;
 8003ad6:	1c6c      	adds	r4, r5, #1
        break;
 8003ad8:	e64c      	b.n	8003774 <rt_vsnprintf+0x44>
    out = out_discard;
 8003ada:	4bd5      	ldr	r3, [pc, #852]	; (8003e30 <rt_vsnprintf+0x700>)
  while (*format)
 8003adc:	7820      	ldrb	r0, [r4, #0]
    out = out_discard;
 8003ade:	469a      	mov	sl, r3
  while (*format)
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	4698      	mov	r8, r3
 8003ae4:	2800      	cmp	r0, #0
 8003ae6:	d000      	beq.n	8003aea <rt_vsnprintf+0x3ba>
 8003ae8:	e638      	b.n	800375c <rt_vsnprintf+0x2c>
 8003aea:	2400      	movs	r4, #0
 8003aec:	e691      	b.n	8003812 <rt_vsnprintf+0xe2>
 8003aee:	0001      	movs	r1, r0
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003af0:	00a0      	lsls	r0, r4, #2
 8003af2:	1900      	adds	r0, r0, r4
 8003af4:	3301      	adds	r3, #1
 8003af6:	0040      	lsls	r0, r0, #1
 8003af8:	1840      	adds	r0, r0, r1
  while (is_digit_(**str)) {
 8003afa:	7819      	ldrb	r1, [r3, #0]
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003afc:	3830      	subs	r0, #48	; 0x30
 8003afe:	0004      	movs	r4, r0
  while (is_digit_(**str)) {
 8003b00:	0008      	movs	r0, r1
 8003b02:	3830      	subs	r0, #48	; 0x30
 8003b04:	2809      	cmp	r0, #9
 8003b06:	d9f3      	bls.n	8003af0 <rt_vsnprintf+0x3c0>
 8003b08:	0008      	movs	r0, r1
 8003b0a:	001d      	movs	r5, r3
 8003b0c:	e653      	b.n	80037b6 <rt_vsnprintf+0x86>
        const int precision_ = (int)va_arg(va, int);
 8003b0e:	464b      	mov	r3, r9
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 8003b10:	cb10      	ldmia	r3!, {r4}
    switch (*format) {
 8003b12:	78a8      	ldrb	r0, [r5, #2]
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 8003b14:	43e1      	mvns	r1, r4
 8003b16:	17c9      	asrs	r1, r1, #31
        const int precision_ = (int)va_arg(va, int);
 8003b18:	4699      	mov	r9, r3
        precision = precision_ > 0 ? (unsigned int)precision_ : 0U;
 8003b1a:	400c      	ands	r4, r1
        format++;
 8003b1c:	3502      	adds	r5, #2
 8003b1e:	e64a      	b.n	80037b6 <rt_vsnprintf+0x86>
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8003b20:	2320      	movs	r3, #32
 8003b22:	0001      	movs	r1, r0
 8003b24:	4399      	bics	r1, r3
 8003b26:	2947      	cmp	r1, #71	; 0x47
 8003b28:	d104      	bne.n	8003b34 <rt_vsnprintf+0x404>
 8003b2a:	2380      	movs	r3, #128	; 0x80
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	431a      	orrs	r2, r3
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8003b30:	2302      	movs	r3, #2
 8003b32:	4398      	bics	r0, r3
 8003b34:	2845      	cmp	r0, #69	; 0x45
 8003b36:	d101      	bne.n	8003b3c <rt_vsnprintf+0x40c>
 8003b38:	2320      	movs	r3, #32
 8003b3a:	431a      	orrs	r2, r3
        idx = print_floating_point(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags, PRINTF_PREFER_EXPONENTIAL);
 8003b3c:	464b      	mov	r3, r9
 8003b3e:	2107      	movs	r1, #7
 8003b40:	3307      	adds	r3, #7
 8003b42:	438b      	bics	r3, r1
 8003b44:	4699      	mov	r9, r3
 8003b46:	2301      	movs	r3, #1
 8003b48:	e70a      	b.n	8003960 <rt_vsnprintf+0x230>
          idx = out_rev_(out, buffer, idx, maxlen, ")llun(", 6, width, flags);
 8003b4a:	4643      	mov	r3, r8
 8003b4c:	9302      	str	r3, [sp, #8]
 8003b4e:	2306      	movs	r3, #6
 8003b50:	9301      	str	r3, [sp, #4]
 8003b52:	4bb8      	ldr	r3, [pc, #736]	; (8003e34 <rt_vsnprintf+0x704>)
 8003b54:	9203      	str	r2, [sp, #12]
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8003b56:	0032      	movs	r2, r6
 8003b58:	9300      	str	r3, [sp, #0]
 8003b5a:	0039      	movs	r1, r7
 8003b5c:	465b      	mov	r3, fp
 8003b5e:	4650      	mov	r0, sl
 8003b60:	f7fe fe3e 	bl	80027e0 <out_rev_>
        format++;
 8003b64:	1c6c      	adds	r4, r5, #1
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8003b66:	0006      	movs	r6, r0
        break;
 8003b68:	e604      	b.n	8003774 <rt_vsnprintf+0x44>
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8003b6a:	2320      	movs	r3, #32
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	e6f1      	b.n	8003954 <rt_vsnprintf+0x224>
          base = BASE_HEX;
 8003b70:	2310      	movs	r3, #16
 8003b72:	930a      	str	r3, [sp, #40]	; 0x28
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8003b74:	230c      	movs	r3, #12
 8003b76:	0011      	movs	r1, r2
 8003b78:	4399      	bics	r1, r3
 8003b7a:	9109      	str	r1, [sp, #36]	; 0x24
        if (flags & FLAGS_PRECISION) {
 8003b7c:	0553      	lsls	r3, r2, #21
 8003b7e:	d503      	bpl.n	8003b88 <rt_vsnprintf+0x458>
          flags &= ~FLAGS_ZEROPAD;
 8003b80:	2201      	movs	r2, #1
 8003b82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b84:	4393      	bics	r3, r2
 8003b86:	9309      	str	r3, [sp, #36]	; 0x24
        if ((*format == 'i') || (*format == 'd')) {
 8003b88:	2869      	cmp	r0, #105	; 0x69
 8003b8a:	d100      	bne.n	8003b8e <rt_vsnprintf+0x45e>
 8003b8c:	e6a7      	b.n	80038de <rt_vsnprintf+0x1ae>
 8003b8e:	2864      	cmp	r0, #100	; 0x64
 8003b90:	d100      	bne.n	8003b94 <rt_vsnprintf+0x464>
 8003b92:	e6a4      	b.n	80038de <rt_vsnprintf+0x1ae>
          if (flags & FLAGS_LONG_LONG) {
 8003b94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b96:	2280      	movs	r2, #128	; 0x80
 8003b98:	000b      	movs	r3, r1
 8003b9a:	0092      	lsls	r2, r2, #2
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	0018      	movs	r0, r3
 8003ba0:	4211      	tst	r1, r2
 8003ba2:	d000      	beq.n	8003ba6 <rt_vsnprintf+0x476>
 8003ba4:	e108      	b.n	8003db8 <rt_vsnprintf+0x688>
          else if (flags & FLAGS_LONG) {
 8003ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ba8:	05db      	lsls	r3, r3, #23
 8003baa:	d500      	bpl.n	8003bae <rt_vsnprintf+0x47e>
 8003bac:	e116      	b.n	8003ddc <rt_vsnprintf+0x6ac>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8003bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bb0:	065b      	lsls	r3, r3, #25
 8003bb2:	d500      	bpl.n	8003bb6 <rt_vsnprintf+0x486>
 8003bb4:	e0b6      	b.n	8003d24 <rt_vsnprintf+0x5f4>
 8003bb6:	4648      	mov	r0, r9
 8003bb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bba:	c804      	ldmia	r0!, {r2}
 8003bbc:	4681      	mov	r9, r0
 8003bbe:	061b      	lsls	r3, r3, #24
 8003bc0:	d501      	bpl.n	8003bc6 <rt_vsnprintf+0x496>
 8003bc2:	0412      	lsls	r2, r2, #16
 8003bc4:	0c12      	lsrs	r2, r2, #16
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) value, false, base, precision, width, flags);
 8003bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bc8:	9404      	str	r4, [sp, #16]
 8003bca:	9306      	str	r3, [sp, #24]
 8003bcc:	4643      	mov	r3, r8
 8003bce:	9305      	str	r3, [sp, #20]
 8003bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003bd2:	9200      	str	r2, [sp, #0]
 8003bd4:	9303      	str	r3, [sp, #12]
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	9302      	str	r3, [sp, #8]
 8003bda:	9301      	str	r3, [sp, #4]
 8003bdc:	e74b      	b.n	8003a76 <rt_vsnprintf+0x346>
          out_rev_(out, buffer, idx, maxlen, ")lin(", 5, width, flags) :
 8003bde:	330a      	adds	r3, #10
 8003be0:	9302      	str	r3, [sp, #8]
 8003be2:	3b05      	subs	r3, #5
 8003be4:	9301      	str	r3, [sp, #4]
 8003be6:	9203      	str	r2, [sp, #12]
 8003be8:	4b93      	ldr	r3, [pc, #588]	; (8003e38 <rt_vsnprintf+0x708>)
 8003bea:	e7b4      	b.n	8003b56 <rt_vsnprintf+0x426>
          flags |= FLAGS_LONG_LONG;
 8003bec:	23c0      	movs	r3, #192	; 0xc0
 8003bee:	009b      	lsls	r3, r3, #2
    switch (*format) {
 8003bf0:	78a8      	ldrb	r0, [r5, #2]
          flags |= FLAGS_LONG_LONG;
 8003bf2:	431a      	orrs	r2, r3
          format++;
 8003bf4:	3502      	adds	r5, #2
 8003bf6:	e5ec      	b.n	80037d2 <rt_vsnprintf+0xa2>
          flags |= FLAGS_CHAR;
 8003bf8:	23c0      	movs	r3, #192	; 0xc0
    switch (*format) {
 8003bfa:	78a8      	ldrb	r0, [r5, #2]
          flags |= FLAGS_CHAR;
 8003bfc:	431a      	orrs	r2, r3
          format++;
 8003bfe:	3502      	adds	r5, #2
 8003c00:	e5e7      	b.n	80037d2 <rt_vsnprintf+0xa2>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8003c02:	230c      	movs	r3, #12
 8003c04:	0011      	movs	r1, r2
 8003c06:	4399      	bics	r1, r3
 8003c08:	3314      	adds	r3, #20
 8003c0a:	430b      	orrs	r3, r1
 8003c0c:	9309      	str	r3, [sp, #36]	; 0x24
          base = BASE_HEX;
 8003c0e:	2310      	movs	r3, #16
 8003c10:	930a      	str	r3, [sp, #40]	; 0x28
        if (flags & FLAGS_PRECISION) {
 8003c12:	0553      	lsls	r3, r2, #21
 8003c14:	d4b4      	bmi.n	8003b80 <rt_vsnprintf+0x450>
 8003c16:	e7bd      	b.n	8003b94 <rt_vsnprintf+0x464>
  for (s = str; *s && maxsize--; ++s);
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d100      	bne.n	8003c1e <rt_vsnprintf+0x4ee>
 8003c1c:	e0fe      	b.n	8003e1c <rt_vsnprintf+0x6ec>
 8003c1e:	1e63      	subs	r3, r4, #1
 8003c20:	e6c3      	b.n	80039aa <rt_vsnprintf+0x27a>
          while (l++ < width) {
 8003c22:	4643      	mov	r3, r8
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d800      	bhi.n	8003c2a <rt_vsnprintf+0x4fa>
 8003c28:	e0fb      	b.n	8003e22 <rt_vsnprintf+0x6f2>
 8003c2a:	1e74      	subs	r4, r6, #1
 8003c2c:	4444      	add	r4, r8
 8003c2e:	46a8      	mov	r8, r5
 8003c30:	0025      	movs	r5, r4
 8003c32:	4654      	mov	r4, sl
            out(' ', buffer, idx++, maxlen);
 8003c34:	0032      	movs	r2, r6
 8003c36:	465b      	mov	r3, fp
 8003c38:	3601      	adds	r6, #1
 8003c3a:	0039      	movs	r1, r7
 8003c3c:	2020      	movs	r0, #32
 8003c3e:	47a0      	blx	r4
          while (l++ < width) {
 8003c40:	42ae      	cmp	r6, r5
 8003c42:	d1f7      	bne.n	8003c34 <rt_vsnprintf+0x504>
 8003c44:	46a2      	mov	sl, r4
 8003c46:	002c      	movs	r4, r5
 8003c48:	4645      	mov	r5, r8
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8003c4a:	464b      	mov	r3, r9
 8003c4c:	cb01      	ldmia	r3!, {r0}
 8003c4e:	0022      	movs	r2, r4
 8003c50:	4699      	mov	r9, r3
 8003c52:	0039      	movs	r1, r7
 8003c54:	465b      	mov	r3, fp
 8003c56:	b2c0      	uxtb	r0, r0
 8003c58:	1c66      	adds	r6, r4, #1
 8003c5a:	47d0      	blx	sl
        format++;
 8003c5c:	1c6c      	adds	r4, r5, #1
        break;
 8003c5e:	e589      	b.n	8003774 <rt_vsnprintf+0x44>
 8003c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c62:	46ba      	mov	sl, r7
 8003c64:	0016      	movs	r6, r2
 8003c66:	4647      	mov	r7, r8
 8003c68:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003c6a:	4698      	mov	r8, r3
 8003c6c:	e6e1      	b.n	8003a32 <rt_vsnprintf+0x302>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8003c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c70:	065b      	lsls	r3, r3, #25
 8003c72:	d45d      	bmi.n	8003d30 <rt_vsnprintf+0x600>
 8003c74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c76:	4648      	mov	r0, r9
 8003c78:	061b      	lsls	r3, r3, #24
 8003c7a:	d400      	bmi.n	8003c7e <rt_vsnprintf+0x54e>
 8003c7c:	e0ca      	b.n	8003e14 <rt_vsnprintf+0x6e4>
 8003c7e:	c804      	ldmia	r0!, {r2}
 8003c80:	b213      	sxth	r3, r2
 8003c82:	469c      	mov	ip, r3
 8003c84:	4681      	mov	r9, r0
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8003c86:	4663      	mov	r3, ip
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	dc00      	bgt.n	8003c8e <rt_vsnprintf+0x55e>
 8003c8c:	e0b7      	b.n	8003dfe <rt_vsnprintf+0x6ce>
 8003c8e:	9314      	str	r3, [sp, #80]	; 0x50
 8003c90:	17db      	asrs	r3, r3, #31
 8003c92:	9315      	str	r3, [sp, #84]	; 0x54
 8003c94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c96:	9404      	str	r4, [sp, #16]
 8003c98:	9306      	str	r3, [sp, #24]
 8003c9a:	4643      	mov	r3, r8
 8003c9c:	9305      	str	r3, [sp, #20]
 8003c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ca0:	9303      	str	r3, [sp, #12]
 8003ca2:	4663      	mov	r3, ip
 8003ca4:	0fda      	lsrs	r2, r3, #31
 8003ca6:	9202      	str	r2, [sp, #8]
 8003ca8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003caa:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	9401      	str	r4, [sp, #4]
 8003cb0:	e6e1      	b.n	8003a76 <rt_vsnprintf+0x346>
            const long long value = va_arg(va, long long);
 8003cb2:	2308      	movs	r3, #8
 8003cb4:	464a      	mov	r2, r9
 8003cb6:	2007      	movs	r0, #7
 8003cb8:	4699      	mov	r9, r3
 8003cba:	3207      	adds	r2, #7
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8003cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
            const long long value = va_arg(va, long long);
 8003cbe:	4382      	bics	r2, r0
 8003cc0:	4491      	add	r9, r2
 8003cc2:	ca05      	ldmia	r2, {r0, r2}
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8003cc4:	9306      	str	r3, [sp, #24]
 8003cc6:	4643      	mov	r3, r8
 8003cc8:	9305      	str	r3, [sp, #20]
 8003cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ccc:	9404      	str	r4, [sp, #16]
 8003cce:	9303      	str	r3, [sp, #12]
 8003cd0:	0fd3      	lsrs	r3, r2, #31
 8003cd2:	9302      	str	r3, [sp, #8]
 8003cd4:	17d3      	asrs	r3, r2, #31
 8003cd6:	930e      	str	r3, [sp, #56]	; 0x38
 8003cd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8003cda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cdc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8003cde:	0019      	movs	r1, r3
 8003ce0:	4041      	eors	r1, r0
 8003ce2:	9110      	str	r1, [sp, #64]	; 0x40
 8003ce4:	0021      	movs	r1, r4
 8003ce6:	4051      	eors	r1, r2
 8003ce8:	9111      	str	r1, [sp, #68]	; 0x44
 8003cea:	9910      	ldr	r1, [sp, #64]	; 0x40
 8003cec:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8003cee:	1ac9      	subs	r1, r1, r3
 8003cf0:	41a2      	sbcs	r2, r4
 8003cf2:	0013      	movs	r3, r2
 8003cf4:	000a      	movs	r2, r1
 8003cf6:	9200      	str	r2, [sp, #0]
 8003cf8:	9301      	str	r3, [sp, #4]
 8003cfa:	e6bc      	b.n	8003a76 <rt_vsnprintf+0x346>
            l = (l < precision ? l : precision);
 8003cfc:	940a      	str	r4, [sp, #40]	; 0x28
 8003cfe:	e66d      	b.n	80039dc <rt_vsnprintf+0x2ac>
            while (l++ < width) {
 8003d00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d02:	0034      	movs	r4, r6
 8003d04:	4598      	cmp	r8, r3
 8003d06:	d800      	bhi.n	8003d0a <rt_vsnprintf+0x5da>
 8003d08:	e697      	b.n	8003a3a <rt_vsnprintf+0x30a>
 8003d0a:	4446      	add	r6, r8
 8003d0c:	46a8      	mov	r8, r5
 8003d0e:	4655      	mov	r5, sl
 8003d10:	1af6      	subs	r6, r6, r3
              out(' ', buffer, idx++, maxlen);
 8003d12:	0022      	movs	r2, r4
 8003d14:	465b      	mov	r3, fp
 8003d16:	3401      	adds	r4, #1
 8003d18:	0039      	movs	r1, r7
 8003d1a:	2020      	movs	r0, #32
 8003d1c:	47a8      	blx	r5
            while (l++ < width) {
 8003d1e:	42b4      	cmp	r4, r6
 8003d20:	d1f7      	bne.n	8003d12 <rt_vsnprintf+0x5e2>
 8003d22:	e6d6      	b.n	8003ad2 <rt_vsnprintf+0x3a2>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8003d24:	4648      	mov	r0, r9
 8003d26:	22ff      	movs	r2, #255	; 0xff
 8003d28:	c808      	ldmia	r0!, {r3}
 8003d2a:	4681      	mov	r9, r0
 8003d2c:	401a      	ands	r2, r3
 8003d2e:	e74a      	b.n	8003bc6 <rt_vsnprintf+0x496>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8003d30:	4648      	mov	r0, r9
 8003d32:	c804      	ldmia	r0!, {r2}
 8003d34:	b253      	sxtb	r3, r2
 8003d36:	469c      	mov	ip, r3
 8003d38:	4681      	mov	r9, r0
 8003d3a:	e7a4      	b.n	8003c86 <rt_vsnprintf+0x556>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8003d3c:	17d3      	asrs	r3, r2, #31
 8003d3e:	9216      	str	r2, [sp, #88]	; 0x58
 8003d40:	9317      	str	r3, [sp, #92]	; 0x5c
 8003d42:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003d44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003d46:	2100      	movs	r1, #0
 8003d48:	4250      	negs	r0, r2
 8003d4a:	4199      	sbcs	r1, r3
 8003d4c:	9012      	str	r0, [sp, #72]	; 0x48
 8003d4e:	9113      	str	r1, [sp, #76]	; 0x4c
 8003d50:	e5d7      	b.n	8003902 <rt_vsnprintf+0x1d2>
          while (l++ < width) {
 8003d52:	0026      	movs	r6, r4
        format++;
 8003d54:	1c6c      	adds	r4, r5, #1
        break;
 8003d56:	e50d      	b.n	8003774 <rt_vsnprintf+0x44>
            while (l++ < width) {
 8003d58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003d5a:	1c53      	adds	r3, r2, #1
 8003d5c:	4590      	cmp	r8, r2
 8003d5e:	d962      	bls.n	8003e26 <rt_vsnprintf+0x6f6>
 8003d60:	4643      	mov	r3, r8
 8003d62:	199b      	adds	r3, r3, r6
 8003d64:	1a9b      	subs	r3, r3, r2
 8003d66:	940a      	str	r4, [sp, #40]	; 0x28
 8003d68:	4654      	mov	r4, sl
 8003d6a:	46aa      	mov	sl, r5
 8003d6c:	465d      	mov	r5, fp
 8003d6e:	469b      	mov	fp, r3
              out(' ', buffer, idx++, maxlen);
 8003d70:	0032      	movs	r2, r6
 8003d72:	002b      	movs	r3, r5
 8003d74:	3601      	adds	r6, #1
 8003d76:	0039      	movs	r1, r7
 8003d78:	2020      	movs	r0, #32
 8003d7a:	47a0      	blx	r4
            while (l++ < width) {
 8003d7c:	455e      	cmp	r6, fp
 8003d7e:	d1f7      	bne.n	8003d70 <rt_vsnprintf+0x640>
 8003d80:	4643      	mov	r3, r8
 8003d82:	3301      	adds	r3, #1
 8003d84:	46ab      	mov	fp, r5
 8003d86:	4655      	mov	r5, sl
 8003d88:	46a2      	mov	sl, r4
 8003d8a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003d8c:	930a      	str	r3, [sp, #40]	; 0x28
 8003d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	469c      	mov	ip, r3
          while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8003d94:	4660      	mov	r0, ip
 8003d96:	2800      	cmp	r0, #0
 8003d98:	d000      	beq.n	8003d9c <rt_vsnprintf+0x66c>
 8003d9a:	e62a      	b.n	80039f2 <rt_vsnprintf+0x2c2>
        format++;
 8003d9c:	1c6c      	adds	r4, r5, #1
        break;
 8003d9e:	e4e9      	b.n	8003774 <rt_vsnprintf+0x44>
          base =  BASE_OCTAL;
 8003da0:	2308      	movs	r3, #8
 8003da2:	930a      	str	r3, [sp, #40]	; 0x28
          format++;
 8003da4:	9209      	str	r2, [sp, #36]	; 0x24
 8003da6:	9a09      	ldr	r2, [sp, #36]	; 0x24
        if ((*format != 'i') && (*format != 'd')) {
 8003da8:	2864      	cmp	r0, #100	; 0x64
 8003daa:	d000      	beq.n	8003dae <rt_vsnprintf+0x67e>
 8003dac:	e6e2      	b.n	8003b74 <rt_vsnprintf+0x444>
        if (flags & FLAGS_PRECISION) {
 8003dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003db0:	055b      	lsls	r3, r3, #21
 8003db2:	d500      	bpl.n	8003db6 <rt_vsnprintf+0x686>
 8003db4:	e6e4      	b.n	8003b80 <rt_vsnprintf+0x450>
 8003db6:	e592      	b.n	80038de <rt_vsnprintf+0x1ae>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long long), false, base, precision, width, flags);
 8003db8:	4643      	mov	r3, r8
 8003dba:	464a      	mov	r2, r9
 8003dbc:	2007      	movs	r0, #7
 8003dbe:	9305      	str	r3, [sp, #20]
 8003dc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003dc2:	3207      	adds	r2, #7
 8003dc4:	4382      	bics	r2, r0
 8003dc6:	9303      	str	r3, [sp, #12]
 8003dc8:	2300      	movs	r3, #0
 8003dca:	9106      	str	r1, [sp, #24]
 8003dcc:	0011      	movs	r1, r2
 8003dce:	9404      	str	r4, [sp, #16]
 8003dd0:	9302      	str	r3, [sp, #8]
 8003dd2:	c90c      	ldmia	r1!, {r2, r3}
 8003dd4:	4689      	mov	r9, r1
 8003dd6:	9200      	str	r2, [sp, #0]
 8003dd8:	9301      	str	r3, [sp, #4]
 8003dda:	e64c      	b.n	8003a76 <rt_vsnprintf+0x346>
            idx = print_integer(out, buffer, idx, maxlen, (printf_unsigned_value_t) va_arg(va, unsigned long), false, base, precision, width, flags);
 8003ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dde:	464a      	mov	r2, r9
 8003de0:	9306      	str	r3, [sp, #24]
 8003de2:	4643      	mov	r3, r8
 8003de4:	9305      	str	r3, [sp, #20]
 8003de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003de8:	9404      	str	r4, [sp, #16]
 8003dea:	9303      	str	r3, [sp, #12]
 8003dec:	9002      	str	r0, [sp, #8]
 8003dee:	ca08      	ldmia	r2!, {r3}
 8003df0:	9001      	str	r0, [sp, #4]
 8003df2:	4691      	mov	r9, r2
 8003df4:	9300      	str	r3, [sp, #0]
 8003df6:	e63e      	b.n	8003a76 <rt_vsnprintf+0x346>
          base =  BASE_BINARY;
 8003df8:	2302      	movs	r3, #2
 8003dfa:	930a      	str	r3, [sp, #40]	; 0x28
 8003dfc:	e7d2      	b.n	8003da4 <rt_vsnprintf+0x674>
            idx = print_integer(out, buffer, idx, maxlen, ABS_FOR_PRINTING(value), value < 0, base, precision, width, flags);
 8003dfe:	9318      	str	r3, [sp, #96]	; 0x60
 8003e00:	17db      	asrs	r3, r3, #31
 8003e02:	9319      	str	r3, [sp, #100]	; 0x64
 8003e04:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8003e06:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003e08:	2100      	movs	r1, #0
 8003e0a:	4250      	negs	r0, r2
 8003e0c:	4199      	sbcs	r1, r3
 8003e0e:	9014      	str	r0, [sp, #80]	; 0x50
 8003e10:	9115      	str	r1, [sp, #84]	; 0x54
 8003e12:	e73f      	b.n	8003c94 <rt_vsnprintf+0x564>
            const int value = (flags & FLAGS_CHAR) ? (signed char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8003e14:	c808      	ldmia	r0!, {r3}
 8003e16:	469c      	mov	ip, r3
 8003e18:	4681      	mov	r9, r0
 8003e1a:	e734      	b.n	8003c86 <rt_vsnprintf+0x556>
  for (s = str; *s && maxsize--; ++s);
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	930a      	str	r3, [sp, #40]	; 0x28
 8003e20:	e5d1      	b.n	80039c6 <rt_vsnprintf+0x296>
          while (l++ < width) {
 8003e22:	0034      	movs	r4, r6
 8003e24:	e711      	b.n	8003c4a <rt_vsnprintf+0x51a>
            while (l++ < width) {
 8003e26:	930a      	str	r3, [sp, #40]	; 0x28
 8003e28:	e7b4      	b.n	8003d94 <rt_vsnprintf+0x664>
          base = BASE_DECIMAL;
 8003e2a:	3b06      	subs	r3, #6
 8003e2c:	930a      	str	r3, [sp, #40]	; 0x28
 8003e2e:	e7ba      	b.n	8003da6 <rt_vsnprintf+0x676>
 8003e30:	080027dd 	.word	0x080027dd
 8003e34:	08005b54 	.word	0x08005b54
 8003e38:	08005b5c 	.word	0x08005b5c

08003e3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003e3c:	480d      	ldr	r0, [pc, #52]	; (8003e74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003e3e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003e40:	f001 fd2c 	bl	800589c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e44:	480c      	ldr	r0, [pc, #48]	; (8003e78 <LoopForever+0x6>)
  ldr r1, =_edata
 8003e46:	490d      	ldr	r1, [pc, #52]	; (8003e7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e48:	4a0d      	ldr	r2, [pc, #52]	; (8003e80 <LoopForever+0xe>)
  movs r3, #0
 8003e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e4c:	e002      	b.n	8003e54 <LoopCopyDataInit>

08003e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e52:	3304      	adds	r3, #4

08003e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e58:	d3f9      	bcc.n	8003e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e5a:	4a0a      	ldr	r2, [pc, #40]	; (8003e84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e5c:	4c0a      	ldr	r4, [pc, #40]	; (8003e88 <LoopForever+0x16>)
  movs r3, #0
 8003e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e60:	e001      	b.n	8003e66 <LoopFillZerobss>

08003e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e64:	3204      	adds	r2, #4

08003e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e68:	d3fb      	bcc.n	8003e62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003e6a:	f001 fd19 	bl	80058a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003e6e:	f7fe fc57 	bl	8002720 <main>

08003e72 <LoopForever>:

LoopForever:
    b LoopForever
 8003e72:	e7fe      	b.n	8003e72 <LoopForever>
  ldr   r0, =_estack
 8003e74:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e7c:	2000043c 	.word	0x2000043c
  ldr r2, =_sidata
 8003e80:	08005e2c 	.word	0x08005e2c
  ldr r2, =_sbss
 8003e84:	2000043c 	.word	0x2000043c
  ldr r4, =_ebss
 8003e88:	200005f0 	.word	0x200005f0

08003e8c <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003e8c:	e7fe      	b.n	8003e8c <DMA1_Channel1_IRQHandler>
	...

08003e90 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e90:	2110      	movs	r1, #16
 8003e92:	4a06      	ldr	r2, [pc, #24]	; (8003eac <HAL_Init+0x1c>)
{
 8003e94:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e96:	6813      	ldr	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003e98:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e9a:	430b      	orrs	r3, r1
 8003e9c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e9e:	f001 f8cf 	bl	8005040 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ea2:	f000 fb7d 	bl	80045a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	bd10      	pop	{r4, pc}
 8003eaa:	46c0      	nop			; (mov r8, r8)
 8003eac:	40022000 	.word	0x40022000

08003eb0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003eb0:	4a03      	ldr	r2, [pc, #12]	; (8003ec0 <HAL_IncTick+0x10>)
 8003eb2:	4b04      	ldr	r3, [pc, #16]	; (8003ec4 <HAL_IncTick+0x14>)
 8003eb4:	6811      	ldr	r1, [r2, #0]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	185b      	adds	r3, r3, r1
 8003eba:	6013      	str	r3, [r2, #0]
}
 8003ebc:	4770      	bx	lr
 8003ebe:	46c0      	nop			; (mov r8, r8)
 8003ec0:	200005a0 	.word	0x200005a0
 8003ec4:	20000000 	.word	0x20000000

08003ec8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003ec8:	4b01      	ldr	r3, [pc, #4]	; (8003ed0 <HAL_GetTick+0x8>)
 8003eca:	6818      	ldr	r0, [r3, #0]
}
 8003ecc:	4770      	bx	lr
 8003ece:	46c0      	nop			; (mov r8, r8)
 8003ed0:	200005a0 	.word	0x200005a0

08003ed4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ed6:	1e04      	subs	r4, r0, #0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
 8003ed8:	d100      	bne.n	8003edc <HAL_ADC_Init+0x8>
 8003eda:	e085      	b.n	8003fe8 <HAL_ADC_Init+0x114>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003edc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d100      	bne.n	8003ee4 <HAL_ADC_Init+0x10>
 8003ee2:	e06b      	b.n	8003fbc <HAL_ADC_Init+0xe8>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003ee4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003ee6:	06db      	lsls	r3, r3, #27
 8003ee8:	d462      	bmi.n	8003fb0 <HAL_ADC_Init+0xdc>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003eea:	2104      	movs	r1, #4
 8003eec:	000e      	movs	r6, r1
 8003eee:	6823      	ldr	r3, [r4, #0]
 8003ef0:	689a      	ldr	r2, [r3, #8]
 8003ef2:	4016      	ands	r6, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003ef4:	4211      	tst	r1, r2
 8003ef6:	d15b      	bne.n	8003fb0 <HAL_ADC_Init+0xdc>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ef8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003efa:	4948      	ldr	r1, [pc, #288]	; (800401c <HAL_ADC_Init+0x148>)
 8003efc:	400a      	ands	r2, r1
 8003efe:	3106      	adds	r1, #6
 8003f00:	31ff      	adds	r1, #255	; 0xff
 8003f02:	430a      	orrs	r2, r1
 8003f04:	63a2      	str	r2, [r4, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003f06:	2203      	movs	r2, #3
 8003f08:	6899      	ldr	r1, [r3, #8]
 8003f0a:	400a      	ands	r2, r1
 8003f0c:	2a01      	cmp	r2, #1
 8003f0e:	d05b      	beq.n	8003fc8 <HAL_ADC_Init+0xf4>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003f10:	2118      	movs	r1, #24
 8003f12:	68da      	ldr	r2, [r3, #12]
 8003f14:	438a      	bics	r2, r1
 8003f16:	68a1      	ldr	r1, [r4, #8]
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003f1c:	691a      	ldr	r2, [r3, #16]
 8003f1e:	6861      	ldr	r1, [r4, #4]
 8003f20:	0092      	lsls	r2, r2, #2
 8003f22:	0892      	lsrs	r2, r2, #2
 8003f24:	430a      	orrs	r2, r1
 8003f26:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003f28:	68da      	ldr	r2, [r3, #12]
 8003f2a:	493d      	ldr	r1, [pc, #244]	; (8004020 <HAL_ADC_Init+0x14c>)
 8003f2c:	400a      	ands	r2, r1
 8003f2e:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003f30:	7e21      	ldrb	r1, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003f32:	7e62      	ldrb	r2, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003f34:	0389      	lsls	r1, r1, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003f36:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003f38:	4311      	orrs	r1, r2
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003f3a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003f3c:	7ea7      	ldrb	r7, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003f3e:	3a01      	subs	r2, #1
 8003f40:	1e55      	subs	r5, r2, #1
 8003f42:	41aa      	sbcs	r2, r5
 8003f44:	0315      	lsls	r5, r2, #12
 8003f46:	68e2      	ldr	r2, [r4, #12]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003f48:	0378      	lsls	r0, r7, #13
 8003f4a:	4311      	orrs	r1, r2
                 hadc->Init.DataAlign                                             |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003f4c:	6922      	ldr	r2, [r4, #16]
 8003f4e:	4301      	orrs	r1, r0
 8003f50:	2a02      	cmp	r2, #2
 8003f52:	d100      	bne.n	8003f56 <HAL_ADC_Init+0x82>
 8003f54:	2604      	movs	r6, #4
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003f56:	2224      	movs	r2, #36	; 0x24
 8003f58:	5ca2      	ldrb	r2, [r4, r2]
 8003f5a:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003f5c:	430a      	orrs	r2, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f5e:	7ee1      	ldrb	r1, [r4, #27]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003f60:	432a      	orrs	r2, r5
 8003f62:	4332      	orrs	r2, r6
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f64:	2901      	cmp	r1, #1
 8003f66:	d04b      	beq.n	8004000 <HAL_ADC_Init+0x12c>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f68:	20c2      	movs	r0, #194	; 0xc2
 8003f6a:	69e1      	ldr	r1, [r4, #28]
 8003f6c:	30ff      	adds	r0, #255	; 0xff
 8003f6e:	4281      	cmp	r1, r0
 8003f70:	d002      	beq.n	8003f78 <HAL_ADC_Init+0xa4>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003f72:	6a20      	ldr	r0, [r4, #32]
 8003f74:	4301      	orrs	r1, r0
 8003f76:	430a      	orrs	r2, r1
                    hadc->Init.ExternalTrigConvEdge );
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003f78:	68d9      	ldr	r1, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003f7a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003f7c:	4311      	orrs	r1, r2
 8003f7e:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003f80:	2180      	movs	r1, #128	; 0x80
 8003f82:	0549      	lsls	r1, r1, #21
 8003f84:	428d      	cmp	r5, r1
 8003f86:	d026      	beq.n	8003fd6 <HAL_ADC_Init+0x102>
 8003f88:	1e69      	subs	r1, r5, #1
 8003f8a:	2906      	cmp	r1, #6
 8003f8c:	d923      	bls.n	8003fd6 <HAL_ADC_Init+0x102>
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	4924      	ldr	r1, [pc, #144]	; (8004024 <HAL_ADC_Init+0x150>)
 8003f92:	400b      	ands	r3, r1
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d029      	beq.n	8003fec <HAL_ADC_Init+0x118>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003f98:	2212      	movs	r2, #18
 8003f9a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      
      tmp_hal_status = HAL_ERROR;
 8003f9c:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8003f9e:	4393      	bics	r3, r2
 8003fa0:	3a02      	subs	r2, #2
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fa6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003fa8:	3a0f      	subs	r2, #15
 8003faa:	4313      	orrs	r3, r2
 8003fac:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8003fae:	e004      	b.n	8003fba <HAL_ADC_Init+0xe6>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fb0:	2210      	movs	r2, #16
        
    tmp_hal_status = HAL_ERROR;
 8003fb2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fb4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8003fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Lock = HAL_UNLOCKED;
 8003fbc:	2234      	movs	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8003fbe:	63c3      	str	r3, [r0, #60]	; 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8003fc0:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8003fc2:	f7fe fa55 	bl	8002470 <HAL_ADC_MspInit>
 8003fc6:	e78d      	b.n	8003ee4 <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003fc8:	6819      	ldr	r1, [r3, #0]
 8003fca:	420a      	tst	r2, r1
 8003fcc:	d1ac      	bne.n	8003f28 <HAL_ADC_Init+0x54>
 8003fce:	68da      	ldr	r2, [r3, #12]
 8003fd0:	0412      	lsls	r2, r2, #16
 8003fd2:	d4a9      	bmi.n	8003f28 <HAL_ADC_Init+0x54>
 8003fd4:	e79c      	b.n	8003f10 <HAL_ADC_Init+0x3c>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003fd6:	2107      	movs	r1, #7
 8003fd8:	6958      	ldr	r0, [r3, #20]
 8003fda:	4388      	bics	r0, r1
 8003fdc:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003fde:	6958      	ldr	r0, [r3, #20]
 8003fe0:	4029      	ands	r1, r5
 8003fe2:	4301      	orrs	r1, r0
 8003fe4:	6159      	str	r1, [r3, #20]
 8003fe6:	e7d2      	b.n	8003f8e <HAL_ADC_Init+0xba>
    return HAL_ERROR;
 8003fe8:	2001      	movs	r0, #1
 8003fea:	e7e6      	b.n	8003fba <HAL_ADC_Init+0xe6>
      ADC_CLEAR_ERRORCODE(hadc);
 8003fec:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8003fee:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8003ff0:	63e3      	str	r3, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8003ff2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ff4:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8003ff6:	4393      	bics	r3, r2
 8003ff8:	3a02      	subs	r2, #2
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	63a3      	str	r3, [r4, #56]	; 0x38
 8003ffe:	e7dc      	b.n	8003fba <HAL_ADC_Init+0xe6>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004000:	2f00      	cmp	r7, #0
 8004002:	d103      	bne.n	800400c <HAL_ADC_Init+0x138>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004004:	2180      	movs	r1, #128	; 0x80
 8004006:	0249      	lsls	r1, r1, #9
 8004008:	430a      	orrs	r2, r1
 800400a:	e7ad      	b.n	8003f68 <HAL_ADC_Init+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800400c:	2520      	movs	r5, #32
 800400e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004010:	4328      	orrs	r0, r5
 8004012:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004014:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004016:	4301      	orrs	r1, r0
 8004018:	63e1      	str	r1, [r4, #60]	; 0x3c
 800401a:	e7a5      	b.n	8003f68 <HAL_ADC_Init+0x94>
 800401c:	fffffefd 	.word	0xfffffefd
 8004020:	fffe0219 	.word	0xfffe0219
 8004024:	833fffe7 	.word	0x833fffe7

08004028 <HAL_ADC_ConvCpltCallback>:
 8004028:	4770      	bx	lr
 800402a:	46c0      	nop			; (mov r8, r8)

0800402c <HAL_ADC_LevelOutOfWindowCallback>:
 800402c:	4770      	bx	lr
 800402e:	46c0      	nop			; (mov r8, r8)

08004030 <HAL_ADC_ErrorCallback>:
 8004030:	4770      	bx	lr
 8004032:	46c0      	nop			; (mov r8, r8)

08004034 <HAL_ADC_IRQHandler>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004034:	2204      	movs	r2, #4
{
 8004036:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004038:	6803      	ldr	r3, [r0, #0]
{
 800403a:	0004      	movs	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 800403c:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 800403e:	685f      	ldr	r7, [r3, #4]
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004040:	4232      	tst	r2, r6
 8004042:	d045      	beq.n	80040d0 <HAL_ADC_IRQHandler+0x9c>
 8004044:	423a      	tst	r2, r7
 8004046:	d043      	beq.n	80040d0 <HAL_ADC_IRQHandler+0x9c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004048:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800404a:	06d2      	lsls	r2, r2, #27
 800404c:	d404      	bmi.n	8004058 <HAL_ADC_IRQHandler+0x24>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800404e:	2280      	movs	r2, #128	; 0x80
 8004050:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004052:	0092      	lsls	r2, r2, #2
 8004054:	430a      	orrs	r2, r1
 8004056:	63a2      	str	r2, [r4, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004058:	22c0      	movs	r2, #192	; 0xc0
 800405a:	68d9      	ldr	r1, [r3, #12]
 800405c:	0112      	lsls	r2, r2, #4
 800405e:	4211      	tst	r1, r2
 8004060:	d112      	bne.n	8004088 <HAL_ADC_IRQHandler+0x54>
 8004062:	7ea2      	ldrb	r2, [r4, #26]
 8004064:	2a00      	cmp	r2, #0
 8004066:	d10f      	bne.n	8004088 <HAL_ADC_IRQHandler+0x54>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8004068:	0732      	lsls	r2, r6, #28
 800406a:	d50d      	bpl.n	8004088 <HAL_ADC_IRQHandler+0x54>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800406c:	689a      	ldr	r2, [r3, #8]
 800406e:	0752      	lsls	r2, r2, #29
 8004070:	d43f      	bmi.n	80040f2 <HAL_ADC_IRQHandler+0xbe>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004072:	210c      	movs	r1, #12
 8004074:	685a      	ldr	r2, [r3, #4]
 8004076:	438a      	bics	r2, r1
 8004078:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800407a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800407c:	4a21      	ldr	r2, [pc, #132]	; (8004104 <HAL_ADC_IRQHandler+0xd0>)
 800407e:	4013      	ands	r3, r2
 8004080:	3204      	adds	r2, #4
 8004082:	32ff      	adds	r2, #255	; 0xff
 8004084:	4313      	orrs	r3, r2
 8004086:	63a3      	str	r3, [r4, #56]	; 0x38
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004088:	0020      	movs	r0, r4
 800408a:	f7ff ffcd 	bl	8004028 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800408e:	220c      	movs	r2, #12
 8004090:	6823      	ldr	r3, [r4, #0]
 8004092:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(((tmp_isr & ADC_FLAG_AWD) == ADC_FLAG_AWD) && ((tmp_ier & ADC_IT_AWD) == ADC_IT_AWD))
 8004094:	2580      	movs	r5, #128	; 0x80
 8004096:	4235      	tst	r5, r6
 8004098:	d001      	beq.n	800409e <HAL_ADC_IRQHandler+0x6a>
 800409a:	423d      	tst	r5, r7
 800409c:	d11e      	bne.n	80040dc <HAL_ADC_IRQHandler+0xa8>
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800409e:	2210      	movs	r2, #16
 80040a0:	4232      	tst	r2, r6
 80040a2:	d014      	beq.n	80040ce <HAL_ADC_IRQHandler+0x9a>
 80040a4:	423a      	tst	r2, r7
 80040a6:	d012      	beq.n	80040ce <HAL_ADC_IRQHandler+0x9a>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80040a8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80040aa:	2a01      	cmp	r2, #1
 80040ac:	d003      	beq.n	80040b6 <HAL_ADC_IRQHandler+0x82>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80040ae:	68d9      	ldr	r1, [r3, #12]
 80040b0:	001a      	movs	r2, r3
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80040b2:	07c9      	lsls	r1, r1, #31
 80040b4:	d509      	bpl.n	80040ca <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80040b6:	2102      	movs	r1, #2
 80040b8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80040ba:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80040bc:	430a      	orrs	r2, r1
 80040be:	63e2      	str	r2, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80040c0:	2210      	movs	r2, #16
 80040c2:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 80040c4:	f7ff ffb4 	bl	8004030 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80040c8:	6822      	ldr	r2, [r4, #0]
 80040ca:	2310      	movs	r3, #16
 80040cc:	6013      	str	r3, [r2, #0]
  }

}
 80040ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80040d0:	2208      	movs	r2, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80040d2:	4232      	tst	r2, r6
 80040d4:	d0de      	beq.n	8004094 <HAL_ADC_IRQHandler+0x60>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80040d6:	423a      	tst	r2, r7
 80040d8:	d0dc      	beq.n	8004094 <HAL_ADC_IRQHandler+0x60>
 80040da:	e7b5      	b.n	8004048 <HAL_ADC_IRQHandler+0x14>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80040dc:	2380      	movs	r3, #128	; 0x80
 80040de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80040e0:	025b      	lsls	r3, r3, #9
 80040e2:	4313      	orrs	r3, r2
 80040e4:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80040e6:	0020      	movs	r0, r4
 80040e8:	f7ff ffa0 	bl	800402c <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80040ec:	6823      	ldr	r3, [r4, #0]
 80040ee:	601d      	str	r5, [r3, #0]
 80040f0:	e7d5      	b.n	800409e <HAL_ADC_IRQHandler+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040f2:	2220      	movs	r2, #32
 80040f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80040f6:	4313      	orrs	r3, r2
 80040f8:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80040fc:	3a1f      	subs	r2, #31
 80040fe:	4313      	orrs	r3, r2
 8004100:	63e3      	str	r3, [r4, #60]	; 0x3c
 8004102:	e7c1      	b.n	8004088 <HAL_ADC_IRQHandler+0x54>
 8004104:	fffffefe 	.word	0xfffffefe

08004108 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004108:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 800410a:	2300      	movs	r3, #0
{
 800410c:	0004      	movs	r4, r0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800410e:	2234      	movs	r2, #52	; 0x34
{
 8004110:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8004112:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8004114:	5ca3      	ldrb	r3, [r4, r2]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004116:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8004118:	2b01      	cmp	r3, #1
 800411a:	d052      	beq.n	80041c2 <HAL_ADC_ConfigChannel+0xba>
 800411c:	2301      	movs	r3, #1
 800411e:	54a3      	strb	r3, [r4, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004120:	6822      	ldr	r2, [r4, #0]
 8004122:	6895      	ldr	r5, [r2, #8]
 8004124:	076d      	lsls	r5, r5, #29
 8004126:	d509      	bpl.n	800413c <HAL_ADC_ConfigChannel+0x34>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004128:	2220      	movs	r2, #32
    
    tmp_hal_status = HAL_ERROR;
 800412a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800412c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800412e:	4313      	orrs	r3, r2
 8004130:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004132:	2334      	movs	r3, #52	; 0x34
 8004134:	2200      	movs	r2, #0
 8004136:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8004138:	b002      	add	sp, #8
 800413a:	bd70      	pop	{r4, r5, r6, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 800413c:	4d2e      	ldr	r5, [pc, #184]	; (80041f8 <HAL_ADC_ConfigChannel+0xf0>)
 800413e:	684e      	ldr	r6, [r1, #4]
 8004140:	42ae      	cmp	r6, r5
 8004142:	d028      	beq.n	8004196 <HAL_ADC_ConfigChannel+0x8e>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004144:	680d      	ldr	r5, [r1, #0]
 8004146:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8004148:	40ab      	lsls	r3, r5
 800414a:	4333      	orrs	r3, r6
 800414c:	6293      	str	r3, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800414e:	2380      	movs	r3, #128	; 0x80
 8004150:	055b      	lsls	r3, r3, #21
 8004152:	4298      	cmp	r0, r3
 8004154:	d00f      	beq.n	8004176 <HAL_ADC_ConfigChannel+0x6e>
 8004156:	3801      	subs	r0, #1
 8004158:	2806      	cmp	r0, #6
 800415a:	d90c      	bls.n	8004176 <HAL_ADC_ConfigChannel+0x6e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800415c:	2307      	movs	r3, #7
 800415e:	6888      	ldr	r0, [r1, #8]
 8004160:	6951      	ldr	r1, [r2, #20]
 8004162:	4019      	ands	r1, r3
 8004164:	4288      	cmp	r0, r1
 8004166:	d006      	beq.n	8004176 <HAL_ADC_ConfigChannel+0x6e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004168:	6951      	ldr	r1, [r2, #20]
 800416a:	4399      	bics	r1, r3
 800416c:	6151      	str	r1, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800416e:	6951      	ldr	r1, [r2, #20]
 8004170:	4003      	ands	r3, r0
 8004172:	430b      	orrs	r3, r1
 8004174:	6153      	str	r3, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004176:	002b      	movs	r3, r5
 8004178:	3b10      	subs	r3, #16
 800417a:	2b01      	cmp	r3, #1
 800417c:	d901      	bls.n	8004182 <HAL_ADC_ConfigChannel+0x7a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800417e:	2000      	movs	r0, #0
 8004180:	e7d7      	b.n	8004132 <HAL_ADC_ConfigChannel+0x2a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004182:	4b1e      	ldr	r3, [pc, #120]	; (80041fc <HAL_ADC_ConfigChannel+0xf4>)
 8004184:	6819      	ldr	r1, [r3, #0]
 8004186:	2d10      	cmp	r5, #16
 8004188:	d01d      	beq.n	80041c6 <HAL_ADC_ConfigChannel+0xbe>
 800418a:	2280      	movs	r2, #128	; 0x80
 800418c:	03d2      	lsls	r2, r2, #15
 800418e:	430a      	orrs	r2, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004190:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004192:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004194:	e7cd      	b.n	8004132 <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004196:	6809      	ldr	r1, [r1, #0]
 8004198:	6a90      	ldr	r0, [r2, #40]	; 0x28
 800419a:	408b      	lsls	r3, r1
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800419c:	3910      	subs	r1, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800419e:	4398      	bics	r0, r3
 80041a0:	6290      	str	r0, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80041a2:	2901      	cmp	r1, #1
 80041a4:	d8eb      	bhi.n	800417e <HAL_ADC_ConfigChannel+0x76>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80041a6:	424b      	negs	r3, r1
 80041a8:	4159      	adcs	r1, r3
 80041aa:	4249      	negs	r1, r1
 80041ac:	0d89      	lsrs	r1, r1, #22
 80041ae:	058b      	lsls	r3, r1, #22
 80041b0:	4913      	ldr	r1, [pc, #76]	; (8004200 <HAL_ADC_ConfigChannel+0xf8>)
 80041b2:	4a12      	ldr	r2, [pc, #72]	; (80041fc <HAL_ADC_ConfigChannel+0xf4>)
 80041b4:	468c      	mov	ip, r1
 80041b6:	6810      	ldr	r0, [r2, #0]
 80041b8:	4463      	add	r3, ip
 80041ba:	4003      	ands	r3, r0
 80041bc:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041be:	2000      	movs	r0, #0
 80041c0:	e7b7      	b.n	8004132 <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 80041c2:	2002      	movs	r0, #2
 80041c4:	e7b8      	b.n	8004138 <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80041c6:	2280      	movs	r2, #128	; 0x80
 80041c8:	0412      	lsls	r2, r2, #16
 80041ca:	430a      	orrs	r2, r1
 80041cc:	601a      	str	r2, [r3, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041ce:	4b0d      	ldr	r3, [pc, #52]	; (8004204 <HAL_ADC_ConfigChannel+0xfc>)
 80041d0:	490d      	ldr	r1, [pc, #52]	; (8004208 <HAL_ADC_ConfigChannel+0x100>)
 80041d2:	6818      	ldr	r0, [r3, #0]
 80041d4:	f7fb ff96 	bl	8000104 <__udivsi3>
 80041d8:	0083      	lsls	r3, r0, #2
 80041da:	181b      	adds	r3, r3, r0
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80041e0:	9b01      	ldr	r3, [sp, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d0cb      	beq.n	800417e <HAL_ADC_ConfigChannel+0x76>
            wait_loop_index--;
 80041e6:	9b01      	ldr	r3, [sp, #4]
 80041e8:	3b01      	subs	r3, #1
 80041ea:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80041ec:	9b01      	ldr	r3, [sp, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1f9      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0xde>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041f2:	2000      	movs	r0, #0
 80041f4:	e79d      	b.n	8004132 <HAL_ADC_ConfigChannel+0x2a>
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	00001001 	.word	0x00001001
 80041fc:	40012708 	.word	0x40012708
 8004200:	ffbfffff 	.word	0xffbfffff
 8004204:	20000008 	.word	0x20000008
 8004208:	000f4240 	.word	0x000f4240

0800420c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800420c:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 800420e:	2800      	cmp	r0, #0
 8004210:	db14      	blt.n	800423c <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004212:	4b15      	ldr	r3, [pc, #84]	; (8004268 <HAL_NVIC_SetPriority+0x5c>)
 8004214:	2203      	movs	r2, #3
 8004216:	469c      	mov	ip, r3
 8004218:	23ff      	movs	r3, #255	; 0xff
 800421a:	0884      	lsrs	r4, r0, #2
 800421c:	4010      	ands	r0, r2
 800421e:	001a      	movs	r2, r3
 8004220:	26c0      	movs	r6, #192	; 0xc0
 8004222:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004224:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004226:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004228:	400b      	ands	r3, r1
 800422a:	4083      	lsls	r3, r0
 800422c:	00a4      	lsls	r4, r4, #2
 800422e:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004230:	00b6      	lsls	r6, r6, #2
 8004232:	59a5      	ldr	r5, [r4, r6]
 8004234:	4395      	bics	r5, r2
 8004236:	432b      	orrs	r3, r5
 8004238:	51a3      	str	r3, [r4, r6]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800423a:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800423c:	4a0b      	ldr	r2, [pc, #44]	; (800426c <HAL_NVIC_SetPriority+0x60>)
 800423e:	230f      	movs	r3, #15
 8004240:	4694      	mov	ip, r2
 8004242:	2203      	movs	r2, #3
 8004244:	4003      	ands	r3, r0
 8004246:	4010      	ands	r0, r2
 8004248:	32fc      	adds	r2, #252	; 0xfc
 800424a:	0015      	movs	r5, r2
 800424c:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800424e:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004250:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004252:	400a      	ands	r2, r1
 8004254:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004256:	3b08      	subs	r3, #8
 8004258:	089b      	lsrs	r3, r3, #2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4463      	add	r3, ip
 800425e:	69dc      	ldr	r4, [r3, #28]
 8004260:	43ac      	bics	r4, r5
 8004262:	4322      	orrs	r2, r4
 8004264:	61da      	str	r2, [r3, #28]
 8004266:	e7e8      	b.n	800423a <HAL_NVIC_SetPriority+0x2e>
 8004268:	e000e100 	.word	0xe000e100
 800426c:	e000ed00 	.word	0xe000ed00

08004270 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004270:	2800      	cmp	r0, #0
 8004272:	db05      	blt.n	8004280 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004274:	231f      	movs	r3, #31
 8004276:	4018      	ands	r0, r3
 8004278:	3b1e      	subs	r3, #30
 800427a:	4083      	lsls	r3, r0
 800427c:	4a01      	ldr	r2, [pc, #4]	; (8004284 <HAL_NVIC_EnableIRQ+0x14>)
 800427e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004280:	4770      	bx	lr
 8004282:	46c0      	nop			; (mov r8, r8)
 8004284:	e000e100 	.word	0xe000e100

08004288 <HAL_Delay>:
#include "main.h"


void HAL_Delay(uint32_t Delay)
{
 8004288:	b570      	push	{r4, r5, r6, lr}
 800428a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800428c:	f7ff fe1c 	bl	8003ec8 <HAL_GetTick>
 8004290:	0005      	movs	r5, r0
  uint32_t wait = Delay - 1;	//1ms
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004292:	3c01      	subs	r4, #1
 8004294:	d302      	bcc.n	800429c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004296:	4b04      	ldr	r3, [pc, #16]	; (80042a8 <HAL_Delay+0x20>)
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800429c:	f7ff fe14 	bl	8003ec8 <HAL_GetTick>
 80042a0:	1b40      	subs	r0, r0, r5
 80042a2:	42a0      	cmp	r0, r4
 80042a4:	d3fa      	bcc.n	800429c <HAL_Delay+0x14>
  {
  }
}
 80042a6:	bd70      	pop	{r4, r5, r6, pc}
 80042a8:	20000000 	.word	0x20000000

080042ac <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80042ac:	4b04      	ldr	r3, [pc, #16]	; (80042c0 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80042ae:	6802      	ldr	r2, [r0, #0]
{
 80042b0:	b510      	push	{r4, lr}
  if (htim->Instance == TIM7) {
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d000      	beq.n	80042b8 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80042b6:	bd10      	pop	{r4, pc}
    HAL_IncTick();
 80042b8:	f7ff fdfa 	bl	8003eb0 <HAL_IncTick>
}
 80042bc:	e7fb      	b.n	80042b6 <HAL_TIM_PeriodElapsedCallback+0xa>
 80042be:	46c0      	nop			; (mov r8, r8)
 80042c0:	40001400 	.word	0x40001400

080042c4 <HAL_DMA_Abort>:
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80042c4:	2321      	movs	r3, #33	; 0x21
{
 80042c6:	b530      	push	{r4, r5, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80042c8:	5cc2      	ldrb	r2, [r0, r3]
 80042ca:	2a02      	cmp	r2, #2
 80042cc:	d006      	beq.n	80042dc <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ce:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042d0:	3b1d      	subs	r3, #29
 80042d2:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 80042d4:	331c      	adds	r3, #28
 80042d6:	54c2      	strb	r2, [r0, r3]

    return HAL_ERROR;
 80042d8:	2001      	movs	r0, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);

  return HAL_OK;
}
 80042da:	bd30      	pop	{r4, r5, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80042dc:	240e      	movs	r4, #14
 80042de:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80042e0:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80042e2:	6811      	ldr	r1, [r2, #0]
 80042e4:	43a1      	bics	r1, r4
 80042e6:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80042e8:	2101      	movs	r1, #1
 80042ea:	6814      	ldr	r4, [r2, #0]
 80042ec:	438c      	bics	r4, r1
 80042ee:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80042f0:	000c      	movs	r4, r1
 80042f2:	40ac      	lsls	r4, r5
 80042f4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80042f6:	6054      	str	r4, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY;
 80042f8:	54c1      	strb	r1, [r0, r3]
  __HAL_UNLOCK(hdma);
 80042fa:	2200      	movs	r2, #0
 80042fc:	2320      	movs	r3, #32
 80042fe:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8004300:	2000      	movs	r0, #0
 8004302:	e7ea      	b.n	80042da <HAL_DMA_Abort+0x16>

08004304 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004304:	2321      	movs	r3, #33	; 0x21
{
 8004306:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004308:	5cc2      	ldrb	r2, [r0, r3]
 800430a:	2a02      	cmp	r2, #2
 800430c:	d003      	beq.n	8004316 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800430e:	3b1d      	subs	r3, #29
 8004310:	6383      	str	r3, [r0, #56]	; 0x38

    status = HAL_ERROR;
 8004312:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8004314:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004316:	240e      	movs	r4, #14
 8004318:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800431a:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800431c:	6811      	ldr	r1, [r2, #0]
 800431e:	43a1      	bics	r1, r4
 8004320:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004322:	2101      	movs	r1, #1
 8004324:	6814      	ldr	r4, [r2, #0]
 8004326:	438c      	bics	r4, r1
 8004328:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800432a:	000c      	movs	r4, r1
 800432c:	40ac      	lsls	r4, r5
 800432e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8004330:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004332:	54c1      	strb	r1, [r0, r3]
    __HAL_UNLOCK(hdma);
 8004334:	2200      	movs	r2, #0
 8004336:	2320      	movs	r3, #32
 8004338:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 800433a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800433c:	2b00      	cmp	r3, #0
 800433e:	d002      	beq.n	8004346 <HAL_DMA_Abort_IT+0x42>
      hdma->XferAbortCallback(hdma);
 8004340:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8004342:	2000      	movs	r0, #0
 8004344:	e7e6      	b.n	8004314 <HAL_DMA_Abort_IT+0x10>
 8004346:	2000      	movs	r0, #0
 8004348:	e7e4      	b.n	8004314 <HAL_DMA_Abort_IT+0x10>
 800434a:	46c0      	nop			; (mov r8, r8)

0800434c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800434c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800434e:	46de      	mov	lr, fp
 8004350:	4657      	mov	r7, sl
 8004352:	464e      	mov	r6, r9
 8004354:	4645      	mov	r5, r8
 8004356:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004358:	680c      	ldr	r4, [r1, #0]
{
 800435a:	468c      	mov	ip, r1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800435c:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 800435e:	2300      	movs	r3, #0
{
 8004360:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004362:	2c00      	cmp	r4, #0
 8004364:	d100      	bne.n	8004368 <HAL_GPIO_Init+0x1c>
 8004366:	e087      	b.n	8004478 <HAL_GPIO_Init+0x12c>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004368:	4980      	ldr	r1, [pc, #512]	; (800456c <HAL_GPIO_Init+0x220>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800436a:	4f81      	ldr	r7, [pc, #516]	; (8004570 <HAL_GPIO_Init+0x224>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800436c:	468b      	mov	fp, r1
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800436e:	4661      	mov	r1, ip
 8004370:	9103      	str	r1, [sp, #12]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004372:	2501      	movs	r5, #1
 8004374:	0021      	movs	r1, r4
 8004376:	409d      	lsls	r5, r3
 8004378:	4029      	ands	r1, r5
 800437a:	9101      	str	r1, [sp, #4]
    if (iocurrent != 0x00u)
 800437c:	422c      	tst	r4, r5
 800437e:	d074      	beq.n	800446a <HAL_GPIO_Init+0x11e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004380:	9903      	ldr	r1, [sp, #12]
 8004382:	6849      	ldr	r1, [r1, #4]
 8004384:	468a      	mov	sl, r1
 8004386:	2103      	movs	r1, #3
 8004388:	4656      	mov	r6, sl
 800438a:	4031      	ands	r1, r6
 800438c:	468c      	mov	ip, r1
 800438e:	3901      	subs	r1, #1
 8004390:	2901      	cmp	r1, #1
 8004392:	d800      	bhi.n	8004396 <HAL_GPIO_Init+0x4a>
 8004394:	e077      	b.n	8004486 <HAL_GPIO_Init+0x13a>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004396:	4661      	mov	r1, ip
 8004398:	2903      	cmp	r1, #3
 800439a:	d000      	beq.n	800439e <HAL_GPIO_Init+0x52>
 800439c:	e0bc      	b.n	8004518 <HAL_GPIO_Init+0x1cc>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800439e:	4665      	mov	r5, ip
 80043a0:	4095      	lsls	r5, r2
 80043a2:	43e9      	mvns	r1, r5
 80043a4:	9102      	str	r1, [sp, #8]
      temp = GPIOx->MODER;
 80043a6:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80043a8:	9902      	ldr	r1, [sp, #8]
 80043aa:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80043ac:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80043ae:	25c0      	movs	r5, #192	; 0xc0
      GPIOx->MODER = temp;
 80043b0:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80043b2:	4651      	mov	r1, sl
 80043b4:	02ad      	lsls	r5, r5, #10
 80043b6:	4229      	tst	r1, r5
 80043b8:	d057      	beq.n	800446a <HAL_GPIO_Init+0x11e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043ba:	4659      	mov	r1, fp
 80043bc:	2501      	movs	r5, #1
 80043be:	465e      	mov	r6, fp
 80043c0:	6989      	ldr	r1, [r1, #24]
 80043c2:	4329      	orrs	r1, r5
 80043c4:	61b1      	str	r1, [r6, #24]
 80043c6:	69b1      	ldr	r1, [r6, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043c8:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043ca:	4029      	ands	r1, r5
 80043cc:	4d69      	ldr	r5, [pc, #420]	; (8004574 <HAL_GPIO_Init+0x228>)
 80043ce:	9105      	str	r1, [sp, #20]
 80043d0:	46ac      	mov	ip, r5
 80043d2:	9905      	ldr	r1, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043d4:	401e      	ands	r6, r3
        temp = SYSCFG->EXTICR[position >> 2u];
 80043d6:	0899      	lsrs	r1, r3, #2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043d8:	00b6      	lsls	r6, r6, #2
 80043da:	0089      	lsls	r1, r1, #2
 80043dc:	4461      	add	r1, ip
 80043de:	46b4      	mov	ip, r6
        temp = SYSCFG->EXTICR[position >> 2u];
 80043e0:	688d      	ldr	r5, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043e2:	260f      	movs	r6, #15
        temp = SYSCFG->EXTICR[position >> 2u];
 80043e4:	46a9      	mov	r9, r5
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043e6:	4665      	mov	r5, ip
 80043e8:	40ae      	lsls	r6, r5
 80043ea:	0035      	movs	r5, r6
 80043ec:	464e      	mov	r6, r9
 80043ee:	43ae      	bics	r6, r5
 80043f0:	46b1      	mov	r9, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80043f2:	2690      	movs	r6, #144	; 0x90
 80043f4:	05f6      	lsls	r6, r6, #23
 80043f6:	42b0      	cmp	r0, r6
 80043f8:	d012      	beq.n	8004420 <HAL_GPIO_Init+0xd4>
 80043fa:	4e5f      	ldr	r6, [pc, #380]	; (8004578 <HAL_GPIO_Init+0x22c>)
 80043fc:	42b0      	cmp	r0, r6
 80043fe:	d100      	bne.n	8004402 <HAL_GPIO_Init+0xb6>
 8004400:	e0a4      	b.n	800454c <HAL_GPIO_Init+0x200>
 8004402:	4e5e      	ldr	r6, [pc, #376]	; (800457c <HAL_GPIO_Init+0x230>)
 8004404:	42b0      	cmp	r0, r6
 8004406:	d100      	bne.n	800440a <HAL_GPIO_Init+0xbe>
 8004408:	e0a8      	b.n	800455c <HAL_GPIO_Init+0x210>
 800440a:	4e5d      	ldr	r6, [pc, #372]	; (8004580 <HAL_GPIO_Init+0x234>)
 800440c:	42b0      	cmp	r0, r6
 800440e:	d100      	bne.n	8004412 <HAL_GPIO_Init+0xc6>
 8004410:	e095      	b.n	800453e <HAL_GPIO_Init+0x1f2>
 8004412:	4665      	mov	r5, ip
 8004414:	2605      	movs	r6, #5
 8004416:	40ae      	lsls	r6, r5
 8004418:	0035      	movs	r5, r6
 800441a:	464e      	mov	r6, r9
 800441c:	432e      	orrs	r6, r5
 800441e:	46b1      	mov	r9, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004420:	464d      	mov	r5, r9
 8004422:	608d      	str	r5, [r1, #8]
        temp &= ~(iocurrent);
 8004424:	9d01      	ldr	r5, [sp, #4]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004426:	2680      	movs	r6, #128	; 0x80
        temp &= ~(iocurrent);
 8004428:	43ed      	mvns	r5, r5
 800442a:	46ac      	mov	ip, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800442c:	4655      	mov	r5, sl
 800442e:	0376      	lsls	r6, r6, #13
        temp = EXTI->RTSR;
 8004430:	68b9      	ldr	r1, [r7, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004432:	4235      	tst	r5, r6
 8004434:	d000      	beq.n	8004438 <HAL_GPIO_Init+0xec>
 8004436:	e07f      	b.n	8004538 <HAL_GPIO_Init+0x1ec>
        temp &= ~(iocurrent);
 8004438:	4665      	mov	r5, ip
 800443a:	4029      	ands	r1, r5
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800443c:	4655      	mov	r5, sl
        EXTI->RTSR = temp;
 800443e:	60b9      	str	r1, [r7, #8]
        temp = EXTI->FTSR;
 8004440:	68f9      	ldr	r1, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004442:	02ad      	lsls	r5, r5, #10
 8004444:	d500      	bpl.n	8004448 <HAL_GPIO_Init+0xfc>
 8004446:	e074      	b.n	8004532 <HAL_GPIO_Init+0x1e6>
        temp &= ~(iocurrent);
 8004448:	4665      	mov	r5, ip
 800444a:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800444c:	60f9      	str	r1, [r7, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800444e:	4651      	mov	r1, sl
        temp = EXTI->EMR;
 8004450:	687d      	ldr	r5, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004452:	0389      	lsls	r1, r1, #14
 8004454:	d46a      	bmi.n	800452c <HAL_GPIO_Init+0x1e0>
        temp &= ~(iocurrent);
 8004456:	4661      	mov	r1, ip
 8004458:	400d      	ands	r5, r1
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800445a:	607d      	str	r5, [r7, #4]

        temp = EXTI->IMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800445c:	4655      	mov	r5, sl
        temp = EXTI->IMR;
 800445e:	6839      	ldr	r1, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004460:	03ed      	lsls	r5, r5, #15
 8004462:	d45e      	bmi.n	8004522 <HAL_GPIO_Init+0x1d6>
        temp &= ~(iocurrent);
 8004464:	4665      	mov	r5, ip
 8004466:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8004468:	6039      	str	r1, [r7, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800446a:	0021      	movs	r1, r4
      }
    }

    position++;
 800446c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800446e:	40d9      	lsrs	r1, r3
 8004470:	3202      	adds	r2, #2
 8004472:	2900      	cmp	r1, #0
 8004474:	d000      	beq.n	8004478 <HAL_GPIO_Init+0x12c>
 8004476:	e77c      	b.n	8004372 <HAL_GPIO_Init+0x26>
  } 
}
 8004478:	b007      	add	sp, #28
 800447a:	bcf0      	pop	{r4, r5, r6, r7}
 800447c:	46bb      	mov	fp, r7
 800447e:	46b2      	mov	sl, r6
 8004480:	46a9      	mov	r9, r5
 8004482:	46a0      	mov	r8, r4
 8004484:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8004486:	6881      	ldr	r1, [r0, #8]
 8004488:	4689      	mov	r9, r1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800448a:	2103      	movs	r1, #3
 800448c:	4091      	lsls	r1, r2
 800448e:	43ce      	mvns	r6, r1
 8004490:	9602      	str	r6, [sp, #8]
 8004492:	464e      	mov	r6, r9
 8004494:	438e      	bics	r6, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004496:	9903      	ldr	r1, [sp, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004498:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 800449a:	68ce      	ldr	r6, [r1, #12]
 800449c:	4096      	lsls	r6, r2
 800449e:	46b0      	mov	r8, r6
 80044a0:	464e      	mov	r6, r9
 80044a2:	4641      	mov	r1, r8
 80044a4:	430e      	orrs	r6, r1
        GPIOx->OSPEEDR = temp;
 80044a6:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80044a8:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044aa:	000e      	movs	r6, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044ac:	4651      	mov	r1, sl
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044ae:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044b0:	090d      	lsrs	r5, r1, #4
 80044b2:	2101      	movs	r1, #1
 80044b4:	400d      	ands	r5, r1
 80044b6:	409d      	lsls	r5, r3
 80044b8:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80044ba:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 80044bc:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80044be:	9902      	ldr	r1, [sp, #8]
 80044c0:	400d      	ands	r5, r1
 80044c2:	46a8      	mov	r8, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80044c4:	9903      	ldr	r1, [sp, #12]
 80044c6:	4646      	mov	r6, r8
 80044c8:	688d      	ldr	r5, [r1, #8]
 80044ca:	4095      	lsls	r5, r2
 80044cc:	4335      	orrs	r5, r6
        GPIOx->PUPDR = temp;
 80044ce:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044d0:	4666      	mov	r6, ip
 80044d2:	4665      	mov	r5, ip
 80044d4:	4095      	lsls	r5, r2
 80044d6:	2e02      	cmp	r6, #2
 80044d8:	d000      	beq.n	80044dc <HAL_GPIO_Init+0x190>
 80044da:	e764      	b.n	80043a6 <HAL_GPIO_Init+0x5a>
        temp = GPIOx->AFR[position >> 3u];
 80044dc:	08d9      	lsrs	r1, r3, #3
 80044de:	0089      	lsls	r1, r1, #2
 80044e0:	468c      	mov	ip, r1
 80044e2:	4484      	add	ip, r0
 80044e4:	4661      	mov	r1, ip
 80044e6:	6a09      	ldr	r1, [r1, #32]
 80044e8:	4689      	mov	r9, r1
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80044ea:	2107      	movs	r1, #7
 80044ec:	000e      	movs	r6, r1
 80044ee:	401e      	ands	r6, r3
 80044f0:	00b1      	lsls	r1, r6, #2
 80044f2:	260f      	movs	r6, #15
 80044f4:	4688      	mov	r8, r1
 80044f6:	408e      	lsls	r6, r1
 80044f8:	4649      	mov	r1, r9
 80044fa:	43b1      	bics	r1, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80044fc:	4646      	mov	r6, r8
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80044fe:	4689      	mov	r9, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004500:	9903      	ldr	r1, [sp, #12]
 8004502:	6909      	ldr	r1, [r1, #16]
 8004504:	40b1      	lsls	r1, r6
 8004506:	4688      	mov	r8, r1
 8004508:	4649      	mov	r1, r9
 800450a:	4646      	mov	r6, r8
 800450c:	4331      	orrs	r1, r6
 800450e:	4689      	mov	r9, r1
        GPIOx->AFR[position >> 3u] = temp;
 8004510:	4661      	mov	r1, ip
 8004512:	464e      	mov	r6, r9
 8004514:	620e      	str	r6, [r1, #32]
 8004516:	e746      	b.n	80043a6 <HAL_GPIO_Init+0x5a>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004518:	2103      	movs	r1, #3
 800451a:	4091      	lsls	r1, r2
 800451c:	43c9      	mvns	r1, r1
 800451e:	9102      	str	r1, [sp, #8]
 8004520:	e7cc      	b.n	80044bc <HAL_GPIO_Init+0x170>
          temp |= iocurrent;
 8004522:	9d01      	ldr	r5, [sp, #4]
 8004524:	430d      	orrs	r5, r1
 8004526:	0029      	movs	r1, r5
        EXTI->IMR = temp;
 8004528:	6039      	str	r1, [r7, #0]
 800452a:	e79e      	b.n	800446a <HAL_GPIO_Init+0x11e>
          temp |= iocurrent;
 800452c:	9901      	ldr	r1, [sp, #4]
 800452e:	430d      	orrs	r5, r1
 8004530:	e793      	b.n	800445a <HAL_GPIO_Init+0x10e>
          temp |= iocurrent;
 8004532:	9d01      	ldr	r5, [sp, #4]
 8004534:	4329      	orrs	r1, r5
 8004536:	e789      	b.n	800444c <HAL_GPIO_Init+0x100>
          temp |= iocurrent;
 8004538:	9d01      	ldr	r5, [sp, #4]
 800453a:	4329      	orrs	r1, r5
 800453c:	e77e      	b.n	800443c <HAL_GPIO_Init+0xf0>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800453e:	4666      	mov	r6, ip
 8004540:	2503      	movs	r5, #3
 8004542:	40b5      	lsls	r5, r6
 8004544:	464e      	mov	r6, r9
 8004546:	432e      	orrs	r6, r5
 8004548:	46b1      	mov	r9, r6
 800454a:	e769      	b.n	8004420 <HAL_GPIO_Init+0xd4>
 800454c:	4665      	mov	r5, ip
 800454e:	2601      	movs	r6, #1
 8004550:	40ae      	lsls	r6, r5
 8004552:	0035      	movs	r5, r6
 8004554:	464e      	mov	r6, r9
 8004556:	432e      	orrs	r6, r5
 8004558:	46b1      	mov	r9, r6
 800455a:	e761      	b.n	8004420 <HAL_GPIO_Init+0xd4>
 800455c:	4666      	mov	r6, ip
 800455e:	2502      	movs	r5, #2
 8004560:	40b5      	lsls	r5, r6
 8004562:	464e      	mov	r6, r9
 8004564:	432e      	orrs	r6, r5
 8004566:	46b1      	mov	r9, r6
 8004568:	e75a      	b.n	8004420 <HAL_GPIO_Init+0xd4>
 800456a:	46c0      	nop			; (mov r8, r8)
 800456c:	40021000 	.word	0x40021000
 8004570:	40010400 	.word	0x40010400
 8004574:	40010000 	.word	0x40010000
 8004578:	48000400 	.word	0x48000400
 800457c:	48000800 	.word	0x48000800
 8004580:	48000c00 	.word	0x48000c00

08004584 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004584:	2a00      	cmp	r2, #0
 8004586:	d001      	beq.n	800458c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004588:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800458a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800458c:	6281      	str	r1, [r0, #40]	; 0x28
}
 800458e:	e7fc      	b.n	800458a <HAL_GPIO_WritePin+0x6>

08004590 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004590:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004592:	0013      	movs	r3, r2
 8004594:	400b      	ands	r3, r1
 8004596:	041b      	lsls	r3, r3, #16
 8004598:	4391      	bics	r1, r2
 800459a:	4319      	orrs	r1, r3
 800459c:	6181      	str	r1, [r0, #24]
}
 800459e:	4770      	bx	lr

080045a0 <HAL_MspInit>:
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045a0:	2201      	movs	r2, #1
 80045a2:	4b0a      	ldr	r3, [pc, #40]	; (80045cc <HAL_MspInit+0x2c>)
{
 80045a4:	b082      	sub	sp, #8
 __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045a6:	6999      	ldr	r1, [r3, #24]
 80045a8:	4311      	orrs	r1, r2
 80045aa:	6199      	str	r1, [r3, #24]
 80045ac:	6999      	ldr	r1, [r3, #24]
 80045ae:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80045b0:	2180      	movs	r1, #128	; 0x80
 __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045b2:	9200      	str	r2, [sp, #0]
 80045b4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045b6:	69da      	ldr	r2, [r3, #28]
 80045b8:	0549      	lsls	r1, r1, #21
 80045ba:	430a      	orrs	r2, r1
 80045bc:	61da      	str	r2, [r3, #28]
 80045be:	69db      	ldr	r3, [r3, #28]
 80045c0:	400b      	ands	r3, r1
 80045c2:	9301      	str	r3, [sp, #4]
 80045c4:	9b01      	ldr	r3, [sp, #4]
}
 80045c6:	b002      	add	sp, #8
 80045c8:	4770      	bx	lr
 80045ca:	46c0      	nop			; (mov r8, r8)
 80045cc:	40021000 	.word	0x40021000

080045d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045d2:	46ce      	mov	lr, r9
 80045d4:	4647      	mov	r7, r8
 80045d6:	b580      	push	{r7, lr}
 80045d8:	0004      	movs	r4, r0
 80045da:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045dc:	2800      	cmp	r0, #0
 80045de:	d100      	bne.n	80045e2 <HAL_RCC_OscConfig+0x12>
 80045e0:	e0ed      	b.n	80047be <HAL_RCC_OscConfig+0x1ee>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045e2:	6803      	ldr	r3, [r0, #0]
 80045e4:	07da      	lsls	r2, r3, #31
 80045e6:	d52f      	bpl.n	8004648 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80045e8:	210c      	movs	r1, #12
 80045ea:	48c2      	ldr	r0, [pc, #776]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 80045ec:	6842      	ldr	r2, [r0, #4]
 80045ee:	400a      	ands	r2, r1
 80045f0:	2a04      	cmp	r2, #4
 80045f2:	d100      	bne.n	80045f6 <HAL_RCC_OscConfig+0x26>
 80045f4:	e105      	b.n	8004802 <HAL_RCC_OscConfig+0x232>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045f6:	6842      	ldr	r2, [r0, #4]
 80045f8:	4011      	ands	r1, r2
 80045fa:	2908      	cmp	r1, #8
 80045fc:	d100      	bne.n	8004600 <HAL_RCC_OscConfig+0x30>
 80045fe:	e0f7      	b.n	80047f0 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004600:	6863      	ldr	r3, [r4, #4]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d100      	bne.n	8004608 <HAL_RCC_OscConfig+0x38>
 8004606:	e106      	b.n	8004816 <HAL_RCC_OscConfig+0x246>
 8004608:	2b00      	cmp	r3, #0
 800460a:	d100      	bne.n	800460e <HAL_RCC_OscConfig+0x3e>
 800460c:	e128      	b.n	8004860 <HAL_RCC_OscConfig+0x290>
 800460e:	2b05      	cmp	r3, #5
 8004610:	d100      	bne.n	8004614 <HAL_RCC_OscConfig+0x44>
 8004612:	e22c      	b.n	8004a6e <HAL_RCC_OscConfig+0x49e>
 8004614:	4bb7      	ldr	r3, [pc, #732]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 8004616:	49b8      	ldr	r1, [pc, #736]	; (80048f8 <HAL_RCC_OscConfig+0x328>)
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	400a      	ands	r2, r1
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	49b6      	ldr	r1, [pc, #728]	; (80048fc <HAL_RCC_OscConfig+0x32c>)
 8004622:	400a      	ands	r2, r1
 8004624:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004626:	f7ff fc4f 	bl	8003ec8 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462a:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800462c:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462e:	4fb1      	ldr	r7, [pc, #708]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 8004630:	02b6      	lsls	r6, r6, #10
 8004632:	e005      	b.n	8004640 <HAL_RCC_OscConfig+0x70>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004634:	f7ff fc48 	bl	8003ec8 <HAL_GetTick>
 8004638:	1b40      	subs	r0, r0, r5
 800463a:	2864      	cmp	r0, #100	; 0x64
 800463c:	d900      	bls.n	8004640 <HAL_RCC_OscConfig+0x70>
 800463e:	e10d      	b.n	800485c <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	4233      	tst	r3, r6
 8004644:	d0f6      	beq.n	8004634 <HAL_RCC_OscConfig+0x64>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004646:	6823      	ldr	r3, [r4, #0]
 8004648:	079a      	lsls	r2, r3, #30
 800464a:	d529      	bpl.n	80046a0 <HAL_RCC_OscConfig+0xd0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800464c:	220c      	movs	r2, #12
 800464e:	49a9      	ldr	r1, [pc, #676]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 8004650:	6848      	ldr	r0, [r1, #4]
 8004652:	4202      	tst	r2, r0
 8004654:	d100      	bne.n	8004658 <HAL_RCC_OscConfig+0x88>
 8004656:	e0ab      	b.n	80047b0 <HAL_RCC_OscConfig+0x1e0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004658:	6848      	ldr	r0, [r1, #4]
 800465a:	4002      	ands	r2, r0
 800465c:	2a08      	cmp	r2, #8
 800465e:	d100      	bne.n	8004662 <HAL_RCC_OscConfig+0x92>
 8004660:	e09d      	b.n	800479e <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004662:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004664:	4da3      	ldr	r5, [pc, #652]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004666:	2b00      	cmp	r3, #0
 8004668:	d100      	bne.n	800466c <HAL_RCC_OscConfig+0x9c>
 800466a:	e130      	b.n	80048ce <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_HSI_ENABLE();
 800466c:	2201      	movs	r2, #1
 800466e:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004670:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8004672:	4313      	orrs	r3, r2
 8004674:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004676:	f7ff fc27 	bl	8003ec8 <HAL_GetTick>
 800467a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800467c:	e005      	b.n	800468a <HAL_RCC_OscConfig+0xba>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800467e:	f7ff fc23 	bl	8003ec8 <HAL_GetTick>
 8004682:	1b80      	subs	r0, r0, r6
 8004684:	2802      	cmp	r0, #2
 8004686:	d900      	bls.n	800468a <HAL_RCC_OscConfig+0xba>
 8004688:	e0e8      	b.n	800485c <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800468a:	682b      	ldr	r3, [r5, #0]
 800468c:	421f      	tst	r7, r3
 800468e:	d0f6      	beq.n	800467e <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004690:	21f8      	movs	r1, #248	; 0xf8
 8004692:	682a      	ldr	r2, [r5, #0]
 8004694:	6923      	ldr	r3, [r4, #16]
 8004696:	438a      	bics	r2, r1
 8004698:	00db      	lsls	r3, r3, #3
 800469a:	4313      	orrs	r3, r2
 800469c:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800469e:	6823      	ldr	r3, [r4, #0]
 80046a0:	071a      	lsls	r2, r3, #28
 80046a2:	d42d      	bmi.n	8004700 <HAL_RCC_OscConfig+0x130>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046a4:	075a      	lsls	r2, r3, #29
 80046a6:	d544      	bpl.n	8004732 <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046a8:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80046aa:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ac:	4b91      	ldr	r3, [pc, #580]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 80046ae:	0552      	lsls	r2, r2, #21
 80046b0:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 80046b2:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046b4:	4211      	tst	r1, r2
 80046b6:	d108      	bne.n	80046ca <HAL_RCC_OscConfig+0xfa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046b8:	69d9      	ldr	r1, [r3, #28]
 80046ba:	4311      	orrs	r1, r2
 80046bc:	61d9      	str	r1, [r3, #28]
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	401a      	ands	r2, r3
 80046c2:	9201      	str	r2, [sp, #4]
 80046c4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80046c6:	2301      	movs	r3, #1
 80046c8:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ca:	2780      	movs	r7, #128	; 0x80
 80046cc:	4e8c      	ldr	r6, [pc, #560]	; (8004900 <HAL_RCC_OscConfig+0x330>)
 80046ce:	007f      	lsls	r7, r7, #1
 80046d0:	6833      	ldr	r3, [r6, #0]
 80046d2:	423b      	tst	r3, r7
 80046d4:	d100      	bne.n	80046d8 <HAL_RCC_OscConfig+0x108>
 80046d6:	e0a5      	b.n	8004824 <HAL_RCC_OscConfig+0x254>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046d8:	68a3      	ldr	r3, [r4, #8]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d100      	bne.n	80046e0 <HAL_RCC_OscConfig+0x110>
 80046de:	e115      	b.n	800490c <HAL_RCC_OscConfig+0x33c>
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d100      	bne.n	80046e6 <HAL_RCC_OscConfig+0x116>
 80046e4:	e0d5      	b.n	8004892 <HAL_RCC_OscConfig+0x2c2>
 80046e6:	2b05      	cmp	r3, #5
 80046e8:	d100      	bne.n	80046ec <HAL_RCC_OscConfig+0x11c>
 80046ea:	e144      	b.n	8004976 <HAL_RCC_OscConfig+0x3a6>
 80046ec:	2101      	movs	r1, #1
 80046ee:	4b81      	ldr	r3, [pc, #516]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 80046f0:	6a1a      	ldr	r2, [r3, #32]
 80046f2:	438a      	bics	r2, r1
 80046f4:	621a      	str	r2, [r3, #32]
 80046f6:	6a1a      	ldr	r2, [r3, #32]
 80046f8:	3103      	adds	r1, #3
 80046fa:	438a      	bics	r2, r1
 80046fc:	621a      	str	r2, [r3, #32]
 80046fe:	e109      	b.n	8004914 <HAL_RCC_OscConfig+0x344>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004700:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8004702:	4d7c      	ldr	r5, [pc, #496]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004704:	2b00      	cmp	r3, #0
 8004706:	d060      	beq.n	80047ca <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_LSI_ENABLE();
 8004708:	2201      	movs	r2, #1
 800470a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800470c:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 800470e:	4313      	orrs	r3, r2
 8004710:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8004712:	f7ff fbd9 	bl	8003ec8 <HAL_GetTick>
 8004716:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004718:	e005      	b.n	8004726 <HAL_RCC_OscConfig+0x156>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800471a:	f7ff fbd5 	bl	8003ec8 <HAL_GetTick>
 800471e:	1b80      	subs	r0, r0, r6
 8004720:	2802      	cmp	r0, #2
 8004722:	d900      	bls.n	8004726 <HAL_RCC_OscConfig+0x156>
 8004724:	e09a      	b.n	800485c <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004726:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004728:	421f      	tst	r7, r3
 800472a:	d0f6      	beq.n	800471a <HAL_RCC_OscConfig+0x14a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800472c:	6823      	ldr	r3, [r4, #0]
 800472e:	075a      	lsls	r2, r3, #29
 8004730:	d4ba      	bmi.n	80046a8 <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004732:	06db      	lsls	r3, r3, #27
 8004734:	d512      	bpl.n	800475c <HAL_RCC_OscConfig+0x18c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004736:	6963      	ldr	r3, [r4, #20]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d100      	bne.n	800473e <HAL_RCC_OscConfig+0x16e>
 800473c:	e141      	b.n	80049c2 <HAL_RCC_OscConfig+0x3f2>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800473e:	3305      	adds	r3, #5
 8004740:	d000      	beq.n	8004744 <HAL_RCC_OscConfig+0x174>
 8004742:	e0f9      	b.n	8004938 <HAL_RCC_OscConfig+0x368>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004744:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004746:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 8004748:	4a6a      	ldr	r2, [pc, #424]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 800474a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800474c:	438b      	bics	r3, r1
 800474e:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004750:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8004752:	69a3      	ldr	r3, [r4, #24]
 8004754:	4381      	bics	r1, r0
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	430b      	orrs	r3, r1
 800475a:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800475c:	6a23      	ldr	r3, [r4, #32]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d01b      	beq.n	800479a <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004762:	220c      	movs	r2, #12
 8004764:	4d63      	ldr	r5, [pc, #396]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 8004766:	6869      	ldr	r1, [r5, #4]
 8004768:	400a      	ands	r2, r1
 800476a:	2a08      	cmp	r2, #8
 800476c:	d100      	bne.n	8004770 <HAL_RCC_OscConfig+0x1a0>
 800476e:	e10c      	b.n	800498a <HAL_RCC_OscConfig+0x3ba>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004770:	2b02      	cmp	r3, #2
 8004772:	d100      	bne.n	8004776 <HAL_RCC_OscConfig+0x1a6>
 8004774:	e143      	b.n	80049fe <HAL_RCC_OscConfig+0x42e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004776:	682b      	ldr	r3, [r5, #0]
 8004778:	4a62      	ldr	r2, [pc, #392]	; (8004904 <HAL_RCC_OscConfig+0x334>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800477a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800477c:	4013      	ands	r3, r2
 800477e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004780:	f7ff fba2 	bl	8003ec8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004784:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8004786:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004788:	e004      	b.n	8004794 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800478a:	f7ff fb9d 	bl	8003ec8 <HAL_GetTick>
 800478e:	1b00      	subs	r0, r0, r4
 8004790:	2802      	cmp	r0, #2
 8004792:	d863      	bhi.n	800485c <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004794:	682b      	ldr	r3, [r5, #0]
 8004796:	4233      	tst	r3, r6
 8004798:	d1f7      	bne.n	800478a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }

  return HAL_OK;
 800479a:	2000      	movs	r0, #0
 800479c:	e010      	b.n	80047c0 <HAL_RCC_OscConfig+0x1f0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800479e:	684a      	ldr	r2, [r1, #4]
 80047a0:	21c0      	movs	r1, #192	; 0xc0
 80047a2:	0249      	lsls	r1, r1, #9
 80047a4:	400a      	ands	r2, r1
 80047a6:	2180      	movs	r1, #128	; 0x80
 80047a8:	0209      	lsls	r1, r1, #8
 80047aa:	428a      	cmp	r2, r1
 80047ac:	d000      	beq.n	80047b0 <HAL_RCC_OscConfig+0x1e0>
 80047ae:	e758      	b.n	8004662 <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047b0:	4a50      	ldr	r2, [pc, #320]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 80047b2:	6812      	ldr	r2, [r2, #0]
 80047b4:	0792      	lsls	r2, r2, #30
 80047b6:	d545      	bpl.n	8004844 <HAL_RCC_OscConfig+0x274>
 80047b8:	68e2      	ldr	r2, [r4, #12]
 80047ba:	2a01      	cmp	r2, #1
 80047bc:	d042      	beq.n	8004844 <HAL_RCC_OscConfig+0x274>
        return HAL_ERROR;
 80047be:	2001      	movs	r0, #1
}
 80047c0:	b003      	add	sp, #12
 80047c2:	bcc0      	pop	{r6, r7}
 80047c4:	46b9      	mov	r9, r7
 80047c6:	46b0      	mov	r8, r6
 80047c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 80047ca:	2201      	movs	r2, #1
 80047cc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047ce:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80047d0:	4393      	bics	r3, r2
 80047d2:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80047d4:	f7ff fb78 	bl	8003ec8 <HAL_GetTick>
 80047d8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047da:	e004      	b.n	80047e6 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047dc:	f7ff fb74 	bl	8003ec8 <HAL_GetTick>
 80047e0:	1b80      	subs	r0, r0, r6
 80047e2:	2802      	cmp	r0, #2
 80047e4:	d83a      	bhi.n	800485c <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80047e8:	421f      	tst	r7, r3
 80047ea:	d1f7      	bne.n	80047dc <HAL_RCC_OscConfig+0x20c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047ec:	6823      	ldr	r3, [r4, #0]
 80047ee:	e79e      	b.n	800472e <HAL_RCC_OscConfig+0x15e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80047f0:	21c0      	movs	r1, #192	; 0xc0
 80047f2:	6842      	ldr	r2, [r0, #4]
 80047f4:	0249      	lsls	r1, r1, #9
 80047f6:	400a      	ands	r2, r1
 80047f8:	2180      	movs	r1, #128	; 0x80
 80047fa:	0249      	lsls	r1, r1, #9
 80047fc:	428a      	cmp	r2, r1
 80047fe:	d000      	beq.n	8004802 <HAL_RCC_OscConfig+0x232>
 8004800:	e6fe      	b.n	8004600 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004802:	4a3c      	ldr	r2, [pc, #240]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 8004804:	6812      	ldr	r2, [r2, #0]
 8004806:	0392      	lsls	r2, r2, #14
 8004808:	d400      	bmi.n	800480c <HAL_RCC_OscConfig+0x23c>
 800480a:	e71d      	b.n	8004648 <HAL_RCC_OscConfig+0x78>
 800480c:	6862      	ldr	r2, [r4, #4]
 800480e:	2a00      	cmp	r2, #0
 8004810:	d000      	beq.n	8004814 <HAL_RCC_OscConfig+0x244>
 8004812:	e719      	b.n	8004648 <HAL_RCC_OscConfig+0x78>
 8004814:	e7d3      	b.n	80047be <HAL_RCC_OscConfig+0x1ee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004816:	2380      	movs	r3, #128	; 0x80
 8004818:	4a36      	ldr	r2, [pc, #216]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 800481a:	025b      	lsls	r3, r3, #9
 800481c:	6811      	ldr	r1, [r2, #0]
 800481e:	430b      	orrs	r3, r1
 8004820:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004822:	e700      	b.n	8004626 <HAL_RCC_OscConfig+0x56>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004824:	6833      	ldr	r3, [r6, #0]
 8004826:	433b      	orrs	r3, r7
 8004828:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800482a:	f7ff fb4d 	bl	8003ec8 <HAL_GetTick>
 800482e:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004830:	e004      	b.n	800483c <HAL_RCC_OscConfig+0x26c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004832:	f7ff fb49 	bl	8003ec8 <HAL_GetTick>
 8004836:	1b40      	subs	r0, r0, r5
 8004838:	2864      	cmp	r0, #100	; 0x64
 800483a:	d80f      	bhi.n	800485c <HAL_RCC_OscConfig+0x28c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800483c:	6833      	ldr	r3, [r6, #0]
 800483e:	423b      	tst	r3, r7
 8004840:	d0f7      	beq.n	8004832 <HAL_RCC_OscConfig+0x262>
 8004842:	e749      	b.n	80046d8 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004844:	25f8      	movs	r5, #248	; 0xf8
 8004846:	482b      	ldr	r0, [pc, #172]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 8004848:	6922      	ldr	r2, [r4, #16]
 800484a:	6801      	ldr	r1, [r0, #0]
 800484c:	00d2      	lsls	r2, r2, #3
 800484e:	43a9      	bics	r1, r5
 8004850:	430a      	orrs	r2, r1
 8004852:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004854:	071a      	lsls	r2, r3, #28
 8004856:	d400      	bmi.n	800485a <HAL_RCC_OscConfig+0x28a>
 8004858:	e724      	b.n	80046a4 <HAL_RCC_OscConfig+0xd4>
 800485a:	e751      	b.n	8004700 <HAL_RCC_OscConfig+0x130>
            return HAL_TIMEOUT;
 800485c:	2003      	movs	r0, #3
 800485e:	e7af      	b.n	80047c0 <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004860:	4d24      	ldr	r5, [pc, #144]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
 8004862:	4a25      	ldr	r2, [pc, #148]	; (80048f8 <HAL_RCC_OscConfig+0x328>)
 8004864:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004866:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004868:	4013      	ands	r3, r2
 800486a:	602b      	str	r3, [r5, #0]
 800486c:	682b      	ldr	r3, [r5, #0]
 800486e:	4a23      	ldr	r2, [pc, #140]	; (80048fc <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004870:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004872:	4013      	ands	r3, r2
 8004874:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004876:	f7ff fb27 	bl	8003ec8 <HAL_GetTick>
 800487a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800487c:	e004      	b.n	8004888 <HAL_RCC_OscConfig+0x2b8>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800487e:	f7ff fb23 	bl	8003ec8 <HAL_GetTick>
 8004882:	1b80      	subs	r0, r0, r6
 8004884:	2864      	cmp	r0, #100	; 0x64
 8004886:	d8e9      	bhi.n	800485c <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	423b      	tst	r3, r7
 800488c:	d1f7      	bne.n	800487e <HAL_RCC_OscConfig+0x2ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800488e:	6823      	ldr	r3, [r4, #0]
 8004890:	e6da      	b.n	8004648 <HAL_RCC_OscConfig+0x78>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004892:	2201      	movs	r2, #1
 8004894:	4e17      	ldr	r6, [pc, #92]	; (80048f4 <HAL_RCC_OscConfig+0x324>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004896:	4d1c      	ldr	r5, [pc, #112]	; (8004908 <HAL_RCC_OscConfig+0x338>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004898:	6a33      	ldr	r3, [r6, #32]
 800489a:	4393      	bics	r3, r2
 800489c:	6233      	str	r3, [r6, #32]
 800489e:	6a33      	ldr	r3, [r6, #32]
 80048a0:	3203      	adds	r2, #3
 80048a2:	4393      	bics	r3, r2
 80048a4:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 80048a6:	f7ff fb0f 	bl	8003ec8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048aa:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 80048ac:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048ae:	4698      	mov	r8, r3
 80048b0:	e004      	b.n	80048bc <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048b2:	f7ff fb09 	bl	8003ec8 <HAL_GetTick>
 80048b6:	1bc0      	subs	r0, r0, r7
 80048b8:	42a8      	cmp	r0, r5
 80048ba:	d8cf      	bhi.n	800485c <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048bc:	4642      	mov	r2, r8
 80048be:	6a33      	ldr	r3, [r6, #32]
 80048c0:	421a      	tst	r2, r3
 80048c2:	d1f6      	bne.n	80048b2 <HAL_RCC_OscConfig+0x2e2>
    if(pwrclkchanged == SET)
 80048c4:	464b      	mov	r3, r9
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d04e      	beq.n	8004968 <HAL_RCC_OscConfig+0x398>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80048ca:	6823      	ldr	r3, [r4, #0]
 80048cc:	e731      	b.n	8004732 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80048ce:	2201      	movs	r2, #1
 80048d0:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048d2:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80048d4:	4393      	bics	r3, r2
 80048d6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80048d8:	f7ff faf6 	bl	8003ec8 <HAL_GetTick>
 80048dc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048de:	e004      	b.n	80048ea <HAL_RCC_OscConfig+0x31a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048e0:	f7ff faf2 	bl	8003ec8 <HAL_GetTick>
 80048e4:	1b80      	subs	r0, r0, r6
 80048e6:	2802      	cmp	r0, #2
 80048e8:	d8b8      	bhi.n	800485c <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048ea:	682b      	ldr	r3, [r5, #0]
 80048ec:	421f      	tst	r7, r3
 80048ee:	d1f7      	bne.n	80048e0 <HAL_RCC_OscConfig+0x310>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048f0:	6823      	ldr	r3, [r4, #0]
 80048f2:	e6d5      	b.n	80046a0 <HAL_RCC_OscConfig+0xd0>
 80048f4:	40021000 	.word	0x40021000
 80048f8:	fffeffff 	.word	0xfffeffff
 80048fc:	fffbffff 	.word	0xfffbffff
 8004900:	40007000 	.word	0x40007000
 8004904:	feffffff 	.word	0xfeffffff
 8004908:	00001388 	.word	0x00001388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800490c:	495e      	ldr	r1, [pc, #376]	; (8004a88 <HAL_RCC_OscConfig+0x4b8>)
 800490e:	6a0a      	ldr	r2, [r1, #32]
 8004910:	4313      	orrs	r3, r2
 8004912:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8004914:	f7ff fad8 	bl	8003ec8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004918:	4b5b      	ldr	r3, [pc, #364]	; (8004a88 <HAL_RCC_OscConfig+0x4b8>)
      tickstart = HAL_GetTick();
 800491a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800491c:	4698      	mov	r8, r3
 800491e:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004920:	4d5a      	ldr	r5, [pc, #360]	; (8004a8c <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004922:	e004      	b.n	800492e <HAL_RCC_OscConfig+0x35e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004924:	f7ff fad0 	bl	8003ec8 <HAL_GetTick>
 8004928:	1b80      	subs	r0, r0, r6
 800492a:	42a8      	cmp	r0, r5
 800492c:	d896      	bhi.n	800485c <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800492e:	4643      	mov	r3, r8
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	421f      	tst	r7, r3
 8004934:	d0f6      	beq.n	8004924 <HAL_RCC_OscConfig+0x354>
 8004936:	e7c5      	b.n	80048c4 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_HSI14ADC_DISABLE();
 8004938:	2204      	movs	r2, #4
 800493a:	4d53      	ldr	r5, [pc, #332]	; (8004a88 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800493c:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800493e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8004940:	4313      	orrs	r3, r2
 8004942:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8004944:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8004946:	3a03      	subs	r2, #3
 8004948:	4393      	bics	r3, r2
 800494a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800494c:	f7ff fabc 	bl	8003ec8 <HAL_GetTick>
 8004950:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004952:	e005      	b.n	8004960 <HAL_RCC_OscConfig+0x390>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004954:	f7ff fab8 	bl	8003ec8 <HAL_GetTick>
 8004958:	1b80      	subs	r0, r0, r6
 800495a:	2802      	cmp	r0, #2
 800495c:	d900      	bls.n	8004960 <HAL_RCC_OscConfig+0x390>
 800495e:	e77d      	b.n	800485c <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004960:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8004962:	421f      	tst	r7, r3
 8004964:	d1f6      	bne.n	8004954 <HAL_RCC_OscConfig+0x384>
 8004966:	e6f9      	b.n	800475c <HAL_RCC_OscConfig+0x18c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004968:	4a47      	ldr	r2, [pc, #284]	; (8004a88 <HAL_RCC_OscConfig+0x4b8>)
 800496a:	4949      	ldr	r1, [pc, #292]	; (8004a90 <HAL_RCC_OscConfig+0x4c0>)
 800496c:	69d3      	ldr	r3, [r2, #28]
 800496e:	400b      	ands	r3, r1
 8004970:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	e6dd      	b.n	8004732 <HAL_RCC_OscConfig+0x162>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004976:	2104      	movs	r1, #4
 8004978:	4b43      	ldr	r3, [pc, #268]	; (8004a88 <HAL_RCC_OscConfig+0x4b8>)
 800497a:	6a1a      	ldr	r2, [r3, #32]
 800497c:	430a      	orrs	r2, r1
 800497e:	621a      	str	r2, [r3, #32]
 8004980:	6a1a      	ldr	r2, [r3, #32]
 8004982:	3903      	subs	r1, #3
 8004984:	430a      	orrs	r2, r1
 8004986:	621a      	str	r2, [r3, #32]
 8004988:	e7c4      	b.n	8004914 <HAL_RCC_OscConfig+0x344>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800498a:	2b01      	cmp	r3, #1
 800498c:	d100      	bne.n	8004990 <HAL_RCC_OscConfig+0x3c0>
 800498e:	e716      	b.n	80047be <HAL_RCC_OscConfig+0x1ee>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004990:	23c0      	movs	r3, #192	; 0xc0
        pll_config  = RCC->CFGR;
 8004992:	686a      	ldr	r2, [r5, #4]
        pll_config2 = RCC->CFGR2;
 8004994:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004996:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004998:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 800499a:	2001      	movs	r0, #1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800499c:	4013      	ands	r3, r2
 800499e:	42ab      	cmp	r3, r5
 80049a0:	d000      	beq.n	80049a4 <HAL_RCC_OscConfig+0x3d4>
 80049a2:	e70d      	b.n	80047c0 <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80049a4:	230f      	movs	r3, #15
 80049a6:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80049a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80049aa:	428b      	cmp	r3, r1
 80049ac:	d000      	beq.n	80049b0 <HAL_RCC_OscConfig+0x3e0>
 80049ae:	e707      	b.n	80047c0 <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80049b0:	20f0      	movs	r0, #240	; 0xf0
 80049b2:	0380      	lsls	r0, r0, #14
 80049b4:	4002      	ands	r2, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80049b6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80049b8:	1a10      	subs	r0, r2, r0
 80049ba:	1e43      	subs	r3, r0, #1
 80049bc:	4198      	sbcs	r0, r3
  return HAL_OK;
 80049be:	b2c0      	uxtb	r0, r0
 80049c0:	e6fe      	b.n	80047c0 <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSI14ADC_DISABLE();
 80049c2:	2104      	movs	r1, #4
 80049c4:	4d30      	ldr	r5, [pc, #192]	; (8004a88 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80049c6:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80049c8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80049ca:	430a      	orrs	r2, r1
 80049cc:	636a      	str	r2, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80049ce:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80049d0:	4313      	orrs	r3, r2
 80049d2:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80049d4:	f7ff fa78 	bl	8003ec8 <HAL_GetTick>
 80049d8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80049da:	e005      	b.n	80049e8 <HAL_RCC_OscConfig+0x418>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80049dc:	f7ff fa74 	bl	8003ec8 <HAL_GetTick>
 80049e0:	1b80      	subs	r0, r0, r6
 80049e2:	2802      	cmp	r0, #2
 80049e4:	d900      	bls.n	80049e8 <HAL_RCC_OscConfig+0x418>
 80049e6:	e739      	b.n	800485c <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80049e8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80049ea:	421f      	tst	r7, r3
 80049ec:	d0f6      	beq.n	80049dc <HAL_RCC_OscConfig+0x40c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80049ee:	21f8      	movs	r1, #248	; 0xf8
 80049f0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80049f2:	69a3      	ldr	r3, [r4, #24]
 80049f4:	438a      	bics	r2, r1
 80049f6:	00db      	lsls	r3, r3, #3
 80049f8:	4313      	orrs	r3, r2
 80049fa:	636b      	str	r3, [r5, #52]	; 0x34
 80049fc:	e6ae      	b.n	800475c <HAL_RCC_OscConfig+0x18c>
        __HAL_RCC_PLL_DISABLE();
 80049fe:	682b      	ldr	r3, [r5, #0]
 8004a00:	4a24      	ldr	r2, [pc, #144]	; (8004a94 <HAL_RCC_OscConfig+0x4c4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a02:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8004a04:	4013      	ands	r3, r2
 8004a06:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004a08:	f7ff fa5e 	bl	8003ec8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a0c:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8004a0e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a10:	e005      	b.n	8004a1e <HAL_RCC_OscConfig+0x44e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a12:	f7ff fa59 	bl	8003ec8 <HAL_GetTick>
 8004a16:	1b80      	subs	r0, r0, r6
 8004a18:	2802      	cmp	r0, #2
 8004a1a:	d900      	bls.n	8004a1e <HAL_RCC_OscConfig+0x44e>
 8004a1c:	e71e      	b.n	800485c <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a1e:	682b      	ldr	r3, [r5, #0]
 8004a20:	423b      	tst	r3, r7
 8004a22:	d1f6      	bne.n	8004a12 <HAL_RCC_OscConfig+0x442>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a24:	220f      	movs	r2, #15
 8004a26:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a28:	4e17      	ldr	r6, [pc, #92]	; (8004a88 <HAL_RCC_OscConfig+0x4b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a2a:	4393      	bics	r3, r2
 8004a2c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	62eb      	str	r3, [r5, #44]	; 0x2c
 8004a32:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004a34:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004a36:	686a      	ldr	r2, [r5, #4]
 8004a38:	430b      	orrs	r3, r1
 8004a3a:	4917      	ldr	r1, [pc, #92]	; (8004a98 <HAL_RCC_OscConfig+0x4c8>)
 8004a3c:	400a      	ands	r2, r1
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004a42:	2380      	movs	r3, #128	; 0x80
 8004a44:	682a      	ldr	r2, [r5, #0]
 8004a46:	045b      	lsls	r3, r3, #17
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004a4c:	f7ff fa3c 	bl	8003ec8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a50:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8004a52:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a54:	04ad      	lsls	r5, r5, #18
 8004a56:	e005      	b.n	8004a64 <HAL_RCC_OscConfig+0x494>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a58:	f7ff fa36 	bl	8003ec8 <HAL_GetTick>
 8004a5c:	1b00      	subs	r0, r0, r4
 8004a5e:	2802      	cmp	r0, #2
 8004a60:	d900      	bls.n	8004a64 <HAL_RCC_OscConfig+0x494>
 8004a62:	e6fb      	b.n	800485c <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a64:	6833      	ldr	r3, [r6, #0]
 8004a66:	422b      	tst	r3, r5
 8004a68:	d0f6      	beq.n	8004a58 <HAL_RCC_OscConfig+0x488>
  return HAL_OK;
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	e6a8      	b.n	80047c0 <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a6e:	2280      	movs	r2, #128	; 0x80
 8004a70:	4b05      	ldr	r3, [pc, #20]	; (8004a88 <HAL_RCC_OscConfig+0x4b8>)
 8004a72:	02d2      	lsls	r2, r2, #11
 8004a74:	6819      	ldr	r1, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	601a      	str	r2, [r3, #0]
 8004a7a:	2280      	movs	r2, #128	; 0x80
 8004a7c:	6819      	ldr	r1, [r3, #0]
 8004a7e:	0252      	lsls	r2, r2, #9
 8004a80:	430a      	orrs	r2, r1
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	e5cf      	b.n	8004626 <HAL_RCC_OscConfig+0x56>
 8004a86:	46c0      	nop			; (mov r8, r8)
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	00001388 	.word	0x00001388
 8004a90:	efffffff 	.word	0xefffffff
 8004a94:	feffffff 	.word	0xfeffffff
 8004a98:	ffc27fff 	.word	0xffc27fff

08004a9c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004a9c:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8004a9e:	4a0b      	ldr	r2, [pc, #44]	; (8004acc <HAL_RCC_GetSysClockFreq+0x30>)
{
 8004aa0:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8004aa2:	6854      	ldr	r4, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8004aa4:	4023      	ands	r3, r4
 8004aa6:	2b08      	cmp	r3, #8
 8004aa8:	d001      	beq.n	8004aae <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004aaa:	4809      	ldr	r0, [pc, #36]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x34>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004aac:	bd70      	pop	{r4, r5, r6, pc}
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004aae:	250f      	movs	r5, #15
 8004ab0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004ab2:	4a08      	ldr	r2, [pc, #32]	; (8004ad4 <HAL_RCC_GetSysClockFreq+0x38>)
 8004ab4:	402b      	ands	r3, r5
 8004ab6:	5cd1      	ldrb	r1, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004ab8:	4805      	ldr	r0, [pc, #20]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x34>)
 8004aba:	f7fb fb23 	bl	8000104 <__udivsi3>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004abe:	0ca4      	lsrs	r4, r4, #18
 8004ac0:	4b05      	ldr	r3, [pc, #20]	; (8004ad8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004ac2:	402c      	ands	r4, r5
 8004ac4:	5d1b      	ldrb	r3, [r3, r4]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004ac6:	4358      	muls	r0, r3
 8004ac8:	e7f0      	b.n	8004aac <HAL_RCC_GetSysClockFreq+0x10>
 8004aca:	46c0      	nop			; (mov r8, r8)
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	007a1200 	.word	0x007a1200
 8004ad4:	08005de8 	.word	0x08005de8
 8004ad8:	08005dd8 	.word	0x08005dd8

08004adc <HAL_RCC_ClockConfig>:
{
 8004adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ade:	46ce      	mov	lr, r9
 8004ae0:	4647      	mov	r7, r8
 8004ae2:	0004      	movs	r4, r0
 8004ae4:	000d      	movs	r5, r1
 8004ae6:	b580      	push	{r7, lr}
  if(RCC_ClkInitStruct == NULL)
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	d00d      	beq.n	8004b08 <HAL_RCC_ClockConfig+0x2c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004aec:	2301      	movs	r3, #1
 8004aee:	493b      	ldr	r1, [pc, #236]	; (8004bdc <HAL_RCC_ClockConfig+0x100>)
 8004af0:	680a      	ldr	r2, [r1, #0]
 8004af2:	401a      	ands	r2, r3
 8004af4:	42aa      	cmp	r2, r5
 8004af6:	d20c      	bcs.n	8004b12 <HAL_RCC_ClockConfig+0x36>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af8:	680a      	ldr	r2, [r1, #0]
 8004afa:	439a      	bics	r2, r3
 8004afc:	432a      	orrs	r2, r5
 8004afe:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b00:	680a      	ldr	r2, [r1, #0]
 8004b02:	4013      	ands	r3, r2
 8004b04:	42ab      	cmp	r3, r5
 8004b06:	d004      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8004b08:	2001      	movs	r0, #1
}
 8004b0a:	bcc0      	pop	{r6, r7}
 8004b0c:	46b9      	mov	r9, r7
 8004b0e:	46b0      	mov	r8, r6
 8004b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b12:	6823      	ldr	r3, [r4, #0]
 8004b14:	079a      	lsls	r2, r3, #30
 8004b16:	d50e      	bpl.n	8004b36 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b18:	075a      	lsls	r2, r3, #29
 8004b1a:	d505      	bpl.n	8004b28 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004b1c:	22e0      	movs	r2, #224	; 0xe0
 8004b1e:	4930      	ldr	r1, [pc, #192]	; (8004be0 <HAL_RCC_ClockConfig+0x104>)
 8004b20:	00d2      	lsls	r2, r2, #3
 8004b22:	6848      	ldr	r0, [r1, #4]
 8004b24:	4302      	orrs	r2, r0
 8004b26:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b28:	20f0      	movs	r0, #240	; 0xf0
 8004b2a:	492d      	ldr	r1, [pc, #180]	; (8004be0 <HAL_RCC_ClockConfig+0x104>)
 8004b2c:	684a      	ldr	r2, [r1, #4]
 8004b2e:	4382      	bics	r2, r0
 8004b30:	68a0      	ldr	r0, [r4, #8]
 8004b32:	4302      	orrs	r2, r0
 8004b34:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b36:	07db      	lsls	r3, r3, #31
 8004b38:	d522      	bpl.n	8004b80 <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3a:	4b29      	ldr	r3, [pc, #164]	; (8004be0 <HAL_RCC_ClockConfig+0x104>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b3c:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3e:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b40:	2a01      	cmp	r2, #1
 8004b42:	d046      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0xf6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b44:	2a02      	cmp	r2, #2
 8004b46:	d041      	beq.n	8004bcc <HAL_RCC_ClockConfig+0xf0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b48:	079b      	lsls	r3, r3, #30
 8004b4a:	d5dd      	bpl.n	8004b08 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b4c:	2103      	movs	r1, #3
 8004b4e:	4e24      	ldr	r6, [pc, #144]	; (8004be0 <HAL_RCC_ClockConfig+0x104>)
 8004b50:	6873      	ldr	r3, [r6, #4]
 8004b52:	438b      	bics	r3, r1
 8004b54:	4313      	orrs	r3, r2
 8004b56:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8004b58:	f7ff f9b6 	bl	8003ec8 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b5c:	230c      	movs	r3, #12
 8004b5e:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b60:	4b20      	ldr	r3, [pc, #128]	; (8004be4 <HAL_RCC_ClockConfig+0x108>)
    tickstart = HAL_GetTick();
 8004b62:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b64:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b66:	e004      	b.n	8004b72 <HAL_RCC_ClockConfig+0x96>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b68:	f7ff f9ae 	bl	8003ec8 <HAL_GetTick>
 8004b6c:	1bc0      	subs	r0, r0, r7
 8004b6e:	4548      	cmp	r0, r9
 8004b70:	d832      	bhi.n	8004bd8 <HAL_RCC_ClockConfig+0xfc>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b72:	4643      	mov	r3, r8
 8004b74:	6872      	ldr	r2, [r6, #4]
 8004b76:	401a      	ands	r2, r3
 8004b78:	6863      	ldr	r3, [r4, #4]
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d1f3      	bne.n	8004b68 <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b80:	2101      	movs	r1, #1
 8004b82:	4a16      	ldr	r2, [pc, #88]	; (8004bdc <HAL_RCC_ClockConfig+0x100>)
 8004b84:	6813      	ldr	r3, [r2, #0]
 8004b86:	400b      	ands	r3, r1
 8004b88:	42ab      	cmp	r3, r5
 8004b8a:	d905      	bls.n	8004b98 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b8c:	6813      	ldr	r3, [r2, #0]
 8004b8e:	438b      	bics	r3, r1
 8004b90:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b92:	6813      	ldr	r3, [r2, #0]
 8004b94:	4219      	tst	r1, r3
 8004b96:	d1b7      	bne.n	8004b08 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b98:	6823      	ldr	r3, [r4, #0]
 8004b9a:	075b      	lsls	r3, r3, #29
 8004b9c:	d506      	bpl.n	8004bac <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004b9e:	4a10      	ldr	r2, [pc, #64]	; (8004be0 <HAL_RCC_ClockConfig+0x104>)
 8004ba0:	4911      	ldr	r1, [pc, #68]	; (8004be8 <HAL_RCC_ClockConfig+0x10c>)
 8004ba2:	6853      	ldr	r3, [r2, #4]
 8004ba4:	400b      	ands	r3, r1
 8004ba6:	68e1      	ldr	r1, [r4, #12]
 8004ba8:	430b      	orrs	r3, r1
 8004baa:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004bac:	f7ff ff76 	bl	8004a9c <HAL_RCC_GetSysClockFreq>
 8004bb0:	4b0b      	ldr	r3, [pc, #44]	; (8004be0 <HAL_RCC_ClockConfig+0x104>)
 8004bb2:	4a0e      	ldr	r2, [pc, #56]	; (8004bec <HAL_RCC_ClockConfig+0x110>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	061b      	lsls	r3, r3, #24
 8004bb8:	0f1b      	lsrs	r3, r3, #28
 8004bba:	5cd3      	ldrb	r3, [r2, r3]
 8004bbc:	40d8      	lsrs	r0, r3
 8004bbe:	4b0c      	ldr	r3, [pc, #48]	; (8004bf0 <HAL_RCC_ClockConfig+0x114>)
 8004bc0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8004bc2:	2003      	movs	r0, #3
 8004bc4:	f000 fa3c 	bl	8005040 <HAL_InitTick>
  return HAL_OK;
 8004bc8:	2000      	movs	r0, #0
 8004bca:	e79e      	b.n	8004b0a <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bcc:	019b      	lsls	r3, r3, #6
 8004bce:	d4bd      	bmi.n	8004b4c <HAL_RCC_ClockConfig+0x70>
 8004bd0:	e79a      	b.n	8004b08 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bd2:	039b      	lsls	r3, r3, #14
 8004bd4:	d4ba      	bmi.n	8004b4c <HAL_RCC_ClockConfig+0x70>
 8004bd6:	e797      	b.n	8004b08 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 8004bd8:	2003      	movs	r0, #3
 8004bda:	e796      	b.n	8004b0a <HAL_RCC_ClockConfig+0x2e>
 8004bdc:	40022000 	.word	0x40022000
 8004be0:	40021000 	.word	0x40021000
 8004be4:	00001388 	.word	0x00001388
 8004be8:	fffff8ff 	.word	0xfffff8ff
 8004bec:	08005dfc 	.word	0x08005dfc
 8004bf0:	20000008 	.word	0x20000008

08004bf4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004bf4:	4b04      	ldr	r3, [pc, #16]	; (8004c08 <HAL_RCC_GetPCLK1Freq+0x14>)
 8004bf6:	4a05      	ldr	r2, [pc, #20]	; (8004c0c <HAL_RCC_GetPCLK1Freq+0x18>)
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	055b      	lsls	r3, r3, #21
 8004bfc:	0f5b      	lsrs	r3, r3, #29
 8004bfe:	5cd3      	ldrb	r3, [r2, r3]
 8004c00:	4a03      	ldr	r2, [pc, #12]	; (8004c10 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004c02:	6810      	ldr	r0, [r2, #0]
 8004c04:	40d8      	lsrs	r0, r3
}    
 8004c06:	4770      	bx	lr
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	08005e0c 	.word	0x08005e0c
 8004c10:	20000008 	.word	0x20000008

08004c14 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8004c14:	2307      	movs	r3, #7
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c16:	2203      	movs	r2, #3
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8004c18:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c1a:	4b0a      	ldr	r3, [pc, #40]	; (8004c44 <HAL_RCC_GetClockConfig+0x30>)
{
 8004c1c:	b510      	push	{r4, lr}
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c1e:	685c      	ldr	r4, [r3, #4]
 8004c20:	4022      	ands	r2, r4
 8004c22:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004c24:	22f0      	movs	r2, #240	; 0xf0
 8004c26:	685c      	ldr	r4, [r3, #4]
 8004c28:	4022      	ands	r2, r4
 8004c2a:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8004c2c:	22e0      	movs	r2, #224	; 0xe0
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	00d2      	lsls	r2, r2, #3
 8004c32:	4013      	ands	r3, r2
 8004c34:	60c3      	str	r3, [r0, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8004c36:	4b04      	ldr	r3, [pc, #16]	; (8004c48 <HAL_RCC_GetClockConfig+0x34>)
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	600b      	str	r3, [r1, #0]
}
 8004c40:	bd10      	pop	{r4, pc}
 8004c42:	46c0      	nop			; (mov r8, r8)
 8004c44:	40021000 	.word	0x40021000
 8004c48:	40022000 	.word	0x40022000

08004c4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c4e:	46ce      	mov	lr, r9
 8004c50:	4647      	mov	r7, r8
 8004c52:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c54:	6803      	ldr	r3, [r0, #0]
{
 8004c56:	0004      	movs	r4, r0
 8004c58:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c5a:	03da      	lsls	r2, r3, #15
 8004c5c:	d530      	bpl.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c5e:	2280      	movs	r2, #128	; 0x80
 8004c60:	4b43      	ldr	r3, [pc, #268]	; (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8004c62:	0552      	lsls	r2, r2, #21
 8004c64:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8004c66:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c68:	4211      	tst	r1, r2
 8004c6a:	d041      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c6c:	2680      	movs	r6, #128	; 0x80
 8004c6e:	4d41      	ldr	r5, [pc, #260]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8004c70:	0076      	lsls	r6, r6, #1
 8004c72:	682b      	ldr	r3, [r5, #0]
 8004c74:	4233      	tst	r3, r6
 8004c76:	d049      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xc0>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c78:	4d3d      	ldr	r5, [pc, #244]	; (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8004c7a:	22c0      	movs	r2, #192	; 0xc0
 8004c7c:	6a2b      	ldr	r3, [r5, #32]
 8004c7e:	0092      	lsls	r2, r2, #2
 8004c80:	0018      	movs	r0, r3
 8004c82:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c84:	4213      	tst	r3, r2
 8004c86:	d063      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004c88:	6861      	ldr	r1, [r4, #4]
 8004c8a:	400a      	ands	r2, r1
 8004c8c:	4282      	cmp	r2, r0
 8004c8e:	d00e      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c90:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c92:	6a28      	ldr	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c94:	6a2e      	ldr	r6, [r5, #32]
 8004c96:	0252      	lsls	r2, r2, #9
 8004c98:	4332      	orrs	r2, r6
 8004c9a:	622a      	str	r2, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c9c:	6a2a      	ldr	r2, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c9e:	4b36      	ldr	r3, [pc, #216]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ca0:	4e36      	ldr	r6, [pc, #216]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ca2:	4003      	ands	r3, r0
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ca4:	4032      	ands	r2, r6
 8004ca6:	622a      	str	r2, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004ca8:	622b      	str	r3, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004caa:	07c3      	lsls	r3, r0, #31
 8004cac:	d43f      	bmi.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cae:	4a30      	ldr	r2, [pc, #192]	; (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8004cb0:	4831      	ldr	r0, [pc, #196]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8004cb2:	6a13      	ldr	r3, [r2, #32]
 8004cb4:	4003      	ands	r3, r0
 8004cb6:	430b      	orrs	r3, r1
 8004cb8:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cba:	2f01      	cmp	r7, #1
 8004cbc:	d051      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x116>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cbe:	6823      	ldr	r3, [r4, #0]
 8004cc0:	07da      	lsls	r2, r3, #31
 8004cc2:	d506      	bpl.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cc4:	2003      	movs	r0, #3
 8004cc6:	492a      	ldr	r1, [pc, #168]	; (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8004cc8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8004cca:	4382      	bics	r2, r0
 8004ccc:	68a0      	ldr	r0, [r4, #8]
 8004cce:	4302      	orrs	r2, r0
 8004cd0:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004cd2:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cd4:	069b      	lsls	r3, r3, #26
 8004cd6:	d506      	bpl.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cd8:	2110      	movs	r1, #16
 8004cda:	4a25      	ldr	r2, [pc, #148]	; (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8004cdc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004cde:	438b      	bics	r3, r1
 8004ce0:	68e1      	ldr	r1, [r4, #12]
 8004ce2:	430b      	orrs	r3, r1
 8004ce4:	6313      	str	r3, [r2, #48]	; 0x30
}
 8004ce6:	b003      	add	sp, #12
 8004ce8:	bcc0      	pop	{r6, r7}
 8004cea:	46b9      	mov	r9, r7
 8004cec:	46b0      	mov	r8, r6
 8004cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf0:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cf2:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf4:	4d1f      	ldr	r5, [pc, #124]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cf6:	4311      	orrs	r1, r2
 8004cf8:	61d9      	str	r1, [r3, #28]
 8004cfa:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfc:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cfe:	401a      	ands	r2, r3
 8004d00:	9201      	str	r2, [sp, #4]
 8004d02:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d04:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 8004d06:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d08:	4233      	tst	r3, r6
 8004d0a:	d1b5      	bne.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d0c:	682b      	ldr	r3, [r5, #0]
 8004d0e:	4333      	orrs	r3, r6
 8004d10:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004d12:	f7ff f8d9 	bl	8003ec8 <HAL_GetTick>
 8004d16:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d18:	682b      	ldr	r3, [r5, #0]
 8004d1a:	4233      	tst	r3, r6
 8004d1c:	d1ac      	bne.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d1e:	f7ff f8d3 	bl	8003ec8 <HAL_GetTick>
 8004d22:	4643      	mov	r3, r8
 8004d24:	1ac0      	subs	r0, r0, r3
 8004d26:	2864      	cmp	r0, #100	; 0x64
 8004d28:	d9f6      	bls.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xcc>
          return HAL_TIMEOUT;
 8004d2a:	2003      	movs	r0, #3
 8004d2c:	e7db      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 8004d2e:	f7ff f8cb 	bl	8003ec8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d32:	2302      	movs	r3, #2
 8004d34:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d36:	4b12      	ldr	r3, [pc, #72]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
        tickstart = HAL_GetTick();
 8004d38:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d3a:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d3c:	e004      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d3e:	f7ff f8c3 	bl	8003ec8 <HAL_GetTick>
 8004d42:	1b80      	subs	r0, r0, r6
 8004d44:	4548      	cmp	r0, r9
 8004d46:	d8f0      	bhi.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0xde>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d48:	4642      	mov	r2, r8
 8004d4a:	6a2b      	ldr	r3, [r5, #32]
 8004d4c:	421a      	tst	r2, r3
 8004d4e:	d0f6      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d50:	4a07      	ldr	r2, [pc, #28]	; (8004d70 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8004d52:	4809      	ldr	r0, [pc, #36]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8004d54:	6a13      	ldr	r3, [r2, #32]
 8004d56:	6861      	ldr	r1, [r4, #4]
 8004d58:	4003      	ands	r3, r0
 8004d5a:	430b      	orrs	r3, r1
 8004d5c:	6213      	str	r3, [r2, #32]
    if(pwrclkchanged == SET)
 8004d5e:	2f01      	cmp	r7, #1
 8004d60:	d1ad      	bne.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x72>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d62:	69d3      	ldr	r3, [r2, #28]
 8004d64:	4907      	ldr	r1, [pc, #28]	; (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8004d66:	400b      	ands	r3, r1
 8004d68:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d6a:	6823      	ldr	r3, [r4, #0]
 8004d6c:	e7a8      	b.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004d6e:	46c0      	nop			; (mov r8, r8)
 8004d70:	40021000 	.word	0x40021000
 8004d74:	40007000 	.word	0x40007000
 8004d78:	fffffcff 	.word	0xfffffcff
 8004d7c:	fffeffff 	.word	0xfffeffff
 8004d80:	00001388 	.word	0x00001388
 8004d84:	efffffff 	.word	0xefffffff

08004d88 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004d88:	4770      	bx	lr
 8004d8a:	46c0      	nop			; (mov r8, r8)

08004d8c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d8c:	223d      	movs	r2, #61	; 0x3d
 8004d8e:	5c81      	ldrb	r1, [r0, r2]
{
 8004d90:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 8004d92:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8004d94:	2901      	cmp	r1, #1
 8004d96:	d112      	bne.n	8004dbe <HAL_TIM_Base_Start_IT+0x32>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d98:	3101      	adds	r1, #1
 8004d9a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68da      	ldr	r2, [r3, #12]
 8004da0:	4302      	orrs	r2, r0
 8004da2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004da4:	4a0d      	ldr	r2, [pc, #52]	; (8004ddc <HAL_TIM_Base_Start_IT+0x50>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d00a      	beq.n	8004dc0 <HAL_TIM_Base_Start_IT+0x34>
 8004daa:	4a0d      	ldr	r2, [pc, #52]	; (8004de0 <HAL_TIM_Base_Start_IT+0x54>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d007      	beq.n	8004dc0 <HAL_TIM_Base_Start_IT+0x34>
 8004db0:	4a0c      	ldr	r2, [pc, #48]	; (8004de4 <HAL_TIM_Base_Start_IT+0x58>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d004      	beq.n	8004dc0 <HAL_TIM_Base_Start_IT+0x34>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	4310      	orrs	r0, r2
 8004dba:	6018      	str	r0, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dbc:	2000      	movs	r0, #0
}
 8004dbe:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dc0:	2207      	movs	r2, #7
 8004dc2:	6899      	ldr	r1, [r3, #8]
 8004dc4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc6:	2a06      	cmp	r2, #6
 8004dc8:	d005      	beq.n	8004dd6 <HAL_TIM_Base_Start_IT+0x4a>
      __HAL_TIM_ENABLE(htim);
 8004dca:	2101      	movs	r1, #1
 8004dcc:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8004dce:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	601a      	str	r2, [r3, #0]
 8004dd4:	e7f3      	b.n	8004dbe <HAL_TIM_Base_Start_IT+0x32>
  return HAL_OK;
 8004dd6:	2000      	movs	r0, #0
 8004dd8:	e7f1      	b.n	8004dbe <HAL_TIM_Base_Start_IT+0x32>
 8004dda:	46c0      	nop			; (mov r8, r8)
 8004ddc:	40012c00 	.word	0x40012c00
 8004de0:	40000400 	.word	0x40000400
 8004de4:	40014000 	.word	0x40014000

08004de8 <HAL_TIM_OC_DelayElapsedCallback>:
 8004de8:	4770      	bx	lr
 8004dea:	46c0      	nop			; (mov r8, r8)

08004dec <HAL_TIM_IC_CaptureCallback>:
 8004dec:	4770      	bx	lr
 8004dee:	46c0      	nop			; (mov r8, r8)

08004df0 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004df0:	4770      	bx	lr
 8004df2:	46c0      	nop			; (mov r8, r8)

08004df4 <HAL_TIM_TriggerCallback>:
 8004df4:	4770      	bx	lr
 8004df6:	46c0      	nop			; (mov r8, r8)

08004df8 <HAL_TIM_IRQHandler>:
{
  uint32_t itsource = htim->Instance->DIER;
  uint32_t itflag   = htim->Instance->SR;

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004df8:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8004dfa:	6803      	ldr	r3, [r0, #0]
{
 8004dfc:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8004dfe:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e00:	691d      	ldr	r5, [r3, #16]
{
 8004e02:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e04:	422a      	tst	r2, r5
 8004e06:	d001      	beq.n	8004e0c <HAL_TIM_IRQHandler+0x14>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e08:	4232      	tst	r2, r6
 8004e0a:	d15a      	bne.n	8004ec2 <HAL_TIM_IRQHandler+0xca>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e0c:	2304      	movs	r3, #4
 8004e0e:	422b      	tst	r3, r5
 8004e10:	d001      	beq.n	8004e16 <HAL_TIM_IRQHandler+0x1e>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e12:	4233      	tst	r3, r6
 8004e14:	d141      	bne.n	8004e9a <HAL_TIM_IRQHandler+0xa2>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e16:	2308      	movs	r3, #8
 8004e18:	422b      	tst	r3, r5
 8004e1a:	d001      	beq.n	8004e20 <HAL_TIM_IRQHandler+0x28>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e1c:	4233      	tst	r3, r6
 8004e1e:	d12a      	bne.n	8004e76 <HAL_TIM_IRQHandler+0x7e>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e20:	2310      	movs	r3, #16
 8004e22:	422b      	tst	r3, r5
 8004e24:	d001      	beq.n	8004e2a <HAL_TIM_IRQHandler+0x32>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e26:	4233      	tst	r3, r6
 8004e28:	d114      	bne.n	8004e54 <HAL_TIM_IRQHandler+0x5c>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	422b      	tst	r3, r5
 8004e2e:	d001      	beq.n	8004e34 <HAL_TIM_IRQHandler+0x3c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e30:	4233      	tst	r3, r6
 8004e32:	d15a      	bne.n	8004eea <HAL_TIM_IRQHandler+0xf2>
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e34:	2380      	movs	r3, #128	; 0x80
 8004e36:	422b      	tst	r3, r5
 8004e38:	d001      	beq.n	8004e3e <HAL_TIM_IRQHandler+0x46>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e3a:	4233      	tst	r3, r6
 8004e3c:	d15d      	bne.n	8004efa <HAL_TIM_IRQHandler+0x102>
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e3e:	2340      	movs	r3, #64	; 0x40
 8004e40:	422b      	tst	r3, r5
 8004e42:	d001      	beq.n	8004e48 <HAL_TIM_IRQHandler+0x50>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e44:	4233      	tst	r3, r6
 8004e46:	d160      	bne.n	8004f0a <HAL_TIM_IRQHandler+0x112>
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e48:	2320      	movs	r3, #32
 8004e4a:	422b      	tst	r3, r5
 8004e4c:	d001      	beq.n	8004e52 <HAL_TIM_IRQHandler+0x5a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e4e:	4233      	tst	r3, r6
 8004e50:	d143      	bne.n	8004eda <HAL_TIM_IRQHandler+0xe2>
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e52:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e54:	2211      	movs	r2, #17
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	4252      	negs	r2, r2
 8004e5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e5c:	3219      	adds	r2, #25
 8004e5e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e60:	69da      	ldr	r2, [r3, #28]
 8004e62:	23c0      	movs	r3, #192	; 0xc0
 8004e64:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004e66:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e68:	421a      	tst	r2, r3
 8004e6a:	d062      	beq.n	8004f32 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004e6c:	f7ff ffbe 	bl	8004dec <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e70:	2300      	movs	r3, #0
 8004e72:	7723      	strb	r3, [r4, #28]
 8004e74:	e7d9      	b.n	8004e2a <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e76:	2209      	movs	r2, #9
 8004e78:	6823      	ldr	r3, [r4, #0]
 8004e7a:	4252      	negs	r2, r2
 8004e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e7e:	320d      	adds	r2, #13
 8004e80:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e82:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004e84:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e86:	079b      	lsls	r3, r3, #30
 8004e88:	d150      	bne.n	8004f2c <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e8a:	f7ff ffad 	bl	8004de8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e8e:	0020      	movs	r0, r4
 8004e90:	f7ff ffae 	bl	8004df0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e94:	2300      	movs	r3, #0
 8004e96:	7723      	strb	r3, [r4, #28]
 8004e98:	e7c2      	b.n	8004e20 <HAL_TIM_IRQHandler+0x28>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e9a:	2205      	movs	r2, #5
 8004e9c:	6823      	ldr	r3, [r4, #0]
 8004e9e:	4252      	negs	r2, r2
 8004ea0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ea2:	3207      	adds	r2, #7
 8004ea4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ea6:	699a      	ldr	r2, [r3, #24]
 8004ea8:	23c0      	movs	r3, #192	; 0xc0
 8004eaa:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004eac:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004eae:	421a      	tst	r2, r3
 8004eb0:	d139      	bne.n	8004f26 <HAL_TIM_IRQHandler+0x12e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eb2:	f7ff ff99 	bl	8004de8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eb6:	0020      	movs	r0, r4
 8004eb8:	f7ff ff9a 	bl	8004df0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	7723      	strb	r3, [r4, #28]
 8004ec0:	e7a9      	b.n	8004e16 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ec2:	3a05      	subs	r2, #5
 8004ec4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ec6:	3204      	adds	r2, #4
 8004ec8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	079b      	lsls	r3, r3, #30
 8004ece:	d024      	beq.n	8004f1a <HAL_TIM_IRQHandler+0x122>
          HAL_TIM_IC_CaptureCallback(htim);
 8004ed0:	f7ff ff8c 	bl	8004dec <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	7723      	strb	r3, [r4, #28]
 8004ed8:	e798      	b.n	8004e0c <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004eda:	2221      	movs	r2, #33	; 0x21
 8004edc:	6823      	ldr	r3, [r4, #0]
 8004ede:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8004ee0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ee2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004ee4:	f000 f8a8 	bl	8005038 <HAL_TIMEx_CommutCallback>
}
 8004ee8:	e7b3      	b.n	8004e52 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004eea:	2202      	movs	r2, #2
 8004eec:	6823      	ldr	r3, [r4, #0]
 8004eee:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ef0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ef2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ef4:	f7ff f9da 	bl	80042ac <HAL_TIM_PeriodElapsedCallback>
 8004ef8:	e79c      	b.n	8004e34 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004efa:	2281      	movs	r2, #129	; 0x81
 8004efc:	6823      	ldr	r3, [r4, #0]
 8004efe:	4252      	negs	r2, r2
      HAL_TIMEx_BreakCallback(htim);
 8004f00:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004f02:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004f04:	f000 f89a 	bl	800503c <HAL_TIMEx_BreakCallback>
 8004f08:	e799      	b.n	8004e3e <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f0a:	2241      	movs	r2, #65	; 0x41
 8004f0c:	6823      	ldr	r3, [r4, #0]
 8004f0e:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8004f10:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f12:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004f14:	f7ff ff6e 	bl	8004df4 <HAL_TIM_TriggerCallback>
 8004f18:	e796      	b.n	8004e48 <HAL_TIM_IRQHandler+0x50>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f1a:	f7ff ff65 	bl	8004de8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f1e:	0020      	movs	r0, r4
 8004f20:	f7ff ff66 	bl	8004df0 <HAL_TIM_PWM_PulseFinishedCallback>
 8004f24:	e7d6      	b.n	8004ed4 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8004f26:	f7ff ff61 	bl	8004dec <HAL_TIM_IC_CaptureCallback>
 8004f2a:	e7c7      	b.n	8004ebc <HAL_TIM_IRQHandler+0xc4>
        HAL_TIM_IC_CaptureCallback(htim);
 8004f2c:	f7ff ff5e 	bl	8004dec <HAL_TIM_IC_CaptureCallback>
 8004f30:	e7b0      	b.n	8004e94 <HAL_TIM_IRQHandler+0x9c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f32:	f7ff ff59 	bl	8004de8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f36:	0020      	movs	r0, r4
 8004f38:	f7ff ff5a 	bl	8004df0 <HAL_TIM_PWM_PulseFinishedCallback>
 8004f3c:	e798      	b.n	8004e70 <HAL_TIM_IRQHandler+0x78>
 8004f3e:	46c0      	nop			; (mov r8, r8)

08004f40 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f40:	4a20      	ldr	r2, [pc, #128]	; (8004fc4 <TIM_Base_SetConfig+0x84>)
  tmpcr1 = TIMx->CR1;
 8004f42:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f44:	4290      	cmp	r0, r2
 8004f46:	d029      	beq.n	8004f9c <TIM_Base_SetConfig+0x5c>
 8004f48:	4a1f      	ldr	r2, [pc, #124]	; (8004fc8 <TIM_Base_SetConfig+0x88>)
 8004f4a:	4290      	cmp	r0, r2
 8004f4c:	d01d      	beq.n	8004f8a <TIM_Base_SetConfig+0x4a>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f4e:	4a1f      	ldr	r2, [pc, #124]	; (8004fcc <TIM_Base_SetConfig+0x8c>)
 8004f50:	4290      	cmp	r0, r2
 8004f52:	d01e      	beq.n	8004f92 <TIM_Base_SetConfig+0x52>
 8004f54:	4a1e      	ldr	r2, [pc, #120]	; (8004fd0 <TIM_Base_SetConfig+0x90>)
 8004f56:	4290      	cmp	r0, r2
 8004f58:	d024      	beq.n	8004fa4 <TIM_Base_SetConfig+0x64>
 8004f5a:	4a1e      	ldr	r2, [pc, #120]	; (8004fd4 <TIM_Base_SetConfig+0x94>)
 8004f5c:	4290      	cmp	r0, r2
 8004f5e:	d021      	beq.n	8004fa4 <TIM_Base_SetConfig+0x64>
 8004f60:	4a1d      	ldr	r2, [pc, #116]	; (8004fd8 <TIM_Base_SetConfig+0x98>)
 8004f62:	4290      	cmp	r0, r2
 8004f64:	d01e      	beq.n	8004fa4 <TIM_Base_SetConfig+0x64>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f66:	2280      	movs	r2, #128	; 0x80
 8004f68:	4393      	bics	r3, r2
 8004f6a:	694a      	ldr	r2, [r1, #20]
 8004f6c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8004f6e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f70:	688b      	ldr	r3, [r1, #8]
 8004f72:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f74:	680b      	ldr	r3, [r1, #0]
 8004f76:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f7c:	6902      	ldr	r2, [r0, #16]
 8004f7e:	4213      	tst	r3, r2
 8004f80:	d002      	beq.n	8004f88 <TIM_Base_SetConfig+0x48>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f82:	6902      	ldr	r2, [r0, #16]
 8004f84:	439a      	bics	r2, r3
 8004f86:	6102      	str	r2, [r0, #16]
  }
}
 8004f88:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f8a:	2270      	movs	r2, #112	; 0x70
 8004f8c:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8004f8e:	684a      	ldr	r2, [r1, #4]
 8004f90:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f92:	4a12      	ldr	r2, [pc, #72]	; (8004fdc <TIM_Base_SetConfig+0x9c>)
 8004f94:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f96:	68ca      	ldr	r2, [r1, #12]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	e7e4      	b.n	8004f66 <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f9c:	2270      	movs	r2, #112	; 0x70
 8004f9e:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8004fa0:	684a      	ldr	r2, [r1, #4]
 8004fa2:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fa4:	4a0d      	ldr	r2, [pc, #52]	; (8004fdc <TIM_Base_SetConfig+0x9c>)
 8004fa6:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fa8:	68ca      	ldr	r2, [r1, #12]
 8004faa:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fac:	2280      	movs	r2, #128	; 0x80
 8004fae:	4393      	bics	r3, r2
 8004fb0:	694a      	ldr	r2, [r1, #20]
 8004fb2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004fb4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fb6:	688b      	ldr	r3, [r1, #8]
 8004fb8:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004fba:	680b      	ldr	r3, [r1, #0]
 8004fbc:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004fbe:	690b      	ldr	r3, [r1, #16]
 8004fc0:	6303      	str	r3, [r0, #48]	; 0x30
 8004fc2:	e7d9      	b.n	8004f78 <TIM_Base_SetConfig+0x38>
 8004fc4:	40012c00 	.word	0x40012c00
 8004fc8:	40000400 	.word	0x40000400
 8004fcc:	40002000 	.word	0x40002000
 8004fd0:	40014000 	.word	0x40014000
 8004fd4:	40014400 	.word	0x40014400
 8004fd8:	40014800 	.word	0x40014800
 8004fdc:	fffffcff 	.word	0xfffffcff

08004fe0 <HAL_TIM_Base_Init>:
{
 8004fe0:	b570      	push	{r4, r5, r6, lr}
 8004fe2:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8004fe4:	d026      	beq.n	8005034 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004fe6:	233d      	movs	r3, #61	; 0x3d
 8004fe8:	5cc3      	ldrb	r3, [r0, r3]
 8004fea:	b2da      	uxtb	r2, r3
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d01c      	beq.n	800502a <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff0:	2302      	movs	r3, #2
 8004ff2:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ff4:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff6:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ff8:	c901      	ldmia	r1!, {r0}
 8004ffa:	f7ff ffa1 	bl	8004f40 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ffe:	2301      	movs	r3, #1
 8005000:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 8005002:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005004:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005006:	3a08      	subs	r2, #8
 8005008:	54a3      	strb	r3, [r4, r2]
 800500a:	3201      	adds	r2, #1
 800500c:	54a3      	strb	r3, [r4, r2]
 800500e:	3201      	adds	r2, #1
 8005010:	54a3      	strb	r3, [r4, r2]
 8005012:	3201      	adds	r2, #1
 8005014:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005016:	3201      	adds	r2, #1
 8005018:	54a3      	strb	r3, [r4, r2]
 800501a:	3201      	adds	r2, #1
 800501c:	54a3      	strb	r3, [r4, r2]
 800501e:	3201      	adds	r2, #1
 8005020:	54a3      	strb	r3, [r4, r2]
 8005022:	3201      	adds	r2, #1
 8005024:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8005026:	5563      	strb	r3, [r4, r5]
}
 8005028:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800502a:	333c      	adds	r3, #60	; 0x3c
 800502c:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800502e:	f7ff feab 	bl	8004d88 <HAL_TIM_Base_MspInit>
 8005032:	e7dd      	b.n	8004ff0 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8005034:	2001      	movs	r0, #1
 8005036:	e7f7      	b.n	8005028 <HAL_TIM_Base_Init+0x48>

08005038 <HAL_TIMEx_CommutCallback>:
 8005038:	4770      	bx	lr
 800503a:	46c0      	nop			; (mov r8, r8)

0800503c <HAL_TIMEx_BreakCallback>:
 800503c:	4770      	bx	lr
 800503e:	46c0      	nop			; (mov r8, r8)

08005040 <HAL_InitTick>:
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8005040:	2320      	movs	r3, #32
 8005042:	4a21      	ldr	r2, [pc, #132]	; (80050c8 <HAL_InitTick+0x88>)
{
 8005044:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM7_CLK_ENABLE();
 8005046:	69d1      	ldr	r1, [r2, #28]
{
 8005048:	b086      	sub	sp, #24
  __HAL_RCC_TIM7_CLK_ENABLE();
 800504a:	4319      	orrs	r1, r3
 800504c:	61d1      	str	r1, [r2, #28]
 800504e:	69d2      	ldr	r2, [r2, #28]
{
 8005050:	0006      	movs	r6, r0
  __HAL_RCC_TIM7_CLK_ENABLE();
 8005052:	4013      	ands	r3, r2
 8005054:	9301      	str	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005056:	4669      	mov	r1, sp
 8005058:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM7_CLK_ENABLE();
 800505a:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800505c:	f7ff fdda 	bl	8004c14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005060:	9b05      	ldr	r3, [sp, #20]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d117      	bne.n	8005096 <HAL_InitTick+0x56>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005066:	f7ff fdc5 	bl	8004bf4 <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800506a:	4c18      	ldr	r4, [pc, #96]	; (80050cc <HAL_InitTick+0x8c>)
 800506c:	4b18      	ldr	r3, [pc, #96]	; (80050d0 <HAL_InitTick+0x90>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800506e:	4919      	ldr	r1, [pc, #100]	; (80050d4 <HAL_InitTick+0x94>)
  htim7.Instance = TIM7;
 8005070:	6023      	str	r3, [r4, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8005072:	4b19      	ldr	r3, [pc, #100]	; (80050d8 <HAL_InitTick+0x98>)
 8005074:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005076:	f7fb f845 	bl	8000104 <__udivsi3>
  htim7.Init.Prescaler = uwPrescalerValue;
  htim7.Init.ClockDivision = 0;
 800507a:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800507c:	3801      	subs	r0, #1
  htim7.Init.Prescaler = uwPrescalerValue;
 800507e:	6060      	str	r0, [r4, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim7);
 8005080:	0020      	movs	r0, r4
  htim7.Init.ClockDivision = 0;
 8005082:	6123      	str	r3, [r4, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005084:	60a3      	str	r3, [r4, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005086:	61a3      	str	r3, [r4, #24]
  status = HAL_TIM_Base_Init(&htim7);
 8005088:	f7ff ffaa 	bl	8004fe0 <HAL_TIM_Base_Init>
 800508c:	1e05      	subs	r5, r0, #0
  if (status == HAL_OK)
 800508e:	d006      	beq.n	800509e <HAL_InitTick+0x5e>
    }
  }

 /* Return function status */
  return status;
}
 8005090:	0028      	movs	r0, r5
 8005092:	b006      	add	sp, #24
 8005094:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8005096:	f7ff fdad 	bl	8004bf4 <HAL_RCC_GetPCLK1Freq>
 800509a:	0040      	lsls	r0, r0, #1
 800509c:	e7e5      	b.n	800506a <HAL_InitTick+0x2a>
    status = HAL_TIM_Base_Start_IT(&htim7);
 800509e:	0020      	movs	r0, r4
 80050a0:	f7ff fe74 	bl	8004d8c <HAL_TIM_Base_Start_IT>
 80050a4:	1e05      	subs	r5, r0, #0
    if (status == HAL_OK)
 80050a6:	d1f3      	bne.n	8005090 <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80050a8:	2012      	movs	r0, #18
 80050aa:	f7ff f8e1 	bl	8004270 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050ae:	2e03      	cmp	r6, #3
 80050b0:	d901      	bls.n	80050b6 <HAL_InitTick+0x76>
        status = HAL_ERROR;
 80050b2:	2501      	movs	r5, #1
 80050b4:	e7ec      	b.n	8005090 <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80050b6:	2200      	movs	r2, #0
 80050b8:	0031      	movs	r1, r6
 80050ba:	2012      	movs	r0, #18
 80050bc:	f7ff f8a6 	bl	800420c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80050c0:	4b06      	ldr	r3, [pc, #24]	; (80050dc <HAL_InitTick+0x9c>)
 80050c2:	601e      	str	r6, [r3, #0]
 80050c4:	e7e4      	b.n	8005090 <HAL_InitTick+0x50>
 80050c6:	46c0      	nop			; (mov r8, r8)
 80050c8:	40021000 	.word	0x40021000
 80050cc:	200005a4 	.word	0x200005a4
 80050d0:	40001400 	.word	0x40001400
 80050d4:	000f4240 	.word	0x000f4240
 80050d8:	000003e7 	.word	0x000003e7
 80050dc:	20000004 	.word	0x20000004

080050e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050e0:	b510      	push	{r4, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050e2:	f3ef 8c10 	mrs	ip, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050e6:	2201      	movs	r2, #1
 80050e8:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050ec:	6801      	ldr	r1, [r0, #0]
 80050ee:	4c13      	ldr	r4, [pc, #76]	; (800513c <UART_EndRxTransfer+0x5c>)
 80050f0:	680b      	ldr	r3, [r1, #0]
 80050f2:	4023      	ands	r3, r4
 80050f4:	600b      	str	r3, [r1, #0]
 80050f6:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050fa:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050fe:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005102:	6801      	ldr	r1, [r0, #0]
 8005104:	688b      	ldr	r3, [r1, #8]
 8005106:	4393      	bics	r3, r2
 8005108:	608b      	str	r3, [r1, #8]
 800510a:	f38c 8810 	msr	PRIMASK, ip

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800510e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005110:	2b01      	cmp	r3, #1
 8005112:	d10b      	bne.n	800512c <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005114:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005118:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800511c:	6802      	ldr	r2, [r0, #0]
 800511e:	3432      	adds	r4, #50	; 0x32
 8005120:	6813      	ldr	r3, [r2, #0]
 8005122:	34ff      	adds	r4, #255	; 0xff
 8005124:	43a3      	bics	r3, r4
 8005126:	6013      	str	r3, [r2, #0]
 8005128:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800512c:	2380      	movs	r3, #128	; 0x80
 800512e:	2220      	movs	r2, #32
 8005130:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005132:	2300      	movs	r3, #0
 8005134:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005136:	6683      	str	r3, [r0, #104]	; 0x68
}
 8005138:	bd10      	pop	{r4, pc}
 800513a:	46c0      	nop			; (mov r8, r8)
 800513c:	fffffedf 	.word	0xfffffedf

08005140 <HAL_UART_TxCpltCallback>:
 8005140:	4770      	bx	lr
 8005142:	46c0      	nop			; (mov r8, r8)

08005144 <HAL_UART_ErrorCallback>:
 8005144:	4770      	bx	lr
 8005146:	46c0      	nop			; (mov r8, r8)

08005148 <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 8005148:	2300      	movs	r3, #0
 800514a:	225a      	movs	r2, #90	; 0x5a
{
 800514c:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800514e:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8005150:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8005152:	3a08      	subs	r2, #8
 8005154:	5283      	strh	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005156:	f7ff fff5 	bl	8005144 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800515a:	bd10      	pop	{r4, pc}

0800515c <HAL_UARTEx_RxEventCallback>:
}
 800515c:	4770      	bx	lr
 800515e:	46c0      	nop			; (mov r8, r8)

08005160 <HAL_UART_IRQHandler>:
{
 8005160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005162:	46ce      	mov	lr, r9
 8005164:	4647      	mov	r7, r8
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005166:	6802      	ldr	r2, [r0, #0]
{
 8005168:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800516a:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800516c:	48ab      	ldr	r0, [pc, #684]	; (800541c <HAL_UART_IRQHandler+0x2bc>)
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800516e:	6811      	ldr	r1, [r2, #0]
{
 8005170:	b580      	push	{r7, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005172:	6895      	ldr	r5, [r2, #8]
  if (errorflags == 0U)
 8005174:	4203      	tst	r3, r0
 8005176:	d000      	beq.n	800517a <HAL_UART_IRQHandler+0x1a>
 8005178:	e077      	b.n	800526a <HAL_UART_IRQHandler+0x10a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800517a:	2020      	movs	r0, #32
 800517c:	4218      	tst	r0, r3
 800517e:	d002      	beq.n	8005186 <HAL_UART_IRQHandler+0x26>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005180:	4208      	tst	r0, r1
 8005182:	d000      	beq.n	8005186 <HAL_UART_IRQHandler+0x26>
 8005184:	e0e6      	b.n	8005354 <HAL_UART_IRQHandler+0x1f4>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005186:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8005188:	2801      	cmp	r0, #1
 800518a:	d014      	beq.n	80051b6 <HAL_UART_IRQHandler+0x56>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800518c:	2280      	movs	r2, #128	; 0x80
 800518e:	421a      	tst	r2, r3
 8005190:	d109      	bne.n	80051a6 <HAL_UART_IRQHandler+0x46>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005192:	2240      	movs	r2, #64	; 0x40
 8005194:	421a      	tst	r2, r3
 8005196:	d002      	beq.n	800519e <HAL_UART_IRQHandler+0x3e>
 8005198:	420a      	tst	r2, r1
 800519a:	d000      	beq.n	800519e <HAL_UART_IRQHandler+0x3e>
 800519c:	e0df      	b.n	800535e <HAL_UART_IRQHandler+0x1fe>
}
 800519e:	bcc0      	pop	{r6, r7}
 80051a0:	46b9      	mov	r9, r7
 80051a2:	46b0      	mov	r8, r6
 80051a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80051a6:	420a      	tst	r2, r1
 80051a8:	d0f3      	beq.n	8005192 <HAL_UART_IRQHandler+0x32>
    if (huart->TxISR != NULL)
 80051aa:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0f6      	beq.n	800519e <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 80051b0:	0020      	movs	r0, r4
 80051b2:	4798      	blx	r3
 80051b4:	e7f3      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80051b6:	2510      	movs	r5, #16
 80051b8:	421d      	tst	r5, r3
 80051ba:	d0e7      	beq.n	800518c <HAL_UART_IRQHandler+0x2c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80051bc:	420d      	tst	r5, r1
 80051be:	d0e5      	beq.n	800518c <HAL_UART_IRQHandler+0x2c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c0:	2340      	movs	r3, #64	; 0x40
 80051c2:	001e      	movs	r6, r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051c4:	6215      	str	r5, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c6:	6892      	ldr	r2, [r2, #8]
 80051c8:	4016      	ands	r6, r2
 80051ca:	4213      	tst	r3, r2
 80051cc:	d100      	bne.n	80051d0 <HAL_UART_IRQHandler+0x70>
 80051ce:	e0e4      	b.n	800539a <HAL_UART_IRQHandler+0x23a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051d0:	6f66      	ldr	r6, [r4, #116]	; 0x74
 80051d2:	6832      	ldr	r2, [r6, #0]
 80051d4:	6852      	ldr	r2, [r2, #4]
 80051d6:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80051d8:	2a00      	cmp	r2, #0
 80051da:	d0e0      	beq.n	800519e <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051dc:	2158      	movs	r1, #88	; 0x58
 80051de:	4688      	mov	r8, r1
 80051e0:	5a61      	ldrh	r1, [r4, r1]
 80051e2:	4291      	cmp	r1, r2
 80051e4:	d9db      	bls.n	800519e <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 80051e6:	275a      	movs	r7, #90	; 0x5a
 80051e8:	53e2      	strh	r2, [r4, r7]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051ea:	69b2      	ldr	r2, [r6, #24]
 80051ec:	2a20      	cmp	r2, #32
 80051ee:	d032      	beq.n	8005256 <HAL_UART_IRQHandler+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051f0:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051f4:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051f8:	6821      	ldr	r1, [r4, #0]
 80051fa:	4f89      	ldr	r7, [pc, #548]	; (8005420 <HAL_UART_IRQHandler+0x2c0>)
 80051fc:	680a      	ldr	r2, [r1, #0]
 80051fe:	403a      	ands	r2, r7
 8005200:	600a      	str	r2, [r1, #0]
 8005202:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005206:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800520a:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800520e:	6821      	ldr	r1, [r4, #0]
 8005210:	688a      	ldr	r2, [r1, #8]
 8005212:	4382      	bics	r2, r0
 8005214:	608a      	str	r2, [r1, #8]
 8005216:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800521a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800521e:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005222:	6821      	ldr	r1, [r4, #0]
 8005224:	688a      	ldr	r2, [r1, #8]
 8005226:	439a      	bics	r2, r3
 8005228:	608a      	str	r2, [r1, #8]
 800522a:	f386 8810 	msr	PRIMASK, r6
          huart->RxState = HAL_UART_STATE_READY;
 800522e:	2220      	movs	r2, #32
 8005230:	3340      	adds	r3, #64	; 0x40
 8005232:	50e2      	str	r2, [r4, r3]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005234:	2300      	movs	r3, #0
 8005236:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005238:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800523c:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005240:	6822      	ldr	r2, [r4, #0]
 8005242:	6813      	ldr	r3, [r2, #0]
 8005244:	43ab      	bics	r3, r5
 8005246:	6013      	str	r3, [r2, #0]
 8005248:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 800524c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800524e:	f7ff f839 	bl	80042c4 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005252:	4643      	mov	r3, r8
 8005254:	5ae1      	ldrh	r1, [r4, r3]
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005256:	2302      	movs	r3, #2
 8005258:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800525a:	3358      	adds	r3, #88	; 0x58
 800525c:	5ae3      	ldrh	r3, [r4, r3]
 800525e:	0020      	movs	r0, r4
 8005260:	1ac9      	subs	r1, r1, r3
 8005262:	b289      	uxth	r1, r1
 8005264:	f7ff ff7a 	bl	800515c <HAL_UARTEx_RxEventCallback>
 8005268:	e799      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800526a:	2601      	movs	r6, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800526c:	486d      	ldr	r0, [pc, #436]	; (8005424 <HAL_UART_IRQHandler+0x2c4>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800526e:	4035      	ands	r5, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005270:	4008      	ands	r0, r1
 8005272:	4328      	orrs	r0, r5
 8005274:	d100      	bne.n	8005278 <HAL_UART_IRQHandler+0x118>
 8005276:	e786      	b.n	8005186 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005278:	421e      	tst	r6, r3
 800527a:	d006      	beq.n	800528a <HAL_UART_IRQHandler+0x12a>
 800527c:	05c8      	lsls	r0, r1, #23
 800527e:	d504      	bpl.n	800528a <HAL_UART_IRQHandler+0x12a>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005280:	2784      	movs	r7, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005282:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005284:	59e0      	ldr	r0, [r4, r7]
 8005286:	4306      	orrs	r6, r0
 8005288:	51e6      	str	r6, [r4, r7]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800528a:	2002      	movs	r0, #2
 800528c:	4218      	tst	r0, r3
 800528e:	d05c      	beq.n	800534a <HAL_UART_IRQHandler+0x1ea>
 8005290:	2d00      	cmp	r5, #0
 8005292:	d00e      	beq.n	80052b2 <HAL_UART_IRQHandler+0x152>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005294:	2784      	movs	r7, #132	; 0x84
 8005296:	2604      	movs	r6, #4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005298:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800529a:	59e0      	ldr	r0, [r4, r7]
 800529c:	4330      	orrs	r0, r6
 800529e:	51e0      	str	r0, [r4, r7]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052a0:	421e      	tst	r6, r3
 80052a2:	d006      	beq.n	80052b2 <HAL_UART_IRQHandler+0x152>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052a4:	2004      	movs	r0, #4
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052a6:	2684      	movs	r6, #132	; 0x84
 80052a8:	2702      	movs	r7, #2
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052aa:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052ac:	59a0      	ldr	r0, [r4, r6]
 80052ae:	4338      	orrs	r0, r7
 80052b0:	51a0      	str	r0, [r4, r6]
    if (((isrflags & USART_ISR_ORE) != 0U)
 80052b2:	2608      	movs	r6, #8
 80052b4:	421e      	tst	r6, r3
 80052b6:	d008      	beq.n	80052ca <HAL_UART_IRQHandler+0x16a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80052b8:	2020      	movs	r0, #32
 80052ba:	4008      	ands	r0, r1
 80052bc:	4305      	orrs	r5, r0
 80052be:	d004      	beq.n	80052ca <HAL_UART_IRQHandler+0x16a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052c0:	2584      	movs	r5, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80052c2:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052c4:	5960      	ldr	r0, [r4, r5]
 80052c6:	4306      	orrs	r6, r0
 80052c8:	5166      	str	r6, [r4, r5]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80052ca:	2080      	movs	r0, #128	; 0x80
 80052cc:	0100      	lsls	r0, r0, #4
 80052ce:	4203      	tst	r3, r0
 80052d0:	d007      	beq.n	80052e2 <HAL_UART_IRQHandler+0x182>
 80052d2:	014d      	lsls	r5, r1, #5
 80052d4:	d505      	bpl.n	80052e2 <HAL_UART_IRQHandler+0x182>
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80052d6:	2584      	movs	r5, #132	; 0x84
 80052d8:	2620      	movs	r6, #32
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052da:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80052dc:	5960      	ldr	r0, [r4, r5]
 80052de:	4330      	orrs	r0, r6
 80052e0:	5160      	str	r0, [r4, r5]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052e2:	2084      	movs	r0, #132	; 0x84
 80052e4:	5820      	ldr	r0, [r4, r0]
 80052e6:	2800      	cmp	r0, #0
 80052e8:	d100      	bne.n	80052ec <HAL_UART_IRQHandler+0x18c>
 80052ea:	e758      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80052ec:	2020      	movs	r0, #32
 80052ee:	4218      	tst	r0, r3
 80052f0:	d001      	beq.n	80052f6 <HAL_UART_IRQHandler+0x196>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052f2:	4208      	tst	r0, r1
 80052f4:	d14a      	bne.n	800538c <HAL_UART_IRQHandler+0x22c>
      errorcode = huart->ErrorCode;
 80052f6:	2684      	movs	r6, #132	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052f8:	2740      	movs	r7, #64	; 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80052fa:	2328      	movs	r3, #40	; 0x28
      errorcode = huart->ErrorCode;
 80052fc:	59a1      	ldr	r1, [r4, r6]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052fe:	6895      	ldr	r5, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005300:	400b      	ands	r3, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005302:	403d      	ands	r5, r7
        UART_EndRxTransfer(huart);
 8005304:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005306:	431d      	orrs	r5, r3
 8005308:	d100      	bne.n	800530c <HAL_UART_IRQHandler+0x1ac>
 800530a:	e083      	b.n	8005414 <HAL_UART_IRQHandler+0x2b4>
        UART_EndRxTransfer(huart);
 800530c:	f7ff fee8 	bl	80050e0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005310:	6823      	ldr	r3, [r4, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	421f      	tst	r7, r3
 8005316:	d035      	beq.n	8005384 <HAL_UART_IRQHandler+0x224>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005318:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800531c:	2301      	movs	r3, #1
 800531e:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005322:	6822      	ldr	r2, [r4, #0]
 8005324:	6893      	ldr	r3, [r2, #8]
 8005326:	43bb      	bics	r3, r7
 8005328:	6093      	str	r3, [r2, #8]
 800532a:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 800532e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8005330:	2800      	cmp	r0, #0
 8005332:	d027      	beq.n	8005384 <HAL_UART_IRQHandler+0x224>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005334:	4b3c      	ldr	r3, [pc, #240]	; (8005428 <HAL_UART_IRQHandler+0x2c8>)
 8005336:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005338:	f7fe ffe4 	bl	8004304 <HAL_DMA_Abort_IT>
 800533c:	2800      	cmp	r0, #0
 800533e:	d100      	bne.n	8005342 <HAL_UART_IRQHandler+0x1e2>
 8005340:	e72d      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005342:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8005344:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005346:	4798      	blx	r3
 8005348:	e729      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800534a:	0758      	lsls	r0, r3, #29
 800534c:	d5b1      	bpl.n	80052b2 <HAL_UART_IRQHandler+0x152>
 800534e:	2d00      	cmp	r5, #0
 8005350:	d1a8      	bne.n	80052a4 <HAL_UART_IRQHandler+0x144>
 8005352:	e7ae      	b.n	80052b2 <HAL_UART_IRQHandler+0x152>
      if (huart->RxISR != NULL)
 8005354:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005356:	2b00      	cmp	r3, #0
 8005358:	d000      	beq.n	800535c <HAL_UART_IRQHandler+0x1fc>
 800535a:	e729      	b.n	80051b0 <HAL_UART_IRQHandler+0x50>
 800535c:	e71f      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800535e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005362:	2301      	movs	r3, #1
 8005364:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005368:	6821      	ldr	r1, [r4, #0]
 800536a:	680b      	ldr	r3, [r1, #0]
 800536c:	4393      	bics	r3, r2
 800536e:	600b      	str	r3, [r1, #0]
 8005370:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005374:	2320      	movs	r3, #32
 8005376:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005378:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800537a:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 800537c:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_TxCpltCallback(huart);
 800537e:	f7ff fedf 	bl	8005140 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005382:	e70c      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
            HAL_UART_ErrorCallback(huart);
 8005384:	0020      	movs	r0, r4
 8005386:	f7ff fedd 	bl	8005144 <HAL_UART_ErrorCallback>
 800538a:	e708      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
        if (huart->RxISR != NULL)
 800538c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800538e:	2b00      	cmp	r3, #0
 8005390:	d0b1      	beq.n	80052f6 <HAL_UART_IRQHandler+0x196>
          huart->RxISR(huart);
 8005392:	0020      	movs	r0, r4
 8005394:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005396:	6822      	ldr	r2, [r4, #0]
 8005398:	e7ad      	b.n	80052f6 <HAL_UART_IRQHandler+0x196>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800539a:	225a      	movs	r2, #90	; 0x5a
 800539c:	5aa3      	ldrh	r3, [r4, r2]
      if ((huart->RxXferCount > 0U)
 800539e:	5aa2      	ldrh	r2, [r4, r2]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053a0:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 80053a2:	2a00      	cmp	r2, #0
 80053a4:	d100      	bne.n	80053a8 <HAL_UART_IRQHandler+0x248>
 80053a6:	e6fa      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053a8:	2258      	movs	r2, #88	; 0x58
 80053aa:	5aa1      	ldrh	r1, [r4, r2]
 80053ac:	1ac9      	subs	r1, r1, r3
 80053ae:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80053b0:	2900      	cmp	r1, #0
 80053b2:	d100      	bne.n	80053b6 <HAL_UART_IRQHandler+0x256>
 80053b4:	e6f3      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053b6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053ba:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053be:	6823      	ldr	r3, [r4, #0]
 80053c0:	4699      	mov	r9, r3
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4698      	mov	r8, r3
 80053c6:	4642      	mov	r2, r8
 80053c8:	4b18      	ldr	r3, [pc, #96]	; (800542c <HAL_UART_IRQHandler+0x2cc>)
 80053ca:	401a      	ands	r2, r3
 80053cc:	0013      	movs	r3, r2
 80053ce:	464a      	mov	r2, r9
 80053d0:	6013      	str	r3, [r2, #0]
 80053d2:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053d6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053da:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053de:	6822      	ldr	r2, [r4, #0]
 80053e0:	6893      	ldr	r3, [r2, #8]
 80053e2:	4383      	bics	r3, r0
 80053e4:	6093      	str	r3, [r2, #8]
 80053e6:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 80053ea:	2380      	movs	r3, #128	; 0x80
 80053ec:	2220      	movs	r2, #32
 80053ee:	50e2      	str	r2, [r4, r3]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053f0:	6626      	str	r6, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 80053f2:	66a6      	str	r6, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053f4:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053f8:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053fc:	6822      	ldr	r2, [r4, #0]
 80053fe:	6813      	ldr	r3, [r2, #0]
 8005400:	43ab      	bics	r3, r5
 8005402:	6013      	str	r3, [r2, #0]
 8005404:	f386 8810 	msr	PRIMASK, r6
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005408:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800540a:	0020      	movs	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800540c:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800540e:	f7ff fea5 	bl	800515c <HAL_UARTEx_RxEventCallback>
 8005412:	e6c4      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
        HAL_UART_ErrorCallback(huart);
 8005414:	f7ff fe96 	bl	8005144 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005418:	51a5      	str	r5, [r4, r6]
 800541a:	e6c0      	b.n	800519e <HAL_UART_IRQHandler+0x3e>
 800541c:	0000080f 	.word	0x0000080f
 8005420:	fffffeff 	.word	0xfffffeff
 8005424:	04000120 	.word	0x04000120
 8005428:	08005149 	.word	0x08005149
 800542c:	fffffedf 	.word	0xfffffedf

08005430 <UART_SetConfig>:
{
 8005430:	b570      	push	{r4, r5, r6, lr}
 8005432:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005434:	6925      	ldr	r5, [r4, #16]
 8005436:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005438:	6822      	ldr	r2, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800543a:	432b      	orrs	r3, r5
 800543c:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800543e:	6811      	ldr	r1, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005440:	69c0      	ldr	r0, [r0, #28]
 8005442:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005444:	4d44      	ldr	r5, [pc, #272]	; (8005558 <UART_SetConfig+0x128>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005446:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005448:	4029      	ands	r1, r5
 800544a:	430b      	orrs	r3, r1
 800544c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800544e:	6853      	ldr	r3, [r2, #4]
 8005450:	4942      	ldr	r1, [pc, #264]	; (800555c <UART_SetConfig+0x12c>)
  tmpreg |= huart->Init.OneBitSampling;
 8005452:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005454:	400b      	ands	r3, r1
 8005456:	68e1      	ldr	r1, [r4, #12]
 8005458:	430b      	orrs	r3, r1
 800545a:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 800545c:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800545e:	6891      	ldr	r1, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8005460:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005462:	4d3f      	ldr	r5, [pc, #252]	; (8005560 <UART_SetConfig+0x130>)
 8005464:	4029      	ands	r1, r5
 8005466:	430b      	orrs	r3, r1
 8005468:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800546a:	4b3e      	ldr	r3, [pc, #248]	; (8005564 <UART_SetConfig+0x134>)
 800546c:	429a      	cmp	r2, r3
 800546e:	d010      	beq.n	8005492 <UART_SetConfig+0x62>
 8005470:	4b3d      	ldr	r3, [pc, #244]	; (8005568 <UART_SetConfig+0x138>)
 8005472:	429a      	cmp	r2, r3
 8005474:	d014      	beq.n	80054a0 <UART_SetConfig+0x70>
 8005476:	4b3d      	ldr	r3, [pc, #244]	; (800556c <UART_SetConfig+0x13c>)
 8005478:	429a      	cmp	r2, r3
 800547a:	d011      	beq.n	80054a0 <UART_SetConfig+0x70>
 800547c:	4b3c      	ldr	r3, [pc, #240]	; (8005570 <UART_SetConfig+0x140>)
 800547e:	429a      	cmp	r2, r3
 8005480:	d00e      	beq.n	80054a0 <UART_SetConfig+0x70>
 8005482:	4b3c      	ldr	r3, [pc, #240]	; (8005574 <UART_SetConfig+0x144>)
 8005484:	429a      	cmp	r2, r3
 8005486:	d00b      	beq.n	80054a0 <UART_SetConfig+0x70>
 8005488:	4b3b      	ldr	r3, [pc, #236]	; (8005578 <UART_SetConfig+0x148>)
 800548a:	429a      	cmp	r2, r3
 800548c:	d008      	beq.n	80054a0 <UART_SetConfig+0x70>
    switch (clocksource)
 800548e:	2001      	movs	r0, #1
 8005490:	e035      	b.n	80054fe <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005492:	4b3a      	ldr	r3, [pc, #232]	; (800557c <UART_SetConfig+0x14c>)
 8005494:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005496:	2303      	movs	r3, #3
 8005498:	4013      	ands	r3, r2
 800549a:	3b01      	subs	r3, #1
 800549c:	2b02      	cmp	r3, #2
 800549e:	d932      	bls.n	8005506 <UART_SetConfig+0xd6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054a0:	2380      	movs	r3, #128	; 0x80
 80054a2:	021b      	lsls	r3, r3, #8
 80054a4:	4298      	cmp	r0, r3
 80054a6:	d012      	beq.n	80054ce <UART_SetConfig+0x9e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80054a8:	f7ff fba4 	bl	8004bf4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80054ac:	2800      	cmp	r0, #0
 80054ae:	d00c      	beq.n	80054ca <UART_SetConfig+0x9a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80054b0:	6863      	ldr	r3, [r4, #4]
 80054b2:	6861      	ldr	r1, [r4, #4]
 80054b4:	085b      	lsrs	r3, r3, #1
 80054b6:	1818      	adds	r0, r3, r0
 80054b8:	f7fa fe24 	bl	8000104 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054bc:	0002      	movs	r2, r0
 80054be:	4b30      	ldr	r3, [pc, #192]	; (8005580 <UART_SetConfig+0x150>)
 80054c0:	3a10      	subs	r2, #16
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d8e3      	bhi.n	800548e <UART_SetConfig+0x5e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054c6:	6823      	ldr	r3, [r4, #0]
 80054c8:	60d8      	str	r0, [r3, #12]
 80054ca:	2000      	movs	r0, #0
 80054cc:	e017      	b.n	80054fe <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetPCLK1Freq();
 80054ce:	f7ff fb91 	bl	8004bf4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80054d2:	2800      	cmp	r0, #0
 80054d4:	d0f9      	beq.n	80054ca <UART_SetConfig+0x9a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80054d6:	0040      	lsls	r0, r0, #1
 80054d8:	6863      	ldr	r3, [r4, #4]
 80054da:	6861      	ldr	r1, [r4, #4]
 80054dc:	085b      	lsrs	r3, r3, #1
 80054de:	1818      	adds	r0, r3, r0
 80054e0:	f7fa fe10 	bl	8000104 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054e4:	0002      	movs	r2, r0
 80054e6:	4b26      	ldr	r3, [pc, #152]	; (8005580 <UART_SetConfig+0x150>)
 80054e8:	3a10      	subs	r2, #16
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d8cf      	bhi.n	800548e <UART_SetConfig+0x5e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054ee:	4b25      	ldr	r3, [pc, #148]	; (8005584 <UART_SetConfig+0x154>)
        huart->Instance->BRR = brrtemp;
 80054f0:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054f2:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054f4:	0700      	lsls	r0, r0, #28
 80054f6:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80054f8:	4318      	orrs	r0, r3
 80054fa:	60d0      	str	r0, [r2, #12]
 80054fc:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 80054fe:	2300      	movs	r3, #0
 8005500:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8005502:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8005504:	bd70      	pop	{r4, r5, r6, pc}
 8005506:	4a20      	ldr	r2, [pc, #128]	; (8005588 <UART_SetConfig+0x158>)
 8005508:	5cd2      	ldrb	r2, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800550a:	2380      	movs	r3, #128	; 0x80
 800550c:	021b      	lsls	r3, r3, #8
 800550e:	4298      	cmp	r0, r3
 8005510:	d010      	beq.n	8005534 <UART_SetConfig+0x104>
    switch (clocksource)
 8005512:	2a04      	cmp	r2, #4
 8005514:	d00b      	beq.n	800552e <UART_SetConfig+0xfe>
 8005516:	d805      	bhi.n	8005524 <UART_SetConfig+0xf4>
 8005518:	2a00      	cmp	r2, #0
 800551a:	d0c5      	beq.n	80054a8 <UART_SetConfig+0x78>
 800551c:	2a02      	cmp	r2, #2
 800551e:	d1b6      	bne.n	800548e <UART_SetConfig+0x5e>
        pclk = (uint32_t) HSI_VALUE;
 8005520:	481a      	ldr	r0, [pc, #104]	; (800558c <UART_SetConfig+0x15c>)
 8005522:	e7c5      	b.n	80054b0 <UART_SetConfig+0x80>
    switch (clocksource)
 8005524:	0018      	movs	r0, r3
 8005526:	2a08      	cmp	r2, #8
 8005528:	d0c2      	beq.n	80054b0 <UART_SetConfig+0x80>
 800552a:	2001      	movs	r0, #1
 800552c:	e7e7      	b.n	80054fe <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 800552e:	f7ff fab5 	bl	8004a9c <HAL_RCC_GetSysClockFreq>
        break;
 8005532:	e7bb      	b.n	80054ac <UART_SetConfig+0x7c>
    switch (clocksource)
 8005534:	2a04      	cmp	r2, #4
 8005536:	d00b      	beq.n	8005550 <UART_SetConfig+0x120>
 8005538:	d805      	bhi.n	8005546 <UART_SetConfig+0x116>
 800553a:	2a00      	cmp	r2, #0
 800553c:	d0c7      	beq.n	80054ce <UART_SetConfig+0x9e>
 800553e:	2a02      	cmp	r2, #2
 8005540:	d1a5      	bne.n	800548e <UART_SetConfig+0x5e>
 8005542:	4813      	ldr	r0, [pc, #76]	; (8005590 <UART_SetConfig+0x160>)
 8005544:	e7c8      	b.n	80054d8 <UART_SetConfig+0xa8>
 8005546:	2a08      	cmp	r2, #8
 8005548:	d1a1      	bne.n	800548e <UART_SetConfig+0x5e>
 800554a:	2080      	movs	r0, #128	; 0x80
 800554c:	0240      	lsls	r0, r0, #9
 800554e:	e7c3      	b.n	80054d8 <UART_SetConfig+0xa8>
        pclk = HAL_RCC_GetSysClockFreq();
 8005550:	f7ff faa4 	bl	8004a9c <HAL_RCC_GetSysClockFreq>
        break;
 8005554:	e7bd      	b.n	80054d2 <UART_SetConfig+0xa2>
 8005556:	46c0      	nop			; (mov r8, r8)
 8005558:	efff69f3 	.word	0xefff69f3
 800555c:	ffffcfff 	.word	0xffffcfff
 8005560:	fffff4ff 	.word	0xfffff4ff
 8005564:	40013800 	.word	0x40013800
 8005568:	40004400 	.word	0x40004400
 800556c:	40004800 	.word	0x40004800
 8005570:	40004c00 	.word	0x40004c00
 8005574:	40005000 	.word	0x40005000
 8005578:	40011400 	.word	0x40011400
 800557c:	40021000 	.word	0x40021000
 8005580:	0000ffef 	.word	0x0000ffef
 8005584:	0000fff0 	.word	0x0000fff0
 8005588:	08005df8 	.word	0x08005df8
 800558c:	007a1200 	.word	0x007a1200
 8005590:	00f42400 	.word	0x00f42400

08005594 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005594:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8005596:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005598:	071a      	lsls	r2, r3, #28
 800559a:	d506      	bpl.n	80055aa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800559c:	6801      	ldr	r1, [r0, #0]
 800559e:	4c28      	ldr	r4, [pc, #160]	; (8005640 <UART_AdvFeatureConfig+0xac>)
 80055a0:	684a      	ldr	r2, [r1, #4]
 80055a2:	4022      	ands	r2, r4
 80055a4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80055a6:	4322      	orrs	r2, r4
 80055a8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055aa:	07da      	lsls	r2, r3, #31
 80055ac:	d506      	bpl.n	80055bc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055ae:	6801      	ldr	r1, [r0, #0]
 80055b0:	4c24      	ldr	r4, [pc, #144]	; (8005644 <UART_AdvFeatureConfig+0xb0>)
 80055b2:	684a      	ldr	r2, [r1, #4]
 80055b4:	4022      	ands	r2, r4
 80055b6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80055b8:	4322      	orrs	r2, r4
 80055ba:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80055bc:	079a      	lsls	r2, r3, #30
 80055be:	d506      	bpl.n	80055ce <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055c0:	6801      	ldr	r1, [r0, #0]
 80055c2:	4c21      	ldr	r4, [pc, #132]	; (8005648 <UART_AdvFeatureConfig+0xb4>)
 80055c4:	684a      	ldr	r2, [r1, #4]
 80055c6:	4022      	ands	r2, r4
 80055c8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80055ca:	4322      	orrs	r2, r4
 80055cc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055ce:	075a      	lsls	r2, r3, #29
 80055d0:	d506      	bpl.n	80055e0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055d2:	6801      	ldr	r1, [r0, #0]
 80055d4:	4c1d      	ldr	r4, [pc, #116]	; (800564c <UART_AdvFeatureConfig+0xb8>)
 80055d6:	684a      	ldr	r2, [r1, #4]
 80055d8:	4022      	ands	r2, r4
 80055da:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80055dc:	4322      	orrs	r2, r4
 80055de:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055e0:	06da      	lsls	r2, r3, #27
 80055e2:	d506      	bpl.n	80055f2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055e4:	6801      	ldr	r1, [r0, #0]
 80055e6:	4c1a      	ldr	r4, [pc, #104]	; (8005650 <UART_AdvFeatureConfig+0xbc>)
 80055e8:	688a      	ldr	r2, [r1, #8]
 80055ea:	4022      	ands	r2, r4
 80055ec:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80055ee:	4322      	orrs	r2, r4
 80055f0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055f2:	069a      	lsls	r2, r3, #26
 80055f4:	d506      	bpl.n	8005604 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055f6:	6801      	ldr	r1, [r0, #0]
 80055f8:	4c16      	ldr	r4, [pc, #88]	; (8005654 <UART_AdvFeatureConfig+0xc0>)
 80055fa:	688a      	ldr	r2, [r1, #8]
 80055fc:	4022      	ands	r2, r4
 80055fe:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005600:	4322      	orrs	r2, r4
 8005602:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005604:	065a      	lsls	r2, r3, #25
 8005606:	d50a      	bpl.n	800561e <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005608:	6801      	ldr	r1, [r0, #0]
 800560a:	4d13      	ldr	r5, [pc, #76]	; (8005658 <UART_AdvFeatureConfig+0xc4>)
 800560c:	684a      	ldr	r2, [r1, #4]
 800560e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8005610:	402a      	ands	r2, r5
 8005612:	4322      	orrs	r2, r4
 8005614:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005616:	2280      	movs	r2, #128	; 0x80
 8005618:	0352      	lsls	r2, r2, #13
 800561a:	4294      	cmp	r4, r2
 800561c:	d009      	beq.n	8005632 <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800561e:	061b      	lsls	r3, r3, #24
 8005620:	d506      	bpl.n	8005630 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005622:	6802      	ldr	r2, [r0, #0]
 8005624:	490d      	ldr	r1, [pc, #52]	; (800565c <UART_AdvFeatureConfig+0xc8>)
 8005626:	6853      	ldr	r3, [r2, #4]
 8005628:	400b      	ands	r3, r1
 800562a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800562c:	430b      	orrs	r3, r1
 800562e:	6053      	str	r3, [r2, #4]
}
 8005630:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005632:	684a      	ldr	r2, [r1, #4]
 8005634:	4c0a      	ldr	r4, [pc, #40]	; (8005660 <UART_AdvFeatureConfig+0xcc>)
 8005636:	4022      	ands	r2, r4
 8005638:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800563a:	4322      	orrs	r2, r4
 800563c:	604a      	str	r2, [r1, #4]
 800563e:	e7ee      	b.n	800561e <UART_AdvFeatureConfig+0x8a>
 8005640:	ffff7fff 	.word	0xffff7fff
 8005644:	fffdffff 	.word	0xfffdffff
 8005648:	fffeffff 	.word	0xfffeffff
 800564c:	fffbffff 	.word	0xfffbffff
 8005650:	ffffefff 	.word	0xffffefff
 8005654:	ffffdfff 	.word	0xffffdfff
 8005658:	ffefffff 	.word	0xffefffff
 800565c:	fff7ffff 	.word	0xfff7ffff
 8005660:	ff9fffff 	.word	0xff9fffff

08005664 <UART_WaitOnFlagUntilTimeout>:
{
 8005664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005666:	4657      	mov	r7, sl
 8005668:	464e      	mov	r6, r9
 800566a:	4645      	mov	r5, r8
 800566c:	46de      	mov	lr, fp
 800566e:	b5e0      	push	{r5, r6, r7, lr}
 8005670:	0016      	movs	r6, r2
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005672:	000a      	movs	r2, r1
{
 8005674:	000d      	movs	r5, r1
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005676:	2140      	movs	r1, #64	; 0x40
 8005678:	3a40      	subs	r2, #64	; 0x40
 800567a:	438a      	bics	r2, r1
{
 800567c:	4699      	mov	r9, r3
 800567e:	4680      	mov	r8, r0
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005680:	4692      	mov	sl, r2
{
 8005682:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005684:	6803      	ldr	r3, [r0, #0]
 8005686:	e001      	b.n	800568c <UART_WaitOnFlagUntilTimeout+0x28>
    if (Timeout != HAL_MAX_DELAY)
 8005688:	1c7a      	adds	r2, r7, #1
 800568a:	d10d      	bne.n	80056a8 <UART_WaitOnFlagUntilTimeout+0x44>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800568c:	69dc      	ldr	r4, [r3, #28]
 800568e:	402c      	ands	r4, r5
 8005690:	1b64      	subs	r4, r4, r5
 8005692:	4262      	negs	r2, r4
 8005694:	4154      	adcs	r4, r2
 8005696:	42b4      	cmp	r4, r6
 8005698:	d0f6      	beq.n	8005688 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 800569a:	2000      	movs	r0, #0
}
 800569c:	bcf0      	pop	{r4, r5, r6, r7}
 800569e:	46bb      	mov	fp, r7
 80056a0:	46b2      	mov	sl, r6
 80056a2:	46a9      	mov	r9, r5
 80056a4:	46a0      	mov	r8, r4
 80056a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056a8:	f7fe fc0e 	bl	8003ec8 <HAL_GetTick>
 80056ac:	464b      	mov	r3, r9
 80056ae:	1ac0      	subs	r0, r0, r3
 80056b0:	42b8      	cmp	r0, r7
 80056b2:	d823      	bhi.n	80056fc <UART_WaitOnFlagUntilTimeout+0x98>
 80056b4:	2f00      	cmp	r7, #0
 80056b6:	d021      	beq.n	80056fc <UART_WaitOnFlagUntilTimeout+0x98>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056b8:	4643      	mov	r3, r8
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	0752      	lsls	r2, r2, #29
 80056c0:	d5e4      	bpl.n	800568c <UART_WaitOnFlagUntilTimeout+0x28>
 80056c2:	4652      	mov	r2, sl
 80056c4:	2a00      	cmp	r2, #0
 80056c6:	d0e1      	beq.n	800568c <UART_WaitOnFlagUntilTimeout+0x28>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056c8:	2408      	movs	r4, #8
 80056ca:	0021      	movs	r1, r4
 80056cc:	69da      	ldr	r2, [r3, #28]
 80056ce:	4011      	ands	r1, r2
 80056d0:	468b      	mov	fp, r1
 80056d2:	4214      	tst	r4, r2
 80056d4:	d114      	bne.n	8005700 <UART_WaitOnFlagUntilTimeout+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056d6:	2280      	movs	r2, #128	; 0x80
 80056d8:	69d9      	ldr	r1, [r3, #28]
 80056da:	0112      	lsls	r2, r2, #4
 80056dc:	4211      	tst	r1, r2
 80056de:	d0d5      	beq.n	800568c <UART_WaitOnFlagUntilTimeout+0x28>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056e0:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80056e2:	4640      	mov	r0, r8
 80056e4:	f7ff fcfc 	bl	80050e0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056e8:	2384      	movs	r3, #132	; 0x84
 80056ea:	2220      	movs	r2, #32
 80056ec:	4641      	mov	r1, r8
 80056ee:	50ca      	str	r2, [r1, r3]
          __HAL_UNLOCK(huart);
 80056f0:	4642      	mov	r2, r8
 80056f2:	4659      	mov	r1, fp
 80056f4:	3b0c      	subs	r3, #12
          return HAL_TIMEOUT;
 80056f6:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80056f8:	54d1      	strb	r1, [r2, r3]
          return HAL_TIMEOUT;
 80056fa:	e7cf      	b.n	800569c <UART_WaitOnFlagUntilTimeout+0x38>
        return HAL_TIMEOUT;
 80056fc:	2003      	movs	r0, #3
 80056fe:	e7cd      	b.n	800569c <UART_WaitOnFlagUntilTimeout+0x38>
          UART_EndRxTransfer(huart);
 8005700:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005702:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8005704:	f7ff fcec 	bl	80050e0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005708:	2384      	movs	r3, #132	; 0x84
 800570a:	4642      	mov	r2, r8
          __HAL_UNLOCK(huart);
 800570c:	4641      	mov	r1, r8
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800570e:	50d4      	str	r4, [r2, r3]
          __HAL_UNLOCK(huart);
 8005710:	2200      	movs	r2, #0
 8005712:	3b0c      	subs	r3, #12
          return HAL_ERROR;
 8005714:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 8005716:	54ca      	strb	r2, [r1, r3]
          return HAL_ERROR;
 8005718:	e7c0      	b.n	800569c <UART_WaitOnFlagUntilTimeout+0x38>
 800571a:	46c0      	nop			; (mov r8, r8)

0800571c <UART_CheckIdleState>:
{
 800571c:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800571e:	2384      	movs	r3, #132	; 0x84
 8005720:	2600      	movs	r6, #0
{
 8005722:	0004      	movs	r4, r0
 8005724:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005726:	50c6      	str	r6, [r0, r3]
  tickstart = HAL_GetTick();
 8005728:	f7fe fbce 	bl	8003ec8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800572c:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 800572e:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005730:	6811      	ldr	r1, [r2, #0]
 8005732:	070b      	lsls	r3, r1, #28
 8005734:	d40e      	bmi.n	8005754 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005736:	6813      	ldr	r3, [r2, #0]
 8005738:	075b      	lsls	r3, r3, #29
 800573a:	d41a      	bmi.n	8005772 <UART_CheckIdleState+0x56>
  huart->gState = HAL_UART_STATE_READY;
 800573c:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 800573e:	2280      	movs	r2, #128	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8005740:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005742:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005744:	2300      	movs	r3, #0
  return HAL_OK;
 8005746:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8005748:	3a08      	subs	r2, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800574a:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800574c:	6663      	str	r3, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 800574e:	54a3      	strb	r3, [r4, r2]
}
 8005750:	b002      	add	sp, #8
 8005752:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005754:	2180      	movs	r1, #128	; 0x80
 8005756:	4b24      	ldr	r3, [pc, #144]	; (80057e8 <UART_CheckIdleState+0xcc>)
 8005758:	2200      	movs	r2, #0
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	0389      	lsls	r1, r1, #14
 800575e:	0003      	movs	r3, r0
 8005760:	0020      	movs	r0, r4
 8005762:	f7ff ff7f 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 8005766:	2800      	cmp	r0, #0
 8005768:	d12c      	bne.n	80057c4 <UART_CheckIdleState+0xa8>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800576a:	6822      	ldr	r2, [r4, #0]
 800576c:	6813      	ldr	r3, [r2, #0]
 800576e:	075b      	lsls	r3, r3, #29
 8005770:	d5e4      	bpl.n	800573c <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005772:	2180      	movs	r1, #128	; 0x80
 8005774:	4b1c      	ldr	r3, [pc, #112]	; (80057e8 <UART_CheckIdleState+0xcc>)
 8005776:	2200      	movs	r2, #0
 8005778:	9300      	str	r3, [sp, #0]
 800577a:	0020      	movs	r0, r4
 800577c:	002b      	movs	r3, r5
 800577e:	03c9      	lsls	r1, r1, #15
 8005780:	f7ff ff70 	bl	8005664 <UART_WaitOnFlagUntilTimeout>
 8005784:	2800      	cmp	r0, #0
 8005786:	d0d9      	beq.n	800573c <UART_CheckIdleState+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005788:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800578c:	2201      	movs	r2, #1
 800578e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005792:	6821      	ldr	r1, [r4, #0]
 8005794:	4d15      	ldr	r5, [pc, #84]	; (80057ec <UART_CheckIdleState+0xd0>)
 8005796:	680b      	ldr	r3, [r1, #0]
 8005798:	402b      	ands	r3, r5
 800579a:	600b      	str	r3, [r1, #0]
 800579c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057a0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057a4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a8:	6821      	ldr	r1, [r4, #0]
 80057aa:	688b      	ldr	r3, [r1, #8]
 80057ac:	4393      	bics	r3, r2
 80057ae:	608b      	str	r3, [r1, #8]
 80057b0:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 80057b4:	2380      	movs	r3, #128	; 0x80
 80057b6:	321f      	adds	r2, #31
 80057b8:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 80057ba:	2200      	movs	r2, #0
 80057bc:	3b08      	subs	r3, #8
      return HAL_TIMEOUT;
 80057be:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80057c0:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 80057c2:	e7c5      	b.n	8005750 <UART_CheckIdleState+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057c4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057c8:	2301      	movs	r3, #1
 80057ca:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057ce:	2080      	movs	r0, #128	; 0x80
 80057d0:	6822      	ldr	r2, [r4, #0]
 80057d2:	6813      	ldr	r3, [r2, #0]
 80057d4:	4383      	bics	r3, r0
 80057d6:	6013      	str	r3, [r2, #0]
 80057d8:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80057dc:	2320      	movs	r3, #32
 80057de:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 80057e0:	3358      	adds	r3, #88	; 0x58
 80057e2:	54e6      	strb	r6, [r4, r3]
      return HAL_TIMEOUT;
 80057e4:	387d      	subs	r0, #125	; 0x7d
 80057e6:	e7b3      	b.n	8005750 <UART_CheckIdleState+0x34>
 80057e8:	01ffffff 	.word	0x01ffffff
 80057ec:	fffffedf 	.word	0xfffffedf

080057f0 <HAL_UART_Init>:
{
 80057f0:	b510      	push	{r4, lr}
 80057f2:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80057f4:	d022      	beq.n	800583c <HAL_UART_Init+0x4c>
  if (huart->gState == HAL_UART_STATE_RESET)
 80057f6:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d025      	beq.n	8005848 <HAL_UART_Init+0x58>
  huart->gState = HAL_UART_STATE_BUSY;
 80057fc:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80057fe:	2101      	movs	r1, #1
 8005800:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005802:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8005804:	6813      	ldr	r3, [r2, #0]
 8005806:	438b      	bics	r3, r1
 8005808:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800580a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800580c:	2b00      	cmp	r3, #0
 800580e:	d117      	bne.n	8005840 <HAL_UART_Init+0x50>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005810:	0020      	movs	r0, r4
 8005812:	f7ff fe0d 	bl	8005430 <UART_SetConfig>
 8005816:	2801      	cmp	r0, #1
 8005818:	d010      	beq.n	800583c <HAL_UART_Init+0x4c>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800581a:	6823      	ldr	r3, [r4, #0]
 800581c:	490d      	ldr	r1, [pc, #52]	; (8005854 <HAL_UART_Init+0x64>)
 800581e:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8005820:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8005822:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005824:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8005826:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005828:	689a      	ldr	r2, [r3, #8]
 800582a:	438a      	bics	r2, r1
 800582c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	3907      	subs	r1, #7
 8005832:	430a      	orrs	r2, r1
 8005834:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8005836:	f7ff ff71 	bl	800571c <UART_CheckIdleState>
}
 800583a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800583c:	2001      	movs	r0, #1
 800583e:	e7fc      	b.n	800583a <HAL_UART_Init+0x4a>
    UART_AdvFeatureConfig(huart);
 8005840:	0020      	movs	r0, r4
 8005842:	f7ff fea7 	bl	8005594 <UART_AdvFeatureConfig>
 8005846:	e7e3      	b.n	8005810 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8005848:	2278      	movs	r2, #120	; 0x78
 800584a:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 800584c:	f7fc fefa 	bl	8002644 <HAL_UART_MspInit>
 8005850:	e7d4      	b.n	80057fc <HAL_UART_Init+0xc>
 8005852:	46c0      	nop			; (mov r8, r8)
 8005854:	fffff7ff 	.word	0xfffff7ff

08005858 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8005858:	4770      	bx	lr
 800585a:	46c0      	nop			; (mov r8, r8)

0800585c <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800585c:	e7fe      	b.n	800585c <HardFault_Handler>
 800585e:	46c0      	nop			; (mov r8, r8)

08005860 <SVC_Handler>:
 8005860:	4770      	bx	lr
 8005862:	46c0      	nop			; (mov r8, r8)

08005864 <PendSV_Handler>:
 8005864:	4770      	bx	lr
 8005866:	46c0      	nop			; (mov r8, r8)

08005868 <SysTick_Handler>:
 8005868:	4770      	bx	lr
 800586a:	46c0      	nop			; (mov r8, r8)

0800586c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 800586c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 800586e:	4802      	ldr	r0, [pc, #8]	; (8005878 <ADC1_IRQHandler+0xc>)
 8005870:	f7fe fbe0 	bl	8004034 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8005874:	bd10      	pop	{r4, pc}
 8005876:	46c0      	nop			; (mov r8, r8)
 8005878:	20000458 	.word	0x20000458

0800587c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800587c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800587e:	4802      	ldr	r0, [pc, #8]	; (8005888 <TIM7_IRQHandler+0xc>)
 8005880:	f7ff faba 	bl	8004df8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005884:	bd10      	pop	{r4, pc}
 8005886:	46c0      	nop			; (mov r8, r8)
 8005888:	200005a4 	.word	0x200005a4

0800588c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800588c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800588e:	4802      	ldr	r0, [pc, #8]	; (8005898 <USART1_IRQHandler+0xc>)
 8005890:	f7ff fc66 	bl	8005160 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005894:	bd10      	pop	{r4, pc}
 8005896:	46c0      	nop			; (mov r8, r8)
 8005898:	20000498 	.word	0x20000498

0800589c <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800589c:	4770      	bx	lr
 800589e:	46c0      	nop			; (mov r8, r8)

080058a0 <__libc_init_array>:
 80058a0:	b570      	push	{r4, r5, r6, lr}
 80058a2:	4d0c      	ldr	r5, [pc, #48]	; (80058d4 <__libc_init_array+0x34>)
 80058a4:	4e0c      	ldr	r6, [pc, #48]	; (80058d8 <__libc_init_array+0x38>)
 80058a6:	1b76      	subs	r6, r6, r5
 80058a8:	10b6      	asrs	r6, r6, #2
 80058aa:	d005      	beq.n	80058b8 <__libc_init_array+0x18>
 80058ac:	2400      	movs	r4, #0
 80058ae:	cd08      	ldmia	r5!, {r3}
 80058b0:	3401      	adds	r4, #1
 80058b2:	4798      	blx	r3
 80058b4:	42a6      	cmp	r6, r4
 80058b6:	d1fa      	bne.n	80058ae <__libc_init_array+0xe>
 80058b8:	f000 f8ea 	bl	8005a90 <_init>
 80058bc:	4d07      	ldr	r5, [pc, #28]	; (80058dc <__libc_init_array+0x3c>)
 80058be:	4e08      	ldr	r6, [pc, #32]	; (80058e0 <__libc_init_array+0x40>)
 80058c0:	1b76      	subs	r6, r6, r5
 80058c2:	10b6      	asrs	r6, r6, #2
 80058c4:	d005      	beq.n	80058d2 <__libc_init_array+0x32>
 80058c6:	2400      	movs	r4, #0
 80058c8:	cd08      	ldmia	r5!, {r3}
 80058ca:	3401      	adds	r4, #1
 80058cc:	4798      	blx	r3
 80058ce:	42a6      	cmp	r6, r4
 80058d0:	d1fa      	bne.n	80058c8 <__libc_init_array+0x28>
 80058d2:	bd70      	pop	{r4, r5, r6, pc}
 80058d4:	08005e20 	.word	0x08005e20
 80058d8:	08005e20 	.word	0x08005e20
 80058dc:	08005e20 	.word	0x08005e20
 80058e0:	08005e28 	.word	0x08005e28

080058e4 <memset>:
 80058e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058e6:	0005      	movs	r5, r0
 80058e8:	0783      	lsls	r3, r0, #30
 80058ea:	d049      	beq.n	8005980 <memset+0x9c>
 80058ec:	1e54      	subs	r4, r2, #1
 80058ee:	2a00      	cmp	r2, #0
 80058f0:	d045      	beq.n	800597e <memset+0x9a>
 80058f2:	0003      	movs	r3, r0
 80058f4:	2603      	movs	r6, #3
 80058f6:	b2ca      	uxtb	r2, r1
 80058f8:	e002      	b.n	8005900 <memset+0x1c>
 80058fa:	3501      	adds	r5, #1
 80058fc:	3c01      	subs	r4, #1
 80058fe:	d33e      	bcc.n	800597e <memset+0x9a>
 8005900:	3301      	adds	r3, #1
 8005902:	702a      	strb	r2, [r5, #0]
 8005904:	4233      	tst	r3, r6
 8005906:	d1f8      	bne.n	80058fa <memset+0x16>
 8005908:	2c03      	cmp	r4, #3
 800590a:	d930      	bls.n	800596e <memset+0x8a>
 800590c:	22ff      	movs	r2, #255	; 0xff
 800590e:	400a      	ands	r2, r1
 8005910:	0215      	lsls	r5, r2, #8
 8005912:	4315      	orrs	r5, r2
 8005914:	042a      	lsls	r2, r5, #16
 8005916:	4315      	orrs	r5, r2
 8005918:	2c0f      	cmp	r4, #15
 800591a:	d934      	bls.n	8005986 <memset+0xa2>
 800591c:	0027      	movs	r7, r4
 800591e:	3f10      	subs	r7, #16
 8005920:	093f      	lsrs	r7, r7, #4
 8005922:	013e      	lsls	r6, r7, #4
 8005924:	46b4      	mov	ip, r6
 8005926:	001e      	movs	r6, r3
 8005928:	001a      	movs	r2, r3
 800592a:	3610      	adds	r6, #16
 800592c:	4466      	add	r6, ip
 800592e:	6015      	str	r5, [r2, #0]
 8005930:	6055      	str	r5, [r2, #4]
 8005932:	6095      	str	r5, [r2, #8]
 8005934:	60d5      	str	r5, [r2, #12]
 8005936:	3210      	adds	r2, #16
 8005938:	42b2      	cmp	r2, r6
 800593a:	d1f8      	bne.n	800592e <memset+0x4a>
 800593c:	3701      	adds	r7, #1
 800593e:	013f      	lsls	r7, r7, #4
 8005940:	19db      	adds	r3, r3, r7
 8005942:	270f      	movs	r7, #15
 8005944:	220c      	movs	r2, #12
 8005946:	4027      	ands	r7, r4
 8005948:	4022      	ands	r2, r4
 800594a:	003c      	movs	r4, r7
 800594c:	2a00      	cmp	r2, #0
 800594e:	d00e      	beq.n	800596e <memset+0x8a>
 8005950:	1f3e      	subs	r6, r7, #4
 8005952:	08b6      	lsrs	r6, r6, #2
 8005954:	00b4      	lsls	r4, r6, #2
 8005956:	46a4      	mov	ip, r4
 8005958:	001a      	movs	r2, r3
 800595a:	1d1c      	adds	r4, r3, #4
 800595c:	4464      	add	r4, ip
 800595e:	c220      	stmia	r2!, {r5}
 8005960:	42a2      	cmp	r2, r4
 8005962:	d1fc      	bne.n	800595e <memset+0x7a>
 8005964:	2403      	movs	r4, #3
 8005966:	3601      	adds	r6, #1
 8005968:	00b6      	lsls	r6, r6, #2
 800596a:	199b      	adds	r3, r3, r6
 800596c:	403c      	ands	r4, r7
 800596e:	2c00      	cmp	r4, #0
 8005970:	d005      	beq.n	800597e <memset+0x9a>
 8005972:	b2c9      	uxtb	r1, r1
 8005974:	191c      	adds	r4, r3, r4
 8005976:	7019      	strb	r1, [r3, #0]
 8005978:	3301      	adds	r3, #1
 800597a:	429c      	cmp	r4, r3
 800597c:	d1fb      	bne.n	8005976 <memset+0x92>
 800597e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005980:	0003      	movs	r3, r0
 8005982:	0014      	movs	r4, r2
 8005984:	e7c0      	b.n	8005908 <memset+0x24>
 8005986:	0027      	movs	r7, r4
 8005988:	e7e2      	b.n	8005950 <memset+0x6c>
 800598a:	46c0      	nop			; (mov r8, r8)

0800598c <register_fini>:
 800598c:	4b03      	ldr	r3, [pc, #12]	; (800599c <register_fini+0x10>)
 800598e:	b510      	push	{r4, lr}
 8005990:	2b00      	cmp	r3, #0
 8005992:	d002      	beq.n	800599a <register_fini+0xe>
 8005994:	4802      	ldr	r0, [pc, #8]	; (80059a0 <register_fini+0x14>)
 8005996:	f000 f805 	bl	80059a4 <atexit>
 800599a:	bd10      	pop	{r4, pc}
 800599c:	00000000 	.word	0x00000000
 80059a0:	080059b5 	.word	0x080059b5

080059a4 <atexit>:
 80059a4:	b510      	push	{r4, lr}
 80059a6:	0001      	movs	r1, r0
 80059a8:	2300      	movs	r3, #0
 80059aa:	2200      	movs	r2, #0
 80059ac:	2000      	movs	r0, #0
 80059ae:	f000 f819 	bl	80059e4 <__register_exitproc>
 80059b2:	bd10      	pop	{r4, pc}

080059b4 <__libc_fini_array>:
 80059b4:	b570      	push	{r4, r5, r6, lr}
 80059b6:	4d07      	ldr	r5, [pc, #28]	; (80059d4 <__libc_fini_array+0x20>)
 80059b8:	4c07      	ldr	r4, [pc, #28]	; (80059d8 <__libc_fini_array+0x24>)
 80059ba:	1b64      	subs	r4, r4, r5
 80059bc:	10a4      	asrs	r4, r4, #2
 80059be:	d005      	beq.n	80059cc <__libc_fini_array+0x18>
 80059c0:	3c01      	subs	r4, #1
 80059c2:	00a3      	lsls	r3, r4, #2
 80059c4:	58eb      	ldr	r3, [r5, r3]
 80059c6:	4798      	blx	r3
 80059c8:	2c00      	cmp	r4, #0
 80059ca:	d1f9      	bne.n	80059c0 <__libc_fini_array+0xc>
 80059cc:	f000 f866 	bl	8005a9c <_fini>
 80059d0:	bd70      	pop	{r4, r5, r6, pc}
 80059d2:	46c0      	nop			; (mov r8, r8)
 80059d4:	08005e28 	.word	0x08005e28
 80059d8:	08005e2c 	.word	0x08005e2c

080059dc <__retarget_lock_acquire_recursive>:
 80059dc:	4770      	bx	lr
 80059de:	46c0      	nop			; (mov r8, r8)

080059e0 <__retarget_lock_release_recursive>:
 80059e0:	4770      	bx	lr
 80059e2:	46c0      	nop			; (mov r8, r8)

080059e4 <__register_exitproc>:
 80059e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059e6:	46d6      	mov	lr, sl
 80059e8:	464f      	mov	r7, r9
 80059ea:	4646      	mov	r6, r8
 80059ec:	b5c0      	push	{r6, r7, lr}
 80059ee:	4f26      	ldr	r7, [pc, #152]	; (8005a88 <__register_exitproc+0xa4>)
 80059f0:	b082      	sub	sp, #8
 80059f2:	0006      	movs	r6, r0
 80059f4:	6838      	ldr	r0, [r7, #0]
 80059f6:	4692      	mov	sl, r2
 80059f8:	4698      	mov	r8, r3
 80059fa:	4689      	mov	r9, r1
 80059fc:	f7ff ffee 	bl	80059dc <__retarget_lock_acquire_recursive>
 8005a00:	4b22      	ldr	r3, [pc, #136]	; (8005a8c <__register_exitproc+0xa8>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	9301      	str	r3, [sp, #4]
 8005a06:	23a4      	movs	r3, #164	; 0xa4
 8005a08:	9a01      	ldr	r2, [sp, #4]
 8005a0a:	005b      	lsls	r3, r3, #1
 8005a0c:	58d5      	ldr	r5, [r2, r3]
 8005a0e:	2d00      	cmp	r5, #0
 8005a10:	d02e      	beq.n	8005a70 <__register_exitproc+0x8c>
 8005a12:	686c      	ldr	r4, [r5, #4]
 8005a14:	2c1f      	cmp	r4, #31
 8005a16:	dc30      	bgt.n	8005a7a <__register_exitproc+0x96>
 8005a18:	2e00      	cmp	r6, #0
 8005a1a:	d10f      	bne.n	8005a3c <__register_exitproc+0x58>
 8005a1c:	1c63      	adds	r3, r4, #1
 8005a1e:	606b      	str	r3, [r5, #4]
 8005a20:	464b      	mov	r3, r9
 8005a22:	3402      	adds	r4, #2
 8005a24:	00a4      	lsls	r4, r4, #2
 8005a26:	6838      	ldr	r0, [r7, #0]
 8005a28:	5163      	str	r3, [r4, r5]
 8005a2a:	f7ff ffd9 	bl	80059e0 <__retarget_lock_release_recursive>
 8005a2e:	2000      	movs	r0, #0
 8005a30:	b002      	add	sp, #8
 8005a32:	bce0      	pop	{r5, r6, r7}
 8005a34:	46ba      	mov	sl, r7
 8005a36:	46b1      	mov	r9, r6
 8005a38:	46a8      	mov	r8, r5
 8005a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a3c:	2288      	movs	r2, #136	; 0x88
 8005a3e:	4651      	mov	r1, sl
 8005a40:	0028      	movs	r0, r5
 8005a42:	00a3      	lsls	r3, r4, #2
 8005a44:	18eb      	adds	r3, r5, r3
 8005a46:	5099      	str	r1, [r3, r2]
 8005a48:	3a87      	subs	r2, #135	; 0x87
 8005a4a:	40a2      	lsls	r2, r4
 8005a4c:	3089      	adds	r0, #137	; 0x89
 8005a4e:	30ff      	adds	r0, #255	; 0xff
 8005a50:	6801      	ldr	r1, [r0, #0]
 8005a52:	4311      	orrs	r1, r2
 8005a54:	6001      	str	r1, [r0, #0]
 8005a56:	2184      	movs	r1, #132	; 0x84
 8005a58:	4640      	mov	r0, r8
 8005a5a:	0049      	lsls	r1, r1, #1
 8005a5c:	5058      	str	r0, [r3, r1]
 8005a5e:	2e02      	cmp	r6, #2
 8005a60:	d1dc      	bne.n	8005a1c <__register_exitproc+0x38>
 8005a62:	002b      	movs	r3, r5
 8005a64:	338d      	adds	r3, #141	; 0x8d
 8005a66:	33ff      	adds	r3, #255	; 0xff
 8005a68:	6819      	ldr	r1, [r3, #0]
 8005a6a:	430a      	orrs	r2, r1
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	e7d5      	b.n	8005a1c <__register_exitproc+0x38>
 8005a70:	0015      	movs	r5, r2
 8005a72:	354d      	adds	r5, #77	; 0x4d
 8005a74:	35ff      	adds	r5, #255	; 0xff
 8005a76:	50d5      	str	r5, [r2, r3]
 8005a78:	e7cb      	b.n	8005a12 <__register_exitproc+0x2e>
 8005a7a:	6838      	ldr	r0, [r7, #0]
 8005a7c:	f7ff ffb0 	bl	80059e0 <__retarget_lock_release_recursive>
 8005a80:	2001      	movs	r0, #1
 8005a82:	4240      	negs	r0, r0
 8005a84:	e7d4      	b.n	8005a30 <__register_exitproc+0x4c>
 8005a86:	46c0      	nop			; (mov r8, r8)
 8005a88:	20000438 	.word	0x20000438
 8005a8c:	08005e14 	.word	0x08005e14

08005a90 <_init>:
 8005a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a92:	46c0      	nop			; (mov r8, r8)
 8005a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a96:	bc08      	pop	{r3}
 8005a98:	469e      	mov	lr, r3
 8005a9a:	4770      	bx	lr

08005a9c <_fini>:
 8005a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a9e:	46c0      	nop			; (mov r8, r8)
 8005aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aa2:	bc08      	pop	{r3}
 8005aa4:	469e      	mov	lr, r3
 8005aa6:	4770      	bx	lr
