Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 27 07:56:34 2023
| Host         : lwj running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[15] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U0/clkdiv_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[10].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[11].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[12].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[13].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[14].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[15].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[16].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[1].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[2].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[3].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[4].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[5].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[6].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[7].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[8].fd/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/UUT/U2/genblk1[9].fd/Q_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.800        0.000                      0                   37        0.146        0.000                      0                   37        4.650        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.800        0.000                      0                   37        0.146        0.000                      0                   37        4.650        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.885ns (73.002%)  route 0.327ns (26.998%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.687 r  U0/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.687    U0/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.741 r  U0/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.741    U0/clkdiv_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.906 r  U0/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.906    U0/clkdiv_reg[16]_i_1_n_6
    SLICE_X2Y17          FDRE                                         r  U0/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.539    14.314    U0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  U0/clkdiv_reg[17]/C
                         clock pessimism              0.351    14.665    
                         clock uncertainty           -0.035    14.630    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.076    14.706    U0/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.882ns (72.935%)  route 0.327ns (27.065%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.687 r  U0/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.687    U0/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.741 r  U0/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.741    U0/clkdiv_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.795 r  U0/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.795    U0/clkdiv_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.903 r  U0/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.903    U0/clkdiv_reg[20]_i_1_n_7
    SLICE_X2Y18          FDRE                                         r  U0/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.538    14.313    U0/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  U0/clkdiv_reg[20]/C
                         clock pessimism              0.351    14.664    
                         clock uncertainty           -0.035    14.629    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.076    14.705    U0/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.871ns (72.687%)  route 0.327ns (27.313%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.687 r  U0/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.687    U0/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.741 r  U0/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.741    U0/clkdiv_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.892 r  U0/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.892    U0/clkdiv_reg[16]_i_1_n_4
    SLICE_X2Y17          FDRE                                         r  U0/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.539    14.314    U0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  U0/clkdiv_reg[19]/C
                         clock pessimism              0.351    14.665    
                         clock uncertainty           -0.035    14.630    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.076    14.706    U0/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.832ns (71.768%)  route 0.327ns (28.232%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.687 r  U0/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.687    U0/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.741 r  U0/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.741    U0/clkdiv_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     5.853 r  U0/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.853    U0/clkdiv_reg[16]_i_1_n_5
    SLICE_X2Y17          FDRE                                         r  U0/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.539    14.314    U0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  U0/clkdiv_reg[18]/C
                         clock pessimism              0.351    14.665    
                         clock uncertainty           -0.035    14.630    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.076    14.706    U0/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.855ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.831ns (71.743%)  route 0.327ns (28.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.687 r  U0/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.687    U0/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.852 r  U0/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.852    U0/clkdiv_reg[12]_i_1_n_6
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.540    14.315    U0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[13]/C
                         clock pessimism              0.351    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.076    14.707    U0/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  8.855    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.828ns (71.670%)  route 0.327ns (28.330%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.687 r  U0/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.687    U0/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.741 r  U0/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.741    U0/clkdiv_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.849 r  U0/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.849    U0/clkdiv_reg[16]_i_1_n_7
    SLICE_X2Y17          FDRE                                         r  U0/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.539    14.314    U0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  U0/clkdiv_reg[16]/C
                         clock pessimism              0.351    14.665    
                         clock uncertainty           -0.035    14.630    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.076    14.706    U0/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.817ns (71.398%)  route 0.327ns (28.602%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.687 r  U0/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.687    U0/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.838 r  U0/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.838    U0/clkdiv_reg[12]_i_1_n_4
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.540    14.315    U0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[15]/C
                         clock pessimism              0.351    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.076    14.707    U0/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.778ns (70.389%)  route 0.327ns (29.612%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.687 r  U0/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.687    U0/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     5.799 r  U0/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.799    U0/clkdiv_reg[12]_i_1_n_5
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.540    14.315    U0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[14]/C
                         clock pessimism              0.351    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.076    14.707    U0/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  8.908    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.777ns (70.362%)  route 0.327ns (29.638%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.798 r  U0/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.798    U0/clkdiv_reg[8]_i_1_n_6
    SLICE_X2Y15          FDRE                                         r  U0/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.541    14.316    U0/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  U0/clkdiv_reg[9]/C
                         clock pessimism              0.351    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.076    14.708    U0/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 U0/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.774ns (70.281%)  route 0.327ns (29.719%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.678     4.693    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.259     4.952 r  U0/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.327     5.280    U0/clkdiv_reg_n_0_[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.579 r  U0/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.579    U0/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.633 r  U0/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    U0/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.687 r  U0/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.687    U0/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.795 r  U0/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.795    U0/clkdiv_reg[12]_i_1_n_7
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.540    14.315    U0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[12]/C
                         clock pessimism              0.351    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.076    14.707    U0/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                  8.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U3/UUT/U2/genblk1[6].fd/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/UUT/U2/genblk1[5].fd/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.928%)  route 0.109ns (46.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.707     1.953    U3/UUT/U2/genblk1[6].fd/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  U3/UUT/U2/genblk1[6].fd/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.100     2.053 r  U3/UUT/U2/genblk1[6].fd/Q_reg_reg/Q
                         net (fo=2, routed)           0.109     2.162    U3/UUT/U2/genblk1[6].fd/p_0_in[5]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.028     2.190 r  U3/UUT/U2/genblk1[6].fd/Q_reg_i_1__4/O
                         net (fo=1, routed)           0.000     2.190    U3/UUT/U2/genblk1[5].fd/D_in_5
    SLICE_X3Y21          FDRE                                         r  U3/UUT/U2/genblk1[5].fd/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.945     2.430    U3/UUT/U2/genblk1[5].fd/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  U3/UUT/U2/genblk1[5].fd/Q_reg_reg/C
                         clock pessimism             -0.447     1.983    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.061     2.044    U3/UUT/U2/genblk1[5].fd/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U3/UUT/U2/genblk1[13].fd/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/UUT/U2/genblk1[12].fd/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.384%)  route 0.091ns (41.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.707     1.953    U3/UUT/U2/genblk1[13].fd/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  U3/UUT/U2/genblk1[13].fd/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.100     2.053 r  U3/UUT/U2/genblk1[13].fd/Q_reg_reg/Q
                         net (fo=2, routed)           0.091     2.144    U3/UUT/U2/genblk1[13].fd/p_0_in[0]
    SLICE_X4Y20          LUT3 (Prop_lut3_I0_O)        0.028     2.172 r  U3/UUT/U2/genblk1[13].fd/Q_reg_i_1__11/O
                         net (fo=1, routed)           0.000     2.172    U3/UUT/U2/genblk1[12].fd/D_in_12
    SLICE_X4Y20          FDRE                                         r  U3/UUT/U2/genblk1[12].fd/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.945     2.430    U3/UUT/U2/genblk1[12].fd/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  U3/UUT/U2/genblk1[12].fd/Q_reg_reg/C
                         clock pessimism             -0.466     1.964    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.060     2.024    U3/UUT/U2/genblk1[12].fd/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U3/UUT/U2/genblk1[16].fd/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/UUT/U2/genblk1[15].fd/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.146ns (60.639%)  route 0.095ns (39.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.707     1.953    U3/UUT/U2/genblk1[16].fd/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  U3/UUT/U2/genblk1[16].fd/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.118     2.071 r  U3/UUT/U2/genblk1[16].fd/Q_reg_reg/Q
                         net (fo=2, routed)           0.095     2.166    U3/UUT/U2/genblk1[16].fd/Q_reg_reg_0[0]
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.028     2.194 r  U3/UUT/U2/genblk1[16].fd/Q_reg_i_1__14/O
                         net (fo=1, routed)           0.000     2.194    U3/UUT/U2/genblk1[15].fd/D_in_15
    SLICE_X5Y20          FDRE                                         r  U3/UUT/U2/genblk1[15].fd/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.945     2.430    U3/UUT/U2/genblk1[15].fd/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  U3/UUT/U2/genblk1[15].fd/Q_reg_reg/C
                         clock pessimism             -0.465     1.965    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.061     2.026    U3/UUT/U2/genblk1[15].fd/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U3/UUT/U2/genblk1[4].fd/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/UUT/U2/genblk1[3].fd/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.043%)  route 0.123ns (48.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.707     1.953    U3/UUT/U2/genblk1[4].fd/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  U3/UUT/U2/genblk1[4].fd/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     2.053 r  U3/UUT/U2/genblk1[4].fd/Q_reg_reg/Q
                         net (fo=2, routed)           0.123     2.176    U3/UUT/U2/genblk1[4].fd/Q_reg_reg_0[0]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.028     2.204 r  U3/UUT/U2/genblk1[4].fd/Q_reg_i_1__2/O
                         net (fo=1, routed)           0.000     2.204    U3/UUT/U2/genblk1[3].fd/D_in_3
    SLICE_X3Y20          FDRE                                         r  U3/UUT/U2/genblk1[3].fd/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.946     2.431    U3/UUT/U2/genblk1[3].fd/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  U3/UUT/U2/genblk1[3].fd/Q_reg_reg/C
                         clock pessimism             -0.465     1.966    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.061     2.027    U3/UUT/U2/genblk1[3].fd/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U3/UUT/U2/genblk1[2].fd/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/UUT/U2/genblk1[1].fd/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.113%)  route 0.113ns (46.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.708     1.954    U3/UUT/U2/genblk1[2].fd/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  U3/UUT/U2/genblk1[2].fd/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.100     2.054 r  U3/UUT/U2/genblk1[2].fd/Q_reg_reg/Q
                         net (fo=2, routed)           0.113     2.167    U3/UUT/U2/genblk1[2].fd/p_0_in[1]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.028     2.195 r  U3/UUT/U2/genblk1[2].fd/Q_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.195    U3/UUT/U2/genblk1[1].fd/D_in_1
    SLICE_X3Y20          FDRE                                         r  U3/UUT/U2/genblk1[1].fd/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.946     2.431    U3/UUT/U2/genblk1[1].fd/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  U3/UUT/U2/genblk1[1].fd/Q_reg_reg/C
                         clock pessimism             -0.477     1.954    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.060     2.014    U3/UUT/U2/genblk1[1].fd/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U0/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.712     1.958    U0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.118     2.076 r  U0/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.107     2.183    U0/clkdiv_reg_n_0_[14]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.258 r  U0/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.258    U0/clkdiv_reg[12]_i_1_n_5
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.950     2.435    U0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  U0/clkdiv_reg[14]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.092     2.050    U0/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U0/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.713     1.959    U0/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  U0/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.118     2.077 r  U0/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.107     2.184    U0/clkdiv_reg_n_0_[10]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.259 r  U0/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.259    U0/clkdiv_reg[8]_i_1_n_5
    SLICE_X2Y15          FDRE                                         r  U0/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.951     2.436    U0/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  U0/clkdiv_reg[10]/C
                         clock pessimism             -0.477     1.959    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.092     2.051    U0/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U0/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.713     1.959    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.118     2.077 r  U0/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.107     2.184    U0/clkdiv_reg_n_0_[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.259 r  U0/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.259    U0/clkdiv_reg[0]_i_1_n_5
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.952     2.437    U0/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  U0/clkdiv_reg[2]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.092     2.051    U0/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U0/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.713     1.959    U0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  U0/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.118     2.077 r  U0/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.107     2.184    U0/clkdiv_reg_n_0_[6]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.259 r  U0/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.259    U0/clkdiv_reg[4]_i_1_n_5
    SLICE_X2Y14          FDRE                                         r  U0/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.952     2.437    U0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  U0/clkdiv_reg[6]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.092     2.051    U0/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U3/UUT/U2/genblk1[8].fd/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/UUT/U2/genblk1[7].fd/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.572%)  route 0.141ns (52.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.707     1.953    U3/UUT/U2/genblk1[8].fd/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  U3/UUT/U2/genblk1[8].fd/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.100     2.053 r  U3/UUT/U2/genblk1[8].fd/Q_reg_reg/Q
                         net (fo=2, routed)           0.141     2.194    U3/UUT/U2/genblk1[8].fd/Q_reg_reg_0[0]
    SLICE_X4Y20          LUT3 (Prop_lut3_I0_O)        0.028     2.222 r  U3/UUT/U2/genblk1[8].fd/Q_reg_i_1__6/O
                         net (fo=1, routed)           0.000     2.222    U3/UUT/U2/genblk1[7].fd/D_in_7
    SLICE_X4Y20          FDRE                                         r  U3/UUT/U2/genblk1[7].fd/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.945     2.430    U3/UUT/U2/genblk1[7].fd/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  U3/UUT/U2/genblk1[7].fd/Q_reg_reg/C
                         clock pessimism             -0.477     1.953    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.061     2.014    U3/UUT/U2/genblk1[7].fd/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y13    U0/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y15    U0/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y15    U0/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y16    U0/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y16    U0/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y16    U0/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y16    U0/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y17    U0/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y17    U0/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    U0/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    U0/clkdiv_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    U0/clkdiv_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    U0/clkdiv_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    U0/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    U0/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    U0/clkdiv_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    U0/clkdiv_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y18    U0/clkdiv_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y15    U0/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    U0/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    U0/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    U0/clkdiv_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y16    U0/clkdiv_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    U0/clkdiv_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    U0/clkdiv_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    U0/clkdiv_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y17    U0/clkdiv_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y18    U0/clkdiv_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y21    U3/UUT/U2/genblk1[0].fd/Q_reg_reg/C



