# word-divider-hardware-simulation
The **Word Divider Hardware Simulation** visually demonstrates binary division at the hardware level using registers, ALU, and a control unit (FSM). It shows how dividend, divisor, quotient, and remainder are processed step-by-step, making hardware-level division easy to understand and simulate.
