#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5639527db6e0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x563952835d50_0 .var "clk", 0 0;
v0x563952835df0_0 .var "reset", 0 0;
S_0x56395280aa40 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x5639527db6e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x563952835670_0 .net "clk", 0 0, v0x563952835d50_0;  1 drivers
v0x563952835730_0 .net "op_alu", 2 0, v0x563952834ea0_0;  1 drivers
v0x5639528357f0_0 .net "opcode", 5 0, L_0x563952847890;  1 drivers
v0x5639528358e0_0 .net "reset", 0 0, v0x563952835df0_0;  1 drivers
v0x563952835980_0 .net "s_inc", 0 0, v0x563952835090_0;  1 drivers
v0x563952835a70_0 .net "s_inm", 0 0, v0x563952835180_0;  1 drivers
v0x563952835b10_0 .net "we3", 0 0, v0x563952835270_0;  1 drivers
v0x563952835bb0_0 .net "wez", 0 0, v0x5639528353b0_0;  1 drivers
v0x563952835c50_0 .net "z", 0 0, v0x563952831770_0;  1 drivers
S_0x56395280a770 .scope module, "cam_dat" "cd" 3 8, 4 1 0, S_0x56395280aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s_inc";
    .port_info 3 /INPUT 1 "s_inm";
    .port_info 4 /INPUT 1 "we3";
    .port_info 5 /INPUT 1 "wez";
    .port_info 6 /INPUT 3 "op_alu";
    .port_info 7 /OUTPUT 1 "z";
    .port_info 8 /OUTPUT 6 "opcode";
v0x563952833ce0_0 .net "alu_mux", 7 0, v0x56395282f630_0;  1 drivers
v0x563952833df0_0 .net "aluffz", 0 0, L_0x563952847650;  1 drivers
v0x563952833f00_0 .net "clk", 0 0, v0x563952835d50_0;  alias, 1 drivers
v0x563952833fa0_0 .net "instruccion", 15 0, L_0x563952836080;  1 drivers
v0x563952834040_0 .net "mux_pc", 9 0, L_0x5639528462f0;  1 drivers
v0x563952834130_0 .net "op_alu", 2 0, v0x563952834ea0_0;  alias, 1 drivers
v0x5639528341d0_0 .net "opcode", 5 0, L_0x563952847890;  alias, 1 drivers
v0x563952834290_0 .net "rd1", 7 0, L_0x563952846a50;  1 drivers
v0x5639528343a0_0 .net "rd2", 7 0, L_0x563952847160;  1 drivers
v0x563952834460_0 .net "reset", 0 0, v0x563952835df0_0;  alias, 1 drivers
v0x563952834550_0 .net "s_inc", 0 0, v0x563952835090_0;  alias, 1 drivers
v0x5639528345f0_0 .net "s_inm", 0 0, v0x563952835180_0;  alias, 1 drivers
v0x563952834690_0 .net "salida_pc", 9 0, v0x563952833560_0;  1 drivers
v0x563952834730_0 .net "sum_mux", 9 0, L_0x563952836160;  1 drivers
v0x563952834820_0 .net "wd3", 7 0, L_0x5639528476c0;  1 drivers
v0x563952834930_0 .net "we3", 0 0, v0x563952835270_0;  alias, 1 drivers
v0x5639528349d0_0 .net "wez", 0 0, v0x5639528353b0_0;  alias, 1 drivers
v0x563952834a70_0 .net "z", 0 0, v0x563952831770_0;  alias, 1 drivers
L_0x5639528464d0 .part L_0x563952836080, 0, 10;
L_0x5639528472b0 .part L_0x563952836080, 8, 4;
L_0x5639528473e0 .part L_0x563952836080, 4, 4;
L_0x563952847480 .part L_0x563952836080, 0, 4;
L_0x5639528477f0 .part L_0x563952836080, 4, 8;
L_0x563952847890 .part L_0x563952836080, 10, 6;
S_0x5639527e5fd0 .scope module, "alu_cpu" "alu" 4 15, 5 1 0, S_0x56395280a770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_0x563952847650 .functor NOT 1, L_0x563952847520, C4<0>, C4<0>, C4<0>;
v0x5639527dc180_0 .net *"_ivl_3", 0 0, L_0x563952847520;  1 drivers
v0x5639527dc250_0 .net "a", 7 0, L_0x563952846a50;  alias, 1 drivers
v0x56395282f490_0 .net "b", 7 0, L_0x563952847160;  alias, 1 drivers
v0x56395282f550_0 .net "op_alu", 2 0, v0x563952834ea0_0;  alias, 1 drivers
v0x56395282f630_0 .var "s", 7 0;
v0x56395282f760_0 .net "y", 7 0, v0x56395282f630_0;  alias, 1 drivers
v0x56395282f840_0 .net "zero", 0 0, L_0x563952847650;  alias, 1 drivers
E_0x563952813ed0 .event edge, v0x56395282f550_0, v0x56395282f490_0, v0x5639527dc250_0;
L_0x563952847520 .reduce/or v0x56395282f630_0;
S_0x56395282f9a0 .scope module, "banco_registros" "regfile" 4 14, 6 4 0, S_0x56395280a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 8 "wd3";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
v0x56395282fce0_0 .net *"_ivl_0", 31 0, L_0x563952846570;  1 drivers
v0x56395282fde0_0 .net *"_ivl_10", 5 0, L_0x563952846840;  1 drivers
L_0x7f5870cb5138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56395282fec0_0 .net *"_ivl_13", 1 0, L_0x7f5870cb5138;  1 drivers
L_0x7f5870cb5180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56395282ff80_0 .net/2u *"_ivl_14", 7 0, L_0x7f5870cb5180;  1 drivers
v0x563952830060_0 .net *"_ivl_18", 31 0, L_0x563952846be0;  1 drivers
L_0x7f5870cb51c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563952830190_0 .net *"_ivl_21", 27 0, L_0x7f5870cb51c8;  1 drivers
L_0x7f5870cb5210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563952830270_0 .net/2u *"_ivl_22", 31 0, L_0x7f5870cb5210;  1 drivers
v0x563952830350_0 .net *"_ivl_24", 0 0, L_0x563952846d10;  1 drivers
v0x563952830410_0 .net *"_ivl_26", 7 0, L_0x563952846e50;  1 drivers
v0x5639528304f0_0 .net *"_ivl_28", 5 0, L_0x563952846f40;  1 drivers
L_0x7f5870cb50a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5639528305d0_0 .net *"_ivl_3", 27 0, L_0x7f5870cb50a8;  1 drivers
L_0x7f5870cb5258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5639528306b0_0 .net *"_ivl_31", 1 0, L_0x7f5870cb5258;  1 drivers
L_0x7f5870cb52a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563952830790_0 .net/2u *"_ivl_32", 7 0, L_0x7f5870cb52a0;  1 drivers
L_0x7f5870cb50f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563952830870_0 .net/2u *"_ivl_4", 31 0, L_0x7f5870cb50f0;  1 drivers
v0x563952830950_0 .net *"_ivl_6", 0 0, L_0x563952846660;  1 drivers
v0x563952830a10_0 .net *"_ivl_8", 7 0, L_0x5639528467a0;  1 drivers
v0x563952830af0_0 .net "clk", 0 0, v0x563952835d50_0;  alias, 1 drivers
v0x563952830bb0_0 .net "ra1", 3 0, L_0x5639528472b0;  1 drivers
v0x563952830c90_0 .net "ra2", 3 0, L_0x5639528473e0;  1 drivers
v0x563952830d70_0 .net "rd1", 7 0, L_0x563952846a50;  alias, 1 drivers
v0x563952830e30_0 .net "rd2", 7 0, L_0x563952847160;  alias, 1 drivers
v0x563952830ed0 .array "regb", 15 0, 7 0;
v0x563952830f70_0 .net "wa3", 3 0, L_0x563952847480;  1 drivers
v0x563952831050_0 .net "wd3", 7 0, L_0x5639528476c0;  alias, 1 drivers
v0x563952831130_0 .net "we3", 0 0, v0x563952835270_0;  alias, 1 drivers
E_0x563952815380 .event posedge, v0x563952830af0_0;
L_0x563952846570 .concat [ 4 28 0 0], L_0x5639528472b0, L_0x7f5870cb50a8;
L_0x563952846660 .cmp/ne 32, L_0x563952846570, L_0x7f5870cb50f0;
L_0x5639528467a0 .array/port v0x563952830ed0, L_0x563952846840;
L_0x563952846840 .concat [ 4 2 0 0], L_0x5639528472b0, L_0x7f5870cb5138;
L_0x563952846a50 .functor MUXZ 8, L_0x7f5870cb5180, L_0x5639528467a0, L_0x563952846660, C4<>;
L_0x563952846be0 .concat [ 4 28 0 0], L_0x5639528473e0, L_0x7f5870cb51c8;
L_0x563952846d10 .cmp/ne 32, L_0x563952846be0, L_0x7f5870cb5210;
L_0x563952846e50 .array/port v0x563952830ed0, L_0x563952846f40;
L_0x563952846f40 .concat [ 4 2 0 0], L_0x5639528473e0, L_0x7f5870cb5258;
L_0x563952847160 .functor MUXZ 8, L_0x7f5870cb52a0, L_0x563952846e50, L_0x563952846d10, C4<>;
S_0x5639528312f0 .scope module, "ffz" "ffd" 4 17, 6 61 0, S_0x56395280a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x5639528314a0_0 .net "carga", 0 0, v0x5639528353b0_0;  alias, 1 drivers
v0x563952831580_0 .net "clk", 0 0, v0x563952835d50_0;  alias, 1 drivers
v0x563952831670_0 .net "d", 0 0, L_0x563952847650;  alias, 1 drivers
v0x563952831770_0 .var "q", 0 0;
v0x563952831810_0 .net "reset", 0 0, v0x563952835df0_0;  alias, 1 drivers
E_0x5639528152c0 .event posedge, v0x563952831810_0, v0x563952830af0_0;
S_0x563952831960 .scope module, "memoria_prog" "memprog" 4 10, 7 3 0, S_0x56395280a770;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 16 "rd";
L_0x563952836080 .functor BUFZ 16, L_0x563952835eb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x563952831bb0_0 .net *"_ivl_0", 15 0, L_0x563952835eb0;  1 drivers
v0x563952831cb0_0 .net *"_ivl_2", 11 0, L_0x563952835f50;  1 drivers
L_0x7f5870cb5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563952831d90_0 .net *"_ivl_5", 1 0, L_0x7f5870cb5018;  1 drivers
v0x563952831e50_0 .net "a", 9 0, v0x563952833560_0;  alias, 1 drivers
v0x563952831f30_0 .net "clk", 0 0, v0x563952835d50_0;  alias, 1 drivers
v0x563952832070 .array "mem", 1023 0, 15 0;
v0x563952832130_0 .net "rd", 15 0, L_0x563952836080;  alias, 1 drivers
L_0x563952835eb0 .array/port v0x563952832070, L_0x563952835f50;
L_0x563952835f50 .concat [ 10 2 0 0], v0x563952833560_0, L_0x7f5870cb5018;
S_0x563952832290 .scope module, "mux_a" "mux2" 4 13, 6 50 0, S_0x56395280a770;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x5639528324c0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x563952832560_0 .net "d0", 9 0, L_0x5639528464d0;  1 drivers
v0x563952832640_0 .net "d1", 9 0, L_0x563952836160;  alias, 1 drivers
v0x563952832720_0 .net "s", 0 0, v0x563952835090_0;  alias, 1 drivers
v0x5639528327c0_0 .net "y", 9 0, L_0x5639528462f0;  alias, 1 drivers
L_0x5639528462f0 .functor MUXZ 10, L_0x5639528464d0, L_0x563952836160, v0x563952835090_0, C4<>;
S_0x563952832950 .scope module, "mux_b" "mux2" 4 16, 6 50 0, S_0x56395280a770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x563952832b30 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x563952832c70_0 .net "d0", 7 0, v0x56395282f630_0;  alias, 1 drivers
v0x563952832d80_0 .net "d1", 7 0, L_0x5639528477f0;  1 drivers
v0x563952832e40_0 .net "s", 0 0, v0x563952835180_0;  alias, 1 drivers
v0x563952832f10_0 .net "y", 7 0, L_0x5639528476c0;  alias, 1 drivers
L_0x5639528476c0 .functor MUXZ 8, v0x56395282f630_0, L_0x5639528477f0, v0x563952835180_0, C4<>;
S_0x563952833090 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x56395280a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x563952833270 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5639528333b0_0 .net "clk", 0 0, v0x563952835d50_0;  alias, 1 drivers
v0x563952833470_0 .net "d", 9 0, L_0x5639528462f0;  alias, 1 drivers
v0x563952833560_0 .var "q", 9 0;
v0x563952833660_0 .net "reset", 0 0, v0x563952835df0_0;  alias, 1 drivers
S_0x563952833780 .scope module, "sumador" "sum" 4 12, 6 30 0, S_0x56395280a770;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x5639528339d0_0 .net "a", 9 0, v0x563952833560_0;  alias, 1 drivers
L_0x7f5870cb5060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563952833b00_0 .net "b", 9 0, L_0x7f5870cb5060;  1 drivers
v0x563952833be0_0 .net "y", 9 0, L_0x563952836160;  alias, 1 drivers
L_0x563952836160 .arith/sum 10, v0x563952833560_0, L_0x7f5870cb5060;
S_0x563952834c20 .scope module, "uni_control" "uc" 3 9, 8 1 0, S_0x56395280aa40;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /OUTPUT 1 "s_inc";
    .port_info 3 /OUTPUT 1 "s_inm";
    .port_info 4 /OUTPUT 1 "we3";
    .port_info 5 /OUTPUT 1 "wez";
    .port_info 6 /OUTPUT 3 "op_alu";
v0x563952834ea0_0 .var "op_alu", 2 0;
v0x563952834fd0_0 .net "opcode", 5 0, L_0x563952847890;  alias, 1 drivers
v0x563952835090_0 .var "s_inc", 0 0;
v0x563952835180_0 .var "s_inm", 0 0;
v0x563952835270_0 .var "we3", 0 0;
v0x5639528353b0_0 .var "wez", 0 0;
v0x5639528354a0_0 .net "z", 0 0, v0x563952831770_0;  alias, 1 drivers
E_0x5639528155a0 .event edge, v0x5639528341d0_0;
    .scope S_0x563952831960;
T_0 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x563952832070 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x563952833090;
T_1 ;
    %wait E_0x5639528152c0;
    %load/vec4 v0x563952833660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563952833560_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563952833470_0;
    %assign/vec4 v0x563952833560_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56395282f9a0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x563952830ed0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56395282f9a0;
T_3 ;
    %wait E_0x563952815380;
    %load/vec4 v0x563952831130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563952831050_0;
    %load/vec4 v0x563952830f70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563952830ed0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5639527e5fd0;
T_4 ;
    %wait E_0x563952813ed0;
    %load/vec4 v0x56395282f550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x56395282f630_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5639527dc250_0;
    %store/vec4 v0x56395282f630_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5639527dc250_0;
    %inv;
    %store/vec4 v0x56395282f630_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5639527dc250_0;
    %load/vec4 v0x56395282f490_0;
    %add;
    %store/vec4 v0x56395282f630_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5639527dc250_0;
    %load/vec4 v0x56395282f490_0;
    %sub;
    %store/vec4 v0x56395282f630_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5639527dc250_0;
    %load/vec4 v0x56395282f490_0;
    %and;
    %store/vec4 v0x56395282f630_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5639527dc250_0;
    %load/vec4 v0x56395282f490_0;
    %or;
    %store/vec4 v0x56395282f630_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5639527dc250_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56395282f630_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x56395282f490_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56395282f630_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5639528312f0;
T_5 ;
    %wait E_0x5639528152c0;
    %load/vec4 v0x563952831810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563952831770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5639528314a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x563952831670_0;
    %assign/vec4 v0x563952831770_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563952834c20;
T_6 ;
    %wait E_0x5639528155a0;
    %load/vec4 v0x563952834fd0_0;
    %dup/vec4;
    %pushi/vec4 3, 3, 6;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 63, 3, 6;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.10 ;
    %load/vec4 v0x5639528354a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x5639528354a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v0x563952835090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639528353b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563952834ea0_0, 0, 3;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5639527db6e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835d50_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835d50_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5639527db6e0;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 8'b00000000, &A<v0x563952830ed0, 1> {0 0 0};
    %vpi_call 2 26 "$dumpvars", 8'b00000000, &A<v0x563952830ed0, 2> {0 0 0};
    %vpi_call 2 27 "$dumpvars", 8'b00000000, &A<v0x563952830ed0, 3> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563952835df0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563952835df0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5639527db6e0;
T_9 ;
    %delay 54000, 0;
    %vpi_call 2 38 "$write", "%d + %d = %d\012", &A<v0x563952830ed0, 1>, &A<v0x563952830ed0, 2>, &A<v0x563952830ed0, 3> {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
