// Generated by CIRCT e2b32a42e
module alu_imem_addr_width_p10(	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:2:3
  input  [31:0] rs1_i,	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:2:41
                rs2_i,	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:2:58
                pc_plus4_i,	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:2:75
                op_i,	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:2:97
  output [31:0] result_o,	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:2:114
  output [9:0]  jalr_addr_o,	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:2:134
  output        jump_now_o	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:2:157
);

  wire        _GEN;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:212:12
  wire        _GEN_0;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:209:12
  wire        _op_i_25;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:194:12
  wire        N156;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:193:12
  wire        N155;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:191:12
  wire        _GEN_1;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:189:12
  wire        _GEN_2;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:186:12
  wire        _op_i_27;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:183:12
  wire        _op_i_29;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:182:12
  wire        N122;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:181:12
  wire        _GEN_3;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:180:12
  wire        _GEN_4;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:174:12
  wire        _GEN_5;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:172:12
  wire        _GEN_6;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:170:12
  wire        _GEN_7;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:168:12
  wire        _GEN_8;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:166:12
  wire        _GEN_9;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:164:12
  wire        _GEN_10;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:162:12
  wire        _GEN_11;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:160:12
  wire        _GEN_12;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:158:12
  wire        _GEN_13;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:156:12
  wire        _GEN_14;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:154:12
  wire        _GEN_15;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:152:12
  wire        _GEN_16;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:150:12
  wire        _GEN_17;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:148:12
  wire        _GEN_18;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:146:12
  wire        _GEN_19;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:144:12
  wire        _GEN_20;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:142:12
  wire        _GEN_21;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:140:12
  wire        _GEN_22;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:138:12
  wire        _GEN_23;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:136:12
  wire        _GEN_24;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:134:12
  wire        _GEN_25;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:132:12
  wire        _GEN_26;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:130:12
  wire        _GEN_27;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:128:12
  wire        _GEN_28;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:126:12
  wire        _GEN_29;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:124:12
  wire        _GEN_30;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:122:12
  wire        _GEN_31;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:120:12
  wire        _GEN_32;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:118:12
  wire        _GEN_33;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:116:12
  wire        _GEN_34;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:114:12
  wire        _GEN_35;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:112:11
  wire        _GEN_36;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:110:11
  wire        N334;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:109:11
  wire        N335;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:108:11
  wire        N324;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:107:11
  wire        N325;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:104:11
  wire        _GEN_37;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:103:11
  wire        sign_ex_or_zero;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:102:11
  wire        sub_not_add;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:100:11
  wire [4:0]  _GEN_38;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:97:11
  wire [31:0] adder_input;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:93:11
  wire        _op_i_31;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:84:11
  wire        N295;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:71:11
  wire        _op_i_3;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:65:11
  wire        _op_i_6;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:63:11
  wire        _op_i_12;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:50:11
  wire [32:0] _GEN_39 = $signed($signed({sign_ex_or_zero, rs1_i}) >>> _GEN_38);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:13:10, :15:10, :97:11, :102:11
  wire        _GEN_40 = ~_op_i_6 & op_i[5];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:16:10, :17:10, :18:10, :63:11
  wire        _GEN_41 = op_i[4] & ~_op_i_3;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:19:10, :20:10, :21:10, :65:11
  wire        _GEN_42 = op_i[2] & op_i[1] & op_i[0];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:22:10, :23:11, :24:11, :25:11
  wire        _GEN_43 = ~_op_i_6 & ~(op_i[5]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:16:10, :17:10, :26:11, :27:11, :63:11
  wire        _GEN_44 = ~_op_i_31 & N122;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:28:11, :29:11, :84:11, :181:12
  wire        _GEN_45 = op_i[13] & ~_op_i_12;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:30:11, :31:11, :32:11, :50:11
  wire        N147 = ~_op_i_12 & ~_op_i_6;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:16:10, :31:11, :33:11, :50:11, :63:11
  wire        _GEN_46 = op_i[1] & op_i[0];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:23:11, :24:11, :34:11
  wire        N152 = ~(op_i[5]) & op_i[4] & ~_op_i_3 & ~(op_i[2]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:17:10, :19:10, :20:10, :22:10, :26:11, :35:11, :36:11, :65:11
  wire        N158 = ~_op_i_29 & N155;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:37:11, :38:11, :182:12, :191:12
  wire        N162 = _GEN_44 & N158;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:29:11, :38:11, :41:11
  wire        _GEN_47 = ~_op_i_27 & N156 & ~_op_i_25;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:39:11, :42:11, :43:11, :183:12, :193:12, :194:12
  wire        N163 = _GEN_47 & op_i[14];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:40:11, :43:11, :44:11
  wire        N165 = _GEN_41 & N295;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:21:10, :45:11, :71:11
  wire        N166 = N162 & N163;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:41:11, :44:11, :46:11
  wire        N167 = ~(op_i[13]) & ~_op_i_12 & _GEN_40 & N165;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:18:10, :30:11, :31:11, :45:11, :47:11, :48:11, :50:11
  wire        N175 = _GEN_45 & _GEN_40 & N165;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:18:10, :32:11, :45:11, :49:11
  assign _op_i_12 = op_i[12];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:50:11
  wire        N179 = _op_i_12 & ~_op_i_6;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:16:10, :50:11, :51:11, :63:11
  wire        N185 = op_i[13] & _op_i_12 & _GEN_40 & N165;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:18:10, :30:11, :45:11, :50:11, :52:11
  wire        N190 = ~(op_i[13]) & _op_i_12;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:30:11, :47:11, :50:11, :53:11
  wire        N191 = _GEN_47 & ~(op_i[14]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:40:11, :43:11, :54:11, :55:11
  wire        N193 = N162 & N191;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:41:11, :55:11, :56:11
  wire        N194 = N190 & _GEN_43 & N165;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:27:11, :45:11, :53:11, :57:11
  wire        N198 = N190 & _GEN_40 & N165;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:18:10, :45:11, :53:11, :58:11
  wire        N208 = ~_op_i_31 & op_i[30] & N158;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:28:11, :38:11, :59:11, :60:11, :84:11
  wire        N209 = N208 & N163;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:44:11, :60:11, :61:11
  wire        _GEN_48 = N208 & N191 & N167 & op_i[0];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:24:11, :48:11, :55:11, :60:11, :62:11
  assign _op_i_6 = op_i[6];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:63:11
  wire        _GEN_49 = _op_i_6 & op_i[5];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:17:10, :63:11, :64:11
  assign _op_i_3 = op_i[3];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:65:11
  wire        _GEN_50 = ~(op_i[4]) & _op_i_3;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:19:10, :65:11, :66:11, :67:11
  wire        _GEN_51 = rs1_i == rs2_i;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:68:11
  wire        _GEN_52 = rs1_i < rs2_i;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:69:11
  wire        _GEN_53 = $signed(rs1_i) < $signed(rs2_i);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:70:11
  assign N295 = ~(op_i[2]) & op_i[1];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:22:10, :23:11, :35:11, :71:11
  wire        _GEN_54 = ~(op_i[14]) & ~(op_i[13]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:30:11, :40:11, :47:11, :54:11, :72:11
  wire        _GEN_55 = op_i[14] & ~(op_i[13]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:30:11, :40:11, :47:11, :73:11
  wire        _GEN_56 = op_i[14] & op_i[13];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:30:11, :40:11, :74:11
  wire        N311 = ~(op_i[14]) & op_i[13];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:30:11, :40:11, :54:11, :75:11
  wire [31:0] _GEN_57 = {op_i[31:12], 12'h0};	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:12:15, :76:11, :77:11
  wire [33:0] _GEN_58 =
    {1'h0, rs1_i[31], rs1_i} + {1'h0, adder_input[31], adder_input}
    + {33'h0, sub_not_add};	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:10:15, :11:14, :78:11, :79:11, :80:11, :81:11, :82:11, :83:11, :93:11, :100:11
  assign _op_i_31 = op_i[31];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:84:11
  wire [31:0] _GEN_59 =
    _GEN_37 ? {{20{_op_i_31}}, op_i[31:20]} : ~_GEN_37 ? rs2_i : 32'h0;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:8:15, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :90:11, :103:11
  assign adder_input =
    sub_not_add
      ? {_GEN_35,
         _GEN_34,
         _GEN_33,
         _GEN_32,
         _GEN_31,
         _GEN_30,
         _GEN_29,
         _GEN_28,
         _GEN_27,
         _GEN_26,
         _GEN_25,
         _GEN_24,
         _GEN_23,
         _GEN_22,
         _GEN_21,
         _GEN_20,
         _GEN_19,
         _GEN_18,
         _GEN_17,
         _GEN_16,
         _GEN_15,
         _GEN_14,
         _GEN_13,
         _GEN_12,
         _GEN_11,
         _GEN_10,
         _GEN_9,
         _GEN_8,
         _GEN_7,
         _GEN_6,
         _GEN_5,
         _GEN_4}
      : _GEN_36 ? _GEN_59 : 32'h0;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:8:15, :90:11, :91:11, :92:11, :93:11, :100:11, :110:11, :112:11, :114:12, :116:12, :118:12, :120:12, :122:12, :124:12, :126:12, :128:12, :130:12, :132:12, :134:12, :136:12, :138:12, :140:12, :142:12, :144:12, :146:12, :148:12, :150:12, :152:12, :154:12, :156:12, :158:12, :160:12, :162:12, :164:12, :166:12, :168:12, :170:12, :172:12, :174:12
  assign _GEN_38 = _GEN_37 ? op_i[24:20] : ~_GEN_37 ? rs2_i[4:0] : 5'h0;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:7:14, :88:11, :94:11, :95:11, :96:11, :97:11, :103:11
  assign sub_not_add = ~_GEN_3 & (_GEN_2 | _GEN_1 | _GEN_48);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:62:11, :98:11, :99:11, :100:11, :180:12, :186:12, :189:12
  assign sign_ex_or_zero = ~_GEN_0 & _GEN & rs1_i[31];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:78:11, :101:11, :102:11, :209:12, :212:12
  assign _GEN_37 = N325 | N335;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:103:11, :104:11, :108:11
  assign N325 = ~N324;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:104:11, :107:11
  assign N324 =
    _op_i_6 | op_i[5] | ~(op_i[4]) | _op_i_3 | op_i[2] | ~(op_i[1]) | ~(op_i[0]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:17:10, :19:10, :22:10, :23:11, :24:11, :63:11, :65:11, :66:11, :105:11, :106:11, :107:11
  assign N335 = ~N334;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:108:11, :109:11
  assign N334 =
    ~_op_i_6 | ~(op_i[5]) | op_i[4] | _op_i_3 | ~(op_i[2]) | ~(op_i[1]) | ~(op_i[0]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:16:10, :17:10, :19:10, :22:10, :23:11, :24:11, :26:11, :35:11, :63:11, :65:11, :105:11, :106:11, :109:11
  assign _GEN_36 = ~sub_not_add;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:100:11, :110:11
  assign _GEN_35 = ~(_GEN_59[31]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :111:11, :112:11
  assign _GEN_34 = ~(_GEN_59[30]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :113:12, :114:12
  assign _GEN_33 = ~(_GEN_59[29]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :115:12, :116:12
  assign _GEN_32 = ~(_GEN_59[28]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :117:12, :118:12
  assign _GEN_31 = ~(_GEN_59[27]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :119:12, :120:12
  assign _GEN_30 = ~(_GEN_59[26]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :121:12, :122:12
  assign _GEN_29 = ~(_GEN_59[25]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :123:12, :124:12
  assign _GEN_28 = ~(_GEN_59[24]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :125:12, :126:12
  assign _GEN_27 = ~(_GEN_59[23]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :127:12, :128:12
  assign _GEN_26 = ~(_GEN_59[22]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :129:12, :130:12
  assign _GEN_25 = ~(_GEN_59[21]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :131:12, :132:12
  assign _GEN_24 = ~(_GEN_59[20]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :133:12, :134:12
  assign _GEN_23 = ~(_GEN_59[19]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :135:12, :136:12
  assign _GEN_22 = ~(_GEN_59[18]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :137:12, :138:12
  assign _GEN_21 = ~(_GEN_59[17]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :139:12, :140:12
  assign _GEN_20 = ~(_GEN_59[16]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :141:12, :142:12
  assign _GEN_19 = ~(_GEN_59[15]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :143:12, :144:12
  assign _GEN_18 = ~(_GEN_59[14]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :145:12, :146:12
  assign _GEN_17 = ~(_GEN_59[13]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :147:12, :148:12
  assign _GEN_16 = ~(_GEN_59[12]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :149:12, :150:12
  assign _GEN_15 = ~(_GEN_59[11]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :151:12, :152:12
  assign _GEN_14 = ~(_GEN_59[10]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :153:12, :154:12
  assign _GEN_13 = ~(_GEN_59[9]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :155:12, :156:12
  assign _GEN_12 = ~(_GEN_59[8]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :157:12, :158:12
  assign _GEN_11 = ~(_GEN_59[7]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :159:12, :160:12
  assign _GEN_10 = ~(_GEN_59[6]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :161:12, :162:12
  assign _GEN_9 = ~(_GEN_59[5]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :163:12, :164:12
  assign _GEN_8 = ~(_GEN_59[4]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :165:12, :166:12
  assign _GEN_7 = ~(_GEN_59[3]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :167:12, :168:12
  assign _GEN_6 = ~(_GEN_59[2]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :169:12, :170:12
  assign _GEN_5 = ~(_GEN_59[1]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :171:12, :172:12
  assign _GEN_4 = ~(_GEN_59[0]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:90:11, :173:12, :174:12
  assign _GEN_3 = _GEN_54 & N147 & N152 & _GEN_46 | N193 & N167 & op_i[0];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:24:11, :33:11, :34:11, :36:11, :48:11, :56:11, :72:11, :178:12, :179:12, :180:12
  assign N122 = ~(op_i[30]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:59:11, :181:12
  assign _op_i_29 = op_i[29];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:182:12
  assign _op_i_27 = op_i[27];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:183:12
  assign _GEN_2 = N311 & N147 & N152 & _GEN_46 | N193 & N175 & op_i[0];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:24:11, :33:11, :34:11, :36:11, :49:11, :56:11, :75:11, :184:12, :185:12, :186:12
  assign _GEN_1 = N311 & N179 & N152 & _GEN_46 | N193 & N185 & op_i[0];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:24:11, :34:11, :36:11, :51:11, :52:11, :56:11, :75:11, :187:12, :188:12, :189:12
  assign N155 = ~(op_i[28]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:190:12, :191:12
  assign N156 = ~(op_i[26]);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:192:12, :193:12
  assign _op_i_25 = op_i[25];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:194:12
  assign _GEN_0 = N166 & N194 & op_i[0] | N166 & N198 & op_i[0];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:24:11, :46:11, :57:11, :58:11, :207:12, :208:12, :209:12
  assign _GEN = N209 & N194 & op_i[0] | N209 & N198 & op_i[0];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:24:11, :57:11, :58:11, :61:11, :210:12, :211:12, :212:12
  wire        _GEN_60 = _GEN_54 & ~_op_i_12;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:31:11, :50:11, :72:11, :230:12
  assign result_o =
    _GEN_40 & _GEN_41 & _GEN_42
      ? _GEN_57
      : _GEN_43 & _GEN_41 & _GEN_42
          ? _GEN_57 + pc_plus4_i - 32'h4
          : _GEN_3
              ? _GEN_58[31:0]
              : _GEN_44 & ~_op_i_29 & op_i[28] & ~_op_i_27 & ~(op_i[14]) & _GEN_45
                & _GEN_40 & _GEN_50 & _GEN_42
                  ? rs1_i
                  : _GEN_2
                      ? {31'h0, _GEN_58[32]}
                      : _GEN_1
                          ? {31'h0, ~(_GEN_58[33])}
                          : _GEN_55 & N147 & N152 & _GEN_46 | N166 & N167 & op_i[0]
                              ? rs1_i ^ _GEN_59
                              : _GEN_56 & N147 & N152 & _GEN_46 | N166 & N175 & op_i[0]
                                  ? rs1_i | _GEN_59
                                  : _GEN_56 & N179 & N152 & _GEN_46 | N166 & N185
                                    & op_i[0]
                                      ? rs1_i & _GEN_59
                                      : N193 & N194 & op_i[0] | N193 & N198 & op_i[0]
                                          ? rs1_i << _GEN_38
                                          : _GEN_0 | _GEN
                                              ? _GEN_39[31:0]
                                              : _GEN_48
                                                  ? _GEN_58[31:0]
                                                  : _GEN_60 & _op_i_6 & op_i[5]
                                                    & ~(op_i[4]) & ~_op_i_3 & op_i[2]
                                                    & _GEN_46 | _GEN_49 & _GEN_50
                                                    & _GEN_42
                                                      ? pc_plus4_i
                                                      : 32'h0;	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:8:15, :9:15, :15:10, :17:10, :18:10, :19:10, :20:10, :21:10, :22:10, :24:11, :25:11, :27:11, :29:11, :32:11, :33:11, :34:11, :36:11, :37:11, :39:11, :40:11, :46:11, :48:11, :49:11, :51:11, :52:11, :54:11, :56:11, :57:11, :58:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :73:11, :74:11, :77:11, :83:11, :90:11, :97:11, :175:12, :176:12, :177:12, :180:12, :182:12, :183:12, :186:12, :189:12, :190:12, :195:12, :196:12, :197:12, :198:12, :199:12, :200:12, :201:12, :202:12, :203:12, :204:12, :205:12, :206:12, :209:12, :212:12, :213:12, :214:12, :218:12, :219:12, :220:12, :221:12, :222:12, :223:12, :224:12, :225:12, :227:12, :228:12, :229:12, :230:12, :231:12, :232:12, :233:12, :234:12, :235:12, :236:12, :237:12, :238:12, :239:12, :240:12, :241:12, :242:12, :243:12, :244:12, :245:12, :246:12, :259:5
  assign jalr_addr_o = _GEN_58[11:2];	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:83:11, :258:12, :259:5
  assign jump_now_o =
    _GEN_49 & ~(op_i[4]) & ~_op_i_3 & N295
    & (_GEN_60
         ? _GEN_51
         : _GEN_54 & _op_i_12
             ? ~_GEN_51
             : _GEN_55 & ~_op_i_12
                 ? _GEN_53
                 : _GEN_55 & _op_i_12
                     ? ~_GEN_53
                     : _GEN_56 & ~_op_i_12 ? _GEN_52 : _GEN_56 & _op_i_12 & ~_GEN_52);	// 12862_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_alu_imem_addr_width_p10.v.cleaned.mlir:19:10, :20:10, :31:11, :50:11, :64:11, :65:11, :66:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :215:12, :216:12, :217:12, :230:12, :247:12, :248:12, :249:12, :250:12, :251:12, :252:12, :253:12, :254:12, :255:12, :256:12, :257:12, :259:5
endmodule

