// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2104-2-e,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=16.299393,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=4692,HLS_SYN_FF=3706,HLS_SYN_LUT=134172,HLS_VERSION=2019_2}" *)

module myproject (
        inputs_V,
        layer8_out_0_V,
        layer8_out_1_V,
        layer8_out_2_V,
        ap_clk,
        ap_rst,
        inputs_V_ap_vld,
        ap_start,
        layer8_out_0_V_ap_vld,
        layer8_out_1_V_ap_vld,
        layer8_out_2_V_ap_vld,
        ap_done,
        ap_ready,
        ap_idle
);


input  [1823:0] inputs_V;
output  [31:0] layer8_out_0_V;
output  [31:0] layer8_out_1_V;
output  [31:0] layer8_out_2_V;
input   ap_clk;
input   ap_rst;
input   inputs_V_ap_vld;
input   ap_start;
output   layer8_out_0_V_ap_vld;
output   layer8_out_1_V_ap_vld;
output   layer8_out_2_V_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31;
wire    ap_channel_done_layer2_out_31_V;
wire    layer2_out_31_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_31_V;
wire    ap_sync_channel_write_layer2_out_31_V;
wire    ap_channel_done_layer2_out_30_V;
wire    layer2_out_30_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_30_V;
wire    ap_sync_channel_write_layer2_out_30_V;
wire    ap_channel_done_layer2_out_29_V;
wire    layer2_out_29_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_29_V;
wire    ap_sync_channel_write_layer2_out_29_V;
wire    ap_channel_done_layer2_out_28_V;
wire    layer2_out_28_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_28_V;
wire    ap_sync_channel_write_layer2_out_28_V;
wire    ap_channel_done_layer2_out_27_V;
wire    layer2_out_27_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_27_V;
wire    ap_sync_channel_write_layer2_out_27_V;
wire    ap_channel_done_layer2_out_26_V;
wire    layer2_out_26_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_26_V;
wire    ap_sync_channel_write_layer2_out_26_V;
wire    ap_channel_done_layer2_out_25_V;
wire    layer2_out_25_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_25_V;
wire    ap_sync_channel_write_layer2_out_25_V;
wire    ap_channel_done_layer2_out_24_V;
wire    layer2_out_24_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_24_V;
wire    ap_sync_channel_write_layer2_out_24_V;
wire    ap_channel_done_layer2_out_23_V;
wire    layer2_out_23_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_23_V;
wire    ap_sync_channel_write_layer2_out_23_V;
wire    ap_channel_done_layer2_out_22_V;
wire    layer2_out_22_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_22_V;
wire    ap_sync_channel_write_layer2_out_22_V;
wire    ap_channel_done_layer2_out_21_V;
wire    layer2_out_21_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_21_V;
wire    ap_sync_channel_write_layer2_out_21_V;
wire    ap_channel_done_layer2_out_20_V;
wire    layer2_out_20_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_20_V;
wire    ap_sync_channel_write_layer2_out_20_V;
wire    ap_channel_done_layer2_out_19_V;
wire    layer2_out_19_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_19_V;
wire    ap_sync_channel_write_layer2_out_19_V;
wire    ap_channel_done_layer2_out_18_V;
wire    layer2_out_18_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_18_V;
wire    ap_sync_channel_write_layer2_out_18_V;
wire    ap_channel_done_layer2_out_17_V;
wire    layer2_out_17_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_17_V;
wire    ap_sync_channel_write_layer2_out_17_V;
wire    ap_channel_done_layer2_out_16_V;
wire    layer2_out_16_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_16_V;
wire    ap_sync_channel_write_layer2_out_16_V;
wire    ap_channel_done_layer2_out_15_V;
wire    layer2_out_15_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_15_V;
wire    ap_sync_channel_write_layer2_out_15_V;
wire    ap_channel_done_layer2_out_14_V;
wire    layer2_out_14_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_14_V;
wire    ap_sync_channel_write_layer2_out_14_V;
wire    ap_channel_done_layer2_out_13_V;
wire    layer2_out_13_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_13_V;
wire    ap_sync_channel_write_layer2_out_13_V;
wire    ap_channel_done_layer2_out_12_V;
wire    layer2_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_12_V;
wire    ap_sync_channel_write_layer2_out_12_V;
wire    ap_channel_done_layer2_out_11_V;
wire    layer2_out_11_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_11_V;
wire    ap_sync_channel_write_layer2_out_11_V;
wire    ap_channel_done_layer2_out_10_V;
wire    layer2_out_10_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_10_V;
wire    ap_sync_channel_write_layer2_out_10_V;
wire    ap_channel_done_layer2_out_9_V;
wire    layer2_out_9_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_9_V;
wire    ap_sync_channel_write_layer2_out_9_V;
wire    ap_channel_done_layer2_out_8_V;
wire    layer2_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_8_V;
wire    ap_sync_channel_write_layer2_out_8_V;
wire    ap_channel_done_layer2_out_7_V;
wire    layer2_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_7_V;
wire    ap_sync_channel_write_layer2_out_7_V;
wire    ap_channel_done_layer2_out_6_V;
wire    layer2_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_6_V;
wire    ap_sync_channel_write_layer2_out_6_V;
wire    ap_channel_done_layer2_out_5_V;
wire    layer2_out_5_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_5_V;
wire    ap_sync_channel_write_layer2_out_5_V;
wire    ap_channel_done_layer2_out_4_V;
wire    layer2_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_4_V;
wire    ap_sync_channel_write_layer2_out_4_V;
wire    ap_channel_done_layer2_out_3_V;
wire    layer2_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_3_V;
wire    ap_sync_channel_write_layer2_out_3_V;
wire    ap_channel_done_layer2_out_2_V;
wire    layer2_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_2_V;
wire    ap_sync_channel_write_layer2_out_2_V;
wire    ap_channel_done_layer2_out_1_V;
wire    layer2_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_1_V;
wire    ap_sync_channel_write_layer2_out_1_V;
wire    ap_channel_done_layer2_out_0_V;
wire    layer2_out_0_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_0_V;
wire    ap_sync_channel_write_layer2_out_0_V;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31;
wire    ap_channel_done_layer4_out_31_V;
wire    layer4_out_31_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_31_V;
wire    ap_sync_channel_write_layer4_out_31_V;
wire    ap_channel_done_layer4_out_30_V;
wire    layer4_out_30_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_30_V;
wire    ap_sync_channel_write_layer4_out_30_V;
wire    ap_channel_done_layer4_out_29_V;
wire    layer4_out_29_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_29_V;
wire    ap_sync_channel_write_layer4_out_29_V;
wire    ap_channel_done_layer4_out_28_V;
wire    layer4_out_28_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_28_V;
wire    ap_sync_channel_write_layer4_out_28_V;
wire    ap_channel_done_layer4_out_27_V;
wire    layer4_out_27_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_27_V;
wire    ap_sync_channel_write_layer4_out_27_V;
wire    ap_channel_done_layer4_out_26_V;
wire    layer4_out_26_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_26_V;
wire    ap_sync_channel_write_layer4_out_26_V;
wire    ap_channel_done_layer4_out_25_V;
wire    layer4_out_25_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_25_V;
wire    ap_sync_channel_write_layer4_out_25_V;
wire    ap_channel_done_layer4_out_24_V;
wire    layer4_out_24_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_24_V;
wire    ap_sync_channel_write_layer4_out_24_V;
wire    ap_channel_done_layer4_out_23_V;
wire    layer4_out_23_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_23_V;
wire    ap_sync_channel_write_layer4_out_23_V;
wire    ap_channel_done_layer4_out_22_V;
wire    layer4_out_22_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_22_V;
wire    ap_sync_channel_write_layer4_out_22_V;
wire    ap_channel_done_layer4_out_21_V;
wire    layer4_out_21_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_21_V;
wire    ap_sync_channel_write_layer4_out_21_V;
wire    ap_channel_done_layer4_out_20_V;
wire    layer4_out_20_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_20_V;
wire    ap_sync_channel_write_layer4_out_20_V;
wire    ap_channel_done_layer4_out_19_V;
wire    layer4_out_19_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_19_V;
wire    ap_sync_channel_write_layer4_out_19_V;
wire    ap_channel_done_layer4_out_18_V;
wire    layer4_out_18_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_18_V;
wire    ap_sync_channel_write_layer4_out_18_V;
wire    ap_channel_done_layer4_out_17_V;
wire    layer4_out_17_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_17_V;
wire    ap_sync_channel_write_layer4_out_17_V;
wire    ap_channel_done_layer4_out_16_V;
wire    layer4_out_16_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_16_V;
wire    ap_sync_channel_write_layer4_out_16_V;
wire    ap_channel_done_layer4_out_15_V;
wire    layer4_out_15_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_15_V;
wire    ap_sync_channel_write_layer4_out_15_V;
wire    ap_channel_done_layer4_out_14_V;
wire    layer4_out_14_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_14_V;
wire    ap_sync_channel_write_layer4_out_14_V;
wire    ap_channel_done_layer4_out_13_V;
wire    layer4_out_13_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_13_V;
wire    ap_sync_channel_write_layer4_out_13_V;
wire    ap_channel_done_layer4_out_12_V;
wire    layer4_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_12_V;
wire    ap_sync_channel_write_layer4_out_12_V;
wire    ap_channel_done_layer4_out_11_V;
wire    layer4_out_11_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_11_V;
wire    ap_sync_channel_write_layer4_out_11_V;
wire    ap_channel_done_layer4_out_10_V;
wire    layer4_out_10_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_10_V;
wire    ap_sync_channel_write_layer4_out_10_V;
wire    ap_channel_done_layer4_out_9_V;
wire    layer4_out_9_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_9_V;
wire    ap_sync_channel_write_layer4_out_9_V;
wire    ap_channel_done_layer4_out_8_V;
wire    layer4_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_8_V;
wire    ap_sync_channel_write_layer4_out_8_V;
wire    ap_channel_done_layer4_out_7_V;
wire    layer4_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_7_V;
wire    ap_sync_channel_write_layer4_out_7_V;
wire    ap_channel_done_layer4_out_6_V;
wire    layer4_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_6_V;
wire    ap_sync_channel_write_layer4_out_6_V;
wire    ap_channel_done_layer4_out_5_V;
wire    layer4_out_5_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_5_V;
wire    ap_sync_channel_write_layer4_out_5_V;
wire    ap_channel_done_layer4_out_4_V;
wire    layer4_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_4_V;
wire    ap_sync_channel_write_layer4_out_4_V;
wire    ap_channel_done_layer4_out_3_V;
wire    layer4_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_3_V;
wire    ap_sync_channel_write_layer4_out_3_V;
wire    ap_channel_done_layer4_out_2_V;
wire    layer4_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_2_V;
wire    ap_sync_channel_write_layer4_out_2_V;
wire    ap_channel_done_layer4_out_1_V;
wire    layer4_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_1_V;
wire    ap_sync_channel_write_layer4_out_1_V;
wire    ap_channel_done_layer4_out_0_V;
wire    layer4_out_0_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_0_V;
wire    ap_sync_channel_write_layer4_out_0_V;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15;
wire    ap_channel_done_layer5_out_15_V;
wire    layer5_out_15_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_15_V;
wire    ap_sync_channel_write_layer5_out_15_V;
wire    ap_channel_done_layer5_out_14_V;
wire    layer5_out_14_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_14_V;
wire    ap_sync_channel_write_layer5_out_14_V;
wire    ap_channel_done_layer5_out_13_V;
wire    layer5_out_13_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_13_V;
wire    ap_sync_channel_write_layer5_out_13_V;
wire    ap_channel_done_layer5_out_12_V;
wire    layer5_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_12_V;
wire    ap_sync_channel_write_layer5_out_12_V;
wire    ap_channel_done_layer5_out_11_V;
wire    layer5_out_11_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_11_V;
wire    ap_sync_channel_write_layer5_out_11_V;
wire    ap_channel_done_layer5_out_10_V;
wire    layer5_out_10_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_10_V;
wire    ap_sync_channel_write_layer5_out_10_V;
wire    ap_channel_done_layer5_out_9_V;
wire    layer5_out_9_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_9_V;
wire    ap_sync_channel_write_layer5_out_9_V;
wire    ap_channel_done_layer5_out_8_V;
wire    layer5_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_8_V;
wire    ap_sync_channel_write_layer5_out_8_V;
wire    ap_channel_done_layer5_out_7_V;
wire    layer5_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_7_V;
wire    ap_sync_channel_write_layer5_out_7_V;
wire    ap_channel_done_layer5_out_6_V;
wire    layer5_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_6_V;
wire    ap_sync_channel_write_layer5_out_6_V;
wire    ap_channel_done_layer5_out_5_V;
wire    layer5_out_5_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_5_V;
wire    ap_sync_channel_write_layer5_out_5_V;
wire    ap_channel_done_layer5_out_4_V;
wire    layer5_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_4_V;
wire    ap_sync_channel_write_layer5_out_4_V;
wire    ap_channel_done_layer5_out_3_V;
wire    layer5_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_3_V;
wire    ap_sync_channel_write_layer5_out_3_V;
wire    ap_channel_done_layer5_out_2_V;
wire    layer5_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_2_V;
wire    ap_sync_channel_write_layer5_out_2_V;
wire    ap_channel_done_layer5_out_1_V;
wire    layer5_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_1_V;
wire    ap_sync_channel_write_layer5_out_1_V;
wire    ap_channel_done_layer5_out_0_V;
wire    layer5_out_0_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_0_V;
wire    ap_sync_channel_write_layer5_out_0_V;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15;
wire    ap_channel_done_layer7_out_15_V;
wire    layer7_out_15_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_15_V;
wire    ap_sync_channel_write_layer7_out_15_V;
wire    ap_channel_done_layer7_out_14_V;
wire    layer7_out_14_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_14_V;
wire    ap_sync_channel_write_layer7_out_14_V;
wire    ap_channel_done_layer7_out_13_V;
wire    layer7_out_13_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_13_V;
wire    ap_sync_channel_write_layer7_out_13_V;
wire    ap_channel_done_layer7_out_12_V;
wire    layer7_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_12_V;
wire    ap_sync_channel_write_layer7_out_12_V;
wire    ap_channel_done_layer7_out_11_V;
wire    layer7_out_11_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_11_V;
wire    ap_sync_channel_write_layer7_out_11_V;
wire    ap_channel_done_layer7_out_10_V;
wire    layer7_out_10_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_10_V;
wire    ap_sync_channel_write_layer7_out_10_V;
wire    ap_channel_done_layer7_out_9_V;
wire    layer7_out_9_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_9_V;
wire    ap_sync_channel_write_layer7_out_9_V;
wire    ap_channel_done_layer7_out_8_V;
wire    layer7_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_8_V;
wire    ap_sync_channel_write_layer7_out_8_V;
wire    ap_channel_done_layer7_out_7_V;
wire    layer7_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_7_V;
wire    ap_sync_channel_write_layer7_out_7_V;
wire    ap_channel_done_layer7_out_6_V;
wire    layer7_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_6_V;
wire    ap_sync_channel_write_layer7_out_6_V;
wire    ap_channel_done_layer7_out_5_V;
wire    layer7_out_5_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_5_V;
wire    ap_sync_channel_write_layer7_out_5_V;
wire    ap_channel_done_layer7_out_4_V;
wire    layer7_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_4_V;
wire    ap_sync_channel_write_layer7_out_4_V;
wire    ap_channel_done_layer7_out_3_V;
wire    layer7_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_3_V;
wire    ap_sync_channel_write_layer7_out_3_V;
wire    ap_channel_done_layer7_out_2_V;
wire    layer7_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_2_V;
wire    ap_sync_channel_write_layer7_out_2_V;
wire    ap_channel_done_layer7_out_1_V;
wire    layer7_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_1_V;
wire    ap_sync_channel_write_layer7_out_1_V;
wire    ap_channel_done_layer7_out_0_V;
wire    layer7_out_0_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_0_V;
wire    ap_sync_channel_write_layer7_out_0_V;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld;
wire    ap_sync_continue;
wire   [31:0] layer2_out_0_V_dout;
wire    layer2_out_0_V_empty_n;
wire   [31:0] layer2_out_1_V_dout;
wire    layer2_out_1_V_empty_n;
wire   [31:0] layer2_out_2_V_dout;
wire    layer2_out_2_V_empty_n;
wire   [31:0] layer2_out_3_V_dout;
wire    layer2_out_3_V_empty_n;
wire   [31:0] layer2_out_4_V_dout;
wire    layer2_out_4_V_empty_n;
wire   [31:0] layer2_out_5_V_dout;
wire    layer2_out_5_V_empty_n;
wire   [31:0] layer2_out_6_V_dout;
wire    layer2_out_6_V_empty_n;
wire   [31:0] layer2_out_7_V_dout;
wire    layer2_out_7_V_empty_n;
wire   [31:0] layer2_out_8_V_dout;
wire    layer2_out_8_V_empty_n;
wire   [31:0] layer2_out_9_V_dout;
wire    layer2_out_9_V_empty_n;
wire   [31:0] layer2_out_10_V_dout;
wire    layer2_out_10_V_empty_n;
wire   [31:0] layer2_out_11_V_dout;
wire    layer2_out_11_V_empty_n;
wire   [31:0] layer2_out_12_V_dout;
wire    layer2_out_12_V_empty_n;
wire   [31:0] layer2_out_13_V_dout;
wire    layer2_out_13_V_empty_n;
wire   [31:0] layer2_out_14_V_dout;
wire    layer2_out_14_V_empty_n;
wire   [31:0] layer2_out_15_V_dout;
wire    layer2_out_15_V_empty_n;
wire   [31:0] layer2_out_16_V_dout;
wire    layer2_out_16_V_empty_n;
wire   [31:0] layer2_out_17_V_dout;
wire    layer2_out_17_V_empty_n;
wire   [31:0] layer2_out_18_V_dout;
wire    layer2_out_18_V_empty_n;
wire   [31:0] layer2_out_19_V_dout;
wire    layer2_out_19_V_empty_n;
wire   [31:0] layer2_out_20_V_dout;
wire    layer2_out_20_V_empty_n;
wire   [31:0] layer2_out_21_V_dout;
wire    layer2_out_21_V_empty_n;
wire   [31:0] layer2_out_22_V_dout;
wire    layer2_out_22_V_empty_n;
wire   [31:0] layer2_out_23_V_dout;
wire    layer2_out_23_V_empty_n;
wire   [31:0] layer2_out_24_V_dout;
wire    layer2_out_24_V_empty_n;
wire   [31:0] layer2_out_25_V_dout;
wire    layer2_out_25_V_empty_n;
wire   [31:0] layer2_out_26_V_dout;
wire    layer2_out_26_V_empty_n;
wire   [31:0] layer2_out_27_V_dout;
wire    layer2_out_27_V_empty_n;
wire   [31:0] layer2_out_28_V_dout;
wire    layer2_out_28_V_empty_n;
wire   [31:0] layer2_out_29_V_dout;
wire    layer2_out_29_V_empty_n;
wire   [31:0] layer2_out_30_V_dout;
wire    layer2_out_30_V_empty_n;
wire   [31:0] layer2_out_31_V_dout;
wire    layer2_out_31_V_empty_n;
wire   [30:0] layer4_out_0_V_dout;
wire    layer4_out_0_V_empty_n;
wire   [30:0] layer4_out_1_V_dout;
wire    layer4_out_1_V_empty_n;
wire   [30:0] layer4_out_2_V_dout;
wire    layer4_out_2_V_empty_n;
wire   [30:0] layer4_out_3_V_dout;
wire    layer4_out_3_V_empty_n;
wire   [30:0] layer4_out_4_V_dout;
wire    layer4_out_4_V_empty_n;
wire   [30:0] layer4_out_5_V_dout;
wire    layer4_out_5_V_empty_n;
wire   [30:0] layer4_out_6_V_dout;
wire    layer4_out_6_V_empty_n;
wire   [30:0] layer4_out_7_V_dout;
wire    layer4_out_7_V_empty_n;
wire   [30:0] layer4_out_8_V_dout;
wire    layer4_out_8_V_empty_n;
wire   [30:0] layer4_out_9_V_dout;
wire    layer4_out_9_V_empty_n;
wire   [30:0] layer4_out_10_V_dout;
wire    layer4_out_10_V_empty_n;
wire   [30:0] layer4_out_11_V_dout;
wire    layer4_out_11_V_empty_n;
wire   [30:0] layer4_out_12_V_dout;
wire    layer4_out_12_V_empty_n;
wire   [30:0] layer4_out_13_V_dout;
wire    layer4_out_13_V_empty_n;
wire   [30:0] layer4_out_14_V_dout;
wire    layer4_out_14_V_empty_n;
wire   [30:0] layer4_out_15_V_dout;
wire    layer4_out_15_V_empty_n;
wire   [30:0] layer4_out_16_V_dout;
wire    layer4_out_16_V_empty_n;
wire   [30:0] layer4_out_17_V_dout;
wire    layer4_out_17_V_empty_n;
wire   [30:0] layer4_out_18_V_dout;
wire    layer4_out_18_V_empty_n;
wire   [30:0] layer4_out_19_V_dout;
wire    layer4_out_19_V_empty_n;
wire   [30:0] layer4_out_20_V_dout;
wire    layer4_out_20_V_empty_n;
wire   [30:0] layer4_out_21_V_dout;
wire    layer4_out_21_V_empty_n;
wire   [30:0] layer4_out_22_V_dout;
wire    layer4_out_22_V_empty_n;
wire   [30:0] layer4_out_23_V_dout;
wire    layer4_out_23_V_empty_n;
wire   [30:0] layer4_out_24_V_dout;
wire    layer4_out_24_V_empty_n;
wire   [30:0] layer4_out_25_V_dout;
wire    layer4_out_25_V_empty_n;
wire   [30:0] layer4_out_26_V_dout;
wire    layer4_out_26_V_empty_n;
wire   [30:0] layer4_out_27_V_dout;
wire    layer4_out_27_V_empty_n;
wire   [30:0] layer4_out_28_V_dout;
wire    layer4_out_28_V_empty_n;
wire   [30:0] layer4_out_29_V_dout;
wire    layer4_out_29_V_empty_n;
wire   [30:0] layer4_out_30_V_dout;
wire    layer4_out_30_V_empty_n;
wire   [30:0] layer4_out_31_V_dout;
wire    layer4_out_31_V_empty_n;
wire   [31:0] layer5_out_0_V_dout;
wire    layer5_out_0_V_empty_n;
wire   [31:0] layer5_out_1_V_dout;
wire    layer5_out_1_V_empty_n;
wire   [31:0] layer5_out_2_V_dout;
wire    layer5_out_2_V_empty_n;
wire   [31:0] layer5_out_3_V_dout;
wire    layer5_out_3_V_empty_n;
wire   [31:0] layer5_out_4_V_dout;
wire    layer5_out_4_V_empty_n;
wire   [31:0] layer5_out_5_V_dout;
wire    layer5_out_5_V_empty_n;
wire   [31:0] layer5_out_6_V_dout;
wire    layer5_out_6_V_empty_n;
wire   [31:0] layer5_out_7_V_dout;
wire    layer5_out_7_V_empty_n;
wire   [31:0] layer5_out_8_V_dout;
wire    layer5_out_8_V_empty_n;
wire   [31:0] layer5_out_9_V_dout;
wire    layer5_out_9_V_empty_n;
wire   [31:0] layer5_out_10_V_dout;
wire    layer5_out_10_V_empty_n;
wire   [31:0] layer5_out_11_V_dout;
wire    layer5_out_11_V_empty_n;
wire   [31:0] layer5_out_12_V_dout;
wire    layer5_out_12_V_empty_n;
wire   [31:0] layer5_out_13_V_dout;
wire    layer5_out_13_V_empty_n;
wire   [31:0] layer5_out_14_V_dout;
wire    layer5_out_14_V_empty_n;
wire   [31:0] layer5_out_15_V_dout;
wire    layer5_out_15_V_empty_n;
wire   [30:0] layer7_out_0_V_dout;
wire    layer7_out_0_V_empty_n;
wire   [30:0] layer7_out_1_V_dout;
wire    layer7_out_1_V_empty_n;
wire   [30:0] layer7_out_2_V_dout;
wire    layer7_out_2_V_empty_n;
wire   [30:0] layer7_out_3_V_dout;
wire    layer7_out_3_V_empty_n;
wire   [30:0] layer7_out_4_V_dout;
wire    layer7_out_4_V_empty_n;
wire   [30:0] layer7_out_5_V_dout;
wire    layer7_out_5_V_empty_n;
wire   [30:0] layer7_out_6_V_dout;
wire    layer7_out_6_V_empty_n;
wire   [30:0] layer7_out_7_V_dout;
wire    layer7_out_7_V_empty_n;
wire   [30:0] layer7_out_8_V_dout;
wire    layer7_out_8_V_empty_n;
wire   [30:0] layer7_out_9_V_dout;
wire    layer7_out_9_V_empty_n;
wire   [30:0] layer7_out_10_V_dout;
wire    layer7_out_10_V_empty_n;
wire   [30:0] layer7_out_11_V_dout;
wire    layer7_out_11_V_empty_n;
wire   [30:0] layer7_out_12_V_dout;
wire    layer7_out_12_V_empty_n;
wire   [30:0] layer7_out_13_V_dout;
wire    layer7_out_13_V_empty_n;
wire   [30:0] layer7_out_14_V_dout;
wire    layer7_out_14_V_empty_n;
wire   [30:0] layer7_out_15_V_dout;
wire    layer7_out_15_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_full_n;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_write;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_full_n;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_write;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_out_31_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_30_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_29_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_28_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_27_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_26_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_25_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_24_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_23_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_22_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_21_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_20_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_19_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_18_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_17_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_16_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_15_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_14_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_13_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_11_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_10_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_9_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_31_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_30_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_29_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_28_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_27_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_26_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_25_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_24_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_23_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_22_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_21_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_20_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_19_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_18_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_17_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_16_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_15_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_14_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_13_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_11_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_10_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_9_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_15_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_14_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_13_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_11_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_10_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_9_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_15_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_14_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_13_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_11_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_10_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_9_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_0_V = 1'b0;
end

dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start),
    .ap_done(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done),
    .ap_continue(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue),
    .ap_idle(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle),
    .ap_ready(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready),
    .data_V(inputs_V),
    .data_V_ap_vld(inputs_V_ap_vld),
    .ap_return_0(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0),
    .ap_return_1(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1),
    .ap_return_2(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2),
    .ap_return_3(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3),
    .ap_return_4(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4),
    .ap_return_5(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5),
    .ap_return_6(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6),
    .ap_return_7(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7),
    .ap_return_8(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8),
    .ap_return_9(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9),
    .ap_return_10(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10),
    .ap_return_11(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11),
    .ap_return_12(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12),
    .ap_return_13(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13),
    .ap_return_14(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14),
    .ap_return_15(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15),
    .ap_return_16(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16),
    .ap_return_17(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17),
    .ap_return_18(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18),
    .ap_return_19(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19),
    .ap_return_20(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20),
    .ap_return_21(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21),
    .ap_return_22(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22),
    .ap_return_23(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23),
    .ap_return_24(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24),
    .ap_return_25(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25),
    .ap_return_26(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26),
    .ap_return_27(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27),
    .ap_return_28(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28),
    .ap_return_29(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29),
    .ap_return_30(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30),
    .ap_return_31(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31)
);

relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start),
    .ap_done(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done),
    .ap_continue(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue),
    .ap_idle(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle),
    .ap_ready(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready),
    .data_0_V_read(layer2_out_0_V_dout),
    .data_1_V_read(layer2_out_1_V_dout),
    .data_2_V_read(layer2_out_2_V_dout),
    .data_3_V_read(layer2_out_3_V_dout),
    .data_4_V_read(layer2_out_4_V_dout),
    .data_5_V_read(layer2_out_5_V_dout),
    .data_6_V_read(layer2_out_6_V_dout),
    .data_7_V_read(layer2_out_7_V_dout),
    .data_8_V_read(layer2_out_8_V_dout),
    .data_9_V_read(layer2_out_9_V_dout),
    .data_10_V_read(layer2_out_10_V_dout),
    .data_11_V_read(layer2_out_11_V_dout),
    .data_12_V_read(layer2_out_12_V_dout),
    .data_13_V_read(layer2_out_13_V_dout),
    .data_14_V_read(layer2_out_14_V_dout),
    .data_15_V_read(layer2_out_15_V_dout),
    .data_16_V_read(layer2_out_16_V_dout),
    .data_17_V_read(layer2_out_17_V_dout),
    .data_18_V_read(layer2_out_18_V_dout),
    .data_19_V_read(layer2_out_19_V_dout),
    .data_20_V_read(layer2_out_20_V_dout),
    .data_21_V_read(layer2_out_21_V_dout),
    .data_22_V_read(layer2_out_22_V_dout),
    .data_23_V_read(layer2_out_23_V_dout),
    .data_24_V_read(layer2_out_24_V_dout),
    .data_25_V_read(layer2_out_25_V_dout),
    .data_26_V_read(layer2_out_26_V_dout),
    .data_27_V_read(layer2_out_27_V_dout),
    .data_28_V_read(layer2_out_28_V_dout),
    .data_29_V_read(layer2_out_29_V_dout),
    .data_30_V_read(layer2_out_30_V_dout),
    .data_31_V_read(layer2_out_31_V_dout),
    .ap_return_0(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15),
    .ap_return_16(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16),
    .ap_return_17(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17),
    .ap_return_18(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18),
    .ap_return_19(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19),
    .ap_return_20(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20),
    .ap_return_21(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21),
    .ap_return_22(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22),
    .ap_return_23(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23),
    .ap_return_24(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24),
    .ap_return_25(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25),
    .ap_return_26(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26),
    .ap_return_27(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27),
    .ap_return_28(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28),
    .ap_return_29(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29),
    .ap_return_30(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30),
    .ap_return_31(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31)
);

dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start),
    .ap_done(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done),
    .ap_continue(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue),
    .ap_idle(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle),
    .ap_ready(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready),
    .data_0_V_read(layer4_out_0_V_dout),
    .data_1_V_read(layer4_out_1_V_dout),
    .data_2_V_read(layer4_out_2_V_dout),
    .data_3_V_read(layer4_out_3_V_dout),
    .data_4_V_read(layer4_out_4_V_dout),
    .data_5_V_read(layer4_out_5_V_dout),
    .data_6_V_read(layer4_out_6_V_dout),
    .data_7_V_read(layer4_out_7_V_dout),
    .data_8_V_read(layer4_out_8_V_dout),
    .data_9_V_read(layer4_out_9_V_dout),
    .data_10_V_read(layer4_out_10_V_dout),
    .data_11_V_read(layer4_out_11_V_dout),
    .data_12_V_read(layer4_out_12_V_dout),
    .data_13_V_read(layer4_out_13_V_dout),
    .data_14_V_read(layer4_out_14_V_dout),
    .data_15_V_read(layer4_out_15_V_dout),
    .data_16_V_read(layer4_out_16_V_dout),
    .data_17_V_read(layer4_out_17_V_dout),
    .data_18_V_read(layer4_out_18_V_dout),
    .data_19_V_read(layer4_out_19_V_dout),
    .data_20_V_read(layer4_out_20_V_dout),
    .data_21_V_read(layer4_out_21_V_dout),
    .data_22_V_read(layer4_out_22_V_dout),
    .data_23_V_read(layer4_out_23_V_dout),
    .data_24_V_read(layer4_out_24_V_dout),
    .data_25_V_read(layer4_out_25_V_dout),
    .data_26_V_read(layer4_out_26_V_dout),
    .data_27_V_read(layer4_out_27_V_dout),
    .data_28_V_read(layer4_out_28_V_dout),
    .data_29_V_read(layer4_out_29_V_dout),
    .data_30_V_read(layer4_out_30_V_dout),
    .data_31_V_read(layer4_out_31_V_dout),
    .ap_return_0(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0),
    .ap_return_1(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1),
    .ap_return_2(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2),
    .ap_return_3(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3),
    .ap_return_4(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4),
    .ap_return_5(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5),
    .ap_return_6(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6),
    .ap_return_7(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7),
    .ap_return_8(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8),
    .ap_return_9(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9),
    .ap_return_10(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10),
    .ap_return_11(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11),
    .ap_return_12(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12),
    .ap_return_13(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13),
    .ap_return_14(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14),
    .ap_return_15(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15)
);

relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start),
    .ap_done(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done),
    .ap_continue(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue),
    .ap_idle(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle),
    .ap_ready(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready),
    .data_0_V_read(layer5_out_0_V_dout),
    .data_1_V_read(layer5_out_1_V_dout),
    .data_2_V_read(layer5_out_2_V_dout),
    .data_3_V_read(layer5_out_3_V_dout),
    .data_4_V_read(layer5_out_4_V_dout),
    .data_5_V_read(layer5_out_5_V_dout),
    .data_6_V_read(layer5_out_6_V_dout),
    .data_7_V_read(layer5_out_7_V_dout),
    .data_8_V_read(layer5_out_8_V_dout),
    .data_9_V_read(layer5_out_9_V_dout),
    .data_10_V_read(layer5_out_10_V_dout),
    .data_11_V_read(layer5_out_11_V_dout),
    .data_12_V_read(layer5_out_12_V_dout),
    .data_13_V_read(layer5_out_13_V_dout),
    .data_14_V_read(layer5_out_14_V_dout),
    .data_15_V_read(layer5_out_15_V_dout),
    .ap_return_0(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15)
);

dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start),
    .ap_done(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done),
    .ap_continue(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue),
    .ap_idle(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle),
    .ap_ready(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready),
    .data_0_V_read(layer7_out_0_V_dout),
    .data_1_V_read(layer7_out_1_V_dout),
    .data_2_V_read(layer7_out_2_V_dout),
    .data_3_V_read(layer7_out_3_V_dout),
    .data_4_V_read(layer7_out_4_V_dout),
    .data_5_V_read(layer7_out_5_V_dout),
    .data_6_V_read(layer7_out_6_V_dout),
    .data_7_V_read(layer7_out_7_V_dout),
    .data_8_V_read(layer7_out_8_V_dout),
    .data_9_V_read(layer7_out_9_V_dout),
    .data_10_V_read(layer7_out_10_V_dout),
    .data_11_V_read(layer7_out_11_V_dout),
    .data_12_V_read(layer7_out_12_V_dout),
    .data_13_V_read(layer7_out_13_V_dout),
    .data_14_V_read(layer7_out_14_V_dout),
    .data_15_V_read(layer7_out_15_V_dout),
    .res_0_V(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V),
    .res_0_V_ap_vld(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld),
    .res_1_V(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V),
    .res_1_V_ap_vld(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld),
    .res_2_V(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V),
    .res_2_V_ap_vld(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld)
);

fifo_w32_d2_A layer2_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0),
    .if_full_n(layer2_out_0_V_full_n),
    .if_write(ap_channel_done_layer2_out_0_V),
    .if_dout(layer2_out_0_V_dout),
    .if_empty_n(layer2_out_0_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1),
    .if_full_n(layer2_out_1_V_full_n),
    .if_write(ap_channel_done_layer2_out_1_V),
    .if_dout(layer2_out_1_V_dout),
    .if_empty_n(layer2_out_1_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2),
    .if_full_n(layer2_out_2_V_full_n),
    .if_write(ap_channel_done_layer2_out_2_V),
    .if_dout(layer2_out_2_V_dout),
    .if_empty_n(layer2_out_2_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3),
    .if_full_n(layer2_out_3_V_full_n),
    .if_write(ap_channel_done_layer2_out_3_V),
    .if_dout(layer2_out_3_V_dout),
    .if_empty_n(layer2_out_3_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4),
    .if_full_n(layer2_out_4_V_full_n),
    .if_write(ap_channel_done_layer2_out_4_V),
    .if_dout(layer2_out_4_V_dout),
    .if_empty_n(layer2_out_4_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5),
    .if_full_n(layer2_out_5_V_full_n),
    .if_write(ap_channel_done_layer2_out_5_V),
    .if_dout(layer2_out_5_V_dout),
    .if_empty_n(layer2_out_5_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6),
    .if_full_n(layer2_out_6_V_full_n),
    .if_write(ap_channel_done_layer2_out_6_V),
    .if_dout(layer2_out_6_V_dout),
    .if_empty_n(layer2_out_6_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7),
    .if_full_n(layer2_out_7_V_full_n),
    .if_write(ap_channel_done_layer2_out_7_V),
    .if_dout(layer2_out_7_V_dout),
    .if_empty_n(layer2_out_7_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8),
    .if_full_n(layer2_out_8_V_full_n),
    .if_write(ap_channel_done_layer2_out_8_V),
    .if_dout(layer2_out_8_V_dout),
    .if_empty_n(layer2_out_8_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9),
    .if_full_n(layer2_out_9_V_full_n),
    .if_write(ap_channel_done_layer2_out_9_V),
    .if_dout(layer2_out_9_V_dout),
    .if_empty_n(layer2_out_9_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10),
    .if_full_n(layer2_out_10_V_full_n),
    .if_write(ap_channel_done_layer2_out_10_V),
    .if_dout(layer2_out_10_V_dout),
    .if_empty_n(layer2_out_10_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11),
    .if_full_n(layer2_out_11_V_full_n),
    .if_write(ap_channel_done_layer2_out_11_V),
    .if_dout(layer2_out_11_V_dout),
    .if_empty_n(layer2_out_11_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12),
    .if_full_n(layer2_out_12_V_full_n),
    .if_write(ap_channel_done_layer2_out_12_V),
    .if_dout(layer2_out_12_V_dout),
    .if_empty_n(layer2_out_12_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13),
    .if_full_n(layer2_out_13_V_full_n),
    .if_write(ap_channel_done_layer2_out_13_V),
    .if_dout(layer2_out_13_V_dout),
    .if_empty_n(layer2_out_13_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14),
    .if_full_n(layer2_out_14_V_full_n),
    .if_write(ap_channel_done_layer2_out_14_V),
    .if_dout(layer2_out_14_V_dout),
    .if_empty_n(layer2_out_14_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15),
    .if_full_n(layer2_out_15_V_full_n),
    .if_write(ap_channel_done_layer2_out_15_V),
    .if_dout(layer2_out_15_V_dout),
    .if_empty_n(layer2_out_15_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16),
    .if_full_n(layer2_out_16_V_full_n),
    .if_write(ap_channel_done_layer2_out_16_V),
    .if_dout(layer2_out_16_V_dout),
    .if_empty_n(layer2_out_16_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17),
    .if_full_n(layer2_out_17_V_full_n),
    .if_write(ap_channel_done_layer2_out_17_V),
    .if_dout(layer2_out_17_V_dout),
    .if_empty_n(layer2_out_17_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18),
    .if_full_n(layer2_out_18_V_full_n),
    .if_write(ap_channel_done_layer2_out_18_V),
    .if_dout(layer2_out_18_V_dout),
    .if_empty_n(layer2_out_18_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19),
    .if_full_n(layer2_out_19_V_full_n),
    .if_write(ap_channel_done_layer2_out_19_V),
    .if_dout(layer2_out_19_V_dout),
    .if_empty_n(layer2_out_19_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20),
    .if_full_n(layer2_out_20_V_full_n),
    .if_write(ap_channel_done_layer2_out_20_V),
    .if_dout(layer2_out_20_V_dout),
    .if_empty_n(layer2_out_20_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21),
    .if_full_n(layer2_out_21_V_full_n),
    .if_write(ap_channel_done_layer2_out_21_V),
    .if_dout(layer2_out_21_V_dout),
    .if_empty_n(layer2_out_21_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22),
    .if_full_n(layer2_out_22_V_full_n),
    .if_write(ap_channel_done_layer2_out_22_V),
    .if_dout(layer2_out_22_V_dout),
    .if_empty_n(layer2_out_22_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23),
    .if_full_n(layer2_out_23_V_full_n),
    .if_write(ap_channel_done_layer2_out_23_V),
    .if_dout(layer2_out_23_V_dout),
    .if_empty_n(layer2_out_23_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24),
    .if_full_n(layer2_out_24_V_full_n),
    .if_write(ap_channel_done_layer2_out_24_V),
    .if_dout(layer2_out_24_V_dout),
    .if_empty_n(layer2_out_24_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25),
    .if_full_n(layer2_out_25_V_full_n),
    .if_write(ap_channel_done_layer2_out_25_V),
    .if_dout(layer2_out_25_V_dout),
    .if_empty_n(layer2_out_25_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26),
    .if_full_n(layer2_out_26_V_full_n),
    .if_write(ap_channel_done_layer2_out_26_V),
    .if_dout(layer2_out_26_V_dout),
    .if_empty_n(layer2_out_26_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27),
    .if_full_n(layer2_out_27_V_full_n),
    .if_write(ap_channel_done_layer2_out_27_V),
    .if_dout(layer2_out_27_V_dout),
    .if_empty_n(layer2_out_27_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28),
    .if_full_n(layer2_out_28_V_full_n),
    .if_write(ap_channel_done_layer2_out_28_V),
    .if_dout(layer2_out_28_V_dout),
    .if_empty_n(layer2_out_28_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29),
    .if_full_n(layer2_out_29_V_full_n),
    .if_write(ap_channel_done_layer2_out_29_V),
    .if_dout(layer2_out_29_V_dout),
    .if_empty_n(layer2_out_29_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30),
    .if_full_n(layer2_out_30_V_full_n),
    .if_write(ap_channel_done_layer2_out_30_V),
    .if_dout(layer2_out_30_V_dout),
    .if_empty_n(layer2_out_30_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w32_d2_A layer2_out_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31),
    .if_full_n(layer2_out_31_V_full_n),
    .if_write(ap_channel_done_layer2_out_31_V),
    .if_dout(layer2_out_31_V_dout),
    .if_empty_n(layer2_out_31_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0),
    .if_full_n(layer4_out_0_V_full_n),
    .if_write(ap_channel_done_layer4_out_0_V),
    .if_dout(layer4_out_0_V_dout),
    .if_empty_n(layer4_out_0_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1),
    .if_full_n(layer4_out_1_V_full_n),
    .if_write(ap_channel_done_layer4_out_1_V),
    .if_dout(layer4_out_1_V_dout),
    .if_empty_n(layer4_out_1_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2),
    .if_full_n(layer4_out_2_V_full_n),
    .if_write(ap_channel_done_layer4_out_2_V),
    .if_dout(layer4_out_2_V_dout),
    .if_empty_n(layer4_out_2_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3),
    .if_full_n(layer4_out_3_V_full_n),
    .if_write(ap_channel_done_layer4_out_3_V),
    .if_dout(layer4_out_3_V_dout),
    .if_empty_n(layer4_out_3_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4),
    .if_full_n(layer4_out_4_V_full_n),
    .if_write(ap_channel_done_layer4_out_4_V),
    .if_dout(layer4_out_4_V_dout),
    .if_empty_n(layer4_out_4_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5),
    .if_full_n(layer4_out_5_V_full_n),
    .if_write(ap_channel_done_layer4_out_5_V),
    .if_dout(layer4_out_5_V_dout),
    .if_empty_n(layer4_out_5_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6),
    .if_full_n(layer4_out_6_V_full_n),
    .if_write(ap_channel_done_layer4_out_6_V),
    .if_dout(layer4_out_6_V_dout),
    .if_empty_n(layer4_out_6_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7),
    .if_full_n(layer4_out_7_V_full_n),
    .if_write(ap_channel_done_layer4_out_7_V),
    .if_dout(layer4_out_7_V_dout),
    .if_empty_n(layer4_out_7_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8),
    .if_full_n(layer4_out_8_V_full_n),
    .if_write(ap_channel_done_layer4_out_8_V),
    .if_dout(layer4_out_8_V_dout),
    .if_empty_n(layer4_out_8_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9),
    .if_full_n(layer4_out_9_V_full_n),
    .if_write(ap_channel_done_layer4_out_9_V),
    .if_dout(layer4_out_9_V_dout),
    .if_empty_n(layer4_out_9_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10),
    .if_full_n(layer4_out_10_V_full_n),
    .if_write(ap_channel_done_layer4_out_10_V),
    .if_dout(layer4_out_10_V_dout),
    .if_empty_n(layer4_out_10_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11),
    .if_full_n(layer4_out_11_V_full_n),
    .if_write(ap_channel_done_layer4_out_11_V),
    .if_dout(layer4_out_11_V_dout),
    .if_empty_n(layer4_out_11_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12),
    .if_full_n(layer4_out_12_V_full_n),
    .if_write(ap_channel_done_layer4_out_12_V),
    .if_dout(layer4_out_12_V_dout),
    .if_empty_n(layer4_out_12_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13),
    .if_full_n(layer4_out_13_V_full_n),
    .if_write(ap_channel_done_layer4_out_13_V),
    .if_dout(layer4_out_13_V_dout),
    .if_empty_n(layer4_out_13_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14),
    .if_full_n(layer4_out_14_V_full_n),
    .if_write(ap_channel_done_layer4_out_14_V),
    .if_dout(layer4_out_14_V_dout),
    .if_empty_n(layer4_out_14_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15),
    .if_full_n(layer4_out_15_V_full_n),
    .if_write(ap_channel_done_layer4_out_15_V),
    .if_dout(layer4_out_15_V_dout),
    .if_empty_n(layer4_out_15_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16),
    .if_full_n(layer4_out_16_V_full_n),
    .if_write(ap_channel_done_layer4_out_16_V),
    .if_dout(layer4_out_16_V_dout),
    .if_empty_n(layer4_out_16_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17),
    .if_full_n(layer4_out_17_V_full_n),
    .if_write(ap_channel_done_layer4_out_17_V),
    .if_dout(layer4_out_17_V_dout),
    .if_empty_n(layer4_out_17_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18),
    .if_full_n(layer4_out_18_V_full_n),
    .if_write(ap_channel_done_layer4_out_18_V),
    .if_dout(layer4_out_18_V_dout),
    .if_empty_n(layer4_out_18_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19),
    .if_full_n(layer4_out_19_V_full_n),
    .if_write(ap_channel_done_layer4_out_19_V),
    .if_dout(layer4_out_19_V_dout),
    .if_empty_n(layer4_out_19_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20),
    .if_full_n(layer4_out_20_V_full_n),
    .if_write(ap_channel_done_layer4_out_20_V),
    .if_dout(layer4_out_20_V_dout),
    .if_empty_n(layer4_out_20_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21),
    .if_full_n(layer4_out_21_V_full_n),
    .if_write(ap_channel_done_layer4_out_21_V),
    .if_dout(layer4_out_21_V_dout),
    .if_empty_n(layer4_out_21_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22),
    .if_full_n(layer4_out_22_V_full_n),
    .if_write(ap_channel_done_layer4_out_22_V),
    .if_dout(layer4_out_22_V_dout),
    .if_empty_n(layer4_out_22_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23),
    .if_full_n(layer4_out_23_V_full_n),
    .if_write(ap_channel_done_layer4_out_23_V),
    .if_dout(layer4_out_23_V_dout),
    .if_empty_n(layer4_out_23_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24),
    .if_full_n(layer4_out_24_V_full_n),
    .if_write(ap_channel_done_layer4_out_24_V),
    .if_dout(layer4_out_24_V_dout),
    .if_empty_n(layer4_out_24_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25),
    .if_full_n(layer4_out_25_V_full_n),
    .if_write(ap_channel_done_layer4_out_25_V),
    .if_dout(layer4_out_25_V_dout),
    .if_empty_n(layer4_out_25_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26),
    .if_full_n(layer4_out_26_V_full_n),
    .if_write(ap_channel_done_layer4_out_26_V),
    .if_dout(layer4_out_26_V_dout),
    .if_empty_n(layer4_out_26_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27),
    .if_full_n(layer4_out_27_V_full_n),
    .if_write(ap_channel_done_layer4_out_27_V),
    .if_dout(layer4_out_27_V_dout),
    .if_empty_n(layer4_out_27_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28),
    .if_full_n(layer4_out_28_V_full_n),
    .if_write(ap_channel_done_layer4_out_28_V),
    .if_dout(layer4_out_28_V_dout),
    .if_empty_n(layer4_out_28_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29),
    .if_full_n(layer4_out_29_V_full_n),
    .if_write(ap_channel_done_layer4_out_29_V),
    .if_dout(layer4_out_29_V_dout),
    .if_empty_n(layer4_out_29_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30),
    .if_full_n(layer4_out_30_V_full_n),
    .if_write(ap_channel_done_layer4_out_30_V),
    .if_dout(layer4_out_30_V_dout),
    .if_empty_n(layer4_out_30_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w31_d2_A layer4_out_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31),
    .if_full_n(layer4_out_31_V_full_n),
    .if_write(ap_channel_done_layer4_out_31_V),
    .if_dout(layer4_out_31_V_dout),
    .if_empty_n(layer4_out_31_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0),
    .if_full_n(layer5_out_0_V_full_n),
    .if_write(ap_channel_done_layer5_out_0_V),
    .if_dout(layer5_out_0_V_dout),
    .if_empty_n(layer5_out_0_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1),
    .if_full_n(layer5_out_1_V_full_n),
    .if_write(ap_channel_done_layer5_out_1_V),
    .if_dout(layer5_out_1_V_dout),
    .if_empty_n(layer5_out_1_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2),
    .if_full_n(layer5_out_2_V_full_n),
    .if_write(ap_channel_done_layer5_out_2_V),
    .if_dout(layer5_out_2_V_dout),
    .if_empty_n(layer5_out_2_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3),
    .if_full_n(layer5_out_3_V_full_n),
    .if_write(ap_channel_done_layer5_out_3_V),
    .if_dout(layer5_out_3_V_dout),
    .if_empty_n(layer5_out_3_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4),
    .if_full_n(layer5_out_4_V_full_n),
    .if_write(ap_channel_done_layer5_out_4_V),
    .if_dout(layer5_out_4_V_dout),
    .if_empty_n(layer5_out_4_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5),
    .if_full_n(layer5_out_5_V_full_n),
    .if_write(ap_channel_done_layer5_out_5_V),
    .if_dout(layer5_out_5_V_dout),
    .if_empty_n(layer5_out_5_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6),
    .if_full_n(layer5_out_6_V_full_n),
    .if_write(ap_channel_done_layer5_out_6_V),
    .if_dout(layer5_out_6_V_dout),
    .if_empty_n(layer5_out_6_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7),
    .if_full_n(layer5_out_7_V_full_n),
    .if_write(ap_channel_done_layer5_out_7_V),
    .if_dout(layer5_out_7_V_dout),
    .if_empty_n(layer5_out_7_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8),
    .if_full_n(layer5_out_8_V_full_n),
    .if_write(ap_channel_done_layer5_out_8_V),
    .if_dout(layer5_out_8_V_dout),
    .if_empty_n(layer5_out_8_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9),
    .if_full_n(layer5_out_9_V_full_n),
    .if_write(ap_channel_done_layer5_out_9_V),
    .if_dout(layer5_out_9_V_dout),
    .if_empty_n(layer5_out_9_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10),
    .if_full_n(layer5_out_10_V_full_n),
    .if_write(ap_channel_done_layer5_out_10_V),
    .if_dout(layer5_out_10_V_dout),
    .if_empty_n(layer5_out_10_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11),
    .if_full_n(layer5_out_11_V_full_n),
    .if_write(ap_channel_done_layer5_out_11_V),
    .if_dout(layer5_out_11_V_dout),
    .if_empty_n(layer5_out_11_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12),
    .if_full_n(layer5_out_12_V_full_n),
    .if_write(ap_channel_done_layer5_out_12_V),
    .if_dout(layer5_out_12_V_dout),
    .if_empty_n(layer5_out_12_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13),
    .if_full_n(layer5_out_13_V_full_n),
    .if_write(ap_channel_done_layer5_out_13_V),
    .if_dout(layer5_out_13_V_dout),
    .if_empty_n(layer5_out_13_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14),
    .if_full_n(layer5_out_14_V_full_n),
    .if_write(ap_channel_done_layer5_out_14_V),
    .if_dout(layer5_out_14_V_dout),
    .if_empty_n(layer5_out_14_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w32_d2_A layer5_out_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15),
    .if_full_n(layer5_out_15_V_full_n),
    .if_write(ap_channel_done_layer5_out_15_V),
    .if_dout(layer5_out_15_V_dout),
    .if_empty_n(layer5_out_15_V_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0),
    .if_full_n(layer7_out_0_V_full_n),
    .if_write(ap_channel_done_layer7_out_0_V),
    .if_dout(layer7_out_0_V_dout),
    .if_empty_n(layer7_out_0_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1),
    .if_full_n(layer7_out_1_V_full_n),
    .if_write(ap_channel_done_layer7_out_1_V),
    .if_dout(layer7_out_1_V_dout),
    .if_empty_n(layer7_out_1_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2),
    .if_full_n(layer7_out_2_V_full_n),
    .if_write(ap_channel_done_layer7_out_2_V),
    .if_dout(layer7_out_2_V_dout),
    .if_empty_n(layer7_out_2_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3),
    .if_full_n(layer7_out_3_V_full_n),
    .if_write(ap_channel_done_layer7_out_3_V),
    .if_dout(layer7_out_3_V_dout),
    .if_empty_n(layer7_out_3_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4),
    .if_full_n(layer7_out_4_V_full_n),
    .if_write(ap_channel_done_layer7_out_4_V),
    .if_dout(layer7_out_4_V_dout),
    .if_empty_n(layer7_out_4_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5),
    .if_full_n(layer7_out_5_V_full_n),
    .if_write(ap_channel_done_layer7_out_5_V),
    .if_dout(layer7_out_5_V_dout),
    .if_empty_n(layer7_out_5_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6),
    .if_full_n(layer7_out_6_V_full_n),
    .if_write(ap_channel_done_layer7_out_6_V),
    .if_dout(layer7_out_6_V_dout),
    .if_empty_n(layer7_out_6_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7),
    .if_full_n(layer7_out_7_V_full_n),
    .if_write(ap_channel_done_layer7_out_7_V),
    .if_dout(layer7_out_7_V_dout),
    .if_empty_n(layer7_out_7_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8),
    .if_full_n(layer7_out_8_V_full_n),
    .if_write(ap_channel_done_layer7_out_8_V),
    .if_dout(layer7_out_8_V_dout),
    .if_empty_n(layer7_out_8_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9),
    .if_full_n(layer7_out_9_V_full_n),
    .if_write(ap_channel_done_layer7_out_9_V),
    .if_dout(layer7_out_9_V_dout),
    .if_empty_n(layer7_out_9_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10),
    .if_full_n(layer7_out_10_V_full_n),
    .if_write(ap_channel_done_layer7_out_10_V),
    .if_dout(layer7_out_10_V_dout),
    .if_empty_n(layer7_out_10_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11),
    .if_full_n(layer7_out_11_V_full_n),
    .if_write(ap_channel_done_layer7_out_11_V),
    .if_dout(layer7_out_11_V_dout),
    .if_empty_n(layer7_out_11_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12),
    .if_full_n(layer7_out_12_V_full_n),
    .if_write(ap_channel_done_layer7_out_12_V),
    .if_dout(layer7_out_12_V_dout),
    .if_empty_n(layer7_out_12_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13),
    .if_full_n(layer7_out_13_V_full_n),
    .if_write(ap_channel_done_layer7_out_13_V),
    .if_dout(layer7_out_13_V_dout),
    .if_empty_n(layer7_out_13_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14),
    .if_full_n(layer7_out_14_V_full_n),
    .if_write(ap_channel_done_layer7_out_14_V),
    .if_dout(layer7_out_14_V_dout),
    .if_empty_n(layer7_out_14_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

fifo_w31_d2_A layer7_out_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15),
    .if_full_n(layer7_out_15_V_full_n),
    .if_write(ap_channel_done_layer7_out_15_V),
    .if_dout(layer7_out_15_V_dout),
    .if_empty_n(layer7_out_15_V_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_0_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_0_V <= ap_sync_channel_write_layer2_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_10_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_10_V <= ap_sync_channel_write_layer2_out_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_11_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_11_V <= ap_sync_channel_write_layer2_out_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_12_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_12_V <= ap_sync_channel_write_layer2_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_13_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_13_V <= ap_sync_channel_write_layer2_out_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_14_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_14_V <= ap_sync_channel_write_layer2_out_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_15_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_15_V <= ap_sync_channel_write_layer2_out_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_16_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_16_V <= ap_sync_channel_write_layer2_out_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_17_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_17_V <= ap_sync_channel_write_layer2_out_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_18_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_18_V <= ap_sync_channel_write_layer2_out_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_19_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_19_V <= ap_sync_channel_write_layer2_out_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_1_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_1_V <= ap_sync_channel_write_layer2_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_20_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_20_V <= ap_sync_channel_write_layer2_out_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_21_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_21_V <= ap_sync_channel_write_layer2_out_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_22_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_22_V <= ap_sync_channel_write_layer2_out_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_23_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_23_V <= ap_sync_channel_write_layer2_out_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_24_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_24_V <= ap_sync_channel_write_layer2_out_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_25_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_25_V <= ap_sync_channel_write_layer2_out_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_26_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_26_V <= ap_sync_channel_write_layer2_out_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_27_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_27_V <= ap_sync_channel_write_layer2_out_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_28_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_28_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_28_V <= ap_sync_channel_write_layer2_out_28_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_29_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_29_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_29_V <= ap_sync_channel_write_layer2_out_29_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_2_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_2_V <= ap_sync_channel_write_layer2_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_30_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_30_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_30_V <= ap_sync_channel_write_layer2_out_30_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_31_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_31_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_31_V <= ap_sync_channel_write_layer2_out_31_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_3_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_3_V <= ap_sync_channel_write_layer2_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_4_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_4_V <= ap_sync_channel_write_layer2_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_5_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_5_V <= ap_sync_channel_write_layer2_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_6_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_6_V <= ap_sync_channel_write_layer2_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_7_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_7_V <= ap_sync_channel_write_layer2_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_8_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_8_V <= ap_sync_channel_write_layer2_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_9_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_9_V <= ap_sync_channel_write_layer2_out_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_0_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_0_V <= ap_sync_channel_write_layer4_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_10_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_10_V <= ap_sync_channel_write_layer4_out_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_11_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_11_V <= ap_sync_channel_write_layer4_out_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_12_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_12_V <= ap_sync_channel_write_layer4_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_13_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_13_V <= ap_sync_channel_write_layer4_out_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_14_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_14_V <= ap_sync_channel_write_layer4_out_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_15_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_15_V <= ap_sync_channel_write_layer4_out_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_16_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_16_V <= ap_sync_channel_write_layer4_out_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_17_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_17_V <= ap_sync_channel_write_layer4_out_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_18_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_18_V <= ap_sync_channel_write_layer4_out_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_19_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_19_V <= ap_sync_channel_write_layer4_out_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_1_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_1_V <= ap_sync_channel_write_layer4_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_20_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_20_V <= ap_sync_channel_write_layer4_out_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_21_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_21_V <= ap_sync_channel_write_layer4_out_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_22_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_22_V <= ap_sync_channel_write_layer4_out_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_23_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_23_V <= ap_sync_channel_write_layer4_out_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_24_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_24_V <= ap_sync_channel_write_layer4_out_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_25_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_25_V <= ap_sync_channel_write_layer4_out_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_26_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_26_V <= ap_sync_channel_write_layer4_out_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_27_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_27_V <= ap_sync_channel_write_layer4_out_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_28_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_28_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_28_V <= ap_sync_channel_write_layer4_out_28_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_29_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_29_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_29_V <= ap_sync_channel_write_layer4_out_29_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_2_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_2_V <= ap_sync_channel_write_layer4_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_30_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_30_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_30_V <= ap_sync_channel_write_layer4_out_30_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_31_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_31_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_31_V <= ap_sync_channel_write_layer4_out_31_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_3_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_3_V <= ap_sync_channel_write_layer4_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_4_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_4_V <= ap_sync_channel_write_layer4_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_5_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_5_V <= ap_sync_channel_write_layer4_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_6_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_6_V <= ap_sync_channel_write_layer4_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_7_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_7_V <= ap_sync_channel_write_layer4_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_8_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_8_V <= ap_sync_channel_write_layer4_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_9_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_9_V <= ap_sync_channel_write_layer4_out_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_0_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_0_V <= ap_sync_channel_write_layer5_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_10_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_10_V <= ap_sync_channel_write_layer5_out_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_11_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_11_V <= ap_sync_channel_write_layer5_out_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_12_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_12_V <= ap_sync_channel_write_layer5_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_13_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_13_V <= ap_sync_channel_write_layer5_out_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_14_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_14_V <= ap_sync_channel_write_layer5_out_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_15_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_15_V <= ap_sync_channel_write_layer5_out_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_1_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_1_V <= ap_sync_channel_write_layer5_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_2_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_2_V <= ap_sync_channel_write_layer5_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_3_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_3_V <= ap_sync_channel_write_layer5_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_4_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_4_V <= ap_sync_channel_write_layer5_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_5_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_5_V <= ap_sync_channel_write_layer5_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_6_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_6_V <= ap_sync_channel_write_layer5_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_7_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_7_V <= ap_sync_channel_write_layer5_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_8_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_8_V <= ap_sync_channel_write_layer5_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_9_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_9_V <= ap_sync_channel_write_layer5_out_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_0_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_0_V <= ap_sync_channel_write_layer7_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_10_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_10_V <= ap_sync_channel_write_layer7_out_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_11_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_11_V <= ap_sync_channel_write_layer7_out_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_12_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_12_V <= ap_sync_channel_write_layer7_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_13_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_13_V <= ap_sync_channel_write_layer7_out_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_14_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_14_V <= ap_sync_channel_write_layer7_out_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_15_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_15_V <= ap_sync_channel_write_layer7_out_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_1_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_1_V <= ap_sync_channel_write_layer7_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_2_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_2_V <= ap_sync_channel_write_layer7_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_3_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_3_V <= ap_sync_channel_write_layer7_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_4_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_4_V <= ap_sync_channel_write_layer7_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_5_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_5_V <= ap_sync_channel_write_layer7_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_6_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_6_V <= ap_sync_channel_write_layer7_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_7_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_7_V <= ap_sync_channel_write_layer7_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_8_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_8_V <= ap_sync_channel_write_layer7_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_9_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_9_V <= ap_sync_channel_write_layer7_out_9_V;
        end
    end
end

assign ap_channel_done_layer2_out_0_V = ((ap_sync_reg_channel_write_layer2_out_0_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_10_V = ((ap_sync_reg_channel_write_layer2_out_10_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_11_V = ((ap_sync_reg_channel_write_layer2_out_11_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_12_V = ((ap_sync_reg_channel_write_layer2_out_12_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_13_V = ((ap_sync_reg_channel_write_layer2_out_13_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_14_V = ((ap_sync_reg_channel_write_layer2_out_14_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_15_V = ((ap_sync_reg_channel_write_layer2_out_15_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_16_V = ((ap_sync_reg_channel_write_layer2_out_16_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_17_V = ((ap_sync_reg_channel_write_layer2_out_17_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_18_V = ((ap_sync_reg_channel_write_layer2_out_18_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_19_V = ((ap_sync_reg_channel_write_layer2_out_19_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_1_V = ((ap_sync_reg_channel_write_layer2_out_1_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_20_V = ((ap_sync_reg_channel_write_layer2_out_20_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_21_V = ((ap_sync_reg_channel_write_layer2_out_21_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_22_V = ((ap_sync_reg_channel_write_layer2_out_22_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_23_V = ((ap_sync_reg_channel_write_layer2_out_23_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_24_V = ((ap_sync_reg_channel_write_layer2_out_24_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_25_V = ((ap_sync_reg_channel_write_layer2_out_25_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_26_V = ((ap_sync_reg_channel_write_layer2_out_26_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_27_V = ((ap_sync_reg_channel_write_layer2_out_27_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_28_V = ((ap_sync_reg_channel_write_layer2_out_28_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_29_V = ((ap_sync_reg_channel_write_layer2_out_29_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_2_V = ((ap_sync_reg_channel_write_layer2_out_2_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_30_V = ((ap_sync_reg_channel_write_layer2_out_30_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_31_V = ((ap_sync_reg_channel_write_layer2_out_31_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_3_V = ((ap_sync_reg_channel_write_layer2_out_3_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_4_V = ((ap_sync_reg_channel_write_layer2_out_4_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_5_V = ((ap_sync_reg_channel_write_layer2_out_5_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_6_V = ((ap_sync_reg_channel_write_layer2_out_6_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_7_V = ((ap_sync_reg_channel_write_layer2_out_7_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_8_V = ((ap_sync_reg_channel_write_layer2_out_8_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_9_V = ((ap_sync_reg_channel_write_layer2_out_9_V ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer4_out_0_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_0_V ^ 1'b1));

assign ap_channel_done_layer4_out_10_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_10_V ^ 1'b1));

assign ap_channel_done_layer4_out_11_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_11_V ^ 1'b1));

assign ap_channel_done_layer4_out_12_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_12_V ^ 1'b1));

assign ap_channel_done_layer4_out_13_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_13_V ^ 1'b1));

assign ap_channel_done_layer4_out_14_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_14_V ^ 1'b1));

assign ap_channel_done_layer4_out_15_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_15_V ^ 1'b1));

assign ap_channel_done_layer4_out_16_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_16_V ^ 1'b1));

assign ap_channel_done_layer4_out_17_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_17_V ^ 1'b1));

assign ap_channel_done_layer4_out_18_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_18_V ^ 1'b1));

assign ap_channel_done_layer4_out_19_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_19_V ^ 1'b1));

assign ap_channel_done_layer4_out_1_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_1_V ^ 1'b1));

assign ap_channel_done_layer4_out_20_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_20_V ^ 1'b1));

assign ap_channel_done_layer4_out_21_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_21_V ^ 1'b1));

assign ap_channel_done_layer4_out_22_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_22_V ^ 1'b1));

assign ap_channel_done_layer4_out_23_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_23_V ^ 1'b1));

assign ap_channel_done_layer4_out_24_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_24_V ^ 1'b1));

assign ap_channel_done_layer4_out_25_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_25_V ^ 1'b1));

assign ap_channel_done_layer4_out_26_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_26_V ^ 1'b1));

assign ap_channel_done_layer4_out_27_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_27_V ^ 1'b1));

assign ap_channel_done_layer4_out_28_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_28_V ^ 1'b1));

assign ap_channel_done_layer4_out_29_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_29_V ^ 1'b1));

assign ap_channel_done_layer4_out_2_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_2_V ^ 1'b1));

assign ap_channel_done_layer4_out_30_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_30_V ^ 1'b1));

assign ap_channel_done_layer4_out_31_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_31_V ^ 1'b1));

assign ap_channel_done_layer4_out_3_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_3_V ^ 1'b1));

assign ap_channel_done_layer4_out_4_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_4_V ^ 1'b1));

assign ap_channel_done_layer4_out_5_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_5_V ^ 1'b1));

assign ap_channel_done_layer4_out_6_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_6_V ^ 1'b1));

assign ap_channel_done_layer4_out_7_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_7_V ^ 1'b1));

assign ap_channel_done_layer4_out_8_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_8_V ^ 1'b1));

assign ap_channel_done_layer4_out_9_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_9_V ^ 1'b1));

assign ap_channel_done_layer5_out_0_V = ((ap_sync_reg_channel_write_layer5_out_0_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_10_V = ((ap_sync_reg_channel_write_layer5_out_10_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_11_V = ((ap_sync_reg_channel_write_layer5_out_11_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_12_V = ((ap_sync_reg_channel_write_layer5_out_12_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_13_V = ((ap_sync_reg_channel_write_layer5_out_13_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_14_V = ((ap_sync_reg_channel_write_layer5_out_14_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_15_V = ((ap_sync_reg_channel_write_layer5_out_15_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_1_V = ((ap_sync_reg_channel_write_layer5_out_1_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_2_V = ((ap_sync_reg_channel_write_layer5_out_2_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_3_V = ((ap_sync_reg_channel_write_layer5_out_3_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_4_V = ((ap_sync_reg_channel_write_layer5_out_4_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_5_V = ((ap_sync_reg_channel_write_layer5_out_5_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_6_V = ((ap_sync_reg_channel_write_layer5_out_6_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_7_V = ((ap_sync_reg_channel_write_layer5_out_7_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_8_V = ((ap_sync_reg_channel_write_layer5_out_8_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_9_V = ((ap_sync_reg_channel_write_layer5_out_9_V ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer7_out_0_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_0_V ^ 1'b1));

assign ap_channel_done_layer7_out_10_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_10_V ^ 1'b1));

assign ap_channel_done_layer7_out_11_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_11_V ^ 1'b1));

assign ap_channel_done_layer7_out_12_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_12_V ^ 1'b1));

assign ap_channel_done_layer7_out_13_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_13_V ^ 1'b1));

assign ap_channel_done_layer7_out_14_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_14_V ^ 1'b1));

assign ap_channel_done_layer7_out_15_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_15_V ^ 1'b1));

assign ap_channel_done_layer7_out_1_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_1_V ^ 1'b1));

assign ap_channel_done_layer7_out_2_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_2_V ^ 1'b1));

assign ap_channel_done_layer7_out_3_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_3_V ^ 1'b1));

assign ap_channel_done_layer7_out_4_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_4_V ^ 1'b1));

assign ap_channel_done_layer7_out_5_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_5_V ^ 1'b1));

assign ap_channel_done_layer7_out_6_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_6_V ^ 1'b1));

assign ap_channel_done_layer7_out_7_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_7_V ^ 1'b1));

assign ap_channel_done_layer7_out_8_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_8_V ^ 1'b1));

assign ap_channel_done_layer7_out_9_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_9_V ^ 1'b1));

assign ap_done = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done;

assign ap_idle = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle & (layer7_out_15_V_empty_n ^ 1'b1) & (layer7_out_14_V_empty_n ^ 1'b1) & (layer7_out_13_V_empty_n ^ 1'b1) & (layer7_out_12_V_empty_n ^ 1'b1) & (layer7_out_11_V_empty_n ^ 1'b1) & (layer7_out_10_V_empty_n ^ 1'b1) & (layer7_out_9_V_empty_n ^ 1'b1) & (layer7_out_8_V_empty_n ^ 1'b1) & (layer7_out_7_V_empty_n ^ 1'b1) & (layer7_out_6_V_empty_n ^ 1'b1) & (layer7_out_5_V_empty_n ^ 1'b1) & (layer7_out_4_V_empty_n ^ 1'b1) & (layer7_out_3_V_empty_n ^ 1'b1) & (layer7_out_2_V_empty_n ^ 1'b1) & (layer7_out_1_V_empty_n ^ 1'b1) & (layer7_out_0_V_empty_n ^ 1'b1) & (layer5_out_15_V_empty_n ^ 1'b1) & (layer5_out_14_V_empty_n ^ 1'b1) & (layer5_out_13_V_empty_n ^ 1'b1) & (layer5_out_12_V_empty_n ^ 1'b1) & (layer5_out_11_V_empty_n ^ 1'b1) & (layer5_out_10_V_empty_n ^ 1'b1) & (layer5_out_9_V_empty_n ^ 1'b1) & (layer5_out_8_V_empty_n ^ 1'b1) & (layer5_out_7_V_empty_n ^ 1'b1) & (layer5_out_6_V_empty_n ^ 1'b1) & (layer5_out_5_V_empty_n ^ 1'b1) & (layer5_out_4_V_empty_n ^ 1'b1) & (layer5_out_3_V_empty_n ^ 1'b1) & (layer5_out_2_V_empty_n ^ 1'b1) & (layer5_out_1_V_empty_n ^ 1'b1) & (layer5_out_0_V_empty_n ^ 1'b1) & (layer4_out_31_V_empty_n ^ 1'b1) & (layer4_out_30_V_empty_n ^ 1'b1) & (layer4_out_29_V_empty_n ^ 1'b1) & (layer4_out_28_V_empty_n ^ 1'b1) & (layer4_out_27_V_empty_n ^ 1'b1) & (layer4_out_26_V_empty_n ^ 1'b1) & (layer4_out_25_V_empty_n ^ 1'b1) & (layer4_out_24_V_empty_n ^ 1'b1) & (layer4_out_23_V_empty_n ^ 1'b1) & (layer4_out_22_V_empty_n ^ 1'b1) & (layer4_out_21_V_empty_n ^ 1'b1) & (layer4_out_20_V_empty_n ^ 1'b1) & (layer4_out_19_V_empty_n ^ 1'b1) & (layer4_out_18_V_empty_n ^ 1'b1) & (layer4_out_17_V_empty_n ^ 1'b1) & (layer4_out_16_V_empty_n ^ 1'b1) & (layer4_out_15_V_empty_n ^ 1'b1) & (layer4_out_14_V_empty_n ^ 1'b1) & (layer4_out_13_V_empty_n ^ 1'b1) & (layer4_out_12_V_empty_n ^ 1'b1) & (layer4_out_11_V_empty_n ^ 1'b1) & (layer4_out_10_V_empty_n ^ 1'b1) & (layer4_out_9_V_empty_n ^ 1'b1) & (layer4_out_8_V_empty_n ^ 1'b1) & (layer4_out_7_V_empty_n ^ 1'b1) & (layer4_out_6_V_empty_n ^ 1'b1) & (layer4_out_5_V_empty_n ^ 1'b1) & (layer4_out_4_V_empty_n ^ 1'b1) & (layer4_out_3_V_empty_n ^ 1'b1) & (layer4_out_2_V_empty_n ^ 1'b1) & (layer4_out_1_V_empty_n ^ 1'b1) & (layer4_out_0_V_empty_n ^ 1'b1) & (layer2_out_31_V_empty_n ^ 1'b1) & (layer2_out_30_V_empty_n ^ 1'b1) & (layer2_out_29_V_empty_n ^ 1'b1) & (layer2_out_28_V_empty_n ^ 1'b1) & (layer2_out_27_V_empty_n ^ 1'b1) & (layer2_out_26_V_empty_n ^ 1'b1) & (layer2_out_25_V_empty_n ^ 1'b1) & (layer2_out_24_V_empty_n ^ 1'b1) & (layer2_out_23_V_empty_n ^ 1'b1) & (layer2_out_22_V_empty_n ^ 1'b1) & (layer2_out_21_V_empty_n ^ 1'b1) & (layer2_out_20_V_empty_n ^ 1'b1) & (layer2_out_19_V_empty_n ^ 1'b1) & (layer2_out_18_V_empty_n ^ 1'b1) & (layer2_out_17_V_empty_n ^ 1'b1) & (layer2_out_16_V_empty_n ^ 1'b1) & (layer2_out_15_V_empty_n ^ 1'b1) & (layer2_out_14_V_empty_n ^ 1'b1) & (layer2_out_13_V_empty_n ^ 1'b1) & (layer2_out_12_V_empty_n ^ 1'b1) & (layer2_out_11_V_empty_n ^ 1'b1) & (layer2_out_10_V_empty_n ^ 1'b1) & (layer2_out_9_V_empty_n ^ 1'b1) & (layer2_out_8_V_empty_n ^ 1'b1) & (layer2_out_7_V_empty_n ^ 1'b1) & (layer2_out_6_V_empty_n ^ 1'b1) & (layer2_out_5_V_empty_n ^ 1'b1) & (layer2_out_4_V_empty_n ^ 1'b1) & (layer2_out_3_V_empty_n ^ 1'b1) & (layer2_out_2_V_empty_n ^ 1'b1) & (layer2_out_1_V_empty_n ^ 1'b1) & (layer2_out_0_V_empty_n ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle);

assign ap_ready = dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;

assign ap_sync_channel_write_layer2_out_0_V = ((layer2_out_0_V_full_n & ap_channel_done_layer2_out_0_V) | ap_sync_reg_channel_write_layer2_out_0_V);

assign ap_sync_channel_write_layer2_out_10_V = ((layer2_out_10_V_full_n & ap_channel_done_layer2_out_10_V) | ap_sync_reg_channel_write_layer2_out_10_V);

assign ap_sync_channel_write_layer2_out_11_V = ((layer2_out_11_V_full_n & ap_channel_done_layer2_out_11_V) | ap_sync_reg_channel_write_layer2_out_11_V);

assign ap_sync_channel_write_layer2_out_12_V = ((layer2_out_12_V_full_n & ap_channel_done_layer2_out_12_V) | ap_sync_reg_channel_write_layer2_out_12_V);

assign ap_sync_channel_write_layer2_out_13_V = ((layer2_out_13_V_full_n & ap_channel_done_layer2_out_13_V) | ap_sync_reg_channel_write_layer2_out_13_V);

assign ap_sync_channel_write_layer2_out_14_V = ((layer2_out_14_V_full_n & ap_channel_done_layer2_out_14_V) | ap_sync_reg_channel_write_layer2_out_14_V);

assign ap_sync_channel_write_layer2_out_15_V = ((layer2_out_15_V_full_n & ap_channel_done_layer2_out_15_V) | ap_sync_reg_channel_write_layer2_out_15_V);

assign ap_sync_channel_write_layer2_out_16_V = ((layer2_out_16_V_full_n & ap_channel_done_layer2_out_16_V) | ap_sync_reg_channel_write_layer2_out_16_V);

assign ap_sync_channel_write_layer2_out_17_V = ((layer2_out_17_V_full_n & ap_channel_done_layer2_out_17_V) | ap_sync_reg_channel_write_layer2_out_17_V);

assign ap_sync_channel_write_layer2_out_18_V = ((layer2_out_18_V_full_n & ap_channel_done_layer2_out_18_V) | ap_sync_reg_channel_write_layer2_out_18_V);

assign ap_sync_channel_write_layer2_out_19_V = ((layer2_out_19_V_full_n & ap_channel_done_layer2_out_19_V) | ap_sync_reg_channel_write_layer2_out_19_V);

assign ap_sync_channel_write_layer2_out_1_V = ((layer2_out_1_V_full_n & ap_channel_done_layer2_out_1_V) | ap_sync_reg_channel_write_layer2_out_1_V);

assign ap_sync_channel_write_layer2_out_20_V = ((layer2_out_20_V_full_n & ap_channel_done_layer2_out_20_V) | ap_sync_reg_channel_write_layer2_out_20_V);

assign ap_sync_channel_write_layer2_out_21_V = ((layer2_out_21_V_full_n & ap_channel_done_layer2_out_21_V) | ap_sync_reg_channel_write_layer2_out_21_V);

assign ap_sync_channel_write_layer2_out_22_V = ((layer2_out_22_V_full_n & ap_channel_done_layer2_out_22_V) | ap_sync_reg_channel_write_layer2_out_22_V);

assign ap_sync_channel_write_layer2_out_23_V = ((layer2_out_23_V_full_n & ap_channel_done_layer2_out_23_V) | ap_sync_reg_channel_write_layer2_out_23_V);

assign ap_sync_channel_write_layer2_out_24_V = ((layer2_out_24_V_full_n & ap_channel_done_layer2_out_24_V) | ap_sync_reg_channel_write_layer2_out_24_V);

assign ap_sync_channel_write_layer2_out_25_V = ((layer2_out_25_V_full_n & ap_channel_done_layer2_out_25_V) | ap_sync_reg_channel_write_layer2_out_25_V);

assign ap_sync_channel_write_layer2_out_26_V = ((layer2_out_26_V_full_n & ap_channel_done_layer2_out_26_V) | ap_sync_reg_channel_write_layer2_out_26_V);

assign ap_sync_channel_write_layer2_out_27_V = ((layer2_out_27_V_full_n & ap_channel_done_layer2_out_27_V) | ap_sync_reg_channel_write_layer2_out_27_V);

assign ap_sync_channel_write_layer2_out_28_V = ((layer2_out_28_V_full_n & ap_channel_done_layer2_out_28_V) | ap_sync_reg_channel_write_layer2_out_28_V);

assign ap_sync_channel_write_layer2_out_29_V = ((layer2_out_29_V_full_n & ap_channel_done_layer2_out_29_V) | ap_sync_reg_channel_write_layer2_out_29_V);

assign ap_sync_channel_write_layer2_out_2_V = ((layer2_out_2_V_full_n & ap_channel_done_layer2_out_2_V) | ap_sync_reg_channel_write_layer2_out_2_V);

assign ap_sync_channel_write_layer2_out_30_V = ((layer2_out_30_V_full_n & ap_channel_done_layer2_out_30_V) | ap_sync_reg_channel_write_layer2_out_30_V);

assign ap_sync_channel_write_layer2_out_31_V = ((layer2_out_31_V_full_n & ap_channel_done_layer2_out_31_V) | ap_sync_reg_channel_write_layer2_out_31_V);

assign ap_sync_channel_write_layer2_out_3_V = ((layer2_out_3_V_full_n & ap_channel_done_layer2_out_3_V) | ap_sync_reg_channel_write_layer2_out_3_V);

assign ap_sync_channel_write_layer2_out_4_V = ((layer2_out_4_V_full_n & ap_channel_done_layer2_out_4_V) | ap_sync_reg_channel_write_layer2_out_4_V);

assign ap_sync_channel_write_layer2_out_5_V = ((layer2_out_5_V_full_n & ap_channel_done_layer2_out_5_V) | ap_sync_reg_channel_write_layer2_out_5_V);

assign ap_sync_channel_write_layer2_out_6_V = ((layer2_out_6_V_full_n & ap_channel_done_layer2_out_6_V) | ap_sync_reg_channel_write_layer2_out_6_V);

assign ap_sync_channel_write_layer2_out_7_V = ((layer2_out_7_V_full_n & ap_channel_done_layer2_out_7_V) | ap_sync_reg_channel_write_layer2_out_7_V);

assign ap_sync_channel_write_layer2_out_8_V = ((layer2_out_8_V_full_n & ap_channel_done_layer2_out_8_V) | ap_sync_reg_channel_write_layer2_out_8_V);

assign ap_sync_channel_write_layer2_out_9_V = ((layer2_out_9_V_full_n & ap_channel_done_layer2_out_9_V) | ap_sync_reg_channel_write_layer2_out_9_V);

assign ap_sync_channel_write_layer4_out_0_V = ((layer4_out_0_V_full_n & ap_channel_done_layer4_out_0_V) | ap_sync_reg_channel_write_layer4_out_0_V);

assign ap_sync_channel_write_layer4_out_10_V = ((layer4_out_10_V_full_n & ap_channel_done_layer4_out_10_V) | ap_sync_reg_channel_write_layer4_out_10_V);

assign ap_sync_channel_write_layer4_out_11_V = ((layer4_out_11_V_full_n & ap_channel_done_layer4_out_11_V) | ap_sync_reg_channel_write_layer4_out_11_V);

assign ap_sync_channel_write_layer4_out_12_V = ((layer4_out_12_V_full_n & ap_channel_done_layer4_out_12_V) | ap_sync_reg_channel_write_layer4_out_12_V);

assign ap_sync_channel_write_layer4_out_13_V = ((layer4_out_13_V_full_n & ap_channel_done_layer4_out_13_V) | ap_sync_reg_channel_write_layer4_out_13_V);

assign ap_sync_channel_write_layer4_out_14_V = ((layer4_out_14_V_full_n & ap_channel_done_layer4_out_14_V) | ap_sync_reg_channel_write_layer4_out_14_V);

assign ap_sync_channel_write_layer4_out_15_V = ((layer4_out_15_V_full_n & ap_channel_done_layer4_out_15_V) | ap_sync_reg_channel_write_layer4_out_15_V);

assign ap_sync_channel_write_layer4_out_16_V = ((layer4_out_16_V_full_n & ap_channel_done_layer4_out_16_V) | ap_sync_reg_channel_write_layer4_out_16_V);

assign ap_sync_channel_write_layer4_out_17_V = ((layer4_out_17_V_full_n & ap_channel_done_layer4_out_17_V) | ap_sync_reg_channel_write_layer4_out_17_V);

assign ap_sync_channel_write_layer4_out_18_V = ((layer4_out_18_V_full_n & ap_channel_done_layer4_out_18_V) | ap_sync_reg_channel_write_layer4_out_18_V);

assign ap_sync_channel_write_layer4_out_19_V = ((layer4_out_19_V_full_n & ap_channel_done_layer4_out_19_V) | ap_sync_reg_channel_write_layer4_out_19_V);

assign ap_sync_channel_write_layer4_out_1_V = ((layer4_out_1_V_full_n & ap_channel_done_layer4_out_1_V) | ap_sync_reg_channel_write_layer4_out_1_V);

assign ap_sync_channel_write_layer4_out_20_V = ((layer4_out_20_V_full_n & ap_channel_done_layer4_out_20_V) | ap_sync_reg_channel_write_layer4_out_20_V);

assign ap_sync_channel_write_layer4_out_21_V = ((layer4_out_21_V_full_n & ap_channel_done_layer4_out_21_V) | ap_sync_reg_channel_write_layer4_out_21_V);

assign ap_sync_channel_write_layer4_out_22_V = ((layer4_out_22_V_full_n & ap_channel_done_layer4_out_22_V) | ap_sync_reg_channel_write_layer4_out_22_V);

assign ap_sync_channel_write_layer4_out_23_V = ((layer4_out_23_V_full_n & ap_channel_done_layer4_out_23_V) | ap_sync_reg_channel_write_layer4_out_23_V);

assign ap_sync_channel_write_layer4_out_24_V = ((layer4_out_24_V_full_n & ap_channel_done_layer4_out_24_V) | ap_sync_reg_channel_write_layer4_out_24_V);

assign ap_sync_channel_write_layer4_out_25_V = ((layer4_out_25_V_full_n & ap_channel_done_layer4_out_25_V) | ap_sync_reg_channel_write_layer4_out_25_V);

assign ap_sync_channel_write_layer4_out_26_V = ((layer4_out_26_V_full_n & ap_channel_done_layer4_out_26_V) | ap_sync_reg_channel_write_layer4_out_26_V);

assign ap_sync_channel_write_layer4_out_27_V = ((layer4_out_27_V_full_n & ap_channel_done_layer4_out_27_V) | ap_sync_reg_channel_write_layer4_out_27_V);

assign ap_sync_channel_write_layer4_out_28_V = ((layer4_out_28_V_full_n & ap_channel_done_layer4_out_28_V) | ap_sync_reg_channel_write_layer4_out_28_V);

assign ap_sync_channel_write_layer4_out_29_V = ((layer4_out_29_V_full_n & ap_channel_done_layer4_out_29_V) | ap_sync_reg_channel_write_layer4_out_29_V);

assign ap_sync_channel_write_layer4_out_2_V = ((layer4_out_2_V_full_n & ap_channel_done_layer4_out_2_V) | ap_sync_reg_channel_write_layer4_out_2_V);

assign ap_sync_channel_write_layer4_out_30_V = ((layer4_out_30_V_full_n & ap_channel_done_layer4_out_30_V) | ap_sync_reg_channel_write_layer4_out_30_V);

assign ap_sync_channel_write_layer4_out_31_V = ((layer4_out_31_V_full_n & ap_channel_done_layer4_out_31_V) | ap_sync_reg_channel_write_layer4_out_31_V);

assign ap_sync_channel_write_layer4_out_3_V = ((layer4_out_3_V_full_n & ap_channel_done_layer4_out_3_V) | ap_sync_reg_channel_write_layer4_out_3_V);

assign ap_sync_channel_write_layer4_out_4_V = ((layer4_out_4_V_full_n & ap_channel_done_layer4_out_4_V) | ap_sync_reg_channel_write_layer4_out_4_V);

assign ap_sync_channel_write_layer4_out_5_V = ((layer4_out_5_V_full_n & ap_channel_done_layer4_out_5_V) | ap_sync_reg_channel_write_layer4_out_5_V);

assign ap_sync_channel_write_layer4_out_6_V = ((layer4_out_6_V_full_n & ap_channel_done_layer4_out_6_V) | ap_sync_reg_channel_write_layer4_out_6_V);

assign ap_sync_channel_write_layer4_out_7_V = ((layer4_out_7_V_full_n & ap_channel_done_layer4_out_7_V) | ap_sync_reg_channel_write_layer4_out_7_V);

assign ap_sync_channel_write_layer4_out_8_V = ((layer4_out_8_V_full_n & ap_channel_done_layer4_out_8_V) | ap_sync_reg_channel_write_layer4_out_8_V);

assign ap_sync_channel_write_layer4_out_9_V = ((layer4_out_9_V_full_n & ap_channel_done_layer4_out_9_V) | ap_sync_reg_channel_write_layer4_out_9_V);

assign ap_sync_channel_write_layer5_out_0_V = ((layer5_out_0_V_full_n & ap_channel_done_layer5_out_0_V) | ap_sync_reg_channel_write_layer5_out_0_V);

assign ap_sync_channel_write_layer5_out_10_V = ((layer5_out_10_V_full_n & ap_channel_done_layer5_out_10_V) | ap_sync_reg_channel_write_layer5_out_10_V);

assign ap_sync_channel_write_layer5_out_11_V = ((layer5_out_11_V_full_n & ap_channel_done_layer5_out_11_V) | ap_sync_reg_channel_write_layer5_out_11_V);

assign ap_sync_channel_write_layer5_out_12_V = ((layer5_out_12_V_full_n & ap_channel_done_layer5_out_12_V) | ap_sync_reg_channel_write_layer5_out_12_V);

assign ap_sync_channel_write_layer5_out_13_V = ((layer5_out_13_V_full_n & ap_channel_done_layer5_out_13_V) | ap_sync_reg_channel_write_layer5_out_13_V);

assign ap_sync_channel_write_layer5_out_14_V = ((layer5_out_14_V_full_n & ap_channel_done_layer5_out_14_V) | ap_sync_reg_channel_write_layer5_out_14_V);

assign ap_sync_channel_write_layer5_out_15_V = ((layer5_out_15_V_full_n & ap_channel_done_layer5_out_15_V) | ap_sync_reg_channel_write_layer5_out_15_V);

assign ap_sync_channel_write_layer5_out_1_V = ((layer5_out_1_V_full_n & ap_channel_done_layer5_out_1_V) | ap_sync_reg_channel_write_layer5_out_1_V);

assign ap_sync_channel_write_layer5_out_2_V = ((layer5_out_2_V_full_n & ap_channel_done_layer5_out_2_V) | ap_sync_reg_channel_write_layer5_out_2_V);

assign ap_sync_channel_write_layer5_out_3_V = ((layer5_out_3_V_full_n & ap_channel_done_layer5_out_3_V) | ap_sync_reg_channel_write_layer5_out_3_V);

assign ap_sync_channel_write_layer5_out_4_V = ((layer5_out_4_V_full_n & ap_channel_done_layer5_out_4_V) | ap_sync_reg_channel_write_layer5_out_4_V);

assign ap_sync_channel_write_layer5_out_5_V = ((layer5_out_5_V_full_n & ap_channel_done_layer5_out_5_V) | ap_sync_reg_channel_write_layer5_out_5_V);

assign ap_sync_channel_write_layer5_out_6_V = ((layer5_out_6_V_full_n & ap_channel_done_layer5_out_6_V) | ap_sync_reg_channel_write_layer5_out_6_V);

assign ap_sync_channel_write_layer5_out_7_V = ((layer5_out_7_V_full_n & ap_channel_done_layer5_out_7_V) | ap_sync_reg_channel_write_layer5_out_7_V);

assign ap_sync_channel_write_layer5_out_8_V = ((layer5_out_8_V_full_n & ap_channel_done_layer5_out_8_V) | ap_sync_reg_channel_write_layer5_out_8_V);

assign ap_sync_channel_write_layer5_out_9_V = ((layer5_out_9_V_full_n & ap_channel_done_layer5_out_9_V) | ap_sync_reg_channel_write_layer5_out_9_V);

assign ap_sync_channel_write_layer7_out_0_V = ((layer7_out_0_V_full_n & ap_channel_done_layer7_out_0_V) | ap_sync_reg_channel_write_layer7_out_0_V);

assign ap_sync_channel_write_layer7_out_10_V = ((layer7_out_10_V_full_n & ap_channel_done_layer7_out_10_V) | ap_sync_reg_channel_write_layer7_out_10_V);

assign ap_sync_channel_write_layer7_out_11_V = ((layer7_out_11_V_full_n & ap_channel_done_layer7_out_11_V) | ap_sync_reg_channel_write_layer7_out_11_V);

assign ap_sync_channel_write_layer7_out_12_V = ((layer7_out_12_V_full_n & ap_channel_done_layer7_out_12_V) | ap_sync_reg_channel_write_layer7_out_12_V);

assign ap_sync_channel_write_layer7_out_13_V = ((layer7_out_13_V_full_n & ap_channel_done_layer7_out_13_V) | ap_sync_reg_channel_write_layer7_out_13_V);

assign ap_sync_channel_write_layer7_out_14_V = ((layer7_out_14_V_full_n & ap_channel_done_layer7_out_14_V) | ap_sync_reg_channel_write_layer7_out_14_V);

assign ap_sync_channel_write_layer7_out_15_V = ((layer7_out_15_V_full_n & ap_channel_done_layer7_out_15_V) | ap_sync_reg_channel_write_layer7_out_15_V);

assign ap_sync_channel_write_layer7_out_1_V = ((layer7_out_1_V_full_n & ap_channel_done_layer7_out_1_V) | ap_sync_reg_channel_write_layer7_out_1_V);

assign ap_sync_channel_write_layer7_out_2_V = ((layer7_out_2_V_full_n & ap_channel_done_layer7_out_2_V) | ap_sync_reg_channel_write_layer7_out_2_V);

assign ap_sync_channel_write_layer7_out_3_V = ((layer7_out_3_V_full_n & ap_channel_done_layer7_out_3_V) | ap_sync_reg_channel_write_layer7_out_3_V);

assign ap_sync_channel_write_layer7_out_4_V = ((layer7_out_4_V_full_n & ap_channel_done_layer7_out_4_V) | ap_sync_reg_channel_write_layer7_out_4_V);

assign ap_sync_channel_write_layer7_out_5_V = ((layer7_out_5_V_full_n & ap_channel_done_layer7_out_5_V) | ap_sync_reg_channel_write_layer7_out_5_V);

assign ap_sync_channel_write_layer7_out_6_V = ((layer7_out_6_V_full_n & ap_channel_done_layer7_out_6_V) | ap_sync_reg_channel_write_layer7_out_6_V);

assign ap_sync_channel_write_layer7_out_7_V = ((layer7_out_7_V_full_n & ap_channel_done_layer7_out_7_V) | ap_sync_reg_channel_write_layer7_out_7_V);

assign ap_sync_channel_write_layer7_out_8_V = ((layer7_out_8_V_full_n & ap_channel_done_layer7_out_8_V) | ap_sync_reg_channel_write_layer7_out_8_V);

assign ap_sync_channel_write_layer7_out_9_V = ((layer7_out_9_V_full_n & ap_channel_done_layer7_out_9_V) | ap_sync_reg_channel_write_layer7_out_9_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done;

assign ap_sync_ready = dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue = (ap_sync_channel_write_layer5_out_9_V & ap_sync_channel_write_layer5_out_8_V & ap_sync_channel_write_layer5_out_7_V & ap_sync_channel_write_layer5_out_6_V & ap_sync_channel_write_layer5_out_5_V & ap_sync_channel_write_layer5_out_4_V & ap_sync_channel_write_layer5_out_3_V & ap_sync_channel_write_layer5_out_2_V & ap_sync_channel_write_layer5_out_1_V & ap_sync_channel_write_layer5_out_15_V & ap_sync_channel_write_layer5_out_14_V & ap_sync_channel_write_layer5_out_13_V & ap_sync_channel_write_layer5_out_12_V & ap_sync_channel_write_layer5_out_11_V & ap_sync_channel_write_layer5_out_10_V & ap_sync_channel_write_layer5_out_0_V);

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start = (layer4_out_9_V_empty_n & layer4_out_8_V_empty_n & layer4_out_7_V_empty_n & layer4_out_6_V_empty_n & layer4_out_5_V_empty_n & layer4_out_4_V_empty_n & layer4_out_3_V_empty_n & layer4_out_31_V_empty_n & layer4_out_30_V_empty_n & layer4_out_2_V_empty_n & layer4_out_29_V_empty_n & layer4_out_28_V_empty_n & layer4_out_27_V_empty_n & layer4_out_26_V_empty_n & layer4_out_25_V_empty_n & layer4_out_24_V_empty_n & layer4_out_23_V_empty_n & layer4_out_22_V_empty_n & layer4_out_21_V_empty_n & layer4_out_20_V_empty_n & layer4_out_1_V_empty_n & layer4_out_19_V_empty_n & layer4_out_18_V_empty_n & layer4_out_17_V_empty_n & layer4_out_16_V_empty_n & layer4_out_15_V_empty_n & layer4_out_14_V_empty_n & layer4_out_13_V_empty_n & layer4_out_12_V_empty_n & layer4_out_11_V_empty_n & layer4_out_10_V_empty_n & layer4_out_0_V_empty_n);

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n = 1'b1;

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write = 1'b0;

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue = 1'b1;

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start = (layer7_out_9_V_empty_n & layer7_out_8_V_empty_n & layer7_out_7_V_empty_n & layer7_out_6_V_empty_n & layer7_out_5_V_empty_n & layer7_out_4_V_empty_n & layer7_out_3_V_empty_n & layer7_out_2_V_empty_n & layer7_out_1_V_empty_n & layer7_out_15_V_empty_n & layer7_out_14_V_empty_n & layer7_out_13_V_empty_n & layer7_out_12_V_empty_n & layer7_out_11_V_empty_n & layer7_out_10_V_empty_n & layer7_out_0_V_empty_n);

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n = 1'b1;

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write = 1'b0;

assign dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue = (ap_sync_channel_write_layer2_out_9_V & ap_sync_channel_write_layer2_out_8_V & ap_sync_channel_write_layer2_out_7_V & ap_sync_channel_write_layer2_out_6_V & ap_sync_channel_write_layer2_out_5_V & ap_sync_channel_write_layer2_out_4_V & ap_sync_channel_write_layer2_out_3_V & ap_sync_channel_write_layer2_out_31_V & ap_sync_channel_write_layer2_out_30_V & ap_sync_channel_write_layer2_out_2_V & ap_sync_channel_write_layer2_out_29_V & ap_sync_channel_write_layer2_out_28_V & ap_sync_channel_write_layer2_out_27_V & ap_sync_channel_write_layer2_out_26_V & ap_sync_channel_write_layer2_out_25_V & ap_sync_channel_write_layer2_out_24_V & ap_sync_channel_write_layer2_out_23_V & ap_sync_channel_write_layer2_out_22_V & ap_sync_channel_write_layer2_out_21_V & ap_sync_channel_write_layer2_out_20_V & ap_sync_channel_write_layer2_out_1_V & ap_sync_channel_write_layer2_out_19_V & ap_sync_channel_write_layer2_out_18_V & ap_sync_channel_write_layer2_out_17_V & ap_sync_channel_write_layer2_out_16_V & ap_sync_channel_write_layer2_out_15_V & ap_sync_channel_write_layer2_out_14_V & ap_sync_channel_write_layer2_out_13_V & ap_sync_channel_write_layer2_out_12_V & ap_sync_channel_write_layer2_out_11_V & ap_sync_channel_write_layer2_out_10_V & ap_sync_channel_write_layer2_out_0_V);

assign dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start = ap_start;

assign dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n = 1'b1;

assign dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write = 1'b0;

assign layer8_out_0_V = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V;

assign layer8_out_0_V_ap_vld = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld;

assign layer8_out_1_V = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V;

assign layer8_out_1_V_ap_vld = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld;

assign layer8_out_2_V = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V;

assign layer8_out_2_V_ap_vld = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld;

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue = (ap_sync_channel_write_layer4_out_9_V & ap_sync_channel_write_layer4_out_8_V & ap_sync_channel_write_layer4_out_7_V & ap_sync_channel_write_layer4_out_6_V & ap_sync_channel_write_layer4_out_5_V & ap_sync_channel_write_layer4_out_4_V & ap_sync_channel_write_layer4_out_3_V & ap_sync_channel_write_layer4_out_31_V & ap_sync_channel_write_layer4_out_30_V & ap_sync_channel_write_layer4_out_2_V & ap_sync_channel_write_layer4_out_29_V & ap_sync_channel_write_layer4_out_28_V & ap_sync_channel_write_layer4_out_27_V & ap_sync_channel_write_layer4_out_26_V & ap_sync_channel_write_layer4_out_25_V & ap_sync_channel_write_layer4_out_24_V & ap_sync_channel_write_layer4_out_23_V & ap_sync_channel_write_layer4_out_22_V & ap_sync_channel_write_layer4_out_21_V & ap_sync_channel_write_layer4_out_20_V & ap_sync_channel_write_layer4_out_1_V & ap_sync_channel_write_layer4_out_19_V & ap_sync_channel_write_layer4_out_18_V & ap_sync_channel_write_layer4_out_17_V & ap_sync_channel_write_layer4_out_16_V & ap_sync_channel_write_layer4_out_15_V & ap_sync_channel_write_layer4_out_14_V & ap_sync_channel_write_layer4_out_13_V & ap_sync_channel_write_layer4_out_12_V & ap_sync_channel_write_layer4_out_11_V & ap_sync_channel_write_layer4_out_10_V & ap_sync_channel_write_layer4_out_0_V);

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start = (layer2_out_9_V_empty_n & layer2_out_8_V_empty_n & layer2_out_7_V_empty_n & layer2_out_6_V_empty_n & layer2_out_5_V_empty_n & layer2_out_4_V_empty_n & layer2_out_3_V_empty_n & layer2_out_31_V_empty_n & layer2_out_30_V_empty_n & layer2_out_2_V_empty_n & layer2_out_29_V_empty_n & layer2_out_28_V_empty_n & layer2_out_27_V_empty_n & layer2_out_26_V_empty_n & layer2_out_25_V_empty_n & layer2_out_24_V_empty_n & layer2_out_23_V_empty_n & layer2_out_22_V_empty_n & layer2_out_21_V_empty_n & layer2_out_20_V_empty_n & layer2_out_1_V_empty_n & layer2_out_19_V_empty_n & layer2_out_18_V_empty_n & layer2_out_17_V_empty_n & layer2_out_16_V_empty_n & layer2_out_15_V_empty_n & layer2_out_14_V_empty_n & layer2_out_13_V_empty_n & layer2_out_12_V_empty_n & layer2_out_11_V_empty_n & layer2_out_10_V_empty_n & layer2_out_0_V_empty_n);

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_full_n = 1'b1;

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_write = 1'b0;

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue = (ap_sync_channel_write_layer7_out_9_V & ap_sync_channel_write_layer7_out_8_V & ap_sync_channel_write_layer7_out_7_V & ap_sync_channel_write_layer7_out_6_V & ap_sync_channel_write_layer7_out_5_V & ap_sync_channel_write_layer7_out_4_V & ap_sync_channel_write_layer7_out_3_V & ap_sync_channel_write_layer7_out_2_V & ap_sync_channel_write_layer7_out_1_V & ap_sync_channel_write_layer7_out_15_V & ap_sync_channel_write_layer7_out_14_V & ap_sync_channel_write_layer7_out_13_V & ap_sync_channel_write_layer7_out_12_V & ap_sync_channel_write_layer7_out_11_V & ap_sync_channel_write_layer7_out_10_V & ap_sync_channel_write_layer7_out_0_V);

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start = (layer5_out_9_V_empty_n & layer5_out_8_V_empty_n & layer5_out_7_V_empty_n & layer5_out_6_V_empty_n & layer5_out_5_V_empty_n & layer5_out_4_V_empty_n & layer5_out_3_V_empty_n & layer5_out_2_V_empty_n & layer5_out_1_V_empty_n & layer5_out_15_V_empty_n & layer5_out_14_V_empty_n & layer5_out_13_V_empty_n & layer5_out_12_V_empty_n & layer5_out_11_V_empty_n & layer5_out_10_V_empty_n & layer5_out_0_V_empty_n);

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_full_n = 1'b1;

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_write = 1'b0;

endmodule //myproject
