================================================================================ 
Commit: 3334424102a4242f4fea062442e1e8ceb863bacb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:16:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update files for ADL 1491.00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/EnterprisePcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsCommonConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h
ClientOneSiliconPkg/Include/FusaInfoHob.h
ClientOneSiliconPkg/Include/IpStatusHob.h
ClientOneSiliconPkg/Include/Library/FiaOverrideStatusHob.h
ClientOneSiliconPkg/Include/Library/GpioGsxLib.h
ClientOneSiliconPkg/Include/Library/GpioLib.h
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/HeciTransportCoreLib.h
ClientOneSiliconPkg/Include/Library/IioDmiApi.h
ClientOneSiliconPkg/Include/Library/IocAccessLib.h
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeGetConfigBlock.h
ClientOneSiliconPkg/Include/Library/OcPlatformLib.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Library/PttPtpLib.h
ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientOneSiliconPkg/Include/Library/SpsDxeLib.h
ClientOneSiliconPkg/Include/Library/SpsGetDxeConfigBlock.h
ClientOneSiliconPkg/Include/Library/VpuInfoLib.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1N.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h
ClientOneSiliconPkg/Include/Ppi/HeciTransportPpi.h
ClientOneSiliconPkg/Include/Ppi/NvmOwnershipAcquiredPpi.h
ClientOneSiliconPkg/Include/Ppi/ReadOnlyVariablePreMemoryDescriptorPpi.h
ClientOneSiliconPkg/Include/Ppi/VariableStoragePpi.h
ClientOneSiliconPkg/Include/Ppi/VariableStorageSelectorPpi.h
ClientOneSiliconPkg/Include/Protocol/EdkiiSmmVariable.h
ClientOneSiliconPkg/Include/Protocol/HeciTransportProtocol.h
ClientOneSiliconPkg/Include/Protocol/ScsEmmcSoftwareTuning.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageIoCompletionProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageSelectorProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageSupportProtocol.h
ClientOneSiliconPkg/Include/Register/FlashRegsVer1.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer1.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer3.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxDisplayWrapperLib/MebxDisplayWrapperLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLibNull/PeiAmtPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiDxeAsfMsgLib/AsfMsgLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelperVer2.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLibNull/PeiCpuPcieHsPhyInfoLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLibNull/PeiCpuPcieHsPhyInfoLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/PeiDxeSmmDciPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer6.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer6.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaE2eCtcLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcCoreIdi.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcDisplayIsochPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcIoPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLlcEcc.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcOpiLink.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/Library/PeiDxeSmmGnaInfoLib/PeiDxeSmmGnaInfoLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLibNull/PeiGnaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioAcpiDefines.h
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioCommon.asl
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioLibCommon.asl
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioNames.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxDataIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxDataVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibIbl.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.inf
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLibNull/PeiDisplayLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiAceInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.inc
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLibNull/PeiHybridGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/Ipu.asl
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/IpuSsdt.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer5.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiIoApicLib/PeiIoApicLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/McSmb/Include/McSmbCtrl.h
ClientOneSiliconPkg/IpBlock/McSmb/IncludePrivate/Library/PeiMcSmbLib.h
ClientOneSiliconPkg/IpBlock/McSmb/IncludePrivate/Register/McSmbRegs.h
ClientOneSiliconPkg/IpBlock/McSmb/LibraryPrivate/PeiMcSmbLib/PeiMcSmbLib.c
ClientOneSiliconPkg/IpBlock/McSmb/LibraryPrivate/PeiMcSmbLib/PeiMcSmbLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMini.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMiniLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNull.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNullLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCorePei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPrePostMem.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeTouchHeciMsgsLib.h
ClientOneSiliconPkg/IpBlock/Me/Jhi/DxeJhiSupportLib/File.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLibNull/DxeMePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLibNull/DxeMePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeShowBufferLib/PeiDxeMeShowBufferLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciLegacyCore.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciLegacyCore.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInitVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLibNull/PeiMePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLibNull/PeiMePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCoreVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/MeEnhancedDebugSupportNull.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/PeiMeEnhancedDebugLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType131.c
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.c
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/Pci000Tgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MinBuild.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/Split.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_90670_80000013.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_82_90671_80000006.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuGenInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/EcCommands.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclN.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchInfoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchReservedResources.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpioIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsIsh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpcIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsfIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIoIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2017_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBios_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Prep.bat
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLib/OcCommonLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLib/PeiDxeSmmOcCommonLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLibNull/OcCommonLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLibNull/PeiDxeSmmOcCommonLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/PeiOcLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/OcLibraryNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/PeiOcLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLibNull.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/PeiDxeSmmCpuSbiAccessLibNull.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Library/PeiPchRlinkLib.h
ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Register/PchRlinkRegs.h
ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.c
ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpHandleLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/PchPcieRpDev.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieCfgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarSbRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMsgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer3.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer3.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPciSegmentRegAccessLib/PeiPciSegmentRegAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPrivateLib2.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcHandle.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PeiPsmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/PchRstPcieStorage.asl
ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/RstRaid.asl
ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/RstRemapping.asl
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer3.inf
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer3.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemappingNull.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsEmmc.asl
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsSdCard.asl
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcCardCommunication.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.h
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/PeiSerialIoI2cMasterLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/PeiDxeSerialIoI2cMasterCommonLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer3.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer6.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3c.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3cNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3cVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLibVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiDxeSmmSmbusCommonLib/SmbusExec.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Library/PeiSmbusDmaLib.h
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Register/SmbusDmaRegs.h
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.c
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/PeiDxeSmmSpiAccessLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/SpiAccessPrivateLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessDxeSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessCoreLib/HeciAccessCoreLib.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessCoreLib/HeciAccessCoreLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.h
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfigEbg.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfigEbg.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPrePostMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlDxeSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilter.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilter.h
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDxeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterPeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSmmEbgLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsSmmEbg.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlInitializationFilter.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPrePostMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyCore.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyCore.h
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureDxeSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureNull.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigurePei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/MePmInitPei/MePmInitPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/MePmInitPei/MePmInitPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Include/CpuAndRevisionDefines.h
ClientOneSiliconPkg/IpBlock/Sps/Include/DualBiosMsgs.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/MeFiaMuxVariable.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/MeRcVariable.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/SpsAcpiTableLocatorGuid.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/SpsInfoHobGuid.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/CpuAndRevisionLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/DxeSpsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciAccessCoreLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciAccessDeviceConfigLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciControlCoreLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciControlFilterLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeConfigLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeCosignLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeMeasurementsLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeSmmLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeStorageLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeTypeGetLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeWatchdogControlLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/PchMultiPchBase.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/ServerDxeMeLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/SpsPeiLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/MeAccess.h
ClientOneSiliconPkg/IpBlock/Sps/Include/MeDefines.h
ClientOneSiliconPkg/IpBlock/Sps/Include/MeRcConfiguration.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Ppi/MeUmaPpi.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Ppi/SpsHwChangePpi.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Private/MeStorageLibInternal.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsPolicyProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsRasNotifyProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmBiosUpdateProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmHmrfpoExtProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmHmrfpoProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmMeStorageProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Sps.h
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeMeLib/ServerDxeMeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxePttHeciLib/DxePttHeciLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxePttHeciLib/DxePttHeciLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLibNull/DxeSpsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLibNull/DxeSpsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigPei.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigPeiDxe.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLibInternal.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeDummyLib/MeDummy.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeDummyLib/MeDummyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsPeiNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlock/MeGetPeiConfigBlock.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlock/MeGetPeiConfigBlock.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlockNull/MeGetPeiConfigBlockNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlockNull/MeGetPeiConfigBlockNull.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsVer2.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeSmmLib/MeSmmLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeSmmLib/MeSmmLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/DxeMeStorageLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/DxeMeStorageLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/PeiMeStorageLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/PeiMeStorageLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeGetLib/MeTypeGetHeciPeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeGetLib/MeTypePeiHeciLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeHob.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypePeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypePeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControl.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControlLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControlSmmCom.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeDependencyCheck.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeDependencyCheck.h
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsGetDxeConfigBlock/SpsGetDxeConfigBlock.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsGetDxeConfigBlock/SpsGetDxeConfigBlock.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLib/SpsPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLib/SpsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLibNull/SpsPeiLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLibNull/SpsPeiLibNull.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/Callbacks.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/CpuInfoData.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/DualBiosWatchdog.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/DualBiosWatchdog.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/X64/fn.nasm
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/IA32/fn.nasm
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiCommon.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiCommon.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiFsp.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeStorageSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeWatchdogControlSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeWatchdogControlSmm.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsRasNotify.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsRasNotify.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.h
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbt.asl
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtNvs.asl
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiTbtCommonInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/ITbtPrintPolicyNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/ExtraHostBus.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.c
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLibNull/TcssInfoLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLibNull/TcssInfoLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLibNull/DxeTcssInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/PeiDxeSmmTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLibNull/PeiDxeSmmTcssPmcLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLibNull/TcssPmcLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/PeiTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLibNull/PeiTcssPmcLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLibNull/TcssPmcLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLibNull/PeiTcssPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLibNull/PeiTcssPolicyPreMemLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/PeiThcInitLib.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcComponentName.h
ClientOneSiliconPkg/IpBlock/Tme/Dxe/TmeInitDxe.c
ClientOneSiliconPkg/IpBlock/Tme/Dxe/TmeInitDxe.inf
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/CpuTraceHubSsdt.inf
ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/TraceHub.asl
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuAndPchTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/BasePchTraceHubLibNull/BasePchTraceHubLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/BasePchTraceHubLibNull/BasePchTraceHubLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLibNull/DxeTraceHubInitLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLibNull/DxeTraceHubInitNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLibNull/PeiTsnInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLibNull/PeiTsnPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/PeiExternalUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/PeiUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTablesVer1.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTablesVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLibVer1.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLibNull/PeiVtdInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.inf
ClientOneSiliconPkg/Library/BasePostCodeToScratchPadLib/BasePostCodeToScratchPadLib.c
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientOneSiliconPkg/Pch/Include/Library/PchRasLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchRtcLib.h
ClientOneSiliconPkg/Pch/Include/Library/SecPchLib.h
ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/DxeSmmPchRasLib.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.inc
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: 92ff27f0f1800682be9a8bd510f3bc5936d15c13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:06:40 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 31749d7a1432dab3a00aa6bd994ca49aa37682f5)

Tue Dec 1 19:55:17 2020 +0000
Original commit date: Tue Dec 1 19:55:17 2020 +0000
Original commit hash: 6c6cac4568fb71260f75ea982625aae7f28c5d04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a39956e36b91afe128550ff1094201c54fd97f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:06:32 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013045247][ADL-S][DDR5][RDVC1D fails in 2DPC 2R-2R]

Issue:
 RDVC1D step fails with zero margin in DDR5 2DPC 2R-2R config

Root cause:
 CPGC ADDRESS_SIZE register is configured to 7 column bits for both DDR4 and DDR5.
 In DDR5 it should be 6 bits because of BL16.

Solution:
 Fix SetupIOTestBasicVA to use correct number of column bits for DDR5.

[
Hsd-es-id: 14013045247
Original commit date: Tue Dec 1 00:00:22 2020 -0800
Change-Id: Iade8d45123d88be431fb139bfef4faeff620b3b1
Original commit hash: 7d1ac3010736375aefd02d4d198c8ae5680090b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 40717ede3eddd49cb471113e152d1d9e42e6128f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:05:44 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/PeiPmcPolicyLib: PeiPmcPolicyLib extended with PCH-specific implementations

There were issues with pmc policy initialization for different PCH's
in common library.
This change introduces new PCH-specific libraries to solve these issues.

Hsd-es-id: 18013255666
Original commit date: Fri Oct 9 15:02:07 2020 +0200
Change-Id: I90dcc67061566a91acc1d7f1ababebf10c20e901
Original commit hash: a6389879dfab164f361d82cff03b19a75aa549f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPolicyCommonLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPolicyLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.inf
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf

================================================================================ 
Commit: 025c9712adf5667ae890f8facea8a4fa20d84ffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:05:36 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove PSF lib dependency from PmcPrivateLib

PmcPrivateLib used to provide a function to set ACPI base which simply
re-directed the call to PSF lib. This commit removes this function and
makes the PCH code call the PSF lib directly.

Hsd-es-id: n/a
Original commit date: Mon Nov 30 15:00:56 2020 +0100
Change-Id: Ief53fc2ccd52b4ea9b75284cd8cbdda40c7b5318
Original commit hash: 4ba63c56f2236b123c5b3f249776778847d071e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c

================================================================================ 
Commit: 96168c736a3e48746954aa47c7d451ba81aa1699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:05:32 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/FruEbg Added disabling devices using PSF

- Added PSF disabling for SATA, PCIe Root Ports, USB and GbE
- Added PSF hiding for PMC
- Lifting IOE lib for dependency
- Split P2SB SOC library to S3 version

Hsd-es-id: 18013894303
[
Original commit date: Mon Nov 30 15:12:31 2020 +0100
Change-Id: Ia60d81f0cc7f2ed7cd3052cbbe9a6744b7a5445d
Original commit hash: dd8b9b14e52f73045d7703d7425fc1c8d1c4b01e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h

================================================================================ 
Commit: 26b21b4bd1221a976d16e6b4a77c18db80c8d914 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:05:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Dec 1 02:01:29 2020 -0800
Change-Id: If35a634893cfca8427b2750622aa7563862ae9fa
Original commit hash: 5dd20a081692a9952414c46e2a2aa903192e77af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c9b42656f762d2fa6ff2e1b7c56b1cded2009e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:05:19 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg move DEFAULT_PCIE_GRANT_COUNT definition to PsfLib

Remove DEFAULT_PCIE_GRANT_COUNT definition from SocLibs because it has the same
value in every generation. Move it to PsfLib.c because it is not used outside
this file

Hsd-es-id: N/a
Original commit date: Mon Nov 30 10:44:06 2020 +0100
Change-Id: I1082aeda380fe993f8327d3b390390acc62ecb8c
Original commit hash: d2534a103c04b64d1464f9f05681e1e60c7f792b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: a32a662955ef80f8ff7c35d69935b096aaccb673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:04:47 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Align pep default with Pep Checker 2.2.0.4

PEP UART:  No Constraint -> D3
PEP GNA:   No Constraint -> D3

Hsd-es-id: 22011748848, 22011748825
Original commit date: Fri Nov 27 09:46:20 2020 +0800
Change-Id: I52c057fc7b892e2addc76d854741055ebfc83ca1
Original commit hash: 5545a573248466b7f434946705a27c80698f7258

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 42d2dd1f467ce3ff7d367a4f05ddfb591b7eb94a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:04:41 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S11 Single Rail RVP

The power input change is from multi rail ATX power supply to single 12V rail input.
All HSIO/GPIO remains same as S06 Fab-2.
Refer to ADL_S11_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p1_ww47p2.xlsx.

internal-only:
Hsd-es-id: 1508569373
Original commit date: Fri Nov 20 09:51:50 2020 +0800
Change-Id: Id9ad613acac3f30fe2475f201a1ee18025759dbc
Original commit hash: bf873100dc25418c6f4de360cf7e6101637679a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c

================================================================================ 
Commit: b1a31b66f2c9991c271c918bdfbf54a663252d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:04:37 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/FlashMapInclude: Enable the GCC support in Fsp Wrapper - Platform

Decrease 2 blocks to PcdFlashFvAdvancedSize to unlock build failure
Increase 1 block to PcdFlashFvOptionalSize to unlock build failure
Increase 1 block to PcdFlashFvSecuritySize to unlock build failure

Hsd-es-id: 1508491131
Original commit date: Tue Dec 1 20:58:44 2020 +0800
Change-Id: Icb776557c29795b384c448d1a12020e89f61d327
Original commit hash: 998183ccb075e9785df5997b03e49882ea11a6e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 0e9f61fd8bf8775644609694d00269d0864d6699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:04:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1491_00

Hsd-es-id: N/A
Original commit date: Mon Nov 30 18:02:48 2020 -0800
Change-Id: Id36b9807dc435f2c60c9ec322aec458e8950ed85
Original commit hash: 444caf46a51ab49c06653f8c930ee23ffaf49e2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c8eda6656f47805e20750804150d457a5eecc621 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:03:08 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 972161daee059f9eb6777b3c9e23f96763a6de5c)

Mon Nov 30 20:10:24 2020 +0000
Original commit date: Mon Nov 30 20:10:24 2020 +0000
Original commit hash: 6b0d1153c061c7f1e9259dd3f97d52593d073554

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bf93f6d2e8239e344a949f59e8a68967095d298 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:03:00 2020 -0800 
-------------------------------------------------------------------------------- 
Enable ADL-P HSIO RVP

Hsd-es-id: N/A
Original commit date: Wed Oct 14 15:34:05 2020 +0300
Change-Id: I57ffe614255fd5e50c50864820747a1749825986
Original commit hash: f68191e1f70bc73050443538f959fe2790d918f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc

================================================================================ 
Commit: abc43cff92c5a3c2d3f2596ef5341a2e8a96cfa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:01:37 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/PSF: Create NULL PSF library for IBL

There is no Primary Scalable Fabric (PSF)
in Integrated Boot Logic (IBL) but there are some
PSF library dependencies in BIOS code that prevents
from removing all PSF related code from IBL.
This change intoduces Null library for PSF that
is used by IBL code.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: N/A
Original commit date: Fri Nov 6 10:51:49 2020 +0100
Change-Id: If54b67acca6515b44693cf488318479c89a74f0a
Original commit hash: 241b4f94de041b290b55327ff57f072a88f178ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c

================================================================================ 
Commit: 4078839b2c40c15c39073b0ca7034cea27061cf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:01:29 2020 -0800 
-------------------------------------------------------------------------------- 
Allow BIOS to create a HOB for ME perf data

Added Extended Performance data structure.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18013880422
Original commit date: Wed Nov 25 14:02:27 2020 +0100
Change-Id: Idd09172ebcea0b41ec9edcbcf440e689696c0671
Original commit hash: c901f2a25ff2039247ce39cb6f3475ea637fe635

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c

================================================================================ 
Commit: ac099d53f4f680f22919336d1d1620c0a30f01af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:01:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Setting PcieSpeed to AUTO by default.

Setting PcieRootportSpeed to AUTO by default.

Hsd-es-id: 16012158076
[
Original commit date: Tue Nov 24 17:29:50 2020 +0530
Change-Id: If65e48fd2c53da4267a44782508ab82d4c061044
Original commit hash: 5ab81eec024e17b4b0243a36f078d36edbd21b78

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 76a48ba007a519acfb47f495f1bf37976776c95a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:01:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 30 01:29:33 2020 -0800
Change-Id: I659c2a173eefe7fa3215727fa188fa321de405e5
Original commit hash: 9786675828b39406ca4608e49e23384877b8bb0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e83b19f416c3fecaa68d2858a81324e4e8ff7cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:00:46 2020 -0800 
-------------------------------------------------------------------------------- 
BoardPkg/Iasl: Enable the GCC support in Fsp Wrapper - Platform

For AlderLake
1. Iasl 20200717 based on Windows used
Path: Intel/AlderLakePlatSamplePkg/Tools/Iasl/iasl.exe (Override by BoardPkgBuildOption.dsc)
2. Iasl 20200717 based on Ubuntu 16.04 used
Path: Binaries/Tools/Iasl/20200717/Iasl (Override by SiPkgBuildOption.dsc)

For MeteorLake
1. Iasl 20200717 based on Windows used
Path: Binaries/Tools/Iasl/20200717/Iasl.exe (Override by SiPkgBuildOption.dsc)
2. Iasl 20200717 based on Ubuntu 16.04 used
Path: Binaries/Tools/Iasl/20200717/Iasl (Override by SiPkgBuildOption.dsc)

Hsd-es-id: 1508491131
Original commit date: Fri Nov 27 10:11:58 2020 +0800
Change-Id: I22fe493a5002e905522f5e45c8b5d3e6dfb94bf6
Original commit hash: 98643af9bc851f86c573584b44dc40d309b026ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgBuildOption.dsc
AlderLakeBoardPkg/SetEdk2Env.bat
AlderLakeBoardPkg/bld.bat
ClientOneSiliconPkg/Fsp/BuildFsp.sh

================================================================================ 
Commit: f02fce231d2c2957ba8d355234bd7a4bd368623f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:00:37 2020 -0800 
-------------------------------------------------------------------------------- 
OverClocking: [ADL][MTL][XTU] BIOS - Remove XTU BIOS Interface Feature

Remove XTU related interface and source code

Hsd-es-id: 16012042023
Original commit date: Tue Oct 27 11:41:02 2020 +0800
Change-Id: I1768e2eed391a785269b5341e54e5a7da4eda502
Original commit hash: c9a40d16e5893df40d3b03dfef14158974a4be04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Icc/IccOverClocking/IccOverClocking.depex
AlderLakePlatSamplePkg/Features/Icc/IccOverClocking/IccOverClocking.efi
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.h
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockLib.c
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockLib.h
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockLib.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.c
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.h
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClockLib.c
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClockLib.h
AlderLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClockLib.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.h
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.h
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.inf
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
AlderLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.inf
AlderLakePlatSamplePkg/Include/OcSetupVariable.h
AlderLakePlatSamplePkg/Include/Protocol/IccOverClocking.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformDxeLib.dsc
AlderLakePlatSamplePkg/PlatformPeiLib.dsc
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: df0bf1a6749e28a45b3988f1add453ccf2c0a415 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:00:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit bd247296cdb7834f1e455fede940d77283bc1666)

Mon Nov 30 08:17:35 2020 +0000
Original commit date: Mon Nov 30 08:17:35 2020 +0000
Original commit hash: e8bbdc514bd55688ffd31d6fd884d3d4d66fd6ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 64db36ad5b316217752668ad48c9cb93339c0226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:00:27 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][sighting_central][sighting][1308185986][ADL-P][LP5] [ADL-P][J0][LPDDR5] Jedec WCK training failing spordically

Program PM_CONTROL.Dclk_en_reset_bgf_run = 0 when de-asserting EnableDclk
Issue:
Lp5 Wck Training was failing randomly at MC0 or MC1

Root Cause:
MC resets BGF and SPID when Dclk_Enable is de-asserted from MRC. This breaks PHY's 4x boundary condition for CA commands.
As a result of this CA commands gets clipped and DRAM doesnt understand the operation from MC.

WorkAround/Fix:
BGF design is different between TGL to ADL MC.
In TGL asserting/deasserting Dclk_en does not force the SPID to reset and the 4x boundary in PHY is maintained.
MC Design suggested to program cbit : pm_control_0_0_0_mchbar.dclk_en_reset_bgf_run = 0 when stopping the CK through MRC.
If PM_CONTROL_Dclk_en_reset_bgf_run bit is set to 0, BGF will continue to run even if dclk_enable is cleared.

Hsd-es-id: 1308185986
Original commit date: Tue Nov 3 19:23:58 2020 +0530
Change-Id: I28212a8c915feb27052a90b2b0d2f0e31ac35022
Original commit hash: ce7e16f8fe25382f16f6190ede51bea05ce39b06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 3d969e7a797cb3ed30694fd189109c9075b291f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 9 00:00:06 2020 -0800 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/Platform: [EGS] [Archer City] intermittent hang at post code 47

RcAllocatePool can't be used in DXE, so change it to allocate by AllocatePages.

Hsd-es-id: 1508380702
Li, JunX1 <junx1.li@intel.com>

Original commit date: Sun Sep 27 15:39:27 2020 +0800
Change-Id: I4c08fa0f09d7d43b945a2d8c01ef83f27477fdfb
Original commit hash: 84e0d201377f3f854b53230bdfe3743f0263dbb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d79d440f1b5c2c81285bf97341b9f8daef8711df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:58:33 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189553][ADL-P][LP5] Fix Late Command Training Failure on LPDDR-5

Issue:
Clearing BlockTrainRst on LPDDR5 causes failures on LCT

Fix:
Skip programming BlockTrainRst during LCT on Lp5

Hsd-es-id: 14011189553
Original commit date: Thu Nov 26 20:27:52 2020 +0530
Change-Id: If2adc7af06bad3084550cd56c43b79aca18b89fb
Original commit hash: fe57471280aaf4f4cf3aef37edac17a7d1cde11b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 14db47f734bd53c3911f357a48255f747f3ecc05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:58:28 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 727d560e7dc8e57f9e4a9675ce5b3b97de0c642b)

Mon Nov 30 07:44:49 2020 +0000
Original commit date: Mon Nov 30 07:44:49 2020 +0000
Original commit hash: 78a94cdb20edc0c6239e53c32e6f9516b9ba9730

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d89fdcc12c4b3b7acf0969e76fc823e968f53550 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:58:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Add Platform control option to hide Discrete Thunderbolt related BIOS setup option.

All of the Alderlake platform doesn't support Discrete Thunderbolt.
So we should add Platform control option to hide Discrete Thunderbolt
related BIOS setup option.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012195258
Original commit date: Tue Nov 24 18:16:27 2020 +0530
Change-Id: I35d2e83d04e1792b2c48d9e488e1be3d45cb912e
Original commit hash: de19f36d42e39d1aa5a6e7f4558fb2dd7e36d4cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: f9dc3404ec3670fb668a050cf686e85e627e2930 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:58:12 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14013029663][ADL-S | DDR5][2DPC support]

Implement initial 2DPC support for DDR5, focusing on 1R-1R and 2R-2R.

- Added CCC ODT table for 2DPC
  1R-1R: {{ 480, 0, 0 },{  80, 40, 40 }}
  2R-2R: {{ 480, 0, 0 },{ 240, 40, 40 }}
- Updated DQ ODT tables:
  1R-1R: {  48,48,48,240,240 }
  2R-2R: { 120,60,60,240,240 }
- CccOdtEncode_DDR5: bug fix, missing "break" for 480
- MrcSetOdtMatrix: add DDR5 support: Assert NomRd / NomWr on both ranks of the non-target DIMM
- DDR5 CATM: EarlyCsTrainSweep1D: per-channel composite results were stored in the current rank instead of FirstRank
- DDR5 CATM: EarlyCsTrainSweep1D: per-channel composite results were incorrectly calculated when eyes don't overlap
- DDR5 CATM: Sweep2D: final best VrefCA was only programmed on the first rank, it has to be programmed on each rank.
- DDR5 CATM: MrcDdr5EarlyCaTraining: zero out Samples array before each phase
- DDR5 CATM: Increased VrefCA sweep range from [65..75] to [65..80], change step size from 3 to 4
- DDR5 CSTM: Change VrefCS sweep range from [70..80.5] to [60..70]
- MrcSetDefaultRxVref: set initial RxVref to 0.902mV for 2DPC case
- DDR5 JWL: RankOut->Ddr5PdaMr3 value was not stored correctly for ranks 2 and 3.

[
Hsd-es-id: 14013029663
Original commit date: Wed Nov 25 21:45:17 2020 -0800
Change-Id: I2c4c38f30a5f02f09d32b7c8f5d90fe83ad737b4
Original commit hash: b2562b0b886020769857c6c6bb9ceb517b29faa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: f7f469fc1ffde0b0e9cadd21641a2e076a24be38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:57:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1487_00

Hsd-es-id: N/A
Original commit date: Sun Nov 29 17:49:07 2020 -0800
Change-Id: I9f30aafada8ef5c1c6baaac1ea3a9d2d80a8d849
Original commit hash: 36cdbe00a1b2d48b698e337c494a56a8d7068171

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fbaf9293fd87fadb2186fca9e4481698f0a29e07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:57:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 29 01:25:12 2020 -0800
Change-Id: I266adc1b26cbdbefb2bd27e1c834ef3a72397161
Original commit hash: af69e65c3a4d94d62868ff1a1fb44ef5aa76d029

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0da17ffac64f1048810240f4f819d570511f4def 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:57:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1486_00

Hsd-es-id: N/A
Original commit date: Sat Nov 28 17:49:26 2020 -0800
Change-Id: Ib0e0fdc9c7e38041ced0a58d354157c679bb2658
Original commit hash: 4bc494d9082e5935b97dbc8f0d1ea30383a00110

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0a21fd8152e651871d764ae512aa48cdf1ff57ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:57:19 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 28 01:25:16 2020 -0800
Change-Id: I0589daeb9e8c27e11964959eca364a18c69bb8f7
Original commit hash: 10301868fdda8e587470682bd64bf40d1836200b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fe17602a898f59f76cec0c241318730d7be127fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:57:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1485_00

Hsd-es-id: N/A
Original commit date: Fri Nov 27 17:49:08 2020 -0800
Change-Id: Ie19ef0767e417a72f7da08991ffd0feb8a9b929a
Original commit hash: 36da841762902a9a2b1160fee6d2574311b4773a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5ef912947c1281e2307506ccbb0ad0b2cde0f61e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:56:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remote Platform Erase - CSME Unconfigure

Added code to support CSME Unconfigure flow.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012123186
Original commit date: Thu Nov 26 00:00:08 2020 +0530
Change-Id: I9babd4d0b7af6085bdbccfec0ca7995ad7cff8cd
Original commit hash: 06b1ab4a4b338d36bae53ce1f9ea357f9316244f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h

================================================================================ 
Commit: e03672e0dea2b126562435e24a5fffb77fe5903b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:56:48 2020 -0800 
-------------------------------------------------------------------------------- 
Boot with eDebug mode enabled takes 30 seconds for OS to boot and no boot at all with debug

Added missing code, which installs EDebugHob

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18013625167
Original commit date: Mon Nov 23 12:26:16 2020 +0100
Change-Id: I7592c9f3748401bb385cfe8072d816c7fd2e299f
Original commit hash: 2b9daee141d4d2a470eac0fdfaa037aa974816e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/PeiMeEnhancedDebugLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c

================================================================================ 
Commit: 32d3da469189ab26a1ebef2cdabc81023a41a05a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:56:40 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit f37f32f8adf0d9e0f714d46fe075b78909143e15)

Fri Nov 27 11:47:42 2020 +0000
Original commit date: Fri Nov 27 11:47:42 2020 +0000
Original commit hash: 3e591fafe2068624dfc7b69418e7a48c1944d654

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1bf7b6b9d5c6517dfe85e18e6d42efc440b4967e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:56:26 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][AEP] - DG02 384 board support - Rtd3 support

  - Rtd3 support for DG02 384 board
    - Added for SD card controller
    - Removed WWAN , CPU SSD1, Touch panel 2 and GLAN.
  - Board Id changed to BoardIdAdlPDdr5Dg384Aep and Sku Id to SkuIdAdlPDdr5Dg384Aep
  - PCIe clock assignment change
  - Changes to Type C pcd configuration
    - CPU USB bit map update (TCP2,TCP3 - 0x0C)
    - Port map changes

Hsd-es-id: 16012111505
Original commit date: Mon Oct 19 12:21:38 2020 +0530
Change-Id: Ia921337d5424976e4945a9cfeb146dbe5e38b443
Original commit hash: 426cecd5559180b8360de5da9c57121c2015b330

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 890c107da41490450949ecded90ac2fab39953c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:56:21 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Increasing the timeout for CRID update

Bios is asserting due to timeout while updating the CRID.

internal-only: Not required for master
Hsd-es-id: N/A
Original commit date: Fri Nov 27 15:17:00 2020 +0530
Change-Id: I7fa11d8154380219080cfc781ef0e1b3c226292b
Original commit hash: 976bca2a940abd06975be29a43e70d481b3e03da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c

================================================================================ 
Commit: 39b014d10c7c3ab1c3a16de3ed8f1b50993f4065 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:56:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 27 01:38:44 2020 -0800
Change-Id: I310f66f9bebe255abd70b338a08479307184bb8c
Original commit hash: c78f95c1fa8c83adf92aaab8c04aecb11a580855

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d2a483140b16d05889260b22cb8f00a69e7adac1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:55:35 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AcpiTables:[ADL-S][HLK]:USB3 Termination test is failing with error "No Valid SuperSpeed USB Device found after reboot"

Correct port mapping

Hsd-es-id: 16011817884
Original commit date: Wed Nov 25 15:50:55 2020 +0800
Change-Id: I5d928d122c3299ae3975cc5478b300310e93ba13
Original commit hash: 90828e566d4d5111dd4014b23a916194f0682c44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl

================================================================================ 
Commit: 3cbc1030dc5b3e43b48a9baccb1f026f210cb071 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:55:12 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Close source code change to use MpService2 PPI - PART2.

PeiServices has been removed by previous patch
So need to remove it in FspMpServiceWrapper.nasm

And also add MpWrapperStartupAllCPUs function to both C and NASM.

internal-only:
Hsd-es-id: 16012155266
Original commit date: Thu Nov 26 14:28:07 2020 +0800
Change-Id: I02669cc233aba4b98be86ae9f6134f7d58d55b30
Original commit hash: 3793fbebaeb955f1052b71217ed37a736f06bfaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/Ia32/FspMpServiceWrapper.nasm

================================================================================ 
Commit: 52c34f6b2c0b053890d97118399ed87e05cd6eb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:55:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1484_00

Hsd-es-id: N/A
Original commit date: Thu Nov 26 17:49:58 2020 -0800
Change-Id: Ifdfd1e49a86a7f67a4171282e4fc1f1c272cce6a
Original commit hash: b0cf523c5102e66e358ad6df617ab5fa17ea7ab6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f3b662667dd9795045090c64b1860772e0a2ca98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:55:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - CpuPowerMgmtVrConfig

Fix policy default mismatch with Setup Default in CpuPowerMgmtVrConfig

internal-only:
Hsd-es-id: 1508576294
Original commit date: Thu Nov 26 15:39:10 2020 +0800
Change-Id: I4a0f0be7f68db92e34a1f4e6b4ef26c0ec681997
Original commit hash: bcee7e16a1c187308f54903eabcd00ebf44d24d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: ed51a229f32be42d86452e73ea86005c89d68fc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:54:43 2020 -0800 
-------------------------------------------------------------------------------- 
Peg10&11 BWG settings mismatch in BIOS 1413

internal-only:
Issue:
Register "G3L0SCTL" [0x478] values are overriden by CpuPcieSetGen3TxOverride()
Fix:
Changed LTCO offset as below,
R_PCIE_LTCO1  0x470 ///< Local Transmitter Coefficient Override 1
R_PCIE_LTCO2  0x474 ///< Local Transmitter Coefficient Override 2
R_PCIE_LTCO3  0x598 ///< Local Transmitter Coefficient Override 3
R_PCIE_LTCO4  0x59C ///< Local Transmitter Coefficient Override 4
R_PCIE_LTCO5  0x5A0 ///< Local Transmitter Coefficient Override 5
R_PCIE_LTCO6  0x5A4 ///< Local Transmitter Coefficient Override 6
R_PCIE_LTCO7  0x5A8 ///< Local Transmitter Coefficient Override 7
R_PCIE_LTCO8  0x5AC ///< Local Transmitter Coefficient Override 8

Hsd-es-id: 16011966247
Original commit date: Tue Nov 24 13:08:04 2020 +0530
Change-Id: Iab757ed4a8096843e8811cd4a7434addf2ad4a61
Original commit hash: 6412e91699944aae57e76cd46be3ee754ba59b37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: c75852d63368463e56a35012523d6441e853aae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:54:38 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2Sb: Implement REGISTER_ACCESS API for CPU SBI

Added REGISTER_ACCESS implementation to CpuSbiAccessLib. This will allow
the modules that have to use both P2SB and IOM SBI to seemlessly switch
between implementations depending on the projects. Implementation is
based on P2SB library. One exception is that 8-bit and 16-bit access via
message is not supported as there is currently no use case for that.

Hsd-es-id: 16011413012
Original commit date: Tue Sep 22 15:08:11 2020 +0200
Change-Id: Ie2289f7714a6f0ceed0b333f99a99ea9152f34bb
Original commit hash: 63855f73ccc5c1eae1947a033d5baa5ea66c34b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/CpuSbiAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c

================================================================================ 
Commit: e245e6811959d757bda9bdff135aff9aa50029ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:54:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 26 01:28:15 2020 -0800
Change-Id: I3eda10e636eba5d300aa3ca554cd667cebc482de
Original commit hash: bb2603cf5193c18e8c2014c378b8a15fc33e0655

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0846473280e8f28089772fe527b91e55057069a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:54:30 2020 -0800 
-------------------------------------------------------------------------------- 
MSC is blocking S0 Idle Residency, when cTDP BIOS Control is enabled.

- Resolved PC10 not reaching issue caused by duplicated MCH BAR OperationRegion declare with TCSS but different contents.

[
Hsd-es-id: 16012195767
Original commit date: Wed Nov 25 12:52:14 2020 +0530
Change-Id: I763e3db1e6fb86dab4ea963e7165ef6aa8d01036
Original commit hash: 72a5ccc49fdc4413b700dc76f5f911597d847885

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl

================================================================================ 
Commit: 65332745a68979be6d43dde8d9e283125d1658d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:54:22 2020 -0800 
-------------------------------------------------------------------------------- 
Adding Extra TCSS Debug Messages.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: NA
Original commit date: Wed Nov 25 16:17:50 2020 +0530
Change-Id: I3882abf91282042fd0f2b95ec39db0e803f7b148
Original commit hash: 12fd3a9a5305af994f7b3843d2ff88462786a764

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 356e541ead8b274c2563db8119befa03dcb5980c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:54:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS][PCIE]-Incorrect PCIE segment default value.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012161946

Note:
1. From ADL Program onwards it was excepted that iTBT RP SEGMET register HW
 default value should be set to 0x0. However it was having some garbage value.
2. So only for ADL Program we are adding workaround to Clear iTBT RP segment
 register HW default value.
3. This is the reason why we have defined 'R_SA_PCIESEGMAP' MARCO only for
 Alderlake CPU.
4. Masking update of iTBT RP Function Map Register to only update iTBT
 RP Function number and not clear other register.

Original commit date: Tue Nov 24 19:39:52 2020 +0530
Change-Id: If6373a9301b208b26da7ef0c0f1c04e481d6be97
Original commit hash: 4b257ffbd0118e7edc835618086dfbaa1a6cfe9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 17fa5755d7ebdb34fa8e7c448393363257322f2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:54:10 2020 -0800 
-------------------------------------------------------------------------------- 
Add library instances for compatibility

Makes the changes because of incompatible code change from Edk2 commnunity
which adds some dependency for some drivers.

Hsd-es-id: N/A
Original commit date: Tue Nov 24 16:09:12 2020 +0800
Change-Id: I2983876702f74c857de37ec191d7efc2920340a5
Original commit hash: c05be412032ffe2476b5aabc802e79550ce9bbdf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc

================================================================================ 
Commit: e45af46cec5376d96089935c24832a35080a8e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:53:59 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform

1. Align VpdPcdPcieClkUsageMap with structure PCIE_CLOCKS_USAGE.

2. Seperate ADL-S and ADL-P board package.
Currently, ADL-S and ADL-P have standalone FSP. It means AlderLakePBoards and AlderLakeSBoards are exclusive.
To save binary size, ADL-S BIOS size shouldn't take up ADL-P BIOS size and vice versa.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 23 21:22:24 2020 +0800
Change-Id: I3c88dda18c12083dde6651341625d45ffd5b5ef7
Original commit hash: 4616a885b6f0f2cedf8e960d5de91861687a585e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc

================================================================================ 
Commit: c191675740f5cd7a2cf4a79efc712f61fb0f6c86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:53:49 2020 -0800 
-------------------------------------------------------------------------------- 
Enable _CPC nominal  performance and _CPC nominal frequency in performance scale
 - Updating the Scaling factor for Atom and Big Core

internal-only:
Hsd-es-id: 16012200335
Original commit date: Wed Nov 25 18:38:14 2020 +0530
Change-Id: Ieae81b635dc29aac4aeb22088771b9e6a1f38078
Original commit hash: cf226a3d847775bf9ffa2413650d366c07ecabfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 257985e0a4e8fb3e26675c0d8e1546424d46154b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:53:45 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]:Removing gpio pins E22 and E23 from gpio table
        1) Remove the pins from gpio table
        2) Remove the occurance of E22 and E23 pin for AuxOverride.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012098982

Original commit date: Wed Nov 25 15:17:07 2020 +0530
Change-Id: I0584044167dcb66c26e95bf109eefaef882318ae
Original commit hash: 9b607aeb0a550528bc20ce086c309ebd17f99c87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 1f274756838c2955d0c9f6742c46ad2b33e8166e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:53:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Add ISH based Dynamic SAR support in BIOS

The index values from Dynamic SAR sensor are sent to the ISH HECI SW driver
via the HECI interface by leveraging the ISH FW State HECI client. Upon
receiving the FW_STATE_CHANGE event, the ISH HECI SW Driver calls the
ISH custom _DSM method to notify BIOS with the updated index values. BIOS
buffers the latest index values and send a notification (using WMI) to
WiFi driver. WiFi driver shall query the BIOS for the current power policy
to be used to control the TX power of WiFi antennas

Hsd-es-id: 16011768910

[
Original commit date: Tue Nov 17 14:06:56 2020 +0530
Change-Id: Ic6ae01777a7349992cb416f54563bed3be8d308d
Original commit hash: 7244205f14959c688bf6363000dcf18ebbfb9c1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidDynamicSarDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MofSampleDev.h
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl

================================================================================ 
Commit: 27fa11a4d199061ce6148aaae95065ed7fb29dad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:52:47 2020 -0800 
-------------------------------------------------------------------------------- 
Fixing VT-D option is getting as grayed out by default in BIOS page.

1. Removing dependency of "DisableTbtPcieTreeBme" BIOS setup option on VT-D.
2. Linking few of the VT-D realted policy with EnableVtd BIOS Setup option.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012157227
Original commit date: Tue Nov 24 18:45:00 2020 +0530
Change-Id: I7e2298ccbe59db64c607606a08413fad3f93ed31
Original commit hash: c7dbe1a54e6665a75ca7ee84063c844c8437bb7b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 9165df69dd2c08c366a947e49946150c3beda23e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:52:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 6f726c321168ab8390596b30d23f521aa7b240a3)

Thu Nov 26 02:22:13 2020 +0000
Original commit date: Thu Nov 26 02:22:13 2020 +0000
Original commit hash: 3a6692c264e0dfe196e0252afbae6b2f5e46cdbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94f0719615dd8324fb577a17ec65f2ff490cd756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:52:10 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Remove CpuPolicyCommon.h from Public Include

SiPolicy.h is the only consumer of this Public header.

CpuPolicyCommon.h has just only the Config Block includes.
Remove the header and include the necessary includes

internal-only:
Hsd-es-id: 1508558213
Original commit date: Mon Nov 23 17:02:44 2020 +0800
Change-Id: Ic501369abe0d68cfa12798261829edeb8d5dfeda
Original commit hash: 1412f8392caf4f48feb09d4a8317b7e38e1a6d48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPolicyCommon.h
ClientOneSiliconPkg/Product/AlderLake/Include/Ppi/SiPolicy.h

================================================================================ 
Commit: b28feacf58cde7826ca10155ebd65fd616be5e14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:52:06 2020 -0800 
-------------------------------------------------------------------------------- 
Some Intel\ClientOneSiliconPkg\Include\ConfigBlock\**\*.h config block name and config revision name are not synchronized

Synchronize config revision name with config block name.

Hsd-es-id: 1508565130
Original commit date: Tue Nov 24 14:26:44 2020 +0800
Change-Id: Ic229a74242ac24e73f9d1a411f1f9e8ca4527f52
Original commit hash: 2e291948a84a327bf81d4734a65e12ea9a3700b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Espi/LpcConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioSataConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Itss/InterruptConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Itss/IoApicConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/P2sb/P2sbConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Smbus/SmbusConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Spi/FlashProtectionConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Wdt/WatchDogConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c

================================================================================ 
Commit: 27abf500a1e7600943e885fa74f73bbe2fb9f62b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:52:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1483_00

Hsd-es-id: N/A
Original commit date: Wed Nov 25 17:50:50 2020 -0800
Change-Id: I01f0c3e467604e00b0d2efade012b2fdec5f4644
Original commit hash: 2c3a1887c261fd4aa43f465afeced28665b64b01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b660ab7fd58dd22ad696115230906d86af418a44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:51:22 2020 -0800 
-------------------------------------------------------------------------------- 
KW issues in ClientOneSilliconPkg\Cpu\..\PowerMgnt
 - Updated the type cast for BIT1.

internal-only:
Hsd-es-id: 16012200448
Original commit date: Wed Nov 25 19:35:44 2020 +0530
Change-Id: Idb4787d152d814090eede4aab21c19139ede75fb
Original commit hash: 200de8e6d85794f2af229cfb928187c2015cc1b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 1acab642a775f0236f8285cbaeeacd811eca7653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:51:14 2020 -0800 
-------------------------------------------------------------------------------- 
ACE/VP: ALC701/ALC711 endpoints are not enumerated for HD-A interface with MTL BIOS

Fix access to unmapped memory.
Change HWID for ALC701.
Waiting for IRV bit after sending command to codec insted of
instant return.
Assume codec revision id when unreadable from codec.

Hsd-es-id: 18013713144
Original commit date: Wed Nov 18 12:10:44 2020 +0100
Change-Id: Ied9a49d129515b1a7218116d6b9b5646c7b5697f
Original commit hash: 320d495c652ffdf4ecc462d15045c51d42a04bef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c

================================================================================ 
Commit: a2121653c27c7f93465d9f36fcc868cac2fc635e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:51:10 2020 -0800 
-------------------------------------------------------------------------------- 
Update the Socket information in SMBIOS Type4 Table
- Added the Socket type for ADL processors

internal-only:
Hsd-es-id: 16012189645
Original commit date: Wed Nov 25 18:25:48 2020 +0530
Change-Id: If06c4af9cb7c99af67066626682b963c76469418
Original commit hash: 32ee311e43de74aaf5b8e6c7b185d00767fa071e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: bd04fe7553870b4ac0de4eed1fc494f454aac52b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:50:59 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions

Remove wrappers for Psf<Hide/Unhide/Enable/Disable>Device functions
Remove wrappers for PsfEnableDeviceMemSpace, PsfSetDeviceBarValue functions

Hsd-es-id: 18011980290
Original commit date: Fri Oct 23 15:51:49 2020 +0200
Change-Id: Ib19b95df88da71793c44226957dbd48e5307f5e9
Original commit hash: 75b2efce83b8d9a17df3f8e479cc50d1988bd737

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c

================================================================================ 
Commit: 4ba2526cdacb78db7c874baa0b9fb99e796611fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:50:54 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/FruPmc Add MMIO PMC Bar argument in few IP blocks

- Added MMIO BAR argument to serial and HDA calls
- Implemented XHCI PMC disabling for EBG IOE
- Corrected USB controller for IOE

Hsd-es-id: 18013894301
[
Original commit date: Tue Nov 24 14:00:59 2020 +0100
Change-Id: I98212ae02cb6274fde89569c0b5d75551083ce0f
Original commit hash: 3fe626d95eeb39f58b994bdd19216dfcb44ccb6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c

================================================================================ 
Commit: ce6a83c7760b185af5fbd2931db060d712619b7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:50:49 2020 -0800 
-------------------------------------------------------------------------------- 
[MeIgnition] Do not call me SpsIgnition

SpsIgnition name has been used to mark Server segment.
Currently it suggest is has something in common with SPS,
what is not true.

Due to this naming convention is changed and
'MeIgnition' or 'Ignition' will be used

Removed ME_OPERATION_MODE_SPS_IGNITION also as not valid anymore

Hsd-es-id: 18013895668
Original commit date: Tue Nov 24 16:04:45 2020 +0100
Change-Id: I558b7bc500232d76986a97077d036d309c894aea
Original commit hash: 470d8a2a45ba3b9b0d37b24c4dd015d6cafe6b3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/Include/MeTypeDefs.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf

================================================================================ 
Commit: 5d526b31e47c94e0099bd05a1c771e91d05dd624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:50:38 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0a56b882b870651e1bb5011584a267e37ed518f3)

Wed Nov 25 10:02:01 2020 +0000
Original commit date: Wed Nov 25 10:02:01 2020 +0000
Original commit hash: 5f8c777404d1898d2bf69d71474100309aff296f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a69dbc4c4c3ff4bad12f30537bcbbb379eb53d1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:50:27 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A2][Brooks\Douglas][Tornado] issuing DPC interrupt cause to system hang.

Hsd-es-id: 1308129412
Original commit date: Tue Nov 17 11:15:29 2020 +0530
Change-Id: I956b091146bbd0e4a2cc493a52037634926a3c42
Original commit hash: 336b758a5e389155cb6c2ce2836e79d73472c6f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: c08a9257d89a49586bddce87bf8e6f26310bde74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:50:23 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 25 01:28:11 2020 -0800
Change-Id: I22594f440be493d3fd932ee12f635a3793d677b9
Original commit hash: dbe001b6a2168cee5fd6ec831efb7cf251d84f83

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b9547f1484cba96a4e4cb6e040d91321060c157b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:50:19 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/GPIO: Create GPIO libaries instances for IBL

Initially GPIO definition for IBL has been copied from EBG PCH.
The definition shall be updated for IBL.
To complete this new instance of GPIO Private Library
(PeiDxeSmmGpioPrivateLibIbl) has been created.
The definition has been updated for 5 native/hardwired
GPIO pins.
GPIO ACPI code has been updated as well.
Dependent GPIO Platform BIOS code has been updated.
Notes:
1. Virtual GPIOs (vGPIO) support shall be implemented in separate change.
2. GPIO definition update has been based on version V.28 of GPIO HAS

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Link to HAS: https://wiki.ith.intel.com/display/PCHLESS/viewpage.action?pageId=1377310966
Hsd-es-id: 18013844596

Original commit date: Fri Nov 20 09:15:03 2020 +0100
Change-Id: I9c5e2d0cff697e693ba3bd7ea32ccf2701c30a69
Original commit hash: 7b086ea3344282c86b25060883d836d570520c22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h

================================================================================ 
Commit: 9f9b4b7f220859406d0fac524dd241ab3c11af4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:50:07 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL P] Update Display config table as per the default display design

Hsd-es-id: 16011950656

Original commit date: Mon Nov 23 15:47:17 2020 +0530
Change-Id: Ie604734c28a6e2a3899b83f0e12988237802851a
Original commit hash: a73bc042f8892dc0a9a86862180f6da00453d00a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: be51500fb260e6ec2cbef20cf19e6c6c986d322b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:49:50 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][22011752839][ADL-S] Critical KW issues found in BIOS build 1481_00

 fixed critical kw issues including uninitialized variables(OrigCccPiDivider, SaveCaValidPiGateDisable) and incorrect array size.

Hsd-es-id: 22011752839
Original commit date: Wed Nov 25 15:10:57 2020 +0800
Change-Id: I850fa165a733d387b48aa9fcc19adbb4e54f8f72
Original commit hash: 097e6326de1ce0206f53969f7e104e92cf0608d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 5cd70ac297776eec8107976c16b2f58db81b84ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:49:36 2020 -0800 
-------------------------------------------------------------------------------- 
[UART] UART 0 controller init for Bios debug logs

Part 2 - FSPM Update
ADL-P Boards have UART0 controller routed to debug port. Hence init serial logs on UART0.

[
Hsd-es-id: 16011410997
Original commit date: Tue Nov 24 17:18:02 2020 -0800
Change-Id: I325e90209980ed741c1c3e05e07c55f8dbcdd43a
Original commit hash: d6e79523e1b7abd2e9a14ff95d4ca40c40311dc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 7f16eb8b53089b89db1705993783eab097a0cccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:49:25 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b0256c96c65edaf4968d21c3b651c1dad9ef48e9)

Wed Nov 25 06:49:48 2020 +0000
Original commit date: Wed Nov 25 06:49:48 2020 +0000
Original commit hash: ca05af966e02ac024d8fc577bd7fe190c86b01fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f2c6d07dcfbdcfdb1d664d78a673f8bbcf8f0b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:49:11 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Cpu: Simplify PRMRR MSR setting logic for remaining cores

The PRMRR BASE/MASK MSR in BSP is set by MRC. PeiCpuInitLib is
responsible to sync PRMRR BASE/MASK to remaining CPU cores.

Today's logic in PeiCpuInitLib is to call a FRU layer
PeiCpuInitPrmrr() and the FRU layer PeiCpuInitPrmrr() calls back
to common layer CpuCommonLib.SetCorePrmrr() for each CPU core.
SetCorePrmrr() syncs the BSP's PRMRR BASE to all other cores.

In fact, because MRC sets PRMRR BASE/MASK in BSP correctly, CPU code
could simply sync the BSP's PRMRR BASE/MASK to all other CPU cores.

Several changes are made:
1. FRU layer PeiCpuInitPrmrr() is removed because the logic to
   sync PRMRR BASE/MASK is common.

2. SetCorePrmrr() is changed to SetPrmrrRegion() because other
   related registers might be set as well.

3. New FRU API IsC6DramSupported() is added to control whether
   to consume CpuSecurityPreMemConfig->EnableC6Dram.

Hsd-es-id: 16012189128

Original commit date: Fri Oct 30 09:47:10 2020 +0800
Change-Id: I3afc597d89a77acd629c58edac2cfe529b46a5cc
Original commit hash: e7bf0a461ee23de589744b51ae9ce994447716a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 828a5964892440194f0c1b23a9640fee6f79e277 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:49:04 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg\PcieRp]  Updating the  Pcie  initilization  as per  BWG

FCTL  is invalid register for  ADP P
ADP P  supports max payload size of 256.

internal-only:  Changes need to be ported to master
Testing: Boot to OS in simics
Hsd-es-id: 16012133611
Original commit date: Wed Nov 11 15:16:02 2020 +0530
Change-Id: If5ce1044802d12523af5e3898d414e2c2710957e
Original commit hash: 66a69ac1db3c3b9d16c401df5f76517f87b76294

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: b60c082c3744a7145705b7580982aba8b32f64dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:48:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 24 18:45:53 2020 -0800
Change-Id: I8ecd1431076ca4107a86363893d20486134e2e0d
Original commit hash: 77ee7fe9b2e251511729ff554f502eace92b66af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c632766d24ca831a29e7de74f4125233d91a84fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:48:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1482_00

Hsd-es-id: N/A
Original commit date: Tue Nov 24 17:50:19 2020 -0800
Change-Id: I19a39b23acc2e51c9f8377e52f212a18558876a8
Original commit hash: a88ee0c024c145e94dd6fd5488d124cc26b78b23

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f89c548935e114b6d637ff28640f92422000c220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:48:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ca4a7563031aa1c81ce7e88d7ef569d40cf7736b)

Wed Nov 25 00:17:59 2020 +0000
Original commit date: Wed Nov 25 00:17:59 2020 +0000
Original commit hash: 1eb15fbb9bec40225c99a241c2a9365ac4df458c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8bbfb667b629555195aaa94f3400f552bc016f33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:48:27 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1308151981][ADL-S][B0][DDR5] WrT margin drop after RTL

Issue:
 Observed WrT margin drop (shift) after RTL step in MRC, however next RMT that comes after RTL fixes the margins. The issue exposed more on high speeds.

Root cause:
 Issue is related to Generic MRS FSM in MC.
 In the last section of JEDEC Init we use Generic MRS FSM to issue PDA MRs.
 MRS FSM expects at least one MR in non-PDA mode, and then PDA MRs.
 We have only MR10 and MR3 in this group, both are PDA once WRVC1D is done.
 This caused JEDEC Reset to not program WrV per-device properly, hurting WrT margins.

Solution:
 Merge NonPDA & PDA Registers into a single sequence for Generic MRS FSM.
 PerformGenericMrsFsmSequence: configure the NonPDA MR's first, followed by PDA MR's, in a single FSM invocation

[
Hsd-es-id: 1308151981
Original commit date: Tue Nov 24 13:35:05 2020 +0200
Change-Id: I498b0980647dd277537fd8a7267b5ac0bc7c19bc
Original commit hash: 2a87c8eb4ad43e17f1a93529df5f5bd62728b7af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: db29b465c1442a5a837d8818f71d9703aebd9589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:47:40 2020 -0800 
-------------------------------------------------------------------------------- 
Peg10&11 BWG settings mismatch in BIOS 1413

+-----------------------------+-------------+-----------------+
|      Register               | Offset      | BWG Recommended |
|                             | [BitField]  | value           |
+-----------------------------+-------------+-----------------+
|PTMECFG.PGTSCFF              |03B0h[11:9]  | 0x2             |
|PCIEPMECTL.DLSULPPGE         |0420h[30]    | 0               |
|LPHYCP4.DPMDNDBFE            |1434h[12]    | 1               |
|LPHYCP4.OSUSSP               |1434h[9:8]   | 0x2             |
|LPHYCP4.LGUSSP               |1434h[7:6]   | 1               |
|LPHYCP4.OSCCLKSQEXITDBTIMERS |1434h[5:3]   | 0x2             |
|LPHYCP4.LGCLKSQEXITDBTIMERS  |1434h[2:0]   | 0x2             |
+-----------------------------+-------------+-----------------+

Added ADVMCTRL [0x5BC] programming for PEG11 also.

internal-only:
Hsd-es-id: 16011966247
Original commit date: Wed Nov 11 17:10:30 2020 +0530
Change-Id: I9109e15b3f617cd814f67adfb54a02b65e3beeb6
Original commit hash: 1215bb10e7ee6ad9156caf67c25ef8124d67ee26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 60e159b22413e708f583226a0a98dba4138eebeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:47:26 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI init code cleanup

Removed unused IP V17_0 definition from IP_VERSION enum. Properly marked
CPX programming for ADP-S.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: n/a
Original commit date: Mon Nov 23 08:22:38 2020 +0100
Change-Id: I80e882da740d46dbb3ed310a39d132ad3a4a087d
Original commit hash: 38735179940aba853828b53d679f77b93944d9c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h

================================================================================ 
Commit: eedbbf5cfb0b89091250e5fe333c075c0dea61c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:47:13 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Verb table change required for DMic attached to codec config on ADL-S on-board ALC711

VerbTable update for ALC711

Hsd-es-id: 18013884482
[
Original commit date: Fri Nov 13 10:49:15 2020 +0100
Change-Id: I7ff32d1eebe96e9353f16fda3f86a64bb7cb12a7
Original commit hash: 456def271a19f743397ee77549d5ef440925c65b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: 342ca58063021282ce9c991e02e89672d831abfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:47:01 2020 -0800 
-------------------------------------------------------------------------------- 
18013836111: [ME][EGS][ArcherCity] EoP incorrect status in BIOS Health Status

When boot scenario causes enter setup and then change MeUefiHealthStatus
Setup information is not updated. To avoid this in Dxe phase each MeUefiHealthStatus
triggers notification on gMeUefiFwHealthStatusChangeGuid.
After configuring setup strings platform code hooks this notification
to update setup information.

Hsd-es-id: 18013836111
Original commit date: Wed Nov 18 13:47:52 2020 +0100
Change-Id: I5e0b52ea975735c6a25eaf29e3b24b743ee0e590
Original commit hash: 9f90f61795ab0983ac2a6f3adcf0297ab016670e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c

================================================================================ 
Commit: 0c08044804d26da0f6bfae67e13032e5c6339105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:46:58 2020 -0800 
-------------------------------------------------------------------------------- 
18013880552: [ME][SPS] Modify Delayed Authentication Mode (DAM) HECI Interface (Revert changes)

This reverts commit e99feecd95a35beba0d0ccfa67f358a7615333c4.
SPS decided not to change DAM API, so BIOS changes for DAM has to be reverted
DAM changes has to be applied before CoreBiosDone.

Hsd-es-id: 18013880552
Original commit date: Mon Nov 23 11:09:03 2020 +0100
Change-Id: I75f17c57654159ade93ebdad7c35af77e87988b1
Original commit hash: 35f0ae3c829ac6f4ef7241d4e9a9e4730463dd47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.inf

================================================================================ 
Commit: c410efa49929931a3a548f3261804bf106d7eacf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:46:54 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: [ADL] Expression cond() in CpuSetup have the incorrect setup default

Resolution: Syncup from RKL to resolve same issue on ADL:
            CPU_SETUP.EpocFclkFreq use invalid conditional statements in the default value assignments.
            Because PlatformFlavor are not known until runtime, so any usage of EpocFclkFreq during BIOS boot will have the incorrect setup default.
            Remove existing .hfr cond() logic to ensure correct value are used.

Hsd-es-id: 1508528774
Original commit date: Tue Nov 17 15:24:07 2020 +0800
Change-Id: I9fc9e75cbc86940bb4e194ce9287069bca577036
Original commit hash: 83a37f416b73e16229476179ced21512cd1adbb5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 126cd7eb415608493130f0cd0c5599b6d0ca41f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:46:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 24 01:27:22 2020 -0800
Change-Id: Ic20bcfaee07eff3871a740fc7b3b4ceab61f346a
Original commit hash: 80ac9f2449b05a49266563866bd79f81d134fb1b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0a0f7e4a529eec0ec11ced0453ff2a2f6c5bd063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:46:25 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/MtlSoc: MTL UFS support

Added UFS initialization code to MTL SoC FRU. Additionaly, created routine
to support UFS Inline Encryption feature, and setup option to control
this - it is enabled on MTL by default.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18013772817
Original commit date: Thu Nov 19 13:49:00 2020 +0100
Change-Id: Ie8c2f61619553160fa481d8c8d6e05831328c60e
Original commit hash: e6b4149f629010c5a6c24549e8e7ffdde001c931

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Scs/ScsConfig.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsIosf2OcpBridgeRegs.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c

================================================================================ 
Commit: a23038136a8fcf1681b318d2a1b0817b0bb8e03d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:46:21 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Add support for ADL-P AEP Board

Added ADL-P AEP BIOS Support
- Power meter support
- GNSS Disable signal support
- TCH pannel support

Hsd-es-id: 16012188475
Original commit date: Tue Nov 24 11:30:54 2020 +0530
Change-Id: If9ab7a5622efd10a58800cd3569279be5a73a187
Original commit hash: 50fc33182a79a9721c852a694ff930e689d30279

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: d3d727595d7f986bb586e3c3fec82713b401114d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:46:14 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-J0-PO] Setting PCIESD to 11 is not support for SIP<17.

Setting PCIESE to 11 is not supported for SIP<17.

[
Hsd-es-id: 16012158076
Original commit date: Fri Nov 20 13:45:12 2020 +0530
Change-Id: I942e7d30f14c4e1376754e638c9e282345a7e847
Original commit hash: db8d3d3213cf121dea1b66389f4ee1a62d11841d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 6bf8d4af443a5934f530eea74fdbbcf40035e49c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:46:11 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOnePkg/Gpio: Max Pax number for VGPIO gpio group is inreased to 29

For THC  two more VGPIO pads are added

internal-only: The changes are for ADP P and should go in master
Hsd-es-id: 16012187552
Original commit date: Wed Nov 18 20:16:31 2020 +0530
Change-Id: I657aca41f8c5c26fa4377812213897da8e3aaa4a
Original commit hash: 591760b0f9f952e2021ecf1e93ccc235df00deb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h

================================================================================ 
Commit: 30b27fc094373ef00f1525d5701c63614fe6fb4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:45:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TXT] Disable TXT in case SACM reports TXT failure

The change will allow to unlock memory in SCLEAN flow, then
later it will disable TXT mode.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 22011170745
Original commit date: Wed Nov 11 15:51:45 2020 -0800
Change-Id: Ie4507b8e75539ba3e5e41affcff7a3762620cfa3
Original commit hash: 696b39f0d85f7700c30096165ca5fa9d41fb3188

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c

================================================================================ 
Commit: ac8133ca3ec016f71695366f8a80cb1fcfd1f22a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:45:32 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: [ADL-S] Power Meter support for CRB

Add ADL-S power meter support for below CRB SKUs.
Three power meter tables are required for the corresponding SKUs.

Table #1 (DDR4 ERB/CRB)
  03_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_RVP(ERB/FAB1/FAB2)
  04_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_EVCRB
  05_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_CPV_RVP(FAB1)

Table #2 (DDR5 ERB/CRB)
  06_ADL_S_ADP_S_DDR5_UDIMM_1DPC_CRB_FAB1/FAB2
  08_ADL_S_ADL_PCH_DDR5_SODIMM_2DPC_RVP FAB1
  09_ADL-S-ADP-S-UD5-1DPC-PPV FAB1/FAB2

Table #3 (DDR4 S12 Board)
  12_ADL_S_ADL_PCH_DDR4_SODIMM_1DPC_RVP

Hsd-es-id: 1508506399
Original commit date: Mon Nov 9 14:49:45 2020 +0800
Change-Id: I7450dffc3dcbdea97ce895cbf0d99043a68f8c8b
Original commit hash: 6e1c496b8b105acd01826e7f519796094283abb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 83f6eba88f35c2867751c28a53463c2f3b58e723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:45:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1481_00

Hsd-es-id: N/A
Original commit date: Mon Nov 23 17:51:02 2020 -0800
Change-Id: I63831ef9def1b94c69e262b7e56ae97ec2e1ee23
Original commit hash: c82125dae7be6e345a66db200221926e5de8c348

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8ff2a71105757dc744eee87c2fd2225601e86acb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:45:11 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Close source code change to use MpService2 PPI

Issue:
[ADL] UefiCpuPkg/CpuFeaturePei caused hang in FSP API mode bootloader
when FspsUpd->CpuMpPpi set to MpServices V1 produced by bootloader.
The reason is that Cpu RC started to use UefiCpuPkg/CpuFeaturePei module which depends on MpServices V2 PPI.

Solution:
Discussed with bootloader team and aligned that only MpServices V2 will be provided by bootloader.
It requires RC code to change all existing dependency to MpServices V1 to V2. Otherwise RC code cannot work with bootloader.

internal-only:
Hsd-es-id: 16012155266
Original commit date: Wed Nov 18 17:50:40 2020 +0800
Change-Id: Ie423dda9b933b57971ad7dedf10e8db97c789387
Original commit hash: 7238c5d21c7caa4b4c2cdb2843ef3ded839cedc2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 44d39de3d45c31c0f87d85a369cbb1f9529e6dc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:45:07 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: MTRR Init Table and GDT needs to be 64 byte aligned for eSPI

Sync the modification of OEMx.

internal-only:
Hsd-es-id: 1508553179
Original commit date: Thu Nov 19 10:29:29 2020 +0800
Change-Id: I46d534e55c2cab0b129e213263d9af68dd85ef5e
Original commit hash: 373da6172262ec17f76bf8a0a36b2b4b3dfbff37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm

================================================================================ 
Commit: 240593b2672771f1652c2761da6d1000e851a4c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:44:57 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Update WA of pad termination

Apply 20K PU on ISH GP Pins to all Sku.
Apply 20K PU on GPP_F4 to S03 Fab1/Fab2.

internal-only:
Hsd-es-id: 22011296196 1508250611
Original commit date: Wed Nov 18 08:58:49 2020 +0800
Change-Id: I0d478c940197f41c95ff6aba531d9983435a8226
Original commit hash: ed1989723d30d794eb95557443a07a59fd7a2fad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/Include/Library/SiliconInitLib.h
AlderLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c

================================================================================ 
Commit: 73f16f0ef5326e7dc9c8fc9de75610e7a7160e06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:44:34 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Scs: Bios need to program IOSF-OCP programming for UFS

If the UFS is not the boot medion bios need to program the power and clock management fields.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 1508566474
Original commit date: Fri Nov 20 20:34:18 2020 +0530
Change-Id: I999fe7fee1af3dc33f1243366bcba31faf415256
Original commit hash: e0e3c1c6cc12c7bfbc05d4fbf116864a589eb079

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c

================================================================================ 
Commit: 59e05443a54561581a8c3939e249a4d6d916f0cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:44:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 23 01:26:17 2020 -0800
Change-Id: Ic7357752429ffdd09a4e173cbf80e74aa0980397
Original commit hash: a9cbe9841edcac31570f394218334ca95601daca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e134a37f10a0d9017f7cd928d83e80e433dadae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:44:00 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PmcPrivateLib: PMC Pwrmbase programming on IBL

Added correct PwrmBase enabling via ACPI Control register. PCI_COMMAND
writes are w/a for Simics and should be removed when proper enabling
will be supported.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: N/A
Original commit date: Thu Nov 19 12:03:29 2020 +0100
Change-Id: I765fbdedf3a523eb7ac7a7aaa1cd405c53fe5ccd
Original commit hash: 74b9e23c846fe21c80eed5294085f4d3b2dd058b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 0e666db4a56f3a013e64b6e2091548b47a8b60cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:43:37 2020 -0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW4720
 - Updates to ADL S ICCMAX, TDC, PL2, PL4 values

internal-only:
Hsd-es-id: 16012161788
Original commit date: Thu Nov 19 12:51:40 2020 +0530
Change-Id: Ie780a8eedda581aff9f518a7d76cc3f3b43101bb
Original commit hash: a3297fafa985b43ea97641650bae40725f885964

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 425588d6bb55010a1903f631bd7ba1391930015e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:43:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1477_00

Hsd-es-id: N/A
Original commit date: Sun Nov 22 17:51:46 2020 -0800
Change-Id: I29ebf2534d9fbe49dfa835bc4deeb5f9fab51449
Original commit hash: 6376ec44b63ddef9c8958d851a852c9aeccda7a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 87f5e1e2a292b576febe970337307ec851dd550f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:42:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 22 01:24:09 2020 -0800
Change-Id: I662c2f0b291eb7cff944b7432730a79c4789df24
Original commit hash: 943683fa3e20c4e3bb69089a1778010629518d76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5aae90947870ead464e909756dbe4adca57569df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:42:43 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1476_00

Hsd-es-id: N/A
Original commit date: Sat Nov 21 17:49:41 2020 -0800
Change-Id: I47af6354e7328858de37e08c468ddd40dd04d379
Original commit hash: 20824dd47cbb8293bd064489bdfa4be90b063249

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bdc24d24f683300fa813c0c8e9110b635adea03d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:42:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 21 01:26:01 2020 -0800
Change-Id: Ibcf71a066365205bb3fa6c0561c2da1caf4dbd29
Original commit hash: a29b11ba9fd6621afd572696b5bf5d242e1101f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 548e7a072df90303db49f2337b1c35ff60c3f80b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:42:30 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 1d2c81fccc220473a6022530dc297bd7488742b7)

Sat Nov 21 08:51:18 2020 +0000
Original commit date: Sat Nov 21 08:51:18 2020 +0000
Original commit hash: 6762c509fcc70b0ae97493ec7a774d9d35a465f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bff89cd77ce9a868229a02a0514a5054ab2904c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:42:26 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308166926][ADL-S ADL-P | DDR5 LP4 LP5] Enable PBR

1. Enable Per Bank\Same Bank Refresh for ADL-S
2. Configure refresh_abr_release value for all technologies per design recommendation
3. New GetSet item:
 GsmMccRefreshAbrRelease  SC_PBR.Refresh_ABR_release_HSH

Also enable Ddr4OneDpc by default in Setup, MRC policy and UPD.

[
Hsd-es-id: 1308166926
Original commit date: Mon Nov 16 13:19:09 2020 +0200
Change-Id: I3b432db0692d3112a01f61ac6aaa94dbb8b49aab
Original commit hash: 5521deb8594a3dce6c70767b5be1377a2ba0263a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: f0e5af259ad680653793d451c81678c74658e296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:42:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1475_00

Hsd-es-id: N/A
Original commit date: Fri Nov 20 17:48:43 2020 -0800
Change-Id: I51ce01384e2370d3e95d9438a0578cf2680144ce
Original commit hash: 22298593a746f0f53b37363eb57f45de069cebee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f909c45092b6e10f20ddc2c36c4361fd7153732a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:41:46 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 18c453e6ee0724d461af17060d9506a2c0675ea2)

Fri Nov 20 21:29:03 2020 +0000
Original commit date: Fri Nov 20 21:29:03 2020 +0000
Original commit hash: 8105f0f58bf92d038233ccf39be55ba4e086feb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6587344702f12afe45a57fb77afbeb6ff31a946c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:41:42 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012170554][ADL-P | DDR5] Add DDR5 1Rx16 SPD table for ADL-P RVP

Changes:
  Add DDR5 1Rx16 SPD table for ADL-P RVP both in BIOS and Mini BIOS flows
Other Changes:
  1) WRDSEQT and RDAPT trainings kept disabled for Lpddr
  2) Remove 'PrintValue' from GetSets in SetupMcMprConfig().

[
Hsd-es-id: 16012170554
Original commit date: Fri Nov 20 18:52:41 2020 +0530
Change-Id: If907beb6a053563e3b35e6f147fda29428d6b013
Original commit hash: 863e04bcf0e0f4a12c43cb550684e9b0e3e1b3a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4a6bbf929e8d0cdc4ca4bd662d968d43641e9d06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:41:12 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 4d816c2abeec51b1c933b3cdd29fbcc2c03bbc92)

Fri Nov 20 18:49:57 2020 +0000
Original commit date: Fri Nov 20 18:49:57 2020 +0000
Original commit hash: 31ccdf8ee363a664d6be4dab57345bbc3bf7351c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b8d109ce9436907778553e05c2e644c4622a1fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:41:05 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308179058][ADL-S | DDR5][Enable Write0 Feature]

Enable Write0 Feature for DDR5
New GetSet items:
 GsmIocWrite0En       DDRSCRAM_CR_DDRMISCCONTROL0.write0_enable
 GsmIocScramWrite0En  DDRSCRAM_CR_DDRMISCCONTROL0.wrp_d5_wr_0
 GsmMccWrite0En       SC_GS_CFG.write0_enable

Additional changes:
 - Re-enable DDR4 SAGV on B-step
 - Add S-10 DDR5 OC RVP support to MiniBios

[
Hsd-es-id: 1308179058
Original commit date: Tue Nov 17 13:36:25 2020 +0200
Change-Id: Ib36bee98f57cde3f93ede76b17fc82450b8c4add
Original commit hash: 49612d04a64bac4199cad7bd9e6b84a06d1c28d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 99c291756b608c7dd79175041a8d6087e7c34612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:40:50 2020 -0800 
-------------------------------------------------------------------------------- 
[Legacy Mebx] Adding MEBx version 16.0.0.0001

Added legacy MEBx binaries
Deprecated BpfVersion field.

Hsd-es-id: 18013543880
[
Original commit date: Fri Oct 30 15:19:53 2020 +0100
Change-Id: Id2480f032acd63a7be9fbc74f981d737cb175507
Original commit hash: 8da93921b57cc157c4f6c55711dc6f29d3488182

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/Dxe.dsc
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/MebxBiosParamsDebugDumpDxe.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/ProvisionFile.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: 82322beca0fb9fca2762c8dbcb7ebc44935a8b7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:40:42 2020 -0800 
-------------------------------------------------------------------------------- 
ADL -P (682) 28W (LP4x) BEP+ Bios support Update MRC and use common code
Added for ADL-P BEP+ support
 - Updated MRC code snippet
 - Updated to use common code

Hsd-es-id: 16012131137
Original commit date: Fri Nov 20 10:37:42 2020 +0530
Change-Id: I4e083df42392e45923b0654e866cc37e1e352e86
Original commit hash: 6b03fd5f47f758c971c376c5f7ec55e2d6afcf4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 6d4861c0ae45072cdf3bb5c88ab6544711121a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:40:26 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 20 01:27:17 2020 -0800
Change-Id: I5ac52f9e5ddf3e1472a62e647a4af22341b77e13
Original commit hash: 22c4df27c7856f3eba56bb1f56b609af54d44143

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bc7576d62d9007c7bbdf86cb1fe987feb0e22721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:40:12 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] AlderLakeBoardPkg/BoardPkg.fdf: Refine the microcode setting.

1. Does not add microcode of ADL-S when building ADL-P.
2. Refine the comments, since it will be used to generate release notes.
3. in ADLReleaseNoteGit.py, filter the generated microcode version
   according current support type.

Hsd-es-id: 1508555346
Original commit date: Thu Nov 19 15:41:28 2020 +0800
Change-Id: I2568d51483674ae9d20b7a31400ec69fe553e31b
Original commit hash: 84a8c0f36f653b2c9929f9074326b91cd25663b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 886e31e2edb7684228131b0ebac8d6844c83fa3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:39:56 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b271a0b405b20398c2d24f08b107befdf59060ab)

Fri Nov 20 07:24:47 2020 +0000
Original commit date: Fri Nov 20 07:24:47 2020 +0000
Original commit hash: 57b6ddab49856e7b1d1616549230f810972494cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 62ff9be88d330dc2d2661711f49f5143d6e6fff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:39:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P | LP5][integration_step_event] Enabling JEDEC WCK training

Changes applied:
1) Replaced MiscControl7 Register from TGL to WckControl1 Register for ADL
2) Program CccClkControls.Bits.CaValidPiGateDisable = 0
3) Added DataControl0 config
4) Set DqRxSdlBypassEn before Wck Sweep
5) Removed Setting of MR18[5] setting as per Lp5 JEDEC Spec
6) For CTE, shift Final WckPi Setting by 2clks (Design Recomendation)

Hsd-es-id: 14011189783

Original commit date: Wed Sep 23 20:05:41 2020 +0530
Change-Id: Ic1eb0d14ab8369c1e305ba8f96d2fbc0020bd863
Original commit hash: d566bd98bdce66db9344097cde34b82f25b11c24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: c671e5f09d8529794e83b83004940994d3b3d6f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:39:48 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c2181bbff1072f7393fb23242ee0745252008392)

Fri Nov 20 07:04:56 2020 +0000
Original commit date: Fri Nov 20 07:04:56 2020 +0000
Original commit hash: 16eaee9dd1f291afbbff10b1a7cd7b8bfc4df4fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b9f89aece4fcc7e54a6d3ff2bc289ae8ae6ae476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:39:42 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012156251][ADL-P | LP4] Vddq update for LP4

Changes:
  Update safe mode Vddq to 900 mV.
Other Changes:
  Add ForceRcomp in MrcFrequencySwitch

Hsd-es-id: 16012156251
Original commit date: Wed Nov 18 06:24:01 2020 +0530
Change-Id: Ib1d63edb821236a95222e591f8f1d62fc35449f7
Original commit hash: beeb1f1aa2bfe2f6b32dae09030ebdf595c92aee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 57599cceb171cfd58308b1aa9b19daabcb9a67ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:39:38 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Add Vsys_crit support in BIOS menu

Add BIOS menu entry to enable Vsys_crit and change settings by using BIOS mailbox.

internal-only:
Hsd-es-id: 16011783441
Original commit date: Thu Nov 5 17:09:14 2020 +0800
Change-Id: Ie8a8d8269bcfdf39039841f96d5c9f5c16d52861
Original commit hash: a75f973337459c2a95bc7424df6b6dfd5ddc92e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: cc597d939011a02750b0eccdc6b58eee0dbc1d7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:39:31 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: [TCSS][ADL] UCMX GPIO setting are not properly defined

Report I2C address and set "Enable UCMC Device" by default.

Hsd-es-id: 1508391285

[
Original commit date: Tue Oct 6 14:50:15 2020 +0800
Change-Id: I03fdc80c9fcd91edb2278d8daf05793ffbb6748e
Original commit hash: 71906aaf6a2b193a9c65c30d584a32849f1ad328

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 989edf8e34bace0a0289d494db3b7c9b0bff0eeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:39:23 2020 -0800 
-------------------------------------------------------------------------------- 
Removed checking Max value of IccMax.
 - Already added the MAX ICC value to BIOS Setup Knob

internal-only:
Hsd-es-id: 1308089822
Original commit date: Thu Nov 19 16:18:56 2020 +0530
Change-Id: Iffb00fe476c9aa9bd145f4dad56ebccac0e63408
Original commit hash: b25dbc654940ef707bce05c2116a8219ea81eaf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 3f8f157686555425a78cd08e0e938c6cfb0d88a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:38:56 2020 -0800 
-------------------------------------------------------------------------------- 
Use the same max Fsp FV size definitions from FspPkg to BoardPkg

Create Pcd to control Max Size for FSP

Hsd-es-id: 16012020283
[
Original commit date: Thu Nov 5 10:55:34 2020 +0800
Change-Id: I42e64abc48f06253fc5f445ada919721ccdd28f2
Original commit hash: 267bf8d3d3155fb042573205bad01ea3b5468103

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7168af9b3ec9936a930a9ca8fcc9596d0ceab51c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:38:46 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 53e1ad8ad698ed736311c4e6505de94b2fb8d03a)

Fri Nov 20 02:30:31 2020 +0000
Original commit date: Fri Nov 20 02:30:31 2020 +0000
Original commit hash: 25bce9afc6d9498386d205e7566a675bca2d331c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da553544f69a87a864a84122b8037716e1b393d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:38:36 2020 -0800 
-------------------------------------------------------------------------------- 
Eliminate the direct usage of EFI_CPUID_REGISTER from Client BIOS.

As for as an CPUID register is defined in Cpuid.h. Should leverage the define from there.

internal-only:
Hsd-es-id: 16012145433
Original commit date: Tue Nov 17 14:07:53 2020 +0800
Change-Id: I5f61a22bbedf62a280dbec26b4e09f6db35e1c73
Original commit hash: 1c95e399af877d18de6be0e6485ea4e4574ef394

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuDataStruct.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Microcode.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: c6adaa16e59b18856d0d8760829f9a1bc6ac9399 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:38:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1474_01

Hsd-es-id: N/A
Original commit date: Thu Nov 19 17:50:35 2020 -0800
Change-Id: I9ab10a764e2ea84e6b8559b519953e565bea88fc
Original commit hash: 8b82500f83a6573974de18621c8c67f70b038e49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c1aca55c2b683ae57dbed2b6c9acc8331243a817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:38:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1474_00

Hsd-es-id: N/A
Original commit date: Thu Nov 19 17:22:19 2020 -0800
Change-Id: If773dcdd47de8cabb4bd6ede831c754229bef006
Original commit hash: 3ac1cbf67e051715a75d89d05f97bfb9d7808112

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5503f8979dc376d76e96431d8c2e12f251a7e780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:38:12 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][OC]Correction in programing of Atom OC L2 Voltage and Offset.

Also added setup correction to rename Atom to Atom L2 domain.

internal-only:
Hsd-es-id: 14013005758
Original commit date: Mon Nov 16 17:55:59 2020 -0800
Change-Id: Ia0c130e4ff0eea1a2eecb1de9338227f3f943290
Original commit hash: 6fb72e50f2958fd83b4285a5a35f339e7f4b83bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 36fed62b44a918db4d3f5798ebf19d177291be85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:37:31 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/AdlPch: Handling a scenario in PchPeiReset, when the System Agent is missing

AdlPch is used with and without the System Agent. When the System Agent is enabled
there is a dependency on a suitable Config Block. But on projects without the SA (FHF),
part of the constrains should be skiped.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 1508473333
Original commit date: Fri Nov 13 21:05:38 2020 +0100
Change-Id: Id4e1867d650d45796ed6db2c654574070a0166a9
Original commit hash: 7cc6c9afcd34e30ec593265a6e73b734eda0a9b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 3cbd7cffbc4952a31a949c5f4fc1e52861de194a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:37:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon/P2SB: [EGS] Enable IO trap feature.

EBG added a requirement to mask and lock PSTH registers,
 but because PSTH register is used for IO trap registration and configuration
 after EndOfPei P2SbLock needs to be done in DXE to allow its use.

P2SB still needs to be hidden at EndOfPei to avoid reenumeration of BARs and
 other [client] projects still mask and lock the endpoints at EndOfPei.

Clock gating enable is kept at the same time it was done.
 MASKLOCK is no longer RW/O but RW/1L.

P2SbSocLib includes now the table with PIDs for accesses that need to be removed in DXE
 and the functions to mask and lock in DXE too.

PchP2Sb.c includes functions to hide and mask (but not lock) at EndOfPei.

SbAccessUnlock added to LOCK_DOWN_HOB inside PCH_CONFIG_HOB so accesses are not removed
 if selected by this validation knob in the setup menu.

EbgP2SbLock is a wrapper for the P2SbLock function in the PEI private library in C1S.
 Now, with lock done at DXE the EbgP2SbLock in PchP2Sb.c is no longer needed because this file
 is part of the PeiPchInitLibEbg. Function removed.

PciSegment that removes accesses in DXE use the S3 version to save IO writes in boot script and
 MASKLOCK is also set at EndOfPei for S3 boot.

Hsd-es-id: 1307811302
Original commit date: Fri Aug 28 01:56:17 2020 +0200
Change-Id: Ibae81849ad769263b5f277725b4a96f2f0901cf1
Original commit hash: d41dae4387c0fa7b92003f5718d1127860cd12c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h

================================================================================ 
Commit: 8481f783e842ede72e1ef90dc59c8fce054766c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:37:03 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: eSPI_SMI_EN missing after S3

Issue was because SMI_LOCK was set before BIOS set ESPI_SMI_EN and
the write to enable this was blocked.

Moved ESPI_SMI_EN setting to different place to account for that.

Hsd-es-id: 16011966663
Original commit date: Fri Nov 13 10:30:13 2020 +0100
Change-Id: I31831ad44b9fe95dcec560bbac07ecaf0438acc3
Original commit hash: 1d3c645da5b2441233c275559510c68a90271e0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c

================================================================================ 
Commit: 2fb2bf9986de1edf6cf4ce36108f3389b40af840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:36:58 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 19 01:30:47 2020 -0800
Change-Id: I8eb549df1c6e8e365857abd024e4a340ce4b89d2
Original commit hash: 5c95f5f0e7a5fe1fb90a7a998f7eff21e1b03a7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5425eec23661ded2e83a4349c0872bd6153984a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:36:54 2020 -0800 
-------------------------------------------------------------------------------- 
Configure memory access for CSME FW WLAN driver

Added HBM commands: Capabilities / Map / Unmap

Hsd-es-id: 18013811522
Original commit date: Mon Nov 9 12:45:35 2020 +0100
Change-Id: I32e840305e161a50c6d490bd68b601bc4234c130
Original commit hash: 0cdc731b71e7e032b2a09e80d08a39aa86a58d0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MeiBusMsg.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: bf5df2096dbcee42d6dfa1e1c7de004679abc232 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:36:42 2020 -0800 
-------------------------------------------------------------------------------- 
AlderlakeBoardPkg/AcpiTable: Correcting the PCH value for ADP P.

Change : Adding PCH_P condition for ADL P

Hsd-es-id: N/A
Original commit date: Tue Nov 17 16:12:30 2020 +0530
Change-Id: I85af2a9c17d858ae72514d771bef07f2842d743f
Original commit hash: bca134416c605d9e702b0eacd55454736042e6dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl

================================================================================ 
Commit: d965bb87cd34704da1a16fb33e16cc6df52efff1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:36:38 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 98c16e5bbc7a516267631925f663b965fa6bae0f)

Thu Nov 19 07:36:30 2020 +0000
Original commit date: Thu Nov 19 07:36:30 2020 +0000
Original commit hash: eed518b2b46ff0fb07dd349967ea648b7ce875ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a870316f3ee0d87720005607ecc09f15285e07d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:36:32 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011907109][ADL-M ADL-P][LP5] Port CaVref and TxVref related fixes from TGL to ADL

Changes:
Port below changes from TGL to ADL.
1) Making TxVref a function of SoC Vddq instead of RttWr and WrDS
   Issue:
    TxVref is exceeding 225mV limit
   Root Cause:
    TxVref is as function of RttWr and WrDS
   Solution:
    Set TxVref to Vddq / 4 to ensure a "sweet spot" of voltage value
   SHA1 ID: 23695cab12c9357e62791e2e2372fd513c90058d

2) CaVref and TxVref are set to a very high value during JedecInit
   Issue:
   At 5400 CaVref is set to 62% of Vddq which is 310mV. 350mV is the maximum. We are setting is very high.
   TxVref set during Jedec init violates Jedec spec. Spec says max TxVref is 225 mV if
   freq is greater than 1600. But MRC is setting 229mV
   Root cause:
   Lpddr5OdtTable doesnt have recommended values from KIT team.OdtCa value came from power training. Therefore keep that value but massage the Vref equation.
   To fix TxVref use RttWr as per KIT recommendation.
   SHA1 ID: 07ca08a181d09e3dde6bb09af2d622f54806206a

Hsd-es-id: 16011907109
Original commit date: Thu Oct 8 22:01:50 2020 +0530
Change-Id: Ifb07e59e7ce035241d55b00b3c9a146afdd2e6ba
Original commit hash: bce37f99658c8f0acae72ca231da8e82c258dcd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 253c97a4adf924ca11259d7c282a67bc4f5eab60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:36:12 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7fe8bee9f84193cb8844bd11bf1be60ac7e8c122)

Thu Nov 19 05:21:49 2020 +0000
Original commit date: Thu Nov 19 05:21:49 2020 +0000
Original commit hash: a66ab5029db7087503000f5d2b9431a9e8a3a6af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: edb7c4005cb3d70184e86e5e307ba48f447c8740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:36:09 2020 -0800 
-------------------------------------------------------------------------------- 
CpRcPkg/BaseDdr5CoreLib: MRC Serial Logging Converged Requirements - DRAM

Add following DRAM signals into DisplayTrainResultsDdr5():
START_DATA_DRAM_ODTLON_WR
START_DATA_DRAM_ODTLOFF_WR
START_DATA_DRAM_ODTLON_NT_WR
START_DATA_DRAM_ODTLON_NT_RD
START_DATA_DRAM_ODTLOFF_NT_WR
START_DATA_DRAM_ODTLOFF_NT_RD
START_DATA_DRAM_CA_ODT
START_DATA_DRAM_CS_ODT
START_DATA_DRAM_CK_ODT
START_DATA_DRAM_DUTY_CYCLE_ADJ_QCLK_PER_BIT
START_DATA_DRAM_DUTY_CYCLE_ADJ_IBCLK_PER_BIT
START_DATA_DRAM_DUTY_CYCLE_ADJ_QBCLK_PER_BIT
START_DATA_DRAM_INTERNAL_WL_CYCLE
START_DATA_DRAM_VREFDQ_PER_BIT
START_DATA_DRAM_ODT_RTT_PARK
START_DATA_DRAM_ODT_DQS_PARK
START_DATA_DRAM_RTT_WR
START_DATA_DRAM_RTT_NOM_WR
START_DATA_DRAM_RTT_NOM_RD

Hsd-es-id: 1508532791
Original commit date: Fri Nov 13 16:36:17 2020 +0800
Change-Id: Ia4c0407d9ac404fc4515dd86aafc7e9e47848dd8
Original commit hash: 76903311ef98e78f90847dfcb1a8adbfde634d6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 2f6620f7362afa99cf75089278b32b787376b158 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:35:59 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP5][LP4][integration_step_event] Enabling Lpddr Early Command Training on CTE Part-2

ADL specific changes for ECT

1) Update ADL specific safe values for CmdPi and CtlPi
2) Following settings are required to be done before sweep and needs to be restored to original value after sweep.
    -> DATAxCHy_CR_SDLCTL0_REG.rxsdl_cmn_rxmatchedpathen      = 0 (For Lp4 only)
    -> DATAxCHy_CR_AFEMISC_REG.rxall_cmn_rxlpddrmode          = MrcRxModeUnmatchedP; (For Lp4 only)
    -> DATAxCHy_CR_DATATRAINFEEDBACK_REG.ddrdqrxsdlbypassen   = 0x1; (For both Lp4 and Lp5)
    -> DATAxCHy_CR_DDRCRCMDBUSTRAIN_REG.ddrdqovrddata         = DqMapCpu2Dram[Byte][7]; (For Lp5 only)
    -> DATAxCHy_CR_DDRCRCMDBUSTRAIN_REG.ddrdqovrdmodeen       = DqMapCpu2Dram[Byte][7] | BIT0;   (For Lp5 only)
    -> MCMISCS_DDRWCKCONTROL_REG.WCkDiffLowInIdle             = 1; (For Lp5 only)
    -> MCMISCS_DDRWCKCONTROL1_REG.TrainWCkEn                  = 1; (For Lp5 only))
3) MC0_CH0_CR_SC_ADAPTIVE_PCIT_REG.ADAPTIVE_PCIT_WINDOW       = 0; (adaptive_pcit_window to 0 to prevent Precharge command being sent during ECT)
4) GetSets for rxsdl_cmn_rxmatchedpathen, rxall_cmn_rxlpddrmode.
5) Update DQ siwzzle table for LP5 RVP.

Hsd-es-id: 14011189747, 14011189748
Original commit date: Mon Oct 26 19:26:58 2020 +0530
Change-Id: I94b3303ea2fc913d948ed4eac62b9056314b24ba
Original commit hash: a5835dd75d832db370184f809c942295bb8f174f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 1b347d6ff378d90af9461dcca9f8c7c8b382e2a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:35:51 2020 -0800 
-------------------------------------------------------------------------------- 
Move RFI register defines to VR IP Block include

[
Hsd-es-id: 16012145411
Original commit date: Tue Nov 17 17:30:24 2020 +0530
Change-Id: Ia3166d63d1bdd5fe1a3259c3a1119acf15e6ff3f
Original commit hash: 10c77ee7a8fbf73d08d59d49ab005213b793b313

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h

================================================================================ 
Commit: 6c1f974343fcfd7abe946d7f0fbe360a3231389e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:35:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1473_00

Hsd-es-id: N/A
Original commit date: Wed Nov 18 17:50:49 2020 -0800
Change-Id: Iaff646e317a4217a169b1e02afc67dcad7932f82
Original commit hash: 11fa506477d88fe14df3647a0810f8f6ac25d078

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 26fea8f83f42d7fbef75e5aaa88baabdb59f6886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:35:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL]: Pep Constaint for HDA support both D0F1 and D3

User selection depends on audio driver present in system:
Intel SST Audio driver expects D0F1 and OEMx Inbox
Audio expects D3 as pep constraints

Hsd-es-id: 14012735898
Original commit date: Thu Nov 12 10:53:43 2020 +0800
Change-Id: I575993ed3476760355cd3e9e514c39b3ba8935f0
Original commit hash: 9c38b39a7f17d050e6f865d42912615382e9b8c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 33cbf1bc4ab7d3d05a11ac60e8ad3ce606f22297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:35:11 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit dfcccfef659aaf3ce4fbc4245922e9f2d700b75c)

Thu Nov 19 00:30:51 2020 +0000
Original commit date: Thu Nov 19 00:30:51 2020 +0000
Original commit hash: 6a5d1075f33a267675ebf39ae459d3cf2d54bc14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8d3ae2d62bc10d8f522eb555bb49fec0b08acbca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:35:04 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012983807][ADL-S][B0] MRC stuck at Read Leveling during CPGC test on Rank2, with asymmetrical memory population

Issue:
  CPGC stuck on asymmetric rank population when CPGC Global start is enabled

Root cause:
  CPGC can send RD traffic to non-existent ranks if default L2P Rank mapping is used.
  Then CPGC TEST_DONE never happens because MC is not sending read completions back.

Solution:
  Initialize L2P Rank mapping for all CPGC request generators in PreTraining.
  This will ensure that CPGC traffic will go to existing physical ranks.

[
Hsd-es-id: 14012983807
Original commit date: Wed Nov 18 14:38:41 2020 +0200
Change-Id: I4b6452a33965701378e10880ed207728ae38de06
Original commit hash: 8de67b78f4ac8cab2414074e7d77cfba7dd3ea6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 08fea6e66818ae9050707a7dc3297934dc67c51a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:34:38 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: Legacy TM Trip points enabled when DTT trip points are enabled

Added Notify call for Thermal Zone 0, notify OSPM that trip-points have changed for Legacy TM.
The OSPM might trigger Legacy TM trip-points for Active/Passive/Critical Policies even
if DTT is enabled and its trip-points are active.

Hsd-es-id: 14012504231
Original commit date: Fri Sep 25 16:40:30 2020 -0700
Change-Id: Ie338e35d5ab6f1e5e49970a8332d719b819f0a84
Original commit hash: 0d23882ae618ba4a929bea9d2986dd4570b9fa0e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 90b1ceaf8a890cd77b45329ffd1d153d51d3aa73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:34:22 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Disable SMX at end of boot when TXT is enabled.

The OS Virtualization Based Security (VBS) will not enable when SMX bit is set before OS.
The EDK2 change introduced static enabling of SMX that kept SMX enabled rest of BIOS boot.
Install BIOS ReadyToBoot Callback to disable SMX before OS hand-off.

Hsd-es-id: 16012105518
Original commit date: Fri Nov 13 19:58:58 2020 -0800
Change-Id: Ia1c0d9c3a0d44785402c3eb354ef33e27fa5b168
Original commit hash: aa9c6a9b2c0722ac99c105404a7da525195692a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c

================================================================================ 
Commit: 12278fc7764c3332a07a8c844965086788bc4d4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:34:19 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Require G3 (Discrete side) camera card LEDs to be turned off when all Control Logics and Camera links are disabled in BIOS

internal-only:
Hsd-es-id: 16011768855
Original commit date: Mon Nov 9 14:15:44 2020 +0530
Change-Id: Ida8b2f26b8c242181b4ba1ac22b702a20ffadcce
Original commit hash: d38537fd7e86255c15198c206c77e1273dc04d50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 00fea848d93179e0227bca74220cf4eaedcb6d50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:34:09 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: GpioConfig interfaces committed for backwards compatibility

Added
'The APIs in this file are designed to be backward compatible with previous versions.
 Any change in behavior of these APIs will result in newer version of the API'
note to all Gpio*.h files in C1S/Include directory.

Hsd-es-id: 22011586609

Original commit date: Mon Oct 26 15:30:42 2020 +0100
Change-Id: I449cb8fb5c40600ec8d57126b6caaa36ab03757e
Original commit hash: 1ecb04ee57dfedd914c0b178192db3ae59df2063

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h

================================================================================ 
Commit: 4ead483080939c9beedd418e5e8b73e24b2aacc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:34:05 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P PO] Integrate GOP 1015

internal-only:
  - [GOP][ADLP] Fixes for ADLP-PO (#27)
Hsd-es-id: N/A

Original commit date: Tue Nov 17 22:42:22 2020 +0530
Change-Id: I08be755dedd4eb2dfe77938894728918fb433197
Original commit hash: b2a844e750fe21220fc42f7abdea7638c7fb8568

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 423f925236d146044ad6dfadf380cf1819d410d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:34:01 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "C1S/HDA: Abstract PCR registers access"

This reverts commit 106effe536e3889e9e7e1c399f2a7ae86ce1f471.

Hsd-es-id: 16012154172
[
Original commit date: Wed Nov 18 04:26:56 2020 -0700
Change-Id: I99e61bdfcb636ad0a49bb8d031eac7bc56d452ef
Original commit hash: 8142f0ade6539fe74e7e6d2e0c60b7afcffefbdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c

================================================================================ 
Commit: e9da26c60f3a0621d9e0b5814db2b8d43c2dc396 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:33:53 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Usb2PhyLib Fixed access to new P2SB SBI library

- Implement access to USB using new P2SB SBI library
- Fixed Read SBI message access
- Fixed SBI library I/O default values in case wrong arguments

Hsd-es-id: no-sighting

Original commit date: Wed Nov 18 08:08:14 2020 +0100
Change-Id: I75ea4b42b6c9ee820d9971362a208f2a72a0a88f
Original commit hash: ef815fc813aa68201b69e8378df680963a0700ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: c2156434fed6e1e586bbdcf3af998810fcea99ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:33:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 18 01:28:15 2020 -0800
Change-Id: I1490ed9cd469ba2e4bc536d3cfdfa1e1ecc48c9e
Original commit hash: 44c33bf56cc7894cd63779f6c14661c7961876b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cad317189ee48d7c8541288d50bf013284a70365 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:33:00 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Mark SPI PPI/Protocol as backward compatible

Marking SPI PPI and Protocol as backward compatible in header files.

Hsd-es-id: 22011586643
[
Original commit date: Wed Oct 28 13:27:10 2020 +0100
Change-Id: Id452d1248e617edddef8634a6a42054aac968304
Original commit hash: 37dd975d932d925bbec3ee4c2dcedce46256c9d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Ppi/Spi.h
ClientOneSiliconPkg/Include/Protocol/Spi.h

================================================================================ 
Commit: 4a39cdb7fde7718572e1b92f981e92335d02ec3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:32:47 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][HG] Address gap in HG flow
  --Removed HgSlot as its no more in use.
  --Created API which returns the Rootport Device and Function for HG.

Hsd-es-id: 16011954029
[
Original commit date: Fri Oct 16 16:51:41 2020 +0530
Change-Id: I798555e288d30ceb95078efd1f79145bded3def3
Original commit hash: 17f9b39e4728ff7ad4b1133fc2f27a538d84b87b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Fru/AdlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlCpu/HybridGraphics/Library/PeiDxeSmmHybridGraphicsInfoFruLib/HybridGraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HybridGraphics/Library/PeiDxeSmmHybridGraphicsInfoFruLib/PeiDxeSmmHybridGraphicsInfoFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/Include/Library/HybridGraphicsInfoFruLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c

================================================================================ 
Commit: 4083e1dc664dac07e8bd454b7e38fbe086de21df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:32:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1472_00

Hsd-es-id: N/A
Original commit date: Tue Nov 17 17:49:22 2020 -0800
Change-Id: I0b4f3ea10d202fef101f1bcddffadcf2101e4abc
Original commit hash: b16badd78c620a8d1f7a45e8182a256cc1c120ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8def43dfbdf6f888d2eeba5b760681b8791916ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:32:00 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c8d98c39026b58ce35039ee5717efee3a50d9ec5)

Tue Nov 17 23:38:32 2020 +0000
Original commit date: Tue Nov 17 23:38:32 2020 +0000
Original commit hash: f34ac3bf66f9f15fd68d77f7bc0927b4a2e10422

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b9aa93282cf8637aa1b817a42621b242ed73491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:31:53 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308146990][ADL-S | DDR5] [Toggle preamble changes]

Use 4tCK Read Preamble in DDR5 Unmatched path at 3600 and above.
Use 2tCK preamble below 3600 (2000 and 3200)

Additional changes, per DE recommendations:
- RxDFE disabled below 5200
- Change initial DDR5 VrefCA to 68% of VDDQ, and change VrefCA sweep range in ECT to 65..75%
- Set DataSrzCtl.Bits.cktop_cmn_bonus[7] to bit [0] of UiLock (Block SDL With Rcven)
- DataDqRxCtl1.dqrx_cmn_rxvrefvdd2gmfc = 7 for DDR4/5
- DataDqRxCtl1.dqrx_cmn_rxvrefvssmfc   = 7 for LP4/5
- AfeMiscCtrl1.dqrx_cmn_dlydfenumuin = 1
- Removed ForceRcomp from MrcFrequencySwitch, it's not needed and we should not issue COMP cycle before PHY init.
- Added ForceRcomp at the end of PhyInitSeq3.
- Set FwdClkOffsetPs = 0 in LockUi calibration for B-step, to see the right side of the RdT eye.
- Decrement UiLock if FwdP/N codes are above 60, to avoid case of saturated RdT margin on the right.

[
Hsd-es-id: 1308146990
Original commit date: Wed Sep 9 23:04:39 2020 -0700
Change-Id: I16162ed00acdb3a5490b42f1329276d603209d17
Original commit hash: 6cabc5476150c1c0185912bbf2572feb2d395128

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6190a3fe13fb742852bd1c671ea3ed4c5fe043c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:31:35 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Usb2PhyLib Revert to old P2SB SBI access

- Revert to old P2SB SBI access due regression related with new access to P2SB

Hsd-es-id: 18013813005
Original commit date: Tue Nov 17 14:44:51 2020 +0100
Change-Id: I732ea913b95cffb80cf4ebb5776111884fb5032f
Original commit hash: e060c2e383cc57a8d2e934234e2a748e7d9d01d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: 97e0480a7d04d77f326494a5b2f16dad0abb7b44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:30:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] After performing OS sealing and Restart from UEFI firmware-page
or Use device\Enter Setup\Restart option system booting to Bios page

[Resolution] : Clearing BootNext variable in TDS flow during BDS phase
               is not effective, Since BootNext variable is cashed at
               BdsEntry. So moving the BootNext variable clear operation
               to TDS driver entry point (DXE phase).

Hsd-es-id: 16011945906

[
Original commit date: Tue Nov 10 17:18:46 2020 +0530
Change-Id: Ia79b51c4d1245312858fc96772dfc12ceb248614
Original commit hash: 08db07679b04d2169d53156ab9c7a5f491d6d78f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.inf
AlderLakePlatSamplePkg/Include/TrustedDeviceSetup.h

================================================================================ 
Commit: 7965fd5a8f8259383613da79208bf824bcd9409f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:30:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 17 01:26:09 2020 -0800
Change-Id: I7f2854a9b8bd78cb80f08a84760b5f40457f0293
Original commit hash: 82a5c3423e334e74683a59389fe5aa72c3df4a42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 078ab94717bf173570f0c3d172c9faba7a151982 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:30:25 2020 -0800 
-------------------------------------------------------------------------------- 
ADL A0 Production patch ID 0x00000019

internal-only:
Hsd-es-id: NA
Original commit date: Tue Nov 17 10:40:19 2020 +0530
Change-Id: Ifd2acd824a3daf5527cda7154ece3a6655751425
Original commit hash: 0303b53885ed09847a9ac78bd8d763663d94976f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b7a080eaef85398268424eaee43c01510dbf1dad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:30:17 2020 -0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW4520
 - Updated VR Overrides for IA domain TDC with/without iRMS and TDC time.
 - SA parameters added for ADL M Specific.
 - Updated ADL M SKU's Pmic, Discrete and Hybrid.

internal-only:
Hsd-es-id: 16012071790
Original commit date: Tue Nov 10 19:49:33 2020 +0530
Change-Id: I80422ba0e77a9699993ab1c359eed75ffe7b57fd
Original commit hash: 3fef54776c6fbb3eb38352e79218538b77354827

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 1a3f88f403406087337cf2b433f468018312d6a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:30:05 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ca5282d9393c3609b1df6abfcec0175620139e82)

Tue Nov 17 05:01:48 2020 +0000
Original commit date: Tue Nov 17 05:01:48 2020 +0000
Original commit hash: fe5fb9e9f28bf5eaf8f0f1eb12038c965c14ffe4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 217ebe472a8ab3b33991b36c978b534f24745336 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:29:57 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S12 SODIMM 6L DDR4 RVP

Refer to ADL_S_S12_SODIMM_6L_RVP_Platform_Mapping_document_Rev0p82_ww46p3.xlsx.

internal-only:
Hsd-es-id: 16012018610
Original commit date: Fri Nov 6 18:59:31 2020 +0800
Change-Id: Ib26850285ffbe0b926137e017517dc1efc278e1a
Original commit hash: 2769ea37849b3b0863e06d52db7cb66a0542629d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: ac3ffca9a721dd0cf1c0b969b77f838beba32272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:29:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1471_00

Hsd-es-id: N/A
Original commit date: Mon Nov 16 17:51:27 2020 -0800
Change-Id: I6ab7370d882268be8631ce83f53abe27cc83100e
Original commit hash: ab65d2058639ba2ca1a5d4b04d2416078ab27923

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1b937e26fad5f38582d8fd424f4461103df95e53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:28:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] DTBT ACPI Code optimization.

[
Hsd-es-id: 16012077486
Original commit date: Fri Oct 9 02:58:27 2020 +0530
Change-Id: I26d692a32c3b2d7710d2043baf6a14024bbfcd45
Original commit hash: 17001d86067337525d9bbce6772228a67f6206ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 36e7bea0ebfb23011c9f8a39fd9ffcec70363b81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:28:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Add PcieSegmentAccessLib

PcieSegmentAccessLib is a wrapper for PciSegmentLib which converts the
PciSegmentLib interface to REGISTER_ACCESS API. This will allow for
easier implementation of IPs that can access PCI config via different
mechanism then standard ECAM access.

Hsd-es-id: 16011413012
Original commit date: Tue Sep 22 15:03:14 2020 +0200
Change-Id: Iac9aad901cd29917206dd53cc60dcf6485074c35
Original commit hash: 47879733cbe60f14cebfa230d9d6695227c2c844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciSegmentRegAccessLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPciSegmentRegAccessLib/PeiPciSegmentRegAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPciSegmentRegAccessLib/PeiPciSegmentRegAccessLib.inf

================================================================================ 
Commit: a2bf2d70b5407dee064a07b0d55cb710bd143fb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:28:07 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSiSsidLib: PCIe Root port SSID programming

SSID registers of every PCIe root port have to be set up correctly.
Corrected function flow to allow programming them.

Hsd-es-id: 18013057951
[
Original commit date: Thu Sep 24 16:26:17 2020 +0200
Change-Id: I191046afe6c396c4b1f8162aea23c6f9219b5ef1
Original commit hash: b53fdca595a16ad2b47b659de8efc04910e0c7e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c

================================================================================ 
Commit: eb0d2d2408dfbd60aa4238fb160c12cede7ccc9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:27:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 16 01:26:35 2020 -0800
Change-Id: I9b2106653a3e5748655288b09832d441affb5178
Original commit hash: 524e6c36286730a428dc2ec1f6ae5bc288d2e41b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6644370bc077284d8da5be109a48f679245359f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:27:43 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: System Hang on DMI ASPM L1 - set appropriate Squelch Direction Propagation Override

Squelch Direction Propagation Override and Squelch Direction Control is project dependedt.
This change applies programming in accordance with project.

internal-only:
Hsd-es-id: 14012895473
Original commit date: Thu Nov 5 11:58:41 2020 +0100
Change-Id: I73e132592d3258ab0291ab3ae8d27d4b4fe7115b
Original commit hash: b268c6b025dc362a3667af4097eb818bf0801e27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 827892c85c54307bc9255ed3141cc75dbb27a17f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:27:02 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit df22faefa495e7ad9b4a24e3423b24b58bd30bd5)

Mon Nov 16 02:19:57 2020 +0000
Original commit date: Mon Nov 16 02:19:57 2020 +0000
Original commit hash: 426304755dcc136612e24cbc118548b1f6780938

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 072057cfa314516d8aaa294a4b55cdfc06ec92b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:26:54 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/VTd: Add Flag for Disable PEI VTd DMA Protection by PMR

A PCD PcdVTdDisablePeiPmrProtection is added for disable PEI VTd DMA
 protection by PMR.
When PEI VTd DMA PMR protection is disabled, it will not install
 EdkiiVTdInfoPpi for execute DMA protection in IntelVTdPmrPei driver.
 And it will also not execute DMA protection in PlatformVTdInfoSamplePei
 driver.
Enable pre-boot VTd DMA protection for ADL-S by default.

[
Hsd-es-id: 22011643113
Original commit date: Tue Nov 10 11:45:47 2020 +0800
Change-Id: Ida5017f856c4d618ae27105cab53b0a8fea7f0bc
Original commit hash: e1e3ff92999326d534568d836542cabbd4889ead

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 25be077039ed3d7c9904ccee5ad4e0b214933b11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:26:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1467_00

Hsd-es-id: N/A
Original commit date: Sun Nov 15 17:51:04 2020 -0800
Change-Id: I03cf13bc76c734df1bee19247e47281981cf4314
Original commit hash: 4a8624be8df0a325e9f46de7f55a3d9aa789497e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 43a3fb383d367aaccb87f3c3b846c534e65db22f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:26:37 2020 -0800 
-------------------------------------------------------------------------------- 
Chasm falls: enable bdat table config

Hsd-es-id: 1508303519
[
Original commit date: Thu Nov 12 13:48:26 2020 +0800
Change-Id: I36b711434ca953cd92f1688cad3c77f391f3e88a
Original commit hash: 74103fc49381f0cafd1cdf2fd47534a1c2d16282

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2029878664a689fe320f879a229caf65c1f9d7d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:26:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] S3 resume fail with engineering craff and official craff on Daily BIOS v1453_00_548
Keep DTBT Enable in master

internal-only:
Hsd-es-id: 1508511337
Original commit date: Sun Nov 15 17:06:37 2020 +0530
Change-Id: I27dec20c42dc13778bbbbbaf90f44aa7adf6f14d
Original commit hash: 582447804967c5887ac8b26766ab0e71828c4dde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 46b590e9b2c07d8c22a2ecb4fb7d1a1000330e55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:26:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 15 01:26:01 2020 -0800
Change-Id: I1f31d07261687f6521c06f2fe70f40d64ff0d40c
Original commit hash: a7729ae1e85350de742d3af544b6aba566245cb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 76492e7d9dac7e3e193315f177c31ed5f7cb3838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:26:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1466_00

Hsd-es-id: N/A
Original commit date: Sat Nov 14 17:49:28 2020 -0800
Change-Id: Id0574a3a4336f46138b2c10fb56fedac58261974
Original commit hash: 9665fcbca03c8eef5233b6b1f666ce9f9158f459

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5409ea710072eed050e4889b68f91ec327bde1f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:25:59 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 14 01:25:20 2020 -0800
Change-Id: Id4560445af01a3b395674a72bca8e6a3c01bc068
Original commit hash: b14c791cf11e630d255ecdd528421e7dc9099410

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 69e8b5f60321c6680aa828dcdf45bdf43e510deb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:25:49 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 4b2de10ed01ddf8c92330b2f284c66fbb4899dd1)

Sat Nov 14 09:02:10 2020 +0000
Original commit date: Sat Nov 14 09:02:10 2020 +0000
Original commit hash: d42bc7c9addaae40817a94d2d5ddd5d2fdb5b3fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c88b2eac391ef4950400aab1dcdc5092ca74835a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:25:45 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012739638][ADL-S][MRC][TXT_API]MRC change needed to support new SetPowerDownRequest(UINT8)  TXT library function

[Issue/Feature Description]
SetPowerDownRequest() is only for mrc usage, BIOS also has power down request. The function needs to be extended.

[Resolution]
Add a parameter PdrSrc to indicate the power down request type.
PdrSrc:
  0 - No Power Down Request
  1 - MRC requested Power Down due to scrubbing failure
  2 - BIOS setup requested power down
  3 - Power down through MOR interface

[
Hsd-es-id: 14012739638
Original commit date: Thu Nov 5 14:29:20 2020 +0800
Change-Id: I71807865f0b0193b7a9c9dca9b97c24d1b1745f3
Original commit hash: 3a7b116ced47b6265fd248e23108c0fb6ce1fea9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/TxtPeiLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLibNull/TxtPeiNull.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h

================================================================================ 
Commit: 3ababab9fe74699b91d74bc99bfaf12236a6ab7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:25:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1465_00

Hsd-es-id: N/A
Original commit date: Fri Nov 13 17:50:22 2020 -0800
Change-Id: Ia2ce3c7d6545e2fea8fd80008e25085420d744f0
Original commit hash: 63a911bcf47505ec6f43312dd15e6a1672a469b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cda2982628616327847876f1a41384175f50c5c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:25:19 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ffaa99a18c3595ea1f942bb96a4c526a1ab16dc4)

Fri Nov 13 21:00:39 2020 +0000
Original commit date: Fri Nov 13 21:00:39 2020 +0000
Original commit hash: 27507ffb993b77ac20e882332fd14e8ee1377965

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ea31d50fbf1bbc75b27ec1aef385bff30ce0bb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:25:12 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD_TBD][Merge from TGL MRC 0.4.0.22: Fix for wrong frequency/gear on LPDDR Fast Boot]

Issue:
  Fast Boot fails normal mode memory test for LPDDR4 and SAGV.

Root Cause:
  For SAGV, PI divider needs to be synchronized before issuing JEDEC sequence.
  For LPDDR, PI divider must not be changed after PLL update in JEDEC sequence.

Change:
 - Added new variable to MrcOutputs: HighGear.
    This is used to save the current gear value through the Frequency Switch flow for LPDDR.
 - Removed HighFrequency from MrcSave as this gets overwritten by the current SAGV point frequency in the restore path.
 - Flush CR cache in MrcSaveMCValues
 - Updated McFrequencySet to move flow logic out of the function for detecting the LPDDR frequency switch flow and place the logic at the caller level.
    Added param to the function to indicate we should not look at OC overrides: LpJedecFreqSwitch.
    Removed MrcSetGear2() from the function as this functions job is to interact with locking the PLL.
    Removed MrcUpdateFrequencyParams() as it is no longer needed.
 - Updated MrcFreqencySwitch to take the new gear ratio to align to how frequency is handled.
 - MrcFrequencySwitch() now calls MrcSetGear2() before calling McFrequencySet().
    This ensure the correct PI Divider configuration is updated before the DCLK.EN toggling which synchronizes the PI Divider.
 - MrcFrequencyLock now only calls McFrequencySet() instead of logic to select between McFrequencySet() and MrcFrequencySwitch().
    This function now calles MrcSetGear2() after McFrequencySet() as these CR's cannot be written to until first PLL lock.
 - Updated MrcResetSequence() to print the frequency switches on fast boot.
 - Updated MrcJedecInitLpddr4() to print the MR's on FastBoot JEDEC Sequence.
 - Remove Outputs->Gear2Ever - not used in ADL.

[
Hsd-es-id: N/A
Original commit date: Thu Nov 12 00:11:07 2020 -0800
Change-Id: I7ce444231542bd4e48bf5238de12d790f7b3e67c
Original commit hash: 6430fe3e7f106317ac2d2059a7456eb768eb4bf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 3abe0e4051ab694dd0c5611824a6090271c3c298 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:24:43 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakePBoards: Disable VTd for AlderLakeP HSLE

[
Hsd-es-id: 16012038583
Original commit date: Fri Nov 13 13:23:56 2020 +0800
Change-Id: I84ee57aae0a42a4a3eedcb7e5be3a060eb8ffa57
Original commit hash: 29751d5e3d76635074866544da4b82652f843239

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: a8ba6ed5a0d7b14b0f690e6015d205b1ca2e386d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:24:39 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Usb init code cleanup

Removed not needed anymore version 17 init code. There's no project
using xHCI IP version 17 in trunk.

Hsd-es-id: n/a
[
Original commit date: Mon Nov 2 12:46:56 2020 +0100
Change-Id: I07120112040ea04d93939e84aa96a027e59b9c78
Original commit hash: 7cf658e0bc4a60aedd0e11f369560d121fc42844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: cf1e11a3ef45a92ea6389d3c1c64047a79d62649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:24:36 2020 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/SataLib: Snoop latency default value changed

Current value of snoop latency is too low to be able to enter PKGC.

Default value has been changed from 10us to 40us.

Hsd-es-id: 22011530175
Original commit date: Wed Oct 28 16:25:11 2020 +0100
Change-Id: I6a16e92a4c67e978af5cfb2c406ba3d49e62e56f
Original commit hash: c8f2553ad44a9fcf8a1b93b5fa65c99abf26bb36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataLib.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 9676391d6e278967dc464d2c52eb399a8f43f1a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:24:32 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Usb2PhyLib Refactor USB2 PHY programming for IOE

- Refactor USB2 PHY programming in USB IP block to account IOE and MTL Multichip support
- Adapt FRU code to new changes

Hsd-es-id: 18013713005
Original commit date: Mon Nov 9 14:32:45 2020 +0100
Change-Id: I954d3e0b97059ce66defda8d6dcfba10e37a9dd6
Original commit hash: 791f7730fe10c77c950537fb9ae60fffb53bf9d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/Usb2PhyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: 33ae8b7c1824b930d7fd42007096adfc1e2a00a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:24:29 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/DMI: Remove DMI dependency for IBL

There is no DMI interface in Integrated Boot Logic (IBL)
but there are some DMI library dependencies in current IBL code.
The dependences shall be removed from the code and then PchDmiLib
shall be removed from IBL related build targets.
This change introduces an instance of PchCycyleDecodingLib for IBL
that allow to remove PchDmiLib for IBL BIOS.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: N/A
Original commit date: Tue Nov 10 16:35:11 2020 +0100
Change-Id: I05018b565afe197b775a308a52f4a63a75fc0bbb
Original commit hash: 28047d486fe953c78d1a92b537e6a1dd83fc105c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: ea3a0d1c79dc75a7bcdcb7218f2e5c0f1f940377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:24:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Sps: Ignition FW communication support in FSP

1. Track boot status bits in the ME Health Status HOB.
2. Add FSP driver for Ignition FW communication.
3. Enable support in Eagle Stream.
4. Unify debugging console log messages.

Hsd-es-id: 18012387876

[
Original commit date: Tue Jul 28 16:53:43 2020 +0200
Change-Id: I52126c27bf0fc43d5146a91fa087f7b961920078
Original commit hash: e35d435308470575343514ecc849d0f4123297f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h

================================================================================ 
Commit: c34b7c5cc398ebfb9782e4753a2efd796f824544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:24:09 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ee3ed9585af5249f1f9d443a5eea87d1ec67162c)

Fri Nov 13 09:49:26 2020 +0000
Original commit date: Fri Nov 13 09:49:26 2020 +0000
Original commit hash: ef188f30e8b96d80865a8eab271f526b49a35928

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b180b1507474200d16bf7a571d0ebc15c1a4dae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:24:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 13 01:28:20 2020 -0800
Change-Id: I87c73993f02dab7f7f43b14e0cbdcf96a338d138
Original commit hash: f11c687d024d9a6c417d162767a0e2ac08f8ffe7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e11ef9ea2e85e5913872c11e9bfd60af20d07c7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:23:52 2020 -0800 
-------------------------------------------------------------------------------- 
[PSMI] SPECIAL RESERVATION REPORT TIMING for PsmiHandler
  - PSMI Result Should write the register described in SPECIAL_RESERVATION_REPORT with the PSMI_HANDLER_RESULT and PSMI_HANDLER_BASE fields before MRC_DONE.

internal-only:
Hsd-es-id: 22011128704
Original commit date: Thu Nov 5 21:47:11 2020 +0530
Change-Id: I918b7238748a051f0b8be7e7bad96bc8a1845e2a
Original commit hash: e63e6245a502aa974b904eca1ae0a090af1023d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PsmiInitLib.h
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/PsmiDataHob.h
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLib.c

================================================================================ 
Commit: ac9e59efd730a56d03af494b71d765ba16b13e9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:23:33 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Firmware update fails without connecting to display.

1.When GOP is not found during firmware update, continue the firmware update instead of exiting the update process.
2.Cherry pick from: ecc8d8c8a53e451a08a586a6349aef92f3e5f99b

Hsd-es-id: 1508316486
Original commit date: Wed Nov 4 14:55:25 2020 +0800
Change-Id: I589a6e18af94cf730f1304966c93560903152d86
Original commit hash: 5f2c1939d68d7ee5e450091d6ec1f98221135a16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformDisplayUpdateProgressLib/PlatformDisplayUpdateProgressLib.uni
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: a04b930154fd54ea6d80c32f29646588c4f9ae07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:23:23 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/EC: Change the EC scan matrix

Change the EC scan matrix to Gtech layout.

Hsd-es-id: 16011799555
Original commit date: Mon Oct 12 11:07:38 2020 +0800
Change-Id: Ibc2cdad5144af139e8fd5d425e862a96e05e20c9
Original commit hash: 17ddaa588013f534152068a45d5d55b7275b1366

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: bfe174252cec9de7ea459a1208b1fe5cc88e0be1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:23:04 2020 -0800 
-------------------------------------------------------------------------------- 
Enable _CPC nominal  performance and _CPC nominal frequency in performance scale
 - Update to Nominal Frequency reported in CPC Object.
 - BIOS should set the nominal performance field by nominal ratio * core scaling factor
   --- PLATFORM_INFO. Maximum Non-Turbo Ratio * core_type_Constant

internal-only:
Hsd-es-id: 16011889024
Original commit date: Wed Nov 11 16:02:43 2020 +0530
Change-Id: I077bea169d93d730f215507265937c11f1f51067
Original commit hash: f6e6da94e43b910877d8cc0569a1e7385e8ba2fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 348a09706127d6617b72830f1708bde232cbdbe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:22:41 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform"

This reverts commit 5bbeccf413513467e27c3f67e0de084e0387b03c.

Hsd-es-id: 1508491131
Original commit date: Thu Nov 12 15:18:35 2020 -0700
Change-Id: Id6c5f5a0e3de169f8da6a14f3bd3b8b8103b17af
Original commit hash: b783f44a8e598fada2cbb31e2fdfb0b31dc6f477

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc

================================================================================ 
Commit: 1e04bffac327e2bb38d51cd9a37edb6efc290fe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:22:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1464_00

Hsd-es-id: N/A
Original commit date: Thu Nov 12 17:50:36 2020 -0800
Change-Id: I072aedf7b89199196700076db718378c05b722c3
Original commit hash: 2f0780f1174df1275f211f94222e693b94c34559

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90cee855453c5e2a75ac33215c8519c1371a6ee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:22:34 2020 -0800 
-------------------------------------------------------------------------------- 
FmpDeviceLib: Add LastAttemptStatus compatibility

Makes the changes necessary for these library instances of
FmpDeviceLib to be compatible with new functions added recently
to FmpDeviceLib.

In Edk2 open source repo, two new functions were introduced in FmpDeviceLib
to allow a library instance to return a Last Attempt Status code during
check image and set image operations:
  1. FmpDeviceCheckImageWithStatus ( )
  2. FmpDeviceSetImageWithStatus ( )

FmpDxe (in FmpDevicePkg) will begin calling these new functions
instead of the previous functions. Therefore, this change:
  1. Adds these functions to all the FmpDeviceLib instances in Intel repo.
  2. Moves the main functionality to these new functions
  3. Updates the old functions to call the new functions
     (for backward compatibility)

Hsd-es-id: N/A
Original commit date: Thu Nov 12 12:31:24 2020 +0800
Change-Id: Ic3c7097b7d72d6fb4d9609b786d89f1bbe44d808
Original commit hash: f9c42a3b47bd042ed439585d0edfb339e0b09c70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c

================================================================================ 
Commit: 775da313442d0392fc954957d6a973c040afa6b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:22:14 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 96f734eb9907a21b0ced24f93589c475298981aa)

Fri Nov 13 00:04:28 2020 +0000
Original commit date: Fri Nov 13 00:04:28 2020 +0000
Original commit hash: 302eb7e8ad7c19fdf9e21642e7787c569637d483

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49aff84d97835d3592cc81a0b359a9fae6595c75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:22:07 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] WWAN _PRR should return MRST in all cases

The current design is to return MRST in WWAN _PRR when the supported WWAN VDID
is detected. BIOS may return DRST when WWAN VDID is unavailable due to modem
crash. The change is to return MRST in WWAN _PRR by checking WWEN and WWRP
instead of checking WWAN VDID so that WWAN _PRR can return the appropriate value
all the time.

Hsd-es-id: 16012112822
Original commit date: Wed Nov 11 15:56:33 2020 +0800
Change-Id: I069d7f96376145abfd539ce925fa9847d19dc9c1
Original commit hash: ea6a4194351447f5ecd2d5de4a19229c36b6177a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityReset.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: acc0169239b11b98431f373f78834310f13dc319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:22:03 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012139988][ADL-P | LP4][Write Leveling FlyBy updates during J0 PO]

ADL J0 enable LPDDR4 WriteLeveling flyby for MC Controller 1
 - Shift Ctl/Cmd pi by 64pi to get some head room in FlyBy algorithm to meet tCWL for MC1
 - Initial dec_TCWL is same for both controllers on LP4

Additional change:
 - Add DQS mapping table for ADL-P DDR5 board in MiniBios.

[
Hsd-es-id: 16012139988
Original commit date: Thu Nov 12 16:06:50 2020 +0530
Change-Id: Icfd7a3dc77904b092970a16b5522b0c7d3089c09
Original commit hash: 75b75e839e46b254863ec505587ac790ab56741c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3e33cf5c898a2b33f17b28e7df45b1310d6e8900 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:19:07 2020 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD][Update MRC version and release notes]

Update MRC version and release notes due to two commits being done one after another.

Hsd-es-id: N/A
Original commit date: Thu Nov 12 11:18:47 2020 -0800
Change-Id: I2ce1ecc623f2bdef7b3f6b89836016390853fcbc
Original commit hash: b69eb9e17e8e11f4d70f97ff4d2f4e3fa5ac7e25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a9893063983c7d3e6b322477e0d2a508a5469488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:18:52 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS GP# fault on MK-TME disable SKU

MK-TME MSRs should only be accesses if the hardware supports MK-TME.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 14012896145
Original commit date: Wed Nov 4 09:38:28 2020 -0800
Change-Id: If729395baceaf2d1ee63984e14cac45d027d269c
Original commit hash: 0eb4234e8c234dccf3be61050d9ef8ea3718449e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf

================================================================================ 
Commit: 1ade41e718daa64822537f622c918cacabf142a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:18:13 2020 -0800 
-------------------------------------------------------------------------------- 
System is not booting while disabling HWPS (Legacy P-State enabled)
- Added HWP Voting rights BIT1 to the HWP disable flow

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 1308133941
Original commit date: Mon Nov 9 19:50:12 2020 +0530
Change-Id: I45c27351b782c9ca0888fe9f807a9d55cb2a27b5
Original commit hash: 6dd6693299d106c653efe97889b440870c80dab7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 48f50dd4b6682271d8699e02c22014e10ad6db52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:18:02 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S]  Tracehub interfaces committed for backwards compatibility

Add an @note The APIs in this file are designed to be backward compatible with previous versions. Any change in behavior of these APIs will result in newer version of the API.

Hsd-es-id: 22011586535

[
Original commit date: Thu Nov 12 14:24:40 2020 +0800
Change-Id: Ie4fb9da5b4ba7cfdc6f639699456dcfa02ee1e76
Original commit hash: 40cde1550ac9143bf00befc4a476c1cd010e7c44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h

================================================================================ 
Commit: 94aa3f9acab0501c2f8f31020f852f176dbd1537 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:17:58 2020 -0800 
-------------------------------------------------------------------------------- 
Build error with MTL latest code base on VS15
  --fixed with adding Braces at appropriate place.

internal-only:
Hsd-es-id: 16012056761
Original commit date: Wed Nov 11 13:46:07 2020 +0530
Change-Id: I89925c66ed7b289cfbab187caced32af74111c4a
Original commit hash: 884a56ef685d9ef470f5494694a845b4c00ff883

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c

================================================================================ 
Commit: ced102da8fac2d73130d28b6768d329d4989b5a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:17:42 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Bash: Enable the GCC support in Fsp Wrapper - Platform

1. Remove obsolete edk option because EDKII Native mode don't support now.
2. Align CLANGPDB/GCC behavior

Hsd-es-id: 1508491131
Original commit date: Thu Nov 12 10:19:33 2020 +0800
Change-Id: I120914bb350bb5905ff0942fe4e6c2aa59ad63cf
Original commit hash: 1ebfaa54915d29d2d489f6692476cdcb1e4dc387

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/PreBuild.sh
AlderLakeBoardPkg/PriBuild.sh

================================================================================ 
Commit: 9d310789ac5840c7a2b5b1c320634c977f600ca3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:17:38 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ChasmFalls: Enable the GCC support in Fsp Wrapper - Platform

FwUpdateEfiLib.lib is CLANGPDB/MSFT compiler specific, and it can't use on GCC compiler. But FwUpdateEfiLib.lib don't release for GCC version for CSME.
Currently, ChasmFalls is por for OEMx not GCC. For GCC using NULL lib to unlock build failure.

Hsd-es-id: 1508491131
[
Original commit date: Thu Nov 12 08:44:46 2020 +0800
Change-Id: Ie88d3b947e0da980af9b137da32112355c19981c
Original commit hash: 9fba15eb11f4504c04e97ff577f63514b1d6e2ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 62156952776ee1b89af359e9fc05f3c177c4f50b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:17:23 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7f26ee32902b84d630d42b90ff7d639403005251)

Thu Nov 12 06:11:41 2020 +0000
Original commit date: Thu Nov 12 06:11:41 2020 +0000
Original commit hash: 066c0d230a85c27a8e18bc8828804ef64a900a51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e5830a4485b76f0c5cb7067f863373e8eae448d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:17:13 2020 -0800 
-------------------------------------------------------------------------------- 
[PSMI] Expose Range Compatible only when PSMI ContinuoesTrace Region is Disabled.
  - capture error Out of Resources if No/less above 4G memory for alignment moved after the allocation
  - Added Support for Natual Alignment
  - when ContinuoesTrace is Enabled memory holes shloud be reversed so that PSMI can use 1 IMR to Reserve it

internal-only:
Hsd-es-id: 16011563024, 16011663734
Original commit date: Mon Nov 2 18:07:10 2020 +0530
Change-Id: I2323db1478d97c5e1d73965379bf04628e8b39fe
Original commit hash: 9ce897ad013fa069f9759344a342ab09f762d72e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c

================================================================================ 
Commit: a493374a490b112e3a26cb9dc3d6a87d0bfc37c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:17:03 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012953765][DDR4][B0] Fastboot/WarmReset + SAGV -> stuck at 0x00D5

Issue:
 SW memtest failure in Fast / Warm flow with SAGV set to 1600G1 / 1600G1 / 1600G1 / 3200G2, on DDR4

Root cause:
 MrcFrequencySwitch routine calls ForceRcomp, and in non-cold flows this RCOMP happens before PHY registers are restored, which is incorrect.

Solution:
 Add a check in ForceRcomp to skip RCOMP if DDRLASTCR is not set yet.

[
Hsd-es-id: 14012953765
Original commit date: Wed Nov 11 13:22:06 2020 -0800
Change-Id: Ibab060322dc201be167d8a43c38a87899d7f9da1
Original commit hash: 6c18180a2d44c99646f1a2fdeb30fb9835102b8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6093aef1386d821efb6fd46879c3ad52b6904ccf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:16:45 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL] Move common PCIe setup options of CPU and PCH into common config block.

Hsd-es-id: 16011781136
[
Original commit date: Fri Oct 9 00:45:46 2020 +0530
Change-Id: I65a43c5c993c7a857cca8f5cf0531c2bc1afafe3
Original commit hash: cf37458b7faa740b573b6ace0a975c96ba23b052

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/TccCpuPcieSetup.hfr
AlderLakePlatSamplePkg/Setup/TccSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: 05db613257ca2248d9668ea66043fd8c3835f3f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:16:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1463_00

Hsd-es-id: N/A
Original commit date: Wed Nov 11 17:49:09 2020 -0800
Change-Id: I03d9f6aca760fbc8ddfbe20034fbf8cca10a7638
Original commit hash: 0356efdd5168bd2354e36c65b865506dbbeca25d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 18cc319c5d52b67cbf9b86155105fabf564b174e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:14:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 11 02:04:02 2020 -0800
Change-Id: I6e110f395faa20e13960ad76a02a2ab240d3db45
Original commit hash: a92739d6d82bdddfb246c2ffa0dbf222d5ddd49d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2f8f647396114083392afd9c6920066d347a3194 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:14:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 11 01:27:21 2020 -0800
Change-Id: I5ec57d21a8b6e109df36fdb08796e2ae880649f5
Original commit hash: f854d2b3608de2629680559a6f0ffd2b0868ca05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f5e38ba9220e188ae44f649352fda4d832b331f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:13:50 2020 -0800 
-------------------------------------------------------------------------------- 
[OC] Add BIOS knob to control PVD Ratio Threshold.

BIOS will set the PVD ratio as per the value selected in the BIOS knob.
BIOS uses the BIOS Mailbox OC Interface subcommand READ/WRITE_PVD_RATIO_THRESHOLD_OVERRIDE to set this threshold value.

Hsd-es-id: 14012903715, 14012903723
[
Original commit date: Tue Nov 3 10:58:21 2020 -0800
Change-Id: I3e4168204bd79fc192bc61cb80ec4cc4cf750349
Original commit hash: ad8ef222b85f3069a3f0a73ac81ecb9761a34be5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h

================================================================================ 
Commit: f088b7bf1f6f487691b4bc6bc34100d6c46fee47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:13:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1462_01

Hsd-es-id: N/A
Original commit date: Tue Nov 10 17:52:49 2020 -0800
Change-Id: I1dbd5bd26e1f6b3034f198eb5ad7a2204987c250
Original commit hash: b1b8072ce8c491072ab2e016c4e27f49e00eee8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4ad1078043d25a433d4fa2b77ede993a24709dc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:13:17 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Gen 6 ITSS Device interrupt tables, policy - Part 1

 - _PRT IRQ values updated to reflect new interrupt table
 - Updated PeiItssPolicyLib, PeiItssLib library definitions to Gen 6

Hsd-es-id: 22011634494
[
Original commit date: Thu Sep 24 13:31:09 2020 -0700
Change-Id: I169e263eb854443bbf0283ce71ff479789983d4a
Original commit hash: 98ce51ac4e333fbaf7ce066197208ac7084e1c97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6MP.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf

================================================================================ 
Commit: 7a2bda85b1df8ecaa00eed59ef4ac76986690874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:12:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TXT][SINIT-ACPI-DRIVER] ASL code updated for MTL

Based on MTL CPUID, SINIT driver will have it's unique identifier.

internal-only:

Hsd-es-id: 14012079039
Original commit date: Mon Nov 2 18:10:14 2020 -0800
Change-Id: Ib2e90525a7db3590cff969ecda9db9c92d4f589f
Original commit hash: 62b7b32d2f36362fb9951c46612b5a8d5d154f60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: e2a81b1b59f7befc4e4fb0b2aaff430f42636cee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:12:43 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1462_00

Hsd-es-id: N/A
Original commit date: Tue Nov 10 12:39:30 2020 -0800
Change-Id: I11910b249cd767adf4385decb8a922eeda2c0051
Original commit hash: 3a2358801c9d4c71de746b052484b2461d1c202c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb1814e8ba94e0dd767c3c353ac46bd91253f699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:12:28 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][B0][PO] - Dekel Recipe update for DMI and PEG60 - Must for ADL S & ADL P B0 and beyond
adding DMI dekel recipe for B0 and beyond stepping

Hsd-es-id: 14012743156

Original commit date: Fri Oct 16 23:09:44 2020 +0530
Change-Id: Ibef911b0cad377021dfbc964b9da59979863399d
Original commit hash: c934aeac515a896905dbcb62a380d245564c1b5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiCpuDmiDekelInitLib.h

================================================================================ 
Commit: 6675a5cf9ece610791d0011a07865cacda3c3ee7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:11:53 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - CpuPcieRpConfig

Hsd-es-id: 1508488944
[
Original commit date: Fri Nov 6 19:39:05 2020 +0530
Change-Id: I08feb4f6d77f07cf373c1e659eb335e4562a0ccc
Original commit hash: db8d1e8d3455357fb6fd5326c5420ffdfd470294

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 528073e5acd3f7d9eb3b651fadd95f72a8472950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:11:49 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 10 05:03:25 2020 -0800
Change-Id: I6a5f2478defb193207493191c98668dcb6f9cc22
Original commit hash: 4eb8107859e3137e9ffade17f1b99d9334e80264

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d37e0d307b84fbf9339aea0da107a9b7a73e0c69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:11:37 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix for programming of HCSPARAMS3

There was an invalid programming done in U2DEL field of HCSPARAMS3
register for EBG PCH. This change fixes that aligning xHCI programming
back to recommendations.

[
Hsd-es-id: 18013661025
Original commit date: Thu Nov 5 14:31:33 2020 +0100
Change-Id: I66d82c515259fd8d0f9445bfa3102d8cc25417e1
Original commit hash: c5e05c019a4e8634a4380c65c25c3f184a9330d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: f08ac75f3d40c06cfe1f561686b56715f6881001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:11:33 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Move PchInit and PchInfo to FRU

There is no common point between chipsets which implement this library
so we moved it to FRU layer.

Hsd-es-id: n/a
Original commit date: Thu Nov 5 14:09:14 2020 +0100
Change-Id: I30a809c99553fc7837dc8ea71354c444b9045747
Original commit hash: f2f07f4015bdb2ee2a234473dfcb20caf15199c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibPrivate.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchClk.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEspi.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchGbe.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchPsth.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcCnl.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcJsl.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: 4b335df6d48613b36d464107b9ec447c0b79e6e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:11:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 10 01:32:33 2020 -0800
Change-Id: I6c282735ee06f3fcf551a4032201312e841c3b83
Original commit hash: f4af51be0e2fffcd253f70e6c9f16440201af5fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d3a349f2505d6572252f9a69e62e7fbabeb77ceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:10:58 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg : [ADP-S][FIVR]:  Add External Vnn Voltage Rail Configuration

Hsd-es-id: 16011997971
Original commit date: Fri Nov 6 14:18:41 2020 +0530
Change-Id: I073c69adab1e0d04b6a190b59fe3d105a8b4b9f3
Original commit hash: 623f19b8d15c86629af9a2a02bf10c41ef0a2450

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.h
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: b084131d5bfe8f075cbae8aca44015eadc7f9671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:10:31 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Blank display observed with AlderLake_Daily1457_00_552

internal-only:
Hsd-es-id: 16012110405
Original commit date: Mon Nov 9 17:37:59 2020 +0530
Change-Id: I7c614de985e2c0b7b01d94abb9665ef69cdfde5e
Original commit hash: 3d398521082b33247d7ec4cee8592ecc67969e87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: b82599991016bdc1e823a6bc971b364841641d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:10:27 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c3c8aa8fd5c50986e552bb8b62127dfcfbd61438)

Tue Nov 10 04:52:02 2020 +0000
Original commit date: Tue Nov 10 04:52:02 2020 +0000
Original commit hash: d764254246ac72709c4a0f98df64ad234f58e43c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cbc315b4e7c2b806c24ffaaa1be88f204aea563c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:10:23 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308121881][ADL-S | DDR4 DDR5] Enable Temperature Read

Enable Temperature Read for ADL-S.

[
Hsd-es-id: 1308121881
Original commit date: Tue Nov 3 08:28:47 2020 +0200
Change-Id: Idd413956233ba482869f51eb623fa0fe9edfb534
Original commit hash: e3a4b7aeeb81a7b9fdfcba26f740ad8e8567c36b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: 5877095fcc25dd5e980017652dc4cfe79ddf120d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:10:16 2020 -0800 
-------------------------------------------------------------------------------- 
Add ADL S B0 Production Patch 0x06

Hsd-es-id: N/A

Original commit date: Tue Nov 10 01:43:14 2020 +0800
Change-Id: Id0b8dbed267f74cb2df22920b8cde99e789a4d01
Original commit hash: d7d8c827a4da3f498ae7caf6100c9960e41ab2ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5591371dd9973bc5a5e515291d509fa166078557 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:10:08 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S10 DDR5 1DPC UDIMM OC RVP

Refer to ADL_S_OC_S10_DDR5_UDIMM_Fab1_RVP_Platform_Mapping_Doc_Rev0p1_ww41p3.xlsx.

Hsd-es-id: 16012041120
[
Original commit date: Sat Oct 10 11:08:18 2020 +0800
Change-Id: Ie948963759a402463c88ea9ed8c3c97e4f9b6795
Original commit hash: 3273dc7c10db765acf0311a99753740a7b97cdb3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS10Rvp.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: 305697dcfa1fd92f3bebf5a1a6bade58e7165f09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:10:03 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] - Change CPU Fan to 100% until HW thermal issue root caused and fixed -Part2

Add test option "CPU Fan Control"
  - 0:   Fan control by OS/BIOS/DTT
  - 75:  Fan is always running in 75% speed
  - 100: Fan is always running in full speed

Hsd-es-id: 1308082472
Original commit date: Tue Oct 20 18:56:52 2020 +0800
Change-Id: Idb75c315ac7923ce2772ccb5059103e5c9acc276
Original commit hash: a918076770ecdb3b46f65e6a7f09df42a1ba4249

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 0ac228a1b82644d647dd7323750e9cade72f73be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:10:00 2020 -0800 
-------------------------------------------------------------------------------- 
Seamless Recovery: add post code to indicate the status of capsule update for recovery validation.

internal-only: N/A
Hsd-es-id: 1508473491
Original commit date: Mon Nov 9 08:37:30 2020 +0800
Change-Id: Iadbee449d1b355eb93279e656a954ff22310b0b7
Original commit hash: 5f4337853afdc29bb44ae8f8d588539abdf7f21c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 67dfffd4f964fc22ee387f15011e86c06a6abf09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:09:56 2020 -0800 
-------------------------------------------------------------------------------- 
fdf changes: make fdf support debug and release two types, and adjust the
space to leave more rooms to microcode

internal-only: N/A
Hsd-es-id: 1508514133
Original commit date: Mon Nov 9 15:58:27 2020 +0800
Change-Id: Id22ac854024463bcabdbb08e9bd292f009ebeb05
Original commit hash: a2c661936f6d0961f52340a049592c716b00f2d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Tools/StripFlashmap.py
AlderLakeBoardPkg/bld.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat

================================================================================ 
Commit: 2942974a49ffba6564883e02584959c394355b2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:09:44 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BuildIafw: Enable the GCC support in Fsp Wrapper - Platform

Add export TARGET_ARCH to prevent generating GuidedSectionTools.txt incorrectly.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 13:15:43 2020 +0800
Change-Id: I23114cb5308952deb7761811fe2801f52dddd284
Original commit hash: 34337ce2c75894942f15f01dd2b75621941d7355

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PreBuild.sh

================================================================================ 
Commit: e4559b0e0e7e2ddb508c0c994232b53ce05b759c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:09:30 2020 -0800 
-------------------------------------------------------------------------------- 
[RPL] Add RPL CPUIDs

Add RPL CPUIDs

Hsd-es-id: 1508496350
internal-only:

Original commit date: Tue Nov 3 14:35:12 2020 +0800
Change-Id: Id5947540935b25282f24ec0d0a1760c869d719ed
Original commit hash: f1cd896f0b7bb2c9fc0c5416c969fded6b5a7221

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: e3c0c71e5fc24b17c03d7f41f1fea038c0523fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:09:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1461_00

Hsd-es-id: NA
Original commit date: Mon Nov 9 17:52:28 2020 -0800
Change-Id: I990a140d3f3043989f43ddd2912b641bfdd0cf12
Original commit hash: fb49f6640ff0cabc330ac3a37148f45e41689527

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0e80424a213b6cf9a923d8083d990020f74306f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:09:14 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: GPIO update for S03 Fab1/Fab2, S05, S06 Fab1/Fab2, S07, S08

Add code to support discrete logic for PLN.
Add GPIO GPP_H15 and GPP_H23 for SSD PLN.
Remove HiZ on GPP_D2, set GPP_H0 to HiZ on S03 Fab1 for ClkReq of PCIe x4 Slot 1.
Change GPP_G0 to output low on S08 for Thunderbolt FRC_PWR.
Documents list:
  ADL_S_S3_S4_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p82_ww44p1.xlsx
  ADL_S_S3_S4_Fab-2_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p785_ww44p1.xlsx
  ADL_S5_Fab-1_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p785_ww44p1.xlsx
  ADL_S_S6_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p81_ww44p1.xlsx
  ADL_S_S6_S9_Fab-2_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p2_ww44p1.xlsx
  ADL_S_S7_UDIMM_6L_RVP_Platform_Mapping_document_Rev0p2_ww44p1.xlsx
  ADL_S_S8_SODIMM_6L_RVP_Platform_Mapping_document_Rev0p81_ww44p1.xlsx

Hsd-es-id: 1508480453
[
Original commit date: Mon Oct 26 09:51:21 2020 +0800
Change-Id: Ib1a52efb75497294c14e9bc24befafe69055b90b
Original commit hash: a4e48cd8e3ca8347abf0c83b6a4d0c2e3fb96e0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Features/Nvme/PowerLossNotifyDxe/PowerLossNotify.c

================================================================================ 
Commit: abe0685bd831b58e050f1f7309e33de3cd8118ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:09:06 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg & MeteorLakeBoardPkg: Change the Network include file

Using Network.dsc.inc instead of NetworkDefines.dsc.inc &
NetworkComponents.dsc.inc. It contains all the requirement
for the Network feature build.

Hsd-es-id: N/A
Original commit date: Wed Oct 28 18:24:39 2020 +0800
Change-Id: I08e1234dbf151f96918499476e34a5153b8f83f2
Original commit hash: dff79ab708d595a2dc5aa9df5133809618815af9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 2e184d5df3922e2a44cc80cff13698c4531c3190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:07:50 2020 -0800 
-------------------------------------------------------------------------------- 
MeteorLake: Need a new editable field in BIOS to change SSID in PCI header cfg space for HDA bus ctrl.

Allow to programm Sub System Ids in BIOS settup. In ACE version of Audio SSID should be programmed by mirrors registers.

internal-only:
Hsd-es-id: 16011473641
Original commit date: Mon Nov 9 13:21:33 2020 +0100
Change-Id: Iab22c1468c1b4281b2a9c5098b14e3a418bcc191
Original commit hash: adb4b40f9d91dc4129587801dcb345a4e0eedf98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 15b0d55f42df5f1561e29ca472173cb6cef8f7b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:07:42 2020 -0800 
-------------------------------------------------------------------------------- 
Clean up unused IPU BIOS configuration SaIpuImrConfiguration
 --Removed IPU Gen and added IPU Camera

Hsd-es-id: 16011326558
[
Original commit date: Thu Oct 29 16:23:13 2020 +0530
Change-Id: I3c2fa479d8774c1f050e984fce110735225dd555
Original commit hash: 42fac5137964cf1b21db8c0b34656b9090a73e46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 5fca349f6ace667e9ebba6f525f2f3b7301545da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:07:22 2020 -0800 
-------------------------------------------------------------------------------- 
18013530288: [ME][SPS] Modify Delayed Authentication Mode (DAM) HECI Interface

1. Remove old API:
     ServerHeciGetDamState (), ServerHeciSetDamState ()
   that uses functions:
     ServerHeciReadFileMsg (), ServerHeciSetFileMsg (), ServerHeciCommitFilesMsg
   that has been removed also
2. Add new SpsDamLib with new API implementation
     SpsGetDamState ()
     SpsGetDamState ()
3. Add DAM update flow before EndOfDxe/CoreBiosDone signal
4. Update SPS setup to read policy information instead ME itself

Hsd-es-id: 18013530288
Original commit date: Wed Oct 21 13:32:26 2020 +0200
Change-Id: I3711f2ceae36698909dbed8f7953b82186201025
Original commit hash: f7e26b3d5a1a5a456106707565546ede292b5321

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.inf

================================================================================ 
Commit: c9ef689c63260fbab47a9c94d76467e826771b0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:07:18 2020 -0800 
-------------------------------------------------------------------------------- 
[MTL] Memory Map Refactoring
   - Print the Memory Map in the logs

Hsd-es-id: 16012056761
[
Original commit date: Thu Oct 1 21:51:04 2020 +0530
Change-Id: I8f192a3fc5d3c41f0432f7beccf20849d746df2d
Original commit hash: 8bcddebf45f8ea7a29954b03396541d2a34bfe14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf

================================================================================ 
Commit: 72f3e7f46fcbe87b0f8fef5c16d93f9181ee695c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:07:10 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Mon Nov 9 01:26:38 2020 -0800
Change-Id: I85072be8647273f8325444a1c62c2a7d348df187
Original commit hash: 6c762466898283390e756cd05ef7702d1558f9f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7d98cb312c53c18d9c58e4e6dd081f56361d9d6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:07:03 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] KH card on peg12 is not getting detected at GEN3 speed only and link is not stable(link in L0 only for 2ns)

BIOS needs to program L0LFFS register per port unlike other presettocoefficient programming which is per controller

Hsd-es-id: NA
[
Original commit date: Tue Nov 3 12:28:55 2020 +0530
Change-Id: Iff5a2a2998388c07d7b3062cab373b75a2b85277
Original commit hash: bc12f02e364499dec5847cccd0196975f77fb1f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: d4403531766c8c840041eaae697c1e34d4be05a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:06:40 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg PCH HSIO - Refactor for IP block. Added I/O Expander HSIO init flow

- Refactor HSIO for IP block
- Modified related flows for USB3/SATA/PCIe
- Added I/O Expander flow for init HSIO

Hsd-es-id: 18013580764
Original commit date: Thu Nov 5 12:35:13 2020 +0100
Change-Id: Ie3fc115593a555e67f7bd7228dd33fc9055b76d7
Original commit hash: d95d8744bf3eac154efe86cf7acc9432f666b356

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/HsioSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioHandle.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioLane.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioLane.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioPreMem.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchGbe.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: b92a8c9014b407d83b726595bf36ac5e7aed0fea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:06:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1457_01

Hsd-es-id: NA
Original commit date: Sun Nov 8 22:58:20 2020 -0800
Change-Id: I4a0df7b1c3b397b63c3ca1da132f15f708e5962f
Original commit hash: 0e0c23eb78623d183135bd5675a46e133a4b6dc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c39a5834716bfba0409bfa3c3f5d24403ebd630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:06:27 2020 -0800 
-------------------------------------------------------------------------------- 
Peg10&11 BWG settings mismatch in BIOS 1413

+------------------------+------------------+-----------------+
|      Register          | Offset[BitField] | BWG Recommended |
|                        |                  | value           |
+------------------------+------------------+-----------------+
|CMD.SEE                 |   04h [8]        | 1               |
|BCTRL.SE                |   3Eh [1]        | 1               |
|LCAP.EL1                |   4Ch [17:15]    | 0X6             |
|MPC.FCDL1E              |   D8h [21]       | 1               |
|V1CTL.TVM               | 02A0h [7:1]      | 0x0*            |
|PCIEPMECTL.POFFWT       | 0420h [19:18]    | 0               |
|PCIEPMECTL.POFFWT       | 0424h [27]       | 1               |
|ADVMCTRL.PMREQBLKPGRSPT | 05BCh [7:5]      | 0x2             |
|VNNREMCTL.LRSLFVNNRE    | 0C70h [1:0]      | 0               |
|RXMC1.MILRTS            | 0C90h [2]        | 0               |
|RXMC1.MSRVS             | 0C90h [31:26]    | 0x1F            |
|DCGEN1.PXLTULDCGEN      | 1350h [9]        | 0               |
|DCGEN1.PXTTULDCGEN      | 1350h [24]       | 1               |
|DCGM1.PXTTULDCGM        | 1358h [24]       | 1               |
|DCGEN3.PXCUPDCGEN       | 1360h [2]        | 0               |
|DCGM3.PXCUPDCGM         | 1368h [2]        | 0               |
|G5L0SCTL.G5L0SIC        | 1E00h [23:22]    | 0x3             |
|G5L0SCTL.G5ASL0SPL      | 1E00h [31:24]    | 0x50            |
+------------------------+------------------+-----------------+

Hsd-es-id: 16011966247
[
Original commit date: Thu Oct 22 22:47:40 2020 +0530
Change-Id: I47a320a4ba8a4c986e8528063aa16d99ded23f1d
Original commit hash: 6fcea656d2685330bdbc7352e33d27c7e9ff20bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 6b450dc78e1948700ae808427e67a28c7827e685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:06:19 2020 -0800 
-------------------------------------------------------------------------------- 
Remove duplicate definition of Cpu.asl from Platform BoardPkg

Duplicate copy of Cpu.asl exists in
AlderLakeBoardPkg\Acpi\BoardAcpiDxe\Dsdt\Cpu.asl
MeteorLakeBoardPkg\Acpi\BoardAcpiDxe\Dsdt\cpu.asl.
The above ones should be deleted.

BIOS uses the Cpu.asl from AlderLakeBoardPkg\Acpi\AcpiTables\Dsdt\Cpu.asl

Hsd-es-id: 16011853790
[
Original commit date: Mon Oct 26 18:37:41 2020 +0800
Change-Id: I97b9273afe130d185b1c25a0e166a1e933e3aa6c
Original commit hash: cedb97d2e357093963507a33def7273f27031a95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL

================================================================================ 
Commit: e0dfcbae45386ec1857a401c9b070a3402068e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:06:16 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][AEP] - DG02 384 board support - Power meter support

- Power meter sync
- Added Enable GPIO for Wov LED driver chip

Hsd-es-id: 16011984309
Original commit date: Wed Nov 4 20:28:03 2020 +0530
Change-Id: I33ae16a9cd3d015da09e066538b1370633b8be92
Original commit hash: efe187486b15e039f6266239cfa0bbf39cfaacc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 4320b93b19ca1a5ee1ff749d3ac1cbd0a49e0a3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:06:05 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc: Enable the GCC support in Fsp Wrapper - Platform

Remove GCC workaround in long time ago

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 21:17:57 2020 +0800
Change-Id: I2b3befe040724199b8d116115819088daef5fb70
Original commit hash: ce1b0749875385b5e7df8db8122fbfc4ffd79ebe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d72e63be956e26ec6ca645289d4b037a64c053f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:06:00 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform

1. Align VpdPcdPcieClkUsageMap with structure PCIE_CLOCKS_USAGE.

2. Seperate ADL-S and ADL-P board package.
Currently, ADL-S and ADL-P have standalone FSP. It means AlderLakePBoards and AlderLakeSBoards are exclusive.
To save binary size, ADL-S BIOS size shouldn't take up ADL-P BIOS size and vice versa.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 21:11:35 2020 +0800
Change-Id: I9e4d144c003ba0a17c7db811d61ceed93570a2b4
Original commit hash: 5a90e1a8d1ea63e3e82ba3fc2322ebd4ec69b97a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc

================================================================================ 
Commit: 4ce276917276987e40baa6a08cbb71764713e31d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:05:56 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/SystemAgent: Enable the GCC support in Fsp Wrapper - Platform

Align SkuType ussage with #if .. #else .. #endif to prevent ununsed variable.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 20:53:05 2020 +0800
Change-Id: I50e60837290ad4db6a3c6131693a51ebc716e043
Original commit hash: 4d231509ed75dd843e668f456ce5a80dcc8ed9ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c

================================================================================ 
Commit: ea1317849f34f571e375d7b9ae6ec765c3db6ae6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:05:52 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Hsio: Enable the GCC support in Fsp Wrapper - Platform

Both mGpioTableHsioSmbusPin and mGpioTableMonHsioSmbusPin belongs to ADL-S specific code.
They shouldn't exist in AlderLake common code. Move it from AlderLake to AlderLakeSBoards to prevent unused variable for ADL-P.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 20:49:07 2020 +0800
Change-Id: I4da4281ba0ee0e2e3cf2fb1d19ee80a32de1a3ea
Original commit hash: a1ce27ae8de99cbcd03fce7ce296f389d3254ff8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c

================================================================================ 
Commit: 14613857426f3060c1ff7c9349a9ace262b34e61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:05:44 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: NA
Original commit date: Mon Nov 9 03:12:54 2020 +0000
Original commit hash: 45f9b760811a512f45777bb977f684bc9d189498

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bef395b6fbea42a77dee3ac50c9e3937096362ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:05:36 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22011682423][ADL-S | LP4 DDR5][J0 updates from poweron]

ADL J0 power on updates and fixes for headless mode.
- Enable GlobalVsshiBypass for DDR5 on J0
- Use ReadMPR in Headless MRC while keeping only ERDMPR2D in regular MRC.
- DdrIoTranslateCccToMcChannel: Fix CCC mapping for DDR5 on ADL-P
- MrcGetTxFifoSeparation: update separation for ADL-P DDR5 and LP4
- Read Leveling: wrong variable used instead of EnDqsNRcvEnGateSave.
- ProgramDeswizzleRegisters: fix Strobe argument in usage of GsmMccDeswizzleBit for LPDDR
- Phy init changes for ADL-P:
 - CccClkAlignCtl2.d0tosig_offset  = 0xDB
 - CompUpdateCtrl.compupdatecntval = 0x40
 - MrcPhyInitSeq3: add timeout during CccPmFsm.initdone_status polling
- Skip MrcSetMcCplInterleave in STUB mode
- Add J0 ucode patch 0x80000006

[
Hsd-es-id: 22011682423
Original commit date: Sun Nov 8 22:46:16 2020 +0530
Change-Id: I5450525b0be82d547706f1bac3663fd0559742f7
Original commit hash: c72ea88aed24cf13efbae235e2d810a159b7bb51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 41716e08675f45cc745b05ba3b2d3909e68cfa5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:05:30 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1457_00

Hsd-es-id: NA
Original commit date: Sun Nov 8 17:50:27 2020 -0800
Change-Id: I686531de5322f6776ccfe042553b0801fa8503e9
Original commit hash: 86113896e05d5c9d8c6d25dea60662c935795115

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0683e05b7230d3387802b7196743fc261e737ee9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:05:15 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Sun Nov 8 01:25:13 2020 -0800
Change-Id: I01f26ce1601ea4cb1bb6a60e1bc8d6bb98bd09bc
Original commit hash: 81db8f185537976fe44ff68bcec018e3aec4793f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a60cc1803526fb6bc98ec5148805648760e706ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:05:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1456_00

Hsd-es-id: NA
Original commit date: Sat Nov 7 17:48:56 2020 -0800
Change-Id: Ibcb76e1b864102dc3c2571f4b7df82f11307005d
Original commit hash: 6de0d0fb9196d6e28c5faf965e34222f07dfc9e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3653319c6b836724ab57084a07aa67633d14c61e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:05:03 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Sat Nov 7 01:26:21 2020 -0800
Change-Id: I2ee54289b9ee7a7dd5acd7b69563206484a1f568
Original commit hash: 692d48cd33317b6a8fc32c8a00851be86aaccad5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 049b196becaa78d6fbd625b633e567abc31c3ca4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:04:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1455_00

Hsd-es-id: NA
Original commit date: Fri Nov 6 17:54:07 2020 -0800
Change-Id: Icf51ecfaa7fb9fe2d56d591351dbec6c4d025878
Original commit hash: 3585dafd170061c0600bb01557de2b587d6d9581

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1de5f80e7482d7f0d801fe7a67f89692598ca03e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:04:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP 1045
Revert "[ADL-S] Integrate GOP 1046"
This reverts commit 6cc1f8735123c130d740d0a3addf36fb3809a779.

No video output at BIOS Menu using GOP 1046

Hsd-es-id: 16012007160
[
Original commit date: Fri Nov 6 15:51:27 2020 -0700
Change-Id: I4c32c923e5570cfe499223bd70c8e8a96db6ee85
Original commit hash: 0cb63fafbda524dd2a48357042caf45da488a007

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: b3429f2ec3e7d1e7afb8f865e595287ffa618bb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:04:28 2020 -0800 
-------------------------------------------------------------------------------- 
[BIOS] Add _DSD method for D3 enable/disable in VMD scope

Moved _DSD method under VMD scope and exposed policy for exposing/hiding this _DSD method.

Hsd-es-id: 14012421613
[
Original commit date: Tue Sep 1 13:13:50 2020 -0700
Change-Id: I84e8b5a636325e3983df84454e249c1f104d5a1c
Original commit hash: c79417d8627a20aefd707d6b2c1f336d7f35624f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl

================================================================================ 
Commit: f60d0b633146e9be492ca3f213b5117186199067 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:04:09 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][PCIe] PCIe endpoint initialization Error

Hsd-es-id: 1508478671
[
Original commit date: Tue Sep 29 21:07:06 2020 +0530
Change-Id: Ice4e98c4c4bcb8d2fd3be8ff5ed07279074491a7
Original commit hash: ebe7e9334b0c9394e456b87dcf379ef8ced9d180

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: f7b12630076f1036e72ee3c9a0c909ed9ef7c696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:04:02 2020 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/SmmCore: Change to hybrid core to support standalone MM.

Standalone MM driver is required for Seamless SMM Driver Update feature.
This patch is to add a hybrid SMM Core to Eagle Stream platform as first
step to support standalone MM driver dispatch. The driver runtime update
and reload will be added based on the hybrid SMM Core later.

The change is only added to seamless build target ('-su').

Hsd-es-id: 1508317865
Original commit date: Mon Oct 19 19:20:04 2020 +0800
Change-Id: I82aebe8c31709bdd75ef03da09b966b7a752fb02
Original commit hash: b00f9939818c4d472c05518bb7968b186e420cef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf

================================================================================ 
Commit: 48f378099b1a0087c249ce81f27901621a02d79f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:03:43 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Board PCDs correction: Bluetooth Usb Port

Corrected the PcdBleUsbInterfaceNumber PCD Value.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012098016
Original commit date: Fri Nov 6 14:00:41 2020 +0530
Change-Id: I1db549de2888368ae8cea087451a146318f49ac7
Original commit hash: 6733acfd3d7f275c29537265e6afb3406447ea39

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 4699ee52a3c6c5352d08217de05fe1420e605b5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:03:38 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]Making the CheckAndInitializePegVga available to the external BIOS.

PEG10 link will train to Gen1 in PostMem only so moving CheckAndInitiliazePegVga API after link trains and at the end of this API, we will do disabling iGFX if we will detect external graphics card on PEG10

Hsd-es-id: 1508463638, 16011818855
[
Original commit date: Tue Oct 27 14:30:42 2020 +0530
Change-Id: I896173c345baa7bdc3774325d2d4204d4013b551
Original commit hash: e8cd3774332d923f1d6dbae8463455b7354d5357

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: a6ff6281c4788604e2de4aef3361382980af9f9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:03:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Fri Nov 6 01:25:52 2020 -0800
Change-Id: I2ccc4db9da722b9403417a6e09bbdae23366f215
Original commit hash: 2955ecd692f23f1346d08d244059b6001f196950

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0b8fbc81e363a1cf20d97c32b51ad005eea65162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:03:26 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/P2SB: Update P2SB device initialization

P2SB device in Integrated Boot Logic (IBL) has some differences
comparing to the device build-in PCH.
1. There is no PSFs in IBL so masking PSF EndPoint devices in P2SB
should be removed from the procedure.
2. Device hidding is handled in different way than in PCH
3. IBL's P2SB doesn't support IEC disabling
4. IBL doesn't support LegacyIO Low Latency
5. IBL doesn't support Parity Check
6. IBL doesn't support IOSF-SB Posted Write
This change updates P2SB initialization procedure specific
for IBL.

Note:
The update has been done according HAS revision V.18

Hsd-es-id: 18013313057
[
Original commit date: Wed Oct 14 18:31:59 2020 +0200
Change-Id: Iad1048234f6f454ce2ce22c6825edc477234c5d3
Original commit hash: ae751ecbcb677649e63573b48e0d82cf4f50cbc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c

================================================================================ 
Commit: 395c600765eb8f5c9996f0fd5a469684319b707b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:03:04 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakeSBoards: Disable pre-boot DMA protection on ADL-S

Disable pre-boot DMA protection for mAlderlakeSAdpSDdr5UDimm1DAepConfigPatchTable

[
Hsd-es-id: 22011643113
Original commit date: Fri Nov 6 14:54:52 2020 +0800
Change-Id: Ifa33fecbf37267b757c64616bc6e0980999fe2c1
Original commit hash: 958bcf22bef1067e3be0d8888174c0ff876bbe05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 6d686cd31d1e5949e28bcca1df1e75b67fb20bb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:56 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0][PO] - PEG1011  avoid the use in test mode, to set the knob skip_link_training_PEG10

Hsd-es-id: 16012089351

Original commit date: Thu Oct 29 17:15:06 2020 +0530
Change-Id: I17f925bc1b6b6454e3ff3cf56087d5227ccc1ec9
Original commit hash: c3c6d83f97f377d3fd6b9638a913a622e9014fbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: bc73c723cb97d141f653ddeab6945310f88f02e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:48 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c91464380cd7c844e1238db6692db5c3ec86001c)

Fri Nov 6 06:08:14 2020 +0000
Original commit date: Fri Nov 6 06:08:14 2020 +0000
Original commit hash: 0e5bfee1a1fcffdd4f5279eb0c0945acf599d18a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1dbec6d0e8028e70c73b5762523f07e11ddc7549 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:44 2020 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD][Disable SAGV on B-step]

Keep SAGV disabled on B-step

Hsd-es-id: N/A
Original commit date: Thu Nov 5 17:29:22 2020 -0800
Change-Id: Icd5dc7cff61882a03ea063552931f0632c3e8d14
Original commit hash: 8564409290c9410a4ba7b7d7b66c907bc77e6354

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 4374b8c7fd4ff16242be9b7cc4f3d89404cb6faa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:40 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/UpdList: Update UPD list for coreboot

Add 'Lp5CccConfig' FSP-M UPD for coreboot build.

Impact Platforms: ADL
Hsd-es-id: N/A

Original commit date: Thu Nov 5 20:41:26 2020 +0530
Change-Id: Ia8bc1d43c6eab24aa75a6f64079da2ec25b781f8
Original commit hash: cbd8d594f32c67e5f5e285824a3a46b8259184ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 9029c9f352203cbeb84afbdd0e635b2ff3a098f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:35 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Reverting the BIOS WA for RESET_CPL register programming since a pcode patch is available.

Hsd-es-id: 16011776762
[
Original commit date: Thu Oct 22 10:18:23 2020 +0530
Change-Id: I0b19c31b54a33371fe2308ef812c46f9729a5a94
Original commit hash: 0e4649909e8c3200eb3644d630d3240c5b16f341

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 4a4db8d376db98524fcab7f980d6a9bc274d8e78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:31 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakeSBoards: Disable pre-boot DMA protection on ADL-S

[
Hsd-es-id: 22011643113
Original commit date: Fri Nov 6 10:26:16 2020 +0800
Change-Id: I35f9d07f2eaaf7e3bbf48d63e8aff6db9377c833
Original commit hash: f53e7aef642fb05058e3119bc8549c653cca3b83

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 1ffd5d149e0a7b32b292629edb3148a6fd1444b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:27 2020 -0800 
-------------------------------------------------------------------------------- 
CSME cant access the CSME IMR space due to BIOS not enabling VCm on the OPI

Hsd-es-id: 16012094007
Original commit date: Thu Nov 5 23:23:55 2020 +0530
Change-Id: I323cfe8e05b7859998bc96c6b17237c5e020628c
Original commit hash: f6864c1c916370f9f5949b1b614b4d7a595bbb62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c

================================================================================ 
Commit: 40b207b1b81223c371806628343d87985cb0ac96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:22 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Include\Protocol\Thc: Touch Host Controller (THC) interfaces committed for backwards compatibility

- Updated Thc.h header and THC_PROTOCOL description

[
Hsd-es-id: 22011586613
Original commit date: Thu Nov 5 16:25:36 2020 -0800
Change-Id: Ic7f0413fb8081bc545976d6f6065cdc32f801ff2
Original commit hash: 84ed5e6f5e2f7627910429e85b7b529c09e3691d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h

================================================================================ 
Commit: d81d21f92e2fd15b96b7868985dec38bfaeb9442 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:10 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/PlatformSetup: Enable the GCC support in Fsp Wrapper - Platform

Fix incorrect code logic, ((Any value | BIT4) == 0) is always false

Hsd-es-id: 1508491131
[
Original commit date: Fri Nov 6 08:23:21 2020 +0800
Change-Id: I2236a287550535caa97d8434927291293b954abf
Original commit hash: 44ec25515a9777d13d648789ebd4adb83117b792

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 825b0c28b9754769eae2d2e60a956fc85add3f56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:06 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Vtio: Enable the GCC support in Fsp Wrapper - Platform

Align structure with correct bracket

Hsd-es-id: 1508491131
[
Original commit date: Fri Nov 6 08:15:27 2020 +0800
Change-Id: I9e68b86271c78bc4b3c4384adae05ef2b4501e57
Original commit hash: 153196b0ef20fb52aa8b3a5d4001bc1fec6d2f2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c

================================================================================ 
Commit: 88db6fe121a8d168b5891dcc4510fe8ba00808bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:02:02 2020 -0800 
-------------------------------------------------------------------------------- 
BoardPkg/MadtX2Apic.act: Enable the GCC support in Fsp Wrapper - Platform

Align structure with correct bracket

Hsd-es-id: 1508491131
[
Original commit date: Fri Nov 6 08:08:21 2020 +0800
Change-Id: I552501564a77ca570a7e15bec38e92badf3e4322
Original commit hash: dc7c23258dfd7eac82929c638892fe5bcc6858f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Madt/MadtX2Apic.act

================================================================================ 
Commit: 7063da16b31596715ca9cbd1e46244bedb5620e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:01:58 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/KeyEnroll: Enable the GCC support in Fsp Wrapper - Platform

strncpy will assume size need to use destination size rather than source size.
Use memcpy instead of strncpy.

Hsd-es-id: 1508491131
[
Original commit date: Thu Nov 5 17:00:06 2020 +0800
Change-Id: I7f9ade0f85cdf7db2747d0181b1169eda73534ca
Original commit hash: 5d84a69712ee56e848ad3de2dac3831e80cc9235

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildPlatTools.sh
AlderLakePlatSamplePkg/.gitignore
AlderLakePlatSamplePkg/Tools/KeyEnroll/KeyEnroll.c

================================================================================ 
Commit: d8ce38f1652e96d359025d673d283623c18dbf85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:01:49 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/ClientOneSiliconBuild: Enable the GCC support in Fsp Wrapper - Platform

For Visual Studio 2019 on Windows, save 10 min build time.
For Clang11 on Windows, save 10 min build time.
For GCC5.4/GCC9.3 on Ubuntu, save 3 min build time.
For Clang11 on Ubuntu, save 3 min build time.

Hsd-es-id: 1508491131
[
Original commit date: Thu Nov 5 14:01:45 2020 +0800
Change-Id: I5bbbd52d07f2e13ce42f9d208607ca8923ede37e
Original commit hash: 884bc4b0767e4ba10b3a20a7d71b49cdadf4ff58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py

================================================================================ 
Commit: d5d27d301cb9b1d7deedeff632261d8bf1657400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:01:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1454_00

Hsd-es-id: no sighting
Original commit date: Thu Nov 5 17:50:27 2020 -0800
Change-Id: If531ded958c2c6a8be0225bcd72ed4b9d7d1d531
Original commit hash: d16a3c6387368752c6ce67f937c5ea228c35c9d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fd4b626825f77ea8045e64312ac788db46b062eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:01:28 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Support multiple PDT

Hsd-es-id: 16011826564
[
Original commit date: Wed Oct 14 22:31:22 2020 +0530
Change-Id: I832098d9fc2e1b0eda82bb906f9b618696664650
Original commit hash: ba60c53530b9369d29a6902f7fcc0eaea3d081a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/MultiPdt/MultiPdtDxe.c
AlderLakePlatSamplePkg/Features/MultiPdt/MultiPdtDxe.inf
AlderLakePlatSamplePkg/Include/Library/PdtUpdateLib.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.c
AlderLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/Setup.uni
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 9f0720aa89d92142b0cf35d4c87a2ad3e4c530ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:01:11 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012907747][ADL-S][b0][DDR5] Bios assert is limiting system from booting to windows with freq higher than 4000G2

Issue:
 BIOS hits ASSERT: "VarCheckHiiQuestion fail: Numeric mismatch" at 4400 and above

Root cause:
 Setup option for tCL has a limit of 36, while DDR5-4400 may use CL=40.

Solution:
 Increase numeric range limit for all DDR timings in setup, to avoid such issues with DDR5 / LP5 high speeds.

Additional change:
 - Remove DllBwEn0..3 setup options which are unused (legacy from SKL)

[
Hsd-es-id: 14012907747
Original commit date: Thu Nov 5 13:15:27 2020 -0800
Change-Id: I6affbf9fb813f13de91d4f1730140e8bd4e5af2f
Original commit hash: 59692162b11fcf06e923e15e1b95f63cf5d02ded

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c70c181cbbd83106d8ec9cae3652c5ac8f36d0dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:00:54 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit aa8e1540fd770c703f96b2d1af7c379d3e159c23)

Thu Nov 5 20:39:17 2020 +0000
Original commit date: Thu Nov 5 20:39:17 2020 +0000
Original commit hash: 90917604ad36b333037c87896cb4220aaa35f44d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b96e6187a8c2be4f10868bfac8fae260a8dd273 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:00:49 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012907967][ADL-S][b0][DDR5] DDR5 byte Swizzling fail at ECT on 4400 or 4800G2

Issue:
 DDR5 DQ swizzle detection fails at 4400 and above.

Root Cause:
 DQ swizzle detection runs at the end of ECT, before the full JEDEC init was executed.
 Hence MR0 was not programmed yet, and it has a default RL value of 22.
 This RL is too short for high speeds such as 4400.

Solution:
 Issue a JEDEC reset/init before DQ mapping.
 This will program all MR's including MR0.

[
Hsd-es-id: 14012907967
Original commit date: Thu Nov 5 10:55:55 2020 -0800
Change-Id: I713cc6a60bc9369d5b1cef5d868f8508962a6314
Original commit hash: bc0830eaa5c07d72598b0cdac89b97c9771ca844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 97b718f8ad4e18cd8bc534b581a69401d13cb065 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:00:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 3a9bd583eb51e94e3e78c0d1f7e652976f5e10e5)

Thu Nov 5 18:52:17 2020 +0000
Original commit date: Thu Nov 5 18:52:17 2020 +0000
Original commit hash: 9bd218169242c0f4e341e47ff2f406c44eeda865

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b8399c122ffdb4264111f85a3b72f346336712d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 23:00:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Adl: Enable the GCC support in Fsp Wrapper - MRC

1. For "? 1 : 0", GCC5.4/5.5/8.3/9.3 will report bitwise-conditional-parentheses error
2. For PrintBorder[], CLANG11/GCC9.3 will report _memcpy error
3. For sys_in_gb and cl_in_gb, it's debug only function.
4. For "else miss {}", GCC9.3 will reportmisleading-indentation

Hsd-es-id: 1508491114
[
Original commit date: Thu Nov 5 15:55:38 2020 +0800
Change-Id: Ica41b02a8e04cac80397b3e3734fb3e217aa9413
Original commit hash: faf103077492a1e58568cc6561bd7e0207a7bc06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 62ed456d2a39e0e8fe658fc796c113a0fe9317fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:59:54 2020 -0800 
-------------------------------------------------------------------------------- 
BoardPkg DSC, FDF: Remove temporary workaround to invoke EFI Shell

There's a temporary WA implemented which was needed to invoke EfiShell.
DxeMain didn't support signature verification services initially,
so the FvApp, which is signed, was not verified and could not be dispatched.
This commit adds RSA2048Sha256 support to DxeMain so DXE dispatcher will
verify a signature of FvApp.

Hsd-es-id: 22011247117
[
Original commit date: Thu Oct 29 17:01:07 2020 -0700
Change-Id: Ia8e3c55b36c8ffc0d61277653df14142e0ed1f61
Original commit hash: 2d8274cc86a5a5f70665aeb2af6fb2bbbb318364

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 945a7eb4dde240377d9636a384b47742ea3e332e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:59:23 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/UART: Update UART initialization code for IBL

UART device integrated in Integrated Boot Logic (IBL)
is compliant with 16550 standard.
Current IBL BIOS uses SerialIO UART initialization code
what is not correct. IBL UART should be initalized with
standard EDK BaseSerialPortLib16550 library.
This change removes SerialIO Uart code from IBL initialization patch.

Hsd-es-id: 18013656274
[
Original commit date: Tue Nov 3 14:24:51 2020 +0100
Change-Id: I38480694988f473a63733eac4bd141e7e377e3ef
Original commit hash: c11de119eda007ad49ff3e1e8abd4296a8c3d780

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 4bd3585a28d6149ac6dbc18713b3f8ca62f9aba0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:58:55 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Add acoustic noise menu options for VCCSA

ADL M  :
VCCIA - no change
VCCGT - need to remove the only Fast/16.
VCCSA - add Fast and Fast/2 and make it default to disable

Hsd-es-id: 16011796205
[
Original commit date: Thu Oct 29 11:18:01 2020 +0800
Change-Id: I39d7f62c0a6050783ad1e083207686d12fdf7a36
Original commit hash: 1e7d59437502069c8c3df605567ec6ec2bca89fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 85c3b6eaf42f0949b4fbd3370feda54919f8c84d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:58:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Thu Nov 5 01:42:42 2020 -0800
Change-Id: I271627fe03dbc2465441f34a19b9195eef8af159
Original commit hash: e7691c7ffe3484998351bf72fbbe20640fe129fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 85cd077582049501d3150c26d2e12b417ef14239 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:58:32 2020 -0800 
-------------------------------------------------------------------------------- 
L1.2 LTR Threshold needs device-specific handling for Teton Glacier and Pyramid Glacier devices

Hsd-es-id: 16011937443
[
Original commit date: Mon Oct 12 15:18:04 2020 +0530
Change-Id: I6322227242e6992a5b17788ff3ca052f8cf30364
Original commit hash: b368ce1cef9d51e58e8d726629338f39e96ac66d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c

================================================================================ 
Commit: 039c28d694208dcfdcc30b2aa5c52dc3021b1f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:58:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] GOP 1014

internal-only:
  - EDP Port-Sync implementation
  - Implement new private Platform PPI for to get Lid Status in PEIM driver
Hsd-es-id: 16012084478

Original commit date: Wed Nov 4 14:51:51 2020 +0530
Change-Id: I444e2345e8c1773ad659eb5186ebd5bf4ca439bc
Original commit hash: e53ff1e211720314788579e233791b3c0f631f52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: cf0ea757b3bd939c83209b3656381b4ac5513cd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:58:16 2020 -0800 
-------------------------------------------------------------------------------- 
ADL -P (682) 28W (LP4x) BEP+ Bios support
Added ADL-P BEP+ support
 - PowerMeter support
 - GPIO pin changes

Hsd-es-id: 16011984303
Original commit date: Tue Nov 3 18:57:15 2020 +0530
Change-Id: Ie451063bbc01fe0476883926914d673c9722c379
Original commit hash: 688d9a9f4da16394f024eef3155e29d8dd9c5d8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 02fef2710eda1182febae00ac66baf6d00827144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:58:07 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SystemAgent: Enable the GCC support in Fsp Wrapper - SA

1. Remove unused variable
2. Use ZeroMem instead of assign value when declare variable
3. Align local variable in #if ... #endif
4. Align enum that structure define on SaLateInitSmm.c

Hsd-es-id: 1508491134
[
Original commit date: Tue Nov 3 10:14:59 2020 +0800
Change-Id: Ib3f54be17d97eaa33487c0938299905d182a5edf
Original commit hash: f2e960da9e985a4954c9cff8d9fc009a21c91a7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 3435d07901aa30101210325e516f57d070605301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:58:03 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b3c3a78bf608642ae83cce97482b568ab1b81f72)

Thu Nov 5 05:27:45 2020 +0000
Original commit date: Thu Nov 5 05:27:45 2020 +0000
Original commit hash: fe2d016f4d6602e8b5b8eb8403a0414c696ef8f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28741d8d58574b41b014c568ee030c928d953fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:57:59 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/FastBoot: Enable the GCC support in Fsp Wrapper - Platform

1. Prevent ununsed variable on FastBootHandler.c

2. Prevent always false case Variable != Variable on FastBootSupport.c

Hsd-es-id: 1508491131
[
Original commit date: Wed Nov 4 15:42:30 2020 +0800
Change-Id: Ie9847ae607fb79e447046a502774d9101915a311
Original commit hash: b87ed4103eb152ca84e7efa10bbcb9aa89d94ef3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c

================================================================================ 
Commit: 9d6de2242f75ac88a02adefff906992f25d275e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:57:55 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Rst: Enable the GCC support in Fsp Wrapper - Platform

Remove //#define, it can't identify by GCC

Hsd-es-id: 1508491131
[
Original commit date: Wed Nov 4 15:36:06 2020 +0800
Change-Id: I8629564170754de74a30f389eb946cb200487d8c
Original commit hash: 755c21654a7b9887c754a0c3d474b960a2b06eb9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Ppi/RstConfigPpi.h

================================================================================ 
Commit: b99b2d28544dec945eb68732d24f76c4c07f2793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:57:50 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Dnx: Enable the GCC support in Fsp Wrapper - Platform

Align BootFailTriggerDnx with EFI_RSC_HANDLER_CALLBACK on ReportStatusCodeHandler.h

Hsd-es-id: 1508491131
[
Original commit date: Wed Nov 4 15:19:37 2020 +0800
Change-Id: I704d73fc97b30b74784f8fc7f21926b68858e888
Original commit hash: e8b0f5da19af112e35b05bc464fa3ffa7af207c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.c

================================================================================ 
Commit: a2f050eaf881a6de93fee76355d7c72320c28e9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:57:42 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012898397][ADL-S][B0] PeriodicDCC setting not restored in fastboot

Issue:
 Periodic DCC feature is disabled after Fast boot.

Root cause:
 Periodic DCC registers are not part of save/restore table

Solution:
 Add Periodic DCC registers to S/R table, per SAGV point:
  DCSCTL0              0x3CA8
  DCSCTL1              0x3CAC
  DCSCTL3              0x3CB4
  DCSRUNMODE           0x3CCC
  TXDLLSIGGRPDCCCTL34  0x3CD0
  TXDLLSIGGRPDCCCTL35  0x3CD4

[
Hsd-es-id: 14012898397
Original commit date: Wed Nov 4 12:49:26 2020 -0800
Change-Id: I2fff0cb3ccd55767582dcfee91135a858d3a3270
Original commit hash: cbb9c0757a7401fb4fb378b087864810999ad89a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2ff4bd72485a94ce0032f23ec683c6b6bbabdd89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:57:15 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/pmc]:Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual = 0x0

Changing the value of Cppm_CG_Pol2a register

Hsd-es-id: 22011628021
[
Original commit date: Thu Oct 29 16:46:09 2020 -0700
Change-Id: I2526d025d3e2ffbddbbce86b8b3081c6a6c9a5bd
Original commit hash: ae774cf3304eae1b02e3b6d5202d56f021e3d8db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: a9455a0ed39f7c1ca1f35afe721d95e6c999f67c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:57:11 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1453_00

Hsd-es-id: NA
Original commit date: Wed Nov 4 17:50:35 2020 -0800
Change-Id: Ieceffd620183907efd7d9e6358feeaed4ff9d4e5
Original commit hash: bf3bbfb6a027aefede66771cd6a0e7a0fbaa0ba2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: eb5ec8595823366f14605ca4876f2425105ab34f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:57:04 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]BWG settings missing in BIOS 1352

Updated the programming FCUCTL register according to bwg version 1.3

Hsd-es-id: 22011380213

Original commit date: Wed Oct 14 10:15:49 2020 -0700
Change-Id: Ie1146c5831b28cabaa22a592e686ea8d2c76e112
Original commit hash: a931be4dee1f2a5cb99e5548319ab984cf49f5af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 5f679767280e20726c454138503f0afcf20bb92b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:56:29 2020 -0800 
-------------------------------------------------------------------------------- 
[Bootguard][C1S] Adding a new PCD PcdC1sBtgTxtDisable to enable/disable BTG C1S package

Since ADL/MTL uses common ClientOneSiliconPkg, a new PCD PcdC1sBtgTxtDisable is defined,
for ADL it will be TRUE, so that leagcy Bootguard Library is used, we need this change
to introduce C1S for MTL.

Hsd-es-id: 14012626776
[
Original commit date: Thu Oct 15 10:48:38 2020 -0700
Change-Id: I06825d5f1b69df6c608db33f33e57f9ee4d0e204
Original commit hash: d68a1be4782ec905a2c492fb597b02221f7124e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Include/Library/BootGuardLibVer1.h
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLib/PeiDxeSmmBootGuardLib.inf
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLibNull/BootGuardLibraryNull.c
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiDxeSmmBootGuardLibNull/PeiDxeSmmBootGuardLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuTraceHubLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c18de1f6324470017d36958859fc308faeb1eb5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:56:21 2020 -0800 
-------------------------------------------------------------------------------- 
EGS:  Cleanup IASL Warnings.

Minor PMEC non-coherency usage cleanup to eliminate warnings.

Hsd-es-id: 14012898495
Original commit date: Wed Nov 4 14:30:40 2020 -0600
Change-Id: I4b4e8082aa68c5c6216cc9470945faf4db0f848a
Original commit hash: 6db62f0e5473b3c03d8a9fcb5e76142ee06dd8cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoCommon.asl

================================================================================ 
Commit: 9801fc3605249bd9cb4ede25a12148a9ebc83d80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:56:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U] [Regression] BSOD (ACPI BIOS ERROR) occurs when ACPI D3Cold support is disabled in BIOS

Added VMD RTD3 support for TBT platform configurations

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18012980284
Original commit date: Tue Nov 3 18:14:27 2020 -0800
Change-Id: I540172b1155ffaae22e8d3ad70e3d1439166224b
Original commit hash: f92ccc6895ccf7c0abb048da3b25fd5e1e130399

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl

================================================================================ 
Commit: a33eeb0c1459f1e0a6bd4293cdf6fdb3ad919258 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:55:46 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012891786][ADL-S | DDR5] ECT updates from ADL-P CTE Part 2

- AdlPMrcConfigInit: add support for hard-coded SPD table for ADL-P DDR5 board (1Rx8 16GB).
- ProgramDeswizzleRegisters: fix DESWIZZLE_HIGH encoding for LP4/5 second sub-channel. Should use +4 encoding.
- CTE DDR5: Program RL before DQ mapping in ECT, to avoid Denali error spBinInvalidAtMrr_CL
- CTE DDR5: Use MR3 in Roundtrip Match because it has all zeroes, to avoid MRR checker failure.

Hsd-es-id: 14012891786
[
Original commit date: Thu Oct 15 22:10:08 2020 -0700
Change-Id: Iea30e68226435e28b4790cc3c6979d22daa09803
Original commit hash: 36a84f9dacd85b6fe5a213629653ac6d9a2571d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/Include/Library/BoardConfigLib.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: b58579590154192c37d2d70be93cbaa995d3f2bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:55:19 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: remove gFspApiModePpiGuid

gFspApiModePpiGuid was duplicate of gFspInApiModePpiGuid from
IntelFsp2Pkg, so remove its definition and replace its references with
gFspInApiModePpiGuid

Hsd-es-id: 1507754194

Original commit date: Mon Jul 20 17:11:16 2020 +0200
Change-Id: I8022faf8e9f939539343acdaceeb601e1352ce90
Original commit hash: 0a305f57762f6791d733e406d803db26435fae5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
ClientOneSiliconPkg/Fsp/Library/FspEmptyLib/FspEmptyLib.inf

================================================================================ 
Commit: 381025b68d02ba1e2b4d122c3f4951f65bbd1635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:55:16 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Incorrect SATAGC REGLOCK register value

32 bit Pci write during Parity Error handling set blocks SATAGC.REGLOCK
bit which is set on EndOfDxe

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 18013652275
Original commit date: Wed Nov 4 09:54:25 2020 +0100
Change-Id: Idea5e4b3b2a6d7f64af885707f2ddad0284e12f2
Original commit hash: fc2ec3a0bacd3a4e9e7906ad43722bce43a731f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: e393d8bc857c55a2962ad2736864e53ac044e652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:55:13 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg, ServerSiliconPkg: remove gPeiSmmControlPpiGuid

gPeiSmmControlPpiGuid in both Client and Server packages were duplicates of
gEfiPeiMmControlPpiGuid from MdePkg, so remove theirs definitions and replace
their references by gEfiPeiMmControlPpiGuid

Hsd-es-id: 1507754194

Original commit date: Mon Jul 20 17:39:15 2020 +0200
Change-Id: I09ce8d021b39a899f655499ddcaeb7e29330a070
Original commit hash: d03991fb9405f7acde417719778240122512da50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Ppi/SmmControl.h
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.inf

================================================================================ 
Commit: b5857991a77bb103e66471ac76e1eb270e350a21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:55:10 2020 -0800 
-------------------------------------------------------------------------------- 
ClinetOneSiliconPkg: HdAudio IP cleanup.

Removed unused libraries: HdaLib, PeiHdaInitLib, DxeHdaNhlt
All PeiHdaInitLib functionality are covered by PeiCavsInitLib/PeiAceInitLib.
All DxeHdaNhlt functionality are covered by NhltFeaturePkg.
Hda Device number and Hda Function number values should be used from PchPciBdfLib.
Removed unused Dmic definitions.
Removed unused Sv settings.

Hsd-es-id: N/A
[
Original commit date: Wed Oct 28 13:57:04 2020 +0100
Change-Id: Iba397b258761f9b560e968ba5737bbfb7d3a0509
Original commit hash: ee95bb38632bd30a2e2359da5139a68756c80d1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/DxeLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/DxeHdaNhlt.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/Include/Library/DxeHdaNhltLib.h
ClientOneSiliconPkg/Include/Library/HdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.c
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.inf
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.c
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: a7596bab86b8f5771b4c6b208bb696870e00b9c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:54:52 2020 -0800 
-------------------------------------------------------------------------------- 
BoardPkg: ACPI v6.3 Support

Update FADT minor version and also related definitions

Hsd-es-id: 16011783213
Original commit date: Fri Sep 18 21:04:21 2020 +0800
Change-Id: I98c81acd516eb7cbb51d9dfdee474fa18aa42c1c
Original commit hash: 2bf11920af7f14b3f07aa722ef2496095874a453

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.act
AlderLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.h
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: af553aa63327f3bbb5780d7317a7d00f803e9d5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:54:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Wed Nov 4 01:41:41 2020 -0800
Change-Id: Ibe96ec36ce36cade3edaccb31b423a3996589406
Original commit hash: 886f7dc62e3ec80b220440dbd87e805281c874c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d7dc25eec86ef06fb9f9115378d5792f097329dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:54:06 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Security: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable on SecureIntegratedGraphicsConfiguration.c
2. For array assign value, need to use static to prevent _memcpy error on PeiCpuPolicyUpdatePreMem.c
3. Remove unused variable on SecuritySetup.c

Hsd-es-id: 1508491131
[
Original commit date: Mon Nov 2 08:54:08 2020 +0800
Change-Id: I6e9ba42b5ffbc7a833835480159413442c664561
Original commit hash: c34b8123e52625e15597250dc77fdc6fb32f5227

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: db834d04e7f83639a5ecb5e22d95359a810f9829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:53:51 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Tbt: Enable the GCC support in Fsp Wrapper - SA

Align VproTbtDockNvsEndOfDxeUpdate with EFI_CREATE_EVENT_EX on UefiSpec.h

Hsd-es-id: 1508491134
[
Original commit date: Wed Nov 4 11:04:23 2020 +0800
Change-Id: I1ec4462a88ffabd001e7cc3e60b44993bdbe0d9d
Original commit hash: d6bb06c2c5adc92f98482073ac0714b61a78b1ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c

================================================================================ 
Commit: 33f441bf448d38ef6d6350c539212d1651cb4afd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:53:11 2020 -0800 
-------------------------------------------------------------------------------- 
Force Power becoming obsolete for any functional flow

Removed force power policy
Moved force power gpio init can move to board init package

Hsd-es-id: 16011663741
[
Original commit date: Tue Nov 3 06:52:36 2020 -0800
Change-Id: Ie87f87d4052e4a84abe5e60cfec87bd8737b766c
Original commit hash: 59f2762fe0d33f79a770f3cd499c87d18d1a6b1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 00e5420a72fef04678a1af4ec48432f72c91b6c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:52:55 2020 -0800 
-------------------------------------------------------------------------------- 
Added PD Spec for ADL P 682 15W PO SKU.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: NA
Original commit date: Mon Nov 2 12:03:46 2020 +0530
Change-Id: Id1aa30b5949620e0af9254b3776e6a3204f752e9
Original commit hash: af451f816eddd94cd8b685266871ec0479177c43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h

================================================================================ 
Commit: 2b89c20fb32ed76acda5862daa774de111daa3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:52:41 2020 -0800 
-------------------------------------------------------------------------------- 
BIOS doesn't support 601 SKU(DID isn't correct)
 - Added ADL S 601 DID to CPU identifier

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012071898
Original commit date: Tue Nov 3 14:39:00 2020 +0530
Change-Id: Ib16e6a662b1c3ba3a387993c8e0e0d3a4fd8c847
Original commit hash: fa00aa3b0051a10d0124d6b4680126592f750c83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: e5f85dd6f4afbf8b972a32165b9e594d371782ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:52:07 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/TraceHub: Enable the GCC support in Fsp Wrapper - PCH

Align fuction implement with TraceHookLib.h

Hsd-es-id: 1508491115
[
Original commit date: Wed Nov 4 10:48:32 2020 +0800
Change-Id: Iedcf09ed45464c06eca5366427e58fb91ddab34e
Original commit hash: e42132c9cee7f4087ad30db47540e5e68df16e7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: 9ef298872ac9bc01354e210256e15c7b91806493 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:51:11 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Usb: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable
2. Align correct enum with structure

Hsd-es-id: 1508491131
[
Original commit date: Wed Nov 4 09:04:26 2020 +0800
Change-Id: I6fc6199d4ef31337ec051fee029b9711430b40ae
Original commit hash: 9a19a5426a76f200d12b97c866d8b762b6e9c945

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciInterface.h
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciTable.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciUtility.c

================================================================================ 
Commit: 8585c32032d3eac7ad51b0f328794ae605632144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:51:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1452_00

Hsd-es-id: NA
Original commit date: Tue Nov 3 17:48:50 2020 -0800
Change-Id: Ifbd1b412d5e4796390880ca615df7e277272b893
Original commit hash: bf4d02ca661c6e37f5af4cbfe66afe543c434b16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4feb2b9c90d2f282e7a6b7bdd68e66c08c0407a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:50:41 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1307 (2.0.4871)

* Integrate BIOS Guard module 0x1307 (2.0.4871) - NPW Signed
* Increased BIOS SVN to 1451
* Module 0x1307 supports ADL-S/P/M CPU

Hsd-es-id: 16011853303
Original commit date: Tue Nov 3 09:59:54 2020 -0800
Change-Id: I32d39c66cad2a93671ff0cfdd04a98d6f92d217e
Original commit hash: 53d94fb819d6d86c50df8e7c0f00fce18f6867fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: db56df1564cdf26dfc0482d4ab76c874a741a714 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:50:06 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8fa8cce8e4df59f994ebfa753c0a8248ef99d7f8)

Tue Nov 3 20:00:10 2020 +0000
Original commit date: Tue Nov 3 20:00:10 2020 +0000
Original commit hash: 438ffbde46e22181097baeac77e5990a90b8bbda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 122051b7660a664ad78f318e0d64a68ebebd84a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:49:59 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1508378896][ADL MRC] Enable MARS feature only in symmetrical configurations

Enable MARS feature in CCF.
Copy MARS related registers from memory subsystem to CCF IDP registers:
 MAD_INTER_CHANNEL
 MAD_INTRA_CH0/1
 MAD_DIMM_CH0/1
 CHANNEL_HASH
 CHANNEL_EHASH
 CMI_MEMORY_SLICE_HASH
 CMI_MAD_SLICE
Only enable MARS in symmetrical population across controllers / channels / DIMMs.
Call MARS init in non-cold flows as well, because these registers are not in S/R table.

Hsd-es-id: 1508378896
[
Original commit date: Wed Sep 9 11:01:08 2020 +0800
Change-Id: I3032f004237f62f544255dcbc16d35435d79cc6e
Original commit hash: 286250c265a214b1066401efbf041fbc378683ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: f9794a4e6244b5eb24122c0f1f8e1472fb9c8bca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:49:25 2020 -0800 
-------------------------------------------------------------------------------- 
Fix DMI Replay Timer value mismatch as per BWG 1.4

Hsd-es-id: 16012067242

Original commit date: Mon Nov 2 19:40:20 2020 +0530
Change-Id: Iad62fd7a903efcf361e7afdf1888439e26f38f0e
Original commit hash: f5097639f828018466fc0be8f2592192321f35a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 14ce2cbb3569190a7693c3cb847985bb2fbdb5e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:48:23 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Adding Debug Messages related to TCSS.

Hsd-es-id: NA
[
Original commit date: Fri Oct 23 15:56:27 2020 +0530
Change-Id: Iebd599d70d6877446d9404e448ff6422fab13a90
Original commit hash: 1827fd3bc40dbfabc1320d0c57564b1aefbc86f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c

================================================================================ 
Commit: 86b3ce7db54d93cc53d104c0e9131a76f7bd7d7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:48:15 2020 -0800 
-------------------------------------------------------------------------------- 
AutoThermalReporting BIOS setup value is not passed from Setup to HOBs

Hsd-es-id: 16012066699
[
Original commit date: Mon Nov 2 20:12:34 2020 +0530
Change-Id: I49ad89a71908ad5a89beb4984782889cf749c7a4
Original commit hash: d538a139549caca6561cbf810e6888bb6e71855f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: fd01d9b79211aeb8049004748aeb3a198dc031f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:48:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Adding PcdDTbtEnable PCD as Switch/Build flag to enable or disable Discrete TBT Feature of Platform Sample Package.

[
Hsd-es-id: 14012881651
Original commit date: Wed Oct 7 20:03:44 2020 +0530
Change-Id: Iade61e0af9cca195d2ed75b3ed1f2db5178a31ab
Original commit hash: 241f494ef8d591b42a1778b53228fcb3f694a76f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLibNull/DxeDTbtPolicyLibrary.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLibNull/DxeTbtSecurityLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLibNull/PeiDTbtPolicyLibrary.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformDxeLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.h
AlderLakePlatSamplePkg/PlatformPeiLib.dsc
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 928b6e90d7bb2bd06ce6084daadc43534d6b4170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:47:53 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove unused IpBlock code for PCH IPs

Removed verX files which are no longer required by any project.

Hsd-es-id: n/a
Original commit date: Tue Oct 27 12:18:36 2020 +0100
Change-Id: I7bf46c31e1109fe1935e344be46c75f2ac80784d
Original commit hash: e0781745a7c4c82c44e8d8a3d549de2894e2a349

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/IclPchScs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf

================================================================================ 
Commit: 5e7f0176bb779cebee8b0bd0200cc8fc9059c4f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:47:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Bios to add Power meter support for ADL-M RVP-1(Lp4x based) Board

Add Power Meter support from the Microchip reference ASL code.
Six functions are implemented by DSM Rev.1
The PAC193X driver support for DSM Rev. 1 has been implemented starting with Driver Version 1.3.

Hsd-es-id: 16011885732

Original commit date: Tue Nov 3 12:19:50 2020 +0530
Change-Id: I76e1f460255c257a72dcdaee9eaa03fc0aa3795a
Original commit hash: 28b40e8f65f362262bb644bec7453117f147a86e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: e7e4931789b9873133c105f40aca5db788ef7115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:47:09 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/HDA: Abstract PCR registers access

To make Hda IP Block initialization code real independent
from SoC integration the Register Access method shall be abstracted.
This change introduces PCR abstraction for Hda IP Block init driver.

Hsd-es-id: N/A
[
Original commit date: Mon Nov 2 14:48:43 2020 +0100
Change-Id: I2bbc3f11d7a1391bc86a9e941f2163f9e9f5fa2c
Original commit hash: be5a85db5ed7b42b608f01b0bfcc0199ca072935

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c

================================================================================ 
Commit: e1cd87835851db9b35e622343eee71e4845c6739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:46:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Tue Nov 3 01:28:29 2020 -0800
Change-Id: I3dd99cc6613e30af235ab73ddf573c3a1733732c
Original commit hash: d3ee1d5a3a50f0ba9b3c0c85c9a6c0f7e52b8740

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3e04fdfaaf4b082f42267fd4c803e2e681b026cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:45:58 2020 -0800 
-------------------------------------------------------------------------------- 
Add ADL S A0 Production Patch 0x18

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: NA
Original commit date: Tue Nov 3 12:22:46 2020 +0530
Change-Id: I4f9791ab8c987fc6fad0f3f34db722d841cecfe4
Original commit hash: 176d33537262e566142fb027dbdd750b8560bc00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 559e24f284ca23a54593625037bc6b8e9ca05285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:45:50 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Clean up duplicated PlatformBoardId.h

Clean AlderLakePlatSamplePkg\Include\PlatformBoardId.h

Hsd-es-id: 1508496225
Original commit date: Mon Nov 2 18:19:49 2020 +0800
Change-Id: I6759586006aef75c007cb95d7d572cdc7f750e7d
Original commit hash: 19b8aaf5fce31150ed2fdfcc8183c7882898806f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakePlatSamplePkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: bb9485d4d98257d8e3834b163549ecf730ea2c0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:45:43 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 568efca763ed3a7d4525105e4c74472c8ef3962e)

Tue Nov 3 08:28:25 2020 +0000
Original commit date: Tue Nov 3 08:28:25 2020 +0000
Original commit hash: 6bf2e91ac535b70a564ac27b900456c791935f4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 155088ec52e06ced9f6439a418502d0587baf678 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:45:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Hotplug driver is not getting dispatched if iTBT Policy is disable.

Hsd-es-id: 1508477974
[
Original commit date: Thu Oct 8 22:13:15 2020 +0530
Change-Id: Ifafd5549a79ebfcee84a99e83d5ea53ef887f817
Original commit hash: 61980f15f8228eaaebb74ba1c55faf8c18c06583

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtDefinition.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugItbt.inf

================================================================================ 
Commit: 14f0cc2f30e77ada361933f23e822759cdcb5837 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:45:20 2020 -0800 
-------------------------------------------------------------------------------- 
Crashlog - Add knob for re-arm action

1. Add setup option for re-arm.
2. Add re-arm to CPU crashlog flow.
3. Update data structure to align with crashlog HAS.

Affected platforms: ADL

Hsd-es-id: 16011782499
Original commit date: Tue Oct 20 15:59:47 2020 +0800
Change-Id: I6e0c4565d692130b4fb20e84775c1ecbf9e06d65
Original commit hash: 02eb6ae25fd9ab065f61ee3a34f29a6b7d324bc4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni
ClientOneSiliconPkg/Include/Library/TelemetryLib.h
ClientOneSiliconPkg/Include/Register/TelemetryRegs.h
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c

================================================================================ 
Commit: 806682bc9eaf3200661b2f1c4940a8f2f41e9662 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:45:12 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP-5][integration_step_event] Enable Multichannel MRC for Lpddr5 on CTE

Changes:
-> Program MC_INIT_STATE register as per IpChannel

Hsd-es-id: 16011088146
Original commit date: Thu Oct 29 01:48:34 2020 +0530
Change-Id: I770717ca881188df95c0dec154c26c4bed4170ad
Original commit hash: cb9fde9562a6c950f104aa4630bd17462694093e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5679ec4f519ce9e529704aee13256093186b86ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:44:55 2020 -0800 
-------------------------------------------------------------------------------- 
[ACPI] CPU PCIE RP ACPI Device dynamic address support.

Dynamic PCI Address (Device and function number) detection of CPU PCIE RP
ACPI device's _ADR ACPI Method. CPU PCIE RP address may vary from SKU to SKU.
So based the SKU detection we will save the CPU PCIE RP address in NVS
variable and pass it to AML code to be used by _ADR method.

Hsd-es-id: 1508478065
[
Original commit date: Fri Oct 9 18:25:50 2020 +0530
Change-Id: Ib5c3f7bcec7432ce6e64ede8e3672b175f3272f1
Original commit hash: da3aac745f4a6563fb51f74b6ce3a482551d4a94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: c04b9120ccaf0fc5bae0c4a5c43d1e99b6cd22a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:44:05 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component"

This reverts commit 224c8eae9b75d220d5f5ee14fb02043f55698716.

Hsd-es-id: 1508473491
[
Original commit date: Mon Nov 2 22:35:20 2020 -0700
Change-Id: Ifd160d5c1746078d3e5959a3dacc82bd42161e6e
Original commit hash: df9f11270148f102f2e02a6d38f6d05b74a75956

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: b35f0d56f1bbed43f42f7dc3d0fa29ff265da658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:43:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U][FMP] Microcode update fail, if support FMP microcode update.

This issue is appear when FIT table has been destroyed and boot guard disabled.
This issue is related two parts of root cause.

The first issue is the address of first microcode not correct, because the value
of 'PcdCpuMicrocodePatchAddress' was overridden in boardpkg.fdf, original implementation
is match to unsupported FMP microcode update feature.
The second issue is the offset of microcode(microcode size) incorrect when the
first microcode located and not matched with CPUID, next run of locating microcode
will add an offset that the value is from microcode binary's header parameter,
it's the older mechanism and not satisfied support FMP microcode update feature's
slot size that define in prep.bat.

The solution is to fix the microcode start address and size, and fix the search
algorithm in FSP.

Hsd-es-id: 1508419417
Original commit date: Mon Oct 26 12:12:09 2020 +0800
Change-Id: I62d3a40ea63551b20ded7a1fa6d5d8893dc3fe21
Original commit hash: 28b880979592cc68f3cbd0f6284a38125ce03800

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 7af042f03657a28678c1bcaeaf72db95ef15a0a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:42:59 2020 -0800 
-------------------------------------------------------------------------------- 
Remove unnecessary FspHeader module build before FSP

Remove FspHeader module build from BuildFv.cmd and BuildFv.sh.

Hsd-es-id: 1508499792
Original commit date: Mon Nov 2 18:17:12 2020 +0800
Change-Id: Ia9f7a60aa87eff4f7fcf0ef5ad610457723ffc96
Original commit hash: 721af3c764c14b5961d8af23ee5a520fe9caedea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: d451ebeaaee745a953885c8014c9dc06ad0c1586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:42:52 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/VR: Add user menu for VCC Demotion

VCCIA Demotion can be configured in 3 states:
 * Enabled (default setting in PCODE)
 * Enabled with User Config
 * Disabled

The change adds the user menu for VCC Demotion control.

Hsd-es-id: 1508446497
Original commit date: Tue Oct 20 19:37:08 2020 +0800
Change-Id: I651d16ea956f785649e4b15c605fcd3fa6333504
Original commit hash: 9e6204022b2fee6d7672c4b43f140d63ee3e3cea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 2382a20731161f7fb3c71c2f91264e7946843ac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:42:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Skip Opal Password Console When TDS is Enabled

Once Trusted Device Setup is enabled, skip the Opal Password console
prompt since the system disk is locked during manafacturing and
end-users has no idea of what the password is to unlock the system disk.

Hsd-es-id: 16011954260

[
Original commit date: Tue Oct 27 16:15:54 2020 +0530
Change-Id: Iec30655e60e01e620776f210190071c0917943c1
Original commit hash: 6b951deb50c6c31e03bbd8f4c06159a3e9e41298

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: e7eb8220555dbaf2269bbb2c9a92da3338531ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:42:36 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Board PCDs correction: TouchPad Irq

Corrected the PcdTouchpadIrqGpioPolarity PCD Value.

Hsd-es-id: 16012042017
    [
Original commit date: Tue Nov 3 08:05:15 2020 +0530
Change-Id: Iff07451aa7b75c7a453039db6d4748d6e184fb54
Original commit hash: db87c0f59f15bc4c8e7b680ca0a8834b05f89dce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 5f8843307f9fb57a1ec65a2055181b3ad7c53e48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:42:06 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/UiApp: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable on BootOption.c, FileExplorer.c and UpdatePage.c
2. Correct code logic to prevent always return false on BmLib.c

Hsd-es-id: 1508491131
[
Original commit date: Tue Nov 3 09:12:10 2020 +0800
Change-Id: Icb1c2d6f68da4a04789118c8c3b738a642c9d3d7
Original commit hash: 550e80e4be94d190adf3d6178828188b99d8270b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BmLib.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BootOption.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c

================================================================================ 
Commit: bfa95084e77419939c297d4b404581959a2deb26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:41:39 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component""
Reverting this change so that program branch and master are in sync

This reverts commit a6ef86e4f302862ac4cbd03e235ebdcb31840cf2.

cherry picked from commit a87b6c6b880ccb350bb6bc19129046faa4794fa9

Fri Nov 6 12:25:48 2020 +0530
Original commit date: Fri Nov 6 12:25:48 2020 +0530
Original commit hash: a70f15228e97c06c77ffe8a8fa8e499a8c006365

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 3918f5cd3dd168a5e14b0c6c204e5c5c8d5daf90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:41:29 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component"

This reverts commit 73b1d252eed6652f9b2daece3697c64d06497d28.

Reverted commit from Program Branch

Tue Nov 3 11:09:14 2020 +0530
Original commit date: Tue Nov 3 11:09:14 2020 +0530
Original commit hash: a6ef86e4f302862ac4cbd03e235ebdcb31840cf2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 555ae099e961c4aac83f852a5f92e61d812dfea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:41:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1451_00

Hsd-es-id: no sighting
Original commit date: Mon Nov 2 17:53:10 2020 -0800
Change-Id: I6c33adb9aee715d46a3cfe8b3cc7169c9ea9d60e
Original commit hash: f109599880eaf589cfe1a4bfc3de8736f3e918ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e5b885ffab3c9b9c7ce9c798b8b0966ed2ac9d6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:41:05 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] CpuFeaturesPei should not link a different Debug Library than rest of FSP.

Remove DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf

Hsd-es-id: 22011305569
[
Original commit date: Fri Oct 30 14:43:45 2020 +0800
Change-Id: I9be737d631ee403daf5faeb9b27c5b2c087f1d0a
Original commit hash: 10bac3ccdfa34579a8c117de943d39170ece6416

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: eec351bccad8cfa13ba9523cf26cdd2e8c3235e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:40:56 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component

Hsd-es-id: 1508473491
[
Original commit date: Wed Oct 28 16:55:12 2020 +0800
Change-Id: I947b4902375ed5cf6e39945a4f1fb8ef2308bc43
Original commit hash: 73b1d252eed6652f9b2daece3697c64d06497d28

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: ca7a2f111f01d7e1a598570173ea08ef3dc6a4ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:40:41 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Enable the GCC support in Fsp Wrapper - PCH

1. Remove unused variable
2. For array assign value, need to use static to prevent _memcpy error
3. Align using case by #if .. #endif

Hsd-es-id: 1508491115
[
Original commit date: Mon Nov 2 09:07:58 2020 +0800
Change-Id: I95c01e1a9eb300a43a90c3a18139a61f272f128d
Original commit hash: c7a56115f806630ed60ab7d78574e4be286836dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Include/Library/PeiDxeSmmReserveMmio64SizeLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.c

================================================================================ 
Commit: d4c3dca73968280b2bd1b297cce766f03dc45bde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:39:38 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c9aaabff9a4d20a4e110522e64404c40abeee5ac)

Mon Nov 2 23:28:00 2020 +0000
Original commit date: Mon Nov 2 23:28:00 2020 +0000
Original commit hash: 48c006f86f13b4edaa08fd4a24d1f3047523cd4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 832fddec89879a183ad7115e0cea721c89f96115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:39:21 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012057577][ADL-P | LP4 LP5] Sync LP4 initial ODT, RCOMP and Vdd related settings from TGL to ADL

Changes:
1) Sync below ODT and RCOMP settings from TGL.
   DQODT: 1R-40, 2R-48
   CAODT: 1R-48, 2R-60
   RdOdt: 40, WrDS: 40, WrDSCmd: 30, WrDSCtl: 30, WrDSClk: 30
2) Vdd is derived from Outputs->VccddqVoltage instead of fixed Vdd of VDD_1_10.
3) Enable Inputs->VddqVoltageOverride knob to update Vdd through setup knob.

Other changes:
1) Set DataDqsTxRxCtl.Bits.dqstx_cmn_txvttparkendqsn = Lpddr for DQS overshoot protection.
2) Set LP4 SafeConfig frequency to f1067.

Hsd-es-id: 16012057577
Original commit date: Sun Nov 1 22:29:08 2020 +0530
Change-Id: I260078495a875d3e628b930447c95da6437847ac
Original commit hash: ce2de5350ec188e81cddcebfb206a5fa382d4932

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 07f6971d215c5da7dae8afc21c1f0f0f3134f955 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:38:57 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a48fdb86f7c28117c955e9be481ec1fdcce7c9f2)

Mon Nov 2 21:54:15 2020 +0000
Original commit date: Mon Nov 2 21:54:15 2020 +0000
Original commit hash: af411fce79c9b123e6477cf40df536727b1e607b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0ed7854e429d3e231a5c043b7bdcfe7b1d82f33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:38:49 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308114226][ADL-S | DDR4] Enable DDR4_1DPC

Remove Ddr4OneDpc feature disable from MrcSafeMode()

Hsd-es-id: 1308114226
[
Original commit date: Sun Nov 1 18:22:59 2020 +0200
Change-Id: I95daf05c7ef2716c5959faeb4d8c33b8d787b17b
Original commit hash: 470039cb411aa65ff6da7501d286101851afe524

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 511d57b5aee21388286940d2aa92018dfecf3031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:37:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0]- Change default settings for PEG60/10

Hsd-es-id: 1508377162
[
Original commit date: Wed Oct 21 22:25:25 2020 +0530
Change-Id: I5d043a8084b6055c582d03521f01d01dc7e98f1a
Original commit hash: 483a3bdd7517d53f9bd6669baa967e45b739ff25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: a9dd48a31ccb49d634fa7c90049d2f7481e80555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:37:12 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Power sequence change for Touch pannels in RTD3.

 Merge from ADL-S HSD:16011767848

Hsd-es-id: N/A
[
Original commit date: Mon Nov 2 17:06:57 2020 +0530
Change-Id: Ia93d9894bead6c3a10c91ee3cf566b680030558f
Original commit hash: 5ae8d61764f0b046192259c0fb068845beffb7e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl

================================================================================ 
Commit: 3791ebe9a591c9b821663c81f13c403ff21a9e49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:36:59 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Enable back the PcdUsbcEcPdNegotiation to support EC-PD Design.

Corrected the PCD PcdUsbcEcPdNegotiation value to TRUE,
as ADL-P supports EC-PD design, for communication between EC and PD.

Hsd-es-id: 16012042017
    [
Original commit date: Mon Nov 2 19:20:34 2020 +0530
Change-Id: I51d788da6bce2c1304349e0e916ca16535acd5f5
Original commit hash: 9b2c1e4feaf2d060f92903a2eb99581a0e1549e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: ee855e42ab8cd207ef622f573bb2e165f2088849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:36:52 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Board PCDs correction for ADL P RVPs

Corrected the below PCD Values.
- PcdXhciAcpiTableSignature: Incorrectly re-updated in DXE.
  Removed duplicate.
- PcdWwanFullCardPowerOffGpioPolarity: Corrected as this PCD expects the
  Tx State value.
- PcdSataLedEnable: Enabled this PCD in board rework case.
- PcdUsbcEcPdNegotiation: Changed to FALSE as it is Ec-Less PD Design.
- PcdTouchpanelRstGpioPolarity: Corrected as this PCD expects the
  Tx State value.
- Updated the PatchTable updation in Dxe Phase.

Hsd-es-id: 16012042017
    [
Original commit date: Mon Nov 2 13:48:06 2020 +0530
Change-Id: Iedb089bd81bff3f1c2a34e64dc670b4d895e85f4
Original commit hash: 55d02b479b3f10037f8ef306db837e3cbca248dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: e61c7f592643fe7b13a649976549e08fedc685c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:36:44 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IpBlock/Pmc: PMC programming updates on IBL

There are some differences in PMC/ACPI service in
Integrated Boot Logic (IBL)
This change address the delta in PMC register definition and changes
Acpi BAR and SCI IRQ programming in order to meet the requirements.
In addition, unnecessary definitions have been removed.

Hsd-es-id: 18013202120
[
Original commit date: Mon Oct 5 14:18:15 2020 +0200
Change-Id: I411fb740867e1930be534616658e5c55e1ccdf77
Original commit hash: 1051c3729d1dbcfe8f8c29e8bb67e2665983b008

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 3efe18f51352a07a5083c14b57e31a79645431dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:36:37 2020 -0800 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg\AlderLakeBoardPkg: Remove unused SoundWire devices definitions.

Removed SoundWire devices definitions from HdaSlaveDevices.asl and used definitions already defined in HdaSoundWireDev.asl.

Hsd-es-id: N/A
[
Original commit date: Mon Nov 2 12:49:42 2020 +0100
Change-Id: Id021c824307e57ebcc59e35d2f16caa0090f2a76
Original commit hash: d3d4da08426c0bbdd83aa3d65f33f0e8762b8947

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl

================================================================================ 
Commit: 2e66f2894a95562d140835d2f71b1f9cee021f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:36:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Need to correct Dekel Firmware status API

Hsd-es-id: 1508474528
[
Original commit date: Mon Nov 2 11:43:56 2020 +0530
Change-Id: I5097720d63aa1bb1e93bc9b109c32d9c75ad754d
Original commit hash: 4b0bdb0c8d0aae35edc1197cfd243eac60ea2420

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: bc1604115a720711083e3f01ff4f5888e0f567ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:36:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Responsiveness cold boot delay due to PreMemSaOnPolicy Module

Moved the CpuPcieCheckforLinkActive() call to post-mem for all Root ports.

Hsd-es-id: 22011571914
[
Original commit date: Thu Oct 29 14:46:59 2020 +0530
Change-Id: I3a0248da103bb984538eaf7ea55cc527db312ca9
Original commit hash: d82e0fa67e2c7e3807d1a8d3277fb344abaf40d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: d31ab088b0be395c251ca7636c11b00859f96074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:35:46 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: Update the setup option and Policy as per ADL P RVP

Update the CNV GPIO to F4 and F5
If CNVI is enabled UART2 should be disabled as GPIO pin is shared.

Hsd-es-id: NA
[
Original commit date: Thu Oct 22 20:51:44 2020 +0530
Change-Id: Ibee7568e7d85d41f4d5eccd9ffd814a88aece740
Original commit hash: 6b41290206ff3139d34120d6b4d7550af5f7738a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 05f6e2e7a596815adb90f3d377353a15997bc2fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:35:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Nov 2 01:39:55 2020 -0800
Change-Id: I0dd4c97fa463101cdbee80648e26bbc7b7bd5990
Original commit hash: 0225f376e80c4214f83cac55b7bfab1c5dd564f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 73efe863b8dc0979aabbe51c01a8b26af8cb2433 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:35:02 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Chasm falls: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable
2. Align function implement and function define
3. Global variable duplicate declare

Hsd-es-id: 1508491131
[
Original commit date: Mon Nov 2 08:33:43 2020 +0800
Change-Id: I91b4b84f9a2f6774dba02b31931a36f493ce39ed
Original commit hash: 42ba3b68ab4fc320e306e9c1a96bc49a08229a84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/ComponentUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDependencySupportLib/FmpDependencySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
AlderLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c

================================================================================ 
Commit: 28a235029d936ff3d7b75635a7f26eb12105ad7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:34:50 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 86a3f3a66fb7118f98f6f777a6dc2eacd4c22bf4)

Mon Nov 2 08:45:45 2020 +0000
Original commit date: Mon Nov 2 08:45:45 2020 +0000
Original commit hash: 197081cff065b2269263036b97e3f55a15749be5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0dc881879feee3450b7696ebf5f130aa82aa25d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:34:44 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: BIOS to remove the option to disable C6DRAM Mcheck
- Disaggregate MCHECK flow with C6DRAM

[
Hsd-es-id: 16011887553
Original commit date: Fri Oct 16 03:11:23 2020 -0700
Change-Id: I705dca2c61ec9540f243d2e35c46f32e4686e98b
Original commit hash: 4d4c7387ef0a0666f71d842c152fdc98fbc80150

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 7f8b11a3cbda989e05fbbb9d10ec5c12f206adbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:34:38 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012871621][ADL-S | DDR5] ECT updates from ADL-P CTE

1. MrcIssueMpc: no need to go to 1N mode
2. Roundtrip Match should be called after DDR5 ECT, because we only do partial JEDEC Reset before ECT.
   Move MrcRoundTripMatch to a separate task in the MRC call table, invoked right after ReadLeveling.
   This way it will be called at the right spot in silicon and CTE as well, in gate and training steps cases.
3. Added more Device ID values for ADL-P
4. Add MrcChannelExist check in ProgramDeswizzleRegisters where we dump DESWIZZLE registers.
5. DDR5 ECT: FindCsTrainingLimits: shift CS PI to 0 after the sweep, and before CADB stop.
   This is to avoid DRAM latching a wrong command because CS PI is shifted to the right and CA pins will change value during CADB stop.

Hsd-es-id: 14012871621
[
Original commit date: Sun Nov 1 19:51:54 2020 -0800
Change-Id: Ic45e1b8aaa86043a32bbfe9245220b3d425d3dbb
Original commit hash: 3f5c288c09d088b37bad708d7fefc3a35c424113

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 78c4b05dd6bc338a350a170808fefb4a82027977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:34:31 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS Aep new setup variable not get updated via. patch table
Changes made to update setup variable to get updated via. patch table

Hsd-es-id: 16012044487
Original commit date: Thu Oct 29 16:49:04 2020 +0530
Change-Id: Ia5c556f955c4d33f134ce87c4696852b697dd815
Original commit hash: f02a49e34c37ed38c53b20691c5bead212f8f633

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 7db33bce075c1cb36fe3a98889ff3eb1d842a461 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:34:20 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][MR]Change request to BIOS - GPIO behavior definition

1. 10ms delay in RTD3 entry, S3/S4/S5/reset, plus 10ms delay in BIOS boot phase for S3/S4/S5/G3 exit.
2. Optimized _SB.PC00.RP09.PWRG

Hsd-es-id: 1308027828
[
Original commit date: Thu Oct 29 00:08:28 2020 -0700
Change-Id: I9b3d88921a73028db032178ff45b9988fb14409b
Original commit hash: d0365cec018052dd594c250ba56263a7a25062ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: a449ddf3563c26739ac63d8b3199b25c63deb5d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:34:14 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 60af1bf4d810d7470b460c41c17454ce84f4ab35)

Mon Nov 2 07:42:13 2020 +0000
Original commit date: Mon Nov 2 07:42:13 2020 +0000
Original commit hash: 78af5821b4c648b4314606c5855d5887848bd2bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 878289ee2f1753555038d1f6aa81e2a3c34d962e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:33:59 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGLU/Y-B0][MRC] DqTimeCentering overrides the status for previous rank

Issue
In DQTimeCentering1D, if Rank 0 has a failure (e.g. on LP5 there is a case where Rank 0 has low margin, see attached log), but Rank 1 is ok, the error status is cleared and the algorithm will false pass, resulting in subsequent training failures.
This is true for all tech but we detected it on LP5

Fix
ChangeMargin should never fail unless parameter is invalid, getset hash is undefines
or MRH engine times out. Therefore its good to check status for ChangeMargin function as well but the way this should be handled is that MRC checks CPGC error status and updates the Status variable and ChangeMargin updates another status variable. The function returns an OR of both these status variables.

Hsd-es-id: 14011538271
[
Original commit date: Wed Oct 14 20:53:11 2020 +0530
Change-Id: I1def01198eed5652e2fc630effa959abcb49db16
Original commit hash: 87b639976c7450965a8445384cfc38055f2a9260

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f62b43386a45f1fb317bd683cdf59a52f8736adf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:33:53 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2SB: Remove redundant function definitions

Remove P2sbDevNumber / P2sbFuncNumber in P2sbLib.h

Hsd-es-id: 1508488611
Original commit date: Mon Nov 2 11:03:24 2020 +0800
Change-Id: I22caa545258c968e6cea6568e7ab1ef4e2ec025a
Original commit hash: bb5f3ceeb46382ce1886d0e1b7f53758f4479776

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/P2sbLib.h

================================================================================ 
Commit: 95f935ec83c90423dc044c46e12ebdce3b0730f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:33:48 2020 -0800 
-------------------------------------------------------------------------------- 
VCCIA VR ICCMAX is 255.75A instead of 280A
- Updated the MAX value to 280A

[
Hsd-es-id: 1308089822
Original commit date: Fri Oct 23 10:34:55 2020 +0530
Change-Id: I0fb37ae28151038e8b2be599906b3d4db0615ee2
Original commit hash: 08a61601b719c1aa9679588fc04584e5c4cada8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 3a6bb70da74605fb1d35f14e209549224cca15f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:33:43 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 564af239429cea87cf29005c74cde168f18c47dc)

Mon Nov 2 05:30:04 2020 +0000
Original commit date: Mon Nov 2 05:30:04 2020 +0000
Original commit hash: 122757b381fde2a056ee126915ed8fe6e838bab5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9fdf061a2ab3aff43a5befeb279ba47d427f1ba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:33:27 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/ADL[LP4][LP5] Increase CMD sweep range and add channel independent limit check for LP4/5

[Problem]
  Port from TGL patch.
  LP5 CMD is double pumped so total CMD margin should be larger.
  We observe WCK clamping while doing [-128;128] sweep
  In CmdLinearFindEdgesLpddr function we sweep 4 parameters/signal (LPDDR5 case)
  1) WCK 2) RecEn 3) TxDq 4) CLK.
  All these signals have different limits.

[Resolution]
  Suggested solution is to add function which takes current PI value for every signal (WCK, RecEn, TxDq, CLK) and check if it can be swept [-128;128].
  If not, this function should define maximum possible sweep interval for all signals. This requires MRC to store [PiLow:PiHigh] pair for each channel.
  In case of LP4 all pairs will stay [-64;64]

[Impacted Platform]
  LP4 and LP5

Hsd-es-id: 1508406029
[
Original commit date: Mon Oct 26 13:29:20 2020 +0800
Change-Id: I7e12eae4e22d0b0e83b836d7a7c89cfc20ee15cb
Original commit hash: fe5329bc4e8365589ed66d7405191a90baf1e528

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 32cbe3cb7a8485aca81064a4070a62b12ec99736 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:33:17 2020 -0800 
-------------------------------------------------------------------------------- 
Use the same max Fsp FV size definitions from FspPkg to BoardPkg

Reserved One Block for FSP-S Sign fv

Hsd-es-id: 16012020283
[
Original commit date: Fri Oct 30 17:13:09 2020 +0800
Change-Id: I031f795e1436dd2889dbe592938c0f70f9a6b8ed
Original commit hash: 7a11a5fd189935728c7ee84d8ba99042c2c7c736

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 29ed42b23fa8754b5ad2043c1cd1143782c9e80d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:33:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1447_00

Hsd-es-id: no sighting
Original commit date: Sun Nov 1 17:51:04 2020 -0800
Change-Id: I9637f2a483e72e3251c8ea103ac275c2b5d35d06
Original commit hash: 626ae83c8598b222330ef7ce77583132b9010f7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f28c2370ac99a0f68d81110c1ef832d7c68ceb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:32:42 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Nov 1 01:26:29 2020 -0800
Change-Id: If16add2f82b297d15f81527120cfbbbe84db294d
Original commit hash: 202b89c9aa65b702df7e1938cb59dc8a7a4c349b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 39327f7f05888bb110360be031dd0d382a5c3bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:32:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit eab011ac0ef7b23740aa758e7ce79a5727943365)

Sun Nov 1 04:52:43 2020 +0000
Original commit date: Sun Nov 1 04:52:43 2020 +0000
Original commit hash: 8480353b8527e9620cf96e0bd9fe4d6770fdd1fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7993e618d1b260d2a13c5cca4a950740e743b9ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:32:26 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[MRC][LP5] Issuing DqVref to incorrect MR.

Update MrcSetVrefLpddr5 to follow JEDEC Spec.
For x16 devices
  if byte0
    Write MR14[6:0] for Dq[7:0] Vref
  else // byte 1
    Write MR15[6:0] for Dq[15:8] Vref

For x8 devices
  if byte0
    Write MR14[6:0] for Dq[7:0] Vref

Hsd-es-id:2208036410
[
Original commit date: Mon Oct 12 21:52:35 2020 +0530
Change-Id: I1d29819d75640e7eead617656420c00e3825f17a
Original commit hash: 60e0b4a9920e92d142393cd2b3c90439bc76b1fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 0f094b6bfbae54861e772aea5ea10b61d66c8aeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:32:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1446_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 31 17:48:52 2020 -0700
Change-Id: Iad0948652ceba8e8e681409351f141f95c41e4a8
Original commit hash: 05a0558da65048714f9bf5d68f5f2fc80cbd9970

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3c49312ff5a8136ed5f36d3923bcf77f3d12242b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:32:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 31 01:38:00 2020 -0700
Change-Id: Iff30df5de57b3d422ba41d56af1308487c66c95a
Original commit hash: 5c8f25f43cc6cfd74f37506687aaeacfa89fbd1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fe7a70510e7038459840ab7300dea5030899f03f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:31:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1445_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 30 17:48:59 2020 -0700
Change-Id: Icb89acd30f481217d0329d4c0312df9df19f130f
Original commit hash: 9678c96c8979ce17bfc8fc3154068cfc6c5b9f2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c2c530b95f0e633ee4430eca6f3ed52c5e056362 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:31:47 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] When we click on Httpv4 boot option for downloading , it returns back to BIOS page.

Merging 44f85cfcf63b2af6d004c7151aee0da73453fcbf from TGL to ADL.

Hsd-es-id: 16011934468
Original commit date: Fri Oct 30 21:06:13 2020 +0800
Change-Id: I3229e9c7536acaf7fe35ef7866f2e6f26e167032
Original commit hash: 1200492a8093c5822175099b18f45cf23da35f3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: d25dd5a69f657d6c9af4cc02b008916ac3442848 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:31:27 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7e392c285c66846e1d096a1bdba52c0faddc1ecb)

Fri Oct 30 21:35:30 2020 +0000
Original commit date: Fri Oct 30 21:35:30 2020 +0000
Original commit hash: 925fe322703e01c8d92d8ab020ccbbb0d888815d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e9de433f83d5a1648751b04b68acf73b44968e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:31:21 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012014640][ADL-P | LP4 LP5 DDR5] MiniBios updates for LP4 LP5 and DDR5 RVPs

Various minibios updates for power on.
 - Add DQ/DQS swizzle tables and SPD tables for LP4 and LP5.
 - DDR5 BoardId update to read SPD data.
 - Update Lp5CccConfig to 0xFF to support descending CCC order.
 - Sync PlatformBoardId.h to PlatformBoardId.h from BoardPkg and cleanup TGL BoardId references.

Hsd-es-id: 16012014640
[
Original commit date: Sun Oct 11 19:28:42 2020 +0530
Change-Id: I525dcc0ad4b1ca8296f48ca2b43fd170bbe1db1f
Original commit hash: 9303897538fa1cc8b6c22da6f040294e5f80020b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3ec40bd10cd9983652392c227d125c4f35207b66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:30:56 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit fafa15025d636fb6264c82140cd01105eb921f1c)

Fri Oct 30 18:57:40 2020 +0000
Original commit date: Fri Oct 30 18:57:40 2020 +0000
Original commit hash: ed21da37e063b6e615f6da19129b3e68bd9dcacd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1cecbb26f150cd5796c375cbc837cbe97d474ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:30:51 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011991617] [ADL-P | DDR4 DDR5 LP4 LP5] PhyInit delta updates from B0 to J0.

Changes:
J0: DATA_CR_DDRCRDATACONTROL0.internalclockson = !Lpddr
CCC_CR_MDLLCTL1.mdll_cmn_picapsel = 3 (for all steppings)
J0: DDRVCCDLL_CR_AFE_CTRL1_NEW.iolvrtop_cmn_lvroffsetcal = 0x10
CCC_CR_DDRCRPINSUSED.CCCMuxSelect = 0 for LP5 Descending
CCC_CR_DDRCRPINSUSED.AltMuxLp5DEn = 1 for LP5 Descending

Other Changes:
- CtlGrpPi Hash update for LP5 per CCC ascending/descending config.
- Use CccIndexToFub[] on ADL-S only

Hsd-es-id: 16011991617
Original commit date: Wed Oct 21 07:57:08 2020 +0530
Change-Id: I170ba92c29b1547d3d464e6a7975284faf656a1e
Original commit hash: 77f6f8c44e49d43b5312db95bae33d91d70489c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2068a62f8822cfd6cde35f8c00eeda58d9fa8f76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:30:11 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/SMBUS: Update SMBUS initialization code

Following PCH-IBL differences have been implemented
for SMBUS initialization code:
1. SMBUS controller cannot be disabled in IBL
Override Enable option to prevent disabling the controller
2. Power Management options aree not supported in IBL's SMBUS
3. SMBUS TCO timer doesn't support SMI generation in case of TCO timeout

Note:
Update has been done according SMBUS HAS revision V.25

Hsd-es-id: 18013326079
[
Original commit date: Thu Oct 15 15:36:00 2020 +0200
Change-Id: I41c643656dd3606a68e652d36a51881fcc69edea
Original commit hash: 94a28526544dcf29367953f44486f58a202b8afc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

================================================================================ 
Commit: 9d044dc72036f2c3ebc24b7186580bd3bcd4af9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:30:06 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/ITSS: Update ITSS, IOAPIC initialization for IBL

The programing has been verified and updated
accorging ITSS HAS revision V.18.
We have no PSF in IBL so related programming shall
be removed from ITSS initialization code and moved
to FRU layer.

Hsd-es-id: 18013316231
[
Original commit date: Thu Oct 15 11:40:56 2020 +0200
Change-Id: I9d1b5d88a62fb0bb675ed8119176dd598c1886bf
Original commit hash: 7f62f9c657f6ba5a223e5270973726ebb46f0be8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer4.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 4ee1b2accb02fd75e0fd8240458cbba97cf2c749 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:30:00 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL: Implement solution to hide devices from OS

Solution is to hide the device using a register in P2SB space.
Integ Boot Device Hide Control (INTEGBOOT_DEV_HIDE_CTL)-Offset 5000h
register is used to hide devices in IBL.
This change introduces device hide function for all IBL devices.

Hsd-es-id: 1508438643
[
Original commit date: Wed Oct 14 14:44:19 2020 +0200
Change-Id: I986c9f78d90a6e1f32c80ee68a1ba3ed2a3aa00a
Original commit hash: 3fc35df851ad51e3e4770ed6b44cc9bd23490a92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h

================================================================================ 
Commit: 74db295f1fbf6bf0dc88fa61981adb699eafdd9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:29:55 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/eSPI: Abstract PCR registers access

To make eSPI IP Block initialization code real independent
from SoC integration the Register Access method shall be abstracted.
This change introduces PCR abstraction for eSPI IP Block init driver.

Hsd-es-id: 18013558872
[
Original commit date: Tue Oct 27 11:47:20 2020 +0100
Change-Id: I33ae994c439b0337ea5cb49aec5758a6846575e0
Original commit hash: 5c76898ef85605d5312a58b19af32d5d40e10dd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/EspiHandle.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEspi.c

================================================================================ 
Commit: e51c245fc9e2a1f7c13e442b1090510499c07eac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:29:24 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IpBlockEspi: Refactor eSPI init for multichip design

eSPI IpBlock code is not comliant with multichip design
or subZero API or I1S specification. This causes a problem
with reusing the driver for more complex systems where
we have more than one eSPI controller.
This change make the eSPI driver compliant with the specitication.

The change also updates eSPI initialization code for IBL:
1. Skip Power Management initialization

Hsd-es-id: 18013470975, 18013482270
[
Original commit date: Wed Oct 21 18:07:01 2020 +0200
Change-Id: Ife90837e1ab34bb7c72ce36d4f9bc73fc4f4b10a
Original commit hash: e9696e46538f7245efebbcd80b82acad45f9ad02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/EspiHandle.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiEspiInitLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEspi.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: e0d151517c94a83950e5ebc24739b4fa7f794672 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:29:17 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] Enable the GCC support in Fsp Wrapper - ME

1. Remove unused variable
2. Align function implement and function define
3. For array assign value, need to use static to prevent _memcpy error

Hsd-es-id: 1508491117
[
Original commit date: Fri Oct 30 14:24:47 2020 +0800
Change-Id: I5a72711d7e27254df4a6a2e5d1319c65be9bc807
Original commit hash: e981cdecac649727731e6e033ab8eac54f48e59a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/Library/DxeMebxDisplayWrapperLib.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/DxeAmthiMsgsLib/AmthiMsgsLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h

================================================================================ 
Commit: 604edc8261e0636ac173c6e28ae18a0c55e4eb12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:29:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 30 01:26:27 2020 -0700
Change-Id: I00e2e2090a39503917bdc1d26363fb498a4b5265
Original commit hash: 49689b9bdadeb0a27d772c0490b66883beeaf4e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 139474f663f6f7b56945ff0dee4032b315b6f209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:28:44 2020 -0800 
-------------------------------------------------------------------------------- 
[EC] Enable the GCC support in Fsp Wrapper - Platform

Remove unuse function after d755316aaeffb2363a5bb11426e6573aac08b90c

Hsd-es-id: 1508491131
[
Original commit date: Fri Oct 30 14:10:05 2020 +0800
Change-Id: I1273615f527f8f89d3b75f2185df4580d68b66ce
Original commit hash: 40382c3e3f3717a04ce28da97a10e9ec609802d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 4463f3a700d43dd2edf41804da78e738e08aea99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:28:39 2020 -0800 
-------------------------------------------------------------------------------- 
[MebxFeaturePkg] Include DxeMebxWrapperLib.h instead of using prototypes.

Replaced prototype with library include.

Hsd-es-id: N/A
[
Original commit date: Wed Oct 28 12:31:03 2020 +0100
Change-Id: I13efb695b1717dd991a7078a3a3bf36d98c20fdc
Original commit hash: beebc43ba5d96063df322a8a02e040cc26cd6293

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: f08944fc6c2947793f039c448496cdf6d0dad280 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:28:19 2020 -0800 
-------------------------------------------------------------------------------- 
Use the same max Fsp FV size definitions from FspPkg to BoardPkg

Add pcd to control FSP size

Hsd-es-id: 16012020283
[
Original commit date: Wed Oct 28 17:24:57 2020 +0800
Change-Id: Ia1622c4fc3edd7d33a39eb62ae601cf90f4184dd
Original commit hash: 3b0e1072400c88e41c89a76c7e626ff2922827ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: ea4969bc779e5a37f0e08ad40100169771cc9f5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:28:09 2020 -0800 
-------------------------------------------------------------------------------- 
[CPU] Enable the GCC support in Fsp Wrapper - CPU

1. Remove unused variable
2. Align function implement and function define

Hsd-es-id: 1508491123
[
Original commit date: Fri Oct 30 10:10:24 2020 +0800
Change-Id: I50afa12bef6c065c06bf35df855d2d0e7ef62fcd
Original commit hash: baf491e8425ba124e6cb86dfd3db4fe3667884b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: ed752992f5a9ddd2d94ec41fbbd8cb91a1fb8516 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:28:03 2020 -0800 
-------------------------------------------------------------------------------- 
[FSP] Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable
2. Align function implement and function define

Hsd-es-id: 1508491131
[
Original commit date: Fri Oct 30 09:47:27 2020 +0800
Change-Id: I4e3874852ce00610777a3e1e072c08828d2c192a
Original commit hash: b575fc28b944543a07fcab47c0d27b060162ae0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c

================================================================================ 
Commit: 48ca37a8ec0f9568caa156921f9dc1c5a8ad94e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:27:58 2020 -0800 
-------------------------------------------------------------------------------- 
Fix for board ID index mismatch when using external build.

Hsd-es-id: N/A
Original commit date: Thu Oct 29 16:46:04 2020 +0200
Change-Id: I8f178e1c1b30e1fcb5b5ab0c4d11c12f304993e7
Original commit hash: 33f44e175b9cefc05b60c33ce9df1c4ded115c3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: ef17689df79904bfe3c0e0924d91c85828787be8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:27:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1444_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 29 17:50:25 2020 -0700
Change-Id: Ic247e40cef312eaaf396f80a09fadb67e61f5baf
Original commit hash: 00d100aa761e8014b3d32b06a158406ba9a2b4b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c626ef92d5bcb1eab75909743711ddf6fb293e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:26:41 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 232950fa6630d23cee2aded6a92b259294414a39)

Thu Oct 29 18:24:27 2020 +0000
Original commit date: Thu Oct 29 18:24:27 2020 +0000
Original commit hash: c4bd7f36e40b651d70f7cceefc060eb445be6841

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f94e91285f534a69d18740c3fa6a1b3e718ea6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:26:36 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP5][LP4][integration_step_event] Enabling Lpddr Early Command Training on CTE Part-1
Merge TGL Early Command Training Changes into ADL MRC

List of Changes taken from TGL MRC for LPDDR ECT
1) (MrcPhyInitStaticCccEarlyAfe) Save CmdPi and CtlPi into SaveOutputs structure during DDR-IO
2) (MrcResetSequence) Program Low Frequency Saved Pi values for Cmd and Ctl during JEDEC RESET
3) (MrcLpddrSwitchToHigh) Program CkeOn to 0 before switching FSP-OP to High
4) Early 2-D  Ctl Cmd Sweep Algorithm updates from TGL MRC
5) LPDDR Early Command Training Code updates
6) Merge TGL MRC Changes : [TGL][MRC][LP5] Restore host structure data for CmdPiCode/CtlPiCode during Fastboot
7) Merge TGL MRC Changes : [TGL][MRC][LP5] Set Outputs->LowFreqCsCmd2DSweepDone and  Outputs->LpddrEctDone to TRUE during the restore flow

Hsd-es-id: 14011189747, 14011189748
Original commit date: Tue Sep 1 12:10:16 2020 +0530
Change-Id: I34a0fefa15e83f181d083f16ac2dba2c8a271ef8
Original commit hash: b13b87457eab5c0cc645ef7fba2b720116f43e07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 89a91e6470c664489e4c9c9f91511b29bcc8e741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:25:42 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] 11Ax control via wifi DSM

Bit A - Apply changes to country Ukraine. 11Ax Setting within module certification
00 - None. Work with Wi-Fi FW/OTP definitions
01 - Apply changes
Bit B - 11Ax Mode. Effective only if Bit A set to 1
00 - Disable 11Ax on country Ukraine
01 - Enable 11Ax on country Ukraine

Hsd-es-id: 16011784123
[
Original commit date: Thu Oct 29 18:22:03 2020 +0530
Change-Id: I44e877e618900ea12504f4d510521540339eb288
Original commit hash: d596aa9ac0037bbb3d961f75c552401860b0f352

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: adb8678ec4aa7dbce8990de1dc9b3f9078b6924d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:25:12 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][CVF] CVF Dependency Requirements

Native Mode
----------------------------------------------------------------------------------
Device          	Dependency	                  DeviceScope
----------------------------------------------------------------------------------
CAMERA(LNK1)            PCH-I2C/Control Logic/CVF	  SB.PC00
Flash(FLM1)             Existing dependencies(GPIO/I2C)	  SB.PC00
SPIOED(SPFD.CVFD)       No as of now	                  SB.PC00.SPI1
----------------------------------------------------------------------------------

USB Bridge Mode
----------------------------------------------------------------------------------
Device 	                 Dependency	                   DeviceScope
----------------------------------------------------------------------------------
CAMERA(LNK1)             VI2C/Control Logic/CVF	           SB.PC00
SPIOED(SPFD.CVFD)        VGPO	                           SB.PC00.SPI1
FLASH(FLM1)              VGPO/VI2C	                   SB.PC00
USB Virtual I2C(VI2C)    No dependency	                   SB.PC00.XHCI.RHUB.HS04
USB Virtual GPIO(VGPO)   No dependency	                   SB.PC00.XHCI.RHUB.HS04
----------------------------------------------------------------------------------

Hsd-es-id: 16011618745
[
Original commit date: Wed Oct 28 14:58:02 2020 +0530
Change-Id: I1c7d49b2bc5b6f5af0924c7f104833a40297f9c7
Original commit hash: fc60d31e6af301b60730ad6e481c9402309be010

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: e21d02288ea0a04831b8e0ae09632701d725952d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:25:05 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a309977fb3d960854da9ef9239a1d20df5cfc24d)

Thu Oct 29 09:46:08 2020 +0000
Original commit date: Thu Oct 29 09:46:08 2020 +0000
Original commit hash: 1668bf087ee1e21aa220d370bd9f22e90d02ef49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88ef1d0eb01627750fc7c48de3f91fb0870d9455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:24:57 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][VP]:Change Board ID for ADL-P simics

ADL-P Simics has board ID as 0x1 by default. This conflicts with ADL-M RVP board ID. Since Bios is common for ADL-P and ADL-M,
 need to change board ID for simics. Hence chaging it to 0x3F.

Hsd-es-id: 16011799584
[
Original commit date: Mon Sep 21 16:38:10 2020 +0530
Change-Id: Ieb8471e85a37ce1e50fe57bb989a8383f9504392
Original commit hash: f97deefd9272157a9fd5ce9e239bd4b3ad928ca4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSimicsUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: b1d92ccad3f02fcf09684ff07da59fdc33b42345 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:23:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 29 01:34:49 2020 -0700
Change-Id: Ieb3f48fef25d230df17dd09848239c0f4e0926d5
Original commit hash: fcb07f9901509d08370934de89e89e728dedd22f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a79eb1bfd1ae929eb86ec4e79dbb7d40d40d0eb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:23:19 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - TelemetryPreMemConfig

 Updated the default values in Policy

Hsd-es-id: 1508488979
[
Original commit date: Wed Oct 28 16:32:55 2020 +0530
Change-Id: I51ad6a7e9948216dfd06cf0472026985dca9deeb
Original commit hash: 1b31397d7aa878f51a81c4d05b2709711fa9349c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c

================================================================================ 
Commit: 1d94d6c2f603a215b735f15cd2e754ba66e44cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:21:35 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1443_00

Hsd-es-id: no sighting
Original commit date: Wed Oct 28 17:49:26 2020 -0700
Change-Id: Ib09649300a44cc24470b6c5d69781ce1e6c44200
Original commit hash: 72c2e1ac347ba9c57278ec4c7ca2c4239033d2e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e7ffc7d6d0b5043bc578e53d0e5f0ef08c6b5f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:21:13 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8b4884eb10b81db0dea13a2451d4a9666a70ba70)

Wed Oct 28 22:47:43 2020 +0000
Original commit date: Wed Oct 28 22:47:43 2020 +0000
Original commit hash: 511d2a2533a7bdd09624849058d46176094d1ce5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1657d3455bca122ca9ad6ca278055a34283fdc98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:21:08 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308107060][ADL-S][A0][DDR5] Windows hang w SAGV on 2R dimms

Issue:
Windows hangs w\ SAGV enabled on 2R dimms

Root cause:
Generic MRS FSM sends ACT instead of NOP on non refreshing ranks

Solution:
Clear TC_RFP.HPRefOnMRS as a permanent WA, on LP5/DDR5 which use Generic MRS FSM

Hsd-es-id: 1308107060
[
Original commit date: Wed Oct 28 15:24:37 2020 +0200
Change-Id: Iad7797e82e6dfc62505eab4937057f3edda4e8c5
Original commit hash: 2e86efc2fd45f173f3c5eee46ae583c9eac83eba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 3a083ccd7a30ebf95c5b94a8612bd155437bee17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:20:55 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 27af8895bc687532ab3f161380cf98ac4a06819d)

Wed Oct 28 19:31:32 2020 +0000
Original commit date: Wed Oct 28 19:31:32 2020 +0000
Original commit hash: 5379527c6ba7f3fdfbbe537f944b83325741f0a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f53ffbc4f5a1aca96bda74938872940bf042af38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:20:44 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012544988][ADL-S | DDR4 DDR5][First Comp Flow -- Periodic DCC]

Periodic DCC enabling in phy init:
1. Static programming in MrcPhyInitStaticPeriodicDcc, called from MrcPhyInitSeq1.
2. Periodic init in MrcPhyInitPeriodicDcc, called from MrcPhyInitSeq1 after DCC serializer init.
 - Set DcsInit.dcs_init and poll for completion
 - Set TXDLLSIGGRPDCCCTL34.periodic_init_dcccode = TXDLLSIGGRPDCCCTL35.periodic_initcode_status
 - Toggle DCSCTL3.dcsfsm_rst_b to 0 and back to 1
 - Set DCSRUNMODE.dcs_run_mode = 2 (RUN_EACH_RELOCK)
3. Set enperiodicdcc and enperiodicdccondvfs in MrcPhyInitSeq3

Hsd-es-id: 14012544988
[
Original commit date: Tue Oct 27 20:46:55 2020 -0700
Change-Id: Ie631179179728750d452a7a90518fd97f051f37a
Original commit hash: 6c71d8de6e857504fe51fc2ae643b4c68023c5c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 330305b5dae87e3d8208693a4440c73406fbcd61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:20:24 2020 -0800 
-------------------------------------------------------------------------------- 
Add ADL_A0 Production patchID 0x00000017

[
Hsd-es-id: NA
Original commit date: Fri Oct 23 11:00:24 2020 +0530
Change-Id: I6359a4aca37df377193857dd69fef7b023fe3647
Original commit hash: ed6b1ed4ba36c3007b72a1e2765ee27d9696ccf3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d56c711ce857a34d93b161f3f433eb8576647b40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:20:16 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions"

This reverts commit 516246eab4496372a47f39be74925c71d1d545e3.

Hsd-es-id: 18011980290
Original commit date: Wed Oct 28 09:18:11 2020 -0700
Change-Id: I42094ca6020a4bd254fb237dd5feff74da3c6f13
Original commit hash: d9e45232dc6317405847e88443ee4c319e99955e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 15244d211c6baacbc2ae882f773644d120c4910b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:19:46 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][DMI] BIOS to implement CPU DMI register based on latest BWG 1.4

Hsd-es-id: 16011795604
[
Original commit date: Tue Oct 6 01:07:18 2020 +0530
Change-Id: Iebb3a3af2478e43949492bdaeeae81387370b793
Original commit hash: d652089c3007e7d39ddb3174c3b2a6340083e373

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: da122b6ece0fe29793919570e2c2a7740cc0733a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:19:04 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Revert override when building process finish

This issue was introduced in 888c5aed3c66f38b88acb73bbd22b051ba1f97e5.
The microcode_padding.py script will re-generation MicrocodeVersion.data
binary file when doing building process. If this file is changed, will
affects code submission with CR process. So we should revert this file
when building process finish.

For the new payload in MicrocodeFv, we should not need MicrocodeArray.data
any more, remove it.

Hsd-es-id: N/A
Original commit date: Mon Oct 26 11:17:18 2020 +0800
Change-Id: I1814e2a7b50789c625ce4f00612fc7257634a297
Original commit hash: 8f2250b3fe475967d5a3d8dc407c8bb3a5c7738f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/microcode_padding.py

================================================================================ 
Commit: 36ed49017abc4a0bdcad9d5449db49d3a37db79d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:18:57 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]: Policy default mismatch with Setup Default - SerialIoConfig

Remove policy default mismatch warning messages.

Hsd-es-id: 1508485699
Original commit date: Tue Oct 27 17:51:32 2020 +0800
Change-Id: I4f18f582fe09147eb5e39e68a351b4525f063466
Original commit hash: 65f9b3cf2edf3d18f27828f3ba3edc789c8b2100

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: e1c505c5ee09e30070b45d7f770c39bbea421565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:18:36 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions

Remove wrappers for Psf<Hide/Unhide/Enable/Disable>Device functions
Remove wrappers for PsfEnableDeviceMemSpace, PsfSetDeviceBarValue functions

Hsd-es-id: 18011980290
Original commit date: Fri Oct 23 15:51:49 2020 +0200
Change-Id: I2b409cef3c69e0eeaaadd97b0fe620c46b5a8d4d
Original commit hash: 9b45da34f6ed033e19eccb01cdae5e5f1e31cdf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 167abf5bc6c7850f21c2da793345026077353357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:18:21 2020 -0800 
-------------------------------------------------------------------------------- 
Fix QualityCheck Teamcity failure

In SHA-ID 9eb0c8c25c54cf24dcd0f0bff573b369b9d8a3eb, people ignored the git hook check and submit the aht change with update the relative NVS asl and NvsAreaDef.h
The code change here is updating them to fix teamcity QualityCheck build failure.

Hsd-es-id: N/A
[
Original commit date: Wed Oct 28 16:45:59 2020 +0800
Change-Id: I9416cdac5ffebdbf76bbfa2e05a70c34415084d1
Original commit hash: 5a6cccc08312341f7f1a09156c2f63c322a3ef3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: cdd09e4b2a06073251c0bd2cd3d2094a3b2f0849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:18:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Oct 28 01:28:51 2020 -0700
Change-Id: Ib9e2410d188b2125c44e56201e553022ea107bb3
Original commit hash: 5c4e96094a44e1b6d7c66fa1c004f0c9c6ba79d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8ca4be1f9b1f8bbceafbb66f950818e38f46cf45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:17:44 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 50a9a711fa75c452c968fe95eb094012be379b7f)

Wed Oct 28 07:12:24 2020 +0000
Original commit date: Wed Oct 28 07:12:24 2020 +0000
Original commit hash: d4881c18aef928abf8c9b98dbea1ce7f0e0fa6a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 979b4589b431880692732715e6ce5d3564894a0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:17:37 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Remove duplicate Initialization of MMIO Power Limits1 and 2 from Cpu Power Management DXE modue

cTDP MMIO Power limits 1 and 2 are programmed in SelectCtdpPowerLimits () in part of Pei PowerMgnt Init
We have an code duplication in below module, which needs to be cleaned up.
ClientOneSiliconPkg\Cpu\PowerManagement\Dxe\PowerLimits.c

Hsd-es-id: 16012007190
[
Original commit date: Tue Oct 27 10:40:23 2020 +0800
Change-Id: I67b1c55ac6595866d929e89e1ea82f65e9708cef
Original commit hash: 3f4661a180537977929ca2c5e9e3397db27fd41d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerLimits.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 6c1e713a10a76d9638485a51077cb24f7fde34d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:17:30 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Remove duplicate Initialization of Power Aware Interrupt Routing (PAIR) Configuration

Power Aware Interrupt Routing (PAIR) Configuration programming is done in PEI Phase itself
There is an duplicate piece of code reside in Cpu Power Management DXE.
So remove it from Cpu Power Management DXE module

Hsd-es-id: 1508466137
[
Original commit date: Tue Oct 27 10:07:55 2020 +0800
Change-Id: Ic189971946db33cb5a0d0fc473fba1194801baed
Original commit hash: f2b8839d24a709fd1f5e956a479db90b13214474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 65d10900db5912abc2d00fb9ef56a479e178ce26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:17:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS AEP DTT Fan Issue (3 Fan's are not running at individual speed controlled by DTT.)
    - Fixed the offset changes suggested by EC for DDR Fan (PWM port control)
    - Fixed PENV shared among multiple fan.

Hsd-es-id: 16011978490
Original commit date: Wed Sep 23 12:30:16 2020 +0530
Change-Id: Ifeb720757be3c052d6a6af7cf109ecb2d40ed93a
Original commit hash: a4e786c74e19f21b2c0bf5409b171e0d224459fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl

================================================================================ 
Commit: 483abd61f0817144d6e43676b023c3ad51e91e51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:17:14 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189440][ADL-P | DDR4 DDR5 LP4 LP5] SA GV Flow

Add SAGV points and gear table for ADL-P, which is different from ADL-S.
Use only first two POR SA GV points for power-on.

Additional changes:
 Port from TGL: Changing the bit-mask for lpddr4_discrete.codt to hold MR22[5:0] fields.

Hsd-es-id: 14011189440
[
Original commit date: Thu Oct 22 20:37:49 2020 +0530
Change-Id: I20f8cc28dd8fb2056308a248cdbdd09930789dcb
Original commit hash: 34308fddb487abc16690f4c5fc578263ac4c1231

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 624193adeeefb11a2aa28b751445195af4be9841 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:16:32 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b360cf47e2cfc807c1f7d851fc4b940abdd75007)

Wed Oct 28 05:45:46 2020 +0000
Original commit date: Wed Oct 28 05:45:46 2020 +0000
Original commit hash: 77928761537c8c58599709974a0aa76611b6fbe5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f11652b629e96961930ec804889ff2ab8c691150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:16:25 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011883193][ADL-M ADL-P] [LP4 | DDR4] Phy register changes to support LP4 and DDR4 Gear2.

Changes:
Update Receive Enable delays.
Update TxFifoSeparation, RxFifoChDelay, RxIoTclDelay and RxFifoRdEnFlybyDelay values.
Reduce TxDqDelay and TxDqsDelay PI values by 128 to keep both of these delays under 256 to avoid different TxRankMuxDelay/TxDqsRankMuxDelay for Dq-Dqs pair during JWL.

Hsd-es-id: 16011883193
[
Original commit date: Fri Oct 2 21:58:48 2020 +0530
Change-Id: Ie798c431b110dc1e30ec8315ca78833ba8bd22ad
Original commit hash: 61e870b4868a94da2110860736593bb83e1163df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5ca7b753930df0a4f27a20a304648814c0f6a37e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:16:17 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 1624d533e23bd8593fd60e993f4168a95359a023)

Wed Oct 28 05:23:28 2020 +0000
Original commit date: Wed Oct 28 05:23:28 2020 +0000
Original commit hash: c56324f869de1f0f2e46b9bb276726c7f19b342a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d49c0c213ff56fafe1c7016d227e933ec9181841 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:16:03 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189524][ADL-M ADL-P][LP5 | DDR5] First Comp Flow -- Unmatched

Changes:
Enable unmatched receiver mode for LP5 and DDR5.
Update rstnumpre and rxtogglepreamble for LP5 two toggle preamble.
ReadDqsOffset is considered only DDR5 unmatched receiver settings.

Hsd-es-id: 14011189524
Original commit date: Thu Oct 8 22:41:23 2020 +0530
Change-Id: I7934411e3095d54773aaa692636e776172a2deed
Original commit hash: 92657fe92552a35e2112f5346e9f369a8244f27f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 988716af426e70de62f15990226877d9967f8540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:15:27 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "[C1S][ADL][MTL]Lean SMM POC:Remove DigitalThermalSensor SMI handlers or refactor not to use SMI"

This reverts commit ef20e905371b9efcbb245d86ea0ec36a670aeb12.

Hsd-es-id: 22010434906
Original commit date: Mon Oct 26 18:40:27 2020 +0800
Change-Id: I277cf0bec008e81eda98092cd674d8a3b0954295
Original commit hash: 071b9e370cd78f23159f4923405a808269ba0a06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc

================================================================================ 
Commit: 30e0da48c9595499bdb1c4b3046a93c80edd19bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:15:09 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ae55508d081db7a551bc84b7440c565d5272fdad)

Tue Oct 27 22:29:49 2020 +0000
Original commit date: Tue Oct 27 22:29:49 2020 +0000
Original commit hash: f24373cf30bc4fc7c2a297977f408614da9e2d24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba0c971f566c091f424997c1b2339e0eb4be8d53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:14:55 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012832751][ADL-S | DDR4 DDR5] [Add special flow for unpopulated MC]

MRC needs to program the following registers on the empty MC when going to Normal mode, from B-step and on:
 mc_init_state.rank_occupancy = 0
 mcdecs_second_cbit.mock_insr = 1
 mcdecs_second_cbit.mock_insr_for_mc = 1
 pm_control.override_ddrpldraindone_cbit = 1
 normalmode_cfg = 1

Hsd-es-id: 14012832751
[
Original commit date: Mon Oct 26 22:34:02 2020 -0700
Change-Id: I3067b1b291b6665c36f3e3acea7e11b52f31791a
Original commit hash: 76cc5e7660b3528881b5429ff4014115e24ba9da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7db4a136b8ef281a9cbd45a857302dc5272e109e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:14:33 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 165acbf973f04672fec058ad9e5d97257e322238)

Tue Oct 27 21:53:02 2020 +0000
Original commit date: Tue Oct 27 21:53:02 2020 +0000
Original commit hash: bebf7f1e4c5a2828f6e45b5b0193fec731d292bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eedacc34fc649351693e8f79c6b733114bb6e1f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:14:25 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012832162][ADL-S | DDR4 DDR5][B0 updates for LDO FFCodeLock and Gear1]

MrcLdoFFCodeLockCalibration: skip the maxima search for B0 and later, and distribute the final code.
Enable FsmSkipCtrl.En_codewl for runtime FFcodelock updates on B0.
Gear1 tuning on B0: program CccClkAlignCtl2.d0tosig_offset to 0xDC and clkalignd0piclkpicodeoffset to 0.

Hsd-es-id: 14012832162
[
Original commit date: Mon Oct 26 19:39:33 2020 -0700
Change-Id: I77fbd81904d480cd190912c24a1ce339b0dfceeb
Original commit hash: fa56e2941093b771771c4ddecb44974a12314001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a932ad26250526ed49bc0d3093d410b9c8388353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:13:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Oct 27 07:57:07 2020 -0700
Change-Id: Ieae830bcaa4c4a52f44cf068cc610eb9414e5eaa
Original commit hash: 72487bf42d816a8fc1401e5a11316314b32cdd80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
