Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 69d8652d8d894eefa238224eccbd2539 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'reg_waddr' [C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/pipe_cpu.v:98]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'reg_addr_ex_b' [C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/pipe_cpu.v:143]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'reg_waddr' [C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/pipe_cpu.v:177]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.ifs
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.bru
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.ids
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exs
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mes
Compiling module xil_defaultlib.wbs
Compiling module xil_defaultlib.pipe_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
