`timescale 1ns / 1ps
//-
// Copyright (c) 2015 Noa Zilberman
// Copyright (c) 2021 Yuta Tokusashi
// All rights reserved.
//
// This software was developed by Stanford University and the University of Cambridge Computer Laboratory 
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
// as part of the DARPA MRC research programme,
// and by the University of Cambridge Computer Laboratory under EPSRC EARL Project
// EP/P025374/1 alongside support from Xilinx Inc.
//
//  File:
//        nf_datapath.v
//
//  Module:
//        nf_datapath
//
//  Author: Noa Zilberman
//  Modified by: Greg Watson
//
//  Description:
//        NetFPGA user data path wrapper. Used to explore host DMA performance.
//        Has Tx and Rx interfaces to DMS.
//        No connectivity to the CMACs.
//
//        s_axis_0, s_axis_1, m_axis0, and m_axis1 are no connect (CMACs)
//        s_axis2, and m_axis_2 connect to the DMA (PCIe)
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//  http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//


module nf_datapath #(
    //Slave AXI parameters
    parameter C_S_AXI_DATA_WIDTH    = 32,          
    parameter C_S_AXI_ADDR_WIDTH    = 32,          
    parameter C_BASEADDR            = 32'h00000000,

    // Master AXI Stream Data Width
    parameter C_M_AXIS_DATA_WIDTH=512,
    parameter C_S_AXIS_DATA_WIDTH=512,
    parameter C_M_AXIS_TUSER_WIDTH=128,
    parameter C_S_AXIS_TUSER_WIDTH=128,
    parameter NUM_QUEUES=5
) (
    //Datapath clock
    input                                     axis_aclk,
    input                                     axis_resetn,
    //Registers clock
    input                                     axi_aclk,
    input                                     axi_resetn,

    // Slave AXI Ports
    input      [C_S_AXI_ADDR_WIDTH-1 : 0]     S0_AXI_AWADDR,
    input                                     S0_AXI_AWVALID,
    input      [C_S_AXI_DATA_WIDTH-1 : 0]     S0_AXI_WDATA,
    input      [C_S_AXI_DATA_WIDTH/8-1 : 0]   S0_AXI_WSTRB,
    input                                     S0_AXI_WVALID,
    input                                     S0_AXI_BREADY,
    input      [C_S_AXI_ADDR_WIDTH-1 : 0]     S0_AXI_ARADDR,
    input                                     S0_AXI_ARVALID,
    input                                     S0_AXI_RREADY,
    output                                    S0_AXI_ARREADY,
    output     [C_S_AXI_DATA_WIDTH-1 : 0]     S0_AXI_RDATA,
    output     [1 : 0]                        S0_AXI_RRESP,
    output                                    S0_AXI_RVALID,
    output                                    S0_AXI_WREADY,
    output     [1 :0]                         S0_AXI_BRESP,
    output                                    S0_AXI_BVALID,
    output                                    S0_AXI_AWREADY,
    
    input      [C_S_AXI_ADDR_WIDTH-1 : 0]     S1_AXI_AWADDR,
    input                                     S1_AXI_AWVALID,
    input      [C_S_AXI_DATA_WIDTH-1 : 0]     S1_AXI_WDATA,
    input      [C_S_AXI_DATA_WIDTH/8-1 : 0]   S1_AXI_WSTRB,
    input                                     S1_AXI_WVALID,
    input                                     S1_AXI_BREADY,
    input      [C_S_AXI_ADDR_WIDTH-1 : 0]     S1_AXI_ARADDR,
    input                                     S1_AXI_ARVALID,
    input                                     S1_AXI_RREADY,
    output                                    S1_AXI_ARREADY,
    output     [C_S_AXI_DATA_WIDTH-1 : 0]     S1_AXI_RDATA,
    output     [1 : 0]                        S1_AXI_RRESP,
    output                                    S1_AXI_RVALID,
    output                                    S1_AXI_WREADY,
    output     [1 :0]                         S1_AXI_BRESP,
    output                                    S1_AXI_BVALID,
    output                                    S1_AXI_AWREADY,

    input      [C_S_AXI_ADDR_WIDTH-1 : 0]     S2_AXI_AWADDR,
    input                                     S2_AXI_AWVALID,
    input      [C_S_AXI_DATA_WIDTH-1 : 0]     S2_AXI_WDATA,
    input      [C_S_AXI_DATA_WIDTH/8-1 : 0]   S2_AXI_WSTRB,
    input                                     S2_AXI_WVALID,
    input                                     S2_AXI_BREADY,
    input      [C_S_AXI_ADDR_WIDTH-1 : 0]     S2_AXI_ARADDR,
    input                                     S2_AXI_ARVALID,
    input                                     S2_AXI_RREADY,
    output                                    S2_AXI_ARREADY,
    output     [C_S_AXI_DATA_WIDTH-1 : 0]     S2_AXI_RDATA,
    output     [1 : 0]                        S2_AXI_RRESP,
    output                                    S2_AXI_RVALID,
    output                                    S2_AXI_WREADY,
    output     [1 :0]                         S2_AXI_BRESP,
    output                                    S2_AXI_BVALID,
    output                                    S2_AXI_AWREADY,

    
    // Slave Stream Ports (interface from Rx queues)
    input [C_S_AXIS_DATA_WIDTH - 1:0]         s_axis_0_tdata,
    input [((C_S_AXIS_DATA_WIDTH / 8)) - 1:0] s_axis_0_tkeep,
    input [C_S_AXIS_TUSER_WIDTH-1:0]          s_axis_0_tuser,
    input                                     s_axis_0_tvalid,
    output                                    s_axis_0_tready,
    input                                     s_axis_0_tlast,
    input [C_S_AXIS_DATA_WIDTH - 1:0]         s_axis_1_tdata,
    input [((C_S_AXIS_DATA_WIDTH / 8)) - 1:0] s_axis_1_tkeep,
    input [C_S_AXIS_TUSER_WIDTH-1:0]          s_axis_1_tuser,
    input                                     s_axis_1_tvalid,
    output                                    s_axis_1_tready,
    input                                     s_axis_1_tlast,
    input [C_S_AXIS_DATA_WIDTH - 1:0]         s_axis_2_tdata,
    input [((C_S_AXIS_DATA_WIDTH / 8)) - 1:0] s_axis_2_tkeep,
    input [C_S_AXIS_TUSER_WIDTH-1:0]          s_axis_2_tuser,
    input                                     s_axis_2_tvalid,
    output                                    s_axis_2_tready,
    input                                     s_axis_2_tlast,


    // Master Stream Ports (interface to TX queues)
    output [C_M_AXIS_DATA_WIDTH - 1:0]         m_axis_0_tdata,
    output [((C_M_AXIS_DATA_WIDTH / 8)) - 1:0] m_axis_0_tkeep,
    output [C_M_AXIS_TUSER_WIDTH-1:0]          m_axis_0_tuser,
    output                                     m_axis_0_tvalid,
    input                                      m_axis_0_tready,
    output                                     m_axis_0_tlast,
    output [C_M_AXIS_DATA_WIDTH - 1:0]         m_axis_1_tdata,
    output [((C_M_AXIS_DATA_WIDTH / 8)) - 1:0] m_axis_1_tkeep,
    output [C_M_AXIS_TUSER_WIDTH-1:0]          m_axis_1_tuser,
    output                                     m_axis_1_tvalid,
    input                                      m_axis_1_tready,
    output                                     m_axis_1_tlast,
    output [C_M_AXIS_DATA_WIDTH - 1:0]         m_axis_2_tdata,
    output [((C_M_AXIS_DATA_WIDTH / 8)) - 1:0] m_axis_2_tkeep,
    output [C_M_AXIS_TUSER_WIDTH-1:0]          m_axis_2_tuser,
    output                                     m_axis_2_tvalid,
    input                                      m_axis_2_tready,
    output                                     m_axis_2_tlast

    );
    
    // tie off unused output connections to CMAC
    assign s_axis_0_tready = 1'b0;
    assign s_axis_1_tready = 1'b0;

    assign m_axis_0_tdata = 0;
    assign m_axis_0_tkeep = 0;
    assign m_axis_0_tuser = 0;
    assign m_axis_0_tlast = 1'b0;
    assign m_axis_0_tvalid = 1'b0;
    assign m_axis_1_tdata = 0;
    assign m_axis_1_tkeep = 0;
    assign m_axis_1_tuser = 0;
    assign m_axis_1_tlast = 1'b0;
    assign m_axis_1_tvalid = 1'b0;

    // not using S1_AXI or S2_AXI register interfaces at the moment.
    assign S1_AXI_ARREADY = 1'b0;
    assign S1_AXI_RDATA   = 0;
    assign S1_AXI_RRESP   = 1'b0;
    assign S1_AXI_RVALID  = 1'b0;
    assign S1_AXI_WREADY  = 1'b0;
    assign S1_AXI_BRESP   = 1'b0;
    assign S1_AXI_BVALID  = 1'b0;
    assign S1_AXI_AWREADY = 1'b0;
    assign S2_AXI_ARREADY = 1'b0;
    assign S2_AXI_RDATA   = 0;
    assign S2_AXI_RRESP   = 1'b0;
    assign S2_AXI_RVALID  = 1'b0;
    assign S2_AXI_WREADY  = 1'b0;
    assign S2_AXI_BRESP   = 1'b0;
    assign S2_AXI_BVALID  = 1'b0;
    assign S2_AXI_AWREADY = 1'b0;

    // temporarirly tie off m_axis until we code up the outbound DMA side.
    assign m_axis_2_tdata = 0;
    assign m_axis_2_tkeep = 0;
    assign m_axis_2_tuser = 0;
    assign m_axis_2_tlast = 1'b0;
    assign m_axis_2_tvalid = 1'b0;

  // Data sink (data from DMA)
    nf_data_sink 
    #(
        .C_M_AXIS_DATA_WIDTH (C_M_AXIS_DATA_WIDTH),
        .C_S_AXIS_DATA_WIDTH (C_S_AXIS_DATA_WIDTH)
    )  nf_data_sink_v1_0
    (
    .axis_aclk(axis_aclk), 
    .axis_resetn(axis_resetn), 
    .s_axis_2_tdata (s_axis_2_tdata), 
    .s_axis_2_tkeep (s_axis_2_tkeep), 
    .s_axis_2_tuser (s_axis_2_tuser), 
    .s_axis_2_tvalid(s_axis_2_tvalid), 
    .s_axis_2_tready(s_axis_2_tready), 
    .s_axis_2_tlast (s_axis_2_tlast), 
    .S_AXI_AWADDR(S0_AXI_AWADDR), 
    .S_AXI_AWVALID(S0_AXI_AWVALID),
    .S_AXI_WDATA(S0_AXI_WDATA),  
    .S_AXI_WSTRB(S0_AXI_WSTRB),  
    .S_AXI_WVALID(S0_AXI_WVALID), 
    .S_AXI_BREADY(S0_AXI_BREADY), 
    .S_AXI_ARADDR(S0_AXI_ARADDR), 
    .S_AXI_ARVALID(S0_AXI_ARVALID),
    .S_AXI_RREADY(S0_AXI_RREADY), 
    .S_AXI_ARREADY(S0_AXI_ARREADY),
    .S_AXI_RDATA(S0_AXI_RDATA),  
    .S_AXI_RRESP(S0_AXI_RRESP),  
    .S_AXI_RVALID(S0_AXI_RVALID), 
    .S_AXI_WREADY(S0_AXI_WREADY), 
    .S_AXI_BRESP(S0_AXI_BRESP),  
    .S_AXI_BVALID(S0_AXI_BVALID), 
    .S_AXI_AWREADY(S0_AXI_AWREADY),
    .S_AXI_ACLK (axi_aclk), 
    .S_AXI_ARESETN(axi_resetn)
);
    
    
    
endmodule
