{"vcs1":{"timestamp_begin":1759236320.397569992, "rt":0.76, "ut":0.29, "st":0.13}}
{"vcselab":{"timestamp_begin":1759236321.222850727, "rt":0.54, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1759236321.805870251, "rt":0.19, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759236320.093900525}
{"VCS_COMP_START_TIME": 1759236320.093900525}
{"VCS_COMP_END_TIME": 1759236322.797134801}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog6 +notimingcheck"}
{"vcs1": {"peak_mem": 367984}}
{"vcselab": {"peak_mem": 229972}}
