(pcb C:\EB6502\kicad_projects\eb6502\take3\ebadger6502\ebadger6502.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(6.0.4)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type power)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type power)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  203750 -199500  20250 -199500  20250 -16000  203750 -16000
            203750 -199500)
    )
    (plane GND (polygon In1.Cu 0  202500 -198500  21000 -198500  21000 -16500  202500 -16500
            202500 -198500))
    (plane VCC (polygon In1.Cu 0  202000 -198000  21000 -198000  21000 -17500  202000 -17500
            202000 -198000))
    (plane VCC (polygon In2.Cu 0  202500 -199000  21000 -199000  21000 -17000  202500 -17000
            202500 -199000))
    (via "Via[0-3]_800:400_um" "Via[0-3]_800:500_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (place C25 194000.000000 -176750.000000 back 270.000000 (PN 0.1µF))
      (place C21 42750.000000 -44000.000000 back 0.000000 (PN 0.1µF))
      (place C_RESET_1 200750.000000 -29000.000000 back 0.000000 (PN 0.1µF))
      (place C43 48500.000000 -111750.000000 back 90.000000 (PN 0.1µF))
      (place C42 85500.000000 -92250.000000 back 90.000000 (PN 0.1µF))
      (place C41 177250.000000 -109000.000000 back 0.000000 (PN 0.1µF))
      (place C40 101500.000000 -65500.000000 back 270.000000 (PN 0.1µF))
      (place C39 119000.000000 -133750.000000 back 90.000000 (PN 0.1µF))
      (place C38 130750.000000 -38000.000000 back 180.000000 (PN 0.1µF))
      (place C37 96000.000000 -130750.000000 back 90.000000 (PN 0.1µF))
      (place C36 177250.000000 -87000.000000 back 0.000000 (PN 0.1µF))
      (place C35 59000.000000 -147250.000000 back 90.000000 (PN 0.1µF))
      (place C34 107500.000000 -129750.000000 back 90.000000 (PN 0.1µF))
      (place C33 102000.000000 -98750.000000 back 270.000000 (PN 0.1µF))
      (place C32 107750.000000 -117500.000000 back 0.000000 (PN 0.1µF))
      (place C31 166750.000000 -127500.000000 back 0.000000 (PN 0.1µF))
      (place C30 96500.000000 -161250.000000 back 90.000000 (PN 0.1µF))
      (place C28 109000.000000 -161750.000000 back 90.000000 (PN 0.1µF))
      (place C27 84500.000000 -136750.000000 back 90.000000 (PN 0.1µF))
      (place C26 78250.000000 -41000.000000 back 0.000000 (PN 0.1µF))
      (place C24 72000.000000 -147750.000000 back 90.000000 (PN 0.1µF))
      (place C23 130500.000000 -120500.000000 back 270.000000 (PN 0.1µF))
      (place C22 143000.000000 -124750.000000 back 270.000000 (PN 0.1µF))
      (place C20 189750.000000 -128000.000000 back 0.000000 (PN 0.1µF))
      (place C19 67250.000000 -67000.000000 back 180.000000 (PN 0.1µF))
      (place C18 117000.000000 -98750.000000 back 270.000000 (PN 0.1µF))
      (place C17 67000.000000 -178750.000000 back 90.000000 (PN 0.1µ))
      (place C16 131000.000000 -91500.000000 back 270.000000 (PN 0.1µ))
      (place C15 95750.000000 -189500.000000 back 180.000000 (PN 0.1µ))
      (place C14 68500.000000 -100250.000000 back 90.000000 (PN 0.1µ))
      (place C13 116500.000000 -67500.000000 back 270.000000 (PN 0.1µ))
      (place C12 178250.000000 -65500.000000 back 0.000000 (PN 0.1µF))
      (place C11 132000.000000 -141750.000000 back 90.000000 (PN 0.1µF))
      (place C10 143500.000000 -96500.000000 back 270.000000 (PN 0.1µ))
      (place C9 131000.000000 -67500.000000 back 270.000000 (PN 0.1µF))
      (place C8 149500.000000 -161250.000000 back 270.000000 (PN 0.1µF))
      (place C7 179500.000000 -178750.000000 back 90.000000 (PN 0.1µF))
      (place C5 132000.000000 -164750.000000 back 90.000000 (PN 0.1µF))
      (place C4 166500.000000 -179250.000000 back 90.000000 (PN 0.1µF))
      (place C3 143500.000000 -72500.000000 back 270.000000 (PN 0.1µF))
      (place C2 171500.000000 -156250.000000 back 270.000000 (PN 0.1µF))
      (place C1 187000.000000 -152000.000000 back 270.000000 (PN 0.1µF))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place X_CLK_VGA1 198000.000000 -180500.000000 front 90.000000 (PN 25.175MHz))
    )
    (component "Oscillator:Oscillator_DIP-14::1"
      (place X_CLK_ACIA1 46620.000000 -40690.000000 front 180.000000 (PN 1.8432MHz))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U_XOR1 103500.000000 -126500.000000 front 0.000000 (PN 74LS86))
      (place U_NOT_DECODE1 162700.000000 -175375.000000 front 0.000000 (PN 74LS14))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U_VID_TXTSHIFT1 128000.000000 -160000.000000 front 0.000000 (PN SN74LS166AN))
      (place U_MEM_SRLATCH1 175000.000000 -173600.000000 front 0.000000 (PN SN74LS279AN))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place U_VID_SHIFT1 127700.000000 -136600.000000 front 0.000000 (PN SN74LS166AN))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U_VIDREG_LATCH1 54700.000000 -138075.000000 front 0.000000 (PN 74LS574))
      (place U_VDATA_LATCH1 115000.000000 -126500.000000 front 0.000000 (PN 74LS574))
      (place U_LSB_1 92200.000000 -152575.000000 front 0.000000 (PN 74LS574))
      (place U_BANK_1 67700.000000 -138075.000000 front 0.000000 (PN 74LS574))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U_VIA_1 158125.000000 -29875.000000 front -90.000000 (PN 65C22S))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::2"
      (place U_VERT_CNT_2 194400.000000 -124200.000000 front -90.000000 (PN 74LS590))
      (place U_VERT_CNT_1 169400.000000 -124200.000000 front -90.000000 (PN 74LS590))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (place U_VBUS_LOW1 120300.000000 -76425.000000 front 180.000000 (PN 74LS245))
      (place U_VBUS_HIGH1 120300.000000 -106925.000000 front 180.000000 (PN 74LS245))
      (place U_BUS_A_LOW_1 105500.000000 -75500.000000 front 180.000000 (PN 74LS245))
      (place U_BUS_A_HIGH1 105800.000000 -106925.000000 front 180.000000 (PN 74LS245))
      (place U3 134300.000000 -127425.000000 front 180.000000 (PN 74LS574))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place U_ROM_VGA1 192050.000000 -101375.000000 front -90.000000 (PN SST39SF040))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (place U_ROM_FONTS1 156625.000000 -176550.000000 front 180.000000 (PN SST39SF040))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket::2"
      (place U_ROM_DISK1 81450.000000 -196625.000000 front 90.000000 (PN SST39SF040))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U_ROM_ADDR_LOW1 190025.000000 -56875.000000 front -90.000000 (PN 28C256))
      (place U_ROM_ADDR_HIGH_1 190025.000000 -79875.000000 front -90.000000 (PN 28C256))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::2"
      (place U_MSB_1 104700.000000 -152575.000000 front 0.000000 (PN 74LS574))
      (place U_BUS_DATA_1 81700.000000 -84075.000000 front 0.000000 (PN 74LS245))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::3"
      (place U_HORIZ_CNT1 146800.000000 -129900.000000 front 180.000000 (PN 74LS590))
      (place U_CLOCK_DIV1 190500.000000 -157500.000000 front 180.000000 (PN 74LS161))
      (place U_ADDR_CNT4 147300.000000 -102900.000000 front 180.000000 (PN 74LS161))
      (place U_ADDR_CNT3 134300.000000 -97400.000000 front 180.000000 (PN 74LS161))
      (place U_ADDR_CNT1 134800.000000 -72400.000000 front 180.000000 (PN 74LS161))
    )
    (component "Package_DIP:DIP-24_W15.24mm_Socket"
      (place U_DECODE_SIGS1 178125.000000 -166475.000000 front 180.000000 (PN 74LS154))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U_DECODER_PLD1 80500.000000 -126500.000000 front 0.000000 (PN 22V10C))
    )
    (component "Package_DIP:DIP-24_W15.24mm_Socket::1"
      (place U_DECODER_1 59000.000000 -168500.000000 front 0.000000 (PN 74LS154))
      (place U1 40875.000000 -101025.000000 front 0.000000 (PN 74LS154))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U_AND_OUT1 92500.000000 -126500.000000 front 0.000000 (PN 74LS08))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::4"
      (place U_ADDR_CNT2 147300.000000 -78400.000000 front 180.000000 (PN 74LS161))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket::1"
      (place U10 55975.000000 -49125.000000 front 90.000000 (PN "6502-library_65C51N"))
    )
    (component "Package_DIP:DIP-32_W7.62mm"
      (place U8 121550.000000 -113210.000000 front -90.000000 (PN "EB6502_isc61c1024-15n"))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket::2"
      (place U4 54975.000000 -74125.000000 front 90.000000 (PN 28C256))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (place U2 60875.000000 -80375.000000 front 0.000000 (PN "6502-library_65C02S-2"))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW1 193750.000000 -35250.000000 front 0.000000 (PN SW_Push))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R_RESET_1 193190.000000 -44500.000000 back 180.000000 (PN 1K))
      (place RKB2 181500.000000 -29690.000000 back 90.000000 (PN R))
      (place RKB1 173500.000000 -37310.000000 back 270.000000 (PN R))
      (place R5 66810.000000 -41000.000000 back 0.000000 (PN 1K))
      (place R4 53000.000000 -90190.000000 back 90.000000 (PN 1K))
      (place R3 46000.000000 -74690.000000 back 90.000000 (PN 1K))
      (place R2 46000.000000 -85690.000000 back 90.000000 (PN 1K))
      (place R1 53000.000000 -79000.000000 back 90.000000 (PN 1K))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R_POWER1 192310.000000 -50000.000000 back 0.000000 (PN 330))
      (place R27 41500.000000 -190000.000000 back 270.000000 (PN 220))
      (place R26 50225.000000 -190000.000000 back 270.000000 (PN 220))
      (place R25 29000.000000 -184500.000000 back 180.000000 (PN 220))
      (place R24 29000.000000 -180000.000000 back 180.000000 (PN 220))
      (place R23 28690.000000 -174500.000000 back 180.000000 (PN 220))
      (place R22 28690.000000 -170000.000000 back 180.000000 (PN 220))
      (place R21 28690.000000 -165000.000000 back 180.000000 (PN 220))
      (place R20 28690.000000 -159500.000000 back 180.000000 (PN 220))
      (place R19 28690.000000 -155000.000000 back 180.000000 (PN 220))
      (place R18 28690.000000 -149500.000000 back 180.000000 (PN 220))
      (place R17 28690.000000 -144500.000000 back 180.000000 (PN 220))
      (place R16 28500.000000 -139500.000000 back 180.000000 (PN 220))
      (place R15 28500.000000 -133500.000000 back 180.000000 (PN 220))
      (place R14 28500.000000 -129000.000000 back 180.000000 (PN 220))
      (place R13 28500.000000 -124500.000000 back 180.000000 (PN 220))
      (place R12 28690.000000 -120500.000000 back 180.000000 (PN 220))
      (place R11 28690.000000 -115000.000000 back 180.000000 (PN 220))
      (place R10 28500.000000 -110000.000000 back 180.000000 (PN 220))
      (place R9 28690.000000 -104000.000000 back 180.000000 (PN 220))
      (place R8 28690.000000 -99000.000000 back 180.000000 (PN 220))
      (place R7 28690.000000 -93500.000000 back 180.000000 (PN 220))
      (place R6 33500.000000 -29500.000000 back 270.000000 (PN 1K))
    )
    (component "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset8.35mm_Housed_MountingHolesOffset10.89mm"
      (place J_VGA1 146300.000000 -186659.669000 front 0.000000 (PN DB15_Female_HighDensity))
    )
    (component "Connector_IDC:IDC-Header_2x20_P2.54mm_Vertical"
      (place JVIAS1 160000.000000 -20747.500000 front -90.000000 (PN Conn_02x20_Top_Bottom))
      (place JDEVICES1 93630.000000 -20747.500000 front -90.000000 (PN Conn_02x20_Top_Bottom))
    )
    (component "PS2_mini_din_6:MINI-DIN-6-FULL-SHIELD"
      (place J3 179000.000000 -29500.000000 front 180.000000 (PN "PS/2 keyboard"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (place J2 31725.000000 -61475.000000 front 0.000000 (PN Conn_02x03_Odd_Even))
    )
    (component MountingHole:MountingHole_3.2mm_M3
      (place H4 199000.000000 -19500.000000 front 0.000000 (PN MountingHole))
      (place H3 24500.000000 -21000.000000 front 0.000000 (PN MountingHole))
    )
    (component MountingHole:MountingHole_3.2mm_M3::1
      (place H2 23500.000000 -196000.000000 front 0.000000 (PN MountingHole))
      (place H1 199500.000000 -195500.000000 front 0.000000 (PN MountingHole))
    )
    (component LED_THT:LED_D3.0mm
      (place DTEXTMODE1 40450.000000 -194690.000000 front 0.000000 (PN LED))
      (place DGFXPAGE1 48725.000000 -194690.000000 front 0.000000 (PN LED))
    )
    (component LED_THT:LED_D5.0mm
      (place D20 196725.000000 -53000.000000 front 0.000000 (PN LED))
    )
    (component LED_THT:LED_D3.0mm::1
      (place D19 23500.000000 -182500.000000 front -90.000000 (PN LED))
      (place D18 23500.000000 -177225.000000 front -90.000000 (PN LED))
      (place D17 23500.000000 -172225.000000 front -90.000000 (PN LED))
      (place D16 23500.000000 -167225.000000 front -90.000000 (PN LED))
      (place D15 23500.000000 -162225.000000 front -90.000000 (PN LED))
      (place D14 23500.000000 -157225.000000 front -90.000000 (PN LED))
      (place D13 23500.000000 -152225.000000 front -90.000000 (PN LED))
      (place D12 23500.000000 -147225.000000 front -90.000000 (PN LED))
      (place D11 23500.000000 -142225.000000 front -90.000000 (PN LED))
      (place D10 23500.000000 -137225.000000 front -90.000000 (PN LED))
      (place D9 23500.000000 -132225.000000 front -90.000000 (PN LED))
      (place D8 23500.000000 -127225.000000 front -90.000000 (PN LED))
      (place D7 23500.000000 -122225.000000 front -90.000000 (PN LED))
      (place D6 23500.000000 -117225.000000 front -90.000000 (PN LED))
      (place D5 23500.000000 -112225.000000 front -90.000000 (PN LED))
      (place D4 23500.000000 -107225.000000 front -90.000000 (PN LED))
      (place D3 23500.000000 -102225.000000 front -90.000000 (PN LED))
      (place D2 23500.000000 -97225.000000 front -90.000000 (PN LED))
      (place D1 23500.000000 -92225.000000 front -90.000000 (PN LED))
    )
    (component Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal::1
      (place C6 188500.000000 -42750.000000 back 270.000000 (PN 0.1µF))
    )
  )
  (library
    (image Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (outline (path signal 120  5770 1420  1730 1420))
      (outline (path signal 120  5770 -1420  5770 1420))
      (outline (path signal 120  1730 1420  1730 -1420))
      (outline (path signal 120  6460 0  5770 0))
      (outline (path signal 120  1730 -1420  5770 -1420))
      (outline (path signal 120  1040 0  1730 0))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 50  8550 -1550  8550 1550))
      (outline (path signal 50  -1050 -1550  8550 -1550))
      (outline (path signal 50  8550 1550  -1050 1550))
      (outline (path signal 100  5650 1300  1850 1300))
      (outline (path signal 100  7500 0  5650 0))
      (outline (path signal 100  1850 -1300  5650 -1300))
      (outline (path signal 100  1850 1300  1850 -1300))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  5650 -1300  5650 1300))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 0  -2694.64 9545.35  -2680 9510  -2664.96 9376.49  -2620.58 9249.67
            -2549.1 9135.9  -2454.09 9040.9  -2340.33 8969.42  -2213.51 8925.04
            -2080 8910  -2044.64 8895.35  -2030 8860  -2044.64 8824.64  -2080 8810
            -2216.56 8823.45  -2347.88 8863.28  -2468.9 8927.97  -2574.97 9015.02
            -2662.03 9121.1  -2726.72 9242.12  -2766.55 9373.43  -2780 9510
            -2765.36 9545.35  -2730 9560))
      (outline (path signal 0  -1694.64 8845.35  -1680 8810  -1665.32 8717.29  -1622.7 8633.66
            -1556.34 8567.29  -1472.7 8524.68  -1380 8510  -1344.64 8495.35
            -1330 8460  -1344.64 8424.64  -1380 8410  -1483.53 8423.63  -1580 8463.59
            -1662.84 8527.16  -1726.41 8610  -1766.37 8706.47  -1780 8810
            -1765.36 8845.35  -1730 8860))
      (outline (path signal 0  16273.6 9010  16337.2 9092.84  16420 9156.41  16516.5 9196.37
            16620 9210  16655.4 9195.35  16670 9160  16655.4 9124.65  16620 9110
            16527.3 9095.32  16443.7 9052.7  16377.3 8986.34  16334.7 8902.7
            16320 8810  16305.4 8774.65  16270 8760  16234.6 8774.65  16220 8810
            16233.6 8913.53))
      (outline (path signal 0  17860.6 -1629.67  17789.1 -1515.91  17694.1 -1420.9  17580.3 -1349.42
            17453.5 -1305.04  17320 -1290  17284.6 -1275.36  17270 -1240
            17284.6 -1204.64  17320 -1190  17456.6 -1203.45  17587.9 -1243.28
            17708.9 -1307.97  17815 -1395.03  17902 -1501.1  17966.7 -1622.12
            18006.5 -1753.44  18020 -1890  18005.4 -1925.36  17970 -1940
            17934.6 -1925.36  17920 -1890  17905 -1756.49))
      (outline (path signal 0  16673.3 9777.88  16738 9898.9  16825 10005  16931.1 10092
            17052.1 10156.7  17183.4 10196.5  17320 10210  17355.4 10195.4
            17370 10160  17355.4 10124.6  17320 10110  17186.5 10095  17059.7 10050.6
            16945.9 9979.1  16850.9 9884.09  16779.4 9770.33  16735 9643.51
            16720 9510  16705.4 9474.65  16670 9460  16634.6 9474.65  16620 9510
            16633.5 9646.56))
      (outline (path signal 0  16862.7 -1013.66  16796.3 -947.295  16712.7 -904.683  16620 -890
            16584.6 -875.355  16570 -840  16584.6 -804.645  16620 -790  16723.5 -803.63
            16820 -843.59  16902.8 -907.157  16966.4 -990  17006.4 -1086.47
            17020 -1190  17005.4 -1225.36  16970 -1240  16934.6 -1225.36
            16920 -1190  16905.3 -1097.3))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 0  16571.7 9819.97  16646.5 9960.01  16747.2 10082.8  16870 10183.5
            17010 10258.3  17162 10304.4  17320 10320  17362.4 10302.4  17380 10260
            17362.4 10217.6  17320 10200  17185.4 10186.7  17055.9 10147.5
            16936.7 10083.7  16832.1 9997.9  16746.3 9893.34  16682.5 9774.05
            16643.3 9644.61  16630 9510  16612.4 9467.57  16570 9450  16527.6 9467.57
            16510 9510  16525.6 9668.02))
      (outline (path signal 0  -2787.57 9552.43  -2770 9510  -2756.74 9375.39  -2717.48 9245.95
            -2653.71 9126.66  -2567.9 9022.1  -2463.34 8936.29  -2344.05 8872.52
            -2214.61 8833.26  -2080 8820  -2037.57 8802.43  -2020 8760  -2037.57 8717.57
            -2080 8700  -2238.02 8715.56  -2389.97 8761.66  -2530.01 8836.51
            -2652.76 8937.24  -2753.49 9059.99  -2828.34 9200.03  -2874.44 9351.98
            -2890 9510  -2872.43 9552.43  -2830 9570))
      (outline (path signal 0  17957.5 -1625.95  17893.7 -1506.66  17807.9 -1402.1  17703.3 -1316.29
            17584.1 -1252.52  17454.6 -1213.26  17320 -1200  17277.6 -1182.43
            17260 -1140  17277.6 -1097.57  17320 -1080  17478 -1095.56  17630 -1141.66
            17770 -1216.51  17892.8 -1317.24  17993.5 -1439.99  18068.3 -1580.03
            18114.4 -1731.98  18130 -1890  18112.4 -1932.43  18070 -1950
            18027.6 -1932.43  18010 -1890  17996.7 -1755.39))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Oscillator:Oscillator_DIP-14::1"
      (outline (path signal 0  -2130 8860  -2115.35 8895.35  -2080 8910  -1946.49 8925.04
            -1819.67 8969.42  -1705.9 9040.9  -1610.9 9135.9  -1539.42 9249.67
            -1495.04 9376.49  -1480 9510  -1465.35 9545.35  -1430 9560  -1394.64 9545.35
            -1380 9510  -1393.45 9373.43  -1433.28 9242.12  -1497.97 9121.1
            -1585.02 9015.02  -1691.1 8927.97  -1812.12 8863.28  -1943.43 8823.45
            -2080 8810  -2115.35 8824.64))
      (outline (path signal 0  -1430 8460  -1415.35 8495.35  -1380 8510  -1287.29 8524.68
            -1203.66 8567.29  -1137.29 8633.66  -1094.68 8717.29  -1080 8810
            -1065.35 8845.35  -1030 8860  -994.643 8845.35  -979.998 8810
            -993.628 8706.47  -1033.59 8610  -1097.16 8527.16  -1180 8463.59
            -1276.47 8423.63  -1380 8410  -1415.35 8424.64))
      (outline (path signal 0  16305.4 8845.35  16320 8810  16334.7 8717.3  16377.3 8633.66
            16443.7 8567.3  16527.3 8524.68  16620 8510  16655.4 8495.35
            16670 8460  16655.4 8424.65  16620 8410  16516.5 8423.63  16420 8463.59
            16337.2 8527.16  16273.6 8610  16233.6 8706.47  16220 8810  16234.6 8845.35
            16270 8860))
      (outline (path signal 0  16673.3 -1622.12  16738 -1501.1  16825 -1395.03  16931.1 -1307.97
            17052.1 -1243.28  17183.4 -1203.45  17320 -1190  17355.4 -1204.64
            17370 -1240  17355.4 -1275.36  17320 -1290  17186.5 -1305.04
            17059.7 -1349.42  16945.9 -1420.9  16850.9 -1515.91  16779.4 -1629.67
            16735 -1756.49  16720 -1890  16705.4 -1925.36  16670 -1940  16634.6 -1925.36
            16620 -1890  16633.5 -1753.44))
      (outline (path signal 0  16705.4 9545.35  16720 9510  16735 9376.49  16779.4 9249.67
            16850.9 9135.91  16945.9 9040.9  17059.7 8969.42  17186.5 8925.04
            17320 8910  17355.4 8895.35  17370 8860  17355.4 8824.65  17320 8810
            17183.4 8823.45  17052.1 8863.28  16931.1 8927.97  16825 9015.02
            16738 9121.1  16673.3 9242.12  16633.5 9373.44  16620 9510  16634.6 9545.35
            16670 9560))
      (outline (path signal 0  16273.6 -990  16337.2 -907.157  16420 -843.59  16516.5 -803.63
            16620 -790  16655.4 -804.645  16670 -840  16655.4 -875.355  16620 -890
            16527.3 -904.683  16443.7 -947.295  16377.3 -1013.66  16334.7 -1097.3
            16320 -1190  16305.4 -1225.36  16270 -1240  16234.6 -1225.36
            16220 -1190  16233.6 -1086.47))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 0  16612.4 9552.43  16630 9510  16643.3 9375.39  16682.5 9245.95
            16746.3 9126.66  16832.1 9022.1  16936.7 8936.29  17055.9 8872.52
            17185.4 8833.26  17320 8820  17362.4 8802.43  17380 8760  17362.4 8717.57
            17320 8700  17162 8715.56  17010 8761.66  16870 8836.51  16747.2 8937.24
            16646.5 9059.99  16571.7 9200.03  16525.6 9351.98  16510 9510
            16527.6 9552.43  16570 9570))
      (outline (path signal 0  -2140 8760  -2122.43 8802.43  -2080 8820  -1945.39 8833.26
            -1815.95 8872.52  -1696.66 8936.29  -1592.1 9022.1  -1506.29 9126.66
            -1442.52 9245.95  -1403.26 9375.39  -1390 9510  -1372.43 9552.43
            -1330 9570  -1287.57 9552.43  -1270 9510  -1285.56 9351.98  -1331.66 9200.03
            -1406.51 9059.99  -1507.24 8937.24  -1629.99 8836.51  -1770.03 8761.66
            -1921.98 8715.56  -2080 8700  -2122.43 8717.57))
      (outline (path signal 0  16571.7 -1580.03  16646.5 -1439.99  16747.2 -1317.24  16870 -1216.51
            17010 -1141.66  17162 -1095.56  17320 -1080  17362.4 -1097.57
            17380 -1140  17362.4 -1182.43  17320 -1200  17185.4 -1213.26
            17055.9 -1252.52  16936.7 -1316.29  16832.1 -1402.1  16746.3 -1506.66
            16682.5 -1625.95  16643.3 -1755.39  16630 -1890  16612.4 -1932.43
            16570 -1950  16527.6 -1932.43  16510 -1890  16525.6 -1731.98))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 0  7662.43 2372.43  7680 2330  7662.43 2287.57  7620 2270  7436.61 2251.94
            7260.28 2198.45  7097.76 2111.58  6955.32 1994.68  6838.42 1852.24
            6751.55 1689.72  6698.06 1513.38  6680 1330  6698.06 1146.62
            6751.55 970.278  6838.42 807.764  6955.32 665.32  7097.76 548.419
            7260.28 461.553  7436.61 408.062  7620 390  7662.43 372.426
            7680 330  7662.43 287.574  7620 270  7425.23 288.049  7237.08 341.579
            7061.98 428.77  6905.88 546.651  6774.1 691.207  6671.13 857.517
            6600.47 1039.92  6564.52 1232.2  6564.52 1427.8  6600.47 1620.08
            6671.13 1802.48  6774.1 1968.79  6905.88 2113.35  7061.98 2231.23
            7237.08 2318.42  7425.23 2371.95  7620 2390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::2"
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 0  3852.43 2372.43  3870 2330  3852.43 2287.57  3810 2270  3626.61 2251.94
            3450.28 2198.45  3287.76 2111.58  3145.32 1994.68  3028.42 1852.24
            2941.55 1689.72  2888.06 1513.38  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3852.43 372.426
            3870 330  3852.43 287.574  3810 270  3615.23 288.049  3427.08 341.579
            3251.98 428.77  3095.88 546.651  2964.1 691.207  2861.13 857.517
            2790.47 1039.92  2754.52 1232.2  2754.52 1427.8  2790.47 1620.08
            2861.13 1802.48  2964.1 1968.79  3095.88 2113.35  3251.98 2231.23
            3427.08 2318.42  3615.23 2371.95  3810 2390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68  4332.24 2111.58
            4169.72 2198.45  3993.39 2251.94  3810 2270  3626.61 2251.94
            3450.28 2198.45  3287.76 2111.58  3145.32 1994.68  3028.42 1852.24
            2941.55 1689.72  2888.06 1513.38  2870 1330  2852.43 1287.57
            2810 1270  2767.57 1287.57  2750 1330  2768.05 1524.77  2821.58 1712.92
            2908.77 1888.02  3026.65 2044.12  3171.21 2175.9  3337.52 2278.87
            3519.92 2349.53  3712.2 2385.48  3907.8 2385.48  4100.08 2349.53
            4282.48 2278.87  4448.79 2175.9  4593.35 2044.12  4711.23 1888.02
            4798.42 1712.92  4851.95 1524.77  4870 1330  4852.43 1287.57
            4810 1270  4767.57 1287.57  4750 1330  4731.94 1513.38))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 0  7662.43 2372.43  7680 2330  7662.43 2287.57  7620 2270  7436.61 2251.94
            7260.28 2198.45  7097.76 2111.58  6955.32 1994.68  6838.42 1852.24
            6751.55 1689.72  6698.06 1513.38  6680 1330  6698.06 1146.62
            6751.55 970.278  6838.42 807.764  6955.32 665.32  7097.76 548.419
            7260.28 461.553  7436.61 408.062  7620 390  7662.43 372.426
            7680 330  7662.43 287.574  7620 270  7425.23 288.049  7237.08 341.579
            7061.98 428.77  6905.88 546.651  6774.1 691.207  6671.13 857.517
            6600.47 1039.92  6564.52 1232.2  6564.52 1427.8  6600.47 1620.08
            6671.13 1802.48  6774.1 1968.79  6905.88 2113.35  7061.98 2231.23
            7237.08 2318.42  7425.23 2371.95  7620 2390))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  16510 1330  -1270 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 0  8488.45 1689.72  8401.58 1852.24  8284.68 1994.68  8142.24 2111.58
            7979.72 2198.45  7803.39 2251.94  7620 2270  7436.61 2251.94
            7260.28 2198.45  7097.76 2111.58  6955.32 1994.68  6838.42 1852.24
            6751.55 1689.72  6698.06 1513.38  6680 1330  6662.43 1287.57
            6620 1270  6577.57 1287.57  6560 1330  6578.05 1524.77  6631.58 1712.92
            6718.77 1888.02  6836.65 2044.12  6981.21 2175.9  7147.52 2278.87
            7329.92 2349.53  7522.2 2385.48  7717.8 2385.48  7910.08 2349.53
            8092.48 2278.87  8258.79 2175.9  8403.35 2044.12  8521.23 1888.02
            8608.42 1712.92  8661.95 1524.77  8680 1330  8662.43 1287.57
            8620 1270  8577.57 1287.57  8560 1330  8541.94 1513.38))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  16510 1330  -1270 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket::2"
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 0  7560 330  7577.57 372.426  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8541.94 1513.38  8488.45 1689.72
            8401.58 1852.24  8284.68 1994.68  8142.24 2111.58  7979.72 2198.45
            7803.39 2251.94  7620 2270  7577.57 2287.57  7560 2330  7577.57 2372.43
            7620 2390  7814.77 2371.95  8002.92 2318.42  8178.02 2231.23
            8334.12 2113.35  8465.9 1968.79  8568.87 1802.48  8639.53 1620.08
            8675.48 1427.8  8675.48 1232.2  8639.53 1039.92  8568.87 857.517
            8465.9 691.207  8334.12 546.651  8178.02 428.77  8002.92 341.579
            7814.77 288.049  7620 270  7577.57 287.574))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  16510 1330  -1270 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 0  7662.43 2372.43  7680 2330  7662.43 2287.57  7620 2270  7436.61 2251.94
            7260.28 2198.45  7097.76 2111.58  6955.32 1994.68  6838.42 1852.24
            6751.55 1689.72  6698.06 1513.38  6680 1330  6698.06 1146.62
            6751.55 970.278  6838.42 807.764  6955.32 665.32  7097.76 548.419
            7260.28 461.553  7436.61 408.062  7620 390  7662.43 372.426
            7680 330  7662.43 287.574  7620 270  7425.23 288.049  7237.08 341.579
            7061.98 428.77  6905.88 546.651  6774.1 691.207  6671.13 857.517
            6600.47 1039.92  6564.52 1232.2  6564.52 1427.8  6600.47 1620.08
            6671.13 1802.48  6774.1 1968.79  6905.88 2113.35  7061.98 2231.23
            7237.08 2318.42  7425.23 2371.95  7620 2390))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::2"
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::3"
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 0  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68  4332.24 2111.58
            4169.72 2198.45  3993.39 2251.94  3810 2270  3626.61 2251.94
            3450.28 2198.45  3287.76 2111.58  3145.32 1994.68  3028.42 1852.24
            2941.55 1689.72  2888.06 1513.38  2870 1330  2852.43 1287.57
            2810 1270  2767.57 1287.57  2750 1330  2768.05 1524.77  2821.58 1712.92
            2908.77 1888.02  3026.65 2044.12  3171.21 2175.9  3337.52 2278.87
            3519.92 2349.53  3712.2 2385.48  3907.8 2385.48  4100.08 2349.53
            4282.48 2278.87  4448.79 2175.9  4593.35 2044.12  4711.23 1888.02
            4798.42 1712.92  4851.95 1524.77  4870 1330  4852.43 1287.57
            4810 1270  4767.57 1287.57  4750 1330  4731.94 1513.38))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W15.24mm_Socket"
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  16570 -29330  16570 1390))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 -29330  16570 -29330))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 0  8488.45 1689.72  8401.58 1852.24  8284.68 1994.68  8142.24 2111.58
            7979.72 2198.45  7803.39 2251.94  7620 2270  7436.61 2251.94
            7260.28 2198.45  7097.76 2111.58  6955.32 1994.68  6838.42 1852.24
            6751.55 1689.72  6698.06 1513.38  6680 1330  6662.43 1287.57
            6620 1270  6577.57 1287.57  6560 1330  6578.05 1524.77  6631.58 1712.92
            6718.77 1888.02  6836.65 2044.12  6981.21 2175.9  7147.52 2278.87
            7329.92 2349.53  7522.2 2385.48  7717.8 2385.48  7910.08 2349.53
            8092.48 2278.87  8258.79 2175.9  8403.35 2044.12  8521.23 1888.02
            8608.42 1712.92  8661.95 1524.77  8680 1330  8662.43 1287.57
            8620 1270  8577.57 1287.57  8560 1330  8541.94 1513.38))
      (outline (path signal 50  16800 -29550  16800 1600))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  16800 -29550))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 100  16510 -29270  16510 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 -29270  16510 -29270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  14985 1270  14985 -29210))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W15.24mm_Socket::1"
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  -1270 -29270  16510 -29270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  16510 -29270  16510 1330))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 -29550  16800 -29550))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  16800 -29550  16800 1600))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  -1330 -29330  16570 -29330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  16570 -29330  16570 1390))
      (outline (path signal 120  1160 1330  1160 -29270))
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::4"
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 0  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68  4332.24 2111.58
            4169.72 2198.45  3993.39 2251.94  3810 2270  3626.61 2251.94
            3450.28 2198.45  3287.76 2111.58  3145.32 1994.68  3028.42 1852.24
            2941.55 1689.72  2888.06 1513.38  2870 1330  2852.43 1287.57
            2810 1270  2767.57 1287.57  2750 1330  2768.05 1524.77  2821.58 1712.92
            2908.77 1888.02  3026.65 2044.12  3171.21 2175.9  3337.52 2278.87
            3519.92 2349.53  3712.2 2385.48  3907.8 2385.48  4100.08 2349.53
            4282.48 2278.87  4448.79 2175.9  4593.35 2044.12  4711.23 1888.02
            4798.42 1712.92  4851.95 1524.77  4870 1330  4852.43 1287.57
            4810 1270  4767.57 1287.57  4750 1330  4731.94 1513.38))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket::1"
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 0  7560 330  7577.57 372.426  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8541.94 1513.38  8488.45 1689.72
            8401.58 1852.24  8284.68 1994.68  8142.24 2111.58  7979.72 2198.45
            7803.39 2251.94  7620 2270  7577.57 2287.57  7560 2330  7577.57 2372.43
            7620 2390  7814.77 2371.95  8002.92 2318.42  8178.02 2231.23
            8334.12 2113.35  8465.9 1968.79  8568.87 1802.48  8639.53 1620.08
            8675.48 1427.8  8675.48 1232.2  8639.53 1039.92  8568.87 857.517
            8465.9 691.207  8334.12 546.651  8178.02 428.77  8002.92 341.579
            7814.77 288.049  7620 270  7577.57 287.574))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W7.62mm"
      (outline (path signal 120  6580 -39490  6580 1390))
      (outline (path signal 120  1040 -39490  6580 -39490))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 120  1040 1390  1040 -39490))
      (outline (path signal 0  3852.43 2432.43  3870 2390  3852.43 2347.57  3810 2330  3626.61 2311.94
            3450.28 2258.45  3287.76 2171.58  3145.32 2054.68  3028.42 1912.24
            2941.55 1749.72  2888.06 1573.38  2870 1390  2888.06 1206.62
            2941.55 1030.28  3028.42 867.764  3145.32 725.32  3287.76 608.419
            3450.28 521.553  3626.61 468.062  3810 450  3852.43 432.426
            3870 390  3852.43 347.574  3810 330  3615.23 348.049  3427.08 401.579
            3251.98 488.77  3095.88 606.651  2964.1 751.207  2861.13 917.517
            2790.47 1099.92  2754.52 1292.2  2754.52 1487.8  2790.47 1680.08
            2861.13 1862.48  2964.1 2028.79  3095.88 2173.35  3251.98 2291.23
            3427.08 2378.42  3615.23 2431.95  3810 2450))
      (outline (path signal 50  8680 -39700  8680 1600))
      (outline (path signal 50  -1100 1600  -1100 -39700))
      (outline (path signal 50  8680 1600  -1100 1600))
      (outline (path signal 50  -1100 -39700  8680 -39700))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  7365 1270  7365 -39370))
      (outline (path signal 100  7365 -39370  255 -39370))
      (outline (path signal 100  1255 1270  7365 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -38100)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -35560)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -33020)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -30480)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 26 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 28 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 30 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 31 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 32 7620 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket::2"
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 0  7560 330  7577.57 372.426  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8541.94 1513.38  8488.45 1689.72
            8401.58 1852.24  8284.68 1994.68  8142.24 2111.58  7979.72 2198.45
            7803.39 2251.94  7620 2270  7577.57 2287.57  7560 2330  7577.57 2372.43
            7620 2390  7814.77 2371.95  8002.92 2318.42  8178.02 2231.23
            8334.12 2113.35  8465.9 1968.79  8568.87 1802.48  8639.53 1620.08
            8675.48 1427.8  8675.48 1232.2  8639.53 1039.92  8568.87 857.517
            8465.9 691.207  8334.12 546.651  8178.02 428.77  8002.92 341.579
            7814.77 288.049  7620 270  7577.57 287.574))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  5265.56 -2250  5246.79 -2524.45  5190.82 -2793.79  5098.7 -3053
            4972.14 -3297.26  4813.5 -3522  4625.73 -3723.05  4412.34 -3896.66
            4177.29 -4039.59  3924.97 -4149.19  3660.08 -4223.41  3387.55 -4260.86
            3112.45 -4260.86  2839.92 -4223.41  2575.03 -4149.19  2322.71 -4039.59
            2087.66 -3896.66  1874.27 -3723.05  1686.5 -3522  1527.86 -3297.26
            1401.3 -3053  1309.18 -2793.79  1253.21 -2524.45  1234.44 -2250
            1253.21 -1975.55  1309.18 -1706.21  1401.3 -1447  1527.86 -1202.74
            1686.5 -978.002  1874.27 -776.953  2087.66 -603.345  2322.71 -460.411
            2575.03 -350.813  2839.92 -276.593  3112.45 -239.135  3387.55 -239.135
            3660.08 -276.593  3924.97 -350.813  4177.29 -460.411  4412.34 -603.345
            4625.73 -776.953  4813.5 -978.002  4972.14 -1202.74  5098.7 -1447
            5190.82 -1706.21  5246.79 -1975.55  5265.56 -2250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset8.35mm_Housed_MountingHolesOffset10.89mm"
      (outline (path signal 0  -15333.9 -963.129  -15418.5 -747.48  -15534.3 -546.854  -15678.8 -365.732
            -15848.6 -208.161  -16040 -77.661  -16248.7 22.854  -16470.1 91.138
            -16699.2 125.666  -16930.8 125.666  -17159.9 91.138  -17381.3 22.854
            -17590 -77.661  -17781.4 -208.161  -17951.2 -365.732  -18095.7 -546.854
            -18211.5 -747.48  -18296.1 -963.129  -18347.7 -1188.98  -18365 -1420
            -18379.6 -1455.36  -18415 -1470  -18450.4 -1455.36  -18465 -1420
            -18446.6 -1174.08  -18391.7 -933.654  -18301.6 -704.092  -18178.3 -490.522
            -18024.5 -297.715  -17843.8 -129.978  -17640 8.942  -17417.8 115.942
            -17182.2 188.631  -16938.3 225.386  -16691.7 225.386  -16447.8 188.631
            -16212.2 115.942  -15990 8.942  -15786.2 -129.978  -15605.5 -297.715
            -15451.7 -490.522  -15328.4 -704.092  -15238.3 -933.654  -15183.4 -1174.08
            -15165 -1420  -15179.6 -1455.36  -15215 -1470  -15250.4 -1455.36
            -15265 -1420  -15282.3 -1188.98))
      (outline (path signal 0  9666.14 -963.129  9581.5 -747.48  9465.67 -546.854  9321.23 -365.732
            9151.41 -208.161  8960 -77.661  8751.28 22.854  8529.91 91.138
            8300.83 125.666  8069.17 125.666  7840.09 91.138  7618.72 22.854
            7410 -77.661  7218.59 -208.161  7048.77 -365.732  6904.33 -546.854
            6788.5 -747.48  6703.86 -963.129  6652.31 -1188.98  6635 -1420
            6620.35 -1455.36  6585 -1470  6549.65 -1455.36  6535 -1420  6553.43 -1174.08
            6608.31 -933.654  6698.4 -704.092  6821.71 -490.522  6975.46 -297.715
            7156.24 -129.978  7360 8.942  7582.19 115.942  7817.84 188.631
            8061.69 225.386  8308.31 225.386  8552.16 188.631  8787.81 115.942
            9010 8.942  9213.76 -129.978  9394.54 -297.715  9548.29 -490.522
            9671.6 -704.092  9761.69 -933.654  9816.57 -1174.08  9835 -1420
            9820.35 -1455.36  9785 -1470  9749.65 -1455.36  9735 -1420  9717.69 -1188.98))
      (outline (path signal 100  -19315 -12710  -19315 -17710))
      (outline (path signal 100  11110 1580  -19740 1580))
      (outline (path signal 100  11110 -12310  -19740 -12310))
      (outline (path signal 100  -12465 -18710  3835 -18710))
      (outline (path signal 100  -12465 -12710  -12465 -18710))
      (outline (path signal 100  10685 -12710  5685 -12710))
      (outline (path signal 100  -14315 -12710  -19315 -12710))
      (outline (path signal 100  5685 -12710  5685 -17710))
      (outline (path signal 100  -14315 -17710  -14315 -12710))
      (outline (path signal 100  9785 -12310  9785 -1420))
      (outline (path signal 100  11110 -12310  11110 1580))
      (outline (path signal 100  10685 -17710  10685 -12710))
      (outline (path signal 100  -19315 -17710  -14315 -17710))
      (outline (path signal 100  -19740 -12310  11110 -12310))
      (outline (path signal 100  5685 -17710  10685 -17710))
      (outline (path signal 100  6585 -12310  6585 -1420))
      (outline (path signal 100  -19740 1580  -19740 -12310))
      (outline (path signal 100  3835 -18710  3835 -12710))
      (outline (path signal 100  -19740 -12310  -19740 -12710))
      (outline (path signal 100  3835 -12710  -12465 -12710))
      (outline (path signal 100  -15215 -12310  -15215 -1420))
      (outline (path signal 100  -18415 -12310  -18415 -1420))
      (outline (path signal 100  -19740 -12710  11110 -12710))
      (outline (path signal 100  11110 -12710  11110 -12310))
      (outline (path signal 50  11650 -19250  11650 2100))
      (outline (path signal 50  -20250 -19250  11650 -19250))
      (outline (path signal 50  -20250 2100  -20250 -19250))
      (outline (path signal 50  11650 2100  -20250 2100))
      (outline (path signal 120  -19800 -12250  -19800 1640))
      (outline (path signal 120  -250 2534.34  250 2534.34))
      (outline (path signal 120  250 2534.34  0 2101.32))
      (outline (path signal 120  -19800 1640  11170 1640))
      (outline (path signal 120  11170 1640  11170 -12250))
      (outline (path signal 120  0 2101.32  -250 2534.34))
      (pin Round[A]Pad_1600_um 15 -9160 -3960)
      (pin Round[A]Pad_1600_um 14 -6870 -3960)
      (pin Round[A]Pad_1600_um 13 -4580 -3960)
      (pin Round[A]Pad_1600_um 12 -2290 -3960)
      (pin Round[A]Pad_1600_um 11 0 -3960)
      (pin Round[A]Pad_1600_um 10 -8015 -1980)
      (pin Round[A]Pad_1600_um 9 -5725 -1980)
      (pin Round[A]Pad_1600_um 8 -3435 -1980)
      (pin Round[A]Pad_1600_um 7 -1145 -1980)
      (pin Round[A]Pad_1600_um 6 1145 -1980)
      (pin Round[A]Pad_1600_um 5 -9160 0)
      (pin Round[A]Pad_1600_um 4 -6870 0)
      (pin Round[A]Pad_1600_um 3 -4580 0)
      (pin Round[A]Pad_1600_um 2 -2290 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_4000_um 0 -16815 -1420)
      (pin Round[A]Pad_4000_um 0@1 8185 -1420)
    )
    (image "Connector_IDC:IDC-Header_2x20_P2.54mm_Vertical"
      (outline (path signal 120  -4680 500  -4680 -500))
      (outline (path signal 120  -3290 -22080  -1980 -22080))
      (outline (path signal 120  -3680 0  -4680 500))
      (outline (path signal 120  -1980 -26180  -3290 -26180))
      (outline (path signal 120  5830 5210  5830 -53470))
      (outline (path signal 120  -3290 -53470  -3290 5210))
      (outline (path signal 120  -1980 -22080  -1980 3910))
      (outline (path signal 120  -1980 3910  4520 3910))
      (outline (path signal 120  5830 -53470  -3290 -53470))
      (outline (path signal 120  -1980 -26180  -1980 -26180))
      (outline (path signal 120  4520 3910  4520 -52170))
      (outline (path signal 120  -4680 -500  -3680 0))
      (outline (path signal 120  -3290 5210  5830 5210))
      (outline (path signal 120  -1980 -52170  -1980 -26180))
      (outline (path signal 120  4520 -52170  -1980 -52170))
      (outline (path signal 50  6220 -53860  6220 5600))
      (outline (path signal 50  6220 5600  -3680 5600))
      (outline (path signal 50  -3680 -53860  6220 -53860))
      (outline (path signal 50  -3680 5600  -3680 -53860))
      (outline (path signal 100  -1980 -52170  -1980 -26180))
      (outline (path signal 100  5720 5100  5720 -53360))
      (outline (path signal 100  4520 3910  4520 -52170))
      (outline (path signal 100  -1980 3910  4520 3910))
      (outline (path signal 100  5720 -53360  -3180 -53360))
      (outline (path signal 100  -1980 -26180  -1980 -26180))
      (outline (path signal 100  -1980 -26180  -3180 -26180))
      (outline (path signal 100  4520 -52170  -1980 -52170))
      (outline (path signal 100  -3180 4100  -2180 5100))
      (outline (path signal 100  -1980 -22080  -1980 3910))
      (outline (path signal 100  -3180 -53360  -3180 4100))
      (outline (path signal 100  -3180 -22080  -1980 -22080))
      (outline (path signal 100  -2180 5100  5720 5100))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 17 0 -20320)
      (pin Round[A]Pad_1700_um 18 2540 -20320)
      (pin Round[A]Pad_1700_um 19 0 -22860)
      (pin Round[A]Pad_1700_um 20 2540 -22860)
      (pin Round[A]Pad_1700_um 21 0 -25400)
      (pin Round[A]Pad_1700_um 22 2540 -25400)
      (pin Round[A]Pad_1700_um 23 0 -27940)
      (pin Round[A]Pad_1700_um 24 2540 -27940)
      (pin Round[A]Pad_1700_um 25 0 -30480)
      (pin Round[A]Pad_1700_um 26 2540 -30480)
      (pin Round[A]Pad_1700_um 27 0 -33020)
      (pin Round[A]Pad_1700_um 28 2540 -33020)
      (pin Round[A]Pad_1700_um 29 0 -35560)
      (pin Round[A]Pad_1700_um 30 2540 -35560)
      (pin Round[A]Pad_1700_um 31 0 -38100)
      (pin Round[A]Pad_1700_um 32 2540 -38100)
      (pin Round[A]Pad_1700_um 33 0 -40640)
      (pin Round[A]Pad_1700_um 34 2540 -40640)
      (pin Round[A]Pad_1700_um 35 0 -43180)
      (pin Round[A]Pad_1700_um 36 2540 -43180)
      (pin Round[A]Pad_1700_um 37 0 -45720)
      (pin Round[A]Pad_1700_um 38 2540 -45720)
      (pin Round[A]Pad_1700_um 39 0 -48260)
      (pin Round[A]Pad_1700_um 40 2540 -48260)
    )
    (image "PS2_mini_din_6:MINI-DIN-6-FULL-SHIELD"
      (outline (path signal 150  9250 0  9250 -13200))
      (outline (path signal 150  -8800 -13000  -8800 -2500))
      (outline (path signal 150  8800 -13000  -8800 -13000))
      (outline (path signal 150  8800 -2500  8800 -13000))
      (outline (path signal 150  -8800 -2500  8800 -2500))
      (outline (path signal 150  9250 -13200  -9000 -13200))
      (outline (path signal 150  -9000 0  9250 0))
      (outline (path signal 150  -9000 -13200  -9000 0))
      (pin Round[A]Pad_3300_um 7 -6750 -5500)
      (pin Round[A]Pad_3300_um 7@1 6750 -5500)
      (pin Round[A]Pad_1524_um 4 3400 -8500)
      (pin Round[A]Pad_1524_um 6 3400 -11000)
      (pin Round[A]Pad_1524_um 3 -3400 -8500)
      (pin Round[A]Pad_1524_um 5 -3400 -11000)
      (pin Round[A]Pad_1524_um 2 1300 -8500)
      (pin Round[A]Pad_1524_um 1 -1300 -8500)
      (pin Round[A]Pad_3300_um 7@2 0 -4700)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -6350))
      (outline (path signal 100  3810 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 0))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 -6850  4350 -6850))
      (outline (path signal 50  4350 -6850  4350 1800))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  3870 1330  3870 -6410))
      (outline (path signal 120  -1330 -6410  3870 -6410))
      (outline (path signal 120  1270 -1270  1270 1330))
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 150  3200 0  3180.58 -352.026  3122.55 -699.779  3026.61 -1039.04
            2893.94 -1365.68  2726.14 -1675.75  2525.25 -1965.48  2293.7 -2231.35
            2034.32 -2470.13  1750.23 -2678.93  1444.91 -2855.21  1122.04 -2996.84
            785.554 -3102.08  439.531 -3169.67  88.174 -3198.78  -264.254 -3189.07
            -613.474 -3140.64  -955.247 -3054.1  -1285.42 -2930.47  -1600 -2771.28
            -1895.15 -2578.45  -2167.3 -2354.32  -2413.14 -2101.61  -2629.69 -1823.39
            -2814.32 -1523.03  -2964.78 -1204.19  -3079.26 -870.731  -3156.36 -526.703
            -3195.14 -176.281  -3195.14 176.281  -3156.36 526.703  -3079.26 870.731
            -2964.78 1204.19  -2814.32 1523.03  -2629.69 1823.39  -2413.14 2101.61
            -2167.3 2354.32  -1895.15 2578.45  -1600 2771.28  -1285.42 2930.47
            -955.247 3054.1  -613.474 3140.64  -264.254 3189.07  88.174 3198.78
            439.531 3169.67  785.554 3102.08  1122.04 2996.84  1444.91 2855.21
            1750.23 2678.93  2034.32 2470.13  2293.7 2231.35  2525.25 1965.48
            2726.14 1675.75  2893.94 1365.68  3026.61 1039.04  3122.55 699.779
            3180.58 352.026  3200 0))
      (outline (path signal 50  3450 0  3430.45 -366.713  3372.04 -729.27  3275.42 -1083.57
            3141.69 -1425.58  2972.36 -1751.45  2769.36 -2057.47  2534.97 -2340.18
            2271.86 -2596.37  1983.02 -2823.14  1671.7 -3017.93  1341.44 -3178.53
            995.987 -3303.11  639.246 -3390.26  275.262 -3439  -91.841 -3448.78
            -457.903 -3419.48  -818.777 -3351.43  -1170.37 -3245.42  -1508.71 -3102.63
            -1829.95 -2924.68  -2130.46 -2713.6  -2406.83 -2471.78  -2655.93 -2201.94
            -2874.93 -1907.16  -3061.36 -1590.77  -3213.11 -1256.35  -3328.45 -907.704
            -3406.08 -548.769  -3445.11 -183.617  -3445.11 183.617  -3406.08 548.769
            -3328.45 907.704  -3213.11 1256.35  -3061.36 1590.77  -2874.93 1907.16
            -2655.93 2201.94  -2406.83 2471.78  -2130.46 2713.6  -1829.95 2924.68
            -1508.71 3102.63  -1170.37 3245.42  -818.777 3351.43  -457.903 3419.48
            -91.841 3448.78  275.262 3439  639.246 3390.26  995.987 3303.11
            1341.44 3178.53  1671.7 3017.93  1983.02 2823.14  2271.86 2596.37
            2534.97 2340.18  2769.36 2057.47  2972.36 1751.45  3141.69 1425.58
            3275.42 1083.57  3372.04 729.27  3430.45 366.713  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle In1.Cu 3200))
      (keepout "" (circle In2.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image MountingHole:MountingHole_3.2mm_M3::1
      (outline (path signal 50  3450 0  3430.45 -366.713  3372.04 -729.27  3275.42 -1083.57
            3141.69 -1425.58  2972.36 -1751.45  2769.36 -2057.47  2534.97 -2340.18
            2271.86 -2596.37  1983.02 -2823.14  1671.7 -3017.93  1341.44 -3178.53
            995.987 -3303.11  639.246 -3390.26  275.262 -3439  -91.841 -3448.78
            -457.903 -3419.48  -818.777 -3351.43  -1170.37 -3245.42  -1508.71 -3102.63
            -1829.95 -2924.68  -2130.46 -2713.6  -2406.83 -2471.78  -2655.93 -2201.94
            -2874.93 -1907.16  -3061.36 -1590.77  -3213.11 -1256.35  -3328.45 -907.704
            -3406.08 -548.769  -3445.11 -183.617  -3445.11 183.617  -3406.08 548.769
            -3328.45 907.704  -3213.11 1256.35  -3061.36 1590.77  -2874.93 1907.16
            -2655.93 2201.94  -2406.83 2471.78  -2130.46 2713.6  -1829.95 2924.68
            -1508.71 3102.63  -1170.37 3245.42  -818.777 3351.43  -457.903 3419.48
            -91.841 3448.78  275.262 3439  639.246 3390.26  995.987 3303.11
            1341.44 3178.53  1671.7 3017.93  1983.02 2823.14  2271.86 2596.37
            2534.97 2340.18  2769.36 2057.47  2972.36 1751.45  3141.69 1425.58
            3275.42 1083.57  3372.04 729.27  3430.45 366.713  3450 0))
      (outline (path signal 150  3200 0  3180.58 -352.026  3122.55 -699.779  3026.61 -1039.04
            2893.94 -1365.68  2726.14 -1675.75  2525.25 -1965.48  2293.7 -2231.35
            2034.32 -2470.13  1750.23 -2678.93  1444.91 -2855.21  1122.04 -2996.84
            785.554 -3102.08  439.531 -3169.67  88.174 -3198.78  -264.254 -3189.07
            -613.474 -3140.64  -955.247 -3054.1  -1285.42 -2930.47  -1600 -2771.28
            -1895.15 -2578.45  -2167.3 -2354.32  -2413.14 -2101.61  -2629.69 -1823.39
            -2814.32 -1523.03  -2964.78 -1204.19  -3079.26 -870.731  -3156.36 -526.703
            -3195.14 -176.281  -3195.14 176.281  -3156.36 526.703  -3079.26 870.731
            -2964.78 1204.19  -2814.32 1523.03  -2629.69 1823.39  -2413.14 2101.61
            -2167.3 2354.32  -1895.15 2578.45  -1600 2771.28  -1285.42 2930.47
            -955.247 3054.1  -613.474 3140.64  -264.254 3189.07  88.174 3198.78
            439.531 3169.67  785.554 3102.08  1122.04 2996.84  1444.91 2855.21
            1750.23 2678.93  2034.32 2470.13  2293.7 2231.35  2525.25 1965.48
            2726.14 1675.75  2893.94 1365.68  3026.61 1039.04  3122.55 699.779
            3180.58 352.026  3200 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle In1.Cu 3200))
      (keepout "" (circle In2.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2750.57 -240.617  2692.8 -475.002  2598.18 -697.085
            2469.16 -901.113  2309.09 -1081.8  2122.1 -1234.48  1913.04 -1355.18
            1687.33 -1440.78  1450.81 -1489.06  1209.6 -1498.78  969.961 -1469.69
            738.093 -1402.52  520 -1299.04  321.332 -1161.91  147.234 -994.684
            2.215 -801.699  -109.969 -587.95  -186.413 -358.973  -225.136 -120.7
            -225.136 120.7  -186.413 358.973  -109.969 587.95  2.215 801.699
            147.234 994.684  321.332 1161.91  520 1299.04  738.093 1402.52
            969.961 1469.69  1209.6 1498.78  1450.81 1489.06  1687.33 1440.78
            1913.04 1355.18  2122.1 1234.48  2309.09 1081.8  2469.16 901.113
            2598.18 697.085  2692.8 475.002  2750.57 240.617  2770 0))
      (outline (path signal 0  1643.46 1913.9  1902.88 1844.44  2150.3 1739.99  2381.02 1602.54
            2590.67 1434.69  2775.26 1239.63  2931.31 1021.05  3055.84 783.113
            3146.5 530.318  3201.57 267.464  3220 -0.464  3201.44 -268.383
            3146.25 -531.211  3055.47 -783.963  2930.82 -1021.85  2774.67 -1240.35
            2589.98 -1435.32  2380.26 -1603.07  2149.47 -1740.41  1902.01 -1844.74
            1642.55 -1914.08  1376.03 -1947.12  1107.5 -1943.22  842.046 -1902.46
            584.713 -1825.62  340.379 -1714.15  113.677 -1570.16  -91.091 -1396.4
            -265.825 -1200.87  -265.91 -1200.83  -265.956 -1200.72  -270.043 -1196.15
            -268.384 -1194.86  -280.555 -1165.48  -265.91 -1130.12  -230.555 -1115.48
            -195.2 -1130.12  -192.726 -1136.09  -191.067 -1134.81  -16.065 -1329.86
            184.743 -1498.24  407.326 -1636.55  647.219 -1742.02  899.608 -1812.54
            1159.43 -1846.69  1421.47 -1843.79  1680.47 -1803.89  1931.23 -1727.79
            2168.73 -1617.03  2388.19 -1473.82  2585.22 -1301.04  2755.86 -1102.15
            2896.68 -881.144  3004.86 -642.46  3078.23 -390.885  3115.32 -131.467
            3115.39 130.589  3078.42 390.025  3005.17 641.634  2897.1 880.37
            2756.38 1101.44  2585.84 1300.41  2388.9 1473.29  2169.5 1616.6
            1932.06 1727.48  1681.33 1803.69  1422.35 1843.72  1160.31 1846.74
            900.471 1812.72  648.048 1742.32  408.105 1636.96  185.456 1498.75
            -15.432 1330.48  -190.526 1135.5  -192.18 1136.79  -194.645 1130.84
            -230 1116.19  -265.355 1130.84  -280 1166.19  -267.82 1195.59
            -269.474 1196.88  -265.402 1201.43  -265.355 1201.55  -265.268 1201.58
            -90.427 1397.05  114.425 1570.71  341.195 1714.59  585.582 1825.94
            842.952 1902.66  1108.42 1943.29  1376.95 1947.07))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 0  1498.72 2037.2  1754.1 1992.02  2001.73 1914.96  2237.65 1807.25
            2458.09 1670.62  2659.5 1507.24  2838.68 1319.75  2992.76 1111.13
            2989.68 1109.15  3002.34 1078.61  2984.76 1036.18  2942.34 1018.61
            2899.91 1036.18  2894.99 1048.07  2891.91 1046.09  2735.56 1255.8
            2552.29 1442.44  2345.47 1602.58  2118.88 1733.29  1876.71 1832.16
            1623.39 1897.37  1363.58 1927.73  1102.05 1922.68  843.603 1882.31
            592.991 1807.36  354.815 1699.22  133.45 1559.86  -67.038 1391.84
            -242.965 1198.26  -244.822 1199.73  -247.574 1193.09  -290 1175.52
            -332.426 1193.09  -350 1235.52  -335.178 1271.3  -337.035 1272.77
            -332.469 1277.84  -332.426 1277.94  -332.345 1277.97  -163.48 1465.48
            33.018 1634.74  249.314 1777.84  481.946 1892.48  727.19 1976.83
            981.122 2029.54  1239.68 2049.78))
      (outline (path signal 0  2353.56 -1037.41  2371.13 -1079.84  2353.56 -1122.26  2352.47 -1122.71
            2352.78 -1123.03  2186.14 -1262.65  2001.72 -1377.75  1803.09 -1466.09
            1594.1 -1525.96  1378.82 -1556.2  1161.42 -1556.22  946.14 -1526.01
            737.145 -1466.17  538.497 -1377.86  354.055 -1262.79  187.401 -1123.2
            187.709 -1122.88  186.613 -1122.43  169.039 -1080  186.613 -1037.57
            229.039 -1020  270.369 -1037.12  270.677 -1036.8  440.851 -1177.33
            630.502 -1290.21  835.174 -1372.78  1050.06 -1423.11  1270.11 -1440
            1490.16 -1423.07  1705.04 -1372.71  1909.7 -1290.11  2099.33 -1177.2
            2269.49 -1036.64  2269.79 -1036.96  2311.13 -1019.84))
      (outline (path signal 0  2984.76 -1036.18  3002.34 -1078.61  2989.68 -1109.15  2992.76 -1111.13
            2838.68 -1319.75  2659.5 -1507.24  2458.09 -1670.62  2237.65 -1807.25
            2001.73 -1914.96  1754.1 -1992.02  1498.72 -2037.2  1239.68 -2049.78
            981.122 -2029.54  727.19 -1976.83  481.946 -1892.48  249.314 -1777.84
            33.018 -1634.74  -163.48 -1465.48  -332.345 -1277.97  -332.426 -1277.94
            -332.469 -1277.84  -337.035 -1272.77  -335.178 -1271.3  -350 -1235.52
            -332.426 -1193.09  -290 -1175.52  -247.574 -1193.09  -244.822 -1199.73
            -242.965 -1198.26  -67.038 -1391.84  133.45 -1559.86  354.815 -1699.22
            592.991 -1807.36  843.603 -1882.31  1102.05 -1922.68  1363.58 -1927.73
            1623.39 -1897.37  1876.71 -1832.16  2118.88 -1733.29  2345.47 -1602.58
            2552.29 -1442.44  2735.56 -1255.8  2891.91 -1046.09  2894.99 -1048.07
            2899.91 -1036.18  2942.34 -1018.61))
      (outline (path signal 0  1378.82 1556.2  1594.1 1525.96  1803.09 1466.09  2001.72 1377.75
            2186.14 1262.65  2352.78 1123.03  2352.47 1122.71  2353.56 1122.26
            2371.13 1079.84  2353.56 1037.41  2311.13 1019.84  2269.79 1036.96
            2269.49 1036.64  2099.33 1177.2  1909.7 1290.11  1705.04 1372.71
            1490.16 1423.07  1270.11 1440  1050.06 1423.11  835.174 1372.78
            630.502 1290.21  440.851 1177.33  270.677 1036.8  270.369 1037.12
            229.039 1020  186.613 1037.57  169.039 1080  186.613 1122.43
            187.709 1122.88  187.401 1123.2  354.055 1262.79  538.497 1377.86
            737.145 1466.17  946.14 1526.01  1161.42 1556.22))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 100  3770 0  3751.05 -307.221  3694.49 -609.784  3601.18 -903.104
            3472.53 -1182.73  3310.49 -1444.43  3117.52 -1684.24  2896.55 -1898.51
            2650.91 -2084.01  2384.35 -2237.91  2100.89 -2357.89  1804.83 -2442.12
            1500.67 -2489.34  1193.01 -2498.81  886.521 -2470.41  585.843 -2404.56
            295.535 -2302.26  20 -2165.06  -236.587 -1995.04  -470.335 -1794.78
            -677.701 -1567.31  -855.543 -1316.08  -1001.16 -1044.9  -1112.36 -757.882
            -1187.43 -459.374  -1225.26 -153.902  -1225.26 153.902  -1187.43 459.374
            -1112.36 757.882  -1001.16 1044.9  -855.543 1316.08  -677.701 1567.31
            -470.335 1794.78  -236.587 1995.04  20 2165.06  295.535 2302.26
            585.843 2404.56  886.521 2470.41  1193.01 2498.81  1500.67 2489.34
            1804.83 2442.12  2100.89 2357.89  2384.35 2237.91  2650.91 2084.01
            2896.55 1898.51  3117.52 1684.24  3310.49 1444.43  3472.53 1182.73
            3601.18 903.104  3694.49 609.784  3751.05 307.221  3770 0))
      (outline (path signal 0  1551.31 2936.56  1882.04 2885.81  2204.9 2797.94  2515.72 2674.07
            2810.53 2515.81  3085.51 2325.17  3337.14 2104.63  3562.17 1857
            3757.71 1585.49  3921.25 1293.58  4050.69 985.031  4144.35 663.808
            4201.03 334.044  4220 -0.016  4201.02 -334.077  4144.34 -663.84
            4050.68 -985.062  3921.24 -1293.61  3757.7 -1585.52  3562.15 -1857.03
            3337.11 -2104.65  3085.48 -2325.19  2810.5 -2515.82  2515.69 -2674.09
            2204.86 -2797.95  1882.01 -2885.82  1551.28 -2936.56  1216.93 -2949.52
            883.267 -2924.54  554.577 -2861.93  235.091 -2762.51  -71.081 -2627.55
            -360.001 -2458.78  -627.95 -2258.38  -871.483 -2028.93  -1087.47 -1773.37
            -1273.12 -1495.01  -1270.22 -1493.3  -1280.02 -1469.67  -1265.37 -1434.31
            -1230.02 -1419.67  -1194.66 -1434.31  -1189.81 -1446.03  -1186.91 -1444.33
            -1003.22 -1719  -788.978 -1970.56  -547.054 -2195.64  -280.705 -2391.2
            6.49 -2554.61  310.669 -2683.69  627.743 -2776.69  953.451 -2832.37
            1283.41 -2849.97  1613.2 -2829.26  1938.37 -2770.52  2254.55 -2674.54
            2557.5 -2542.61  2843.14 -2376.49  3107.64 -2178.43  3347.44 -1951.09
            3559.3 -1697.52  3740.4 -1421.13  3888.29 -1125.64  4000.98 -815.021
            4076.96 -493.443  4115.21 -165.232  4115.21 165.2  4076.96 493.412
            4000.99 814.991  3888.3 1125.62  3740.42 1421.11  3559.32 1697.5
            3347.46 1951.07  3107.67 2178.41  2843.17 2376.47  2557.53 2542.59
            2254.58 2674.53  1938.4 2770.51  1613.23 2829.26  1283.45 2849.97
            953.483 2832.37  627.774 2776.7  310.698 2683.7  6.518 2554.63
            -280.678 2391.21  -547.029 2195.66  -788.956 1970.58  -1003.21 1719.02
            -1186.9 1444.35  -1189.79 1446.06  -1194.64 1434.34  -1230 1419.69
            -1265.36 1434.34  -1280 1469.69  -1270.21 1493.33  -1273.1 1495.03
            -1087.45 1773.4  -871.46 2028.95  -627.925 2258.4  -359.973 2458.8
            -71.052 2627.56  235.121 2762.52  554.609 2861.94  883.299 2924.55
            1216.96 2949.52))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 120  3770 0  3751.05 -307.221  3694.49 -609.784  3601.18 -903.104
            3472.53 -1182.73  3310.49 -1444.43  3117.52 -1684.24  2896.55 -1898.51
            2650.91 -2084.01  2384.35 -2237.91  2100.89 -2357.89  1804.83 -2442.12
            1500.67 -2489.34  1193.01 -2498.81  886.521 -2470.41  585.843 -2404.56
            295.535 -2302.26  20 -2165.06  -236.587 -1995.04  -470.335 -1794.78
            -677.701 -1567.31  -855.543 -1316.08  -1001.16 -1044.9  -1112.36 -757.882
            -1187.43 -459.374  -1225.26 -153.902  -1225.26 153.902  -1187.43 459.374
            -1112.36 757.882  -1001.16 1044.9  -855.543 1316.08  -677.701 1567.31
            -470.335 1794.78  -236.587 1995.04  20 2165.06  295.535 2302.26
            585.843 2404.56  886.521 2470.41  1193.01 2498.81  1500.67 2489.34
            1804.83 2442.12  2100.89 2357.89  2384.35 2237.91  2650.91 2084.01
            2896.55 1898.51  3117.52 1684.24  3310.49 1444.43  3472.53 1182.73
            3601.18 903.104  3694.49 609.784  3751.05 307.221  3770 0))
      (outline (path signal 0  1437.63 3045.39  1765.76 3009.44  2088.09 2938.23  2400.84 2832.61
            2700.35 2693.81  2983.09 2523.45  3245.77 2323.54  3485.31 2096.4
            3698.9 1844.71  3884.03 1571.41  4038.55 1279.71  4160.63 973.01
            4248.86 654.916  4302.19 329.15  4320 -0.471  4320 -0.471  4302.43 -42.888
            4260 -60.462  4217.57 -42.888  4200 -0.462  4200 -0.453  4200 -0.453
            4181.37 329.91  4125.6 656.065  4033.42 973.854  3906 1279.22
            3744.96 1568.28  3552.35 1837.33  3330.64 2082.95  3082.64 2302.01
            2811.53 2491.7  2520.76 2649.62  2214.04 2773.75  1895.27 2862.51
            1568.54 2914.75  1237.99 2929.82  907.856 2907.53  582.338 2848.16
            265.59 2752.47  -38.347 2621.66  -325.599 2457.43  -592.502 2261.86
            -835.651 2037.43  -1051.95 1787.03  -1238.63 1513.83  -1242 1515.86
            -1247.57 1502.4  -1290 1484.83  -1332.43 1502.4  -1350 1544.83
            -1338 1573.8  -1341.37 1575.83  -1155.77 1848.82  -941.762 2100.14
            -701.842 2326.87  -438.824 2526.34  -155.789 2696.22  143.947 2834.52
            456.873 2939.61  779.324 3010.27  1107.52 3045.67))
      (outline (path signal 0  4302.43 42.888  4320 0.471  4320 0.471  4302.19 -329.15
            4248.86 -654.916  4160.63 -973.01  4038.55 -1279.71  3884.03 -1571.41
            3698.9 -1844.71  3485.31 -2096.4  3245.77 -2323.54  2983.09 -2523.45
            2700.35 -2693.81  2400.84 -2832.61  2088.09 -2938.23  1765.76 -3009.44
            1437.63 -3045.39  1107.52 -3045.67  779.324 -3010.27  456.873 -2939.61
            143.947 -2834.52  -155.789 -2696.22  -438.824 -2526.34  -701.842 -2326.87
            -941.762 -2100.14  -1155.77 -1848.82  -1341.37 -1575.83  -1338 -1573.8
            -1350 -1544.83  -1332.43 -1502.4  -1290 -1484.83  -1247.57 -1502.4
            -1242 -1515.86  -1238.63 -1513.83  -1051.95 -1787.03  -835.651 -2037.43
            -592.502 -2261.86  -325.599 -2457.43  -38.347 -2621.66  265.59 -2752.47
            582.338 -2848.16  907.856 -2907.53  1237.99 -2929.82  1568.54 -2914.75
            1895.27 -2862.51  2214.04 -2773.75  2520.76 -2649.62  2811.53 -2491.7
            3082.64 -2302.01  3330.64 -2082.95  3552.35 -1837.33  3744.96 -1568.28
            3906 -1279.22  4033.42 -973.854  4125.6 -656.065  4181.37 -329.91
            4200 0.453  4200 0.453  4200 0.462  4217.57 42.888  4260 60.462))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm::1
      (outline (path signal 100  2770 0  2750.57 -240.617  2692.8 -475.002  2598.18 -697.085
            2469.16 -901.113  2309.09 -1081.8  2122.1 -1234.48  1913.04 -1355.18
            1687.33 -1440.78  1450.81 -1489.06  1209.6 -1498.78  969.961 -1469.69
            738.093 -1402.52  520 -1299.04  321.332 -1161.91  147.234 -994.684
            2.215 -801.699  -109.969 -587.95  -186.413 -358.973  -225.136 -120.7
            -225.136 120.7  -186.413 358.973  -109.969 587.95  2.215 801.699
            147.234 994.684  321.332 1161.91  520 1299.04  738.093 1402.52
            969.961 1469.69  1209.6 1498.78  1450.81 1489.06  1687.33 1440.78
            1913.04 1355.18  2122.1 1234.48  2309.09 1081.8  2469.16 901.113
            2598.18 697.085  2692.8 475.002  2750.57 240.617  2770 0))
      (outline (path signal 0  139.879 1535.91  154.524 1500.56  139.879 1465.2  133.906 1462.73
            135.194 1461.07  -59.864 1286.07  -228.238 1085.26  -366.549 862.674
            -472.023 622.781  -542.542 370.392  -576.693 110.571  -573.789 -151.469
            -533.889 -410.47  -457.793 -661.234  -347.029 -898.731  -203.819 -1118.19
            -31.036 -1315.22  167.853 -1485.86  388.856 -1626.68  627.54 -1734.86
            879.115 -1808.23  1138.53 -1845.32  1400.59 -1845.38  1660.03 -1808.42
            1911.63 -1735.17  2150.37 -1627.1  2371.44 -1486.38  2570.41 -1315.84
            2743.29 -1118.9  2886.6 -899.501  2997.48 -662.057  3073.69 -411.328
            3113.72 -152.347  3116.74 109.692  3082.72 369.529  3012.32 621.952
            2906.96 861.895  2768.75 1084.54  2600.48 1285.43  2405.5 1460.53
            2406.79 1462.18  2400.84 1464.64  2386.19 1500  2400.84 1535.36
            2436.19 1550  2465.59 1537.82  2466.88 1539.47  2471.43 1535.4
            2471.55 1535.36  2471.58 1535.27  2667.05 1360.43  2840.72 1155.58
            2984.59 928.805  3095.94 684.418  3172.66 427.048  3213.29 161.579
            3217.07 -106.955  3183.9 -373.461  3114.44 -632.883  3009.99 -880.3
            2872.54 -1111.02  2704.69 -1320.67  2509.63 -1505.26  2291.05 -1661.31
            2053.11 -1785.84  1800.32 -1876.5  1537.46 -1931.57  1269.54 -1950
            1001.62 -1931.44  738.789 -1876.25  486.037 -1785.47  248.154 -1660.82
            29.654 -1504.67  -165.319 -1319.98  -333.068 -1110.26  -470.411 -879.472
            -574.741 -632.005  -644.081 -372.55  -677.115 -106.029  -673.217 162.504
            -632.46 427.954  -555.618 685.287  -444.148 929.621  -300.165 1156.32
            -126.399 1361.09  69.134 1535.83  69.169 1535.91  69.281 1535.96
            73.854 1540.04  75.142 1538.38  104.524 1550.56))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 0  2541.3 1605.18  2542.77 1607.04  2547.84 1602.47  2547.94 1602.43
            2547.97 1602.35  2735.48 1433.48  2904.74 1236.98  3047.84 1020.69
            3162.48 788.054  3246.83 542.81  3299.54 288.878  3319.78 30.323
            3307.2 -228.718  3262.02 -484.098  3184.96 -731.73  3077.25 -967.651
            2940.61 -1188.09  2777.24 -1389.5  2589.75 -1568.68  2381.13 -1722.76
            2379.15 -1719.68  2348.61 -1732.34  2306.18 -1714.76  2288.61 -1672.34
            2306.18 -1629.91  2318.07 -1624.98  2316.09 -1621.91  2525.8 -1465.56
            2712.44 -1282.29  2872.58 -1075.46  3003.29 -848.884  3102.16 -606.709
            3167.37 -353.389  3197.73 -93.578  3192.68 167.952  3152.31 426.397
            3077.36 677.009  2969.22 915.185  2829.86 1136.55  2661.84 1337.04
            2468.26 1512.96  2469.73 1514.82  2463.09 1517.57  2445.52 1560
            2463.09 1602.43  2505.52 1620))
      (outline (path signal 0  232.426 1083.39  250 1040.96  232.88 999.631  233.2 999.323
            92.667 829.149  -20.21 639.498  -102.78 434.826  -153.105 219.94
            -170 -0.113  -153.07 -220.163  -102.712 -435.041  -20.11 -639.7
            92.797 -829.333  233.356 -999.485  233.039 -999.791  250.163 -1041.13
            232.589 -1083.56  190.163 -1101.13  147.737 -1083.56  147.287 -1082.47
            146.969 -1082.78  7.351 -916.142  -107.747 -731.718  -196.09 -533.085
            -255.962 -324.099  -286.2 -108.818  -286.217 108.575  -256.013 323.86
            -196.174 532.855  -107.862 731.503  7.207 915.945  146.8 1082.6
            147.12 1082.29  147.574 1083.39  190 1100.96))
      (outline (path signal 0  76.91 1602.43  94.484 1560  76.91 1517.57  70.266 1514.82
            71.736 1512.96  -121.844 1337.04  -289.857 1136.55  -429.216 915.185
            -537.362 677.009  -612.309 426.397  -652.678 167.952  -657.73 -93.578
            -627.371 -353.389  -562.158 -606.709  -463.291 -848.884  -332.584 -1075.46
            -172.438 -1282.29  14.203 -1465.56  223.913 -1621.91  221.931 -1624.98
            233.818 -1629.91  251.392 -1672.34  233.818 -1714.76  191.392 -1732.34
            160.853 -1719.68  158.871 -1722.76  -49.747 -1568.68  -237.243 -1389.5
            -400.615 -1188.09  -537.25 -967.651  -644.96 -731.73  -722.021 -484.098
            -767.201 -228.718  -779.776 30.323  -759.544 288.878  -706.83 542.81
            -622.477 788.054  -507.836 1020.69  -364.741 1236.98  -195.482 1433.48
            -7.975 1602.35  -7.942 1602.43  -7.838 1602.47  -2.768 1607.04
            -1.298 1605.18  34.484 1620))
      (outline (path signal 0  2392.43 1083.39  2392.88 1082.29  2393.2 1082.6  2532.79 915.945
            2647.86 731.503  2736.17 532.855  2796.01 323.86  2826.22 108.575
            2826.2 -108.818  2795.96 -324.099  2736.09 -533.085  2647.75 -731.718
            2532.65 -916.142  2393.03 -1082.78  2392.71 -1082.47  2392.26 -1083.56
            2349.84 -1101.13  2307.41 -1083.56  2289.84 -1041.13  2306.96 -999.791
            2306.64 -999.485  2447.2 -829.333  2560.11 -639.7  2642.71 -435.041
            2693.07 -220.163  2710 -0.113  2693.11 219.94  2642.78 434.826
            2560.21 639.498  2447.33 829.149  2306.8 999.323  2307.12 999.631
            2290 1040.96  2307.57 1083.39  2350 1100.96))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal::1
      (outline (path signal 100  5650 -1300  5650 1300))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  1850 1300  1850 -1300))
      (outline (path signal 100  1850 -1300  5650 -1300))
      (outline (path signal 100  7500 0  5650 0))
      (outline (path signal 100  5650 1300  1850 1300))
      (outline (path signal 50  8550 1550  -1050 1550))
      (outline (path signal 50  -1050 -1550  8550 -1550))
      (outline (path signal 50  8550 -1550  8550 1550))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 120  1040 0  1730 0))
      (outline (path signal 120  1730 -1420  5770 -1420))
      (outline (path signal 120  6460 0  5770 0))
      (outline (path signal 120  1730 1420  1730 -1420))
      (outline (path signal 120  5770 -1420  5770 1420))
      (outline (path signal 120  5770 1420  1730 1420))
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle In1.Cu 1524))
      (shape (circle In2.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle In1.Cu 1600))
      (shape (circle In2.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle In1.Cu 1700))
      (shape (circle In2.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle In1.Cu 1800))
      (shape (circle In2.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle In1.Cu 2000))
      (shape (circle In2.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_3300_um
      (shape (circle F.Cu 3300))
      (shape (circle In1.Cu 3300))
      (shape (circle In2.Cu 3300))
      (shape (circle B.Cu 3300))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle In1.Cu 4000))
      (shape (circle In2.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path In1.Cu 1600  0 0  0 0))
      (shape (path In2.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path In1.Cu 1700  0 0  0 0))
      (shape (path In2.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon In1.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon In2.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon B.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect In1.Cu -800 -800 800 800))
      (shape (rect In2.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect In1.Cu -850 -850 850 850))
      (shape (rect In2.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect In1.Cu -900 -900 900 900))
      (shape (rect In2.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-3]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle In1.Cu 800))
      (shape (circle In2.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-3]_800:500_um"
      (shape (circle F.Cu 800))
      (shape (circle In1.Cu 800))
      (shape (circle In2.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C25-1 C21-1 X_CLK_VGA1-14 X_CLK_ACIA1-14 U_XOR1-14 U_VID_TXTSHIFT1-16
        U_VID_TXTSHIFT1-1 U_VID_SHIFT1-1 U_VID_SHIFT1-16 U_VIDREG_LATCH1-20 U_VIA_1-20
        U_VIA_1-24 U_VERT_CNT_2-16 U_VERT_CNT_1-16 U_VDATA_LATCH1-20 U_VBUS_LOW1-1
        U_VBUS_LOW1-20 U_VBUS_HIGH1-1 U_VBUS_HIGH1-20 U_ROM_VGA1-31 U_ROM_VGA1-32
        U_ROM_FONTS1-31 U_ROM_FONTS1-32 U_ROM_DISK1-31 U_ROM_DISK1-32 U_ROM_ADDR_LOW1-27
        U_ROM_ADDR_LOW1-28 U_ROM_ADDR_HIGH_1-27 U_ROM_ADDR_HIGH_1-28 U_NOT_DECODE1-14
        U_MSB_1-20 U_MEM_SRLATCH1-16 U_LSB_1-20 U_HORIZ_CNT1-16 U_DECODE_SIGS1-24
        U_DECODER_PLD1-24 U_DECODER_1-24 U_CLOCK_DIV1-16 U_CLOCK_DIV1-10 U_CLOCK_DIV1-9
        U_CLOCK_DIV1-7 U_CLOCK_DIV1-1 U_BUS_DATA_1-20 U_BUS_A_LOW_1-1 U_BUS_A_LOW_1-20
        U_BUS_A_HIGH1-1 U_BUS_A_HIGH1-20 U_BANK_1-20 U_AND_OUT1-14 U_ADDR_CNT4-16
        U_ADDR_CNT4-1 U_ADDR_CNT3-16 U_ADDR_CNT3-1 U_ADDR_CNT2-1 U_ADDR_CNT2-16 U_ADDR_CNT1-16
        U_ADDR_CNT1-1 U10-15 U10-2 U8-30 U8-32 U4-27 U4-28 U3-20 U2-8 U1-24 R_RESET_1-1
        R_POWER1-2 RKB2-2 RKB1-1 R6-2 R5-2 R4-2 R3-2 R2-2 R1-2 JVIAS1-34 JVIAS1-36
        JVIAS1-38 JVIAS1-40 JDEVICES1-19 JDEVICES1-38 J3-4 J2-1 C43-1 C42-1 C41-1
        C40-1 C39-1 C38-1 C37-1 C36-1 C35-1 C34-1 C33-1 C32-1 C31-1 C30-1 C28-1 C27-1
        C26-1 C24-1 C23-1 C22-1 C20-1 C19-1 C18-1 C17-1 C16-1 C15-1 C14-1 C13-1 C12-1
        C11-1 C10-1 C9-1 C8-1 C7-1 C6-1 C5-1 C4-1 C3-1 C2-1 C1-1)
    )
    (net GND
      (pins C25-2 C21-2 X_CLK_VGA1-7 X_CLK_ACIA1-7 U_XOR1-7 U_VID_TXTSHIFT1-8 U_VID_SHIFT1-8
        U_VIDREG_LATCH1-1 U_VIDREG_LATCH1-10 U_VIA_1-1 U_VERT_CNT_2-14 U_VERT_CNT_2-12
        U_VERT_CNT_2-8 U_VERT_CNT_1-14 U_VERT_CNT_1-12 U_VERT_CNT_1-8 U_VDATA_LATCH1-1
        U_VDATA_LATCH1-10 U_VBUS_LOW1-10 U_VBUS_HIGH1-10 U_ROM_VGA1-1 U_ROM_VGA1-2
        U_ROM_VGA1-16 U_ROM_VGA1-22 U_ROM_VGA1-24 U_ROM_VGA1-30 U_ROM_FONTS1-1 U_ROM_FONTS1-16
        U_ROM_DISK1-16 U_ROM_ADDR_LOW1-1 U_ROM_ADDR_LOW1-2 U_ROM_ADDR_LOW1-14 U_ROM_ADDR_LOW1-20
        U_ROM_ADDR_LOW1-22 U_ROM_ADDR_LOW1-23 U_ROM_ADDR_LOW1-26 U_ROM_ADDR_HIGH_1-1
        U_ROM_ADDR_HIGH_1-2 U_ROM_ADDR_HIGH_1-14 U_ROM_ADDR_HIGH_1-20 U_ROM_ADDR_HIGH_1-22
        U_ROM_ADDR_HIGH_1-23 U_ROM_ADDR_HIGH_1-26 U_NOT_DECODE1-7 U_MSB_1-10 U_MSB_1-1
        U_MEM_SRLATCH1-8 U_LSB_1-1 U_LSB_1-10 U_HORIZ_CNT1-14 U_HORIZ_CNT1-12 U_HORIZ_CNT1-8
        U_DECODE_SIGS1-12 U_DECODE_SIGS1-18 U_DECODE_SIGS1-19 U_DECODER_PLD1-12 U_DECODER_1-19
        U_DECODER_1-18 U_DECODER_1-12 U_CLOCK_DIV1-8 U_CLOCK_DIV1-6 U_CLOCK_DIV1-5
        U_CLOCK_DIV1-4 U_CLOCK_DIV1-3 U_BUS_DATA_1-10 U_BUS_A_LOW_1-10 U_BUS_A_HIGH1-10
        U_BANK_1-1 U_BANK_1-10 U_AND_OUT1-7 U_ADDR_CNT4-8 U_ADDR_CNT3-8 U_ADDR_CNT2-8
        U_ADDR_CNT1-8 U_ADDR_CNT1-5 U_ADDR_CNT1-4 U_ADDR_CNT1-3 U10-1 U8-16 U4-14
        U3-1 U3-10 U2-21 U1-12 SW1-1 SW1-1@1 R27-2 R26-2 R25-2 R24-2 R23-2 R22-2 R21-2
        R20-2 R19-2 R18-2 R17-2 R16-2 R15-2 R14-2 R13-2 R12-2 R11-2 R10-2 R9-2 R8-2
        R7-2 J_VGA1-10 J_VGA1-8 J_VGA1-7 J_VGA1-6 J_VGA1-5 JVIAS1-2 JVIAS1-4 JVIAS1-6
        JVIAS1-8 JDEVICES1-17 JDEVICES1-18 JDEVICES1-21 JDEVICES1-36 JDEVICES1-40
        J3-3 J2-2 D20-2 C_RESET_1-2 C43-2 C42-2 C41-2 C40-2 C39-2 C38-2 C37-2 C36-2
        C35-2 C34-2 C33-2 C32-2 C31-2 C30-2 C28-2 C27-2 C26-2 C24-2 C23-2 C22-2 C20-2
        C19-2 C18-2 C17-2 C16-2 C15-2 C14-2 C13-2 C12-2 C11-2 C10-2 C9-2 C8-2 C7-2
        C6-2 C5-2 C4-2 C3-2 C2-2 C1-2)
    )
    (net RA0
      (pins U_ROM_DISK1-12 U_LSB_1-19 D1-1)
    )
    (net "Net-(D1-Pad2)"
      (pins R7-1 D1-2)
    )
    (net RA1
      (pins U_ROM_DISK1-11 U_LSB_1-18 D2-1)
    )
    (net "Net-(D2-Pad2)"
      (pins R8-1 D2-2)
    )
    (net RA2
      (pins U_ROM_DISK1-10 U_LSB_1-17 D3-1)
    )
    (net "Net-(D3-Pad2)"
      (pins R9-1 D3-2)
    )
    (net RA3
      (pins U_ROM_DISK1-9 U_LSB_1-16 D4-1)
    )
    (net "Net-(D4-Pad2)"
      (pins R10-1 D4-2)
    )
    (net RA4
      (pins U_ROM_DISK1-8 U_LSB_1-15 D5-1)
    )
    (net "Net-(D5-Pad2)"
      (pins R11-1 D5-2)
    )
    (net RA5
      (pins U_ROM_DISK1-7 U_LSB_1-14 D6-1)
    )
    (net "Net-(D6-Pad2)"
      (pins R12-1 D6-2)
    )
    (net RA6
      (pins U_ROM_DISK1-6 U_LSB_1-13 D7-1)
    )
    (net "Net-(D7-Pad2)"
      (pins R13-1 D7-2)
    )
    (net RA7
      (pins U_ROM_DISK1-5 U_LSB_1-12 D8-1)
    )
    (net "Net-(D8-Pad2)"
      (pins R14-1 D8-2)
    )
    (net RA8
      (pins U_ROM_DISK1-27 U_MSB_1-19 D9-1)
    )
    (net "Net-(D9-Pad2)"
      (pins R15-1 D9-2)
    )
    (net RA9
      (pins U_ROM_DISK1-26 U_MSB_1-18 D10-1)
    )
    (net "Net-(D10-Pad2)"
      (pins R16-1 D10-2)
    )
    (net RA10
      (pins U_ROM_DISK1-23 U_MSB_1-17 D11-1)
    )
    (net "Net-(D11-Pad2)"
      (pins R17-1 D11-2)
    )
    (net RA11
      (pins U_ROM_DISK1-25 U_MSB_1-16 D12-1)
    )
    (net "Net-(D12-Pad2)"
      (pins R18-1 D12-2)
    )
    (net RA12
      (pins U_ROM_DISK1-4 U_MSB_1-15 D13-1)
    )
    (net "Net-(D13-Pad2)"
      (pins R19-1 D13-2)
    )
    (net RA13
      (pins U_ROM_DISK1-28 U_MSB_1-14 D14-1)
    )
    (net "Net-(D14-Pad2)"
      (pins R20-1 D14-2)
    )
    (net RA14
      (pins U_ROM_DISK1-29 U_MSB_1-13 D15-1)
    )
    (net "Net-(D15-Pad2)"
      (pins R21-1 D15-2)
    )
    (net RA15
      (pins U_ROM_DISK1-3 U_MSB_1-12 D16-1)
    )
    (net "Net-(D16-Pad2)"
      (pins R22-1 D16-2)
    )
    (net RA16
      (pins U_ROM_DISK1-2 U_BANK_1-19 D17-1)
    )
    (net "Net-(D17-Pad2)"
      (pins R23-1 D17-2)
    )
    (net RA17
      (pins U_ROM_DISK1-30 U_BANK_1-18 D18-1)
    )
    (net "Net-(D18-Pad2)"
      (pins R24-1 D18-2)
    )
    (net RA18
      (pins U_ROM_DISK1-1 U_BANK_1-17 D19-1)
    )
    (net "Net-(D19-Pad2)"
      (pins R25-1 D19-2)
    )
    (net "~{WE}"
      (pins U_DECODER_PLD1-15 U8-29 JDEVICES1-24)
    )
    (net PHI2
      (pins U_VIA_1-25 U_HORIZ_CNT1-13 U_HORIZ_CNT1-11 U_DECODE_SIGS1-20 U_DECODER_PLD1-1
        U_CLOCK_DIV1-11 U10-27 U2-37 JDEVICES1-39)
    )
    (net "~{RESET}"
      (pins U_VIA_1-34 U10-4 U2-40 SW1-2 SW1-2@1 R_RESET_1-2 JDEVICES1-34 C_RESET_1-1)
    )
    (net "~{OE}"
      (pins U_DECODER_PLD1-14 U8-24 U4-22 JDEVICES1-26)
    )
    (net "~{RTS}"
      (pins U10-8 J2-3)
    )
    (net "~{CTS}"
      (pins U10-9 J2-4)
    )
    (net RXD
      (pins U10-12 J2-5)
    )
    (net TXD
      (pins U10-10 J2-6)
    )
    (net PHI_ACIA
      (pins X_CLK_ACIA1-8 U10-6 U10-5)
    )
    (net CLK_KB
      (pins U_VIA_1-39 RKB1-2 JVIAS1-3 J3-5)
    )
    (net CA0
      (pins U_VIA_1-38 U_DECODER_1-23 U_BUS_A_LOW_1-2 U10-13 U4-10 U2-9 JDEVICES1-37)
    )
    (net CD0
      (pins U_VIDREG_LATCH1-2 U_VIA_1-33 U_ROM_DISK1-13 U_MSB_1-2 U_LSB_1-2 U_BUS_DATA_1-18
        U_BANK_1-2 U10-18 U4-11 U2-33 JDEVICES1-2)
    )
    (net CA1
      (pins U_VIA_1-37 U_DECODER_1-22 U_BUS_A_LOW_1-3 U10-14 U4-9 U2-10 JDEVICES1-35)
    )
    (net CD1
      (pins U_VIDREG_LATCH1-3 U_VIA_1-32 U_ROM_DISK1-14 U_MSB_1-3 U_LSB_1-3 U_BUS_DATA_1-17
        U_BANK_1-3 U10-19 U4-12 U2-32 JDEVICES1-4)
    )
    (net CA2
      (pins U_VIA_1-36 U_BUS_A_LOW_1-4 U4-8 U2-11 JDEVICES1-33)
    )
    (net CD2
      (pins U_VIDREG_LATCH1-4 U_VIA_1-31 U_ROM_DISK1-15 U_MSB_1-4 U_LSB_1-4 U_BUS_DATA_1-16
        U_BANK_1-4 U10-20 U4-13 U2-31 JDEVICES1-6)
    )
    (net CA3
      (pins U_VIA_1-35 U_BUS_A_LOW_1-5 U4-7 U2-12 JDEVICES1-31)
    )
    (net CD3
      (pins U_VIDREG_LATCH1-5 U_VIA_1-30 U_ROM_DISK1-17 U_MSB_1-5 U_LSB_1-5 U_BUS_DATA_1-15
        U_BANK_1-5 U10-21 U4-15 U2-30 JDEVICES1-8)
    )
    (net CA4
      (pins U_BUS_A_LOW_1-6 U4-6 U2-13 U1-23 JDEVICES1-29)
    )
    (net CD4
      (pins U_VIDREG_LATCH1-6 U_VIA_1-29 U_ROM_DISK1-18 U_MSB_1-6 U_LSB_1-6 U_BUS_DATA_1-14
        U_BANK_1-6 U10-22 U4-16 U2-29 JDEVICES1-10)
    )
    (net CA5
      (pins U_BUS_A_LOW_1-7 U4-5 U2-14 U1-22 JDEVICES1-27)
    )
    (net CD5
      (pins U_VIDREG_LATCH1-7 U_VIA_1-28 U_ROM_DISK1-19 U_MSB_1-7 U_LSB_1-7 U_BUS_DATA_1-13
        U_BANK_1-7 U10-23 U4-17 U2-28 JDEVICES1-12)
    )
    (net CA6
      (pins U_BUS_A_LOW_1-8 U4-4 U2-15 U1-21 JDEVICES1-25)
    )
    (net CD6
      (pins U_VIDREG_LATCH1-8 U_VIA_1-27 U_ROM_DISK1-20 U_MSB_1-8 U_LSB_1-8 U_BUS_DATA_1-12
        U_BANK_1-8 U10-24 U4-18 U2-27 JDEVICES1-14)
    )
    (net CA7
      (pins U_BUS_A_LOW_1-9 U4-3 U2-16 U1-20 JDEVICES1-23)
    )
    (net CD7
      (pins U_VIDREG_LATCH1-9 U_VIA_1-26 U_ROM_DISK1-21 U_MSB_1-9 U_LSB_1-9 U_BUS_DATA_1-11
        U_BANK_1-9 U10-25 U4-19 U2-26 JDEVICES1-16)
    )
    (net "R~{W}"
      (pins U_VIA_1-22 U_DECODER_PLD1-2 U_DECODER_1-21 U_BUS_DATA_1-1 U10-28 U2-34)
    )
    (net CA8
      (pins U_DECODER_PLD1-10 U_BUS_A_HIGH1-2 U4-25 U2-17 JDEVICES1-15)
    )
    (net CA9
      (pins U_DECODER_PLD1-9 U_BUS_A_HIGH1-3 U4-24 U2-18 JDEVICES1-13)
    )
    (net CA10
      (pins U_DECODER_PLD1-8 U_BUS_A_HIGH1-4 U4-21 U2-19 JDEVICES1-11)
    )
    (net "~{IRQEXT}"
      (pins U_AND_OUT1-5 R6-1 JDEVICES1-30)
    )
    (net CA11
      (pins U_DECODER_PLD1-7 U_BUS_A_HIGH1-5 U4-23 U2-20 JDEVICES1-9)
    )
    (net CA12
      (pins U_DECODER_PLD1-6 U_BUS_A_HIGH1-6 U4-2 U2-22 JDEVICES1-7)
    )
    (net CA13
      (pins U_DECODER_PLD1-5 U_BUS_A_HIGH1-7 U4-26 U2-23 JDEVICES1-5)
    )
    (net CA14
      (pins U_DECODER_PLD1-4 U_BUS_A_HIGH1-8 U4-1 U2-24 JDEVICES1-3)
    )
    (net CA15
      (pins U_DECODER_PLD1-3 U_BUS_A_HIGH1-9 U2-25 JDEVICES1-1)
    )
    (net VA0
      (pins U_VBUS_LOW1-18 U_BUS_A_LOW_1-18 U8-12)
    )
    (net VD0
      (pins U_VDATA_LATCH1-2 U_BUS_DATA_1-2 U8-13)
    )
    (net VA1
      (pins U_VBUS_LOW1-17 U_BUS_A_LOW_1-17 U8-11)
    )
    (net VD1
      (pins U_VDATA_LATCH1-3 U_BUS_DATA_1-3 U8-14)
    )
    (net VA2
      (pins U_VBUS_LOW1-16 U_BUS_A_LOW_1-16 U8-10)
    )
    (net VD2
      (pins U_VDATA_LATCH1-4 U_BUS_DATA_1-4 U8-15)
    )
    (net VA3
      (pins U_VBUS_LOW1-15 U_BUS_A_LOW_1-15 U8-9)
    )
    (net VD3
      (pins U_VDATA_LATCH1-5 U_BUS_DATA_1-5 U8-17)
    )
    (net VA4
      (pins U_VBUS_LOW1-14 U_BUS_A_LOW_1-14 U8-8)
    )
    (net VD4
      (pins U_VDATA_LATCH1-6 U_BUS_DATA_1-6 U8-18)
    )
    (net VA5
      (pins U_VBUS_LOW1-13 U_BUS_A_LOW_1-13 U8-7)
    )
    (net VD5
      (pins U_VDATA_LATCH1-7 U_BUS_DATA_1-7 U8-19)
    )
    (net VA6
      (pins U_VBUS_LOW1-12 U_BUS_A_LOW_1-12 U8-6)
    )
    (net VD6
      (pins U_VDATA_LATCH1-8 U_BUS_DATA_1-8 U8-20)
    )
    (net VA7
      (pins U_VBUS_LOW1-11 U_BUS_A_LOW_1-11 U8-5)
    )
    (net VD7
      (pins U_VDATA_LATCH1-9 U_BUS_DATA_1-9 U8-21)
    )
    (net RGB
      (pins U_AND_OUT1-8 J_VGA1-3 J_VGA1-2 J_VGA1-1)
    )
    (net VA8
      (pins U_VBUS_HIGH1-18 U_BUS_A_HIGH1-18 U8-27)
    )
    (net VA9
      (pins U_VBUS_HIGH1-17 U_BUS_A_HIGH1-17 U8-26)
    )
    (net VA10
      (pins U_VBUS_HIGH1-16 U_BUS_A_HIGH1-16 U8-23)
    )
    (net VA11
      (pins U_VBUS_HIGH1-15 U_BUS_A_HIGH1-15 U8-25)
    )
    (net VA12
      (pins U_VBUS_HIGH1-14 U_BUS_A_HIGH1-14 U8-4)
    )
    (net VA13
      (pins U_VBUS_HIGH1-13 U_BUS_A_HIGH1-13 U8-28)
    )
    (net VA14
      (pins U_VBUS_HIGH1-12 U_BUS_A_HIGH1-12 U8-3)
    )
    (net VA15
      (pins U_VBUS_HIGH1-11 U_BUS_A_HIGH1-11 U8-31)
    )
    (net DATA_KB
      (pins U_VIA_1-2 RKB2-1 JVIAS1-5 J3-1)
    )
    (net VIA1_CA1
      (pins U_VIA_1-40 JVIAS1-1)
    )
    (net VIA1_CB1
      (pins U_VIA_1-18 JVIAS1-21)
    )
    (net VIA1_CB2
      (pins U_VIA_1-19 JVIAS1-23)
    )
    (net VIA1_PA1
      (pins U_VIA_1-3 JVIAS1-7)
    )
    (net VIA1_PA2
      (pins U_VIA_1-4 JVIAS1-9)
    )
    (net VIA1_PA3
      (pins U_VIA_1-5 JVIAS1-11)
    )
    (net VIA1_PA4
      (pins U_VIA_1-6 JVIAS1-13)
    )
    (net VIA1_PA5
      (pins U_VIA_1-7 JVIAS1-15)
    )
    (net VIA1_PA6
      (pins U_VIA_1-8 JVIAS1-17)
    )
    (net VIA1_PA7
      (pins U_VIA_1-9 JVIAS1-19)
    )
    (net VB0
      (pins U_VIA_1-10 JVIAS1-25)
    )
    (net VB1
      (pins U_VIA_1-11 JVIAS1-27)
    )
    (net VB2
      (pins U_VIA_1-12 JVIAS1-29)
    )
    (net VB3
      (pins U_VIA_1-13 JVIAS1-31)
    )
    (net VB4
      (pins U_VIA_1-14 JVIAS1-33)
    )
    (net VB5
      (pins U_VIA_1-15 JVIAS1-35)
    )
    (net VB6
      (pins U_VIA_1-16 JVIAS1-37)
    )
    (net VB7
      (pins U_VIA_1-17 JVIAS1-39)
    )
    (net "Net-(R1-Pad1)"
      (pins U2-2 R1-1)
    )
    (net "Net-(R2-Pad1)"
      (pins U2-38 R2-1)
    )
    (net "Net-(R3-Pad1)"
      (pins U2-36 R3-1)
    )
    (net "~{CS_ACIA}"
      (pins U10-3 U1-1)
    )
    (net "~{CS_VIA1}"
      (pins U_VIA_1-23 U1-2)
    )
    (net "~{CS_ROMDISK}"
      (pins U_ROM_DISK1-22 U_DECODER_1-20 U1-5)
    )
    (net "unconnected-(U1-Pad8)"
      (pins U1-8)
    )
    (net "unconnected-(U1-Pad9)"
      (pins U1-9)
    )
    (net "unconnected-(U1-Pad10)"
      (pins U1-10)
    )
    (net "unconnected-(U1-Pad11)"
      (pins U1-11)
    )
    (net "unconnected-(U1-Pad13)"
      (pins U1-13)
    )
    (net "unconnected-(U1-Pad14)"
      (pins U1-14)
    )
    (net "unconnected-(U1-Pad15)"
      (pins U1-15)
    )
    (net "unconnected-(U1-Pad16)"
      (pins U1-16)
    )
    (net "unconnected-(U1-Pad17)"
      (pins U1-17)
    )
    (net "~{Device}"
      (pins U_DECODER_PLD1-21 U1-19 U1-18)
    )
    (net "unconnected-(U2-Pad1)"
      (pins U2-1)
    )
    (net "unconnected-(U2-Pad3)"
      (pins U2-3)
    )
    (net "~{IRQ}"
      (pins U_AND_OUT1-6 U2-4)
    )
    (net "unconnected-(U2-Pad5)"
      (pins U2-5)
    )
    (net "~{NMI}"
      (pins U2-6 R4-1 JDEVICES1-32)
    )
    (net "unconnected-(U2-Pad7)"
      (pins U2-7)
    )
    (net "unconnected-(U2-Pad35)"
      (pins U2-35)
    )
    (net "unconnected-(U2-Pad39)"
      (pins U2-39)
    )
    (net "~{CS_ROM}"
      (pins U_DECODER_PLD1-16 U4-20)
    )
    (net "~{CS_RAM}"
      (pins U_DECODER_PLD1-17 U8-22)
    )
    (net "unconnected-(U8-Pad1)"
      (pins U8-1)
    )
    (net "~{IRQ_VIA1}"
      (pins U_VIA_1-21 U_AND_OUT1-1)
    )
    (net "~{IRQ_ACIA}"
      (pins U_AND_OUT1-2 U10-26 R5-1)
    )
    (net "unconnected-(U10-Pad7)"
      (pins U10-7)
    )
    (net "unconnected-(U10-Pad11)"
      (pins U10-11)
    )
    (net "unconnected-(U10-Pad16)"
      (pins U10-16)
    )
    (net "unconnected-(U10-Pad17)"
      (pins U10-17)
    )
    (net ClockBank
      (pins U_DECODER_1-3 U_BANK_1-11)
    )
    (net "unconnected-(U_BANK_1-Pad12)"
      (pins U_BANK_1-12)
    )
    (net "unconnected-(U_BANK_1-Pad13)"
      (pins U_BANK_1-13)
    )
    (net "unconnected-(U_BANK_1-Pad14)"
      (pins U_BANK_1-14)
    )
    (net "unconnected-(U_BANK_1-Pad15)"
      (pins U_BANK_1-15)
    )
    (net "unconnected-(U_BANK_1-Pad16)"
      (pins U_BANK_1-16)
    )
    (net ClockLSB
      (pins U_LSB_1-11 U_DECODER_1-1)
    )
    (net ClockMSB
      (pins U_MSB_1-11 U_DECODER_1-2)
    )
    (net "Net-(D20-Pad1)"
      (pins R_POWER1-1 D20-1)
    )
    (net "unconnected-(U_DECODER_1-Pad5)"
      (pins U_DECODER_1-5)
    )
    (net "unconnected-(U_DECODER_1-Pad6)"
      (pins U_DECODER_1-6)
    )
    (net "unconnected-(U_DECODER_1-Pad7)"
      (pins U_DECODER_1-7)
    )
    (net GFXPAGE
      (pins U_VIDREG_LATCH1-13 U_ROM_ADDR_LOW1-21 U_ROM_ADDR_HIGH_1-21 DGFXPAGE1-1)
    )
    (net "~{RomDiskOE}"
      (pins U_ROM_DISK1-24 U_DECODER_1-8)
    )
    (net "unconnected-(U_DECODER_1-Pad10)"
      (pins U_DECODER_1-10)
    )
    (net "unconnected-(U_DECODER_1-Pad11)"
      (pins U_DECODER_1-11)
    )
    (net "unconnected-(U_DECODER_1-Pad13)"
      (pins U_DECODER_1-13)
    )
    (net "unconnected-(U_DECODER_1-Pad14)"
      (pins U_DECODER_1-14)
    )
    (net "unconnected-(U_DECODER_1-Pad15)"
      (pins U_DECODER_1-15)
    )
    (net "unconnected-(U_DECODER_1-Pad16)"
      (pins U_DECODER_1-16)
    )
    (net "unconnected-(U_DECODER_1-Pad17)"
      (pins U_DECODER_1-17)
    )
    (net "unconnected-(X_CLK_ACIA1-Pad1)"
      (pins X_CLK_ACIA1-1)
    )
    (net "unconnected-(J3-Pad6)"
      (pins J3-6)
    )
    (net "unconnected-(J3-Pad2)"
      (pins J3-2)
    )
    (net "unconnected-(U_DECODER_PLD1-Pad18)"
      (pins U_DECODER_PLD1-18)
    )
    (net HSYNC
      (pins U_ADDR_CNT4-9 U_ADDR_CNT3-9 U_ADDR_CNT2-9 U_ADDR_CNT1-9 U3-17 J_VGA1-13)
    )
    (net VSYNC
      (pins U3-16 J_VGA1-14)
    )
    (net VIDBUS
      (pins U_VBUS_LOW1-19 U_VBUS_HIGH1-19 U_NOT_DECODE1-12 U_DECODER_PLD1-11)
    )
    (net VIDENABLE
      (pins U_NOT_DECODE1-10 U_DECODER_PLD1-13 U_ADDR_CNT4-2 U_ADDR_CNT3-2 U_ADDR_CNT2-2
        U_ADDR_CNT1-2)
    )
    (net "Net-(DGFXPAGE1-Pad2)"
      (pins R26-1 DGFXPAGE1-2)
    )
    (net TEXTMODE
      (pins U_VID_TXTSHIFT1-6 U_VID_SHIFT1-9 U_VIDREG_LATCH1-12 U_ROM_FONTS1-22 U_ROM_FONTS1-24
        U_NOT_DECODE1-1 DTEXTMODE1-1)
    )
    (net "Net-(DTEXTMODE1-Pad2)"
      (pins R27-1 DTEXTMODE1-2)
    )
    (net "Net-(U3-Pad2)"
      (pins U_ROM_VGA1-13 U3-2)
    )
    (net "Net-(U3-Pad3)"
      (pins U_ROM_VGA1-14 U3-3)
    )
    (net "Net-(U3-Pad4)"
      (pins U_ROM_VGA1-15 U3-4)
    )
    (net "Net-(U3-Pad5)"
      (pins U_ROM_VGA1-17 U3-5)
    )
    (net "Net-(U3-Pad6)"
      (pins U_ROM_VGA1-18 U3-6)
    )
    (net DISPLAY2
      (pins U3-8 U3-14)
    )
    (net "unconnected-(U3-Pad9)"
      (pins U3-9)
    )
    (net "unconnected-(U3-Pad12)"
      (pins U3-12)
    )
    (net DISPLAY3
      (pins U_AND_OUT1-9 U3-13)
    )
    (net "unconnected-(U8-Pad2)"
      (pins U8-2)
    )
    (net "unconnected-(U_AND_OUT1-Pad11)"
      (pins U_AND_OUT1-11)
    )
    (net "unconnected-(U_AND_OUT1-Pad12)"
      (pins U_AND_OUT1-12)
    )
    (net "unconnected-(U_AND_OUT1-Pad13)"
      (pins U_AND_OUT1-13)
    )
    (net ClockVidReg
      (pins U_VIDREG_LATCH1-11 U_DECODER_1-4)
    )
    (net "unconnected-(U_DECODER_1-Pad9)"
      (pins U_DECODER_1-9)
    )
    (net "Net-(U_MEM_SRLATCH1-Pad11)"
      (pins U_MEM_SRLATCH1-12 U_MEM_SRLATCH1-11 U_DECODE_SIGS1-1)
    )
    (net PHIVGA
      (pins X_CLK_VGA1-8 U_CLOCK_DIV1-2)
    )
    (net PHI4
      (pins U_DECODE_SIGS1-21 U_CLOCK_DIV1-12 U3-11)
    )
    (net PHI8
      (pins U_DECODE_SIGS1-22 U_CLOCK_DIV1-13)
    )
    (net PHI16
      (pins U_VID_TXTSHIFT1-7 U_VID_SHIFT1-7 U_DECODE_SIGS1-23 U_CLOCK_DIV1-14)
    )
    (net DISPLAY
      (pins U_ADDR_CNT4-7 U_ADDR_CNT3-7 U_ADDR_CNT2-7 U_ADDR_CNT1-10 U_ADDR_CNT1-7
        U3-7 U3-15)
    )
    (net SHIFTOUT
      (pins U_XOR1-11 U_AND_OUT1-10)
    )
    (net "Net-(U_MEM_SRLATCH1-Pad15)"
      (pins U_MEM_SRLATCH1-15 U_DECODE_SIGS1-2)
    )
    (net VQ5
      (pins U_VERT_CNT_1-5 U_ROM_VGA1-25 U_ROM_ADDR_LOW1-5 U_ROM_ADDR_HIGH_1-5)
    )
    (net VQ4
      (pins U_VERT_CNT_1-4 U_ROM_VGA1-23 U_ROM_ADDR_LOW1-6 U_ROM_ADDR_HIGH_1-6)
    )
    (net VQ6
      (pins U_VERT_CNT_1-6 U_ROM_VGA1-4 U_ROM_ADDR_LOW1-4 U_ROM_ADDR_HIGH_1-4)
    )
    (net VQ3
      (pins U_VERT_CNT_1-3 U_ROM_VGA1-26 U_ROM_FONTS1-25 U_ROM_ADDR_LOW1-7 U_ROM_ADDR_HIGH_1-7)
    )
    (net VQ2
      (pins U_VERT_CNT_1-2 U_ROM_VGA1-27 U_ROM_FONTS1-23 U_ROM_ADDR_LOW1-8 U_ROM_ADDR_HIGH_1-8)
    )
    (net VQ1
      (pins U_VERT_CNT_1-1 U_ROM_VGA1-5 U_ROM_FONTS1-26 U_ROM_ADDR_LOW1-9 U_ROM_ADDR_HIGH_1-9)
    )
    (net VQ0
      (pins U_VERT_CNT_1-15 U_ROM_VGA1-6 U_ROM_FONTS1-27 U_ROM_ADDR_LOW1-10 U_ROM_ADDR_HIGH_1-10)
    )
    (net HRESET
      (pins U_VERT_CNT_1-13 U_VERT_CNT_1-11 U_HORIZ_CNT1-10 U3-19)
    )
    (net VRESET
      (pins U_VERT_CNT_2-10 U_VERT_CNT_1-10 U3-18)
    )
    (net VQ8
      (pins U_VERT_CNT_2-15 U_ROM_VGA1-29 U_ROM_ADDR_LOW1-25 U_ROM_ADDR_HIGH_1-25)
    )
    (net VQ7
      (pins U_VERT_CNT_1-7 U_ROM_VGA1-28 U_ROM_ADDR_LOW1-3 U_ROM_ADDR_HIGH_1-3)
    )
    (net VQ9
      (pins U_VERT_CNT_2-1 U_ROM_VGA1-3)
    )
    (net "unconnected-(U_DECODE_SIGS1-Pad3)"
      (pins U_DECODE_SIGS1-3)
    )
    (net HQ1
      (pins U_ROM_VGA1-11 U_HORIZ_CNT1-1)
    )
    (net HQ2
      (pins U_ROM_VGA1-10 U_HORIZ_CNT1-2)
    )
    (net HQ4
      (pins U_ROM_VGA1-8 U_HORIZ_CNT1-4)
    )
    (net HQ5
      (pins U_ROM_VGA1-7 U_HORIZ_CNT1-5)
    )
    (net HQ0
      (pins U_ROM_VGA1-12 U_HORIZ_CNT1-15)
    )
    (net VMLATCH
      (pins U_VDATA_LATCH1-11 U_NOT_DECODE1-6)
    )
    (net "Net-(U_DECODE_SIGS1-Pad6)"
      (pins U_MEM_SRLATCH1-5 U_DECODE_SIGS1-6)
    )
    (net N0C
      (pins U_ADDR_CNT2-10 U_ADDR_CNT1-15)
    )
    (net N1C
      (pins U_ADDR_CNT3-10 U_ADDR_CNT2-15)
    )
    (net N2C
      (pins U_ADDR_CNT4-10 U_ADDR_CNT3-15)
    )
    (net "~{CPUBUS_CS}"
      (pins U_DECODER_PLD1-23 U_BUS_DATA_1-19 U_BUS_A_LOW_1-19 U_BUS_A_HIGH1-19)
    )
    (net "unconnected-(X_CLK_VGA1-Pad1)"
      (pins X_CLK_VGA1-1)
    )
    (net LOADSHIFT
      (pins U_VID_TXTSHIFT1-15 U_VID_SHIFT1-15 U_MEM_SRLATCH1-4)
    )
    (net PLD22
      (pins U_DECODER_PLD1-22 JDEVICES1-28)
    )
    (net "unconnected-(J_VGA1-Pad4)"
      (pins J_VGA1-4)
    )
    (net "unconnected-(J_VGA1-Pad9)"
      (pins J_VGA1-9)
    )
    (net "unconnected-(J_VGA1-Pad11)"
      (pins J_VGA1-11)
    )
    (net "unconnected-(J_VGA1-Pad12)"
      (pins J_VGA1-12)
    )
    (net "unconnected-(J_VGA1-Pad15)"
      (pins J_VGA1-15)
    )
    (net "~{CS_IO2}"
      (pins U1-3 JDEVICES1-20)
    )
    (net "~{CS_IO3}"
      (pins U1-4 JDEVICES1-22)
    )
    (net "Net-(U_MEM_SRLATCH1-Pad7)"
      (pins U_NOT_DECODE1-5 U_MEM_SRLATCH1-7)
    )
    (net "Net-(U_MEM_SRLATCH1-Pad9)"
      (pins U_NOT_DECODE1-11 U_MEM_SRLATCH1-9)
    )
    (net "Net-(U_MEM_SRLATCH1-Pad13)"
      (pins U_NOT_DECODE1-13 U_MEM_SRLATCH1-13)
    )
    (net "Net-(U_ADDR_CNT1-Pad11)"
      (pins U_VBUS_LOW1-5 U_ADDR_CNT1-11)
    )
    (net "Net-(U_ADDR_CNT1-Pad12)"
      (pins U_VBUS_LOW1-4 U_ADDR_CNT1-12)
    )
    (net "Net-(U_ADDR_CNT1-Pad13)"
      (pins U_VBUS_LOW1-3 U_ADDR_CNT1-13)
    )
    (net "Net-(U_ADDR_CNT1-Pad14)"
      (pins U_VBUS_LOW1-2 U_ADDR_CNT1-14)
    )
    (net "Net-(U_ADDR_CNT2-Pad11)"
      (pins U_VBUS_LOW1-9 U_ADDR_CNT2-11)
    )
    (net "Net-(U_ADDR_CNT2-Pad12)"
      (pins U_VBUS_LOW1-8 U_ADDR_CNT2-12)
    )
    (net "Net-(U_ADDR_CNT2-Pad13)"
      (pins U_VBUS_LOW1-7 U_ADDR_CNT2-13)
    )
    (net "Net-(U_ADDR_CNT2-Pad14)"
      (pins U_VBUS_LOW1-6 U_ADDR_CNT2-14)
    )
    (net "Net-(U_ADDR_CNT3-Pad11)"
      (pins U_VBUS_HIGH1-5 U_ADDR_CNT3-11)
    )
    (net "Net-(U_ADDR_CNT3-Pad12)"
      (pins U_VBUS_HIGH1-4 U_ADDR_CNT3-12)
    )
    (net "Net-(U_ADDR_CNT3-Pad13)"
      (pins U_VBUS_HIGH1-3 U_ADDR_CNT3-13)
    )
    (net "Net-(U_ADDR_CNT3-Pad14)"
      (pins U_VBUS_HIGH1-2 U_ADDR_CNT3-14)
    )
    (net "Net-(U_ADDR_CNT4-Pad11)"
      (pins U_VBUS_HIGH1-9 U_ADDR_CNT4-11)
    )
    (net "Net-(U_ADDR_CNT4-Pad12)"
      (pins U_VBUS_HIGH1-8 U_ADDR_CNT4-12)
    )
    (net "Net-(U_ADDR_CNT4-Pad13)"
      (pins U_VBUS_HIGH1-7 U_ADDR_CNT4-13)
    )
    (net "Net-(U_ADDR_CNT4-Pad14)"
      (pins U_VBUS_HIGH1-6 U_ADDR_CNT4-14)
    )
    (net "unconnected-(U_ADDR_CNT4-Pad15)"
      (pins U_ADDR_CNT4-15)
    )
    (net "unconnected-(U_CLOCK_DIV1-Pad15)"
      (pins U_CLOCK_DIV1-15)
    )
    (net "unconnected-(U_DECODE_SIGS1-Pad9)"
      (pins U_DECODE_SIGS1-9)
    )
    (net "Net-(U_DECODE_SIGS1-Pad10)"
      (pins U_MEM_SRLATCH1-1 U_DECODE_SIGS1-10)
    )
    (net "Net-(U_DECODE_SIGS1-Pad11)"
      (pins U_MEM_SRLATCH1-3 U_MEM_SRLATCH1-2 U_DECODE_SIGS1-11)
    )
    (net HQ3
      (pins U_ROM_VGA1-9 U_HORIZ_CNT1-3)
    )
    (net GFXMODE
      (pins U_VID_TXTSHIFT1-9 U_VID_SHIFT1-6 U_ROM_ADDR_LOW1-24 U_ROM_ADDR_HIGH_1-24
        U_NOT_DECODE1-2)
    )
    (net "unconnected-(U_DECODE_SIGS1-Pad4)"
      (pins U_DECODE_SIGS1-4)
    )
    (net "Net-(U_DECODE_SIGS1-Pad5)"
      (pins U_MEM_SRLATCH1-6 U_DECODE_SIGS1-5)
    )
    (net "unconnected-(U_NOT_DECODE1-Pad8)"
      (pins U_NOT_DECODE1-8)
    )
    (net "Net-(U_DECODE_SIGS1-Pad7)"
      (pins U_MEM_SRLATCH1-14 U_MEM_SRLATCH1-10 U_DECODE_SIGS1-7)
    )
    (net "unconnected-(U_DECODE_SIGS1-Pad8)"
      (pins U_DECODE_SIGS1-8)
    )
    (net "unconnected-(U_NOT_DECODE1-Pad9)"
      (pins U_NOT_DECODE1-9)
    )
    (net "unconnected-(U_ROM_ADDR_LOW1-Pad11)"
      (pins U_ROM_ADDR_LOW1-11)
    )
    (net "unconnected-(U_ROM_ADDR_LOW1-Pad12)"
      (pins U_ROM_ADDR_LOW1-12)
    )
    (net "unconnected-(U_DECODE_SIGS1-Pad13)"
      (pins U_DECODE_SIGS1-13)
    )
    (net "unconnected-(U_DECODE_SIGS1-Pad14)"
      (pins U_DECODE_SIGS1-14)
    )
    (net "unconnected-(U_DECODE_SIGS1-Pad15)"
      (pins U_DECODE_SIGS1-15)
    )
    (net "unconnected-(U_DECODE_SIGS1-Pad16)"
      (pins U_DECODE_SIGS1-16)
    )
    (net "unconnected-(U_DECODE_SIGS1-Pad17)"
      (pins U_DECODE_SIGS1-17)
    )
    (net "unconnected-(U_ROM_ADDR_LOW1-Pad13)"
      (pins U_ROM_ADDR_LOW1-13)
    )
    (net FS4
      (pins U_VIDREG_LATCH1-15 U_ROM_FONTS1-2)
    )
    (net "unconnected-(JVIAS1-Pad10)"
      (pins JVIAS1-10)
    )
    (net FS3
      (pins U_VIDREG_LATCH1-16 U_ROM_FONTS1-3)
    )
    (net FS0
      (pins U_VIDREG_LATCH1-19 U_ROM_FONTS1-4)
    )
    (net VL7
      (pins U_VID_SHIFT1-14 U_VDATA_LATCH1-12 U_ROM_FONTS1-5)
    )
    (net VL6
      (pins U_VID_SHIFT1-12 U_VDATA_LATCH1-13 U_ROM_FONTS1-6)
    )
    (net VL5
      (pins U_VID_SHIFT1-11 U_VDATA_LATCH1-14 U_ROM_FONTS1-7)
    )
    (net VL4
      (pins U_VID_SHIFT1-10 U_VDATA_LATCH1-15 U_ROM_FONTS1-8)
    )
    (net VL3
      (pins U_VID_SHIFT1-5 U_VDATA_LATCH1-16 U_ROM_FONTS1-9)
    )
    (net VL2
      (pins U_VID_SHIFT1-4 U_VDATA_LATCH1-17 U_ROM_FONTS1-10)
    )
    (net VL1
      (pins U_VID_SHIFT1-3 U_VDATA_LATCH1-18 U_ROM_FONTS1-11)
    )
    (net VL0
      (pins U_VID_SHIFT1-2 U_VDATA_LATCH1-19 U_ROM_FONTS1-12)
    )
    (net TD0
      (pins U_VID_TXTSHIFT1-2 U_ROM_FONTS1-13)
    )
    (net "unconnected-(U_HORIZ_CNT1-Pad6)"
      (pins U_HORIZ_CNT1-6)
    )
    (net "unconnected-(U_HORIZ_CNT1-Pad7)"
      (pins U_HORIZ_CNT1-7)
    )
    (net "unconnected-(U_HORIZ_CNT1-Pad9)"
      (pins U_HORIZ_CNT1-9)
    )
    (net TD1
      (pins U_VID_TXTSHIFT1-3 U_ROM_FONTS1-14)
    )
    (net TD2
      (pins U_VID_TXTSHIFT1-4 U_ROM_FONTS1-15)
    )
    (net TD3
      (pins U_VID_TXTSHIFT1-5 U_ROM_FONTS1-17)
    )
    (net TD4
      (pins U_VID_TXTSHIFT1-10 U_ROM_FONTS1-18)
    )
    (net "unconnected-(JVIAS1-Pad12)"
      (pins JVIAS1-12)
    )
    (net "unconnected-(JVIAS1-Pad14)"
      (pins JVIAS1-14)
    )
    (net "unconnected-(JVIAS1-Pad16)"
      (pins JVIAS1-16)
    )
    (net "unconnected-(JVIAS1-Pad18)"
      (pins JVIAS1-18)
    )
    (net "unconnected-(JVIAS1-Pad20)"
      (pins JVIAS1-20)
    )
    (net "unconnected-(JVIAS1-Pad22)"
      (pins JVIAS1-22)
    )
    (net "unconnected-(JVIAS1-Pad24)"
      (pins JVIAS1-24)
    )
    (net "unconnected-(JVIAS1-Pad26)"
      (pins JVIAS1-26)
    )
    (net "unconnected-(U_XOR1-Pad1)"
      (pins U_XOR1-1)
    )
    (net "unconnected-(U_XOR1-Pad2)"
      (pins U_XOR1-2)
    )
    (net "unconnected-(U_XOR1-Pad3)"
      (pins U_XOR1-3)
    )
    (net TD5
      (pins U_VID_TXTSHIFT1-11 U_ROM_FONTS1-19)
    )
    (net TD6
      (pins U_VID_TXTSHIFT1-12 U_ROM_FONTS1-20)
    )
    (net TD7
      (pins U_VID_TXTSHIFT1-14 U_ROM_FONTS1-21)
    )
    (net FS1
      (pins U_VIDREG_LATCH1-18 U_ROM_FONTS1-28)
    )
    (net FS2
      (pins U_VIDREG_LATCH1-17 U_ROM_FONTS1-29)
    )
    (net FS5
      (pins U_VIDREG_LATCH1-14 U_ROM_FONTS1-30)
    )
    (net AR3
      (pins U_ROM_ADDR_LOW1-15 U_ADDR_CNT1-6)
    )
    (net AR4
      (pins U_ROM_ADDR_LOW1-16 U_ADDR_CNT2-3)
    )
    (net AR5
      (pins U_ROM_ADDR_LOW1-17 U_ADDR_CNT2-4)
    )
    (net AR6
      (pins U_ROM_ADDR_LOW1-18 U_ADDR_CNT2-5)
    )
    (net AR7
      (pins U_ROM_ADDR_LOW1-19 U_ADDR_CNT2-6)
    )
    (net AR8
      (pins U_ROM_ADDR_HIGH_1-11 U_ADDR_CNT3-3)
    )
    (net AR9
      (pins U_ROM_ADDR_HIGH_1-12 U_ADDR_CNT3-4)
    )
    (net AR10
      (pins U_ROM_ADDR_HIGH_1-13 U_ADDR_CNT3-5)
    )
    (net AR11
      (pins U_ROM_ADDR_HIGH_1-15 U_ADDR_CNT3-6)
    )
    (net AR15
      (pins U_ROM_ADDR_HIGH_1-19 U_ADDR_CNT4-6)
    )
    (net AR14
      (pins U_ROM_ADDR_HIGH_1-18 U_ADDR_CNT4-5)
    )
    (net AR13
      (pins U_ROM_ADDR_HIGH_1-17 U_ADDR_CNT4-4)
    )
    (net AR12
      (pins U_ROM_ADDR_HIGH_1-16 U_ADDR_CNT4-3)
    )
    (net "unconnected-(U_DECODER_PLD1-Pad19)"
      (pins U_DECODER_PLD1-19)
    )
    (net "unconnected-(U_DECODER_PLD1-Pad20)"
      (pins U_DECODER_PLD1-20)
    )
    (net "unconnected-(JVIAS1-Pad28)"
      (pins JVIAS1-28)
    )
    (net "unconnected-(JVIAS1-Pad30)"
      (pins JVIAS1-30)
    )
    (net "unconnected-(JVIAS1-Pad32)"
      (pins JVIAS1-32)
    )
    (net "unconnected-(U1-Pad6)"
      (pins U1-6)
    )
    (net "unconnected-(U1-Pad7)"
      (pins U1-7)
    )
    (net "unconnected-(U_ROM_VGA1-Pad19)"
      (pins U_ROM_VGA1-19)
    )
    (net "Net-(U_AND_OUT1-Pad3)"
      (pins U_AND_OUT1-3 U_AND_OUT1-4)
    )
    (net "unconnected-(U_ROM_VGA1-Pad20)"
      (pins U_ROM_VGA1-20)
    )
    (net "unconnected-(U_ROM_VGA1-Pad21)"
      (pins U_ROM_VGA1-21)
    )
    (net "Net-(U_VERT_CNT_1-Pad9)"
      (pins U_VERT_CNT_2-13 U_VERT_CNT_2-11 U_VERT_CNT_1-9)
    )
    (net "unconnected-(U_VERT_CNT_2-Pad2)"
      (pins U_VERT_CNT_2-2)
    )
    (net "unconnected-(U_VERT_CNT_2-Pad3)"
      (pins U_VERT_CNT_2-3)
    )
    (net "unconnected-(U_VERT_CNT_2-Pad4)"
      (pins U_VERT_CNT_2-4)
    )
    (net "unconnected-(U_VERT_CNT_2-Pad5)"
      (pins U_VERT_CNT_2-5)
    )
    (net "unconnected-(U_VERT_CNT_2-Pad6)"
      (pins U_VERT_CNT_2-6)
    )
    (net "unconnected-(U_NOT_DECODE1-Pad3)"
      (pins U_NOT_DECODE1-3)
    )
    (net "unconnected-(U_NOT_DECODE1-Pad4)"
      (pins U_NOT_DECODE1-4)
    )
    (net "unconnected-(U_VERT_CNT_2-Pad7)"
      (pins U_VERT_CNT_2-7)
    )
    (net "unconnected-(U_VERT_CNT_2-Pad9)"
      (pins U_VERT_CNT_2-9)
    )
    (net SHIFTOUT_GFX
      (pins U_XOR1-12 U_VID_SHIFT1-13)
    )
    (net SHIFTOUT_TXT
      (pins U_XOR1-13 U_VID_TXTSHIFT1-13)
    )
    (net "unconnected-(U_XOR1-Pad4)"
      (pins U_XOR1-4)
    )
    (net "unconnected-(U_XOR1-Pad5)"
      (pins U_XOR1-5)
    )
    (net "unconnected-(U_XOR1-Pad6)"
      (pins U_XOR1-6)
    )
    (net "unconnected-(U_XOR1-Pad8)"
      (pins U_XOR1-8)
    )
    (net "unconnected-(U_XOR1-Pad9)"
      (pins U_XOR1-9)
    )
    (net "unconnected-(U_XOR1-Pad10)"
      (pins U_XOR1-10)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-3]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Ground GND
      (circuit
        (use_via Via[0-3]_800:500_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
    (class Vcc VCC
      (circuit
        (use_via Via[0-3]_800:500_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
