#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c1abdd5fc0 .scope module, "iitk_mini_mips" "iitk_mini_mips" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000002c1abe237e0 .functor AND 1, v000002c1abe26500_0, L_000002c1abf1d7a0, C4<1>, C4<1>;
v000002c1abf1a1b0_0 .net *"_ivl_10", 31 0, L_000002c1abf1dd40;  1 drivers
v000002c1abf1a430_0 .net *"_ivl_20", 31 0, L_000002c1abf1d480;  1 drivers
L_000002c1abf1e1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c1abf1b010_0 .net *"_ivl_27", 0 0, L_000002c1abf1e1b0;  1 drivers
v000002c1abf1ac50_0 .net *"_ivl_36", 0 0, L_000002c1abf1c3a0;  1 drivers
v000002c1abf1aa70_0 .net *"_ivl_37", 15 0, L_000002c1abf1cda0;  1 drivers
v000002c1abf1bdd0_0 .net *"_ivl_40", 15 0, L_000002c1abf1c1c0;  1 drivers
v000002c1abf1b6f0_0 .net *"_ivl_44", 4 0, L_000002c1abf1c4e0;  1 drivers
v000002c1abf1ae30_0 .net *"_ivl_46", 4 0, L_000002c1abf1c760;  1 drivers
v000002c1abf1a890_0 .net *"_ivl_50", 3 0, L_000002c1abf1d520;  1 drivers
v000002c1abf1bd30_0 .net *"_ivl_52", 25 0, L_000002c1abf1c940;  1 drivers
L_000002c1abf1e288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c1abf1b970_0 .net/2u *"_ivl_53", 1 0, L_000002c1abf1e288;  1 drivers
v000002c1abf1be70_0 .net *"_ivl_55", 31 0, L_000002c1abf1c9e0;  1 drivers
v000002c1abf1b650_0 .net *"_ivl_57", 0 0, L_000002c1abe237e0;  1 drivers
v000002c1abf1a250_0 .net *"_ivl_59", 31 0, L_000002c1abf1cbc0;  1 drivers
v000002c1abf1a2f0_0 .net *"_ivl_61", 29 0, L_000002c1abf1ca80;  1 drivers
L_000002c1abf1e2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c1abf1a930_0 .net *"_ivl_63", 1 0, L_000002c1abf1e2d0;  1 drivers
v000002c1abf1aed0_0 .net *"_ivl_65", 31 0, L_000002c1abf1d700;  1 drivers
L_000002c1abf1e318 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002c1abf1acf0_0 .net/2u *"_ivl_67", 31 0, L_000002c1abf1e318;  1 drivers
v000002c1abf1abb0_0 .net *"_ivl_69", 31 0, L_000002c1abf1d160;  1 drivers
v000002c1abf1a610_0 .net *"_ivl_71", 31 0, L_000002c1abf1d8e0;  1 drivers
v000002c1abf1bf10_0 .net "alu_control", 3 0, v000002c1abe26280_0;  1 drivers
v000002c1abf1bab0_0 .net "alu_op", 0 0, L_000002c1abf1c800;  1 drivers
v000002c1abf1a4d0_0 .net "alu_result", 31 0, v000002c1abe257e0_0;  1 drivers
v000002c1abf1b8d0_0 .net "alu_src", 0 0, v000002c1abe25ce0_0;  1 drivers
v000002c1abf1a110_0 .net "branch", 0 0, v000002c1abe26500_0;  1 drivers
o000002c1abe29e38 .functor BUFZ 1, C4<z>; HiZ drive
v000002c1abf1a390_0 .net "clk", 0 0, o000002c1abe29e38;  0 drivers
v000002c1abf1a570_0 .net "fp_compare_result", 0 0, v000002c1abe26320_0;  1 drivers
v000002c1abf1bc90_0 .net "fp_operation", 0 0, v000002c1abe259c0_0;  1 drivers
v000002c1abf1a6b0_0 .net "fp_read_data1", 31 0, L_000002c1abe245e0;  1 drivers
v000002c1abf1bb50_0 .net "fp_read_data2", 31 0, L_000002c1abe240a0;  1 drivers
v000002c1abf1a7f0_0 .net "fp_reg_read", 0 0, v000002c1abe25d80_0;  1 drivers
v000002c1abf1ad90_0 .net "fp_reg_write", 0 0, v000002c1abe26640_0;  1 drivers
v000002c1abf1a750_0 .net "instruction", 31 0, L_000002c1abe23bd0;  1 drivers
v000002c1abf1af70_0 .net "jump", 0 0, v000002c1abe25e20_0;  1 drivers
v000002c1abf1b830_0 .net "mem_data", 31 0, L_000002c1abf1dca0;  1 drivers
v000002c1abf1b3d0_0 .net "mem_read", 0 0, v000002c1abe25100_0;  1 drivers
v000002c1abf1b0b0_0 .net "mem_to_reg", 0 0, v000002c1abe263c0_0;  1 drivers
v000002c1abf1b150_0 .net "mem_write", 0 0, v000002c1abe25f60_0;  1 drivers
v000002c1abf1a9d0_0 .net "move_cpu_to_fp", 0 0, v000002c1abe265a0_0;  1 drivers
v000002c1abf1b1f0_0 .net "move_fp_to_cpu", 0 0, v000002c1abe24de0_0;  1 drivers
v000002c1abf1b290_0 .net "pc_in", 31 0, L_000002c1abf1d980;  1 drivers
v000002c1abf1b330_0 .net "pc_out", 31 0, v000002c1abf18880_0;  1 drivers
v000002c1abf1b470_0 .net "read_data1", 31 0, L_000002c1abe24570;  1 drivers
v000002c1abf1b510_0 .net "read_data2", 31 0, L_000002c1abe241f0;  1 drivers
v000002c1abf1b5b0_0 .net "reg_dst", 0 0, v000002c1abe26820_0;  1 drivers
v000002c1abf1bbf0_0 .net "reg_write", 0 0, v000002c1abe26780_0;  1 drivers
o000002c1abe2a5b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c1abf1b790_0 .net "reset", 0 0, o000002c1abe2a5b8;  0 drivers
v000002c1abf1ba10_0 .net "sign_ext_imm", 31 0, L_000002c1abf1c620;  1 drivers
v000002c1abf1dde0_0 .net "write_reg", 4 0, L_000002c1abf1c8a0;  1 drivers
v000002c1abf1c440_0 .net "zero", 0 0, L_000002c1abf1d7a0;  1 drivers
L_000002c1abf1cee0 .part L_000002c1abe23bd0, 26, 6;
L_000002c1abf1d5c0 .part L_000002c1abe23bd0, 0, 6;
L_000002c1abf1c800 .part v000002c1abe26140_0, 0, 1;
L_000002c1abf1d200 .part L_000002c1abe23bd0, 21, 5;
L_000002c1abf1da20 .part L_000002c1abe23bd0, 16, 5;
L_000002c1abf1dd40 .functor MUXZ 32, v000002c1abe257e0_0, L_000002c1abf1dca0, v000002c1abe263c0_0, C4<>;
L_000002c1abf1c6c0 .functor MUXZ 32, L_000002c1abf1dd40, L_000002c1abe245e0, v000002c1abe24de0_0, C4<>;
L_000002c1abf1dac0 .part L_000002c1abe23bd0, 11, 5;
L_000002c1abf1c580 .part L_000002c1abe23bd0, 16, 5;
L_000002c1abf1d0c0 .part L_000002c1abe23bd0, 6, 5;
L_000002c1abf1d480 .functor MUXZ 32, v000002c1abe257e0_0, L_000002c1abf1dca0, v000002c1abe25100_0, C4<>;
L_000002c1abf1cd00 .functor MUXZ 32, L_000002c1abf1d480, L_000002c1abe24570, v000002c1abe265a0_0, C4<>;
L_000002c1abf1c080 .concat [ 1 1 0 0], L_000002c1abf1c800, L_000002c1abf1e1b0;
L_000002c1abf1cc60 .part L_000002c1abe23bd0, 0, 6;
L_000002c1abf1db60 .functor MUXZ 32, L_000002c1abe241f0, L_000002c1abf1c620, v000002c1abe25ce0_0, C4<>;
L_000002c1abf1d020 .functor MUXZ 32, L_000002c1abe241f0, L_000002c1abe245e0, v000002c1abe25d80_0, C4<>;
L_000002c1abf1c3a0 .part L_000002c1abe23bd0, 15, 1;
LS_000002c1abf1cda0_0_0 .concat [ 1 1 1 1], L_000002c1abf1c3a0, L_000002c1abf1c3a0, L_000002c1abf1c3a0, L_000002c1abf1c3a0;
LS_000002c1abf1cda0_0_4 .concat [ 1 1 1 1], L_000002c1abf1c3a0, L_000002c1abf1c3a0, L_000002c1abf1c3a0, L_000002c1abf1c3a0;
LS_000002c1abf1cda0_0_8 .concat [ 1 1 1 1], L_000002c1abf1c3a0, L_000002c1abf1c3a0, L_000002c1abf1c3a0, L_000002c1abf1c3a0;
LS_000002c1abf1cda0_0_12 .concat [ 1 1 1 1], L_000002c1abf1c3a0, L_000002c1abf1c3a0, L_000002c1abf1c3a0, L_000002c1abf1c3a0;
L_000002c1abf1cda0 .concat [ 4 4 4 4], LS_000002c1abf1cda0_0_0, LS_000002c1abf1cda0_0_4, LS_000002c1abf1cda0_0_8, LS_000002c1abf1cda0_0_12;
L_000002c1abf1c1c0 .part L_000002c1abe23bd0, 0, 16;
L_000002c1abf1c620 .concat [ 16 16 0 0], L_000002c1abf1c1c0, L_000002c1abf1cda0;
L_000002c1abf1c4e0 .part L_000002c1abe23bd0, 11, 5;
L_000002c1abf1c760 .part L_000002c1abe23bd0, 16, 5;
L_000002c1abf1c8a0 .functor MUXZ 5, L_000002c1abf1c760, L_000002c1abf1c4e0, v000002c1abe26820_0, C4<>;
L_000002c1abf1d520 .part v000002c1abf18880_0, 28, 4;
L_000002c1abf1c940 .part L_000002c1abe23bd0, 0, 26;
L_000002c1abf1c9e0 .concat [ 2 26 4 0], L_000002c1abf1e288, L_000002c1abf1c940, L_000002c1abf1d520;
L_000002c1abf1ca80 .part L_000002c1abf1c620, 0, 30;
L_000002c1abf1cbc0 .concat [ 2 30 0 0], L_000002c1abf1e2d0, L_000002c1abf1ca80;
L_000002c1abf1d700 .arith/sum 32, v000002c1abf18880_0, L_000002c1abf1cbc0;
L_000002c1abf1d160 .arith/sum 32, v000002c1abf18880_0, L_000002c1abf1e318;
L_000002c1abf1d8e0 .functor MUXZ 32, L_000002c1abf1d160, L_000002c1abf1d700, L_000002c1abe237e0, C4<>;
L_000002c1abf1d980 .functor MUXZ 32, L_000002c1abf1d8e0, L_000002c1abf1c9e0, v000002c1abe25e20_0, C4<>;
S_000002c1abdd6150 .scope module, "alu_ctrl_inst" "alu_control" 2 84, 3 1 0, S_000002c1abdd5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "fp_operation";
    .port_info 3 /OUTPUT 4 "alu_control";
v000002c1abe26280_0 .var "alu_control", 3 0;
v000002c1abe25240_0 .net "alu_op", 1 0, L_000002c1abf1c080;  1 drivers
v000002c1abe25c40_0 .net "fp_operation", 0 0, v000002c1abe259c0_0;  alias, 1 drivers
v000002c1abe25420_0 .net "funct", 5 0, L_000002c1abf1cc60;  1 drivers
E_000002c1abe185e0 .event anyedge, v000002c1abe25c40_0, v000002c1abe25420_0, v000002c1abe25240_0;
S_000002c1abdb23b0 .scope module, "alu_inst" "alu" 2 92, 4 1 0, S_000002c1abdd5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "fp_compare_result";
L_000002c1abf1e1f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c1abe254c0_0 .net/2u *"_ivl_0", 31 0, L_000002c1abf1e1f8;  1 drivers
v000002c1abe24ca0_0 .net "alu_control", 3 0, v000002c1abe26280_0;  alias, 1 drivers
v000002c1abe25380_0 .var "exp1", 7 0;
v000002c1abe25560_0 .var "exp2", 7 0;
v000002c1abe261e0_0 .var "exp_result", 7 0;
v000002c1abe26320_0 .var "fp_compare_result", 0 0;
v000002c1abe24e80_0 .net "input1", 31 0, L_000002c1abe24570;  alias, 1 drivers
v000002c1abe25600_0 .net "input2", 31 0, L_000002c1abf1db60;  1 drivers
v000002c1abe25b00_0 .var "mant1", 23 0;
v000002c1abe24c00_0 .var "mant2", 23 0;
v000002c1abe256a0_0 .var "mant_product", 47 0;
v000002c1abe257e0_0 .var "result", 31 0;
v000002c1abe25880_0 .var "sign1", 0 0;
v000002c1abe260a0_0 .var "sign2", 0 0;
v000002c1abe24d40_0 .var "sign_result", 0 0;
v000002c1abe24fc0_0 .net "zero", 0 0, L_000002c1abf1d7a0;  alias, 1 drivers
E_000002c1abe181e0/0 .event anyedge, v000002c1abe26280_0, v000002c1abe24e80_0, v000002c1abe25600_0, v000002c1abe25880_0;
E_000002c1abe181e0/1 .event anyedge, v000002c1abe260a0_0, v000002c1abe25380_0, v000002c1abe25560_0, v000002c1abe25b00_0;
E_000002c1abe181e0/2 .event anyedge, v000002c1abe24c00_0, v000002c1abe256a0_0, v000002c1abe261e0_0, v000002c1abe24d40_0;
E_000002c1abe181e0 .event/or E_000002c1abe181e0/0, E_000002c1abe181e0/1, E_000002c1abe181e0/2;
L_000002c1abf1d7a0 .cmp/eq 32, v000002c1abe257e0_0, L_000002c1abf1e1f8;
S_000002c1abdb2540 .scope module, "cu_inst" "control_unit" 2 32, 5 1 0, S_000002c1abdd5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "reg_dst";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "alu_op";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "fp_reg_write";
    .port_info 12 /OUTPUT 1 "fp_reg_read";
    .port_info 13 /OUTPUT 1 "fp_operation";
    .port_info 14 /OUTPUT 1 "move_fp_to_cpu";
    .port_info 15 /OUTPUT 1 "move_cpu_to_fp";
P_000002c1abdd94e0 .param/l "ADDI" 0 5 34, C4<001000>;
P_000002c1abdd9518 .param/l "ANDI" 0 5 35, C4<001100>;
P_000002c1abdd9550 .param/l "BEQ" 0 5 29, C4<000100>;
P_000002c1abdd9588 .param/l "BNE" 0 5 30, C4<000101>;
P_000002c1abdd95c0 .param/l "CP1" 0 5 42, C4<010001>;
P_000002c1abdd95f8 .param/l "J" 0 5 31, C4<000010>;
P_000002c1abdd9630 .param/l "LW" 0 5 25, C4<100011>;
P_000002c1abdd9668 .param/l "LWC1" 0 5 40, C4<110001>;
P_000002c1abdd96a0 .param/l "ORI" 0 5 36, C4<001101>;
P_000002c1abdd96d8 .param/l "R_TYPE" 0 5 22, C4<000000>;
P_000002c1abdd9710 .param/l "SW" 0 5 26, C4<101011>;
P_000002c1abdd9748 .param/l "SWC1" 0 5 41, C4<111001>;
P_000002c1abdd9780 .param/l "XORI" 0 5 37, C4<001110>;
v000002c1abe26140_0 .var "alu_op", 1 0;
v000002c1abe25ce0_0 .var "alu_src", 0 0;
v000002c1abe26500_0 .var "branch", 0 0;
v000002c1abe259c0_0 .var "fp_operation", 0 0;
v000002c1abe25d80_0 .var "fp_reg_read", 0 0;
v000002c1abe26640_0 .var "fp_reg_write", 0 0;
v000002c1abe25a60_0 .net "funct", 5 0, L_000002c1abf1d5c0;  1 drivers
v000002c1abe25e20_0 .var "jump", 0 0;
v000002c1abe25100_0 .var "mem_read", 0 0;
v000002c1abe263c0_0 .var "mem_to_reg", 0 0;
v000002c1abe25f60_0 .var "mem_write", 0 0;
v000002c1abe265a0_0 .var "move_cpu_to_fp", 0 0;
v000002c1abe24de0_0 .var "move_fp_to_cpu", 0 0;
v000002c1abe266e0_0 .net "opcode", 5 0, L_000002c1abf1cee0;  1 drivers
v000002c1abe26820_0 .var "reg_dst", 0 0;
v000002c1abe26780_0 .var "reg_write", 0 0;
E_000002c1abe18e60 .event anyedge, v000002c1abe266e0_0, v000002c1abe25a60_0;
S_000002c1abdd97c0 .scope module, "dm_inst" "data_memory" 2 102, 6 1 0, S_000002c1abdd5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v000002c1abe24a20_0 .net *"_ivl_0", 31 0, L_000002c1abf1df20;  1 drivers
v000002c1abe12050_0 .net *"_ivl_3", 9 0, L_000002c1abf1d660;  1 drivers
v000002c1abe12230_0 .net *"_ivl_4", 12 0, L_000002c1abf1d840;  1 drivers
L_000002c1abf1e240 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002c1abf19a00_0 .net *"_ivl_7", 2 0, L_000002c1abf1e240;  1 drivers
o000002c1abe29e08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002c1abf18ce0_0 name=_ivl_8
v000002c1abf18560_0 .net "address", 31 0, v000002c1abe257e0_0;  alias, 1 drivers
v000002c1abf18380_0 .net "clk", 0 0, o000002c1abe29e38;  alias, 0 drivers
v000002c1abf18d80_0 .var/i "i", 31 0;
v000002c1abf19000_0 .net "mem_read", 0 0, v000002c1abe25100_0;  alias, 1 drivers
v000002c1abf19dc0_0 .net "mem_write", 0 0, v000002c1abe25f60_0;  alias, 1 drivers
v000002c1abf18c40 .array "memory", 2047 0, 31 0;
v000002c1abf18a60_0 .net "read_data", 31 0, L_000002c1abf1dca0;  alias, 1 drivers
v000002c1abf181a0_0 .net "write_data", 31 0, L_000002c1abf1d020;  1 drivers
E_000002c1abe18460 .event posedge, v000002c1abf18380_0;
L_000002c1abf1df20 .array/port v000002c1abf18c40, L_000002c1abf1d840;
L_000002c1abf1d660 .part v000002c1abe257e0_0, 2, 10;
L_000002c1abf1d840 .concat [ 10 3 0 0], L_000002c1abf1d660, L_000002c1abf1e240;
L_000002c1abf1dca0 .functor MUXZ 32, o000002c1abe29e08, L_000002c1abf1df20, v000002c1abe25100_0, C4<>;
S_000002c1abdf2f60 .scope module, "fp_rf_inst" "fp_register_file" 2 69, 7 1 0, S_000002c1abdd5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "fp_reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_000002c1abe245e0 .functor BUFZ 32, L_000002c1abf1cb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c1abe240a0 .functor BUFZ 32, L_000002c1abf1d340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c1abf189c0_0 .net *"_ivl_0", 31 0, L_000002c1abf1cb20;  1 drivers
v000002c1abf19780_0 .net *"_ivl_10", 6 0, L_000002c1abf1c300;  1 drivers
L_000002c1abf1e168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c1abf184c0_0 .net *"_ivl_13", 1 0, L_000002c1abf1e168;  1 drivers
v000002c1abf186a0_0 .net *"_ivl_2", 6 0, L_000002c1abf1d2a0;  1 drivers
L_000002c1abf1e120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c1abf18240_0 .net *"_ivl_5", 1 0, L_000002c1abf1e120;  1 drivers
v000002c1abf19e60_0 .net *"_ivl_8", 31 0, L_000002c1abf1d340;  1 drivers
v000002c1abf19be0_0 .net "clk", 0 0, o000002c1abe29e38;  alias, 0 drivers
v000002c1abf19500_0 .net "fp_reg_write", 0 0, v000002c1abe26640_0;  alias, 1 drivers
v000002c1abf187e0 .array "fp_registers", 31 0, 31 0;
v000002c1abf19aa0_0 .var/i "i", 31 0;
v000002c1abf19b40_0 .net "read_data1", 31 0, L_000002c1abe245e0;  alias, 1 drivers
v000002c1abf19c80_0 .net "read_data2", 31 0, L_000002c1abe240a0;  alias, 1 drivers
v000002c1abf191e0_0 .net "read_reg1", 4 0, L_000002c1abf1dac0;  1 drivers
v000002c1abf19d20_0 .net "read_reg2", 4 0, L_000002c1abf1c580;  1 drivers
v000002c1abf19f00_0 .net "write_data", 31 0, L_000002c1abf1cd00;  1 drivers
v000002c1abf182e0_0 .net "write_reg", 4 0, L_000002c1abf1d0c0;  1 drivers
L_000002c1abf1cb20 .array/port v000002c1abf187e0, L_000002c1abf1d2a0;
L_000002c1abf1d2a0 .concat [ 5 2 0 0], L_000002c1abf1dac0, L_000002c1abf1e120;
L_000002c1abf1d340 .array/port v000002c1abf187e0, L_000002c1abf1c300;
L_000002c1abf1c300 .concat [ 5 2 0 0], L_000002c1abf1c580, L_000002c1abf1e168;
S_000002c1abdf30f0 .scope module, "im_inst" "instruction_memory" 2 26, 8 1 0, S_000002c1abdd5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000002c1abe23bd0 .functor BUFZ 32, L_000002c1abf1ce40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c1abf18420_0 .net *"_ivl_0", 31 0, L_000002c1abf1ce40;  1 drivers
v000002c1abf18600_0 .net *"_ivl_3", 9 0, L_000002c1abf1d3e0;  1 drivers
v000002c1abf18e20_0 .net *"_ivl_4", 11 0, L_000002c1abf1c120;  1 drivers
L_000002c1abf1e048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c1abf19460_0 .net *"_ivl_7", 1 0, L_000002c1abf1e048;  1 drivers
v000002c1abf18060_0 .net "address", 31 0, v000002c1abf18880_0;  alias, 1 drivers
v000002c1abf18740_0 .net "instruction", 31 0, L_000002c1abe23bd0;  alias, 1 drivers
v000002c1abf190a0 .array "memory", 1023 0, 31 0;
L_000002c1abf1ce40 .array/port v000002c1abf190a0, L_000002c1abf1c120;
L_000002c1abf1d3e0 .part v000002c1abf18880_0, 2, 10;
L_000002c1abf1c120 .concat [ 10 2 0 0], L_000002c1abf1d3e0, L_000002c1abf1e048;
S_000002c1abdc5c60 .scope module, "pc_inst" "pc_register" 2 18, 9 1 0, S_000002c1abdd5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000002c1abf18100_0 .net "clk", 0 0, o000002c1abe29e38;  alias, 0 drivers
v000002c1abf198c0_0 .net "pc_in", 31 0, L_000002c1abf1d980;  alias, 1 drivers
v000002c1abf18880_0 .var "pc_out", 31 0;
v000002c1abf19820_0 .net "reset", 0 0, o000002c1abe2a5b8;  alias, 0 drivers
E_000002c1abe189a0 .event posedge, v000002c1abf19820_0, v000002c1abf18380_0;
S_000002c1abdc5df0 .scope module, "rf_inst" "register_file" 2 54, 10 1 0, S_000002c1abdd5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_000002c1abe24570 .functor BUFZ 32, L_000002c1abf1c260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c1abe241f0 .functor BUFZ 32, L_000002c1abf1cf80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c1abf19140_0 .net *"_ivl_0", 31 0, L_000002c1abf1c260;  1 drivers
v000002c1abf18f60_0 .net *"_ivl_10", 6 0, L_000002c1abf1de80;  1 drivers
L_000002c1abf1e0d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c1abf19960_0 .net *"_ivl_13", 1 0, L_000002c1abf1e0d8;  1 drivers
v000002c1abf193c0_0 .net *"_ivl_2", 6 0, L_000002c1abf1dc00;  1 drivers
L_000002c1abf1e090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c1abf18920_0 .net *"_ivl_5", 1 0, L_000002c1abf1e090;  1 drivers
v000002c1abf18b00_0 .net *"_ivl_8", 31 0, L_000002c1abf1cf80;  1 drivers
v000002c1abf18ba0_0 .net "clk", 0 0, o000002c1abe29e38;  alias, 0 drivers
v000002c1abf19280_0 .net "read_data1", 31 0, L_000002c1abe24570;  alias, 1 drivers
v000002c1abf18ec0_0 .net "read_data2", 31 0, L_000002c1abe241f0;  alias, 1 drivers
v000002c1abf195a0_0 .net "read_reg1", 4 0, L_000002c1abf1d200;  1 drivers
v000002c1abf19320_0 .net "read_reg2", 4 0, L_000002c1abf1da20;  1 drivers
v000002c1abf19640_0 .net "reg_write", 0 0, v000002c1abe26780_0;  alias, 1 drivers
v000002c1abf196e0 .array "registers", 31 0, 31 0;
v000002c1abf1ab10_0 .net "write_data", 31 0, L_000002c1abf1c6c0;  1 drivers
v000002c1abf1a070_0 .net "write_reg", 4 0, L_000002c1abf1c8a0;  alias, 1 drivers
L_000002c1abf1c260 .array/port v000002c1abf196e0, L_000002c1abf1dc00;
L_000002c1abf1dc00 .concat [ 5 2 0 0], L_000002c1abf1d200, L_000002c1abf1e090;
L_000002c1abf1cf80 .array/port v000002c1abf196e0, L_000002c1abf1de80;
L_000002c1abf1de80 .concat [ 5 2 0 0], L_000002c1abf1da20, L_000002c1abf1e0d8;
    .scope S_000002c1abdc5c60;
T_0 ;
    %wait E_000002c1abe189a0;
    %load/vec4 v000002c1abf19820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c1abf18880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002c1abf198c0_0;
    %assign/vec4 v000002c1abf18880_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002c1abdf30f0;
T_1 ;
    %vpi_call 8 9 "$display", "Loading instructions for bucket sort..." {0 0 0};
    %pushi/vec4 1007681536, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 907018240, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1007747072, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 909181440, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1007812608, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 911343872, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 2387214436, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 3238526976, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1174405254, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1175060482, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1174405389, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1140981760, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 153633, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 151744, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 152768, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 21516320, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 22106144, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 743552, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 24270880, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 2372665344, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 2909536256, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 562888703, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 811136, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 25845792, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 3851157504, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 554172420, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 355008493, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 542848, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 551040, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 548992, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 543040, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 19548192, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 20006944, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 19021856, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1058849, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 23080993, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 372769, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 2361851904, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 537591809, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 23549994, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 291504152, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 749696, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 47083552, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 3317760000, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 560857087, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 94371847, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 880768, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 47083552, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 3317694464, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1174471104, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1158479878, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 567148548, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 3854565376, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 565051391, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 134217740, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 564854785, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 760000, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 47618080, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 3865116672, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 134217740, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 688455690, 0, 32;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 354484204, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 537001994, 0, 32;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 3305111552, 0, 32;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1174675506, 0, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1157693444, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1174430464, 0, 32;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 537001986, 0, 32;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 1006899201, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 537001988, 0, 32;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 554172420, 0, 32;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 690552932, 0, 32;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 354484209, 0, 32;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf190a0, 4, 0;
    %vpi_call 8 173 "$display", "Instructions loaded successfully." {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002c1abdb2540;
T_2 ;
    %wait E_000002c1abe18e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe26820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe25ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe263c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe26780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe25100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe25f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe26500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c1abe26140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe25e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe26640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe25d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe259c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe24de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe265a0_0, 0, 1;
    %load/vec4 v000002c1abe266e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26780_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c1abe26140_0, 0, 2;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe263c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25100_0, 0, 1;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25f60_0, 0, 1;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26500_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c1abe26140_0, 0, 2;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26500_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c1abe26140_0, 0, 2;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25e20_0, 0, 1;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26780_0, 0, 1;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26780_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002c1abe26140_0, 0, 2;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26780_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002c1abe26140_0, 0, 2;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26640_0, 0, 1;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe25d80_0, 0, 1;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v000002c1abe25a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe259c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26640_0, 0, 1;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe24de0_0, 0, 1;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe265a0_0, 0, 1;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002c1abdc5df0;
T_3 ;
    %wait E_000002c1abe18460;
    %load/vec4 v000002c1abf19640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002c1abf1ab10_0;
    %load/vec4 v000002c1abf1a070_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c1abf196e0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002c1abdf2f60;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c1abf19aa0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002c1abf19aa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002c1abf19aa0_0;
    %store/vec4a v000002c1abf187e0, 4, 0;
    %load/vec4 v000002c1abf19aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c1abf19aa0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000002c1abdf2f60;
T_5 ;
    %wait E_000002c1abe18460;
    %load/vec4 v000002c1abf19500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002c1abf19f00_0;
    %load/vec4 v000002c1abf182e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c1abf187e0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002c1abdd6150;
T_6 ;
    %wait E_000002c1abe185e0;
    %load/vec4 v000002c1abe25c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002c1abe25420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002c1abe25240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.14;
T_6.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.14;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.14;
T_6.11 ;
    %load/vec4 v000002c1abe25420_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.21 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.22 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.23 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.25;
T_6.25 ;
    %pop/vec4 1;
    %jmp T_6.14;
T_6.12 ;
    %load/vec4 v000002c1abe25420_0;
    %parti/s 3, 3, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.30;
T_6.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.30;
T_6.27 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.30;
T_6.28 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002c1abe26280_0, 0, 4;
    %jmp T_6.30;
T_6.30 ;
    %pop/vec4 1;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002c1abdb23b0;
T_7 ;
    %wait E_000002c1abe181e0;
    %load/vec4 v000002c1abe24ca0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000002c1abe24e80_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002c1abe25880_0, 0, 1;
    %load/vec4 v000002c1abe25600_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002c1abe260a0_0, 0, 1;
    %load/vec4 v000002c1abe24e80_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000002c1abe25380_0, 0, 8;
    %load/vec4 v000002c1abe25600_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000002c1abe25560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002c1abe24e80_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002c1abe25b00_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002c1abe25600_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002c1abe24c00_0, 0, 24;
T_7.0 ;
    %load/vec4 v000002c1abe24ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %and;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %or;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %add;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %sub;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %xor;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %or;
    %inv;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v000002c1abe25880_0;
    %load/vec4 v000002c1abe260a0_0;
    %xor;
    %store/vec4 v000002c1abe24d40_0, 0, 1;
    %load/vec4 v000002c1abe25380_0;
    %load/vec4 v000002c1abe25560_0;
    %add;
    %subi 127, 0, 8;
    %store/vec4 v000002c1abe261e0_0, 0, 8;
    %load/vec4 v000002c1abe25b00_0;
    %pad/u 48;
    %load/vec4 v000002c1abe24c00_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000002c1abe256a0_0, 0, 48;
    %load/vec4 v000002c1abe256a0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %load/vec4 v000002c1abe256a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002c1abe256a0_0, 0, 48;
    %load/vec4 v000002c1abe261e0_0;
    %addi 1, 0, 8;
    %store/vec4 v000002c1abe261e0_0, 0, 8;
T_7.19 ;
    %load/vec4 v000002c1abe24d40_0;
    %load/vec4 v000002c1abe261e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002c1abe256a0_0;
    %parti/s 23, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v000002c1abe24e80_0;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v000002c1abe24e80_0;
    %load/vec4 v000002c1abe25600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002c1abe26320_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.14 ;
    %load/vec4 v000002c1abe25880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.23, 9;
    %load/vec4 v000002c1abe260a0_0;
    %nor/r;
    %and;
T_7.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c1abe26320_0, 0, 1;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v000002c1abe25880_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.26, 9;
    %load/vec4 v000002c1abe260a0_0;
    %and;
T_7.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c1abe26320_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v000002c1abe25880_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.29, 9;
    %load/vec4 v000002c1abe260a0_0;
    %nor/r;
    %and;
T_7.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v000002c1abe25380_0;
    %load/vec4 v000002c1abe25560_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_7.30, 5;
    %load/vec4 v000002c1abe25380_0;
    %load/vec4 v000002c1abe25560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.31, 4;
    %load/vec4 v000002c1abe25b00_0;
    %load/vec4 v000002c1abe24c00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.31;
    %or;
T_7.30;
    %store/vec4 v000002c1abe26320_0, 0, 1;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v000002c1abe25560_0;
    %load/vec4 v000002c1abe25380_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_7.32, 5;
    %load/vec4 v000002c1abe25380_0;
    %load/vec4 v000002c1abe25560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.33, 4;
    %load/vec4 v000002c1abe24c00_0;
    %load/vec4 v000002c1abe25b00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.33;
    %or;
T_7.32;
    %store/vec4 v000002c1abe26320_0, 0, 1;
T_7.28 ;
T_7.25 ;
T_7.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c1abe257e0_0, 0, 32;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002c1abdd97c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c1abf18d80_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002c1abf18d80_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002c1abf18d80_0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %load/vec4 v000002c1abf18d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c1abf18d80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1039921342, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %pushi/vec4 1049360335, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %pushi/vec4 1043333120, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %pushi/vec4 1052022669, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %pushi/vec4 1041361797, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %pushi/vec4 1057727971, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %pushi/vec4 1046155048, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %pushi/vec4 1064891843, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %pushi/vec4 1092616192, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002c1abf18d80_0, 0, 32;
T_8.2 ;
    %load/vec4 v000002c1abf18d80_0;
    %cmpi/s 110, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002c1abf18d80_0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %load/vec4 v000002c1abf18d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c1abf18d80_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v000002c1abf18d80_0, 0, 32;
T_8.4 ;
    %load/vec4 v000002c1abf18d80_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_8.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002c1abf18d80_0;
    %store/vec4a v000002c1abf18c40, 4, 0;
    %load/vec4 v000002c1abf18d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c1abf18d80_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %end;
    .thread T_8;
    .scope S_000002c1abdd97c0;
T_9 ;
    %wait E_000002c1abe18460;
    %load/vec4 v000002c1abf19dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002c1abf181a0_0;
    %load/vec4 v000002c1abf18560_0;
    %parti/s 10, 2, 3;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c1abf18c40, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "iitk_mini_mips.v";
    "alu_control.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "fp_register_file.v";
    "instruction_memory.v";
    "pc_register.v";
    "register_file.v";
