
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2015  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.5+461 (git sha1 22c549a, clang 3.4 -fPIC -Os)


-- Parsing `src/lc4_single.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/lc4_single.v' to AST representation.
Generating RTLIL representation for module `\lc4_processor'.
Generating RTLIL representation for module `\control_mux'.
Generating RTLIL representation for module `\reg_input_mux'.
Generating RTLIL representation for module `\nzp_calculator'.
Generating RTLIL representation for module `\branch_logic'.
Generating RTLIL representation for module `\branch_mux'.
Successfully finished Verilog frontend.

-- Parsing `src/include/register.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/include/register.v' to AST representation.
Generating RTLIL representation for module `\Nbit_reg'.
Successfully finished Verilog frontend.

-- Parsing `src/lc4_alu.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/lc4_alu.v' to AST representation.
Generating RTLIL representation for module `\lc4_alu'.
Generating RTLIL representation for module `\arith'.
Generating RTLIL representation for module `\logical'.
Generating RTLIL representation for module `\constant'.
Generating RTLIL representation for module `\compare'.
Generating RTLIL representation for module `\shifter'.
Generating RTLIL representation for module `\leftShift'.
Generating RTLIL representation for module `\rightShiftLogical'.
Generating RTLIL representation for module `\rightShiftAri'.
Successfully finished Verilog frontend.

-- Parsing `src/lc4_divider.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/lc4_divider.v' to AST representation.
Generating RTLIL representation for module `\lc4_divider'.
Generating RTLIL representation for module `\lc4_divider_one_iter'.
Successfully finished Verilog frontend.

-- Parsing `src/lc4_regfile.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/lc4_regfile.v' to AST representation.
Generating RTLIL representation for module `\lc4_regfile'.
Generating RTLIL representation for module `\one_hot_decoder'.
Generating RTLIL representation for module `\Nbit_mux8to1'.
Successfully finished Verilog frontend.

-- Parsing `src/include/lc4_decoder.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend.
Parsing Verilog input from `src/include/lc4_decoder.v' to AST representation.
Generating RTLIL representation for module `\lc4_decoder'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -abc2  -blif outputs/test.blif' --

7. Executing SYNTH_ICE40 pass.

7.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.2.1. Finding top of design hierarchy..
root of   0 design levels: lc4_decoder         
root of   0 design levels: Nbit_mux8to1        
root of   0 design levels: one_hot_decoder     
root of   1 design levels: lc4_regfile         
root of   0 design levels: lc4_divider_one_iter
root of   1 design levels: lc4_divider         
root of   0 design levels: rightShiftAri       
root of   0 design levels: rightShiftLogical   
root of   0 design levels: leftShift           
root of   1 design levels: shifter             
root of   0 design levels: compare             
root of   0 design levels: constant            
root of   0 design levels: logical             
root of   2 design levels: arith               
root of   3 design levels: lc4_alu             
root of   0 design levels: Nbit_reg            
root of   0 design levels: branch_mux          
root of   0 design levels: branch_logic        
root of   0 design levels: nzp_calculator      
root of   0 design levels: reg_input_mux       
root of   0 design levels: control_mux         
root of   4 design levels: lc4_processor       
Automatically selected lc4_processor as design top module.

7.2.2. Analyzing design hierarchy..
Top module:  \lc4_processor
Used module:     \branch_mux
Used module:     \branch_logic
Used module:     \Nbit_reg
Used module:     \nzp_calculator
Used module:     \reg_input_mux
Used module:     \control_mux
Used module:     \lc4_alu
Used module:         \leftShift
Used module:         \compare
Used module:         \constant
Used module:         \shifter
Used module:             \rightShiftAri
Used module:             \rightShiftLogical
Used module:         \logical
Used module:         \arith
Used module:             \lc4_divider
Used module:                 \lc4_divider_one_iter
Used module:     \lc4_regfile
Used module:         \Nbit_mux8to1
Used module:         \one_hot_decoder
Used module:     \lc4_decoder

7.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 3
Generating RTLIL representation for module `$paramod\Nbit_reg\n=3'.

7.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 16
Parameter 2 (\r) = 16'1000001000000000
Generating RTLIL representation for module `$paramod\Nbit_reg\n=16\r=16'1000001000000000'.

7.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_mux8to1'.
Parameter 1 (\N) = 16
Generating RTLIL representation for module `$paramod\Nbit_mux8to1\N=16'.

7.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_mux8to1'.
Parameter 1 (\N) = 16
Found cached RTLIL representation for module `$paramod\Nbit_mux8to1\N=16'.

7.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 16
Generating RTLIL representation for module `$paramod\Nbit_reg\n=16'.

7.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 16
Found cached RTLIL representation for module `$paramod\Nbit_reg\n=16'.

7.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 16
Found cached RTLIL representation for module `$paramod\Nbit_reg\n=16'.

7.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 16
Found cached RTLIL representation for module `$paramod\Nbit_reg\n=16'.

7.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 16
Found cached RTLIL representation for module `$paramod\Nbit_reg\n=16'.

7.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 16
Found cached RTLIL representation for module `$paramod\Nbit_reg\n=16'.

7.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 16
Found cached RTLIL representation for module `$paramod\Nbit_reg\n=16'.

7.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\Nbit_reg'.
Parameter 1 (\n) = 16
Found cached RTLIL representation for module `$paramod\Nbit_reg\n=16'.

7.2.15. Analyzing design hierarchy..
Top module:  \lc4_processor
Used module:     \branch_mux
Used module:     \branch_logic
Used module:     $paramod\Nbit_reg\n=3
Used module:     \nzp_calculator
Used module:     \reg_input_mux
Used module:     \control_mux
Used module:     \lc4_alu
Used module:         \leftShift
Used module:         \compare
Used module:         \constant
Used module:         \shifter
Used module:             \rightShiftAri
Used module:             \rightShiftLogical
Used module:         \logical
Used module:         \arith
Used module:             \lc4_divider
Used module:                 \lc4_divider_one_iter
Used module:     \lc4_regfile
Used module:         $paramod\Nbit_mux8to1\N=16
Used module:         $paramod\Nbit_reg\n=16
Used module:         \one_hot_decoder
Used module:     \lc4_decoder
Used module:     $paramod\Nbit_reg\n=16\r=16'1000001000000000

7.2.16. Analyzing design hierarchy..
Top module:  \lc4_processor
Used module:     \branch_mux
Used module:     \branch_logic
Used module:     $paramod\Nbit_reg\n=3
Used module:     \nzp_calculator
Used module:     \reg_input_mux
Used module:     \control_mux
Used module:     \lc4_alu
Used module:         \leftShift
Used module:         \compare
Used module:         \constant
Used module:         \shifter
Used module:             \rightShiftAri
Used module:             \rightShiftLogical
Used module:         \logical
Used module:         \arith
Used module:             \lc4_divider
Used module:                 \lc4_divider_one_iter
Used module:     \lc4_regfile
Used module:         $paramod\Nbit_mux8to1\N=16
Used module:         $paramod\Nbit_reg\n=16
Used module:         \one_hot_decoder
Used module:     \lc4_decoder
Used module:     $paramod\Nbit_reg\n=16\r=16'1000001000000000
Removing unused module `\Nbit_mux8to1'.
Removing unused module `\Nbit_reg'.
Removed 2 unused modules.
Mapping positional arguments of cell lc4_regfile.mux2 ($paramod\Nbit_mux8to1\N=16).
Mapping positional arguments of cell lc4_regfile.mux1 ($paramod\Nbit_mux8to1\N=16).
Mapping positional arguments of cell lc4_regfile.r7_m ($paramod\Nbit_reg\n=16).
Mapping positional arguments of cell lc4_regfile.r6_m ($paramod\Nbit_reg\n=16).
Mapping positional arguments of cell lc4_regfile.r5_m ($paramod\Nbit_reg\n=16).
Mapping positional arguments of cell lc4_regfile.r4_m ($paramod\Nbit_reg\n=16).
Mapping positional arguments of cell lc4_regfile.r3_m ($paramod\Nbit_reg\n=16).
Mapping positional arguments of cell lc4_regfile.r2_m ($paramod\Nbit_reg\n=16).
Mapping positional arguments of cell lc4_regfile.r1_m ($paramod\Nbit_reg\n=16).
Mapping positional arguments of cell lc4_regfile.r0_m ($paramod\Nbit_reg\n=16).
Mapping positional arguments of cell lc4_regfile.decoder_m (one_hot_decoder).
Mapping positional arguments of cell shifter.shift2 (rightShiftAri).
Mapping positional arguments of cell shifter.shift1 (rightShiftLogical).
Mapping positional arguments of cell shifter.shift0 (leftShift).
Mapping positional arguments of cell arith.div0 (lc4_divider).
Mapping positional arguments of cell lc4_alu.shift1 (leftShift).
Mapping positional arguments of cell lc4_alu.cmp0 (compare).
Mapping positional arguments of cell lc4_alu.const0 (constant).
Mapping positional arguments of cell lc4_alu.shift0 (shifter).
Mapping positional arguments of cell lc4_alu.log0 (logical).
Mapping positional arguments of cell lc4_alu.ari0 (arith).
Mapping positional arguments of cell lc4_processor.branchmux (branch_mux).
Mapping positional arguments of cell lc4_processor.branchlogic (branch_logic).
Mapping positional arguments of cell lc4_processor.nzp_reg ($paramod\Nbit_reg\n=3).
Mapping positional arguments of cell lc4_processor.nzpcalculator (nzp_calculator).
Mapping positional arguments of cell lc4_processor.reginputmux (reg_input_mux).
Mapping positional arguments of cell lc4_processor.controlmux (control_mux).
Mapping positional arguments of cell lc4_processor.lc4alu (lc4_alu).
Mapping positional arguments of cell lc4_processor.lc4regfile (lc4_regfile).
Mapping positional arguments of cell lc4_processor.lc4decoder (lc4_decoder).

7.3. Executing PROC pass (convert processes to netlists).

7.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.3.3. Executing PROC_INIT pass (extract init attributes).

7.3.4. Executing PROC_ARST pass (detect async resets in processes).

7.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\Nbit_reg\n=16\r=16'1000001000000000.$proc$src/include/register.v:26$304'.
     1/3: $2\state[15:0]
     2/3: $1\state[15:0]
     3/3: $0\state[15:0]
Creating decoders for process `$paramod\Nbit_reg\n=3.$proc$src/include/register.v:26$301'.
     1/3: $2\state[2:0]
     2/3: $1\state[2:0]
     3/3: $0\state[2:0]
Creating decoders for process `$paramod\Nbit_reg\n=16.$proc$src/include/register.v:26$321'.
     1/3: $2\state[15:0]
     2/3: $1\state[15:0]
     3/3: $0\state[15:0]

7.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

7.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\Nbit_reg\n=16\r=16'1000001000000000.\state' using process `$paramod\Nbit_reg\n=16\r=16'1000001000000000.$proc$src/include/register.v:26$304'.
  created $dff cell `$procdff$351' with positive edge clock.
Creating register for signal `$paramod\Nbit_reg\n=3.\state' using process `$paramod\Nbit_reg\n=3.$proc$src/include/register.v:26$301'.
  created $dff cell `$procdff$352' with positive edge clock.
Creating register for signal `$paramod\Nbit_reg\n=16.\state' using process `$paramod\Nbit_reg\n=16.$proc$src/include/register.v:26$321'.
  created $dff cell `$procdff$353' with positive edge clock.

7.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\Nbit_reg\n=16\r=16'1000001000000000.$proc$src/include/register.v:26$304'.
Removing empty process `$paramod\Nbit_reg\n=16\r=16'1000001000000000.$proc$src/include/register.v:26$304'.
Found and cleaned up 2 empty switches in `$paramod\Nbit_reg\n=3.$proc$src/include/register.v:26$301'.
Removing empty process `$paramod\Nbit_reg\n=3.$proc$src/include/register.v:26$301'.
Found and cleaned up 2 empty switches in `$paramod\Nbit_reg\n=16.$proc$src/include/register.v:26$321'.
Removing empty process `$paramod\Nbit_reg\n=16.$proc$src/include/register.v:26$321'.
Cleaned up 6 empty switches.

7.4. Executing FLATTEN pass (flatten design).
Mapping lc4_processor.lc4decoder using lc4_decoder.
Mapping lc4_processor.controlmux using control_mux.
Mapping lc4_processor.reginputmux using reg_input_mux.
Mapping lc4_processor.lc4regfile using lc4_regfile.
Mapping lc4_processor.lc4alu using lc4_alu.
Mapping lc4_processor.branchlogic using branch_logic.
Mapping lc4_processor.branchmux using branch_mux.
Mapping lc4_processor.pc_reg using $paramod\Nbit_reg\n=16\r=16'1000001000000000.
Mapping lc4_processor.nzpcalculator using nzp_calculator.
Mapping lc4_processor.nzp_reg using $paramod\Nbit_reg\n=3.
Mapping lc4_processor.lc4regfile.r7_m using $paramod\Nbit_reg\n=16.
Mapping lc4_processor.lc4regfile.r6_m using $paramod\Nbit_reg\n=16.
Mapping lc4_processor.lc4regfile.r5_m using $paramod\Nbit_reg\n=16.
Mapping lc4_processor.lc4regfile.r4_m using $paramod\Nbit_reg\n=16.
Mapping lc4_processor.lc4regfile.r3_m using $paramod\Nbit_reg\n=16.
Mapping lc4_processor.lc4regfile.r2_m using $paramod\Nbit_reg\n=16.
Mapping lc4_processor.lc4regfile.r1_m using $paramod\Nbit_reg\n=16.
Mapping lc4_processor.lc4regfile.r0_m using $paramod\Nbit_reg\n=16.
Mapping lc4_processor.lc4regfile.mux1 using $paramod\Nbit_mux8to1\N=16.
Mapping lc4_processor.lc4regfile.mux2 using $paramod\Nbit_mux8to1\N=16.
Mapping lc4_processor.lc4regfile.decoder_m using one_hot_decoder.
Mapping lc4_processor.lc4alu.shift1 using leftShift.
Mapping lc4_processor.lc4alu.cmp0 using compare.
Mapping lc4_processor.lc4alu.const0 using constant.
Mapping lc4_processor.lc4alu.shift0 using shifter.
Mapping lc4_processor.lc4alu.log0 using logical.
Mapping lc4_processor.lc4alu.ari0 using arith.
Mapping lc4_processor.lc4alu.shift0.shift2 using rightShiftAri.
Mapping lc4_processor.lc4alu.shift0.shift1 using rightShiftLogical.
Mapping lc4_processor.lc4alu.shift0.shift0 using leftShift.
Mapping lc4_processor.lc4alu.ari0.div0 using lc4_divider.
Mapping lc4_processor.lc4alu.ari0.div0.iter1 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter2 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter3 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter4 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter5 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter6 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter7 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter8 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter9 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter10 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter11 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter12 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter13 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter14 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter15 using lc4_divider_one_iter.
Mapping lc4_processor.lc4alu.ari0.div0.iter16 using lc4_divider_one_iter.
No more expansions possible.
Deleting now unused module $paramod\Nbit_reg\n=16\r=16'1000001000000000.
Deleting now unused module $paramod\Nbit_reg\n=3.
Deleting now unused module lc4_decoder.
Deleting now unused module $paramod\Nbit_reg\n=16.
Deleting now unused module one_hot_decoder.
Deleting now unused module lc4_regfile.
Deleting now unused module lc4_divider_one_iter.
Deleting now unused module lc4_divider.
Deleting now unused module rightShiftAri.
Deleting now unused module rightShiftLogical.
Deleting now unused module leftShift.
Deleting now unused module shifter.
Deleting now unused module compare.
Deleting now unused module constant.
Deleting now unused module logical.
Deleting now unused module arith.
Deleting now unused module lc4_alu.
Deleting now unused module $paramod\Nbit_mux8to1\N=16.
Deleting now unused module branch_mux.
Deleting now unused module branch_logic.
Deleting now unused module nzp_calculator.
Deleting now unused module reg_input_mux.
Deleting now unused module control_mux.

7.5. Executing TRIBUF pass.

7.6. Executing SYNTH pass.

7.6.1. Executing PROC pass (convert processes to netlists).

7.6.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.6.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.6.1.3. Executing PROC_INIT pass (extract init attributes).

7.6.1.4. Executing PROC_ARST pass (detect async resets in processes).

7.6.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.6.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

7.6.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

7.6.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.6.2. Executing OPT_CONST pass (perform const folding).
Replacing $eq cell `$eq$src/lc4_single.v:118$2' (1) in module `\lc4_processor' with constant driver `$eq$src/lc4_single.v:118$2_Y = \nzp_we'.
Replacing $eq cell `$techmap\controlmux.$eq$src/lc4_single.v:197$19' in module `lc4_processor' with inverter.
Replacing $eq cell `$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:70$307' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4alu.shift0.$eq$src/lc4_alu.v:102$139' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:64$113' (1) in module `\lc4_processor' with constant driver `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:64$113_Y = \lc4alu.log0.i_insn [5]'.
Replacing $eq cell `$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:70$307' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:60$105' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:89$132' in module `lc4_processor' with inverter.
Replacing $eq cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:86$127' in module `lc4_processor' with inverter.
Replacing $eq cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:86$126' in module `lc4_processor' with inverter.
Replacing $eq cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:88$130' in module `lc4_processor' with inverter.
Replacing $eq cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:91$136' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:91$135' (1) in module `\lc4_processor' with constant driver `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:91$135_Y = \lc4alu.cmp0.s [16]'.
Replacing $mux cell `$techmap\lc4alu.shift1.$ternary$src/lc4_alu.v:115$145' (0) in module `\lc4_processor' with constant driver `$techmap\lc4alu.shift1.$ternary$src/lc4_alu.v:115$145_Y = \lc4alu.shift1.i_value'.
Replacing $mux cell `$techmap\lc4alu.shift1.$ternary$src/lc4_alu.v:117$146' (1) in module `\lc4_processor' with constant driver `$techmap\lc4alu.shift1.$ternary$src/lc4_alu.v:117$146_Y = \lc4alu.shift1.shift4'.
Replacing $mux cell `$techmap\lc4alu.shift1.$ternary$src/lc4_alu.v:119$147' (0) in module `\lc4_processor' with constant driver `$techmap\lc4alu.shift1.$ternary$src/lc4_alu.v:119$147_Y = \lc4alu.shift1.s2'.
Replacing $mux cell `$techmap\lc4alu.shift1.$ternary$src/lc4_alu.v:121$148' (0) in module `\lc4_processor' with constant driver `$techmap\lc4alu.shift1.$ternary$src/lc4_alu.v:121$148_Y = \lc4alu.shift1.s3'.
Replacing $eq cell `$techmap\lc4alu.$eq$src/lc4_alu.v:21$40' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:52$93' (1) in module `\lc4_processor' with constant driver `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:52$93_Y = \lc4alu.ari0.i_insn [5]'.
Replacing $eq cell `$techmap\lc4alu.ari0.div0.$eq$src/lc4_divider.v:44$157' in module `lc4_processor' with $logic_not.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter1.$or$src/lc4_divider.v:59$165' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter1.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter1.$or$src/lc4_divider.v:58$162' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter2.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter15.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter16.$or$src/lc4_divider.v:59$164' in module `\lc4_processor' with identity for port A.
Replacing $eq cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:48$86' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:46$80' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4alu.ari0.div0.$eq$src/lc4_divider.v:45$159' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:43$72' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\reginputmux.$eq$src/lc4_single.v:205$21' in module `lc4_processor' with inverter.
Replacing $eq cell `$techmap\nzpcalculator.$eq$src/lc4_single.v:213$24' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\nzpcalculator.$eq$src/lc4_single.v:212$23' (1) in module `\lc4_processor' with constant driver `$techmap\nzpcalculator.$eq$src/lc4_single.v:212$23_Y = \nzpcalculator.nzp_in [15]'.
Replacing $eq cell `$eq$src/lc4_single.v:136$5' (1) in module `\lc4_processor' with constant driver `$eq$src/lc4_single.v:136$5_Y = $or$src/lc4_single.v:136$4_Y'.
Replacing $eq cell `$eq$src/lc4_single.v:182$9' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:37$212' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:44$222' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:53$233' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:66$247' in module `lc4_processor' with $logic_not.
Replacing $ne cell `$techmap\lc4decoder.$ne$src/include/lc4_decoder.v:34$209' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:34$208' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:53$178' in module `lc4_processor' with $logic_not.
Replacing $ne cell `$techmap\branchlogic.$ne$src/lc4_single.v:228$28' in module `lc4_processor' with $logic_not.
Replacing $eq cell `$techmap\branchmux.$eq$src/lc4_single.v:237$32' in module `lc4_processor' with inverter.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$129' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:89$133' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:88$131' in module `lc4_processor'.
Replacing $pos cell `$techmap\lc4alu.ari0.div0.iter1.$or$src/lc4_divider.v:59$165' (1'1) in module `\lc4_processor' with constant driver `$techmap\lc4alu.ari0.div0.iter1.$or$src/lc4_divider.v:59$165_Y = 16'0000000000000001'.
Replacing $pos cell `$techmap\lc4alu.ari0.div0.iter1.$or$src/lc4_divider.v:59$164' (16'0000000000000000) in module `\lc4_processor' with constant driver `$techmap\lc4alu.ari0.div0.iter1.$or$src/lc4_divider.v:59$164_Y = 16'0000000000000000'.
Optimizing away select inverter for $mux cell `$techmap\controlmux.$ternary$src/lc4_single.v:197$20' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\reginputmux.$ternary$src/lc4_single.v:205$22' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\branchmux.$ternary$src/lc4_single.v:237$33' in module `lc4_processor'.

7.6.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter14.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter13.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter12.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter11.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter10.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter9.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter8.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter7.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter6.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter5.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter4.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter3.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter2.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter2.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter2.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter1.$or$src/lc4_divider.v:58$162': $techmap\lc4alu.ari0.div0.iter1.$or$src/lc4_divider.v:58$162_Y = $techmap\lc4alu.ari0.div0.iter1.$and$src/lc4_divider.v:58$161_Y
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter15.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter15.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter15.i_quotient [14:0] 1'0 }
  removing buffer cell `$techmap\lc4alu.ari0.div0.iter16.$or$src/lc4_divider.v:59$164': $techmap\lc4alu.ari0.div0.iter16.$or$src/lc4_divider.v:59$164_Y = { \lc4alu.ari0.div0.iter16.i_quotient [14:0] 1'0 }
  removing unused `$not' cell `$techmap\controlmux.$eq$src/lc4_single.v:197$19'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:100$281'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:99$280'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:98$279'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:98$278'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:98$277'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:97$276'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:97$275'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:96$274'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:96$273'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:96$272'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:91$270'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:89$269'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:88$268'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:87$267'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:86$266'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:85$265'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:84$264'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:83$263'.
  removing unused `$or' cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:82$262'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:69$254'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:69$253'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:68$252'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:68$251'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:67$250'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:67$249'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:66$248'.
  removing unused `$logic_not' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:66$247'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:57$241'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:56$240'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:56$239'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:55$238'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:55$237'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:54$236'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:54$235'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:53$234'.
  removing unused `$logic_not' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:53$233'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:47$229'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:47$228'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:46$227'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:46$226'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:45$225'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:45$224'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:44$223'.
  removing unused `$logic_not' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:44$222'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:41$220'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:40$219'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:40$218'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:39$217'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:39$216'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:38$215'.
  removing unused `$eq' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:38$214'.
  removing unused `$and' cell `$techmap\lc4decoder.$and$src/include/lc4_decoder.v:37$213'.
  removing unused `$logic_not' cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:37$212'.
  removing unused `$not' cell `$techmap\reginputmux.$eq$src/lc4_single.v:205$21'.
  removing unused `$not' cell `$techmap\branchmux.$eq$src/lc4_single.v:237$32'.
  removing unused `$not' cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:89$132'.
  removing unused `$not' cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:88$130'.
  removing unused `$not' cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:86$127'.
  removing unused `$not' cell `$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:86$126'.
  removing unused non-port wire \lc4alu.ari0.div0.iter16.o_dividend.
  removing unused non-port wire \lc4alu.ari0.div0.iter1.i_remainder.
  removing unused non-port wire \lc4alu.ari0.div0.iter1.i_quotient.
  removing unused non-port wire \lc4alu.ari0.div0.iter1.i_L1_remainder.
  removing unused non-port wire \lc4alu.ari0.div0.iter16_o_dividend.
  removing unused non-port wire \lc4alu.shift1.i_shift.
  removing unused non-port wire \pc_reg.we.
  removing unused non-port wire \lc4decoder.r1re.
  removing unused non-port wire \lc4decoder.r2re.
  removing unused non-port wire \lc4decoder.is_add.
  removing unused non-port wire \lc4decoder.is_mul.
  removing unused non-port wire \lc4decoder.is_sub.
  removing unused non-port wire \lc4decoder.is_div.
  removing unused non-port wire \lc4decoder.is_addi.
  removing unused non-port wire \lc4decoder.is_cmp.
  removing unused non-port wire \lc4decoder.is_cmpu.
  removing unused non-port wire \lc4decoder.is_cmpi.
  removing unused non-port wire \lc4decoder.is_cmpiu.
  removing unused non-port wire \lc4decoder.is_and.
  removing unused non-port wire \lc4decoder.is_not.
  removing unused non-port wire \lc4decoder.is_or.
  removing unused non-port wire \lc4decoder.is_xor.
  removing unused non-port wire \lc4decoder.is_andi.
  removing unused non-port wire \lc4decoder.is_sll.
  removing unused non-port wire \lc4decoder.is_sra.
  removing unused non-port wire \lc4decoder.is_srl.
  removing unused non-port wire \lc4decoder.is_mod.
  removing unused non-port wire \r2re.
  removing unused non-port wire \r1re.
  removed 29 unused temporary wires.

7.6.4. Executing CHECK pass (checking for obvious problems).
checking module lc4_processor..
found and reported 0 problems.

7.6.5. Executing OPT pass (performing simple optimizations).

7.6.5.1. Executing OPT_CONST pass (perform const folding).

7.6.5.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
  Cell `$techmap\lc4alu.$eq$src/lc4_alu.v:29$63' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:21$43'.
    Redirecting output \Y: $techmap\lc4alu.$eq$src/lc4_alu.v:29$63_Y = $techmap\lc4alu.$eq$src/lc4_alu.v:21$43_Y
    Removing $eq cell `$techmap\lc4alu.$eq$src/lc4_alu.v:29$63' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:44$75' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:22$47'.
    Redirecting output \Y: $techmap\lc4alu.ari0.$eq$src/lc4_alu.v:44$75_Y = $techmap\lc4alu.$eq$src/lc4_alu.v:22$47_Y
    Removing $eq cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:44$75' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:45$77' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:21$44'.
    Redirecting output \Y: $techmap\lc4alu.ari0.$eq$src/lc4_alu.v:45$77_Y = $techmap\lc4alu.$eq$src/lc4_alu.v:21$44_Y
    Removing $eq cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:45$77' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:45$78' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:21$43'.
    Redirecting output \Y: $techmap\lc4alu.ari0.$eq$src/lc4_alu.v:45$78_Y = $techmap\lc4alu.$eq$src/lc4_alu.v:21$43_Y
    Removing $eq cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:45$78' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:46$80' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:21$40'.
    Redirecting output \Y: $techmap\lc4alu.ari0.$eq$src/lc4_alu.v:46$80_Y = $techmap\lc4alu.$eq$src/lc4_alu.v:21$40_Y
    Removing $logic_not cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:46$80' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:47$83' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:22$49'.
    Redirecting output \Y: $techmap\lc4alu.ari0.$eq$src/lc4_alu.v:47$83_Y = $techmap\lc4alu.$eq$src/lc4_alu.v:22$49_Y
    Removing $eq cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:47$83' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.$logic_and$src/lc4_alu.v:45$79' is identical to cell `$techmap\lc4alu.$logic_and$src/lc4_alu.v:21$45'.
    Redirecting output \Y: $techmap\lc4alu.ari0.$logic_and$src/lc4_alu.v:45$79_Y = $techmap\lc4alu.$logic_and$src/lc4_alu.v:21$45_Y
    Removing $logic_and cell `$techmap\lc4alu.ari0.$logic_and$src/lc4_alu.v:45$79' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.$eq$src/lc4_divider.v:45$159' is identical to cell `$techmap\lc4alu.ari0.div0.$eq$src/lc4_divider.v:44$157'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.$eq$src/lc4_divider.v:45$159_Y = $techmap\lc4alu.ari0.div0.$eq$src/lc4_divider.v:44$157_Y
    Removing $logic_not cell `$techmap\lc4alu.ari0.div0.$eq$src/lc4_divider.v:45$159' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter1.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter1.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter1.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter1.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter1.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter10.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter10.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter10.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter10.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter10.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter11.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter11.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter11.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter11.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter11.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter12.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter12.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter12.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter12.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter12.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter13.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter13.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter13.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter13.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter13.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter14.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter14.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter14.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter14.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter14.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter15.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter15.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter15.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter15.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter15.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter16.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter16.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter16.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter16.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter16.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter2.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter2.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter2.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter2.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter2.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter3.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter3.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter3.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter3.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter3.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter4.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter4.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter4.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter4.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter4.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter5.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter5.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter5.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter5.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter5.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter6.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter6.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter6.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter6.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter6.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter7.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter7.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter7.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter7.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter7.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter8.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter8.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter8.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter8.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter8.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.ari0.div0.iter9.$lt$src/lc4_divider.v:60$167' is identical to cell `$techmap\lc4alu.ari0.div0.iter9.$lt$src/lc4_divider.v:59$163'.
    Redirecting output \Y: $techmap\lc4alu.ari0.div0.iter9.$lt$src/lc4_divider.v:60$167_Y = $techmap\lc4alu.ari0.div0.iter9.$lt$src/lc4_divider.v:59$163_Y
    Removing $lt cell `$techmap\lc4alu.ari0.div0.iter9.$lt$src/lc4_divider.v:60$167' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.const0.$eq$src/lc4_alu.v:74$121' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:28$60'.
    Redirecting output \Y: $techmap\lc4alu.const0.$eq$src/lc4_alu.v:74$121_Y = $techmap\lc4alu.$eq$src/lc4_alu.v:28$60_Y
    Removing $eq cell `$techmap\lc4alu.const0.$eq$src/lc4_alu.v:74$121' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.const0.$eq$src/lc4_alu.v:75$122' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:28$61'.
    Redirecting output \Y: $techmap\lc4alu.const0.$eq$src/lc4_alu.v:75$122_Y = $techmap\lc4alu.$eq$src/lc4_alu.v:28$61_Y
    Removing $eq cell `$techmap\lc4alu.const0.$eq$src/lc4_alu.v:75$122' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:60$105' is identical to cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:48$86'.
    Redirecting output \Y: $techmap\lc4alu.log0.$eq$src/lc4_alu.v:60$105_Y = $techmap\lc4alu.ari0.$eq$src/lc4_alu.v:48$86_Y
    Removing $logic_not cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:60$105' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:61$107' is identical to cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:49$88'.
    Redirecting output \Y: $techmap\lc4alu.log0.$eq$src/lc4_alu.v:61$107_Y = $techmap\lc4alu.ari0.$eq$src/lc4_alu.v:49$88_Y
    Removing $eq cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:61$107' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:62$109' is identical to cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:50$90'.
    Redirecting output \Y: $techmap\lc4alu.log0.$eq$src/lc4_alu.v:62$109_Y = $techmap\lc4alu.ari0.$eq$src/lc4_alu.v:50$90_Y
    Removing $eq cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:62$109' from module `\lc4_processor'.
  Cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:63$111' is identical to cell `$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:51$92'.
    Redirecting output \Y: $techmap\lc4alu.log0.$eq$src/lc4_alu.v:63$111_Y = $techmap\lc4alu.ari0.$eq$src/lc4_alu.v:51$92_Y
    Removing $eq cell `$techmap\lc4alu.log0.$eq$src/lc4_alu.v:63$111' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:34$208' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:21$40'.
    Redirecting output \Y: $techmap\lc4decoder.$eq$src/include/lc4_decoder.v:34$208_Y = $techmap\lc4alu.$eq$src/lc4_alu.v:21$40_Y
    Removing $logic_not cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:34$208' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:36$211' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:21$41'.
    Redirecting output \Y: \lc4decoder.is_arith = $techmap\lc4alu.$eq$src/lc4_alu.v:21$41_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:36$211' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:43$221' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:26$58'.
    Redirecting output \Y: \lc4decoder.is_compare = $techmap\lc4alu.$eq$src/lc4_alu.v:26$58_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:43$221' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:49$230' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:24$56'.
    Redirecting output \Y: \lc4decoder.is_jsr = $techmap\lc4alu.$eq$src/lc4_alu.v:24$56_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:49$230' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:50$231' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:23$52'.
    Redirecting output \Y: \lc4decoder.is_jsrr = $techmap\lc4alu.$eq$src/lc4_alu.v:23$52_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:50$231' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:52$232' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:27$59'.
    Redirecting output \Y: \lc4decoder.is_logic = $techmap\lc4alu.$eq$src/lc4_alu.v:27$59_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:52$232' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:62$244' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:23$54'.
    Redirecting output \Y: \lc4decoder.is_rti = $techmap\lc4alu.$eq$src/lc4_alu.v:23$54_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:62$244' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:63$245' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:28$60'.
    Redirecting output \Y: \lc4decoder.is_const = $techmap\lc4alu.$eq$src/lc4_alu.v:28$60_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:63$245' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:65$246' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:21$43'.
    Redirecting output \Y: \lc4decoder.is_shift = $techmap\lc4alu.$eq$src/lc4_alu.v:21$43_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:65$246' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:72$255' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:23$51'.
    Redirecting output \Y: \lc4decoder.is_jmpr = $techmap\lc4alu.$eq$src/lc4_alu.v:23$51_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:72$255' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:73$256' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:22$49'.
    Redirecting output \Y: \lc4decoder.is_jmp = $techmap\lc4alu.$eq$src/lc4_alu.v:22$49_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:73$256' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:74$257' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:28$61'.
    Redirecting output \Y: \lc4decoder.is_hiconst = $techmap\lc4alu.$eq$src/lc4_alu.v:28$61_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:74$257' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:75$258' is identical to cell `$techmap\lc4alu.$eq$src/lc4_alu.v:25$57'.
    Redirecting output \Y: \lc4decoder.is_trap = $techmap\lc4alu.$eq$src/lc4_alu.v:25$57_Y
    Removing $eq cell `$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:75$258' from module `\lc4_processor'.
  Cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:109$296' is identical to cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:102$282'.
    Redirecting output \Y: $techmap\lc4decoder.$or$src/include/lc4_decoder.v:109$296_Y = $techmap\lc4decoder.$or$src/include/lc4_decoder.v:102$282_Y
    Removing $or cell `$techmap\lc4decoder.$or$src/include/lc4_decoder.v:109$296' from module `\lc4_processor'.
  Cell `$techmap\lc4regfile.r1_m.$and$src/include/register.v:28$322' is identical to cell `$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$and$src/include/register.v:28$322_Y = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y
    Removing $and cell `$techmap\lc4regfile.r1_m.$and$src/include/register.v:28$322' from module `\lc4_processor'.
  Cell `$techmap\lc4regfile.r2_m.$and$src/include/register.v:28$322' is identical to cell `$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$and$src/include/register.v:28$322_Y = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y
    Removing $and cell `$techmap\lc4regfile.r2_m.$and$src/include/register.v:28$322' from module `\lc4_processor'.
  Cell `$techmap\lc4regfile.r3_m.$and$src/include/register.v:28$322' is identical to cell `$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$and$src/include/register.v:28$322_Y = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y
    Removing $and cell `$techmap\lc4regfile.r3_m.$and$src/include/register.v:28$322' from module `\lc4_processor'.
  Cell `$techmap\lc4regfile.r4_m.$and$src/include/register.v:28$322' is identical to cell `$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$and$src/include/register.v:28$322_Y = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y
    Removing $and cell `$techmap\lc4regfile.r4_m.$and$src/include/register.v:28$322' from module `\lc4_processor'.
  Cell `$techmap\lc4regfile.r5_m.$and$src/include/register.v:28$322' is identical to cell `$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$and$src/include/register.v:28$322_Y = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y
    Removing $and cell `$techmap\lc4regfile.r5_m.$and$src/include/register.v:28$322' from module `\lc4_processor'.
  Cell `$techmap\lc4regfile.r6_m.$and$src/include/register.v:28$322' is identical to cell `$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$and$src/include/register.v:28$322_Y = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y
    Removing $and cell `$techmap\lc4regfile.r6_m.$and$src/include/register.v:28$322' from module `\lc4_processor'.
  Cell `$techmap\lc4regfile.r7_m.$and$src/include/register.v:28$322' is identical to cell `$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322'.
    Redirecting output \Y: $techmap\lc4regfile.r7_m.$and$src/include/register.v:28$322_Y = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y
    Removing $and cell `$techmap\lc4regfile.r7_m.$and$src/include/register.v:28$322' from module `\lc4_processor'.
  Cell `$techmap\nzp_reg.$and$src/include/register.v:28$302' is identical to cell `$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322'.
    Redirecting output \Y: $techmap\nzp_reg.$and$src/include/register.v:28$302_Y = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y
    Removing $and cell `$techmap\nzp_reg.$and$src/include/register.v:28$302' from module `\lc4_processor'.
  Cell `$techmap\pc_reg.$and$src/include/register.v:28$305' is identical to cell `$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322'.
    Redirecting output \Y: $techmap\pc_reg.$and$src/include/register.v:28$305_Y = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y
    Removing $and cell `$techmap\pc_reg.$and$src/include/register.v:28$305' from module `\lc4_processor'.
Removed a total of 53 cells.

7.6.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \lc4_processor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\branchlogic.$ternary$src/lc4_single.v:228$31 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\controlmux.$ternary$src/lc4_single.v:197$20
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:88$131 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:89$133 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:102$284 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:80$261 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:94$271 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:53$179 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:54$181 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:55$183 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:56$185 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:57$187 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:58$189 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:59$191 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:60$193 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.r0_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r1_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r2_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r3_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r4_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4alu.$ternary$src/lc4_alu.v:29$71
    Root of a mux tree: $techmap\lc4regfile.r5_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r6_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r7_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\nzp_reg.$procmux$340 (pure)
    Root of a mux tree: $techmap\nzpcalculator.$ternary$src/lc4_single.v:214$26
    Root of a mux tree: $techmap\pc_reg.$procmux$331 (pure)
    Root of a mux tree: $techmap\reginputmux.$ternary$src/lc4_single.v:205$22 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:118$3 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:136$6 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:146$8 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:187$18 (pure)
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\lc4regfile.r0_m.$procmux$346.
    dead port 1/2 on $mux $techmap\lc4regfile.r1_m.$procmux$346.
    dead port 1/2 on $mux $techmap\lc4regfile.r2_m.$procmux$346.
    dead port 1/2 on $mux $techmap\lc4regfile.r3_m.$procmux$346.
    dead port 1/2 on $mux $techmap\lc4regfile.r4_m.$procmux$346.
    dead port 1/2 on $mux $techmap\lc4regfile.r5_m.$procmux$346.
    dead port 1/2 on $mux $techmap\lc4regfile.r6_m.$procmux$346.
    dead port 1/2 on $mux $techmap\lc4regfile.r7_m.$procmux$346.
    dead port 1/2 on $mux $techmap\nzp_reg.$procmux$337.
    dead port 1/2 on $mux $techmap\pc_reg.$procmux$328.
Removed 10 multiplexer ports.

7.6.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lc4_processor.
Performed a total of 0 changes.

7.6.5.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.6.5.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.6.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.6.5.8. Executing OPT_CONST pass (perform const folding).

7.6.5.9. Rerunning OPT passes. (Maybe there is more to do..)

7.6.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \lc4_processor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\branchlogic.$ternary$src/lc4_single.v:228$31 (pure)
    Root of a mux tree: $techmap\controlmux.$ternary$src/lc4_single.v:197$20
    Root of a mux tree: $techmap\lc4alu.$ternary$src/lc4_alu.v:29$71
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:88$131 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:89$133 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:102$284 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:80$261 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:94$271 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:53$179 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:54$181 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:55$183 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:56$185 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:57$187 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:58$189 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:59$191 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:60$193 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.r0_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r1_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r2_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r3_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r4_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r5_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r6_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r7_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\nzp_reg.$procmux$340 (pure)
    Root of a mux tree: $techmap\nzpcalculator.$ternary$src/lc4_single.v:214$26
    Root of a mux tree: $techmap\pc_reg.$procmux$331 (pure)
    Root of a mux tree: $techmap\reginputmux.$ternary$src/lc4_single.v:205$22 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:118$3 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:136$6 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:146$8 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:187$18 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.6.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lc4_processor.
Performed a total of 0 changes.

7.6.5.12. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.6.5.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.6.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.6.5.15. Executing OPT_CONST pass (perform const folding).

7.6.5.16. Finished OPT passes. (There is nothing left to do.)

7.6.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell lc4_processor.$add$src/lc4_single.v:90$1 ($add).
Removed top 16 bits (of 32) from port Y of cell lc4_processor.$add$src/lc4_single.v:90$1 ($add).
Removed top 6 bits (of 7) from port B of cell lc4_processor.$eq$src/lc4_single.v:183$10 ($eq).
Removed top 5 bits (of 7) from port B of cell lc4_processor.$eq$src/lc4_single.v:184$11 ($eq).
Removed top 5 bits (of 7) from port B of cell lc4_processor.$eq$src/lc4_single.v:185$12 ($eq).
Removed top 4 bits (of 7) from port B of cell lc4_processor.$eq$src/lc4_single.v:186$13 ($eq).
Removed top 1 bits (of 4) from port B of cell lc4_processor.$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:61$243 ($eq).
Removed top 1 bits (of 4) from port B of cell lc4_processor.$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:60$242 ($eq).
Removed top 1 bits (of 4) from port B of cell lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:27$59 ($eq).
Removed top 2 bits (of 4) from port B of cell lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:26$58 ($eq).
Removed top 1 bits (of 5) from port B of cell lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:24$56 ($eq).
Removed top 1 bits (of 5) from port B of cell lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:23$52 ($eq).
Removed top 1 bits (of 3) from port B of cell lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:22$47 ($eq).
Removed top 3 bits (of 4) from port B of cell lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:21$41 ($eq).
Removed top 8 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.$or$src/lc4_alu.v:18$39 ($or).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.$or$src/lc4_alu.v:17$38 ($or).
Removed top 1 bits (of 3) from mux cell lc4_processor.$techmap\nzpcalculator.$ternary$src/lc4_single.v:214$25 ($mux).
Removed top 1 bits (of 3) from port B of cell lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:73$310 ($eq).
Removed top 1 bits (of 3) from port B of cell lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:72$309 ($eq).
Removed top 2 bits (of 3) from port B of cell lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:71$308 ($eq).
Removed top 1 bits (of 3) from port B of cell lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:73$310 ($eq).
Removed top 1 bits (of 3) from port B of cell lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:72$309 ($eq).
Removed top 2 bits (of 3) from port B of cell lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:71$308 ($eq).
Removed top 1 bits (of 3) from port B of cell lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:56$184 ($eq).
Removed top 1 bits (of 3) from port B of cell lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:55$182 ($eq).
Removed top 2 bits (of 3) from port B of cell lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:54$180 ($eq).
Removed top 15 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:91$137 ($mux).
Removed top 8 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.const0.$and$src/lc4_alu.v:73$120 ($and).
Removed top 1 bits (of 2) from port B of cell lc4_processor.$techmap\lc4alu.shift0.$eq$src/lc4_alu.v:103$140 ($eq).
Removed top 1 bits (of 3) from port B of cell lc4_processor.$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:51$92 ($eq).
Removed top 1 bits (of 3) from port B of cell lc4_processor.$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:50$90 ($eq).
Removed top 2 bits (of 3) from port B of cell lc4_processor.$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:49$88 ($eq).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.$add$src/lc4_alu.v:47$85 ($add).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.$add$src/lc4_alu.v:46$82 ($add).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.$add$src/lc4_alu.v:43$73 ($add).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.shift0.shift2.$ternary$src/lc4_alu.v:151$153 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 15 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 14 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$or$src/lc4_divider.v:59$165 ($or).
Removed top 14 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:60$169 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$or$src/lc4_divider.v:59$165 ($or).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$and$src/lc4_divider.v:58$161 ($and).
Removed top 15 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter16.$and$src/lc4_divider.v:58$161 ($and).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.shift0.shift2.$ternary$src/lc4_alu.v:153$154 ($mux).
Removed top 15 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 13 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 15) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 1 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$sub$src/lc4_divider.v:60$168 ($sub).
Removed top 15 bits (of 16) from port B of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$or$src/lc4_divider.v:58$162 ($or).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.shift0.shift2.$ternary$src/lc4_alu.v:155$155 ($mux).
Removed top 1 bits (of 16) from mux cell lc4_processor.$techmap\lc4alu.shift0.shift2.$ternary$src/lc4_alu.v:157$156 ($mux).
Removed top 15 bits (of 16) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$lt$src/lc4_divider.v:59$163 ($lt).
Removed top 12 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:59$165 ($or).
Removed top 12 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 15) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:59$165 ($or).
Removed top 11 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 14) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 10 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$165 ($or).
Removed top 10 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 14) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$165 ($or).
Removed top 9 bits (of 13) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 13) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 13) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 13) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 13) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 13) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 13) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 13) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 13) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 8 bits (of 13) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165 ($or).
Removed top 8 bits (of 13) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 13) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165 ($or).
Removed top 7 bits (of 12) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 12) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 12) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 12) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 12) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 12) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 12) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 6 bits (of 12) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 6 bits (of 12) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 12) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165 ($or).
Removed top 5 bits (of 11) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 11) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 11) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 11) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 11) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 4 bits (of 11) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 4 bits (of 11) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 11) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 11) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 11) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 11) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 11) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 11) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165 ($or).
Removed top 3 bits (of 10) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 10) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 10) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 2 bits (of 10) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 2 bits (of 10) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 10) from port Y of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 10) from port A of cell lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165 ($or).
Removed top 1 bits (of 9) from mux cell lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 ($mux).
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$and$src/lc4_divider.v:58$161_Y.
Removed top 6 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$and$src/lc4_divider.v:58$161_Y.
Removed top 5 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$and$src/lc4_divider.v:58$161_Y.
Removed top 4 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$and$src/lc4_divider.v:58$161_Y.
Removed top 3 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$and$src/lc4_divider.v:58$161_Y.
Removed top 2 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$and$src/lc4_divider.v:58$161_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter16.$and$src/lc4_divider.v:58$161_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$and$src/lc4_divider.v:58$161_Y.
Removed top 14 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$or$src/lc4_divider.v:59$165_Y.
Removed top 7 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$and$src/lc4_divider.v:58$161_Y.
Removed top 13 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$and$src/lc4_divider.v:58$161_Y.
Removed top 12 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$and$src/lc4_divider.v:58$161_Y.
Removed top 11 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$and$src/lc4_divider.v:58$161_Y.
Removed top 10 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$and$src/lc4_divider.v:58$161_Y.
Removed top 9 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$sub$src/lc4_divider.v:60$168_Y.
Removed top 1 bits (of 16) from wire lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$sub$src/lc4_divider.v:60$168_Y.
Removed top 15 bits (of 16) from wire lc4_processor.$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:91$137_Y.
Removed top 1 bits (of 3) from wire lc4_processor.$techmap\nzpcalculator.$ternary$src/lc4_single.v:214$25_Y.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter1.o_remainder.
Removed top 15 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter1.t_remainder.
Removed top 4 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter10.i_L1_remainder.
Removed top 7 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter10.i_quotient.
Removed top 12 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter10.i_remainder.
Removed top 6 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter10.o_quotient.
Removed top 3 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter10.o_remainder.
Removed top 15 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter10.t_remainder.
Removed top 6 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter10_o_quotient.
Removed top 10 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter10_o_remainder.
Removed top 9 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter11.i_L1_remainder.
Removed top 6 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter11.i_quotient.
Removed top 10 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter11.i_remainder.
Removed top 5 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter11.o_quotient.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter11.o_remainder.
Removed top 5 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter11_o_quotient.
Removed top 8 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter11_o_remainder.
Removed top 7 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter12.i_L1_remainder.
Removed top 5 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter12.i_quotient.
Removed top 8 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter12.i_remainder.
Removed top 4 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter12.o_quotient.
Removed top 3 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter12.o_remainder.
Removed top 4 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter12_o_quotient.
Removed top 10 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter12_o_remainder.
Removed top 9 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter13.i_L1_remainder.
Removed top 4 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter13.i_quotient.
Removed top 10 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter13.i_remainder.
Removed top 3 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter13.o_quotient.
Removed top 5 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter13.o_remainder.
Removed top 15 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter13.t_remainder.
Removed top 3 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter13_o_quotient.
Removed top 12 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter13_o_remainder.
Removed top 11 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter14.i_L1_remainder.
Removed top 3 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter14.i_quotient.
Removed top 12 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter14.i_remainder.
Removed top 2 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter14.o_quotient.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter14.o_remainder.
Removed top 15 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter14.t_remainder.
Removed top 2 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter14_o_quotient.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter14_o_remainder.
Removed top 2 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter15.i_quotient.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter15.i_remainder.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter15.o_quotient.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter15.o_remainder.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter15_o_quotient.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter15_o_remainder.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter16.i_quotient.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter16.i_remainder.
Removed top 15 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter16.t_remainder.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter1_o_remainder.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter2.i_remainder.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter2.o_remainder.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter2_o_remainder.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter3.i_remainder.
Removed top 13 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter3.o_quotient.
Removed top 2 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter3.o_remainder.
Removed top 13 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter3_o_quotient.
Removed top 5 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter3_o_remainder.
Removed top 4 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter4.i_L1_remainder.
Removed top 13 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter4.i_quotient.
Removed top 5 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter4.i_remainder.
Removed top 4 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter4.o_remainder.
Removed top 4 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter4_o_remainder.
Removed top 3 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter5.i_L1_remainder.
Removed top 4 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter5.i_remainder.
Removed top 13 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter6.o_quotient.
Removed top 13 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter6_o_quotient.
Removed top 13 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter7.i_quotient.
Removed top 5 bits (of 16) from wire lc4_processor.lc4alu.ari0.div0.iter7.t_remainder.
Removed top 12 bits (of 16) from wire lc4_processor.lc4alu.shift0.shift0.i_shift.
Removed top 12 bits (of 16) from wire lc4_processor.lc4alu.shift0.shift1.i_shift.
Removed top 12 bits (of 16) from wire lc4_processor.lc4alu.shift0.shift2.i_shift.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.shift0.shift2.out.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.shift0.sra.
Removed top 5 bits (of 16) from wire lc4_processor.lc4alu.shift1.i_value.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.shift1.out.
Removed top 5 bits (of 16) from wire lc4_processor.lc4alu.shift1.s1.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.shift1.s2.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.shift1.s3.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.shift1.shift4.
Removed top 1 bits (of 16) from wire lc4_processor.lc4alu.shifted.

7.6.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module lc4_processor:
  creating $macc model for $add$src/lc4_single.v:90$1 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:43$73 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:43$74 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:44$76 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:46$81 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:46$82 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:47$84 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:47$85 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:48$87 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:52$94 ($add).
  creating $macc model for $techmap\lc4alu.ari0.$mul$src/lc4_alu.v:49$89 ($mul).
  creating $macc model for $techmap\lc4alu.ari0.$sub$src/lc4_alu.v:50$91 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter1.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter10.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter11.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter12.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter13.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter14.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter15.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter16.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter2.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter3.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter4.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter5.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter6.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter7.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter8.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.ari0.div0.iter9.$sub$src/lc4_divider.v:60$168 ($sub).
  creating $macc model for $techmap\lc4alu.cmp0.$sub$src/lc4_alu.v:90$134 ($sub).
  merging $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:47$84 into $techmap\lc4alu.ari0.$add$src/lc4_alu.v:47$85.
  merging $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:46$81 into $techmap\lc4alu.ari0.$add$src/lc4_alu.v:46$82.
  merging $macc model for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:43$73 into $techmap\lc4alu.ari0.$add$src/lc4_alu.v:43$74.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter7.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter6.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter5.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter4.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter3.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter2.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter16.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter15.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter14.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter13.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter12.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter11.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter10.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter1.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.$sub$src/lc4_alu.v:50$91.
  creating $alu model for $macc $techmap\lc4alu.ari0.$add$src/lc4_alu.v:52$94.
  creating $alu model for $macc $techmap\lc4alu.ari0.$add$src/lc4_alu.v:48$87.
  creating $alu model for $macc $techmap\lc4alu.ari0.$add$src/lc4_alu.v:47$85.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter8.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.$add$src/lc4_alu.v:46$82.
  creating $alu model for $macc $techmap\lc4alu.ari0.div0.iter9.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $macc $techmap\lc4alu.ari0.$add$src/lc4_alu.v:44$76.
  creating $alu model for $macc $techmap\lc4alu.ari0.$add$src/lc4_alu.v:43$74.
  creating $alu model for $macc $techmap\lc4alu.cmp0.$sub$src/lc4_alu.v:90$134.
  creating $alu model for $macc $add$src/lc4_single.v:90$1.
  creating $macc cell for $techmap\lc4alu.ari0.$mul$src/lc4_alu.v:49$89: $auto$alumacc.cc:354:replace_macc$476
  creating $alu model for $techmap\lc4alu.ari0.div0.iter1.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter10.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter11.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter12.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter13.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter14.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter15.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter16.$lt$src/lc4_divider.v:59$163 ($lt): merged with $techmap\lc4alu.ari0.div0.iter16.$sub$src/lc4_divider.v:60$168.
  creating $alu model for $techmap\lc4alu.ari0.div0.iter2.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter3.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter4.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter5.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter6.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter7.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter8.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu model for $techmap\lc4alu.ari0.div0.iter9.$lt$src/lc4_divider.v:59$163 ($lt): new $alu
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter9.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$492
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter8.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$503
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter7.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$514
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter6.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$525
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter5.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$536
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter4.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$547
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter3.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$558
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter2.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$569
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter15.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$580
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter14.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$591
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter13.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$596
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter12.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$601
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter11.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$612
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter10.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$623
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter1.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$628
  creating $alu cell for $add$src/lc4_single.v:90$1: $auto$alumacc.cc:470:replace_alu$633
  creating $alu cell for $techmap\lc4alu.cmp0.$sub$src/lc4_alu.v:90$134: $auto$alumacc.cc:470:replace_alu$636
  creating $alu cell for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:44$76: $auto$alumacc.cc:470:replace_alu$639
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter9.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$642
  creating $alu cell for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:43$74: $auto$alumacc.cc:470:replace_alu$645
  creating $alu cell for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:46$82: $auto$alumacc.cc:470:replace_alu$648
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter8.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$651
  creating $alu cell for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:47$85: $auto$alumacc.cc:470:replace_alu$654
  creating $alu cell for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:48$87: $auto$alumacc.cc:470:replace_alu$657
  creating $alu cell for $techmap\lc4alu.ari0.$add$src/lc4_alu.v:52$94: $auto$alumacc.cc:470:replace_alu$660
  creating $alu cell for $techmap\lc4alu.ari0.$sub$src/lc4_alu.v:50$91: $auto$alumacc.cc:470:replace_alu$663
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter1.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$666
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter10.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$669
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter11.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$672
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter12.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$675
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter13.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$678
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter14.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$681
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter15.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$684
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter16.$sub$src/lc4_divider.v:60$168, $techmap\lc4alu.ari0.div0.iter16.$lt$src/lc4_divider.v:59$163: $auto$alumacc.cc:470:replace_alu$687
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter2.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$692
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter3.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$695
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter4.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$698
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter5.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$701
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter6.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$704
  creating $alu cell for $techmap\lc4alu.ari0.div0.iter7.$sub$src/lc4_divider.v:60$168: $auto$alumacc.cc:470:replace_alu$707
  created 40 $alu and 1 $macc cells.

7.6.8. Executing SHARE pass (SAT-based resource sharing).

7.6.9. Executing OPT pass (performing simple optimizations).

7.6.9.1. Executing OPT_CONST pass (perform const folding).
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter16.$ternary$src/lc4_divider.v:59$166' in module `lc4_processor'.
Optimizing away select inverter for $mux cell `$techmap\lc4alu.ari0.div0.iter16.$ternary$src/lc4_divider.v:60$169' in module `lc4_processor'.

7.6.9.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
  Cell `$auto$alumacc.cc:470:replace_alu$648' is identical to cell `$auto$alumacc.cc:470:replace_alu$645'.
    Redirecting output \CO: $auto$alumacc.cc:484:replace_alu$650 = $auto$alumacc.cc:484:replace_alu$647
    Redirecting output \X: $auto$alumacc.cc:483:replace_alu$649 = $auto$alumacc.cc:483:replace_alu$646
    Redirecting output \Y: $techmap\lc4alu.ari0.$add$src/lc4_alu.v:46$82_Y = $techmap\lc4alu.ari0.$add$src/lc4_alu.v:43$74_Y
    Removing $alu cell `$auto$alumacc.cc:470:replace_alu$648' from module `\lc4_processor'.
Removed a total of 1 cells.

7.6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \lc4_processor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\branchlogic.$ternary$src/lc4_single.v:228$31 (pure)
    Root of a mux tree: $techmap\controlmux.$ternary$src/lc4_single.v:197$20
    Root of a mux tree: $techmap\lc4alu.$ternary$src/lc4_alu.v:29$71
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:88$131 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:89$133 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:102$284 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:80$261 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:94$271 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:53$179 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:54$181 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:55$183 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:56$185 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:57$187 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:58$189 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:59$191 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:60$193 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.r0_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r1_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r2_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r3_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r4_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r5_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r6_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r7_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\nzp_reg.$procmux$340 (pure)
    Root of a mux tree: $techmap\nzpcalculator.$ternary$src/lc4_single.v:214$26
    Root of a mux tree: $techmap\pc_reg.$procmux$331 (pure)
    Root of a mux tree: $techmap\reginputmux.$ternary$src/lc4_single.v:205$22 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:118$3 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:136$6 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:146$8 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:187$18 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lc4_processor.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$499: { $auto$alumacc.cc:483:replace_alu$493 [0] $auto$alumacc.cc:483:replace_alu$493 [1] $auto$alumacc.cc:483:replace_alu$493 [2] $auto$alumacc.cc:483:replace_alu$493 [3] $auto$alumacc.cc:483:replace_alu$493 [4] $auto$alumacc.cc:483:replace_alu$493 [5] $auto$alumacc.cc:483:replace_alu$493 [6] $auto$alumacc.cc:483:replace_alu$493 [7] $auto$alumacc.cc:483:replace_alu$493 [8] $auto$alumacc.cc:483:replace_alu$493 [9] $auto$alumacc.cc:483:replace_alu$493 [10] $auto$alumacc.cc:483:replace_alu$493 [11] $auto$alumacc.cc:483:replace_alu$493 [12] $auto$alumacc.cc:483:replace_alu$493 [13] $auto$alumacc.cc:483:replace_alu$493 [14] $auto$alumacc.cc:483:replace_alu$493 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$510: { $auto$alumacc.cc:483:replace_alu$504 [0] $auto$alumacc.cc:483:replace_alu$504 [1] $auto$alumacc.cc:483:replace_alu$504 [2] $auto$alumacc.cc:483:replace_alu$504 [3] $auto$alumacc.cc:483:replace_alu$504 [4] $auto$alumacc.cc:483:replace_alu$504 [5] $auto$alumacc.cc:483:replace_alu$504 [6] $auto$alumacc.cc:483:replace_alu$504 [7] $auto$alumacc.cc:483:replace_alu$504 [8] $auto$alumacc.cc:483:replace_alu$504 [9] $auto$alumacc.cc:483:replace_alu$504 [10] $auto$alumacc.cc:483:replace_alu$504 [11] $auto$alumacc.cc:483:replace_alu$504 [12] $auto$alumacc.cc:483:replace_alu$504 [13] $auto$alumacc.cc:483:replace_alu$504 [14] $auto$alumacc.cc:483:replace_alu$504 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$521: { $auto$alumacc.cc:483:replace_alu$515 [0] $auto$alumacc.cc:483:replace_alu$515 [1] $auto$alumacc.cc:483:replace_alu$515 [2] $auto$alumacc.cc:483:replace_alu$515 [3] $auto$alumacc.cc:483:replace_alu$515 [4] $auto$alumacc.cc:483:replace_alu$515 [5] $auto$alumacc.cc:483:replace_alu$515 [6] $auto$alumacc.cc:483:replace_alu$515 [7] $auto$alumacc.cc:483:replace_alu$515 [8] $auto$alumacc.cc:483:replace_alu$515 [9] $auto$alumacc.cc:483:replace_alu$515 [10] $auto$alumacc.cc:483:replace_alu$515 [11] $auto$alumacc.cc:483:replace_alu$515 [12] $auto$alumacc.cc:483:replace_alu$515 [13] $auto$alumacc.cc:483:replace_alu$515 [14] $auto$alumacc.cc:483:replace_alu$515 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$532: { $auto$alumacc.cc:483:replace_alu$526 [0] $auto$alumacc.cc:483:replace_alu$526 [1] $auto$alumacc.cc:483:replace_alu$526 [2] $auto$alumacc.cc:483:replace_alu$526 [3] $auto$alumacc.cc:483:replace_alu$526 [4] $auto$alumacc.cc:483:replace_alu$526 [5] $auto$alumacc.cc:483:replace_alu$526 [6] $auto$alumacc.cc:483:replace_alu$526 [7] $auto$alumacc.cc:483:replace_alu$526 [8] $auto$alumacc.cc:483:replace_alu$526 [9] $auto$alumacc.cc:483:replace_alu$526 [10] $auto$alumacc.cc:483:replace_alu$526 [11] $auto$alumacc.cc:483:replace_alu$526 [12] $auto$alumacc.cc:483:replace_alu$526 [13] $auto$alumacc.cc:483:replace_alu$526 [14] $auto$alumacc.cc:483:replace_alu$526 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$543: { $auto$alumacc.cc:483:replace_alu$537 [0] $auto$alumacc.cc:483:replace_alu$537 [1] $auto$alumacc.cc:483:replace_alu$537 [2] $auto$alumacc.cc:483:replace_alu$537 [3] $auto$alumacc.cc:483:replace_alu$537 [4] $auto$alumacc.cc:483:replace_alu$537 [5] $auto$alumacc.cc:483:replace_alu$537 [6] $auto$alumacc.cc:483:replace_alu$537 [7] $auto$alumacc.cc:483:replace_alu$537 [8] $auto$alumacc.cc:483:replace_alu$537 [9] $auto$alumacc.cc:483:replace_alu$537 [10] $auto$alumacc.cc:483:replace_alu$537 [11] $auto$alumacc.cc:483:replace_alu$537 [12] $auto$alumacc.cc:483:replace_alu$537 [13] $auto$alumacc.cc:483:replace_alu$537 [14] $auto$alumacc.cc:483:replace_alu$537 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$554: { $auto$alumacc.cc:483:replace_alu$548 [0] $auto$alumacc.cc:483:replace_alu$548 [1] $auto$alumacc.cc:483:replace_alu$548 [2] $auto$alumacc.cc:483:replace_alu$548 [3] $auto$alumacc.cc:483:replace_alu$548 [4] $auto$alumacc.cc:483:replace_alu$548 [5] $auto$alumacc.cc:483:replace_alu$548 [6] $auto$alumacc.cc:483:replace_alu$548 [7] $auto$alumacc.cc:483:replace_alu$548 [8] $auto$alumacc.cc:483:replace_alu$548 [9] $auto$alumacc.cc:483:replace_alu$548 [10] $auto$alumacc.cc:483:replace_alu$548 [11] $auto$alumacc.cc:483:replace_alu$548 [12] $auto$alumacc.cc:483:replace_alu$548 [13] $auto$alumacc.cc:483:replace_alu$548 [14] $auto$alumacc.cc:483:replace_alu$548 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$565: { $auto$alumacc.cc:483:replace_alu$559 [0] $auto$alumacc.cc:483:replace_alu$559 [1] $auto$alumacc.cc:483:replace_alu$559 [2] $auto$alumacc.cc:483:replace_alu$559 [3] $auto$alumacc.cc:483:replace_alu$559 [4] $auto$alumacc.cc:483:replace_alu$559 [5] $auto$alumacc.cc:483:replace_alu$559 [6] $auto$alumacc.cc:483:replace_alu$559 [7] $auto$alumacc.cc:483:replace_alu$559 [8] $auto$alumacc.cc:483:replace_alu$559 [9] $auto$alumacc.cc:483:replace_alu$559 [10] $auto$alumacc.cc:483:replace_alu$559 [11] $auto$alumacc.cc:483:replace_alu$559 [12] $auto$alumacc.cc:483:replace_alu$559 [13] $auto$alumacc.cc:483:replace_alu$559 [14] $auto$alumacc.cc:483:replace_alu$559 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$576: { $auto$alumacc.cc:483:replace_alu$570 [0] $auto$alumacc.cc:483:replace_alu$570 [1] $auto$alumacc.cc:483:replace_alu$570 [2] $auto$alumacc.cc:483:replace_alu$570 [3] $auto$alumacc.cc:483:replace_alu$570 [4] $auto$alumacc.cc:483:replace_alu$570 [5] $auto$alumacc.cc:483:replace_alu$570 [6] $auto$alumacc.cc:483:replace_alu$570 [7] $auto$alumacc.cc:483:replace_alu$570 [8] $auto$alumacc.cc:483:replace_alu$570 [9] $auto$alumacc.cc:483:replace_alu$570 [10] $auto$alumacc.cc:483:replace_alu$570 [11] $auto$alumacc.cc:483:replace_alu$570 [12] $auto$alumacc.cc:483:replace_alu$570 [13] $auto$alumacc.cc:483:replace_alu$570 [14] $auto$alumacc.cc:483:replace_alu$570 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$587: { $auto$alumacc.cc:483:replace_alu$581 [0] $auto$alumacc.cc:483:replace_alu$581 [1] $auto$alumacc.cc:483:replace_alu$581 [2] $auto$alumacc.cc:483:replace_alu$581 [3] $auto$alumacc.cc:483:replace_alu$581 [4] $auto$alumacc.cc:483:replace_alu$581 [5] $auto$alumacc.cc:483:replace_alu$581 [6] $auto$alumacc.cc:483:replace_alu$581 [7] $auto$alumacc.cc:483:replace_alu$581 [8] $auto$alumacc.cc:483:replace_alu$581 [9] $auto$alumacc.cc:483:replace_alu$581 [10] $auto$alumacc.cc:483:replace_alu$581 [11] $auto$alumacc.cc:483:replace_alu$581 [12] $auto$alumacc.cc:483:replace_alu$581 [13] $auto$alumacc.cc:483:replace_alu$581 [14] $auto$alumacc.cc:483:replace_alu$581 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$608: { $auto$alumacc.cc:483:replace_alu$602 [0] $auto$alumacc.cc:483:replace_alu$602 [1] $auto$alumacc.cc:483:replace_alu$602 [2] $auto$alumacc.cc:483:replace_alu$602 [3] $auto$alumacc.cc:483:replace_alu$602 [4] $auto$alumacc.cc:483:replace_alu$602 [5] $auto$alumacc.cc:483:replace_alu$602 [6] $auto$alumacc.cc:483:replace_alu$602 [7] $auto$alumacc.cc:483:replace_alu$602 [8] $auto$alumacc.cc:483:replace_alu$602 [9] $auto$alumacc.cc:483:replace_alu$602 [10] $auto$alumacc.cc:483:replace_alu$602 [11] $auto$alumacc.cc:483:replace_alu$602 [12] $auto$alumacc.cc:483:replace_alu$602 [13] $auto$alumacc.cc:483:replace_alu$602 [14] $auto$alumacc.cc:483:replace_alu$602 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$619: { $auto$alumacc.cc:483:replace_alu$613 [0] $auto$alumacc.cc:483:replace_alu$613 [1] $auto$alumacc.cc:483:replace_alu$613 [2] $auto$alumacc.cc:483:replace_alu$613 [3] $auto$alumacc.cc:483:replace_alu$613 [4] $auto$alumacc.cc:483:replace_alu$613 [5] $auto$alumacc.cc:483:replace_alu$613 [6] $auto$alumacc.cc:483:replace_alu$613 [7] $auto$alumacc.cc:483:replace_alu$613 [8] $auto$alumacc.cc:483:replace_alu$613 [9] $auto$alumacc.cc:483:replace_alu$613 [10] $auto$alumacc.cc:483:replace_alu$613 [11] $auto$alumacc.cc:483:replace_alu$613 [12] $auto$alumacc.cc:483:replace_alu$613 [13] $auto$alumacc.cc:483:replace_alu$613 [14] $auto$alumacc.cc:483:replace_alu$613 [15] }
  Optimizing cells in module \lc4_processor.
Performed a total of 11 changes.

7.6.9.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.6.9.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$690'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$631'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$626'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$615'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$604'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$599'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$594'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$583'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$572'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$561'.
  removing unused `$add' cell `$techmap\lc4alu.ari0.$add$src/lc4_alu.v:47$84'.
  removing unused `$add' cell `$techmap\lc4alu.ari0.$add$src/lc4_alu.v:46$81'.
  removing unused `$add' cell `$techmap\lc4alu.ari0.$add$src/lc4_alu.v:43$73'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$550'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$539'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$528'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$517'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$506'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$495'.

7.6.9.8. Executing OPT_CONST pass (perform const folding).

7.6.9.9. Rerunning OPT passes. (Maybe there is more to do..)

7.6.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \lc4_processor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\branchlogic.$ternary$src/lc4_single.v:228$31 (pure)
    Root of a mux tree: $techmap\controlmux.$ternary$src/lc4_single.v:197$20
    Root of a mux tree: $techmap\lc4alu.$ternary$src/lc4_alu.v:29$71
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:88$131 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:89$133 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:102$284 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:80$261 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:94$271 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:53$179 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:54$181 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:55$183 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:56$185 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:57$187 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:58$189 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:59$191 (pure)
    Root of a mux tree: $techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:60$193 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.r0_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r1_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r2_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r3_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r4_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r5_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r6_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r7_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\nzp_reg.$procmux$340 (pure)
    Root of a mux tree: $techmap\nzpcalculator.$ternary$src/lc4_single.v:214$26
    Root of a mux tree: $techmap\pc_reg.$procmux$331 (pure)
    Root of a mux tree: $techmap\reginputmux.$ternary$src/lc4_single.v:205$22 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:118$3 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:136$6 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:146$8 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:187$18 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.6.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lc4_processor.
Performed a total of 0 changes.

7.6.9.12. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.6.9.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.6.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.6.9.15. Executing OPT_CONST pass (perform const folding).

7.6.9.16. Finished OPT passes. (There is nothing left to do.)

7.6.10. Executing FSM pass (extract and optimize FSM).

7.6.10.1. Executing FSM_DETECT pass (finding FSMs in design).

7.6.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.6.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.6.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.6.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.6.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.6.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.6.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.6.11. Executing OPT pass (performing simple optimizations).

7.6.11.1. Executing OPT_CONST pass (perform const folding).

7.6.11.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.6.11.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.6.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.6.11.5. Finished fast OPT passes.

7.6.12. Executing MEMORY pass.

7.6.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.6.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.6.12.3. Executing MEMORY_SHARE pass (consolidating $memrc/$memwr cells).

7.6.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.6.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).

7.6.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.7. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

7.8. Executing TECHMAP pass (map to technology primitives).

7.8.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.
No more expansions possible.

7.9. Executing OPT pass (performing simple optimizations).

7.9.1. Executing OPT_CONST pass (perform const folding).
Replacing $and cell `$techmap\lc4alu.const0.$and$src/lc4_alu.v:73$120' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$714': A=8'11111111, B=\lc4alu.ari0.i_r1data [7:0]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$716': A=1'0, B=1'0
Replacing $or cell `$techmap\lc4alu.$or$src/lc4_alu.v:18$39' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$718': A=8'00000000, B=\i_cur_insn [7:0]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$720': A=2'10, B=2'10
Replacing $and cell `$techmap\lc4alu.$and$src/lc4_alu.v:17$37' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$722': A=1'1, B=\pc_reg.state [15]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$724': A=1'0, B=1'0
Replacing $or cell `$techmap\lc4alu.$or$src/lc4_alu.v:17$38' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$726': A=$techmap\lc4alu.$and$src/lc4_alu.v:17$37_Y [14:4], B=\i_cur_insn [10:0]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$728': A=5'00000, B={ $techmap\lc4alu.$and$src/lc4_alu.v:17$37_Y [15] $techmap\lc4alu.$and$src/lc4_alu.v:17$37_Y [3:0] }
Replacing $mux cell `$techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:59$166' (mux_sel01) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.i_quotient [0] = $auto$alumacc.cc:484:replace_alu$630 [15]'.
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter2.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$730': A=1'0, B=$auto$alumacc.cc:484:replace_alu$630 [15]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$732': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$734': A=2'00, B=\lc4alu.ari0.div0.iter3.i_quotient [1:0]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$736': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$738': A=3'000, B=\lc4alu.ari0.div0.iter3.o_quotient
  New cell `$auto$opt_const.cc:158:group_cell_inputs$740': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$742': A=4'0000, B=\lc4alu.ari0.div0.iter5.i_quotient [3:0]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$744': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$746': A=5'00000, B=\lc4alu.ari0.div0.iter6.i_quotient [4:0]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$748': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$750': A=6'000000, B={ $auto$wreduce.cc:347:run$460 [5:3] \lc4alu.ari0.div0.iter6.o_quotient }
  New cell `$auto$opt_const.cc:158:group_cell_inputs$752': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$754': A=7'0000000, B=\lc4alu.ari0.div0.iter8.i_quotient [6:0]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$756': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$758': A=8'00000000, B=\lc4alu.ari0.div0.iter9.i_quotient [7:0]
  New cell `$auto$opt_const.cc:158:group_cell_inputs$760': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$762': A=9'000000000, B=\lc4alu.ari0.div0.iter10.i_quotient
  New cell `$auto$opt_const.cc:158:group_cell_inputs$764': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$766': A=10'0000000000, B=\lc4alu.ari0.div0.iter10.o_quotient
  New cell `$auto$opt_const.cc:158:group_cell_inputs$768': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$770': A=11'00000000000, B=\lc4alu.ari0.div0.iter11.o_quotient
  New cell `$auto$opt_const.cc:158:group_cell_inputs$772': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$774': A=12'000000000000, B=\lc4alu.ari0.div0.iter12.o_quotient
  New cell `$auto$opt_const.cc:158:group_cell_inputs$776': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$778': A=13'0000000000000, B=\lc4alu.ari0.div0.iter13.o_quotient
  New cell `$auto$opt_const.cc:158:group_cell_inputs$780': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter15.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$782': A=14'00000000000000, B=\lc4alu.ari0.div0.iter14.o_quotient
  New cell `$auto$opt_const.cc:158:group_cell_inputs$784': A=1'1, B=1'1
Replacing $or cell `$techmap\lc4alu.ari0.div0.iter16.$or$src/lc4_divider.v:59$165' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$786': A=15'000000000000000, B=\lc4alu.ari0.div0.iter15.o_quotient
  New cell `$auto$opt_const.cc:158:group_cell_inputs$788': A=1'1, B=1'1
Replacing $mux cell `$techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:60$193' (mux_sel01) in module `\lc4_processor' with constant driver `\lc4regfile.r7_decoder = $techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:60$192_Y'.
Replacing $mux cell `$techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:59$191' (mux_sel01) in module `\lc4_processor' with constant driver `\lc4regfile.r6_decoder = $techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:59$190_Y'.
Replacing $mux cell `$techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:58$189' (mux_sel01) in module `\lc4_processor' with constant driver `\lc4regfile.r5_decoder = $techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:58$188_Y'.
Replacing $mux cell `$techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:57$187' (mux_sel01) in module `\lc4_processor' with constant driver `\lc4regfile.r4_decoder = $techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:57$186_Y'.
Replacing $mux cell `$techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:56$185' (mux_sel01) in module `\lc4_processor' with constant driver `\lc4regfile.r3_decoder = $techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:56$184_Y'.
Replacing $mux cell `$techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:55$183' (mux_sel01) in module `\lc4_processor' with constant driver `\lc4regfile.r2_decoder = $techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:55$182_Y'.
Replacing $mux cell `$techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:54$181' (mux_sel01) in module `\lc4_processor' with constant driver `\lc4regfile.r1_decoder = $techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:54$180_Y'.
Replacing $mux cell `$techmap\lc4regfile.decoder_m.$ternary$src/lc4_regfile.v:53$179' (mux_sel01) in module `\lc4_processor' with constant driver `\lc4regfile.r0_decoder = $techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:53$178_Y'.
Replacing $mux cell `$techmap\branchlogic.$ternary$src/lc4_single.v:228$31' (mux_sel01) in module `\lc4_processor' with constant driver `\branch_out = $techmap\branchlogic.$logic_or$src/lc4_single.v:228$30_Y'.
Replacing $and cell `$auto$opt_const.cc:158:group_cell_inputs$716' (1'0, 1'0) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$715 = 1'0'.
Replacing $or cell `$techmap\lc4alu.const0.$or$src/lc4_alu.v:75$123' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$718' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$720' (2'10, 2'10) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$719 = 2'10'.
Replacing $and cell `$auto$opt_const.cc:158:group_cell_inputs$724' (1'0, 1'0) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$723 = 1'0'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$728' in module `lc4_processor' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$790': A=1'0, B=$auto$opt_const.cc:145:group_cell_inputs$721
  New cell `$auto$opt_const.cc:158:group_cell_inputs$792': A=1'0, B=1'0
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$726' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$784' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$783 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$780' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$779 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$772' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$771 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$764' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$763 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$752' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$751 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$736' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$735 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$732' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$731 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$730' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$734' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$738' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$740' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$739 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$742' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$744' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$743 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$748' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$747 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$746' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$750' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$754' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$756' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$755 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$758' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$760' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$759 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$762' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$766' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$768' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$767 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$770' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$774' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$776' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$775 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$778' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$782' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$786' in module `\lc4_processor' with identity for port B.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$788' (1'1, 1'1) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$787 = 1'1'.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$792' in module `\lc4_processor' with identity for port A.
Replacing $or cell `$auto$opt_const.cc:158:group_cell_inputs$790' in module `\lc4_processor' with identity for port B.
Replacing $pos cell `$auto$opt_const.cc:158:group_cell_inputs$792' (1'0) in module `\lc4_processor' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$791 = 1'0'.

7.9.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.9.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$754': $auto$opt_const.cc:145:group_cell_inputs$753 = \lc4alu.ari0.div0.iter8.i_quotient [6:0]
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$742': $auto$opt_const.cc:145:group_cell_inputs$741 = \lc4alu.ari0.div0.iter5.i_quotient [3:0]
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$746': $auto$opt_const.cc:145:group_cell_inputs$745 = \lc4alu.ari0.div0.iter6.i_quotient [4:0]
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$726': $auto$opt_const.cc:145:group_cell_inputs$725 = \i_cur_insn [10:0]
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$730': $auto$opt_const.cc:145:group_cell_inputs$729 = $auto$alumacc.cc:484:replace_alu$630 [15]
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$734': $auto$opt_const.cc:145:group_cell_inputs$733 = \lc4alu.ari0.div0.iter3.i_quotient [1:0]
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$738': $auto$opt_const.cc:145:group_cell_inputs$737 = \lc4alu.ari0.div0.iter3.o_quotient
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$790': $auto$opt_const.cc:145:group_cell_inputs$789 = $auto$opt_const.cc:145:group_cell_inputs$721
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$718': $auto$opt_const.cc:145:group_cell_inputs$717 = \i_cur_insn [7:0]
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$750': $auto$opt_const.cc:145:group_cell_inputs$749 = { $auto$wreduce.cc:347:run$460 [5:3] \lc4alu.ari0.div0.iter6.o_quotient }
  removing buffer cell `$techmap\lc4alu.const0.$or$src/lc4_alu.v:75$123': $techmap\lc4alu.const0.$or$src/lc4_alu.v:75$123_Y = \i_cur_insn [7:0]
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$758': $auto$opt_const.cc:145:group_cell_inputs$757 = \lc4alu.ari0.div0.iter9.i_quotient [7:0]
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$762': $auto$opt_const.cc:145:group_cell_inputs$761 = \lc4alu.ari0.div0.iter10.i_quotient
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$766': $auto$opt_const.cc:145:group_cell_inputs$765 = \lc4alu.ari0.div0.iter10.o_quotient
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$770': $auto$opt_const.cc:145:group_cell_inputs$769 = \lc4alu.ari0.div0.iter11.o_quotient
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$774': $auto$opt_const.cc:145:group_cell_inputs$773 = \lc4alu.ari0.div0.iter12.o_quotient
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$778': $auto$opt_const.cc:145:group_cell_inputs$777 = \lc4alu.ari0.div0.iter13.o_quotient
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$782': $auto$opt_const.cc:145:group_cell_inputs$781 = \lc4alu.ari0.div0.iter14.o_quotient
  removing buffer cell `$auto$opt_const.cc:158:group_cell_inputs$786': $auto$opt_const.cc:145:group_cell_inputs$785 = \lc4alu.ari0.div0.iter15.o_quotient

7.9.5. Finished fast OPT passes.

7.10. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

7.11. Executing OPT pass (performing simple optimizations).

7.11.1. Executing OPT_CONST pass (perform const folding).

7.11.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \lc4_processor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\controlmux.$ternary$src/lc4_single.v:197$20
    Root of a mux tree: $techmap\lc4alu.$ternary$src/lc4_alu.v:29$71
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:88$131 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:89$133 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:102$284 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:80$261 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:94$271 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.r0_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r1_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r2_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r3_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r4_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r5_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r6_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r7_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\nzp_reg.$procmux$340 (pure)
    Root of a mux tree: $techmap\nzpcalculator.$ternary$src/lc4_single.v:214$26
    Root of a mux tree: $techmap\pc_reg.$procmux$331 (pure)
    Root of a mux tree: $techmap\reginputmux.$ternary$src/lc4_single.v:205$22 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:118$3 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:136$6 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:146$8 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:187$18 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lc4_processor.
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter10.i_quotient 1'0 }, B={ \lc4alu.ari0.div0.iter10.i_quotient 1'1 }, Y=\lc4alu.ari0.div0.iter10.o_quotient
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter10.o_quotient [0]
      New connections: \lc4alu.ari0.div0.iter10.o_quotient [9:1] = \lc4alu.ari0.div0.iter10.i_quotient
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter10.o_quotient 1'0 }, B={ \lc4alu.ari0.div0.iter10.o_quotient 1'1 }, Y=\lc4alu.ari0.div0.iter11.o_quotient
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter11.o_quotient [0]
      New connections: \lc4alu.ari0.div0.iter11.o_quotient [10:1] = \lc4alu.ari0.div0.iter10.o_quotient
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter11.o_quotient 1'0 }, B={ \lc4alu.ari0.div0.iter11.o_quotient 1'1 }, Y=\lc4alu.ari0.div0.iter12.o_quotient
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter12.o_quotient [0]
      New connections: \lc4alu.ari0.div0.iter12.o_quotient [11:1] = \lc4alu.ari0.div0.iter11.o_quotient
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter12.o_quotient 1'0 }, B={ \lc4alu.ari0.div0.iter12.o_quotient 1'1 }, Y=\lc4alu.ari0.div0.iter13.o_quotient
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter13.o_quotient [0]
      New connections: \lc4alu.ari0.div0.iter13.o_quotient [12:1] = \lc4alu.ari0.div0.iter12.o_quotient
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter13.o_quotient 1'0 }, B={ \lc4alu.ari0.div0.iter13.o_quotient 1'1 }, Y=\lc4alu.ari0.div0.iter14.o_quotient
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter14.o_quotient [0]
      New connections: \lc4alu.ari0.div0.iter14.o_quotient [13:1] = \lc4alu.ari0.div0.iter13.o_quotient
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter14.o_quotient 1'0 }, B={ \lc4alu.ari0.div0.iter14.o_quotient 1'1 }, Y=\lc4alu.ari0.div0.iter15.o_quotient
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter15.o_quotient [0]
      New connections: \lc4alu.ari0.div0.iter15.o_quotient [14:1] = \lc4alu.ari0.div0.iter14.o_quotient
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter16.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter15.o_quotient 1'0 }, B={ \lc4alu.ari0.div0.iter15.o_quotient 1'1 }, Y=\lc4alu.ari0.div0.iter16_o_quotient
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter16_o_quotient [0]
      New connections: \lc4alu.ari0.div0.iter16_o_quotient [15:1] = \lc4alu.ari0.div0.iter15.o_quotient
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter2.i_quotient [0] 1'0 }, B={ \lc4alu.ari0.div0.iter2.i_quotient [0] 1'1 }, Y=\lc4alu.ari0.div0.iter3.i_quotient [1:0]
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter3.i_quotient [0]
      New connections: \lc4alu.ari0.div0.iter3.i_quotient [1] = \lc4alu.ari0.div0.iter2.i_quotient [0]
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter3.i_quotient [1:0] 1'0 }, B={ \lc4alu.ari0.div0.iter3.i_quotient [1:0] 1'1 }, Y=\lc4alu.ari0.div0.iter3.o_quotient
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter3.o_quotient [0]
      New connections: \lc4alu.ari0.div0.iter3.o_quotient [2:1] = \lc4alu.ari0.div0.iter3.i_quotient [1:0]
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter3.o_quotient 1'0 }, B={ \lc4alu.ari0.div0.iter3.o_quotient 1'1 }, Y=\lc4alu.ari0.div0.iter5.i_quotient [3:0]
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter5.i_quotient [0]
      New connections: \lc4alu.ari0.div0.iter5.i_quotient [3:1] = \lc4alu.ari0.div0.iter3.o_quotient
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter5.i_quotient [3:0] 1'0 }, B={ \lc4alu.ari0.div0.iter5.i_quotient [3:0] 1'1 }, Y=\lc4alu.ari0.div0.iter6.i_quotient [4:0]
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter6.i_quotient [0]
      New connections: \lc4alu.ari0.div0.iter6.i_quotient [4:1] = \lc4alu.ari0.div0.iter5.i_quotient [3:0]
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter6.i_quotient [4:0] 1'0 }, B={ \lc4alu.ari0.div0.iter6.i_quotient [4:0] 1'1 }, Y={ $auto$opt_const.cc:145:group_cell_inputs$749 [5:3] \lc4alu.ari0.div0.iter6.o_quotient }
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter6.o_quotient [0]
      New connections: { $auto$opt_const.cc:145:group_cell_inputs$749 [5:3] \lc4alu.ari0.div0.iter6.o_quotient [2:1] } = \lc4alu.ari0.div0.iter6.i_quotient [4:0]
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ $auto$opt_const.cc:145:group_cell_inputs$749 [5:3] \lc4alu.ari0.div0.iter6.o_quotient 1'0 }, B={ $auto$opt_const.cc:145:group_cell_inputs$749 [5:3] \lc4alu.ari0.div0.iter6.o_quotient 1'1 }, Y=\lc4alu.ari0.div0.iter8.i_quotient [6:0]
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter8.i_quotient [0]
      New connections: \lc4alu.ari0.div0.iter8.i_quotient [6:1] = { $auto$opt_const.cc:145:group_cell_inputs$749 [5:3] \lc4alu.ari0.div0.iter6.o_quotient }
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter8.i_quotient [6:0] 1'0 }, B={ \lc4alu.ari0.div0.iter8.i_quotient [6:0] 1'1 }, Y=\lc4alu.ari0.div0.iter9.i_quotient [7:0]
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter9.i_quotient [0]
      New connections: \lc4alu.ari0.div0.iter9.i_quotient [7:1] = \lc4alu.ari0.div0.iter8.i_quotient [6:0]
    Consolidated identical input bits for $mux cell $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166:
      Old ports: A={ \lc4alu.ari0.div0.iter9.i_quotient [7:0] 1'0 }, B={ \lc4alu.ari0.div0.iter9.i_quotient [7:0] 1'1 }, Y=\lc4alu.ari0.div0.iter10.i_quotient
      New ports: A=1'0, B=1'1, Y=\lc4alu.ari0.div0.iter10.i_quotient [0]
      New connections: \lc4alu.ari0.div0.iter10.i_quotient [8:1] = \lc4alu.ari0.div0.iter9.i_quotient [7:0]
    Consolidated identical input bits for $mux cell $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128:
      Old ports: A={ \i_cur_insn [6] \i_cur_insn [6] \i_cur_insn [6] \i_cur_insn [6] \i_cur_insn [6] \i_cur_insn [6] \i_cur_insn [6] \i_cur_insn [6] \i_cur_insn [6] \i_cur_insn [6:0] }, B={ 9'000000000 \i_cur_insn [6:0] }, Y=$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y
      New ports: A=\i_cur_insn [6], B=1'0, Y=$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [7]
      New connections: { $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [15:8] $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [6:0] } = { $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [7] $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [7] $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [7] $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [7] $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [7] $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [7] $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [7] $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128_Y [7] \i_cur_insn [6:0] }
    Consolidated identical input bits for $mux cell $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:88$131:
      Old ports: A={ \lc4alu.ari0.div0.iter1.i_dividend [15] \lc4alu.ari0.div0.iter1.i_dividend [15] \lc4alu.ari0.i_r1data [14:0] }, B={ 1'0 \lc4alu.ari0.div0.iter1.i_dividend [15] \lc4alu.ari0.i_r1data [14:0] }, Y=\lc4alu.cmp0.ext1
      New ports: A=\lc4alu.ari0.div0.iter1.i_dividend [15], B=1'0, Y=\lc4alu.cmp0.ext1 [16]
      New connections: \lc4alu.cmp0.ext1 [15:0] = { \lc4alu.ari0.div0.iter1.i_dividend [15] \lc4alu.ari0.i_r1data [14:0] }
    Consolidated identical input bits for $mux cell $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:89$133:
      Old ports: A={ \lc4alu.cmp0.r2 [15] \lc4alu.cmp0.r2 }, B={ 1'0 \lc4alu.cmp0.r2 }, Y=\lc4alu.cmp0.ext2
      New ports: A=\lc4alu.cmp0.r2 [15], B=1'0, Y=\lc4alu.cmp0.ext2 [16]
      New connections: \lc4alu.cmp0.ext2 [15:0] = \lc4alu.cmp0.r2
    Consolidated identical input bits for $mux cell $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:91$138:
      Old ports: A={ 15'000000000000000 $auto$wreduce.cc:347:run$393 [0] }, B=16'1111111111111111, Y=\lc4alu.r_cmp
      New ports: A={ 1'0 $auto$wreduce.cc:347:run$393 [0] }, B=2'11, Y=\lc4alu.r_cmp [1:0]
      New connections: \lc4alu.r_cmp [15:2] = { \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] \lc4alu.r_cmp [1] }
  Optimizing cells in module \lc4_processor.
Performed a total of 19 changes.

7.11.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.11.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.11.8. Executing OPT_CONST pass (perform const folding).

7.11.9. Rerunning OPT passes. (Maybe there is more to do..)

7.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \lc4_processor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\controlmux.$ternary$src/lc4_single.v:197$20
    Root of a mux tree: $techmap\lc4alu.$ternary$src/lc4_alu.v:29$71
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:60$169 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$129 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:88$131 (pure)
    Root of a mux tree: $techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:89$133 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:102$284 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:80$261 (pure)
    Root of a mux tree: $techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:94$271 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$320 (pure)
    Root of a mux tree: $techmap\lc4regfile.r0_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r1_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r2_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r3_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r4_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r5_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r6_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\lc4regfile.r7_m.$procmux$349 (pure)
    Root of a mux tree: $techmap\nzp_reg.$procmux$340 (pure)
    Root of a mux tree: $techmap\nzpcalculator.$ternary$src/lc4_single.v:214$26
    Root of a mux tree: $techmap\pc_reg.$procmux$331 (pure)
    Root of a mux tree: $techmap\reginputmux.$ternary$src/lc4_single.v:205$22 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:118$3 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:136$6 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:146$8 (pure)
    Root of a mux tree: $ternary$src/lc4_single.v:187$18 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lc4_processor.
Performed a total of 0 changes.

7.11.12. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.11.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.11.15. Executing OPT_CONST pass (perform const folding).

7.11.16. Finished OPT passes. (There is nothing left to do.)

7.12. Executing TECHMAP pass (map to technology primitives).

7.12.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.12.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.
Mapping lc4_processor.$ternary$src/lc4_single.v:118$3 ($mux) with simplemap.
Mapping lc4_processor.$or$src/lc4_single.v:136$4 ($or) with simplemap.
Mapping lc4_processor.$ternary$src/lc4_single.v:136$6 ($mux) with simplemap.
Mapping lc4_processor.$ternary$src/lc4_single.v:146$7 ($mux) with simplemap.
Mapping lc4_processor.$ternary$src/lc4_single.v:146$8 ($mux) with simplemap.
Mapping lc4_processor.$eq$src/lc4_single.v:182$9 ($logic_not) with simplemap.
Mapping lc4_processor.$eq$src/lc4_single.v:183$10 ($eq) with simplemap.
Mapping lc4_processor.$eq$src/lc4_single.v:184$11 ($eq) with simplemap.
Mapping lc4_processor.$eq$src/lc4_single.v:185$12 ($eq) with simplemap.
Mapping lc4_processor.$eq$src/lc4_single.v:186$13 ($eq) with simplemap.
Mapping lc4_processor.$ternary$src/lc4_single.v:187$14 ($mux) with simplemap.
Mapping lc4_processor.$ternary$src/lc4_single.v:187$15 ($mux) with simplemap.
Mapping lc4_processor.$ternary$src/lc4_single.v:187$16 ($mux) with simplemap.
Mapping lc4_processor.$ternary$src/lc4_single.v:187$17 ($mux) with simplemap.
Mapping lc4_processor.$ternary$src/lc4_single.v:187$18 ($mux) with simplemap.

7.12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 15
Parameter \B_WIDTH = 15
Parameter \Y_WIDTH = 15
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15'.

7.12.4. Continuing TECHMAP pass.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$707 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$704 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$701 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$698 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$695 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$692 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.

7.12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 16
Parameter \Y_WIDTH = 16
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16'.

7.12.6. Continuing TECHMAP pass.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$687 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$684 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$681 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$675 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$678 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$techmap\controlmux.$ternary$src/lc4_single.v:197$20 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:109$299 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:109$300 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:109$298 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:109$297 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:106$295 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:106$294 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:105$293 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:104$292 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:104$291 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:104$290 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:104$289 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:104$288 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:104$287 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:104$286 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:104$285 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:102$284 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:102$283 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:102$282 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:94$271 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:80$261 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$ternary$src/include/lc4_decoder.v:80$260 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$or$src/include/lc4_decoder.v:79$259 ($or) with simplemap.
Mapping lc4_processor.$auto$opt_const.cc:158:group_cell_inputs$714 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:61$243 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$eq$src/include/lc4_decoder.v:60$242 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$and$src/include/lc4_decoder.v:34$210 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4decoder.$ne$src/include/lc4_decoder.v:34$209 ($reduce_bool) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$672 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$techmap\reginputmux.$ternary$src/lc4_single.v:205$22 ($mux) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$669 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.

7.12.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 15
Parameter \Y_WIDTH = 15
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=15\Y_WIDTH=15'.

7.12.8. Continuing TECHMAP pass.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$666 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$techmap\lc4regfile.$and$src/lc4_regfile.v:42$177 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.$and$src/lc4_regfile.v:41$176 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.$and$src/lc4_regfile.v:40$175 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.$and$src/lc4_regfile.v:39$174 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.$and$src/lc4_regfile.v:38$173 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.$and$src/lc4_regfile.v:37$172 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.$and$src/lc4_regfile.v:36$171 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.$and$src/lc4_regfile.v:35$170 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$663 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4alu.$ternary$src/lc4_alu.v:29$70 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$ternary$src/lc4_alu.v:29$71 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$ternary$src/lc4_alu.v:29$69 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$ternary$src/lc4_alu.v:29$68 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$ternary$src/lc4_alu.v:29$67 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$ternary$src/lc4_alu.v:29$66 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$ternary$src/lc4_alu.v:29$65 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$ternary$src/lc4_alu.v:29$64 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$logic_or$src/lc4_alu.v:28$62 ($logic_or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:28$61 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:28$60 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:27$59 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:26$58 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:25$57 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:24$56 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$logic_or$src/lc4_alu.v:23$55 ($logic_or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:23$54 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$logic_or$src/lc4_alu.v:23$53 ($logic_or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:23$52 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:23$51 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$logic_or$src/lc4_alu.v:22$50 ($logic_or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:22$49 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$logic_or$src/lc4_alu.v:22$48 ($logic_or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:22$47 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$logic_or$src/lc4_alu.v:22$46 ($logic_or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$logic_and$src/lc4_alu.v:21$45 ($logic_and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:21$44 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:21$43 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$logic_or$src/lc4_alu.v:21$42 ($logic_or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:21$41 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.$eq$src/lc4_alu.v:21$40 ($logic_not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$660 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\branchlogic.$logic_or$src/lc4_single.v:228$30 ($logic_or) with simplemap.
Mapping lc4_processor.$techmap\branchlogic.$logic_and$src/lc4_single.v:228$29 ($logic_and) with simplemap.
Mapping lc4_processor.$techmap\branchlogic.$ne$src/lc4_single.v:228$28 ($reduce_bool) with simplemap.
Mapping lc4_processor.$techmap\branchlogic.$and$src/lc4_single.v:227$27 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$657 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\branchmux.$ternary$src/lc4_single.v:237$33 ($mux) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$654 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$651 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$techmap\pc_reg.$procmux$331 ($mux) with simplemap.
Mapping lc4_processor.$techmap\pc_reg.$procdff$351 ($dff) with simplemap.
Mapping lc4_processor.$techmap\pc_reg.$procmux$325 ($mux) with simplemap.
Mapping lc4_processor.$techmap\pc_reg.$and$src/include/register.v:30$306 ($and) with simplemap.
Mapping lc4_processor.$techmap\nzpcalculator.$ternary$src/lc4_single.v:214$25 ($mux) with simplemap.
Mapping lc4_processor.$techmap\nzpcalculator.$ternary$src/lc4_single.v:214$26 ($mux) with simplemap.
Mapping lc4_processor.$techmap\nzpcalculator.$eq$src/lc4_single.v:213$24 ($logic_not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$645 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$642 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15.
Mapping lc4_processor.$techmap\nzp_reg.$procmux$340 ($mux) with simplemap.
Mapping lc4_processor.$techmap\nzp_reg.$procdff$352 ($dff) with simplemap.
Mapping lc4_processor.$techmap\nzp_reg.$procmux$334 ($mux) with simplemap.
Mapping lc4_processor.$techmap\nzp_reg.$and$src/include/register.v:30$303 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$639 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.

7.12.9. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 17
Parameter \B_WIDTH = 17
Parameter \Y_WIDTH = 17
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=17\B_WIDTH=17\Y_WIDTH=17'.

7.12.10. Continuing TECHMAP pass.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$636 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=17\B_WIDTH=17\Y_WIDTH=17.
Mapping lc4_processor.$techmap\lc4regfile.r7_m.$procmux$349 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r7_m.$procdff$353 ($dff) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r7_m.$procmux$343 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323 ($and) with simplemap.

7.12.11. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 16
Parameter \Y_WIDTH = 16
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16'.

7.12.12. Continuing TECHMAP pass.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$633 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$628 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4regfile.r6_m.$procmux$349 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r6_m.$procdff$353 ($dff) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r6_m.$procmux$343 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$623 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4regfile.r5_m.$procmux$349 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r5_m.$procdff$353 ($dff) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r5_m.$procmux$343 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$619 ($reduce_and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$617 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$616 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r4_m.$procmux$349 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r4_m.$procdff$353 ($dff) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r4_m.$procmux$343 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$612 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4regfile.r3_m.$procmux$349 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r3_m.$procdff$353 ($dff) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r3_m.$procmux$343 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$608 ($reduce_and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$606 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$605 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r2_m.$procmux$349 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r2_m.$procdff$353 ($dff) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r2_m.$procmux$343 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$601 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4regfile.r1_m.$procmux$349 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r1_m.$procdff$353 ($dff) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r1_m.$procmux$343 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$596 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4regfile.r0_m.$procmux$349 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r0_m.$procdff$353 ($dff) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r0_m.$procmux$343 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$319 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$320 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$318 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$317 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$316 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$315 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$ternary$src/lc4_regfile.v:76$314 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:76$313 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:75$312 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:74$311 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:73$310 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:72$309 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:71$308 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux1.$eq$src/lc4_regfile.v:70$307 ($logic_not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$591 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$319 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$320 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$318 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$317 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$316 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$315 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$ternary$src/lc4_regfile.v:76$314 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:76$313 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:75$312 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:74$311 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:73$310 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:72$309 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:71$308 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.mux2.$eq$src/lc4_regfile.v:70$307 ($logic_not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$587 ($reduce_and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$585 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$584 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:60$192 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:59$190 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:58$188 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:57$186 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:56$184 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:55$182 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:54$180 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4regfile.decoder_m.$eq$src/lc4_regfile.v:53$178 ($logic_not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$580 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$576 ($reduce_and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$574 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$573 ($or) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$569 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:91$137 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:91$138 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.cmp0.$eq$src/lc4_alu.v:91$136 ($logic_not) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:89$133 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:88$131 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$129 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.cmp0.$ternary$src/lc4_alu.v:86$128 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.const0.$ternary$src/lc4_alu.v:75$124 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.const0.$ternary$src/lc4_alu.v:75$125 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.$ternary$src/lc4_alu.v:104$143 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.$ternary$src/lc4_alu.v:104$144 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.$ternary$src/lc4_alu.v:104$142 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.$eq$src/lc4_alu.v:104$141 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.$eq$src/lc4_alu.v:103$140 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.$eq$src/lc4_alu.v:102$139 ($logic_not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$565 ($reduce_and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$ternary$src/lc4_alu.v:64$118 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$ternary$src/lc4_alu.v:64$119 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$ternary$src/lc4_alu.v:64$117 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$ternary$src/lc4_alu.v:64$116 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$ternary$src/lc4_alu.v:64$115 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$and$src/lc4_alu.v:64$114 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112 ($xor) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$or$src/lc4_alu.v:62$110 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108 ($not) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.log0.$and$src/lc4_alu.v:60$106 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$563 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$562 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$103 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$104 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$102 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$101 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$100 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$99 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$98 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$97 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$96 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$ternary$src/lc4_alu.v:52$95 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:51$92 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:50$90 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:49$88 ($eq) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:48$86 ($logic_not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:354:replace_macc$476 ($macc) with maccmap.
  add { \lc4alu.ari0.div0.iter1.i_dividend [15] \lc4alu.ari0.i_r1data [14:0] } * \o_dmem_towrite (16x16 bits, unsigned)
Mapping lc4_processor.$techmap\lc4alu.ari0.$eq$src/lc4_alu.v:43$72 ($logic_not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$558 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift2.$ternary$src/lc4_alu.v:155$155 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift2.$ternary$src/lc4_alu.v:157$156 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift2.$ternary$src/lc4_alu.v:153$154 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift2.$ternary$src/lc4_alu.v:151$153 ($mux) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$554 ($reduce_and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift1.$ternary$src/lc4_alu.v:136$151 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift1.$ternary$src/lc4_alu.v:138$152 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift1.$ternary$src/lc4_alu.v:134$150 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift1.$ternary$src/lc4_alu.v:132$149 ($mux) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$552 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$551 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift0.$ternary$src/lc4_alu.v:119$147 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift0.$ternary$src/lc4_alu.v:121$148 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift0.$ternary$src/lc4_alu.v:117$146 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.shift0.shift0.$ternary$src/lc4_alu.v:115$145 ($mux) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$547 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.$ternary$src/lc4_divider.v:45$160 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.$ternary$src/lc4_divider.v:44$158 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.$eq$src/lc4_divider.v:44$157 ($logic_not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$543 ($reduce_and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$541 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$540 ($or) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$536 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter1.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$532 ($reduce_and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter2.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$530 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$529 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter3.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$525 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter4.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$521 ($reduce_and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter5.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$519 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$518 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter6.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$514 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter7.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$510 ($reduce_and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$508 ($not) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter8.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$507 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter9.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$503 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$auto$opt_const.cc:158:group_cell_inputs$722 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter10.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:64:get_eq$499 ($reduce_and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:78:get_cf$497 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:58:get_gt$496 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter11.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$492 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter12.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter13.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter14.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter15.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter16.$ternary$src/lc4_divider.v:60$169 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter16.$ternary$src/lc4_divider.v:59$166 ($mux) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter16.$or$src/lc4_divider.v:58$162 ($or) with simplemap.
Mapping lc4_processor.$techmap\lc4alu.ari0.div0.iter16.$and$src/lc4_divider.v:58$161 ($and) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$704.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$704.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$704.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$698.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$698.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$698.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$692.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$692.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$692.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$695.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$695.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$695.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$687.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$687.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$687.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$684.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$684.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$684.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$681.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$681.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$675.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$675.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$675.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$678.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$678.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$672.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$666.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$672.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$666.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$672.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$669.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$669.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$701.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$701.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$701.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$707.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$707.B_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$707.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$663.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$663.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$663.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$660.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$660.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$660.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$657.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$657.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$654.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$654.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$651.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$651.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$651.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$645.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$645.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$642.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$642.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$642.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$639.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$639.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$639.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$636.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1675 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$636.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$636.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$633.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$633.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$633.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$628.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$628.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$623.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$623.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$612.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$612.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$612.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$601.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$601.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$601.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$596.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$596.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$591.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$591.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$580.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$580.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$580.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$569.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$569.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$569.A_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3174 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3176 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3178 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3180 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3182 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3184 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3186 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3188 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3190 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3192 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3194 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3196 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3198 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3200 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3202 ($and) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:82:add$3204 ($and) with simplemap.

7.12.13. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_fa'.
Parameter \WIDTH = 16
Generating RTLIL representation for module `$paramod\_90_fa\WIDTH=16'.

7.12.14. Continuing TECHMAP pass.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3208 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3211 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3214 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3217 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3220 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3223 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3226 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3229 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3232 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3235 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3238 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3241 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3244 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:114:fulladd$3247 using $paramod\_90_fa\WIDTH=16.
Mapping lc4_processor.$auto$maccmap.cc:240:synth$3248 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$558.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$558.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$558.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$547.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$547.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$547.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$536.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$536.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$536.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$525.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$525.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$525.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$514.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$514.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$514.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$503.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$503.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$503.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$492.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$492.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$alumacc.cc:470:replace_alu$492.A_conv ($pos) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3208.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3208.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3208.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3211.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3214.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3223.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3223.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3223.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3226.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3232.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3238.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895 ($or) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892 ($and) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:240:synth$3248.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075 ($xor) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074 ($mux) with simplemap.
Mapping lc4_processor.$techmap$auto$maccmap.cc:240:synth$3248.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073 ($not) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:240:synth$3248.B_conv ($pos) with simplemap.
Mapping lc4_processor.$auto$maccmap.cc:240:synth$3248.A_conv ($pos) with simplemap.
No more expansions possible.

7.13. Executing ICE40_OPT pass (performing simple optimizations).

7.13.1. Running ICE40 specific optimizations.

7.13.2. Executing OPT_CONST pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$975' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$968 [5] = \switch_data [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$974' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$968 [4] = \switch_data [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$976' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$968 [6] = \switch_data [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$973' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$968 [3] = \switch_data [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$971' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$968 [1] = \switch_data [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$970' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$968 [0] = \switch_data [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1135' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1130 [3] = \i_cur_insn [15]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1114' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1112' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2423' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2421 [0] = \lc4regfile.mux2.s [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1113' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2419' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2437' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2434 [1] = \lc4regfile.mux2.s [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2403' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2449' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2447 [0] = \lc4regfile.mux2.s [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2450' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2447 [1] = \lc4regfile.mux2.s [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2387' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2464' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2460 [2] = \lc4regfile.mux2.s [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2371' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2477' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2473 [2] = \lc4regfile.mux2.s [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2475' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2473 [0] = \lc4regfile.mux2.s [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2355' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2490' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2486 [2] = \lc4regfile.mux2.s [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2489' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2486 [1] = \lc4regfile.mux2.s [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2323' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2339' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1004' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$953' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$946 [5] = \switch_data [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$952' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$946 [4] = \switch_data [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$954' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$946 [6] = \switch_data [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$951' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$946 [3] = \switch_data [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$950' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$946 [2] = \switch_data [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1020' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$932' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$924 [6] = \switch_data [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$930' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$924 [4] = \switch_data [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$931' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$924 [5] = \switch_data [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$926' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$924 [0] = \switch_data [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$929' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$924 [3] = \switch_data [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$928' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$924 [2] = \switch_data [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1452' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1446 [4] = \i_cur_insn [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1448' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1446 [0] = \i_cur_insn [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1449' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1446 [1] = \i_cur_insn [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1450' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1446 [2] = \i_cur_insn [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1417' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1411 [4] = \i_cur_insn [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1414' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1411 [1] = \i_cur_insn [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1415' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1411 [2] = \i_cur_insn [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1529' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1527 [0] = \i_cur_insn [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1531' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1527 [2] = \i_cur_insn [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2768' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2766 [0] = \i_cur_insn [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1339' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1336 [1] = \i_cur_insn [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1383' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1381 [0] = \i_cur_insn [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1385' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1381 [2] = \i_cur_insn [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1386' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1381 [3] = \i_cur_insn [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1432' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1430 [0] = \i_cur_insn [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1433' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1430 [1] = \i_cur_insn [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1434' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1430 [2] = \i_cur_insn [14]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1120' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1118' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2228' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2226 [0] = \lc4regfile.mux1.s [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1119' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2224' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2242' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2239 [1] = \lc4regfile.mux1.s [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2208' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2254' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2252 [0] = \lc4regfile.mux1.s [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2255' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2252 [1] = \lc4regfile.mux1.s [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2192' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2269' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2265 [2] = \lc4regfile.mux1.s [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2176' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2282' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2278 [2] = \lc4regfile.mux1.s [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2280' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2278 [0] = \lc4regfile.mux1.s [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2160' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2295' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2291 [2] = \lc4regfile.mux1.s [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2294' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2291 [1] = \lc4regfile.mux1.s [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2128' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2144' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2225' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2209' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2193' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2177' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2161' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2129' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2145' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2764' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2779' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2776 [1] = \i_cur_insn [5]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2732' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2217' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2201' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2185' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2169' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2153' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2121' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2137' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2213' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2197' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2181' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2165' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2149' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2117' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2133' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2221' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2205' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2189' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2173' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2157' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2125' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2141' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2211' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2195' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2179' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2163' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2147' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2115' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2131' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2219' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2203' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2187' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2171' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2155' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2123' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2139' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2215' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2199' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2183' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2167' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2151' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2119' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2135' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2223' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2207' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2191' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2175' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2159' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2127' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2143' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2210' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2194' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2178' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2162' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2146' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2114' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2130' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2218' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2202' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2186' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2170' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2154' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2122' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2138' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2214' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2198' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2182' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2166' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2150' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2118' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2134' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2222' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2206' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2190' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2174' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2158' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2126' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2142' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2212' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2196' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2180' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2164' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2148' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2116' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2132' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2220' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2204' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2188' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2172' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2156' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2124' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2140' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2216' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2200' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2184' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2168' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2152' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2120' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2136' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2748' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1333' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1354' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1351 [1] = \i_cur_insn [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1355' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1351 [2] = \i_cur_insn [14]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2700' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2716' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1369' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1366 [1] = \i_cur_insn [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1371' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1366 [3] = \i_cur_insn [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3134' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3130 [2] = \i_cur_insn [5]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2870' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3147' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3143 [2] = \i_cur_insn [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3145' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3143 [0] = \i_cur_insn [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2854' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3160' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3156 [2] = \i_cur_insn [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3159' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3156 [1] = \i_cur_insn [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2822' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2838' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1301' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2644' (01?) in module `\lc4_processor' with constant driver `\lc4alu.r_cmp [1] = \lc4alu.cmp0.s [16]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1285' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1269' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1253' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1466' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1464 [0] = \i_cur_insn [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1467' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1464 [1] = \i_cur_insn [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1468' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1464 [2] = \i_cur_insn [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1546' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1543 [1] = \i_cur_insn [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1547' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1543 [2] = \i_cur_insn [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1548' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1543 [3] = \i_cur_insn [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1506' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1502 [2] = \i_cur_insn [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1486' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1483 [1] = \i_cur_insn [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1487' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1483 [2] = \i_cur_insn [13]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2405' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2389' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2373' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2357' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2341' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2309' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2325' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2406' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2390' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2374' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2358' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2342' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2310' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2326' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2407' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2391' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2375' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2359' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2343' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2311' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2327' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2408' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2392' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2376' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2360' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2344' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2312' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2328' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2409' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2393' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2377' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2361' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2345' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2313' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2329' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2410' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2394' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2378' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2362' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2346' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2314' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2330' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2411' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2395' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2379' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2363' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2347' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2315' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2331' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2412' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2396' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2380' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2364' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2348' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2316' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2332' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2413' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2397' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2381' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2365' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2349' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2317' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2333' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2414' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2398' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2382' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2366' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2350' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2318' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2334' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2415' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2399' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2383' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2367' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2351' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2319' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2335' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2416' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2400' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2384' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2368' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2352' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2320' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2336' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2417' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2401' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2385' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2369' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2353' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2321' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2337' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2418' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2402' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2386' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2370' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2354' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2322' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2338' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2420' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2404' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2388' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2372' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2356' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2324' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2340' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3609' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [14] = \lc4alu.ari0.div0.iter1.o_remainder [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5617' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3610' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [15] = \lc4alu.ari0.div0.iter1.o_remainder [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5618' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3607' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [12] = \lc4alu.ari0.div0.iter1.o_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5615' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3608' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [13] = \lc4alu.ari0.div0.iter1.o_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5616' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3605' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [10] = \lc4alu.ari0.div0.iter1.o_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5613' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3606' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [11] = \lc4alu.ari0.div0.iter1.o_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5614' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3603' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [8] = \lc4alu.ari0.div0.iter1.o_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5611' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3604' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [9] = \lc4alu.ari0.div0.iter1.o_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5612' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3601' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [6] = \lc4alu.ari0.div0.iter1.o_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5609' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3602' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [7] = \lc4alu.ari0.div0.iter1.o_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5610' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3599' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [4] = \lc4alu.ari0.div0.iter1.o_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5607' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3600' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [5] = \lc4alu.ari0.div0.iter1.o_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5608' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3597' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [2] = \lc4alu.ari0.div0.iter1.o_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5605' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3598' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [3] = \lc4alu.ari0.div0.iter1.o_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5606' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3611' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$374 [0] = \lc4alu.ari0.i_r1data [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3595' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [0] = \lc4alu.ari0.i_r1data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5603' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3559' (?1) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter1.t_remainder = \lc4alu.ari0.div0.iter1.i_dividend [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3596' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter2.t_remainder [1] = \lc4alu.ari0.div0.iter1.o_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5604' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$569.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3594' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter16_o_quotient [14] = $auto$rtlil.cc:1605:Or$578'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3501' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3112' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3096' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3080' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3064' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3048' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3032' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3644' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [14] = \lc4alu.ari0.div0.iter2.o_remainder [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5926' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3645' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [15] = \lc4alu.ari0.div0.iter2.o_remainder [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5927' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3642' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [12] = \lc4alu.ari0.div0.iter2.o_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5924' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3643' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [13] = \lc4alu.ari0.div0.iter2.o_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5925' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3640' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [10] = \lc4alu.ari0.div0.iter2.o_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5922' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3641' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [11] = \lc4alu.ari0.div0.iter2.o_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5923' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3638' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [8] = \lc4alu.ari0.div0.iter2.o_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5920' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3639' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [9] = \lc4alu.ari0.div0.iter2.o_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5921' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3636' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [6] = \lc4alu.ari0.div0.iter2.o_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5918' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3637' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [7] = \lc4alu.ari0.div0.iter2.o_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5919' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3634' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [4] = \lc4alu.ari0.div0.iter2.o_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5916' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3635' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [5] = \lc4alu.ari0.div0.iter2.o_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5917' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3632' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [2] = \lc4alu.ari0.div0.iter2.o_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5914' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3633' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [3] = \lc4alu.ari0.div0.iter2.o_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5915' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3646' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$377 [0] = \lc4alu.ari0.i_r1data [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3630' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [0] = \lc4alu.ari0.i_r1data [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5912' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3631' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter3.t_remainder [1] = \lc4alu.ari0.div0.iter2.o_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5913' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$558.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3677' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [14] = \lc4alu.ari0.div0.iter3.o_remainder [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5974' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3678' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [15] = $auto$wreduce.cc:347:run$450 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5975' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3675' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [12] = \lc4alu.ari0.div0.iter3.o_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5972' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3676' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [13] = \lc4alu.ari0.div0.iter3.o_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5973' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3673' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [10] = \lc4alu.ari0.div0.iter3.o_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5970' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3674' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [11] = \lc4alu.ari0.div0.iter3.o_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5971' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3671' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [8] = \lc4alu.ari0.div0.iter3.o_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5968' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3672' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [9] = \lc4alu.ari0.div0.iter3.o_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5969' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3669' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [6] = \lc4alu.ari0.div0.iter3.o_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5966' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3670' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [7] = \lc4alu.ari0.div0.iter3.o_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5967' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3667' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [4] = \lc4alu.ari0.div0.iter3.o_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5964' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3668' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [5] = \lc4alu.ari0.div0.iter3.o_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5965' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3665' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [2] = \lc4alu.ari0.div0.iter3.o_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5962' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3666' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [3] = \lc4alu.ari0.div0.iter3.o_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5963' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3679' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$380 [0] = \lc4alu.ari0.i_r1data [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3663' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [0] = \lc4alu.ari0.i_r1data [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5960' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3664' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter4.t_remainder [1] = \lc4alu.ari0.div0.iter3.o_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5961' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$547.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3729' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [14] = $auto$wreduce.cc:347:run$456 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6022' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3730' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [15] = $auto$wreduce.cc:347:run$456 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6023' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3727' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [12] = \lc4alu.ari0.div0.iter4.o_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6020' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3728' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [13] = $auto$wreduce.cc:347:run$456 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6021' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3725' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [10] = \lc4alu.ari0.div0.iter4.o_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6018' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3726' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [11] = \lc4alu.ari0.div0.iter4.o_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6019' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3723' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [8] = \lc4alu.ari0.div0.iter4.o_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6016' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3724' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [9] = \lc4alu.ari0.div0.iter4.o_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6017' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3721' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [6] = \lc4alu.ari0.div0.iter4.o_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6014' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3722' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [7] = \lc4alu.ari0.div0.iter4.o_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6015' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3719' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [4] = \lc4alu.ari0.div0.iter4.o_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6012' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3720' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [5] = \lc4alu.ari0.div0.iter4.o_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6013' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3717' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [2] = \lc4alu.ari0.div0.iter4.o_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6010' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3718' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [3] = \lc4alu.ari0.div0.iter4.o_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6011' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3731' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$383 [0] = \lc4alu.ari0.i_r1data [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3715' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [0] = \lc4alu.ari0.i_r1data [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6008' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3716' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter5.t_remainder [1] = \lc4alu.ari0.div0.iter4.o_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6009' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$536.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3764' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [14] = \lc4alu.ari0.div0.iter6.i_remainder [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6070' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3765' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [15] = \lc4alu.ari0.div0.iter6.i_remainder [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6071' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3762' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [12] = \lc4alu.ari0.div0.iter6.i_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6068' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3763' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [13] = \lc4alu.ari0.div0.iter6.i_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6069' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3760' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [10] = \lc4alu.ari0.div0.iter6.i_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6066' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3761' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [11] = \lc4alu.ari0.div0.iter6.i_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6067' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3758' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [8] = \lc4alu.ari0.div0.iter6.i_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6064' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3759' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [9] = \lc4alu.ari0.div0.iter6.i_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6065' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3756' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [6] = \lc4alu.ari0.div0.iter6.i_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6062' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3757' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [7] = \lc4alu.ari0.div0.iter6.i_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6063' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3754' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [4] = \lc4alu.ari0.div0.iter6.i_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6060' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3755' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [5] = \lc4alu.ari0.div0.iter6.i_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6061' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3752' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [2] = \lc4alu.ari0.div0.iter6.i_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6058' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3753' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [3] = \lc4alu.ari0.div0.iter6.i_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6059' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3766' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$386 [0] = \lc4alu.ari0.i_r1data [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3750' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [0] = \lc4alu.ari0.i_r1data [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6056' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3751' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter6.t_remainder [1] = \lc4alu.ari0.div0.iter6.i_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6057' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$525.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3797' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$463 [14] = \lc4alu.ari0.div0.iter7.i_remainder [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6118' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3798' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$463 [15] = \lc4alu.ari0.div0.iter7.i_remainder [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6119' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3795' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$463 [12] = \lc4alu.ari0.div0.iter7.i_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6116' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3796' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$463 [13] = \lc4alu.ari0.div0.iter7.i_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6117' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3793' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [10] = \lc4alu.ari0.div0.iter7.i_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6114' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3794' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$463 [11] = \lc4alu.ari0.div0.iter7.i_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6115' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3791' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [8] = \lc4alu.ari0.div0.iter7.i_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6112' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3792' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [9] = \lc4alu.ari0.div0.iter7.i_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6113' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3789' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [6] = \lc4alu.ari0.div0.iter7.i_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6110' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3790' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [7] = \lc4alu.ari0.div0.iter7.i_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6111' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3787' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [4] = \lc4alu.ari0.div0.iter7.i_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6108' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3788' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [5] = \lc4alu.ari0.div0.iter7.i_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6109' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3785' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [2] = \lc4alu.ari0.div0.iter7.i_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6106' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3786' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [3] = \lc4alu.ari0.div0.iter7.i_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6107' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3799' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$389 [0] = \lc4alu.ari0.i_r1data [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3783' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [0] = \lc4alu.ari0.i_r1data [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6104' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3784' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter7.t_remainder [1] = \lc4alu.ari0.div0.iter7.i_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6105' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$514.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3847' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [11] = \lc4alu.ari0.div0.iter8.i_remainder [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3850' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [14] = \lc4alu.ari0.div0.iter8.i_remainder [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6166' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3851' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [15] = \lc4alu.ari0.div0.iter8.i_remainder [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6167' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3848' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [12] = \lc4alu.ari0.div0.iter8.i_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6164' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3849' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [13] = \lc4alu.ari0.div0.iter8.i_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6165' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3846' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [10] = \lc4alu.ari0.div0.iter8.i_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6162' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6163' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3844' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [8] = \lc4alu.ari0.div0.iter8.i_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6160' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3845' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [9] = \lc4alu.ari0.div0.iter8.i_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6161' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3842' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [6] = \lc4alu.ari0.div0.iter8.i_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6158' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3843' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [7] = \lc4alu.ari0.div0.iter8.i_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6159' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3840' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [4] = \lc4alu.ari0.div0.iter8.i_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6156' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3841' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [5] = \lc4alu.ari0.div0.iter8.i_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6157' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3838' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [2] = \lc4alu.ari0.div0.iter8.i_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6154' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3839' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [3] = \lc4alu.ari0.div0.iter8.i_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6155' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3852' (?1) in module `\lc4_processor' with constant driver `$techmap\lc4alu.ari0.div0.iter8.$and$src/lc4_divider.v:58$161_Y [0] = \lc4alu.ari0.i_r1data [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3836' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [0] = \lc4alu.ari0.i_r1data [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6152' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3837' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter8.t_remainder [1] = \lc4alu.ari0.div0.iter8.i_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6153' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$503.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3882' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [12] = \lc4alu.ari0.div0.iter9.i_remainder [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3884' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [14] = \lc4alu.ari0.div0.iter9.i_remainder [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6214' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3885' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [15] = \lc4alu.ari0.div0.iter9.i_remainder [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6215' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6212' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3883' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [13] = \lc4alu.ari0.div0.iter9.i_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6213' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3880' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [10] = \lc4alu.ari0.div0.iter9.i_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6210' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3881' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [11] = \lc4alu.ari0.div0.iter9.i_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6211' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3878' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [8] = \lc4alu.ari0.div0.iter9.i_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6208' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3879' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [9] = \lc4alu.ari0.div0.iter9.i_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6209' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3876' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [6] = \lc4alu.ari0.div0.iter9.i_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6206' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3877' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [7] = \lc4alu.ari0.div0.iter9.i_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6207' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3874' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [4] = \lc4alu.ari0.div0.iter9.i_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6204' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3875' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [5] = \lc4alu.ari0.div0.iter9.i_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6205' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3872' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [2] = \lc4alu.ari0.div0.iter9.i_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6202' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3873' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [3] = \lc4alu.ari0.div0.iter9.i_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6203' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3886' (?1) in module `\lc4_processor' with constant driver `$techmap\lc4alu.ari0.div0.iter9.$and$src/lc4_divider.v:58$161_Y [0] = \lc4alu.ari0.i_r1data [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3870' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [0] = \lc4alu.ari0.i_r1data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6200' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3871' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter9.t_remainder [1] = \lc4alu.ari0.div0.iter9.i_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6201' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$492.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3917' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [13] = \lc4alu.ari0.div0.iter9.o_remainder [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3972' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [14] = $auto$wreduce.cc:347:run$401 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5377' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3918' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [14] = \lc4alu.ari0.div0.iter9.o_remainder [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3973' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [15] = $auto$wreduce.cc:347:run$401 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5378' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3915' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [11] = \lc4alu.ari0.div0.iter10.i_L1_remainder [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3970' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [12] = \lc4alu.ari0.div0.iter10.o_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5375' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3916' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [12] = \lc4alu.ari0.div0.iter9.o_remainder [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3971' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [13] = \lc4alu.ari0.div0.iter10.o_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5376' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3913' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [9] = \lc4alu.ari0.div0.iter10.i_L1_remainder [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3968' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [10] = \lc4alu.ari0.div0.iter10.o_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5373' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3914' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [10] = \lc4alu.ari0.div0.iter10.i_L1_remainder [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3969' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [11] = \lc4alu.ari0.div0.iter10.o_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5374' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3911' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [7] = \lc4alu.ari0.div0.iter10.i_L1_remainder [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3966' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [8] = \lc4alu.ari0.div0.iter10.o_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5371' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3912' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [8] = \lc4alu.ari0.div0.iter10.i_L1_remainder [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3967' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [9] = \lc4alu.ari0.div0.iter10.o_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5372' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3909' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [5] = \lc4alu.ari0.div0.iter10.i_L1_remainder [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3964' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [6] = \lc4alu.ari0.div0.iter10.o_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5369' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3910' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [6] = \lc4alu.ari0.div0.iter10.i_L1_remainder [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3965' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [7] = \lc4alu.ari0.div0.iter10.o_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5370' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3907' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [3] = \lc4alu.ari0.div0.iter10.i_L1_remainder [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3962' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [4] = \lc4alu.ari0.div0.iter10.o_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5367' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3908' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [4] = \lc4alu.ari0.div0.iter10.i_L1_remainder [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3963' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [5] = \lc4alu.ari0.div0.iter10.o_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5368' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3905' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [1] = \lc4alu.ari0.div0.iter10.i_L1_remainder [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3960' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [2] = \lc4alu.ari0.div0.iter10.o_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5365' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3906' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [2] = \lc4alu.ari0.div0.iter10.i_L1_remainder [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3961' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [3] = \lc4alu.ari0.div0.iter10.o_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5366' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3974' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$358 [0] = \lc4alu.ari0.i_r1data [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3958' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [0] = \lc4alu.ari0.i_r1data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5363' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3920' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$355 [0] = \lc4alu.ari0.i_r1data [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3904' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter10.t_remainder = \lc4alu.ari0.i_r1data [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3959' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.t_remainder [1] = \lc4alu.ari0.div0.iter10.o_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5364' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$612.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4005' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [14] = \lc4alu.ari0.div0.iter11.o_remainder [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5425' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4006' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [15] = \lc4alu.ari0.div0.iter11.o_remainder [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5426' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4003' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [12] = \lc4alu.ari0.div0.iter11.o_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5423' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4004' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [13] = \lc4alu.ari0.div0.iter11.o_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5424' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4001' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [10] = \lc4alu.ari0.div0.iter11.o_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5421' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4002' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [11] = \lc4alu.ari0.div0.iter11.o_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5422' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3999' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [8] = \lc4alu.ari0.div0.iter11.o_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5419' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4000' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [9] = \lc4alu.ari0.div0.iter11.o_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5420' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3997' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [6] = \lc4alu.ari0.div0.iter11.o_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5417' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3998' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [7] = \lc4alu.ari0.div0.iter11.o_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5418' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3995' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [4] = \lc4alu.ari0.div0.iter11.o_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5415' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3996' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [5] = \lc4alu.ari0.div0.iter11.o_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5416' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3993' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [2] = \lc4alu.ari0.div0.iter11.o_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5413' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3994' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [3] = \lc4alu.ari0.div0.iter11.o_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5414' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4007' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$361 [0] = \lc4alu.ari0.i_r1data [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3991' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [0] = \lc4alu.ari0.i_r1data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5411' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3992' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.t_remainder [1] = \lc4alu.ari0.div0.iter11.o_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5412' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$601.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4036' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [12] = \lc4alu.ari0.div0.iter12.o_remainder [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4070' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [13] = $auto$wreduce.cc:347:run$423 [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4104' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [14] = \lc4alu.ari0.div0.iter14.o_remainder [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5569' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4037' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [13] = \lc4alu.ari0.div0.iter12.o_remainder [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4071' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [14] = $auto$wreduce.cc:347:run$423 [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4105' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [15] = \lc4alu.ari0.div0.iter14.o_remainder [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5570' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4034' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [10] = \lc4alu.ari0.div0.iter12.o_remainder [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4068' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [11] = \lc4alu.ari0.div0.iter13.o_remainder [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4102' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [12] = \lc4alu.ari0.div0.iter14.o_remainder [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5567' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4035' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [11] = \lc4alu.ari0.div0.iter12.o_remainder [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4069' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [12] = $auto$wreduce.cc:347:run$423 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4103' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [13] = \lc4alu.ari0.div0.iter14.o_remainder [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5568' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4032' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [8] = \lc4alu.ari0.div0.iter12.o_remainder [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4066' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [9] = \lc4alu.ari0.div0.iter13.o_remainder [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4100' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [10] = \lc4alu.ari0.div0.iter14.o_remainder [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5565' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4033' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [9] = \lc4alu.ari0.div0.iter12.o_remainder [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4067' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [10] = \lc4alu.ari0.div0.iter13.o_remainder [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4101' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [11] = \lc4alu.ari0.div0.iter14.o_remainder [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5566' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4030' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [6] = \lc4alu.ari0.div0.iter12.o_remainder [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4064' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [7] = \lc4alu.ari0.div0.iter13.o_remainder [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4098' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [8] = \lc4alu.ari0.div0.iter14.o_remainder [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5563' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4031' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [7] = \lc4alu.ari0.div0.iter12.o_remainder [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4065' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [8] = \lc4alu.ari0.div0.iter13.o_remainder [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4099' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [9] = \lc4alu.ari0.div0.iter14.o_remainder [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5564' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4028' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [4] = \lc4alu.ari0.div0.iter12.o_remainder [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4062' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [5] = \lc4alu.ari0.div0.iter13.o_remainder [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4096' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [6] = \lc4alu.ari0.div0.iter14.o_remainder [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5561' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4029' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [5] = \lc4alu.ari0.div0.iter12.o_remainder [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4063' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [6] = \lc4alu.ari0.div0.iter13.o_remainder [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4097' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [7] = \lc4alu.ari0.div0.iter14.o_remainder [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5562' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4026' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [2] = \lc4alu.ari0.div0.iter12.o_remainder [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4060' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [3] = \lc4alu.ari0.div0.iter13.o_remainder [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4094' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [4] = \lc4alu.ari0.div0.iter14.o_remainder [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5559' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4027' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [3] = \lc4alu.ari0.div0.iter12.o_remainder [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4061' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [4] = \lc4alu.ari0.div0.iter13.o_remainder [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4095' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [5] = \lc4alu.ari0.div0.iter14.o_remainder [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5560' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4040' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$364 [0] = \lc4alu.ari0.i_r1data [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4024' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter13.t_remainder = \lc4alu.ari0.i_r1data [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4058' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [1] = \lc4alu.ari0.div0.iter13.o_remainder [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4092' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [2] = \lc4alu.ari0.div0.iter14.o_remainder [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5557' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4025' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [1] = \lc4alu.ari0.div0.iter12.o_remainder [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4059' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [2] = \lc4alu.ari0.div0.iter13.o_remainder [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4093' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [3] = \lc4alu.ari0.div0.iter14.o_remainder [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5558' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4106' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$370 [0] = \lc4alu.ari0.i_r1data [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4090' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [0] = \lc4alu.ari0.i_r1data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5555' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4073' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$367 [0] = \lc4alu.ari0.i_r1data [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4057' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter14.t_remainder = \lc4alu.ari0.i_r1data [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4091' (?0) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.t_remainder [1] = \lc4alu.ari0.div0.iter14.o_remainder [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5556' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$580.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4138' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [14] = \lc4alu.ari0.div0.iter15.o_remainder [13]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3485' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2984' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3000' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1150' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1145 [3] = \i_cur_insn [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1147' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1145 [0] = \i_cur_insn [12]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1036' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1003' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1019' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2763' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2731' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2747' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1332' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2699' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2715' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2869' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2853' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2821' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2837' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1300' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1284' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1268' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1252' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3629' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter16_o_quotient [13] = $auto$rtlil.cc:1605:Or$567'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3500' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3111' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3095' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3079' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3063' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3047' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3031' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4137' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [13] = \lc4alu.ari0.div0.iter15.o_remainder [12]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3484' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2983' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2999' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1035' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2750' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2718' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2734' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1319' in module `lc4_processor'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1122' (1?) in module `\lc4_processor' with constant driver `\lc4alu.const0.r [0] = \lc4alu.ari0.i_r1data [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2686' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2702' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2856' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2840' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2808' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2824' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1287' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2642' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1271' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1255' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1239' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2751' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2719' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2735' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1320' in module `lc4_processor'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1123' (1?) in module `\lc4_processor' with constant driver `\lc4alu.const0.r [1] = \lc4alu.ari0.i_r1data [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2687' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2703' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2857' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2841' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2809' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2825' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1288' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1272' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1256' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1240' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2752' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2720' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2736' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1321' in module `lc4_processor'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1124' (1?) in module `\lc4_processor' with constant driver `\lc4alu.const0.r [2] = \lc4alu.ari0.i_r1data [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2688' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2704' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2858' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2842' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2810' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2826' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1289' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1273' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1257' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1241' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1002' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1018' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2762' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2730' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2746' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1331' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2698' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2714' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2868' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2852' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2820' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2836' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1299' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1283' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1267' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1251' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3662' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter16_o_quotient [12] = $auto$rtlil.cc:1605:Or$556'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3499' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3110' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3094' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3078' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3062' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3046' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3030' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4136' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [12] = \lc4alu.ari0.div0.iter15.o_remainder [11]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3483' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2982' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2998' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1034' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1001' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1017' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2761' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2729' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2745' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1330' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2697' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2713' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2867' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2851' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2819' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2835' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1298' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1282' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1266' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1250' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3714' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter16_o_quotient [11] = $auto$rtlil.cc:1605:Or$545'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3498' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3109' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3093' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3077' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3061' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3045' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3029' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4135' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [11] = \lc4alu.ari0.div0.iter15.o_remainder [10]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3482' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2981' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2997' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1033' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1000' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1016' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2760' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2728' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2744' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1329' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2696' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2712' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2866' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2850' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2818' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2834' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1297' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1281' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1265' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1249' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3749' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter16_o_quotient [10] = $auto$rtlil.cc:1605:Or$534'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3497' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3108' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3092' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3076' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3060' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3044' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3028' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4134' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [10] = \lc4alu.ari0.div0.iter15.o_remainder [9]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3481' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2980' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2996' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1032' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$999' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1015' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2759' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2727' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2743' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1328' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2695' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2711' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2865' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2849' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2817' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2833' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1296' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1280' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1264' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1248' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3782' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter16_o_quotient [9] = $auto$rtlil.cc:1605:Or$523'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3496' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3107' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3091' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3075' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3059' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3043' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3027' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4133' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [9] = \lc4alu.ari0.div0.iter15.o_remainder [8]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3480' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2979' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2995' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1031' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$998' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1014' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2758' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2726' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2742' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1327' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2694' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2710' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2864' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2848' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2816' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2832' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1295' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1279' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1263' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1247' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3835' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter16_o_quotient [8] = $auto$rtlil.cc:1605:Or$512'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3495' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3106' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3090' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3074' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3058' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3042' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3026' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4132' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [8] = \lc4alu.ari0.div0.iter15.o_remainder [7]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3479' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2978' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2994' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1030' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$997' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1013' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2757' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2725' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2741' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1326' in module `lc4_processor'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1129' (1?) in module `\lc4_processor' with constant driver `\lc4alu.const0.r [7] = \lc4alu.ari0.i_r1data [7]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2693' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2709' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2863' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2847' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2815' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2831' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1294' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1278' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1262' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1246' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3869' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter10.i_quotient [0] = $auto$rtlil.cc:1605:Or$501'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3494' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3105' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3089' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3073' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3057' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3041' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3025' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4131' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [7] = \lc4alu.ari0.div0.iter15.o_remainder [6]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3478' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2977' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2993' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1029' in module `lc4_processor'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1125' (1?) in module `\lc4_processor' with constant driver `\lc4alu.const0.r [3] = \lc4alu.ari0.i_r1data [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1128' (1?) in module `\lc4_processor' with constant driver `\lc4alu.const0.r [6] = \lc4alu.ari0.i_r1data [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1126' (1?) in module `\lc4_processor' with constant driver `\lc4alu.const0.r [4] = \lc4alu.ari0.i_r1data [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1127' (1?) in module `\lc4_processor' with constant driver `\lc4alu.const0.r [5] = \lc4alu.ari0.i_r1data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4123' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter16_o_quotient [0] = $auto$alumacc.cc:484:replace_alu$689 [15]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3487' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3098' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3082' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3066' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3050' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3034' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3018' in module `lc4_processor'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4140' (?1) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$373 [0] = \lc4alu.ari0.i_r1data [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4124' (0?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter16.t_remainder = \lc4alu.ari0.i_r1data [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3471' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2970' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2986' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4089' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter15.o_quotient [0] = $auto$rtlil.cc:1605:Or$589'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3488' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3099' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3083' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3067' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3051' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3035' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3019' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4125' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [1] = \lc4alu.ari0.div0.iter15.o_remainder [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3472' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2971' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2987' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4056' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter14.o_quotient [0] = $auto$alumacc.cc:484:replace_alu$593 [15]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3489' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3100' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3084' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3068' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3052' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3036' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3020' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4126' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [2] = \lc4alu.ari0.div0.iter15.o_remainder [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3473' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2972' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2988' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2753' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2721' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2737' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1322' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2689' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2705' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2859' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2843' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2811' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2827' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1290' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1274' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1258' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1242' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4023' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter13.o_quotient [0] = $auto$alumacc.cc:484:replace_alu$598 [15]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3490' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3101' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3085' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3069' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3053' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3037' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3021' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4127' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [3] = \lc4alu.ari0.div0.iter15.o_remainder [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3474' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2973' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2989' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2754' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2722' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2738' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1323' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2690' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2706' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2860' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2844' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2812' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2828' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1291' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1275' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1259' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1243' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3990' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter12.o_quotient [0] = $auto$rtlil.cc:1605:Or$610'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3491' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3102' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3086' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3070' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3054' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3038' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3022' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4128' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [4] = \lc4alu.ari0.div0.iter15.o_remainder [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3475' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2974' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2990' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2755' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2723' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2739' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1324' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2691' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2707' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2861' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2845' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2813' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2829' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1292' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1276' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1260' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1244' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3957' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter11.o_quotient [0] = $auto$rtlil.cc:1605:Or$621'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3492' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3103' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3087' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3071' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3055' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3039' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3023' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4129' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [5] = \lc4alu.ari0.div0.iter15.o_remainder [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3476' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2975' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2991' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2756' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2724' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2740' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1325' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2692' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2708' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2862' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2846' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2814' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2830' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1293' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1277' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1261' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1245' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3903' (01?) in module `\lc4_processor' with constant driver `\lc4alu.ari0.div0.iter10.o_quotient [0] = $auto$alumacc.cc:484:replace_alu$625 [15]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3493' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3104' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3088' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3072' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3056' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3040' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3024' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4130' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [6] = \lc4alu.ari0.div0.iter15.o_remainder [5]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3477' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2976' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2992' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2765' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2733' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2749' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1334' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2701' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2717' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2871' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2855' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2823' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2839' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1302' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1286' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1270' in module `lc4_processor'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3887' (1?) in module `\lc4_processor' with constant driver `\lc4alu.pcJSR [15] = \pc_reg.state [15]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1254' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3502' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3113' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3097' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3081' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3065' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3049' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3033' in module `lc4_processor'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4139' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$443 [15] = \lc4alu.ari0.div0.iter15.o_remainder [14]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3486' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2985' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3001' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1005' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1021' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$994' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1010' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1026' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$990' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1006' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1022' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$991' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1007' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1023' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$995' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1011' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1027' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$992' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1008' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1024' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1180' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$993' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1009' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1025' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1195' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1194' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1193' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1192' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1191' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1190' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1189' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1188' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1187' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1181' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2540' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2538 [0] = \lc4regfile.decoder_m.rd [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1182' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2554' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2551 [1] = \lc4regfile.decoder_m.rd [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1183' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2566' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2564 [0] = \lc4regfile.decoder_m.rd [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2567' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2564 [1] = \lc4regfile.decoder_m.rd [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1184' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2581' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2577 [2] = \lc4regfile.decoder_m.rd [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1185' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2594' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2590 [2] = \lc4regfile.decoder_m.rd [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2592' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2590 [0] = \lc4regfile.decoder_m.rd [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1186' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2607' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2603 [2] = \lc4regfile.decoder_m.rd [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2606' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2603 [1] = \lc4regfile.decoder_m.rd [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$996' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1012' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1028' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1037' in module `lc4_processor'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$910' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$902 [6] = \switch_data [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$909' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$902 [5] = \switch_data [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$908' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$902 [4] = \switch_data [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$907' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$902 [3] = \switch_data [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$906' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$902 [2] = \switch_data [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$905' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$902 [1] = \switch_data [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1053' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1069' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1052' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1068' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1051' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1067' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1050' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1066' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1049' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1065' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1048' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1064' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1047' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1063' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1046' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1062' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1045' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1061' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1044' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1060' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1043' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1059' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1042' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1058' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1041' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1057' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1040' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1056' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1039' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1055' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1038' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1054' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$875' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$891' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$867' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$866' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$864' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$865' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$871' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$870' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$868' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$869' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$874' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$872' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$873' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$863' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$879' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$862' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$878' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$860' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$876' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$861' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$877' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$883' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$882' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$880' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$881' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$888' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$886' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$884' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$885' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$890' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$887' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$889' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1639' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1638' in module `lc4_processor'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1642' (01?) in module `\lc4_processor' with constant driver `\nzp_calc_out [2] = \lc4regfile.r0_m.in [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1637' (?1) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$and$src/include/register.v:30$306_Y = \gwe'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3919' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$402 [15] = \lc4alu.ari0.div0.iter9.o_remainder [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4038' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [14] = $auto$wreduce.cc:347:run$416 [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4039' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$424 [15] = $auto$wreduce.cc:347:run$416 [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4072' (?0) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$432 [15] = $auto$wreduce.cc:347:run$423 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4156' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4157' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4158' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4159' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4160' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4161' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4162' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4163' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4164' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4165' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4166' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4167' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4168' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4169' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4170' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$704.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4201' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4202' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4203' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4204' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4205' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4206' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4207' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4208' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4209' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4210' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4211' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4212' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4213' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4214' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4215' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$698.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4246' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4247' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4248' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4249' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4250' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4251' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4252' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4253' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4254' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4255' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4256' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4257' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4258' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4259' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4260' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$692.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4291' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4292' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4293' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4294' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4295' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4296' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4297' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4298' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4299' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4300' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4301' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4302' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4303' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4304' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4305' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$695.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4353' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4354' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4355' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4356' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4357' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4358' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4359' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4360' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4361' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4362' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4363' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4364' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4365' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4366' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4367' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4368' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$687.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4384' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4385' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4386' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4387' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4388' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4389' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4390' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4391' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4392' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4393' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4394' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4395' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4396' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4397' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4398' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$684.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4429' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4430' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4431' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4432' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4433' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4434' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4435' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4436' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4437' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4438' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4439' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4440' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4441' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4442' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4443' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$681.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4474' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4475' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4476' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4477' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4478' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4479' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4480' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4481' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4482' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4483' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4484' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4485' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4486' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4487' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4488' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$675.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4519' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4520' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4521' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4522' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4523' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4524' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4525' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4526' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4527' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4528' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4529' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4530' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4531' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4532' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4533' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$678.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4579' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4580' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4581' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4582' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4583' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4584' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4585' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4586' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4587' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4588' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4589' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4590' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4591' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4592' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4593' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$672.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4594' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4595' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4596' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4597' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4598' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4599' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4600' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4601' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4602' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4603' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4604' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4605' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4606' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4607' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4608' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1197_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4625' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4626' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4627' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4628' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4629' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4630' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4631' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4632' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4633' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4634' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4635' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4636' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4637' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4638' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4654' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4655' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4656' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4657' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4658' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4659' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4660' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4661' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4662' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4663' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4664' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4665' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4666' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4667' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4668' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$669.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4699' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4700' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4701' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4702' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4703' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4704' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4705' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4706' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4707' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4708' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4709' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4710' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4711' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4712' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4713' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$701.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4744' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4745' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4746' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4747' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4748' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4749' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4750' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4751' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4752' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4753' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4754' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4755' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4756' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4757' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4758' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$707.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4790' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4791' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4792' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4793' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4794' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4795' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4796' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4797' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4798' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4799' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4800' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4801' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4802' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4803' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4804' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4805' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$663.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4838' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = \i_cur_insn [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4839' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = \i_cur_insn [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4840' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = \i_cur_insn [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4841' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = \i_cur_insn [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4842' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4843' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4844' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4845' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4846' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4847' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4848' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4849' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4850' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4851' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4852' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4853' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$660.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4886' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = \lc4alu.ari0.i_r1data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4887' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = \lc4alu.ari0.i_r1data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4888' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = \lc4alu.ari0.i_r1data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4889' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = \lc4alu.ari0.i_r1data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4890' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = \lc4alu.ari0.i_r1data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4891' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = \lc4alu.ari0.i_r1data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4892' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = \lc4alu.ari0.i_r1data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4893' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = \lc4alu.ari0.i_r1data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4894' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = \lc4alu.ari0.i_r1data [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4895' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = \lc4alu.ari0.i_r1data [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4896' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = \lc4alu.ari0.i_r1data [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4897' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = \lc4alu.ari0.i_r1data [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4898' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = \lc4alu.ari0.i_r1data [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4899' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = \lc4alu.ari0.i_r1data [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4900' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = \lc4alu.ari0.i_r1data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4901' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$657.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = \lc4alu.ari0.div0.iter1.i_dividend [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4934' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = \i_cur_insn [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4935' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = \i_cur_insn [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4936' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = \i_cur_insn [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4937' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = \i_cur_insn [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4938' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4939' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4940' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = \i_cur_insn [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4941' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = \i_cur_insn [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4942' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = \i_cur_insn [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4943' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = \i_cur_insn [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4944' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = \i_cur_insn [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4945' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = \i_cur_insn [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4946' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = \i_cur_insn [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4947' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = \i_cur_insn [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4948' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = \i_cur_insn [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4949' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$654.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = \i_cur_insn [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4981' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4982' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4983' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4984' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4985' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4986' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4987' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4988' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4989' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4990' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4991' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4992' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4993' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4994' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4995' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$651.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5027' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = \i_cur_insn [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5028' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = \i_cur_insn [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5029' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = \i_cur_insn [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5030' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = \i_cur_insn [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5031' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5032' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5033' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = \i_cur_insn [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5034' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = \i_cur_insn [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5035' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = \i_cur_insn [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5036' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = \i_cur_insn [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5037' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = \i_cur_insn [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5038' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = \i_cur_insn [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5039' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = \i_cur_insn [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5040' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = \i_cur_insn [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5041' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = \i_cur_insn [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5042' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$645.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = \i_cur_insn [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5074' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5075' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5076' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5077' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5078' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5079' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5080' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5081' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5082' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5083' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5084' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5085' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5086' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5087' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5088' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$642.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1071_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5120' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = \i_cur_insn [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5121' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = \i_cur_insn [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5122' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = \i_cur_insn [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5123' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = \i_cur_insn [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5124' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = \i_cur_insn [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5125' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5126' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5127' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5128' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5129' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5130' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5131' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5132' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5133' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5134' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5135' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$639.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = \i_cur_insn [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5169' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5170' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5171' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5172' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5173' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5174' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5175' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5176' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5177' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5178' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5179' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5180' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5181' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5182' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5183' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5184' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5185' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$636.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1674_Y [16] = $techmap$auto$alumacc.cc:470:replace_alu$636.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1673_Y [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5219' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [0] = \pc_reg.state [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5220' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [1] = \pc_reg.state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5204' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [1] = \pc_reg.state [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5221' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [2] = \pc_reg.state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5205' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [2] = \pc_reg.state [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5222' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [3] = \pc_reg.state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5206' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [3] = \pc_reg.state [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5223' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [4] = \pc_reg.state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5207' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [4] = \pc_reg.state [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5224' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [5] = \pc_reg.state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5208' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [5] = \pc_reg.state [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5225' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [6] = \pc_reg.state [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5209' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [6] = \pc_reg.state [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5226' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [7] = \pc_reg.state [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5210' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [7] = \pc_reg.state [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5227' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [8] = \pc_reg.state [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5211' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [8] = \pc_reg.state [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5228' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [9] = \pc_reg.state [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5212' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [9] = \pc_reg.state [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5229' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [10] = \pc_reg.state [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5213' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [10] = \pc_reg.state [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5230' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [11] = \pc_reg.state [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5214' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [11] = \pc_reg.state [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5231' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [12] = \pc_reg.state [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5215' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [12] = \pc_reg.state [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5232' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [13] = \pc_reg.state [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5216' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [13] = \pc_reg.state [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5233' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [14] = \pc_reg.state [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5217' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [14] = \pc_reg.state [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5234' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [15] = \pc_reg.state [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5218' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$633.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [15] = \pc_reg.state [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5267' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5268' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5252' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5269' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5253' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5270' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5254' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5271' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5255' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5272' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5256' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5273' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5257' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5274' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5258' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5275' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5259' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5276' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5260' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5277' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5261' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5278' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5262' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5279' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5263' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5280' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5264' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5281' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5265' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5282' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1726_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5266' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5315' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5316' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5317' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5318' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5319' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5320' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5321' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5322' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5323' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5324' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5325' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5326' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5327' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5328' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5329' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5330' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$623.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5459' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5460' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5461' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5462' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5463' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5464' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5465' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5466' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5467' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5468' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5469' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5470' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5471' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5472' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5473' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5474' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$596.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5507' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5508' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5509' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5510' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5511' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5512' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5513' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5514' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5515' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5516' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5517' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5518' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5519' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5520' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5521' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5522' (??1) in module `\lc4_processor' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$591.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5651' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3177 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5667' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3179 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5668' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3179 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5683' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3181 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5684' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3181 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5685' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3181 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5699' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3183 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5700' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3183 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5701' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3183 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5702' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3183 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5715' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3185 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5716' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3185 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5717' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3185 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5718' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3185 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5719' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3185 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5731' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3187 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5732' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3187 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5733' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3187 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5734' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3187 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5735' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3187 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5736' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3187 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5747' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3189 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5748' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3189 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5749' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3189 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5750' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3189 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5751' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3189 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5752' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3189 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5753' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3189 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5763' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3191 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5764' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3191 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5765' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3191 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5766' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3191 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5767' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3191 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5768' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3191 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5769' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3191 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5770' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3191 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5779' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3193 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5780' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3193 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5781' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3193 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5782' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3193 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5783' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3193 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5784' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3193 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5785' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3193 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5786' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3193 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5787' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3193 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5795' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5796' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5797' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5798' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5799' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5800' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5801' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5802' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5803' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5804' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3195 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5811' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5812' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5813' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5814' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5815' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5816' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5817' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5818' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5819' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5820' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5821' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3197 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5827' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5828' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5829' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5830' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5831' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5832' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5833' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5834' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5835' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5836' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5837' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5838' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3199 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5843' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5844' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5845' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5846' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5847' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5848' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5849' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5850' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5851' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5852' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5853' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5854' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5855' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3201 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5859' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5860' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5861' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5862' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5863' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5864' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5865' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5866' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5867' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5868' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5869' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5870' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5871' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5872' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3203 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5875' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5876' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5877' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5878' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5879' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5880' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5881' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5882' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5883' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5884' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5885' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5886' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5887' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5888' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5889' (0?) in module `\lc4_processor' with constant driver `$auto$rtlil.cc:1604:And$3205 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6296' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6264' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3208.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6280' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3208.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6232' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3208.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6265' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3208.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6233' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3208.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6248' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6249' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6376' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6344' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6360' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6312' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6377' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6345' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6361' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6313' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6378' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6346' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6362' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6314' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6379' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = $auto$rtlil.cc:1604:And$3181 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6347' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6363' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6315' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6348' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6316' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6328' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6329' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6330' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6331' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = $auto$rtlil.cc:1604:And$3181 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6332' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3211.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6456' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6424' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6440' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6392' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6457' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6425' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6441' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6393' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6458' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6426' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6442' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6394' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6459' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6427' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6443' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6395' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6460' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6428' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6444' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6396' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6461' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6429' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6445' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6397' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6462' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6] = $auto$rtlil.cc:1604:And$3187 [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6430' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6446' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6398' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6431' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6399' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3214.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6408' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6409' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6410' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6411' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6412' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6413' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6414' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = $auto$rtlil.cc:1604:And$3187 [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6415' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3214.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6536' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6504' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6520' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6472' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6537' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6505' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6521' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6473' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6538' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6506' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6522' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6474' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6539' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6507' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6523' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6475' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6540' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6508' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6524' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6476' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6541' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6509' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6525' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6477' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6542' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6510' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6526' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6478' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6543' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6511' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6527' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6479' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6544' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6512' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6528' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6480' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6545' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [9] = $auto$rtlil.cc:1604:And$3193 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6513' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6529' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6481' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6514' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6482' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3217.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6488' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6489' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6490' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6491' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6492' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6493' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6494' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6495' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6496' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6497' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [9] = $auto$rtlil.cc:1604:And$3193 [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6498' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6616' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6584' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6600' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6552' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6617' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6585' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6601' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6553' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6618' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6586' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6602' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6554' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6619' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6587' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6603' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6555' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6620' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6588' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6604' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6556' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6621' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6589' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6605' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6557' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6622' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6590' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6606' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6558' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6623' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6591' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6607' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6559' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6624' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6592' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6608' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6560' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6625' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6593' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6609' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6561' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6626' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6594' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6610' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6562' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6627' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6595' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6611' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6563' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6628' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [12] = $auto$rtlil.cc:1604:And$3199 [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6596' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6612' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6564' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6597' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6565' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$3220.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6568' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6569' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6570' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6571' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6572' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6573' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6574' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6575' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6576' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6577' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6578' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6579' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6580' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [12] = $auto$rtlil.cc:1604:And$3199 [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6581' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$3220.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6696' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6664' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6680' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6632' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6697' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6665' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6681' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6633' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6666' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6634' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6648' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6649' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6650' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6776' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6744' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6760' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6712' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6777' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6745' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6761' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6713' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6778' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6746' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6762' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6714' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6779' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6747' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6763' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6715' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6780' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6748' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6764' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6716' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6781' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6749' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6765' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6717' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6750' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6718' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6751' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6719' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6728' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6729' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6730' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6731' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6732' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6733' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$3211.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6734' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6735' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3226.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6856' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6824' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6840' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6792' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6857' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6825' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6841' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6793' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6858' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6826' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6842' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6794' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6859' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6827' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6843' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6795' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6860' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6828' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6844' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6796' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6861' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6829' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6845' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6797' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6862' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6830' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6846' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6798' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6863' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6831' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6847' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6799' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6864' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6832' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6848' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6800' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6865' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [9] = $auto$rtlil.cc:1604:And$3193 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6833' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6849' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6801' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6866' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6834' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6850' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6802' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6835' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6803' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$3229.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6808' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6809' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6810' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6811' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6812' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6813' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6814' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6815' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6816' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6817' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [9] = $auto$rtlil.cc:1604:And$3193 [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6818' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3217.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6819' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$3229.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6936' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6904' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6920' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6872' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6937' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6905' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6921' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6873' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6938' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6906' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6922' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6874' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6907' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6875' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6908' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6876' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3232.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6888' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6889' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6890' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6891' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6892' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7016' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6984' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7000' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6952' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7017' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6985' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7001' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6953' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7018' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6986' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7002' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6954' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7019' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6987' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7003' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6955' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7020' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6988' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7004' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6956' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7021' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6989' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7005' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6957' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7022' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6990' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7006' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6958' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7023' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6991' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7007' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6959' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7024' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6992' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7008' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6960' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6993' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6961' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6994' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6962' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6995' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6963' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6968' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6969' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6970' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6971' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6972' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6973' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6974' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6975' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6976' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$3226.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6977' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6978' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6979' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$3235.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7096' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7064' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7080' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7032' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7097' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7065' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7081' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7033' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7098' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7066' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7082' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7034' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7099' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7067' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7083' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7035' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7068' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7036' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7069' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7037' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7070' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7038' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$3238.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7048' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7049' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7050' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7051' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7052' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7053' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7054' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7176' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7144' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7160' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7112' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7177' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7145' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7161' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7113' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7178' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7146' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7162' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7114' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7179' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7147' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7163' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7115' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7180' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7148' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7164' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7116' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7181' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7149' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7165' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7117' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7182' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7150' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7166' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7118' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7183' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7151' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7167' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7119' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7184' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7152' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7168' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7120' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7185' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7153' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7169' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7121' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7186' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7154' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7170' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7122' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7187' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7155' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7171' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7123' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7188' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7156' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7172' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7124' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7189' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7157' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7173' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7125' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7158' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7126' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$3241.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7128' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7129' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7130' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7131' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7132' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7133' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7134' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7135' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7136' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7137' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7138' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7139' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7140' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$3235.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7141' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$3235.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7142' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$3241.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7256' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7224' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7240' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7192' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7257' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7225' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7241' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7193' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7258' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7226' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7242' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7194' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7259' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7227' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7243' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7195' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7260' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7228' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7244' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7196' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7229' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7197' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7230' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7198' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7231' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7199' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7232' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7200' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7233' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7201' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$3244.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7208' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7209' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7210' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7211' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7212' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7213' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7214' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7215' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7216' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7217' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7336' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7304' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7320' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7272' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7337' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7305' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7321' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7273' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7338' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7306' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7322' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7274' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7339' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7307' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7323' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7275' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7340' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7308' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7324' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7276' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7341' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7309' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7325' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7277' (00) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7310' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7278' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7311' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7279' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7312' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7280' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7313' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7281' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7314' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7282' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7315' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7283' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7316' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7284' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7317' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7285' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7318' (0?) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5893_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7286' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$or$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5895_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7288' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7289' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7290' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7291' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7292' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7293' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7294' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7295' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7296' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7297' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7298' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7299' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7300' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7301' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7302' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:190$5894_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [14]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7384' (0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7368' (010) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7352' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0] = $auto$rtlil.cc:1604:And$3175 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7385' (0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7369' (010) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7353' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$3208.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7386' (0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7370' (010) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7354' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$3223.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7387' (0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7371' (010) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7355' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$3232.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7388' (0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7372' (010) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7356' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$3238.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7389' (0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7373' (010) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7357' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$3244.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7390' (0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7374' (010) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7358' (?0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$3247.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5891_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7375' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7376' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7377' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7378' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7379' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7380' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7381' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7382' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7383' (??0) in module `\lc4_processor' with constant driver `$techmap$auto$maccmap.cc:240:synth$3248.$ternary$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1074_Y [15] = $techmap$auto$maccmap.cc:114:fulladd$3247.$and$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/techmap.v:189$5892_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2642' (01?) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$393 [0] = $auto$simplemap.cc:168:logic_reduce$2664'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1638' (01?) in module `\lc4_processor' with constant driver `$auto$wreduce.cc:347:run$394 [0] = $auto$simplemap.cc:168:logic_reduce$1660'.

7.13.3. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5487' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5487' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5486' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5486' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5485' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5485' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5484' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5484' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5483' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5483' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5482' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5482' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5481' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5481' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5480' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5480' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5479' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5479' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5478' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5478' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5477' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5477' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5476' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5476' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5475' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5475' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5343' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5343' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5342' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5342' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5341' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5341' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5340' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5340' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5339' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5339' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5338' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5338' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5337' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5337' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5336' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5336' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5335' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5335' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5334' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5334' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5333' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5333' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5332' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5332' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5331' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5331' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5295' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5295' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5294' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5294' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5293' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5293' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5292' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5292' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5291' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5291' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5290' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5290' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5289' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5289' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5288' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5288' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5287' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5287' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5286' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5286' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5285' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5285' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5284' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5284' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5283' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5283' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5147' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5147' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5146' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5146' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5145' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5145' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5144' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5144' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5143' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5143' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5142' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5142' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5141' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5141' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5100' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5100' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5099' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5099' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5098' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5098' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5097' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5097' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5096' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5096' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5095' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5095' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5094' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5094' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5093' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5093' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5092' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5092' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5091' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5091' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5090' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5090' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5089' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5089' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5054' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5055'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5054' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5053' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5055'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5053' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5052' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5055'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5052' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5051' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5055'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5051' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5048' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5048' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5047' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5047' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5046' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5139'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5046' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5045' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5138'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5045' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5044' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5137'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5044' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5043' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5136'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5043' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5007' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5007' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5006' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5006' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5005' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5005' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5004' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5004' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5003' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5003' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5002' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5002' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5001' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5001' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5000' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5000' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4999' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4999' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4998' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4998' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4997' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4997' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4996' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4996' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4961' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4962'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4961' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4960' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4962'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4960' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4958' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5055'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4958' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4957' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5050'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4957' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4956' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5049'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4956' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4955' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4955' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4954' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4954' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4953' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5139'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4953' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4952' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5138'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4952' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4951' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5137'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4951' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4950' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5136'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4950' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4926' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5019'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4926' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4925' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5018'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4925' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4924' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5017'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4924' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4923' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5016'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4923' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4922' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5015'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4922' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4921' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5014'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4921' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4920' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5013'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4920' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4919' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5012'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4919' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4918' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5011'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$645.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4918' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4912' is identical to cell `$auto$simplemap.cc:37:simplemap_not$6072'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4912' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4911' is identical to cell `$auto$simplemap.cc:37:simplemap_not$6120'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4911' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4907' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5379'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4907' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4906' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5427'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4906' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4903' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5571'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4903' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4866' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4866' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4865' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4865' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4864' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4864' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4863' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4863' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4862' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4862' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4861' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4861' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4860' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4860' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4859' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4859' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4858' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4858' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4857' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5139'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4857' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4856' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5138'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4856' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4855' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5137'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4855' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4854' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5136'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4854' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4826' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5108'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$639.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4826' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4825' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5107'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$639.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4825' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4824' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5106'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$639.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4824' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4823' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5105'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$639.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4823' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4822' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5104'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$639.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4822' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4818' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4818' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4817' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4817' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4816' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4816' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4815' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4815' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4814' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4814' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4813' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4813' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4812' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4812' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4811' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4811' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4810' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4810' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4809' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4809' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4808' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4808' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4807' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4807' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4806' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4806' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4771' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4771' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4770' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4770' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4769' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4769' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4768' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4768' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4767' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4767' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4766' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4766' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4765' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4765' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4764' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4764' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4763' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4763' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4762' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4762' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4761' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4761' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4760' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4760' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4759' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4759' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$6024' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4913'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$536.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6024' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5976' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4914'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$547.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5976' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4697' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4697' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4696' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4696' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4695' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4695' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4694' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4694' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4693' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4693' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4692' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4692' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4691' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4691' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4690' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4690' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4689' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4689' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4688' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4688' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4687' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4687' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4686' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4686' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4685' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4685' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4684' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4684' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4652' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4652' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4651' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4651' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4650' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4650' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4649' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4649' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4648' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4648' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4647' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4647' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4646' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4646' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4645' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4645' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4644' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4644' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4643' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4643' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4642' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4642' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4641' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4641' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4640' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4640' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4639' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4639' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4577' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4577' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4576' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4576' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4575' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4575' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4574' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4574' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4573' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4573' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4572' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4572' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4571' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4571' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4570' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4570' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4569' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4569' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4568' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4568' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4567' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4567' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4566' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4566' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4565' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4565' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4564' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4564' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4562' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4562' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4561' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4561' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4560' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4560' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4559' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4559' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4558' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4558' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4557' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4557' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4556' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4556' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4555' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4555' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4554' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4554' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4553' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4553' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4552' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4552' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4551' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4551' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4550' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4550' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4549' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4549' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4517' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4517' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4516' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4516' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4515' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4515' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4514' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4514' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4513' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4513' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4512' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4512' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4511' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4511' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4510' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4510' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4509' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4509' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4508' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4508' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4507' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4507' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4506' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4506' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4505' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4505' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4504' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4504' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4472' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4472' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4471' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4471' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4470' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4470' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4469' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4469' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4468' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4468' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4467' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4467' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4466' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4466' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4465' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4465' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4464' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4464' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4463' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4463' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4462' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4462' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4461' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4461' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4460' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4460' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4459' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4459' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4427' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4427' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4426' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4426' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4425' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4425' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4424' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4424' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4423' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4423' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4422' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4422' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4421' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4421' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4420' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4420' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4419' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4419' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4418' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4418' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4417' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4417' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4416' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4416' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4415' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4415' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4414' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4414' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4382' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4382' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4381' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4381' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4380' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4380' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4379' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4379' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4378' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4378' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4377' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4377' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4376' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4376' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4375' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4375' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4374' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4374' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4373' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4373' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4372' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4372' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4371' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4371' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4370' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4370' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4369' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4369' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4350' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4350' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4349' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4349' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4348' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4348' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4347' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4347' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4346' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4346' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4345' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4345' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4344' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4344' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4343' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4343' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4342' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4342' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4341' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4341' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4340' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4340' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4339' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4339' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4338' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4338' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4337' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4337' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4321' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4774'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$663.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4321' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4289' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4289' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4288' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4288' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4287' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4287' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4286' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4286' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4285' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4285' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4284' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4284' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4283' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4283' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4282' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4282' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4281' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4281' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4280' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4280' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4279' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4279' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4278' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4278' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4277' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4277' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4276' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4276' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4244' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4244' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4243' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4243' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4242' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4242' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4241' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4241' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4240' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4240' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4239' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4239' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4238' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4238' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4237' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4237' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4236' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4236' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4235' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4235' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4234' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4234' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4233' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4233' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4232' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4232' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4231' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4231' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4199' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4199' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4198' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4198' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4197' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4197' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4196' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4196' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4195' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4195' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4194' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4194' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4193' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4193' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4192' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4192' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4191' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4191' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4190' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4190' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4189' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4189' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4188' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4188' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4187' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4187' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4186' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4186' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4154' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4154' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4153' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4153' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4152' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5534'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4152' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4151' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5533'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4151' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4150' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5532'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4150' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4149' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5531'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4149' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4148' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5530'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4148' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4147' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5529'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4147' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4146' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5528'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4146' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4145' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5527'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4145' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4144' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5526'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4144' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4143' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5525'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4143' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4142' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5524'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4142' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4141' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4141' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$6216' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4909'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$492.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6216' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$6168' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4910'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$503.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6168' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3314' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3396'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s1 [7] = \lc4alu.shift0.shift1.s1 [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3314' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3313' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3395'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s1 [6] = \lc4alu.shift0.shift1.s1 [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3313' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3312' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3394'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s1 [5] = \lc4alu.shift0.shift1.s1 [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3312' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3311' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3393'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s1 [4] = \lc4alu.shift0.shift1.s1 [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3311' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3310' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3392'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s1 [3] = \lc4alu.shift0.shift1.s1 [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3310' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3309' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3391'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s1 [2] = \lc4alu.shift0.shift1.s1 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3309' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3308' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3390'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s1 [1] = \lc4alu.shift0.shift1.s1 [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3308' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3307' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3389'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s1 [0] = \lc4alu.shift0.shift1.s1 [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3307' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3295' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3376'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s2 [3] = \lc4alu.shift0.shift1.s2 [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3295' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3294' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3375'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s2 [2] = \lc4alu.shift0.shift1.s2 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3294' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3293' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3374'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s2 [1] = \lc4alu.shift0.shift1.s2 [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3293' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3292' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3373'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s2 [0] = \lc4alu.shift0.shift1.s2 [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3292' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3263' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3342'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s3 [1] = \lc4alu.shift0.shift1.s3 [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3263' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3262' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3341'.
    Redirecting output \Y: \lc4alu.shift0.shift2.s3 [0] = \lc4alu.shift0.shift1.s3 [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3262' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3133' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3146'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3130 [1] = $auto$simplemap.cc:250:simplemap_eqne$3143 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3133' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3132' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3158'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3130 [0] = $auto$simplemap.cc:250:simplemap_eqne$3156 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3132' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2959' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5761'.
    Redirecting output \Y: $techmap\lc4alu.log0.$and$src/lc4_alu.v:60$106_Y [7] = $auto$rtlil.cc:1604:And$3189 [14]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2959' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2958' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5743'.
    Redirecting output \Y: $techmap\lc4alu.log0.$and$src/lc4_alu.v:60$106_Y [6] = $auto$rtlil.cc:1604:And$3187 [12]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2958' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2957' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5725'.
    Redirecting output \Y: $techmap\lc4alu.log0.$and$src/lc4_alu.v:60$106_Y [5] = $auto$rtlil.cc:1604:And$3185 [10]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2957' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2956' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5707'.
    Redirecting output \Y: $techmap\lc4alu.log0.$and$src/lc4_alu.v:60$106_Y [4] = $auto$rtlil.cc:1604:And$3183 [8]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2956' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2954' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5671'.
    Redirecting output \Y: $techmap\lc4alu.log0.$and$src/lc4_alu.v:60$106_Y [2] = $auto$rtlil.cc:1604:And$3179 [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2954' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2949' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5928'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2949' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2948' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4914'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2948' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2947' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4913'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2947' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2946' is identical to cell `$auto$simplemap.cc:37:simplemap_not$6072'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$525.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2946' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2945' is identical to cell `$auto$simplemap.cc:37:simplemap_not$6120'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$514.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2945' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2944' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4910'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2944' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2943' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4909'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2943' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2942' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4908'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2942' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2941' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5379'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$612.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2941' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2940' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5427'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$601.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2940' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2939' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4905'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2939' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2938' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4904'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2938' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2937' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5571'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$580.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2937' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2936' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4902'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2936' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2918' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4884'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [14]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2918' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2917' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4883'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2917' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2916' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4882'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2916' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2915' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4881'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2915' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2914' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4880'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2914' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2913' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4879'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2913' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2912' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4878'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2912' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2911' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4877'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2911' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2910' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4876'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2910' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2909' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4875'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2909' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2908' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4874'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2908' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2907' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4873'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2907' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2906' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4872'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2906' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2905' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4871'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2905' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2904' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4870'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2904' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2778' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3146'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2776 [0] = $auto$simplemap.cc:250:simplemap_eqne$3143 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2778' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2580' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2593'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2577 [1] = $auto$simplemap.cc:250:simplemap_eqne$2590 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2580' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2579' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2605'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2577 [0] = $auto$simplemap.cc:250:simplemap_eqne$2603 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2579' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2572' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2617'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2571 = $auto$simplemap.cc:168:logic_reduce$2616
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2572' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2553' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2605'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2551 [0] = $auto$simplemap.cc:250:simplemap_eqne$2603 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2553' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2555' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2568'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2551 [2] = $auto$simplemap.cc:250:simplemap_eqne$2564 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2555' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2541' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2593'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2538 [1] = $auto$simplemap.cc:250:simplemap_eqne$2590 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2541' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2542' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2568'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2538 [2] = $auto$simplemap.cc:250:simplemap_eqne$2564 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2542' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2528' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2593'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2525 [1] = $auto$simplemap.cc:250:simplemap_eqne$2590 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2528' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2527' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2605'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2525 [0] = $auto$simplemap.cc:250:simplemap_eqne$2603 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2527' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2529' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2568'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2525 [2] = $auto$simplemap.cc:250:simplemap_eqne$2564 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2529' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2463' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2476'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2460 [1] = $auto$simplemap.cc:250:simplemap_eqne$2473 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2463' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2462' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2488'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2460 [0] = $auto$simplemap.cc:250:simplemap_eqne$2486 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2462' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2455' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2500'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2454 = $auto$simplemap.cc:168:logic_reduce$2499
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2455' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2436' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2488'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2434 [0] = $auto$simplemap.cc:250:simplemap_eqne$2486 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2436' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2438' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2451'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2434 [2] = $auto$simplemap.cc:250:simplemap_eqne$2447 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2438' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2424' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2476'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2421 [1] = $auto$simplemap.cc:250:simplemap_eqne$2473 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2424' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2425' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2451'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2421 [2] = $auto$simplemap.cc:250:simplemap_eqne$2447 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2425' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5537' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5537' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2268' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2281'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2265 [1] = $auto$simplemap.cc:250:simplemap_eqne$2278 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2268' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2267' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2293'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2265 [0] = $auto$simplemap.cc:250:simplemap_eqne$2291 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2267' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2260' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2305'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2259 = $auto$simplemap.cc:168:logic_reduce$2304
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2260' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2241' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2293'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2239 [0] = $auto$simplemap.cc:250:simplemap_eqne$2291 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2241' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2243' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2256'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2239 [2] = $auto$simplemap.cc:250:simplemap_eqne$2252 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2243' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2229' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2281'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2226 [1] = $auto$simplemap.cc:250:simplemap_eqne$2278 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2229' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2230' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2256'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2226 [2] = $auto$simplemap.cc:250:simplemap_eqne$2252 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2230' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5489' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5489' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5490' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5538'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5490' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5345' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5345' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5346' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5538'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5346' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5297' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5297' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5298' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5538'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5298' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5150' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5150' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5151' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5151' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5102' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5102' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5103' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5103' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5057' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5055'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5057' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5058' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5055'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5058' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5653' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2953'.
    Redirecting output \Y: $auto$rtlil.cc:1604:And$3177 [2] = $techmap\lc4alu.log0.$and$src/lc4_alu.v:60$106_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5653' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5009' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5009' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5010' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5010' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4964' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4962'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4964' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4965' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4962'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4965' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4916' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2950'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14] = $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4916' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4868' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4868' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4869' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4869' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1553' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1560'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1551 [1] = $auto$simplemap.cc:168:logic_reduce$1558 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1553' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5689' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2955'.
    Redirecting output \Y: $auto$rtlil.cc:1604:And$3181 [6] = $techmap\lc4alu.log0.$and$src/lc4_alu.v:60$106_Y [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5689' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1519' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3146'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1517 [0] = $auto$simplemap.cc:250:simplemap_eqne$3143 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1519' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1520' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2769'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1517 [1] = $auto$simplemap.cc:250:simplemap_eqne$2766 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1520' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1504' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1530'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1502 [0] = $auto$simplemap.cc:250:simplemap_eqne$1527 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1504' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1488' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1483 [3] = $auto$simplemap.cc:250:simplemap_eqne$1502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1488' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1489' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1532'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1483 [4] = $auto$simplemap.cc:250:simplemap_eqne$1527 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1489' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1474' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3254'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1473 [0] = $auto$simplemap.cc:168:logic_reduce$3252 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1474' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1469' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1464 [3] = $auto$simplemap.cc:250:simplemap_eqne$1502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1469' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1470' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1532'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1464 [4] = $auto$simplemap.cc:250:simplemap_eqne$1527 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1470' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1456' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3254'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1455 [0] = $auto$simplemap.cc:168:logic_reduce$3252 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1456' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1451' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1446 [3] = $auto$simplemap.cc:250:simplemap_eqne$1502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1451' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1439' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1559'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1438 [0] = $auto$simplemap.cc:168:logic_reduce$1558 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1439' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1435' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1532'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1430 [3] = $auto$simplemap.cc:250:simplemap_eqne$1527 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1435' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1416' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1411 [3] = $auto$simplemap.cc:250:simplemap_eqne$1502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1416' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1413' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1485'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1411 [0] = $auto$simplemap.cc:250:simplemap_eqne$1483 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1413' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1400' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1396 [2] = $auto$simplemap.cc:250:simplemap_eqne$1502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1400' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1399' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1530'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1396 [1] = $auto$simplemap.cc:250:simplemap_eqne$1527 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1399' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1398' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1545'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1396 [0] = $auto$simplemap.cc:250:simplemap_eqne$1543 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1398' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1401' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1532'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1396 [3] = $auto$simplemap.cc:250:simplemap_eqne$1527 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1401' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1391' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1560'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1389 [1] = $auto$simplemap.cc:168:logic_reduce$1558 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1391' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1384' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1530'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1381 [1] = $auto$simplemap.cc:250:simplemap_eqne$1527 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1384' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5635' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2952'.
    Redirecting output \Y: $auto$rtlil.cc:1604:And$3175 [0] = $techmap\lc4alu.log0.$and$src/lc4_alu.v:60$106_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5635' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1370' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1366 [2] = $auto$simplemap.cc:250:simplemap_eqne$1502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1370' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1368' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1545'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1366 [0] = $auto$simplemap.cc:250:simplemap_eqne$1543 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1368' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1353' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1545'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1351 [0] = $auto$simplemap.cc:250:simplemap_eqne$1543 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1353' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1356' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1532'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1351 [3] = $auto$simplemap.cc:250:simplemap_eqne$1527 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1356' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1340' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1336 [2] = $auto$simplemap.cc:250:simplemap_eqne$1502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1340' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1338' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1545'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1336 [0] = $auto$simplemap.cc:250:simplemap_eqne$1543 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1338' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1341' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1532'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1336 [3] = $auto$simplemap.cc:250:simplemap_eqne$1527 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1341' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4820' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4820' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4821' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5538'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4821' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4544' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5453'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4544' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4578' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$666.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1196_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4578' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4653' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4653' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4545' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5454'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4545' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4563' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$672.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4563' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1169' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1560'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1161 [7] = $auto$simplemap.cc:168:logic_reduce$1558 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1169' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1168' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1559'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1161 [6] = $auto$simplemap.cc:168:logic_reduce$1558 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1168' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1164' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2787'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1161 [2] = $auto$simplemap.cc:168:logic_reduce$2786
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1164' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1149' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1145 [2] = $auto$simplemap.cc:250:simplemap_eqne$1502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1149' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1148' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1530'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1145 [1] = $auto$simplemap.cc:250:simplemap_eqne$1527 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1148' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1134' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1130 [2] = $auto$simplemap.cc:250:simplemap_eqne$1502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1134' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1133' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1530'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1130 [1] = $auto$simplemap.cc:250:simplemap_eqne$1527 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1133' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1132' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1545'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1130 [0] = $auto$simplemap.cc:250:simplemap_eqne$1543 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1132' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4518' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4518' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4456' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5503'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4456' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4473' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$675.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4473' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4428' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4428' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4383' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$684.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4383' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4352' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5538'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4352' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4245' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$692.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4245' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4290' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$695.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4290' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4200' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$698.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4200' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4681' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5311'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4681' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4698' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$701.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4698' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4155' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$704.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4155' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4773' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$687.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4773' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$960' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$982'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$957 [2] = $auto$simplemap.cc:127:simplemap_reduce$979 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$960' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5619' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2950'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$569.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0] = $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5619' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$938' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$982'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$935 [2] = $auto$simplemap.cc:127:simplemap_reduce$979 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$938' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$937' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$959'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$935 [1] = $auto$simplemap.cc:127:simplemap_reduce$957 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$937' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$927' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$949'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$924 [1] = $auto$simplemap.cc:250:simplemap_eqne$946 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$927' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$916' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$982'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$913 [2] = $auto$simplemap.cc:127:simplemap_reduce$979 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$916' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$915' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$959'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$913 [1] = $auto$simplemap.cc:127:simplemap_reduce$957 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$915' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$904' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$948'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$902 [0] = $auto$simplemap.cc:250:simplemap_eqne$946 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$904' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:177:logic_reduce$895' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$982'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$892 [2] = $auto$simplemap.cc:127:simplemap_reduce$979 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$895' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:177:logic_reduce$894' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$959'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$892 [1] = $auto$simplemap.cc:127:simplemap_reduce$957 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$894' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:177:logic_reduce$893' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$980'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$892 [0] = $auto$simplemap.cc:127:simplemap_reduce$979 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$893' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5536' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5536' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5488' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$596.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5488' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5344' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5344' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5296' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1725_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5296' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5149' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5148'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5149' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5101' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$642.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5101' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5056' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5055'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$645.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5056' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5008' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$651.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$591.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5008' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4963' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4962'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$654.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4963' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4915' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5928'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$558.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4915' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4867' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5140'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$660.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$639.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4867' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4819' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$663.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$707.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1070_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4819' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4546' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5455'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [12] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4546' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2951' is identical to cell `$auto$simplemap.cc:37:simplemap_not$4917'.
    Redirecting output \Y: $techmap\lc4alu.log0.$not$src/lc4_alu.v:61$108_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$657.$not$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:42$1073_Y [15]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2951' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2919' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4885'.
    Redirecting output \Y: $techmap\lc4alu.log0.$xor$src/lc4_alu.v:63$112_Y [15] = $techmap$auto$alumacc.cc:470:replace_alu$657.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2919' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1639' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$1662'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$394 [1] = $techmap\nzpcalculator.$eq$src/lc4_single.v:213$24_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$1639' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4543' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5452'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4543' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4542' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5451'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4542' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4541' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5450'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4541' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4540' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5449'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4540' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4539' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5448'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4539' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4538' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5447'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4538' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4537' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5446'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4537' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4536' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5445'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4536' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4535' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5444'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4535' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4534' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5443'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4534' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4455' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5502'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4455' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4454' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5501'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4454' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4453' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5500'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4453' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4452' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5499'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4452' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4451' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5498'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4451' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4450' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5497'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4450' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4449' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5496'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4449' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4448' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5495'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4448' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4447' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5494'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4447' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4446' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5493'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4446' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4445' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5492'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4445' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4444' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5491'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4444' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5310' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4680'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [11] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5310' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5309' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4679'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [10] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5309' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5308' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4678'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5308' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5307' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4677'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5307' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5306' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4676'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5306' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5305' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4675'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5305' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5304' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4674'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5304' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5303' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4673'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5303' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5302' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4672'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5302' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5301' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4671'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5301' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5300' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4670'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5300' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5299' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4669'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5299' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5251' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4624'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$628.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1727_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$666.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1198_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5251' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3277' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$3357'.
    Redirecting output \Y: \lc4alu.shift0.shift2.out [0] = \lc4alu.shift0.srl [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3277' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2559' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2611'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2558 = $auto$simplemap.cc:127:simplemap_reduce$2610
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2559' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2546' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2598'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2545 = $auto$simplemap.cc:127:simplemap_reduce$2597
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2546' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2533' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2585'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2532 = $auto$simplemap.cc:127:simplemap_reduce$2584
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2533' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2442' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2441 = $auto$simplemap.cc:127:simplemap_reduce$2493
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2442' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2429' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2481'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2428 = $auto$simplemap.cc:127:simplemap_reduce$2480
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2429' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2247' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2299'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2246 = $auto$simplemap.cc:127:simplemap_reduce$2298
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2247' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2234' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2286'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2233 = $auto$simplemap.cc:127:simplemap_reduce$2285
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2234' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1475' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1473 [1] = $auto$simplemap.cc:127:simplemap_reduce$1492 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1475' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1457' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1455 [1] = $auto$simplemap.cc:127:simplemap_reduce$1492 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1457' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1440' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1537'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1438 [1] = $auto$simplemap.cc:127:simplemap_reduce$1535 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1440' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1422' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1420 [1] = $auto$simplemap.cc:127:simplemap_reduce$1492 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1422' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1421' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1493'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1420 [0] = $auto$simplemap.cc:127:simplemap_reduce$1492 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1421' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1390' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1536'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1389 [0] = $auto$simplemap.cc:127:simplemap_reduce$1535 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1390' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1375' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1552'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1374 [0] = $auto$simplemap.cc:127:simplemap_reduce$1551 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1375' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1361' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1537'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1359 [1] = $auto$simplemap.cc:127:simplemap_reduce$1535 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1361' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1360' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1552'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1359 [0] = $auto$simplemap.cc:127:simplemap_reduce$1551 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1360' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1346' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1406'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1344 [1] = $auto$simplemap.cc:127:simplemap_reduce$1404 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1346' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1345' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1552'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1344 [0] = $auto$simplemap.cc:127:simplemap_reduce$1551 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1345' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4683' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5313'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [14]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4683' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1174' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1562'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1170 [3] = $auto$simplemap.cc:168:logic_reduce$1561
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1174' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1155' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1376'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1153 [1] = $auto$simplemap.cc:127:simplemap_reduce$1374 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1155' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1154' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1536'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1153 [0] = $auto$simplemap.cc:127:simplemap_reduce$1535 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1154' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1140' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1376'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1138 [1] = $auto$simplemap.cc:127:simplemap_reduce$1374 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1140' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1139' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1405'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1138 [0] = $auto$simplemap.cc:127:simplemap_reduce$1404 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1139' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4548' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5457'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [14]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4548' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4458' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5505'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [14] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [14]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4458' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$963' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$985'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$961 [1] = $auto$simplemap.cc:127:simplemap_reduce$983 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$963' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$941' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$985'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$939 [1] = $auto$simplemap.cc:127:simplemap_reduce$983 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$941' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$919' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$985'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$917 [1] = $auto$simplemap.cc:127:simplemap_reduce$983 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$919' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:177:logic_reduce$898' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$985'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$896 [1] = $auto$simplemap.cc:127:simplemap_reduce$983 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$898' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4547' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5456'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$678.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$596.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4547' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4457' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5504'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$681.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$591.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4457' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4682' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5312'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$669.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1072_Y [13] = $techmap$auto$alumacc.cc:470:replace_alu$623.$xor$/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:68$1075_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4682' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1459' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1477'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1458 = $auto$simplemap.cc:127:simplemap_reduce$1476
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1459' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1424' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1496'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1423 = $auto$simplemap.cc:127:simplemap_reduce$1495
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1424' from module `\lc4_processor'.
Removed a total of 588 cells.

7.13.4. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.13.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$707.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$695.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$698.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$692.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$684.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$681.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$675.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$678.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$663.slice[15].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$669.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$672.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$666.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$701.slice[14].carry'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$989'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$967'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$704.slice[14].carry'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$901'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$945'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$923'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$660.slice[15].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$657.slice[15].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$654.slice[15].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$651.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$645.slice[15].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$642.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$639.slice[15].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$636.slice[16].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$633.slice[15].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$628.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$623.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$612.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$601.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$596.slice[0].adder'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2238'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2251'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2264'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2277'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2290'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2303'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2308'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$591.slice[0].adder'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2433'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2446'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2459'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2472'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2485'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2498'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2503'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$580.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$569.slice[0].adder'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2666'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2775'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2785'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2788'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3142'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3155'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3168'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3173'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3261'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$558.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$547.slice[0].adder'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3522'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$536.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$525.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$514.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$503.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[15].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$492.slice[0].adder'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4171'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4172'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4173'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4174'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4175'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4176'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4177'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4178'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4179'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4180'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4181'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4182'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4183'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4184'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4185'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4216'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4217'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4218'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4219'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4220'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4221'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4222'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4223'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4224'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4225'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4226'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4227'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4228'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4229'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4230'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4261'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4262'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4263'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4264'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4265'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4266'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4267'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4268'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4269'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4270'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4271'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4272'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4273'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4274'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4275'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4306'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4307'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4308'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4309'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4310'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4311'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4312'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4313'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4314'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4315'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4316'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4317'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4318'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4319'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4320'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4322'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4323'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4324'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4325'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4326'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4327'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4328'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4329'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4330'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4331'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4332'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4333'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4334'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4335'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4336'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4399'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4400'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4401'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4402'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4403'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4404'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4405'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4406'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4407'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4408'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4409'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4410'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4411'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4412'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4413'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4489'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4490'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4491'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4492'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4493'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4494'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4495'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4496'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4497'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4498'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4499'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4500'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4501'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4502'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4503'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4609'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4610'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4611'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4612'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4613'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4614'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4615'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4616'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4617'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4618'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4619'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4620'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4621'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4622'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4623'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4624'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4669'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4670'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4671'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4672'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4673'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4674'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4675'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4676'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4677'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4678'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4679'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4680'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4714'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4715'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4716'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4717'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4718'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4719'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4720'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4721'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4722'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4723'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4724'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4725'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4726'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4727'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4728'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4729'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4730'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4731'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4732'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4733'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4734'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4735'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4736'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4737'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4738'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4739'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4740'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4741'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4742'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4743'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4774'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4775'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4776'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4777'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4778'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4779'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4780'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4781'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4782'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4783'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4784'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4785'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4786'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4787'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4788'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4789'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4827'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4828'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4829'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4830'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4831'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4832'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4833'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4834'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4835'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4836'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4837'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4927'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4928'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4929'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4930'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4931'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4932'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4933'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4959'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4962'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4966'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4967'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4968'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4970'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4971'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4972'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4973'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4975'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4976'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4977'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4978'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4979'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4980'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5011'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5012'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5013'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5014'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5015'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5016'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5017'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5018'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5019'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5020'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5021'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5022'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5023'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5024'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5025'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5026'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5049'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5050'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5055'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5059'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5060'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5061'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5062'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5063'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5064'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5065'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5066'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5067'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5068'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5069'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5070'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5071'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5072'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5073'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5104'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5105'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5106'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5107'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5108'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5109'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5110'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5111'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5112'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5113'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5114'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5115'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5116'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5117'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5118'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5119'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5136'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5137'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5138'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5139'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5140'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5148'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5152'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5153'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5154'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5155'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5156'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5157'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5158'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5159'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5160'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5161'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5162'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5163'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5164'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5165'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5166'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5167'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5168'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5203'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5235'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5236'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5237'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5238'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5239'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5240'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5241'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5242'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5243'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5244'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5245'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5246'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5247'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5248'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5249'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5250'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5311'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5312'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5313'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5314'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5443'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5444'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5445'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5446'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5447'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5448'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5449'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5450'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5451'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5452'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5453'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5454'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5455'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5456'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5457'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5458'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5491'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5492'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5493'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5494'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5495'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5496'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5497'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5498'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5499'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5500'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5501'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5502'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5503'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5504'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5505'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5506'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$3248.slice[15].carry'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6247'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6279'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6295'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6327'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6359'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6375'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6407'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6439'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6455'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6487'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6519'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6535'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6567'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6599'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6615'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6647'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6679'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6695'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6727'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6759'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6775'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6807'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6839'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6855'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6887'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6919'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6935'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6967'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6999'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7015'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7047'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7079'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7095'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7127'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7159'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7175'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7207'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7239'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7255'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7287'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7319'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7335'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7359'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7360'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7361'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7362'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7363'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7364'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7365'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7366'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7367'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$7391'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$7392'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$7393'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$7394'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$7395'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$7396'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$7397'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$7398'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$7399'.

7.13.6. Rerunning OPT passes. (Removed registers in this run.)

7.13.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell lc4_processor.$auto$alumacc.cc:470:replace_alu$633.slice[0].carry: CO=\pc_reg.state [0]
Optimized away SB_CARRY cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[0].carry: CO=1'0
Mapping SB_LUT4 cell lc4_processor.$auto$alumacc.cc:470:replace_alu$633.slice[1].adder back to logic.
Mapping SB_LUT4 cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[1].adder back to logic.

7.13.8. Executing OPT_CONST pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7426' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7419 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7427' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7419 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7432' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7428 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7425' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7419 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7424' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7419 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7431' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7428 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7423' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7419 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7422' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7419 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7430' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7428 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7421' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7419 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7420' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7419 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7429' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7428 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7434' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7433 [0] = $auto$maccmap.cc:111:fulladd$3206 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7437' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7436 = $auto$maccmap.cc:111:fulladd$3206 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7407' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7400 [6] = \pc_reg.state [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7406' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7400 [5] = \pc_reg.state [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7416' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7414 [1] = $auto$simplemap.cc:309:simplemap_lut$7409 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7404' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7400 [3] = \pc_reg.state [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7401' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7400 [0] = \pc_reg.state [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7415' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7414 [0] = $auto$simplemap.cc:309:simplemap_lut$7409 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7418' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7417 = $auto$simplemap.cc:309:simplemap_lut$7409 [0]'.

7.13.9. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$7403' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$7405'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$7400 [2] = $auto$simplemap.cc:309:simplemap_lut$7400 [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$7403' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$7402' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$7405'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$7400 [1] = $auto$simplemap.cc:309:simplemap_lut$7400 [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$7402' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$7411' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$7412'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$7409 [1] = $auto$simplemap.cc:309:simplemap_lut$7409 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7411' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$7408' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$7405'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$7400 [7] = $auto$simplemap.cc:309:simplemap_lut$7400 [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$7408' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$7410' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$7413'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$7409 [0] = $auto$simplemap.cc:309:simplemap_lut$7409 [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7410' from module `\lc4_processor'.
Removed a total of 5 cells.

7.13.10. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.13.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$7435'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:311:simplemap_lut$7412'.

7.13.12. Rerunning OPT passes. (Removed registers in this run.)

7.13.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[1].carry: CO=1'0
Mapping SB_LUT4 cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[2].adder back to logic.

7.13.14. Executing OPT_CONST pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7445' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7438 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7446' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7438 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7451' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7447 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7443' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7438 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7444' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7438 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7450' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7447 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7439' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7438 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7440' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7438 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7448' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7447 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7442' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7438 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7441' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7438 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7449' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7447 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7453' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7452 [0] = $auto$maccmap.cc:111:fulladd$3221 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7456' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7455 = $auto$maccmap.cc:111:fulladd$3221 [2]'.

7.13.15. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.13.16. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.13.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$7454'.

7.13.18. Rerunning OPT passes. (Removed registers in this run.)

7.13.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[2].carry: CO=1'0
Mapping SB_LUT4 cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[3].adder back to logic.

7.13.20. Executing OPT_CONST pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7462' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7457 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7463' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7457 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7469' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7466 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7465' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7457 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7464' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7457 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7470' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7466 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7461' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7457 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7460' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7457 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7468' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7466 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7458' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7457 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7459' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7457 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7467' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7466 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7472' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7471 [0] = $auto$maccmap.cc:111:fulladd$3230 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7475' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7474 = $auto$maccmap.cc:111:fulladd$3230 [3]'.

7.13.21. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.13.22. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.13.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$7473'.

7.13.24. Rerunning OPT passes. (Removed registers in this run.)

7.13.25. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[3].carry: CO=1'0
Mapping SB_LUT4 cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[4].adder back to logic.

7.13.26. Executing OPT_CONST pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7482' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7476 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7481' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7476 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7488' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7485 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7484' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7476 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7483' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7476 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7489' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7485 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7478' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7476 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7477' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7476 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7486' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7485 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7480' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7476 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7479' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7476 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7487' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7485 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7491' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7490 [0] = $auto$maccmap.cc:111:fulladd$3236 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7494' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7493 = $auto$maccmap.cc:111:fulladd$3236 [4]'.

7.13.27. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.13.28. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.13.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$7492'.

7.13.30. Rerunning OPT passes. (Removed registers in this run.)

7.13.31. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[4].carry: CO=1'0
Mapping SB_LUT4 cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[5].adder back to logic.

7.13.32. Executing OPT_CONST pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7497' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7495 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7496' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7495 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7505' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7504 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7498' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7495 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7499' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7495 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7506' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7504 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7510' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7509 [0] = $auto$maccmap.cc:111:fulladd$3242 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7501' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7495 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7500' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7495 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7507' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7504 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7503' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7495 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7502' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7495 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7508' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7504 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7513' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7512 = $auto$maccmap.cc:111:fulladd$3242 [5]'.

7.13.33. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.13.34. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$7511'.

7.13.36. Rerunning OPT passes. (Removed registers in this run.)

7.13.37. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[5].carry: CO=1'0
Mapping SB_LUT4 cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[6].adder back to logic.

7.13.38. Executing OPT_CONST pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7520' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7514 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7519' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7514 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7526' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7523 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7522' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7514 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7521' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7514 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7527' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7523 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7518' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7514 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7517' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7514 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7525' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7523 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7516' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7514 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7515' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7514 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7524' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7523 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7529' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7528 [0] = $auto$maccmap.cc:111:fulladd$3245 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7532' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7531 = $auto$maccmap.cc:111:fulladd$3245 [6]'.

7.13.39. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.13.40. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.13.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$7530'.

7.13.42. Rerunning OPT passes. (Removed registers in this run.)

7.13.43. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[6].carry: CO=1'0
Mapping SB_LUT4 cell lc4_processor.$auto$maccmap.cc:240:synth$3248.slice[7].adder back to logic.

7.13.44. Executing OPT_CONST pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7538' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7533 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7539' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7533 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7541' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7533 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7540' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7533 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7546' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7542 [3] = $auto$maccmap.cc:112:fulladd$3246 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7535' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7533 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7534' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7533 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7543' (01?) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7542 [0] = $auto$maccmap.cc:112:fulladd$3246 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7537' (010) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7533 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7536' (100) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7533 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$7551' (??0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:309:simplemap_lut$7550 = $auto$simplemap.cc:309:simplemap_lut$7547 [0]'.

7.13.45. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$7544' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$7545'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$7542 [1] = $auto$simplemap.cc:309:simplemap_lut$7542 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$7544' from module `\lc4_processor'.
Removed a total of 1 cells.

7.13.46. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.13.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `$_MUX_' cell `$auto$simplemap.cc:311:simplemap_lut$7549'.

7.13.48. Rerunning OPT passes. (Removed registers in this run.)

7.13.49. Running ICE40 specific optimizations.

7.13.50. Executing OPT_CONST pass (perform const folding).

7.13.51. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.13.52. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.13.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.13.54. Finished OPT passes. (There is nothing left to do.)

7.14. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

7.15. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module lc4_processor:
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1605 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [0] -> \pc_reg.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1606 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [1] -> \pc_reg.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1607 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [2] -> \pc_reg.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1608 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [3] -> \pc_reg.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1609 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [4] -> \pc_reg.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1610 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [5] -> \pc_reg.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1611 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [6] -> \pc_reg.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1612 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [7] -> \pc_reg.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1613 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [8] -> \pc_reg.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1614 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [9] -> \pc_reg.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1615 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [10] -> \pc_reg.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1616 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [11] -> \pc_reg.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1617 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [12] -> \pc_reg.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1618 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [13] -> \pc_reg.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1619 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [14] -> \pc_reg.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1620 to $_DFFE_PP_ for $techmap\pc_reg.$0\state[15:0] [15] -> \pc_reg.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1666 to $_DFFE_PP_ for $techmap\nzp_reg.$0\state[2:0] [0] -> \nzp_reg.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1667 to $_DFFE_PP_ for $techmap\nzp_reg.$0\state[2:0] [1] -> \nzp_reg.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1668 to $_DFFE_PP_ for $techmap\nzp_reg.$0\state[2:0] [2] -> \nzp_reg.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1692 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [0] -> \lc4regfile.r7_m.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1693 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [1] -> \lc4regfile.r7_m.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1694 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [2] -> \lc4regfile.r7_m.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1695 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [3] -> \lc4regfile.r7_m.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1696 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [4] -> \lc4regfile.r7_m.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1697 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [5] -> \lc4regfile.r7_m.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1698 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [6] -> \lc4regfile.r7_m.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1699 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [7] -> \lc4regfile.r7_m.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1700 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [8] -> \lc4regfile.r7_m.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1701 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [9] -> \lc4regfile.r7_m.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1702 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [10] -> \lc4regfile.r7_m.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1703 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [11] -> \lc4regfile.r7_m.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1704 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [12] -> \lc4regfile.r7_m.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1705 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [13] -> \lc4regfile.r7_m.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1706 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [14] -> \lc4regfile.r7_m.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1707 to $_DFFE_PP_ for $techmap\lc4regfile.r7_m.$0\state[15:0] [15] -> \lc4regfile.r7_m.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1744 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [0] -> \lc4regfile.r6_m.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1745 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [1] -> \lc4regfile.r6_m.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1746 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [2] -> \lc4regfile.r6_m.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1747 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [3] -> \lc4regfile.r6_m.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1748 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [4] -> \lc4regfile.r6_m.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1749 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [5] -> \lc4regfile.r6_m.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1750 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [6] -> \lc4regfile.r6_m.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1751 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [7] -> \lc4regfile.r6_m.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1752 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [8] -> \lc4regfile.r6_m.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1753 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [9] -> \lc4regfile.r6_m.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1754 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [10] -> \lc4regfile.r6_m.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1755 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [11] -> \lc4regfile.r6_m.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1756 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [12] -> \lc4regfile.r6_m.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1757 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [13] -> \lc4regfile.r6_m.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1758 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [14] -> \lc4regfile.r6_m.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1759 to $_DFFE_PP_ for $techmap\lc4regfile.r6_m.$0\state[15:0] [15] -> \lc4regfile.r6_m.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1793 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [0] -> \lc4regfile.r5_m.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1794 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [1] -> \lc4regfile.r5_m.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1795 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [2] -> \lc4regfile.r5_m.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1796 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [3] -> \lc4regfile.r5_m.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1797 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [4] -> \lc4regfile.r5_m.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1798 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [5] -> \lc4regfile.r5_m.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1799 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [6] -> \lc4regfile.r5_m.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1800 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [7] -> \lc4regfile.r5_m.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1801 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [8] -> \lc4regfile.r5_m.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1802 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [9] -> \lc4regfile.r5_m.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1803 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [10] -> \lc4regfile.r5_m.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1804 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [11] -> \lc4regfile.r5_m.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1805 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [12] -> \lc4regfile.r5_m.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1806 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [13] -> \lc4regfile.r5_m.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1807 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [14] -> \lc4regfile.r5_m.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1808 to $_DFFE_PP_ for $techmap\lc4regfile.r5_m.$0\state[15:0] [15] -> \lc4regfile.r5_m.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1863 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [0] -> \lc4regfile.r4_m.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1864 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [1] -> \lc4regfile.r4_m.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1865 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [2] -> \lc4regfile.r4_m.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1866 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [3] -> \lc4regfile.r4_m.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1867 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [4] -> \lc4regfile.r4_m.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1868 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [5] -> \lc4regfile.r4_m.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1869 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [6] -> \lc4regfile.r4_m.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1870 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [7] -> \lc4regfile.r4_m.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1871 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [8] -> \lc4regfile.r4_m.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1872 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [9] -> \lc4regfile.r4_m.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1873 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [10] -> \lc4regfile.r4_m.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1874 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [11] -> \lc4regfile.r4_m.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1875 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [12] -> \lc4regfile.r4_m.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1876 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [13] -> \lc4regfile.r4_m.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1877 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [14] -> \lc4regfile.r4_m.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1878 to $_DFFE_PP_ for $techmap\lc4regfile.r4_m.$0\state[15:0] [15] -> \lc4regfile.r4_m.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1912 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [0] -> \lc4regfile.r3_m.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1913 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [1] -> \lc4regfile.r3_m.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1914 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [2] -> \lc4regfile.r3_m.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1915 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [3] -> \lc4regfile.r3_m.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1916 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [4] -> \lc4regfile.r3_m.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1917 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [5] -> \lc4regfile.r3_m.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1918 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [6] -> \lc4regfile.r3_m.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1919 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [7] -> \lc4regfile.r3_m.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1920 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [8] -> \lc4regfile.r3_m.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1921 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [9] -> \lc4regfile.r3_m.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1922 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [10] -> \lc4regfile.r3_m.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1923 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [11] -> \lc4regfile.r3_m.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1924 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [12] -> \lc4regfile.r3_m.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1925 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [13] -> \lc4regfile.r3_m.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1926 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [14] -> \lc4regfile.r3_m.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1927 to $_DFFE_PP_ for $techmap\lc4regfile.r3_m.$0\state[15:0] [15] -> \lc4regfile.r3_m.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1982 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [0] -> \lc4regfile.r2_m.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1983 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [1] -> \lc4regfile.r2_m.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1984 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [2] -> \lc4regfile.r2_m.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1985 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [3] -> \lc4regfile.r2_m.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1986 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [4] -> \lc4regfile.r2_m.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1987 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [5] -> \lc4regfile.r2_m.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1988 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [6] -> \lc4regfile.r2_m.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1989 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [7] -> \lc4regfile.r2_m.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1990 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [8] -> \lc4regfile.r2_m.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1991 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [9] -> \lc4regfile.r2_m.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1992 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [10] -> \lc4regfile.r2_m.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1993 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [11] -> \lc4regfile.r2_m.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1994 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [12] -> \lc4regfile.r2_m.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1995 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [13] -> \lc4regfile.r2_m.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1996 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [14] -> \lc4regfile.r2_m.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$1997 to $_DFFE_PP_ for $techmap\lc4regfile.r2_m.$0\state[15:0] [15] -> \lc4regfile.r2_m.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2031 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [0] -> \lc4regfile.r1_m.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2032 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [1] -> \lc4regfile.r1_m.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2033 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [2] -> \lc4regfile.r1_m.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2034 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [3] -> \lc4regfile.r1_m.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2035 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [4] -> \lc4regfile.r1_m.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2036 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [5] -> \lc4regfile.r1_m.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2037 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [6] -> \lc4regfile.r1_m.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2038 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [7] -> \lc4regfile.r1_m.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2039 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [8] -> \lc4regfile.r1_m.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2040 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [9] -> \lc4regfile.r1_m.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2041 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [10] -> \lc4regfile.r1_m.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2042 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [11] -> \lc4regfile.r1_m.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2043 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [12] -> \lc4regfile.r1_m.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2044 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [13] -> \lc4regfile.r1_m.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2045 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [14] -> \lc4regfile.r1_m.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2046 to $_DFFE_PP_ for $techmap\lc4regfile.r1_m.$0\state[15:0] [15] -> \lc4regfile.r1_m.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2080 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [0] -> \lc4regfile.r0_m.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2081 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [1] -> \lc4regfile.r0_m.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2082 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [2] -> \lc4regfile.r0_m.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2083 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [3] -> \lc4regfile.r0_m.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2084 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [4] -> \lc4regfile.r0_m.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2085 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [5] -> \lc4regfile.r0_m.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2086 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [6] -> \lc4regfile.r0_m.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2087 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [7] -> \lc4regfile.r0_m.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2088 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [8] -> \lc4regfile.r0_m.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2089 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [9] -> \lc4regfile.r0_m.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2090 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [10] -> \lc4regfile.r0_m.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2091 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [11] -> \lc4regfile.r0_m.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2092 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [12] -> \lc4regfile.r0_m.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2093 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [13] -> \lc4regfile.r0_m.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2094 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [14] -> \lc4regfile.r0_m.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:373:simplemap_dff$2095 to $_DFFE_PP_ for $techmap\lc4regfile.r0_m.$0\state[15:0] [15] -> \lc4regfile.r0_m.state [15].

7.16. Executing TECHMAP pass (map to technology primitives).

7.16.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1605 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1606 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1607 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1608 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1609 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1610 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1611 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1612 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1613 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1614 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1615 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1616 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1617 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1618 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1619 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1620 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1666 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1667 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1668 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1692 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1693 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1694 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1695 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1696 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1697 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1698 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1699 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1700 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1701 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1702 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1703 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1704 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1705 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1706 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1707 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1744 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1745 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1746 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1747 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1748 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1749 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1750 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1751 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1752 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1753 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1754 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1755 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1756 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1757 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1758 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1759 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1793 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1794 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1795 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1796 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1797 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1798 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1799 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1800 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1801 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1802 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1803 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1804 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1805 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1806 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1807 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1808 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1863 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1864 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1865 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1866 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1867 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1868 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1869 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1870 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1871 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1872 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1873 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1874 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1875 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1876 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1877 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1878 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1912 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1913 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1914 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1915 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1916 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1917 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1918 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1919 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1920 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1921 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1922 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1923 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1924 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1925 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1926 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1927 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1982 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1983 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1984 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1985 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1986 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1987 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1988 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1989 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1990 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1991 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1992 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1993 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1994 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1995 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1996 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$1997 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2031 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2032 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2033 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2034 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2035 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2036 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2037 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2038 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2039 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2040 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2041 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2042 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2043 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2044 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2045 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2046 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2080 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2081 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2082 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2083 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2084 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2085 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2086 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2087 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2088 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2089 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2090 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2091 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2092 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2093 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2094 using \$_DFFE_PP_.
Mapping lc4_processor.$auto$simplemap.cc:373:simplemap_dff$2095 using \$_DFFE_PP_.
No more expansions possible.

7.17. Executing OPT_CONST pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8475' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8472 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8474' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8472 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8456' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8454 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8457' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8454 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8781' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8778 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8772' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8769 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8771' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8769 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8780' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8778 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8744' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8742 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8736' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8733 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8735' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8733 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8727' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8724 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8726' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8724 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8745' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8742 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8465' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8463 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8690' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8688 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8691' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8688 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8709' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8706 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8708' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8706 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8682' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8679 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8681' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8679 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8717' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8715 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8718' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8715 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8699' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8697 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8700' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8697 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8655' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8652 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8654' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8652 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8663' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8661 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8664' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8661 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8672' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8670 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8673' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8670 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8645' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8643 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8646' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8643 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8637' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8634 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8636' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8634 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8627' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8625 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8619' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8616 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8628' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8625 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8618' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8616 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8610' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8607 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8609' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8607 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8592' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8589 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8591' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8589 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8600' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8598 [0] = $techmap\lc4regfile.r1_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8601' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8598 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8574' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8571 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8573' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8571 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8582' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8580 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8583' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8580 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8564' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8562 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8565' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8562 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8555' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8553 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8556' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8553 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2096' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [0] = \lc4regfile.r0_m.in [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8502' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8499 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8501' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8499 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8510' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8508 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8511' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8508 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8519' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8517 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8520' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8517 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8528' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8526 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8483' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8481 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8529' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8526 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8484' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8481 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8537' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8535 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8492' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8490 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8538' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8535 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8493' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8490 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8546' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8544 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8547' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8544 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8466' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8463 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8799' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8796 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8798' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8796 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8871' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8868 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8870' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8868 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8862' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8859 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8861' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8859 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8853' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8850 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8852' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8850 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8762' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8760 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8754' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8751 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8753' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8751 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8808' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8805 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8807' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8805 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8763' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8760 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8844' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8841 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8843' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8841 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7602' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7599 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8790' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8787 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8835' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8832 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8834' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8832 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8789' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8787 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8826' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8823 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8825' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8823 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8817' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8816' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8814 [0] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8448' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8445 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8447' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8445 [0] = $techmap\lc4regfile.r2_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8439' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8436 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8438' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8436 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8430' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8427 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8429' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8427 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8421' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8418 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8420' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8418 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8412' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8409 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8411' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8409 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8403' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8400 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8402' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8400 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8394' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8391 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8393' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8391 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8385' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8382 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8384' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8382 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8376' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8373 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8375' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8373 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8367' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8364 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8366' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8364 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8358' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8355 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8357' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8355 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8349' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8346 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8348' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8346 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8331' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8328 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8330' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8328 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8340' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8337 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8339' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8337 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8322' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8319 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8321' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8319 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1621' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [0] = \pc_reg.in [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1622' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [1] = \pc_reg.in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1623' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [2] = \pc_reg.in [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1624' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [3] = \pc_reg.in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1625' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [4] = \pc_reg.in [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8313' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8310 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8312' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8310 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1626' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [5] = \pc_reg.in [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1627' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [6] = \pc_reg.in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1628' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [7] = \pc_reg.in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1629' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [8] = \pc_reg.in [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1630' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [9] = \pc_reg.in [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1631' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [10] = \pc_reg.in [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1632' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [11] = \pc_reg.in [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1633' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [12] = \pc_reg.in [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1634' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [13] = \pc_reg.in [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1635' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [14] = \pc_reg.in [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1636' (x??) in module `\lc4_processor' with constant driver `$techmap\pc_reg.$2\state[15:0] [15] = \pc_reg.in [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8304' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8301 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8303' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8301 [0] = $techmap\lc4regfile.r3_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8286' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8283 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8285' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8283 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8295' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8292 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8294' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8292 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8277' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8274 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8276' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8274 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1669' (x??) in module `\lc4_processor' with constant driver `$techmap\nzp_reg.$2\state[2:0] [0] = \nzp_calc_out [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1670' (x??) in module `\lc4_processor' with constant driver `$techmap\nzp_reg.$2\state[2:0] [1] = \nzp_calc_out [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1671' (x??) in module `\lc4_processor' with constant driver `$techmap\nzp_reg.$2\state[2:0] [2] = \lc4regfile.r0_m.in [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8268' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8265 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8267' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8265 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8259' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8256 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8258' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8256 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8250' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8247 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8249' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8247 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8241' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8238 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8240' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8238 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8232' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8229 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8231' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8229 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1708' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [0] = \lc4regfile.r0_m.in [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1709' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [1] = \lc4regfile.r0_m.in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1710' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [2] = \lc4regfile.r0_m.in [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1711' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [3] = \lc4regfile.r0_m.in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1712' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [4] = \lc4regfile.r0_m.in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1713' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [5] = \lc4regfile.r0_m.in [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8222' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8220 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8223' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8220 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1714' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [6] = \lc4regfile.r0_m.in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1715' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [7] = \lc4regfile.r0_m.in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1716' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [8] = \lc4regfile.r0_m.in [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1717' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [9] = \lc4regfile.r0_m.in [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1718' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [10] = \lc4regfile.r0_m.in [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1719' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [11] = \lc4regfile.r0_m.in [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1720' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [12] = \lc4regfile.r0_m.in [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1721' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [13] = \lc4regfile.r0_m.in [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1722' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [14] = \lc4regfile.r0_m.in [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1723' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r7_m.$2\state[15:0] [15] = \lc4regfile.r0_m.in [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8214' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8211 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8213' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8211 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8196' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8193 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8195' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8193 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8205' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8202 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8204' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8202 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8187' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8184 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8186' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8184 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1760' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [0] = \lc4regfile.r0_m.in [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1761' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [1] = \lc4regfile.r0_m.in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1762' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [2] = \lc4regfile.r0_m.in [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1763' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [3] = \lc4regfile.r0_m.in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1764' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [4] = \lc4regfile.r0_m.in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1765' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [5] = \lc4regfile.r0_m.in [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8178' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8175 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8177' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8175 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1766' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [6] = \lc4regfile.r0_m.in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1767' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [7] = \lc4regfile.r0_m.in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1768' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [8] = \lc4regfile.r0_m.in [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1769' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [9] = \lc4regfile.r0_m.in [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1770' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [10] = \lc4regfile.r0_m.in [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1771' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [11] = \lc4regfile.r0_m.in [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1772' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [12] = \lc4regfile.r0_m.in [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1773' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [13] = \lc4regfile.r0_m.in [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1774' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [14] = \lc4regfile.r0_m.in [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1775' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r6_m.$2\state[15:0] [15] = \lc4regfile.r0_m.in [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8169' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8166 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8168' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8166 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1809' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [0] = \lc4regfile.r0_m.in [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1810' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [1] = \lc4regfile.r0_m.in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1811' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [2] = \lc4regfile.r0_m.in [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8160' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8157 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8159' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8157 [0] = $techmap\lc4regfile.r4_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1812' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [3] = \lc4regfile.r0_m.in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1813' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [4] = \lc4regfile.r0_m.in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1814' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [5] = \lc4regfile.r0_m.in [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1815' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [6] = \lc4regfile.r0_m.in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1816' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [7] = \lc4regfile.r0_m.in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1817' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [8] = \lc4regfile.r0_m.in [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1818' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [9] = \lc4regfile.r0_m.in [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1819' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [10] = \lc4regfile.r0_m.in [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1820' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [11] = \lc4regfile.r0_m.in [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1821' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [12] = \lc4regfile.r0_m.in [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1822' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [13] = \lc4regfile.r0_m.in [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1823' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [14] = \lc4regfile.r0_m.in [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1824' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r5_m.$2\state[15:0] [15] = \lc4regfile.r0_m.in [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1879' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [0] = \lc4regfile.r0_m.in [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1880' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [1] = \lc4regfile.r0_m.in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1881' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [2] = \lc4regfile.r0_m.in [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1882' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [3] = \lc4regfile.r0_m.in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1883' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [4] = \lc4regfile.r0_m.in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1884' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [5] = \lc4regfile.r0_m.in [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1885' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [6] = \lc4regfile.r0_m.in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1886' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [7] = \lc4regfile.r0_m.in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1887' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [8] = \lc4regfile.r0_m.in [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1888' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [9] = \lc4regfile.r0_m.in [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1889' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [10] = \lc4regfile.r0_m.in [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1890' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [11] = \lc4regfile.r0_m.in [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1891' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [12] = \lc4regfile.r0_m.in [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1892' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [13] = \lc4regfile.r0_m.in [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1893' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [14] = \lc4regfile.r0_m.in [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1894' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r4_m.$2\state[15:0] [15] = \lc4regfile.r0_m.in [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8151' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8148 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8150' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8148 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8142' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8139 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8141' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8139 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1928' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [0] = \lc4regfile.r0_m.in [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1929' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [1] = \lc4regfile.r0_m.in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1930' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [2] = \lc4regfile.r0_m.in [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1931' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [3] = \lc4regfile.r0_m.in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1932' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [4] = \lc4regfile.r0_m.in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1933' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [5] = \lc4regfile.r0_m.in [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8133' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8130 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8132' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8130 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1934' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [6] = \lc4regfile.r0_m.in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1935' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [7] = \lc4regfile.r0_m.in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1936' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [8] = \lc4regfile.r0_m.in [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1937' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [9] = \lc4regfile.r0_m.in [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1938' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [10] = \lc4regfile.r0_m.in [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1939' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [11] = \lc4regfile.r0_m.in [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1940' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [12] = \lc4regfile.r0_m.in [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1941' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [13] = \lc4regfile.r0_m.in [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1942' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [14] = \lc4regfile.r0_m.in [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1943' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r3_m.$2\state[15:0] [15] = \lc4regfile.r0_m.in [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1998' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [0] = \lc4regfile.r0_m.in [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1999' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [1] = \lc4regfile.r0_m.in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2000' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [2] = \lc4regfile.r0_m.in [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2001' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [3] = \lc4regfile.r0_m.in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2002' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [4] = \lc4regfile.r0_m.in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2003' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [5] = \lc4regfile.r0_m.in [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2004' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [6] = \lc4regfile.r0_m.in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2005' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [7] = \lc4regfile.r0_m.in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2006' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [8] = \lc4regfile.r0_m.in [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2007' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [9] = \lc4regfile.r0_m.in [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2008' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [10] = \lc4regfile.r0_m.in [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2009' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [11] = \lc4regfile.r0_m.in [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2010' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [12] = \lc4regfile.r0_m.in [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2011' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [13] = \lc4regfile.r0_m.in [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2012' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [14] = \lc4regfile.r0_m.in [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2013' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r2_m.$2\state[15:0] [15] = \lc4regfile.r0_m.in [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8124' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8121 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8123' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8121 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2047' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [0] = \lc4regfile.r0_m.in [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2048' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [1] = \lc4regfile.r0_m.in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2049' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [2] = \lc4regfile.r0_m.in [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8115' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8112 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8114' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8112 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2050' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [3] = \lc4regfile.r0_m.in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2051' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [4] = \lc4regfile.r0_m.in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2052' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [5] = \lc4regfile.r0_m.in [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2053' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [6] = \lc4regfile.r0_m.in [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2054' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [7] = \lc4regfile.r0_m.in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2055' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [8] = \lc4regfile.r0_m.in [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2056' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [9] = \lc4regfile.r0_m.in [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2057' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [10] = \lc4regfile.r0_m.in [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2058' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [11] = \lc4regfile.r0_m.in [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2059' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [12] = \lc4regfile.r0_m.in [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2060' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [13] = \lc4regfile.r0_m.in [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2061' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [14] = \lc4regfile.r0_m.in [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2062' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r1_m.$2\state[15:0] [15] = \lc4regfile.r0_m.in [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8106' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8103 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8105' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8103 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8097' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8094 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8096' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8094 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2097' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [1] = \lc4regfile.r0_m.in [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2098' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [2] = \lc4regfile.r0_m.in [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2099' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [3] = \lc4regfile.r0_m.in [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2100' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [4] = \lc4regfile.r0_m.in [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2101' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [5] = \lc4regfile.r0_m.in [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2102' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [6] = \lc4regfile.r0_m.in [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8087' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8085 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8088' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8085 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2103' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [7] = \lc4regfile.r0_m.in [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2104' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [8] = \lc4regfile.r0_m.in [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2105' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [9] = \lc4regfile.r0_m.in [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2106' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [10] = \lc4regfile.r0_m.in [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2107' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [11] = \lc4regfile.r0_m.in [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2108' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [12] = \lc4regfile.r0_m.in [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2109' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [13] = \lc4regfile.r0_m.in [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2110' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [14] = \lc4regfile.r0_m.in [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2111' (x??) in module `\lc4_processor' with constant driver `$techmap\lc4regfile.r0_m.$2\state[15:0] [15] = \lc4regfile.r0_m.in [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8079' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8076 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8078' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8076 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8070' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8067 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8069' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8067 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8061' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8058 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8060' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8058 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8052' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8049 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8051' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8049 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8042' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8040 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8043' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8040 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8033' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8031 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8034' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8031 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8025' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8022 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8024' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8022 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8015' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8013 [0] = $techmap\lc4regfile.r5_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8016' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8013 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8006' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8004 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8007' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8004 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7998' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7995 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7997' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7995 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7989' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7986 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7988' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7986 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7980' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7977 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7979' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7977 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7971' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7968 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7970' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7968 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7962' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7959 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7961' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7959 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7953' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7950 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7952' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7950 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7944' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7941 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7943' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7941 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7935' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7932 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7934' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7932 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7926' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7923 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7925' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7923 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7917' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7914 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7916' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7914 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7908' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7905 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7907' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7905 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7899' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7896 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7898' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7896 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7890' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7887 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7889' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7887 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7881' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7878 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7880' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7878 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7872' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7869 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7871' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7869 [0] = $techmap\lc4regfile.r6_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7863' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7860 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7862' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7860 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7854' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7851 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7853' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7851 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7845' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7842 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7844' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7842 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7836' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7833 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7835' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7833 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7827' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7824 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7826' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7824 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7818' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7815 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7817' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7815 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7809' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7806 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7808' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7806 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7800' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7797 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7799' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7797 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7791' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7788 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7790' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7788 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7782' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7779 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7781' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7779 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7773' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7770 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7772' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7770 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7764' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7761 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7763' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7761 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7755' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7752 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7754' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7752 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7746' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7743 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7745' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7743 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7737' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7734 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7736' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7734 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7728' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7725 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7727' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7725 [0] = $techmap\lc4regfile.r7_m.$and$src/include/register.v:30$323_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7719' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7716 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7718' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7716 [0] = $techmap\nzp_reg.$and$src/include/register.v:30$303_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7710' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7707 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7709' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7707 [0] = $techmap\nzp_reg.$and$src/include/register.v:30$303_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7701' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7698 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7700' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7698 [0] = $techmap\nzp_reg.$and$src/include/register.v:30$303_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7692' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7689 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7691' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7689 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7683' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7680 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7682' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7680 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7674' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7671 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7673' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7671 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7665' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7662 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7664' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7662 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7656' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7653 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7655' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7653 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7647' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7644 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7646' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7644 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7638' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7635 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7637' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7635 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7629' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7626 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7628' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7626 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7620' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7617 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7619' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7617 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7611' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7608 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7610' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7608 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7583' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7581 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7565' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7563 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7601' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7599 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7593' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7590 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7592' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7590 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7584' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7581 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7566' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7563 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7574' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7572 [0] = \gwe'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7575' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7572 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7557' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7554 [1] = $techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7556' (?0) in module `\lc4_processor' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7554 [0] = \gwe'.

7.18. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.19. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in lc4_processor.

7.20. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in lc4_processor.
  Merging $auto$simplemap.cc:277:simplemap_mux$2079 (A=\lc4regfile.r0_m.in [15], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1589 (A=\pc_reg.in [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1590 (A=\pc_reg.in [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1591 (A=\pc_reg.in [2], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1592 (A=\pc_reg.in [3], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1608 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1593 (A=\pc_reg.in [4], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1609 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1594 (A=\pc_reg.in [5], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1595 (A=\pc_reg.in [6], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1596 (A=\pc_reg.in [7], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1597 (A=\pc_reg.in [8], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1598 (A=\pc_reg.in [9], B=1'1, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1599 (A=\pc_reg.in [10], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1600 (A=\pc_reg.in [11], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1601 (A=\pc_reg.in [12], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1602 (A=\pc_reg.in [13], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1603 (A=\pc_reg.in [14], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1604 (A=\pc_reg.in [15], B=1'1, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1663 (A=\nzp_calc_out [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1666 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1664 (A=\nzp_calc_out [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1667 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1665 (A=\lc4regfile.r0_m.in [15], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1676 (A=\lc4regfile.r0_m.in [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1677 (A=\lc4regfile.r0_m.in [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1693 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1678 (A=\lc4regfile.r0_m.in [2], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1694 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1679 (A=\lc4regfile.r0_m.in [3], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1680 (A=\lc4regfile.r0_m.in [4], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1696 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1681 (A=\lc4regfile.r0_m.in [5], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1697 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1682 (A=\lc4regfile.r0_m.in [6], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1683 (A=\lc4regfile.r0_m.in [7], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1699 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1684 (A=\lc4regfile.r0_m.in [8], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1700 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1685 (A=\lc4regfile.r0_m.in [9], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1701 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1686 (A=\lc4regfile.r0_m.in [10], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1702 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1687 (A=\lc4regfile.r0_m.in [11], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1703 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1688 (A=\lc4regfile.r0_m.in [12], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1704 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1689 (A=\lc4regfile.r0_m.in [13], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1705 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1690 (A=\lc4regfile.r0_m.in [14], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1706 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1691 (A=\lc4regfile.r0_m.in [15], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1707 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1728 (A=\lc4regfile.r0_m.in [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1729 (A=\lc4regfile.r0_m.in [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1730 (A=\lc4regfile.r0_m.in [2], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1731 (A=\lc4regfile.r0_m.in [3], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1732 (A=\lc4regfile.r0_m.in [4], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1733 (A=\lc4regfile.r0_m.in [5], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1734 (A=\lc4regfile.r0_m.in [6], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1735 (A=\lc4regfile.r0_m.in [7], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1736 (A=\lc4regfile.r0_m.in [8], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1737 (A=\lc4regfile.r0_m.in [9], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1738 (A=\lc4regfile.r0_m.in [10], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1739 (A=\lc4regfile.r0_m.in [11], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1740 (A=\lc4regfile.r0_m.in [12], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1741 (A=\lc4regfile.r0_m.in [13], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1742 (A=\lc4regfile.r0_m.in [14], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1743 (A=\lc4regfile.r0_m.in [15], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1777 (A=\lc4regfile.r0_m.in [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1778 (A=\lc4regfile.r0_m.in [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1779 (A=\lc4regfile.r0_m.in [2], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1780 (A=\lc4regfile.r0_m.in [3], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1781 (A=\lc4regfile.r0_m.in [4], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1782 (A=\lc4regfile.r0_m.in [5], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1783 (A=\lc4regfile.r0_m.in [6], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1784 (A=\lc4regfile.r0_m.in [7], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1785 (A=\lc4regfile.r0_m.in [8], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1786 (A=\lc4regfile.r0_m.in [9], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1787 (A=\lc4regfile.r0_m.in [10], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1788 (A=\lc4regfile.r0_m.in [11], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1789 (A=\lc4regfile.r0_m.in [12], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1790 (A=\lc4regfile.r0_m.in [13], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1791 (A=\lc4regfile.r0_m.in [14], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1792 (A=\lc4regfile.r0_m.in [15], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1847 (A=\lc4regfile.r0_m.in [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1848 (A=\lc4regfile.r0_m.in [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1849 (A=\lc4regfile.r0_m.in [2], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1850 (A=\lc4regfile.r0_m.in [3], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1851 (A=\lc4regfile.r0_m.in [4], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1852 (A=\lc4regfile.r0_m.in [5], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1853 (A=\lc4regfile.r0_m.in [6], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1854 (A=\lc4regfile.r0_m.in [7], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1855 (A=\lc4regfile.r0_m.in [8], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1856 (A=\lc4regfile.r0_m.in [9], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1857 (A=\lc4regfile.r0_m.in [10], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1873 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1858 (A=\lc4regfile.r0_m.in [11], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1874 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1859 (A=\lc4regfile.r0_m.in [12], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1860 (A=\lc4regfile.r0_m.in [13], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1876 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1861 (A=\lc4regfile.r0_m.in [14], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1877 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1862 (A=\lc4regfile.r0_m.in [15], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1896 (A=\lc4regfile.r0_m.in [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1897 (A=\lc4regfile.r0_m.in [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1913 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1898 (A=\lc4regfile.r0_m.in [2], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1914 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1899 (A=\lc4regfile.r0_m.in [3], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1915 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1900 (A=\lc4regfile.r0_m.in [4], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1916 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1901 (A=\lc4regfile.r0_m.in [5], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1902 (A=\lc4regfile.r0_m.in [6], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1918 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1903 (A=\lc4regfile.r0_m.in [7], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1919 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1904 (A=\lc4regfile.r0_m.in [8], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1905 (A=\lc4regfile.r0_m.in [9], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1921 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1906 (A=\lc4regfile.r0_m.in [10], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1922 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1907 (A=\lc4regfile.r0_m.in [11], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1908 (A=\lc4regfile.r0_m.in [12], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1909 (A=\lc4regfile.r0_m.in [13], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1910 (A=\lc4regfile.r0_m.in [14], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1926 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1911 (A=\lc4regfile.r0_m.in [15], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1966 (A=\lc4regfile.r0_m.in [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1967 (A=\lc4regfile.r0_m.in [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1968 (A=\lc4regfile.r0_m.in [2], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1969 (A=\lc4regfile.r0_m.in [3], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1970 (A=\lc4regfile.r0_m.in [4], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1971 (A=\lc4regfile.r0_m.in [5], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1972 (A=\lc4regfile.r0_m.in [6], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1973 (A=\lc4regfile.r0_m.in [7], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1974 (A=\lc4regfile.r0_m.in [8], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1975 (A=\lc4regfile.r0_m.in [9], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1976 (A=\lc4regfile.r0_m.in [10], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1977 (A=\lc4regfile.r0_m.in [11], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1978 (A=\lc4regfile.r0_m.in [12], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1979 (A=\lc4regfile.r0_m.in [13], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1980 (A=\lc4regfile.r0_m.in [14], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1981 (A=\lc4regfile.r0_m.in [15], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$1997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2015 (A=\lc4regfile.r0_m.in [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2016 (A=\lc4regfile.r0_m.in [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2017 (A=\lc4regfile.r0_m.in [2], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2018 (A=\lc4regfile.r0_m.in [3], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2019 (A=\lc4regfile.r0_m.in [4], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2020 (A=\lc4regfile.r0_m.in [5], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2021 (A=\lc4regfile.r0_m.in [6], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2022 (A=\lc4regfile.r0_m.in [7], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2023 (A=\lc4regfile.r0_m.in [8], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2024 (A=\lc4regfile.r0_m.in [9], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2025 (A=\lc4regfile.r0_m.in [10], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2026 (A=\lc4regfile.r0_m.in [11], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2027 (A=\lc4regfile.r0_m.in [12], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2028 (A=\lc4regfile.r0_m.in [13], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2029 (A=\lc4regfile.r0_m.in [14], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2030 (A=\lc4regfile.r0_m.in [15], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2046 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2064 (A=\lc4regfile.r0_m.in [0], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2065 (A=\lc4regfile.r0_m.in [1], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2066 (A=\lc4regfile.r0_m.in [2], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2067 (A=\lc4regfile.r0_m.in [3], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2068 (A=\lc4regfile.r0_m.in [4], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2069 (A=\lc4regfile.r0_m.in [5], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2070 (A=\lc4regfile.r0_m.in [6], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2071 (A=\lc4regfile.r0_m.in [7], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2072 (A=\lc4regfile.r0_m.in [8], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2088 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2073 (A=\lc4regfile.r0_m.in [9], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2089 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2074 (A=\lc4regfile.r0_m.in [10], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2075 (A=\lc4regfile.r0_m.in [11], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2076 (A=\lc4regfile.r0_m.in [12], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2077 (A=\lc4regfile.r0_m.in [13], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2093 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2078 (A=\lc4regfile.r0_m.in [14], B=1'0, S=$techmap\lc4regfile.r0_m.$and$src/include/register.v:28$322_Y) into $auto$simplemap.cc:373:simplemap_dff$2094 (SB_DFFE).

7.21. Executing ICE40_OPT pass (performing simple optimizations).

7.21.1. Running ICE40 specific optimizations.

7.21.2. Executing OPT_CONST pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1004' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2886' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1269' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3128' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3557' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3558' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3555' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3556' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3553' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3554' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3551' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3552' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3549' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3550' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3547' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3548' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3545' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3546' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3501' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3485' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$858' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2885' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1268' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3127' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3500' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3484' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$857' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2872' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2643' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1239' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1109' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1107' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1108' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2873' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1240' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2874' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1241' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1002' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2884' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1267' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3126' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3499' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3483' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$856' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1001' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2883' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1266' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3125' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3498' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3482' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$855' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1000' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2882' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1265' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3124' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3497' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3481' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$854' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$999' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2881' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1264' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3123' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3496' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3480' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$853' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2880' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1263' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3122' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3495' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3479' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$852' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$997' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2879' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3121' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3494' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3478' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$851' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3114' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3487' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3471' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3115' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3488' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3472' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3116' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3489' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3473' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2875' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1242' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3117' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3490' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3474' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2876' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3118' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3491' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3475' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2877' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3119' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3492' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3476' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2878' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3120' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3493' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3477' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2887' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3129' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3502' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3486' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1005' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$848' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$990' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$844' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$845' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$995' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$849' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$992' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$846' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$993' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$847' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$850' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$859' in module `lc4_processor' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1598' in module `lc4_processor' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1604' in module `lc4_processor' with or-gate.

7.21.3. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8649' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8641 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8649' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8604' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8596 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8604' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8478' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8470 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8478' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8838' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8830 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8838' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8775' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8767 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8775' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8469' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8461 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8469' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8874' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8866 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8874' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8784' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8776 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8784' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8460' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8452 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8460' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8613' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8605 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8613' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8739' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8731 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8739' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8451' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8443 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8451' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8631' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8623 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8631' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8568' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8560 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8568' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1691' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
    Redirecting output \Y: $techmap\lc4regfile.r7_m.$0\state[15:0] [15] = $techmap\nzp_reg.$0\state[2:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1691' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8541' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8533 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8541' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8793' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8785 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8793' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8379' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8371 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8379' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8694' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8686 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8694' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8856' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8848 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8856' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8370' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8362 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8370' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8361' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8353 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8361' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8523' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8515 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8523' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8703' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8695 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8703' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8352' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8344 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8352' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8829' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8821 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8829' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8514' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8506 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8514' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8343' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8335 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8343' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8811' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8803 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8811' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8712' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8704 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8712' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8334' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8326 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8334' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1728' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [0] = $techmap\lc4regfile.r7_m.$0\state[15:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1728' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1729' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [1] = $techmap\lc4regfile.r7_m.$0\state[15:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1729' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1730' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [2] = $techmap\lc4regfile.r7_m.$0\state[15:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1730' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1731' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [3] = $techmap\lc4regfile.r7_m.$0\state[15:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1731' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1732' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1680'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [4] = $techmap\lc4regfile.r7_m.$0\state[15:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1732' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1733' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1681'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [5] = $techmap\lc4regfile.r7_m.$0\state[15:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1733' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1734' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1682'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [6] = $techmap\lc4regfile.r7_m.$0\state[15:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1734' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1735' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1683'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [7] = $techmap\lc4regfile.r7_m.$0\state[15:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1735' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1736' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1684'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [8] = $techmap\lc4regfile.r7_m.$0\state[15:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1736' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1737' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1685'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [9] = $techmap\lc4regfile.r7_m.$0\state[15:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1737' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1738' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1686'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [10] = $techmap\lc4regfile.r7_m.$0\state[15:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1738' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1739' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1687'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [11] = $techmap\lc4regfile.r7_m.$0\state[15:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1739' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1740' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1688'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [12] = $techmap\lc4regfile.r7_m.$0\state[15:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1740' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1741' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1689'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [13] = $techmap\lc4regfile.r7_m.$0\state[15:0] [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1741' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1742' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1690'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [14] = $techmap\lc4regfile.r7_m.$0\state[15:0] [14]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1742' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1743' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
    Redirecting output \Y: $techmap\lc4regfile.r6_m.$0\state[15:0] [15] = $techmap\nzp_reg.$0\state[2:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1743' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8307' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8299 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8307' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8433' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8425 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8433' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8865' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8857 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8865' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8577' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8569 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8577' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8442' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8434 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8442' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8730' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8722 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8730' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8280' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8272 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8280' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8559' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8551 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8559' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8415' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8407 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8415' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8271' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8263 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8271' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8406' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8398 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8406' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8766' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8758 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8766' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8262' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8254 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8262' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8676' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8668 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8676' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8748' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8740 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8748' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1777' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [0] = $techmap\lc4regfile.r7_m.$0\state[15:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1777' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1778' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [1] = $techmap\lc4regfile.r7_m.$0\state[15:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1778' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1779' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [2] = $techmap\lc4regfile.r7_m.$0\state[15:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1779' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1780' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [3] = $techmap\lc4regfile.r7_m.$0\state[15:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1780' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1781' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1680'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [4] = $techmap\lc4regfile.r7_m.$0\state[15:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1781' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1782' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1681'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [5] = $techmap\lc4regfile.r7_m.$0\state[15:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1782' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1783' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1682'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [6] = $techmap\lc4regfile.r7_m.$0\state[15:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1783' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1784' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1683'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [7] = $techmap\lc4regfile.r7_m.$0\state[15:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1784' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1785' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1684'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [8] = $techmap\lc4regfile.r7_m.$0\state[15:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1785' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1786' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1685'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [9] = $techmap\lc4regfile.r7_m.$0\state[15:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1786' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1787' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1686'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [10] = $techmap\lc4regfile.r7_m.$0\state[15:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1787' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1788' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1687'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [11] = $techmap\lc4regfile.r7_m.$0\state[15:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1788' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1789' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1688'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [12] = $techmap\lc4regfile.r7_m.$0\state[15:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1789' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1790' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1689'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [13] = $techmap\lc4regfile.r7_m.$0\state[15:0] [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1790' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1791' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1690'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [14] = $techmap\lc4regfile.r7_m.$0\state[15:0] [14]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1791' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1792' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
    Redirecting output \Y: $techmap\lc4regfile.r5_m.$0\state[15:0] [15] = $techmap\nzp_reg.$0\state[2:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1792' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8397' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8389 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8397' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8244' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8236 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8244' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8388' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8380 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8388' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8802' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8794 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8802' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8532' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8524 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8532' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8226' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8218 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8226' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8595' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8587 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8595' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8505' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8497 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8505' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8217' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8209 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8217' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8316' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8308 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8316' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8487' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8479 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8487' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8208' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8200 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8208' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8667' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8659 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8667' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8325' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8424'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8317 = $auto$dff2dffe.cc:158:make_patterns_logic$8416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8325' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8199' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8191 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8199' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8622' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8614 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8622' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1847' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [0] = $techmap\lc4regfile.r7_m.$0\state[15:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1847' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1848' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [1] = $techmap\lc4regfile.r7_m.$0\state[15:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1848' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1849' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [2] = $techmap\lc4regfile.r7_m.$0\state[15:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1849' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1850' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [3] = $techmap\lc4regfile.r7_m.$0\state[15:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1850' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1851' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1680'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [4] = $techmap\lc4regfile.r7_m.$0\state[15:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1851' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1852' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1681'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [5] = $techmap\lc4regfile.r7_m.$0\state[15:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1852' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1853' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1682'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [6] = $techmap\lc4regfile.r7_m.$0\state[15:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1853' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1854' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1683'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [7] = $techmap\lc4regfile.r7_m.$0\state[15:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1854' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1855' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1684'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [8] = $techmap\lc4regfile.r7_m.$0\state[15:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1855' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1856' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1685'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [9] = $techmap\lc4regfile.r7_m.$0\state[15:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1856' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1857' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1686'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [10] = $techmap\lc4regfile.r7_m.$0\state[15:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1857' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1858' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1687'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [11] = $techmap\lc4regfile.r7_m.$0\state[15:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1858' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1859' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1688'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [12] = $techmap\lc4regfile.r7_m.$0\state[15:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1859' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1860' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1689'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [13] = $techmap\lc4regfile.r7_m.$0\state[15:0] [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1860' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1861' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1690'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [14] = $techmap\lc4regfile.r7_m.$0\state[15:0] [14]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1861' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1862' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
    Redirecting output \Y: $techmap\lc4regfile.r4_m.$0\state[15:0] [15] = $techmap\nzp_reg.$0\state[2:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1862' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8586' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8578 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8586' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8190' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8182 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8190' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8847' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8839 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8847' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8289' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8281 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8289' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8181' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8173 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8181' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8757' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8749 = $auto$dff2dffe.cc:158:make_patterns_logic$8812
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8757' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8253' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8245 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8253' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8172' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8164 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8172' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8235' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8227 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8235' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8550' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8496'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8542 = $auto$dff2dffe.cc:158:make_patterns_logic$8488
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8550' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8163' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8298'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8155 = $auto$dff2dffe.cc:158:make_patterns_logic$8290
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8163' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8154' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8146 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8154' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8136' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8128 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8136' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7830' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7822 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7830' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1896' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [0] = $techmap\lc4regfile.r7_m.$0\state[15:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1896' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1897' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [1] = $techmap\lc4regfile.r7_m.$0\state[15:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1897' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1898' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [2] = $techmap\lc4regfile.r7_m.$0\state[15:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1898' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1899' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [3] = $techmap\lc4regfile.r7_m.$0\state[15:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1899' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1900' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1680'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [4] = $techmap\lc4regfile.r7_m.$0\state[15:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1900' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1901' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1681'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [5] = $techmap\lc4regfile.r7_m.$0\state[15:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1901' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1902' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1682'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [6] = $techmap\lc4regfile.r7_m.$0\state[15:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1902' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1903' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1683'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [7] = $techmap\lc4regfile.r7_m.$0\state[15:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1903' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1904' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1684'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [8] = $techmap\lc4regfile.r7_m.$0\state[15:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1904' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1905' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1685'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [9] = $techmap\lc4regfile.r7_m.$0\state[15:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1905' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1906' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1686'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [10] = $techmap\lc4regfile.r7_m.$0\state[15:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1906' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1907' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1687'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [11] = $techmap\lc4regfile.r7_m.$0\state[15:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1907' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1908' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1688'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [12] = $techmap\lc4regfile.r7_m.$0\state[15:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1908' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1909' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1689'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [13] = $techmap\lc4regfile.r7_m.$0\state[15:0] [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1909' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1910' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1690'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [14] = $techmap\lc4regfile.r7_m.$0\state[15:0] [14]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1910' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1911' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
    Redirecting output \Y: $techmap\lc4regfile.r3_m.$0\state[15:0] [15] = $techmap\nzp_reg.$0\state[2:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1911' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8028' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8020 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8028' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8127' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8119 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8127' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7857' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7849 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7857' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7758' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7750 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7758' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8118' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8110 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8118' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8109' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8101 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8109' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7821' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7813 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7821' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8100' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8092 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8100' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7812' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7804 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7812' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7938' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7930 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7938' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8091' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8083 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8091' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7587' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7579 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7587' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7785' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7777 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7785' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8082' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8074 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8082' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1966' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [0] = $techmap\lc4regfile.r7_m.$0\state[15:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1966' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1967' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [1] = $techmap\lc4regfile.r7_m.$0\state[15:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1967' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1968' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [2] = $techmap\lc4regfile.r7_m.$0\state[15:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1968' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1969' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [3] = $techmap\lc4regfile.r7_m.$0\state[15:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1969' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1970' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1680'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [4] = $techmap\lc4regfile.r7_m.$0\state[15:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1970' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1971' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1681'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [5] = $techmap\lc4regfile.r7_m.$0\state[15:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1971' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1972' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1682'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [6] = $techmap\lc4regfile.r7_m.$0\state[15:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1972' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1973' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1683'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [7] = $techmap\lc4regfile.r7_m.$0\state[15:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1973' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1974' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1684'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [8] = $techmap\lc4regfile.r7_m.$0\state[15:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1974' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1975' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1685'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [9] = $techmap\lc4regfile.r7_m.$0\state[15:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1975' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1976' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1686'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [10] = $techmap\lc4regfile.r7_m.$0\state[15:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1976' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1977' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1687'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [11] = $techmap\lc4regfile.r7_m.$0\state[15:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1977' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1978' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1688'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [12] = $techmap\lc4regfile.r7_m.$0\state[15:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1978' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1979' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1689'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [13] = $techmap\lc4regfile.r7_m.$0\state[15:0] [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1979' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1980' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1690'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [14] = $techmap\lc4regfile.r7_m.$0\state[15:0] [14]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1980' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1981' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
    Redirecting output \Y: $techmap\lc4regfile.r2_m.$0\state[15:0] [15] = $techmap\nzp_reg.$0\state[2:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1981' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7902' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7894 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7902' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8073' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8065 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8073' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7893' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7885 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7893' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7569' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7561 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7569' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8064' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8056 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8064' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7776' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7768 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7776' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7695' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7687 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7695' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8055' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8047 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8055' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7884' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7876 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7884' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7767' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7759 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7767' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8046' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8038 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8046' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7650' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7642 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7650' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7875' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7867 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7875' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8037' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8029 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8037' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7614' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7606 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7614' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2015' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [0] = $techmap\lc4regfile.r7_m.$0\state[15:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2015' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2016' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [1] = $techmap\lc4regfile.r7_m.$0\state[15:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2016' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2017' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [2] = $techmap\lc4regfile.r7_m.$0\state[15:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2017' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2018' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [3] = $techmap\lc4regfile.r7_m.$0\state[15:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2018' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2019' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1680'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [4] = $techmap\lc4regfile.r7_m.$0\state[15:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2019' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2020' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1681'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [5] = $techmap\lc4regfile.r7_m.$0\state[15:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2020' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2021' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1682'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [6] = $techmap\lc4regfile.r7_m.$0\state[15:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2021' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2022' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1683'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [7] = $techmap\lc4regfile.r7_m.$0\state[15:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2022' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2023' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1684'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [8] = $techmap\lc4regfile.r7_m.$0\state[15:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2023' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2024' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1685'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [9] = $techmap\lc4regfile.r7_m.$0\state[15:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2024' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2025' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1686'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [10] = $techmap\lc4regfile.r7_m.$0\state[15:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2025' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2026' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1687'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [11] = $techmap\lc4regfile.r7_m.$0\state[15:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2026' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2027' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1688'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [12] = $techmap\lc4regfile.r7_m.$0\state[15:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2027' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2028' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1689'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [13] = $techmap\lc4regfile.r7_m.$0\state[15:0] [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2028' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2029' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1690'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [14] = $techmap\lc4regfile.r7_m.$0\state[15:0] [14]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2029' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2030' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
    Redirecting output \Y: $techmap\lc4regfile.r1_m.$0\state[15:0] [15] = $techmap\nzp_reg.$0\state[2:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2030' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7866' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7858 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7866' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8640' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8632 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8640' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8019' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8145'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8011 = $auto$dff2dffe.cc:158:make_patterns_logic$8137
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8019' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8010' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8002 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8010' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7686' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7678 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7686' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7749' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7741 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7749' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8001' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7993 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8001' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7605' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7597 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7605' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7848' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7840 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7848' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7992' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7984 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7992' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7839' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7831 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7839' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7677' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7669 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7677' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7983' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7975 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7983' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7740' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7732 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7740' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7632' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7624 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7632' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7974' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7966 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7974' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2064' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [0] = $techmap\lc4regfile.r7_m.$0\state[15:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2064' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2065' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [1] = $techmap\lc4regfile.r7_m.$0\state[15:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2065' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2066' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [2] = $techmap\lc4regfile.r7_m.$0\state[15:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2066' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2067' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [3] = $techmap\lc4regfile.r7_m.$0\state[15:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2067' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2068' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1680'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [4] = $techmap\lc4regfile.r7_m.$0\state[15:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2068' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2069' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1681'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [5] = $techmap\lc4regfile.r7_m.$0\state[15:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2069' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2070' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1682'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [6] = $techmap\lc4regfile.r7_m.$0\state[15:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2070' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2071' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1683'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [7] = $techmap\lc4regfile.r7_m.$0\state[15:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2071' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2072' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1684'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [8] = $techmap\lc4regfile.r7_m.$0\state[15:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2072' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2073' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1685'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [9] = $techmap\lc4regfile.r7_m.$0\state[15:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2073' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2074' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1686'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [10] = $techmap\lc4regfile.r7_m.$0\state[15:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2074' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2075' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1687'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [11] = $techmap\lc4regfile.r7_m.$0\state[15:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2075' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2076' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1688'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [12] = $techmap\lc4regfile.r7_m.$0\state[15:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2076' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2077' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1689'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [13] = $techmap\lc4regfile.r7_m.$0\state[15:0] [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2077' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2078' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1690'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [14] = $techmap\lc4regfile.r7_m.$0\state[15:0] [14]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2078' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2079' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
    Redirecting output \Y: $techmap\lc4regfile.r0_m.$0\state[15:0] [15] = $techmap\nzp_reg.$0\state[2:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2079' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8721' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8713 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8721' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7560' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7552 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7560' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7956' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7948 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7956' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7623' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7615 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7623' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7668' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7660 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7668' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7947' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7939 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7947' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7659' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7651 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7659' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7803' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7795 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7803' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7722' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7704'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7714 = $auto$dff2dffe.cc:158:make_patterns_logic$7696
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7722' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7929' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7921 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7929' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7578' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7570 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7578' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7713' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7704'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7705 = $auto$dff2dffe.cc:158:make_patterns_logic$7696
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7713' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7920' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7912 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7920' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7596' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7641'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7588 = $auto$dff2dffe.cc:158:make_patterns_logic$7633
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7596' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7794' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7731'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7786 = $auto$dff2dffe.cc:158:make_patterns_logic$7723
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7794' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7911' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7965'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7903 = $auto$dff2dffe.cc:158:make_patterns_logic$7957
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7911' from module `\lc4_processor'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8658' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8685'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8650 = $auto$dff2dffe.cc:158:make_patterns_logic$8677
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8658' from module `\lc4_processor'.
Removed a total of 250 cells.

7.21.4. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1589'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1590'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1591'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1592'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1593'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1594'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1595'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1596'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1597'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:277:simplemap_mux$1598'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1599'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1600'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1601'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1602'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1603'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:277:simplemap_mux$1604'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1663'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1664'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1680'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1681'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1682'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1683'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1684'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1685'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1686'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1687'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1688'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1689'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1690'.

7.21.6. Rerunning OPT passes. (Removed registers in this run.)

7.21.7. Running ICE40 specific optimizations.

7.21.8. Executing OPT_CONST pass (perform const folding).

7.21.9. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.21.10. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.21.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.21.12. Finished OPT passes. (There is nothing left to do.)

7.22. Executing ABC pass (technology mapping using ABC).

7.22.1. Extracting gate netlist of module `\lc4_processor' to `<abc-temp-dir>/input.blif'..
Extracted 2876 gates and 3460 wires to a netlist network with 582 inputs and 577 outputs.

7.22.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + scorr 
ABC: Error: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      387
ABC RESULTS:              AOI3 cells:      130
ABC RESULTS:              AOI4 cells:       47
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               MUX cells:      637
ABC RESULTS:              NAND cells:      125
ABC RESULTS:               NOR cells:      275
ABC RESULTS:               NOT cells:      583
ABC RESULTS:              OAI3 cells:      136
ABC RESULTS:              OAI4 cells:       27
ABC RESULTS:                OR cells:      302
ABC RESULTS:              XNOR cells:       22
ABC RESULTS:               XOR cells:      367
ABC RESULTS:        internal signals:     2301
ABC RESULTS:           input signals:      582
ABC RESULTS:          output signals:      577
Removing temp directory.

7.23. Executing ICE40_OPT pass (performing simple optimizations).

7.23.1. Running ICE40 specific optimizations.

7.23.2. Executing OPT_CONST pass (perform const folding).
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_shift
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_trap
Setting undriven signal in lc4_processor to undef: \lc4regfile.mux1.s [1:0]
Setting undriven signal in lc4_processor to undef: \lc4regfile.mux2.s [2:1]
Setting undriven signal in lc4_processor to undef: \lc4regfile.r0_decoder
Setting undriven signal in lc4_processor to undef: \lc4regfile.r1_decoder
Setting undriven signal in lc4_processor to undef: \lc4regfile.r2_decoder
Setting undriven signal in lc4_processor to undef: \lc4regfile.r3_decoder
Setting undriven signal in lc4_processor to undef: \lc4regfile.r7_decoder
Setting undriven signal in lc4_processor to undef: \lc4regfile.r4_decoder
Setting undriven signal in lc4_processor to undef: \lc4regfile.r5_decoder
Setting undriven signal in lc4_processor to undef: \lc4regfile.r6_decoder
Setting undriven signal in lc4_processor to undef: \lc4regfile.mux1.s [2]
Setting undriven signal in lc4_processor to undef: \lc4regfile.mux2.s [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s3 [8]
Setting undriven signal in lc4_processor to undef: \lc4regfile.r2_m.we
Setting undriven signal in lc4_processor to undef: \lc4regfile.r1_m.we
Setting undriven signal in lc4_processor to undef: \lc4regfile.r3_m.we
Setting undriven signal in lc4_processor to undef: \lc4regfile.r4_m.we
Setting undriven signal in lc4_processor to undef: \lc4regfile.r5_m.we
Setting undriven signal in lc4_processor to undef: \lc4regfile.r6_m.we
Setting undriven signal in lc4_processor to undef: \lc4regfile.r7_m.we
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s3 [14:9]
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_arith
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_compare
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_const
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_hiconst
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_jmp
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_jmpr
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_jsr
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_jsrr
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_logic
Setting undriven signal in lc4_processor to undef: \lc4decoder.is_rti
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [15:13]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_logical [12:0]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s1
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s2
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.srl [15:1]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift0.s3
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift0.s2
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift0.s1
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [1]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [1]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.sll [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_shift [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s1 [8]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s3 [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s3 [5]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [2]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [13]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [15]
Setting undriven signal in lc4_processor to undef: \branchlogic.is_branch
Setting undriven signal in lc4_processor to undef: \branchlogic.nzp [0]
Setting undriven signal in lc4_processor to undef: \branchlogic.nzp [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s3 [7]
Setting undriven signal in lc4_processor to undef: \control_mux_out [1]
Setting undriven signal in lc4_processor to undef: \control_mux_out [3]
Setting undriven signal in lc4_processor to undef: \control_mux_out [5]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [4]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [6]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [8]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [10]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [12]
Setting undriven signal in lc4_processor to undef: \control_mux_out [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter1.o_remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_quotient [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_quotient [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_quotient [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_quotient [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter11.o_remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter12.o_quotient [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter15.o_quotient [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [1]
Setting undriven signal in lc4_processor to undef: \control_mux_out [9]
Setting undriven signal in lc4_processor to undef: \control_mux_out [11]
Setting undriven signal in lc4_processor to undef: \control_mux_out [13]
Setting undriven signal in lc4_processor to undef: \control_mux_out [15]
Setting undriven signal in lc4_processor to undef: \is_load
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter2.o_remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter6.i_remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter7.i_remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter9.i_remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [1]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [1]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [1]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_cmp [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [1]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [1]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s1 [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s1 [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s1 [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_logical [15:13]
Setting undriven signal in lc4_processor to undef: \lc4regfile.r0_m.we
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [14]
Setting undriven signal in lc4_processor to undef: \control_mux_out [4]
Setting undriven signal in lc4_processor to undef: \control_mux_out [6]
Setting undriven signal in lc4_processor to undef: \branchlogic.is_control_insn
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [11]
Setting undriven signal in lc4_processor to undef: \control_mux_out [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter8.i_remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter4.t_remainder [15]
Setting undriven signal in lc4_processor to undef: \control_mux_out [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter11.t_remainder [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_quotient [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s3 [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s1 [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [12]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [1]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [3]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [14]
Setting undriven signal in lc4_processor to undef: \branch_out
Setting undriven signal in lc4_processor to undef: \branchlogic.nzp [1]
Setting undriven signal in lc4_processor to undef: \branchmux.pc_plus_one [1]
Setting undriven signal in lc4_processor to undef: \control_mux_out [0]
Setting undriven signal in lc4_processor to undef: \control_mux_out [2]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [5]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [7]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [9]
Setting undriven signal in lc4_processor to undef: \branchmux.alu_mux_out [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter10.i_quotient [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_quotient [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_quotient [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter11.o_quotient [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter14.o_remainder [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [2]
Setting undriven signal in lc4_processor to undef: \control_mux_out [10]
Setting undriven signal in lc4_processor to undef: \control_mux_out [12]
Setting undriven signal in lc4_processor to undef: \controlmux.is_control
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter5.t_remainder [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.div0.iter16_o_remainder [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [1]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.quotient [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.ari0.remainder [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [2]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [8]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.r2 [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.cmp0.ext2 [16]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_arith [15]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [0]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift1.s3 [14]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [1]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [6]
Setting undriven signal in lc4_processor to undef: \lc4alu.r_const [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [3]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s1 [10]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s1 [12]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s2 [13]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [5]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [7]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [9]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.out [11]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s3 [4]
Setting undriven signal in lc4_processor to undef: \lc4alu.shift0.shift2.s3 [6]
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11062' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11013' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10717' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10795' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10913' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10805' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10850' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10707' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10847' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10848' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10629' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10796' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10621' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10969' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9519' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10468' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9406' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10401' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9460' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10545' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10547' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9578' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10333' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10470' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9484' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9430' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9486' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9543' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10335' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9597' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$9354' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10404' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$10403' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11324' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11309' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11303' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11298' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11293' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11284' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11264' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11260' in module `lc4_processor'.
Optimizing away select inverter for $_MUX_ cell `$abc$9032$auto$blifparse.cc:266:parse_blif$11250' in module `lc4_processor'.

7.23.3. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.23.4. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.23.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..
  removing unused non-port wire \alu_out.
  removing unused non-port wire \branch_out.
  removing unused non-port wire \branchlogic.branch_out.
  removing unused non-port wire \branchlogic.is_branch.
  removing unused non-port wire \branchlogic.is_control_insn.
  removing unused non-port wire \branchlogic.nzp.
  removing unused non-port wire \branchmux.alu_mux_out.
  removing unused non-port wire \branchmux.branch_out.
  removing unused non-port wire \control_mux_out.
  removing unused non-port wire \controlmux.alu_out.
  removing unused non-port wire \controlmux.control_out.
  removing unused non-port wire \controlmux.is_control.
  removing unused non-port wire \is_branch.
  removing unused non-port wire \is_control_insn.
  removing unused non-port wire \is_load.
  removing unused non-port wire \lc4alu.ari0.div0.iter16.o_remainder.
  removing unused non-port wire \lc4alu.ari0.div0.iter16_o_remainder.
  removing unused non-port wire \lc4alu.ari0.div0.iter6.o_quotient.
  removing unused non-port wire \lc4alu.ari0.div0.iter6_o_quotient.
  removing unused non-port wire \lc4alu.ari0.div0.iter7.i_quotient.
  removing unused non-port wire \lc4alu.ari0.div0.o_quotient.
  removing unused non-port wire \lc4alu.ari0.div0.o_remainder.
  removing unused non-port wire \lc4alu.ari0.o_result.
  removing unused non-port wire \lc4alu.ari0.quotient.
  removing unused non-port wire \lc4alu.ari0.remainder.
  removing unused non-port wire \lc4alu.cmp0.ext2.
  removing unused non-port wire \lc4alu.cmp0.r2.
  removing unused non-port wire \lc4alu.const0.o_result.
  removing unused non-port wire \lc4alu.log0.o_result.
  removing unused non-port wire \lc4alu.o_result.
  removing unused non-port wire \lc4alu.r_arith.
  removing unused non-port wire \lc4alu.r_const.
  removing unused non-port wire \lc4alu.r_logical.
  removing unused non-port wire \lc4alu.r_shift.
  removing unused non-port wire \lc4alu.shift0.o_result.
  removing unused non-port wire \lc4alu.shift0.shift0.out.
  removing unused non-port wire \lc4alu.shift0.shift0.s1.
  removing unused non-port wire \lc4alu.shift0.shift0.s2.
  removing unused non-port wire \lc4alu.shift0.shift0.s3.
  removing unused non-port wire \lc4alu.shift0.shift0.shift1.
  removing unused non-port wire \lc4alu.shift0.shift0.shift2.
  removing unused non-port wire \lc4alu.shift0.shift0.shift4.
  removing unused non-port wire \lc4alu.shift0.shift1.out.
  removing unused non-port wire \lc4alu.shift0.shift1.s1.
  removing unused non-port wire \lc4alu.shift0.shift1.s2.
  removing unused non-port wire \lc4alu.shift0.shift1.s3.
  removing unused non-port wire \lc4alu.shift0.shift1.shift1.
  removing unused non-port wire \lc4alu.shift0.shift1.shift2.
  removing unused non-port wire \lc4alu.shift0.shift1.shift4.
  removing unused non-port wire \lc4alu.shift0.shift2.out.
  removing unused non-port wire \lc4alu.shift0.sll.
  removing unused non-port wire \lc4alu.shift0.sra.
  removing unused non-port wire \lc4alu.shift0.srl.
  removing unused non-port wire \lc4decoder.is_arith.
  removing unused non-port wire \lc4decoder.is_branch.
  removing unused non-port wire \lc4decoder.is_compare.
  removing unused non-port wire \lc4decoder.is_const.
  removing unused non-port wire \lc4decoder.is_control_insn.
  removing unused non-port wire \lc4decoder.is_hiconst.
  removing unused non-port wire \lc4decoder.is_jmp.
  removing unused non-port wire \lc4decoder.is_jmpr.
  removing unused non-port wire \lc4decoder.is_jsr.
  removing unused non-port wire \lc4decoder.is_jsrr.
  removing unused non-port wire \lc4decoder.is_ldr.
  removing unused non-port wire \lc4decoder.is_load.
  removing unused non-port wire \lc4decoder.is_logic.
  removing unused non-port wire \lc4decoder.is_rti.
  removing unused non-port wire \lc4decoder.is_shift.
  removing unused non-port wire \lc4decoder.is_trap.
  removing unused non-port wire \lc4decoder.r1sel.
  removing unused non-port wire \lc4decoder.r2sel.
  removing unused non-port wire \lc4decoder.select_pc_plus_one.
  removing unused non-port wire \lc4regfile.decoder_m.r0_decoder.
  removing unused non-port wire \lc4regfile.decoder_m.r1_decoder.
  removing unused non-port wire \lc4regfile.decoder_m.r2_decoder.
  removing unused non-port wire \lc4regfile.decoder_m.r3_decoder.
  removing unused non-port wire \lc4regfile.decoder_m.r4_decoder.
  removing unused non-port wire \lc4regfile.decoder_m.r5_decoder.
  removing unused non-port wire \lc4regfile.decoder_m.r6_decoder.
  removing unused non-port wire \lc4regfile.decoder_m.r7_decoder.
  removing unused non-port wire \lc4regfile.mux1.s.
  removing unused non-port wire \lc4regfile.mux2.s.
  removing unused non-port wire \lc4regfile.r0_decoder.
  removing unused non-port wire \lc4regfile.r0_m.we.
  removing unused non-port wire \lc4regfile.r1_decoder.
  removing unused non-port wire \lc4regfile.r1_m.we.
  removing unused non-port wire \lc4regfile.r1sel.
  removing unused non-port wire \lc4regfile.r2_decoder.
  removing unused non-port wire \lc4regfile.r2_m.we.
  removing unused non-port wire \lc4regfile.r2sel.
  removing unused non-port wire \lc4regfile.r3_decoder.
  removing unused non-port wire \lc4regfile.r3_m.we.
  removing unused non-port wire \lc4regfile.r4_decoder.
  removing unused non-port wire \lc4regfile.r4_m.we.
  removing unused non-port wire \lc4regfile.r5_decoder.
  removing unused non-port wire \lc4regfile.r5_m.we.
  removing unused non-port wire \lc4regfile.r6_decoder.
  removing unused non-port wire \lc4regfile.r6_m.we.
  removing unused non-port wire \lc4regfile.r7_decoder.
  removing unused non-port wire \lc4regfile.r7_m.we.
  removing unused non-port wire \r1sel.
  removing unused non-port wire \r2sel.
  removing unused non-port wire \reginputmux.control_mux_out.
  removing unused non-port wire \reginputmux.is_load.
  removing unused non-port wire \select_pc_plus_one.
  removed 105 unused temporary wires.

7.23.6. Rerunning OPT passes. (Removed registers in this run.)

7.23.7. Running ICE40 specific optimizations.

7.23.8. Executing OPT_CONST pass (perform const folding).

7.23.9. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\lc4_processor'.
Removed a total of 0 cells.

7.23.10. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

7.23.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lc4_processor..

7.23.12. Finished OPT passes. (There is nothing left to do.)

7.24. Executing ABC pass (technology mapping using ABC).

7.24.1. Extracting gate netlist of module `\lc4_processor' to `<abc-temp-dir>/input.blif'..
Extracted 3038 gates and 3620 wires to a netlist network with 582 inputs and 576 outputs.

7.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + scorr 
ABC: Error: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.24.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1911
ABC RESULTS:        internal signals:     2462
ABC RESULTS:           input signals:      582
ABC RESULTS:          output signals:      576
Removing temp directory.
Removed 0 unused cells and 3620 unused wires.

7.25. Executing TECHMAP pass (map to technology primitives).

7.25.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/aasif/.platformio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101111111111011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101111111111011'.

7.25.3. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12104 using $paramod\$lut\WIDTH=4\LUT=16'1101111111111011.

7.25.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000100000000'.

7.25.5. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12105 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.

7.25.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000001101010101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000001101010101'.

7.25.7. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12107 using $paramod\$lut\WIDTH=4\LUT=16'0000001101010101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12103 using $paramod\$lut\WIDTH=4\LUT=16'0000001101010101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12106 using $paramod\$lut\WIDTH=4\LUT=16'0000001101010101.

7.25.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00000010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00000010'.

7.25.9. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12102 using $paramod\$lut\WIDTH=3\LUT=8'00000010.

7.25.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00110101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00110101'.

7.25.11. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12101 using $paramod\$lut\WIDTH=3\LUT=8'00110101.

7.25.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00000100'.

7.25.13. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12108 using $paramod\$lut\WIDTH=3\LUT=8'00000100.

7.25.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01011100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01011100'.

7.25.15. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12100 using $paramod\$lut\WIDTH=3\LUT=8'01011100.

7.25.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00001000'.

7.25.17. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12109 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12099 using $paramod\$lut\WIDTH=3\LUT=8'01011100.

7.25.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010000'.

7.25.19. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12110 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12098 using $paramod\$lut\WIDTH=3\LUT=8'01011100.

7.25.20. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00100000'.

7.25.21. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12111 using $paramod\$lut\WIDTH=3\LUT=8'00100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12097 using $paramod\$lut\WIDTH=3\LUT=8'01011100.

7.25.22. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01000000'.

7.25.23. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12112 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12096 using $paramod\$lut\WIDTH=3\LUT=8'01011100.

7.25.24. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000010000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000010000000'.

7.25.25. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12120 using $paramod\$lut\WIDTH=4\LUT=16'0000000010000000.

7.25.26. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01010011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01010011'.

7.25.27. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12119 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12121 using $paramod\$lut\WIDTH=3\LUT=8'01010011.

7.25.28. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10101100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10101100'.

7.25.29. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12122 using $paramod\$lut\WIDTH=3\LUT=8'10101100.

7.25.30. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000000000000'.

7.25.31. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12161 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.

7.25.32. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10000000'.

7.25.33. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12118 using $paramod\$lut\WIDTH=3\LUT=8'10000000.

7.25.34. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000100000'.

7.25.35. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12162 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.

7.25.36. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011111100100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011111100100000'.

7.25.37. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12163 using $paramod\$lut\WIDTH=4\LUT=16'1011111100100000.

7.25.38. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011110100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011110100'.

7.25.39. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12160 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.

7.25.40. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00000001'.

7.25.41. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12127 using $paramod\$lut\WIDTH=3\LUT=8'00000001.

7.25.42. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1000'.

7.25.43. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12164 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.44. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101010100000011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101010100000011'.

7.25.45. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12159 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12128 using $paramod\$lut\WIDTH=3\LUT=8'00000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12129 using $paramod\$lut\WIDTH=3\LUT=8'00000010.

7.25.46. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000001011100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000001011100'.

7.25.47. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12158 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12113 using $paramod\$lut\WIDTH=3\LUT=8'10000000.

7.25.48. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10100011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10100011'.

7.25.49. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12095 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12123 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12124 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12125 using $paramod\$lut\WIDTH=4\LUT=16'1011111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12117 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12126 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12116 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12115 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.

7.25.50. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0010'.

7.25.51. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12130 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12131 using $paramod\$lut\WIDTH=3\LUT=8'00001000.

7.25.52. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101000000011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101000000011'.

7.25.53. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12114 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.

7.25.54. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0110'.

7.25.55. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12094 using $paramod\$lut\WIDTH=2\LUT=4'0110.

7.25.56. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000001000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000001000000'.

7.25.57. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12140 using $paramod\$lut\WIDTH=4\LUT=16'0000000001000000.

7.25.58. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000101010101010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000101010101010'.

7.25.59. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12141 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.

7.25.60. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101111100111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101111100111111'.

7.25.61. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12142 using $paramod\$lut\WIDTH=4\LUT=16'1101111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12139 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12143 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12138 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.

7.25.62. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000010101100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000010101100'.

7.25.63. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12137 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12144 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12136 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12194 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12192 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12193 using $paramod\$lut\WIDTH=4\LUT=16'1101111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12191 using $paramod\$lut\WIDTH=4\LUT=16'0000000001000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12190 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12189 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12188 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12195 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12187 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12149 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12151 using $paramod\$lut\WIDTH=4\LUT=16'1011111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12150 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12148 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12152 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12147 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12146 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12153 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12145 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12772 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12200 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12201 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12202 using $paramod\$lut\WIDTH=4\LUT=16'1011111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12199 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12203 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12198 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12197 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12204 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12196 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12222 using $paramod\$lut\WIDTH=4\LUT=16'0000000001000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12223 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12224 using $paramod\$lut\WIDTH=4\LUT=16'1101111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12221 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12225 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12220 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12219 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12226 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12218 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12256 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12257 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12258 using $paramod\$lut\WIDTH=4\LUT=16'1011111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12255 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12259 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12254 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12253 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12260 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12252 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12286 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12287 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12288 using $paramod\$lut\WIDTH=4\LUT=16'1011111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12285 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12289 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12284 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12283 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12290 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12282 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.

7.25.64. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000010000'.

7.25.65. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12771 using $paramod\$lut\WIDTH=4\LUT=16'0000000000010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12244 using $paramod\$lut\WIDTH=4\LUT=16'0000000001000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12245 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12246 using $paramod\$lut\WIDTH=4\LUT=16'1101111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12243 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12247 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12242 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12241 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12248 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12240 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12298 using $paramod\$lut\WIDTH=4\LUT=16'0000000001000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12299 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12300 using $paramod\$lut\WIDTH=4\LUT=16'1101111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12297 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12301 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12296 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12295 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12302 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12294 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12165 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12157 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12235 using $paramod\$lut\WIDTH=4\LUT=16'0000000001000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12236 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12237 using $paramod\$lut\WIDTH=4\LUT=16'1101111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12234 using $paramod\$lut\WIDTH=4\LUT=16'0000000011110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12238 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12233 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12232 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12239 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12231 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12770 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12212 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

7.25.66. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010000000000000'.

7.25.67. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12213 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12214 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12211 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12210 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12215 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.68. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00000111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00000111'.

7.25.69. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12216 using $paramod\$lut\WIDTH=3\LUT=8'00000111.

7.25.70. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101010101000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101010101000'.

7.25.71. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12209 using $paramod\$lut\WIDTH=4\LUT=16'1010101010101000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12217 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.72. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101010111111100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101010111111100'.

7.25.73. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12208 using $paramod\$lut\WIDTH=4\LUT=16'0101010111111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12265 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12266 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12264 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12263 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12267 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12268 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12262 using $paramod\$lut\WIDTH=4\LUT=16'1010101010101000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12269 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12261 using $paramod\$lut\WIDTH=4\LUT=16'0101010111111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12277 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12278 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12276 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12275 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12279 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12280 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12274 using $paramod\$lut\WIDTH=4\LUT=16'1010101010101000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12281 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12273 using $paramod\$lut\WIDTH=4\LUT=16'0101010111111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12307 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12308 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12306 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12305 using $paramod\$lut\WIDTH=4\LUT=16'0000000001011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12309 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12310 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12304 using $paramod\$lut\WIDTH=4\LUT=16'1010101010101000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12311 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12303 using $paramod\$lut\WIDTH=4\LUT=16'0101010111111100.

7.25.74. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000000000000000'.

7.25.75. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12769 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12768 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

7.25.76. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0100'.

7.25.77. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12787 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12789 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

7.25.78. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000001000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000001000000000'.

7.25.79. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12181 using $paramod\$lut\WIDTH=4\LUT=16'0000001000000000.

7.25.80. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010100010101010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010100010101010'.

7.25.81. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12182 using $paramod\$lut\WIDTH=4\LUT=16'1010100010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12180 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.

7.25.82. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000010100011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000010100011'.

7.25.83. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12179 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12183 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12184 using $paramod\$lut\WIDTH=3\LUT=8'00000111.

7.25.84. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101100000000'.

7.25.85. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12178 using $paramod\$lut\WIDTH=4\LUT=16'1010101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12185 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12177 using $paramod\$lut\WIDTH=4\LUT=16'0101010111111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12249 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12250 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.86. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001001001001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001001001001000'.

7.25.87. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12230 using $paramod\$lut\WIDTH=4\LUT=16'0001001001001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12270 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12271 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.88. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010000110000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010000110000100'.

7.25.89. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12251 using $paramod\$lut\WIDTH=4\LUT=16'0010000110000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12291 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12292 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.90. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100100000010010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100100000010010'.

7.25.91. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12272 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.

7.25.92. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0111'.

7.25.93. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12312 using $paramod\$lut\WIDTH=2\LUT=4'0111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12313 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12293 using $paramod\$lut\WIDTH=4\LUT=16'0010000110000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12229 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12227 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12228 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12207 using $paramod\$lut\WIDTH=4\LUT=16'0001001001001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12173 using $paramod\$lut\WIDTH=3\LUT=8'00000111.

7.25.94. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00001011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00001011'.

7.25.95. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12174 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12175 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12170 using $paramod\$lut\WIDTH=4\LUT=16'0000001000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12171 using $paramod\$lut\WIDTH=4\LUT=16'1010100010101010.

7.25.96. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111001011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111001011111111'.

7.25.97. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12172 using $paramod\$lut\WIDTH=4\LUT=16'1111001011111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12169 using $paramod\$lut\WIDTH=4\LUT=16'1010101010101000.

7.25.98. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101110100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101110100000000'.

7.25.99. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12168 using $paramod\$lut\WIDTH=4\LUT=16'0101110100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12176 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12167 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12166 using $paramod\$lut\WIDTH=3\LUT=8'10101100.

7.25.100. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000100110010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000100110010000'.

7.25.101. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12156 using $paramod\$lut\WIDTH=4\LUT=16'0000100110010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12154 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12155 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12135 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12205 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12206 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12186 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12134 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

7.25.102. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01110000'.

7.25.103. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12133 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

7.25.104. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010001101011100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010001101011100'.

7.25.105. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12132 using $paramod\$lut\WIDTH=4\LUT=16'1010001101011100.

7.25.106. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010110001010011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010110001010011'.

7.25.107. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12314 using $paramod\$lut\WIDTH=4\LUT=16'1010110001010011.

7.25.108. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010010111000011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010010111000011'.

7.25.109. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12315 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12093 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.

7.25.110. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101001110101100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101001110101100'.

7.25.111. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12317 using $paramod\$lut\WIDTH=4\LUT=16'0101001110101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12318 using $paramod\$lut\WIDTH=4\LUT=16'1010110001010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12319 using $paramod\$lut\WIDTH=4\LUT=16'0101001110101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12320 using $paramod\$lut\WIDTH=4\LUT=16'0101001110101100.

7.25.112. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000000000000'.

7.25.113. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12316 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12322 using $paramod\$lut\WIDTH=4\LUT=16'0101001110101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12323 using $paramod\$lut\WIDTH=4\LUT=16'1010110001010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12324 using $paramod\$lut\WIDTH=4\LUT=16'0101001110101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12325 using $paramod\$lut\WIDTH=4\LUT=16'1010110001010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12321 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12327 using $paramod\$lut\WIDTH=4\LUT=16'0101001110101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12328 using $paramod\$lut\WIDTH=4\LUT=16'0101001110101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12329 using $paramod\$lut\WIDTH=4\LUT=16'0101001110101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12330 using $paramod\$lut\WIDTH=4\LUT=16'0101001110101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12326 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12092 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

7.25.114. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110111100100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110111100100000'.

7.25.115. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12091 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12337 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12336 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12335 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12334 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12333 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12332 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12331 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12090 using $paramod\$lut\WIDTH=4\LUT=16'0010000110000100.

7.25.116. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00111010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00111010'.

7.25.117. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12340 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12339 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.

7.25.118. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11001010'.

7.25.119. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12342 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12341 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.

7.25.120. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010100000010100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010100000010100'.

7.25.121. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12338 using $paramod\$lut\WIDTH=4\LUT=16'0010100000010100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12345 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12344 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12347 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12346 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12343 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12350 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12349 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12352 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12351 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.

7.25.122. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001010000101000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001010000101000'.

7.25.123. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12348 using $paramod\$lut\WIDTH=4\LUT=16'0001010000101000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12089 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12355 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12356 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12354 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12358 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12357 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12360 using $paramod\$lut\WIDTH=3\LUT=8'11001010.

7.25.124. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101101000111100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101101000111100'.

7.25.125. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12359 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12362 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12361 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12353 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12365 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12364 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12367 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12366 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12369 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12368 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12371 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12370 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12363 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.

7.25.126. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010101010101010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010101010101010'.

7.25.127. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12088 using $paramod\$lut\WIDTH=4\LUT=16'0010101010101010.

7.25.128. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101101011000011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101101011000011'.

7.25.129. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12087 using $paramod\$lut\WIDTH=4\LUT=16'0101101011000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12372 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12373 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12381 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12380 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12379 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12378 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12377 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12376 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12375 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12374 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12086 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12383 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12384 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12385 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12386 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12382 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12389 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12388 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12391 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12390 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12393 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12392 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12394 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12387 using $paramod\$lut\WIDTH=4\LUT=16'0000001000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12397 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12396 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12399 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12398 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12401 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12400 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12403 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12402 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12395 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12085 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12084 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12410 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12409 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12408 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12407 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12406 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12405 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12404 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12083 using $paramod\$lut\WIDTH=4\LUT=16'0010000110000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12413 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12412 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12415 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12414 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12411 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12420 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12419 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12418 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12417 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12416 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12425 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12424 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12423 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12422 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12421 using $paramod\$lut\WIDTH=4\LUT=16'0001010000101000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12082 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12444 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12428 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12443 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12442 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12441 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12440 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12439 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12438 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12437 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12436 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12435 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12434 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12431 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12430 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12429 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12427 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12433 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12432 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12426 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12081 using $paramod\$lut\WIDTH=4\LUT=16'0010101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12080 using $paramod\$lut\WIDTH=4\LUT=16'0101101011000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12454 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12453 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12452 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12451 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12450 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12449 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12448 using $paramod\$lut\WIDTH=3\LUT=8'01010011.

7.25.130. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1001'.

7.25.131. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12447 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12445 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12446 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12079 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12459 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12457 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12458 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12456 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12455 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12465 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12462 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12461 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12464 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12463 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12467 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12466 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12460 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12474 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12473 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12470 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12469 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12476 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12475 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12472 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12471 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12468 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12078 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12501 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.132. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111000001110111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111000001110111'.

7.25.133. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13145 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12786 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13144 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

7.25.134. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0001'.

7.25.135. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12785 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12784 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13146 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12788 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.136. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000001110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000001110000'.

7.25.137. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13143 using $paramod\$lut\WIDTH=4\LUT=16'0000000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12782 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12781 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12780 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13142 using $paramod\$lut\WIDTH=3\LUT=8'10100011.

7.25.138. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000010000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000010000000000'.

7.25.139. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12774 using $paramod\$lut\WIDTH=4\LUT=16'0000010000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12773 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12792 using $paramod\$lut\WIDTH=3\LUT=8'00000010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13141 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.

7.25.140. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101111100010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101111100010000'.

7.25.141. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12077 using $paramod\$lut\WIDTH=4\LUT=16'1101111100010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12483 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12482 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12481 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12480 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12479 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12478 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12477 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12076 using $paramod\$lut\WIDTH=4\LUT=16'0010000110000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12498 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12497 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12496 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12495 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12494 using $paramod\$lut\WIDTH=4\LUT=16'0001010000101000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12493 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12492 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12491 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12490 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12489 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12488 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12487 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12486 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12485 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12484 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12075 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12511 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12510 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12517 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12516 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12513 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12512 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12515 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12514 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12509 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12506 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12505 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12504 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12503 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12508 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12507 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12502 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12500 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12499 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12074 using $paramod\$lut\WIDTH=4\LUT=16'0010101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12557 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12556 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12553 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12552 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12559 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12558 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12555 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12554 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12551 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12550 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12549 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12548 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12545 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12544 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12547 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12546 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12543 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12527 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12526 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12525 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12524 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12523 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12522 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12521 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12537 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12535 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12534 using $paramod\$lut\WIDTH=4\LUT=16'0101101011000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12536 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12533 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12541 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12542 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12539 using $paramod\$lut\WIDTH=4\LUT=16'0101101000111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12540 using $paramod\$lut\WIDTH=4\LUT=16'1010010111000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12538 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12532 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12560 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12562 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.

7.25.142. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011010111001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011010111001010'.

7.25.143. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12627 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12563 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12565 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12626 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12569 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12571 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.

7.25.144. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100101000110101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100101000110101'.

7.25.145. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12625 using $paramod\$lut\WIDTH=4\LUT=16'1100101000110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12566 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12568 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12624 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12623 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12529 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12531 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12622 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12578 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12580 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12621 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12572 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12574 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12620 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12575 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12577 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12619 using $paramod\$lut\WIDTH=4\LUT=16'1100101000110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12618 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12595 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12594 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12593 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12592 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12591 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12590 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12589 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12602 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12601 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12600 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12599 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12598 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12597 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12596 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12603 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12612 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12607 using $paramod\$lut\WIDTH=4\LUT=16'1101111100010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12606 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12528 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12605 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12611 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.

7.25.146. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000000001000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000000001000000'.

7.25.147. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12610 using $paramod\$lut\WIDTH=4\LUT=16'1000000001000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12518 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12584 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12617 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12519 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12588 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12616 using $paramod\$lut\WIDTH=4\LUT=16'1100101000110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12520 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12586 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12614 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12073 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12582 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12615 using $paramod\$lut\WIDTH=4\LUT=16'1100101000110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12613 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12609 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12576 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12631 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12530 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12608 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12658 using $paramod\$lut\WIDTH=4\LUT=16'0010000110000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12570 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12628 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12561 using $paramod\$lut\WIDTH=3\LUT=8'10101100.

7.25.148. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000011011111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000011011111'.

7.25.149. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12661 using $paramod\$lut\WIDTH=4\LUT=16'0001000011011111.

7.25.150. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000110000010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000110000010'.

7.25.151. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12660 using $paramod\$lut\WIDTH=4\LUT=16'0100000110000010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12573 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12630 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12567 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12629 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12659 using $paramod\$lut\WIDTH=4\LUT=16'0010100000010100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12579 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12632 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12581 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12633 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12657 using $paramod\$lut\WIDTH=4\LUT=16'0001001001001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12656 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12585 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12636 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12604 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12637 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12654 using $paramod\$lut\WIDTH=4\LUT=16'0010100000010100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12646 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12645 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12644 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12643 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12642 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12641 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12640 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12647 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12652 using $paramod\$lut\WIDTH=4\LUT=16'0010000110000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12587 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12634 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12583 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12635 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12655 using $paramod\$lut\WIDTH=4\LUT=16'0001001001001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12638 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12639 using $paramod\$lut\WIDTH=4\LUT=16'1101111100010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12653 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12651 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

7.25.152. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111000000000000'.

7.25.153. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12682 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.

7.25.154. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101010100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101010100000000'.

7.25.155. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12681 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.

7.25.156. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101011111100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101011111100'.

7.25.157. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12680 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12761 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12678 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12677 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12676 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12759 using $paramod\$lut\WIDTH=4\LUT=16'1100101000110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12689 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12690 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12688 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12760 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12685 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12686 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12684 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12758 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12757 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12720 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12719 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12718 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12717 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12716 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12715 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12714 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12721 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12713 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12712 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12711 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12710 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12709 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12708 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12707 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12751 using $paramod\$lut\WIDTH=4\LUT=16'0100100000010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12728 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12727 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12726 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12725 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12724 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12723 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12722 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12729 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12730 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12750 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12734 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12733 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

7.25.158. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000110000000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000110000000101'.

7.25.159. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12732 using $paramod\$lut\WIDTH=4\LUT=16'0000110000000101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12731 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.

7.25.160. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000000100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000000100000'.

7.25.161. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12749 using $paramod\$lut\WIDTH=4\LUT=16'0001000000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12673 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12674 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12672 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12765 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.

7.25.162. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000011100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000011100000000'.

7.25.163. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12664 using $paramod\$lut\WIDTH=4\LUT=16'0000011100000000.

7.25.164. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011010101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011010101'.

7.25.165. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12665 using $paramod\$lut\WIDTH=4\LUT=16'0000000011010101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12666 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12763 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12662 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12650 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12649 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12766 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12670 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12669 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12668 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12764 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12762 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12701 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12702 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12700 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12755 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12705 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12706 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12704 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12753 using $paramod\$lut\WIDTH=4\LUT=16'1100101000110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12697 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12698 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12696 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12756 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12693 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12694 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12692 using $paramod\$lut\WIDTH=4\LUT=16'1010101011111100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12754 using $paramod\$lut\WIDTH=4\LUT=16'0011010111001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12752 using $paramod\$lut\WIDTH=4\LUT=16'0000010000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12748 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12683 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13135 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

7.25.166. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00001101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00001101'.

7.25.167. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13134 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12767 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.168. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10110000'.

7.25.169. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13140 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13139 using $paramod\$lut\WIDTH=4\LUT=16'1010101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12793 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13138 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.

7.25.170. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000001010011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000001010011'.

7.25.171. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13089 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010011.

7.25.172. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001010111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001010111111111'.

7.25.173. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13153 using $paramod\$lut\WIDTH=4\LUT=16'0001010111111111.

7.25.174. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011101100001011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011101100001011'.

7.25.175. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13152 using $paramod\$lut\WIDTH=4\LUT=16'1011101100001011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12807 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12806 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13154 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13151 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12742 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12741 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12740 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12739 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12738 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12737 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12736 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13123 using $paramod\$lut\WIDTH=3\LUT=8'01011100.

7.25.176. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000100001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000100001111'.

7.25.177. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13122 using $paramod\$lut\WIDTH=4\LUT=16'0001000100001111.

7.25.178. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111101010011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111101010011'.

7.25.179. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13034 using $paramod\$lut\WIDTH=4\LUT=16'1111111101010011.

7.25.180. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101000011000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101000011000000'.

7.25.181. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13121 using $paramod\$lut\WIDTH=4\LUT=16'0101000011000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13150 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13119 using $paramod\$lut\WIDTH=4\LUT=16'1111111101010011.

7.25.182. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011000101'.

7.25.183. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13038 using $paramod\$lut\WIDTH=4\LUT=16'0000000011000101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12868 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.184. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010111100111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010111100111111'.

7.25.185. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13118 using $paramod\$lut\WIDTH=4\LUT=16'1010111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13117 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12801 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13037 using $paramod\$lut\WIDTH=2\LUT=4'0001.

7.25.186. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101000000110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101000000110000'.

7.25.187. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13116 using $paramod\$lut\WIDTH=4\LUT=16'0101000000110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13115 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13086 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13157 using $paramod\$lut\WIDTH=3\LUT=8'01011100.

7.25.188. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010001000001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010001000001111'.

7.25.189. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13156 using $paramod\$lut\WIDTH=4\LUT=16'0010001000001111.

7.25.190. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010000011000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010000011000000'.

7.25.191. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13155 using $paramod\$lut\WIDTH=4\LUT=16'1010000011000000.

7.25.192. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101000001100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101000001100'.

7.25.193. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13149 using $paramod\$lut\WIDTH=4\LUT=16'1010101000001100.

7.25.194. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100010111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100010111111111'.

7.25.195. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12827 using $paramod\$lut\WIDTH=4\LUT=16'1100010111111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12833 using $paramod\$lut\WIDTH=4\LUT=16'0000001000000000.

7.25.196. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000100'.

7.25.197. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12831 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12830 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13130 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12953 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13163 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

7.25.198. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11100000'.

7.25.199. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13162 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12824 using $paramod\$lut\WIDTH=4\LUT=16'0000000000100000.

7.25.200. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01010111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01010111'.

7.25.201. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13161 using $paramod\$lut\WIDTH=3\LUT=8'01010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13160 using $paramod\$lut\WIDTH=3\LUT=8'01011100.

7.25.202. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111101011100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111101011100'.

7.25.203. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13159 using $paramod\$lut\WIDTH=4\LUT=16'1111111101011100.

7.25.204. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101011100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101011100000000'.

7.25.205. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13158 using $paramod\$lut\WIDTH=4\LUT=16'0101011100000000.

7.25.206. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011010000'.

7.25.207. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13148 using $paramod\$lut\WIDTH=4\LUT=16'0000000011010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12828 using $paramod\$lut\WIDTH=4\LUT=16'0010000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13147 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

7.25.208. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111111111101111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111111111101111'.

7.25.209. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12840 using $paramod\$lut\WIDTH=4\LUT=16'0111111111101111.

7.25.210. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000010111110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000010111110'.

7.25.211. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12836 using $paramod\$lut\WIDTH=4\LUT=16'0000000010111110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12835 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.212. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110000000000000'.

7.25.213. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13137 using $paramod\$lut\WIDTH=4\LUT=16'1110000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12838 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13164 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13136 using $paramod\$lut\WIDTH=4\LUT=16'1010101000000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13133 using $paramod\$lut\WIDTH=2\LUT=4'0001.

7.25.214. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00001110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00001110'.

7.25.215. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13132 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13131 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.216. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111011101110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111011101110000'.

7.25.217. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13129 using $paramod\$lut\WIDTH=4\LUT=16'0111011101110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13128 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13127 using $paramod\$lut\WIDTH=2\LUT=4'0001.

7.25.218. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000001100001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000001100001010'.

7.25.219. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13126 using $paramod\$lut\WIDTH=4\LUT=16'0000001100001010.

7.25.220. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111001000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111001000000000'.

7.25.221. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13125 using $paramod\$lut\WIDTH=4\LUT=16'1111001000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13124 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

7.25.222. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000110101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000110101'.

7.25.223. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12988 using $paramod\$lut\WIDTH=4\LUT=16'0000000000110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13088 using $paramod\$lut\WIDTH=3\LUT=8'01010011.

7.25.224. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101100110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101100110000'.

7.25.225. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13087 using $paramod\$lut\WIDTH=4\LUT=16'0000101100110000.

7.25.226. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000001010111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000001010111'.

7.25.227. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13120 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12993 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.

7.25.228. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100000010100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100000010100000'.

7.25.229. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13085 using $paramod\$lut\WIDTH=4\LUT=16'1100000010100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13114 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13113 using $paramod\$lut\WIDTH=4\LUT=16'1010101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13112 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13111 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13110 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13109 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13108 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13107 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13106 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12695 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13101 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13100 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13105 using $paramod\$lut\WIDTH=4\LUT=16'1010101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13104 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13103 using $paramod\$lut\WIDTH=3\LUT=8'11100000.

7.25.230. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111100101010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111100101010'.

7.25.231. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13102 using $paramod\$lut\WIDTH=4\LUT=16'1111111100101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13099 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13098 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13097 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12834 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12832 using $paramod\$lut\WIDTH=2\LUT=4'0001.

7.25.232. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101110111011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101110111011'.

7.25.233. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13096 using $paramod\$lut\WIDTH=4\LUT=16'0000101110111011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12826 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.234. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011100000'.

7.25.235. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13095 using $paramod\$lut\WIDTH=4\LUT=16'0000000011100000.

7.25.236. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111001111011111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111001111011111'.

7.25.237. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13094 using $paramod\$lut\WIDTH=4\LUT=16'1111001111011111.

7.25.238. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011000011010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011000011010000'.

7.25.239. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13093 using $paramod\$lut\WIDTH=4\LUT=16'0011000011010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13092 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13091 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.240. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101010001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101010001010'.

7.25.241. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13090 using $paramod\$lut\WIDTH=4\LUT=16'1010101010001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12814 using $paramod\$lut\WIDTH=3\LUT=8'00001110.

7.25.242. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101110111110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101110111110000'.

7.25.243. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12943 using $paramod\$lut\WIDTH=4\LUT=16'1101110111110000.

7.25.244. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101111111001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101111111001111'.

7.25.245. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13039 using $paramod\$lut\WIDTH=4\LUT=16'0101111111001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12942 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

7.25.246. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010111111001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010111111001111'.

7.25.247. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13036 using $paramod\$lut\WIDTH=4\LUT=16'1010111111001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13084 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12946 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.

7.25.248. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100000001010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100000001010000'.

7.25.249. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13033 using $paramod\$lut\WIDTH=4\LUT=16'1100000001010000.

7.25.250. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000111110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000111110000'.

7.25.251. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13083 using $paramod\$lut\WIDTH=4\LUT=16'0001000111110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13082 using $paramod\$lut\WIDTH=4\LUT=16'0000000011010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13081 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12976 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12975 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.252. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001011101110111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001011101110111'.

7.25.253. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13019 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13068 using $paramod\$lut\WIDTH=3\LUT=8'00000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13067 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13066 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.254. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000011101111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000011101111000'.

7.25.255. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13065 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13027 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13026 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.256. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111000101110111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111000101110111'.

7.25.257. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13064 using $paramod\$lut\WIDTH=4\LUT=16'0111000101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13063 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13062 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13061 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.

7.25.258. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01101001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01101001'.

7.25.259. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13060 using $paramod\$lut\WIDTH=3\LUT=8'01101001.

7.25.260. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100101110110100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100101110110100'.

7.25.261. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13025 using $paramod\$lut\WIDTH=4\LUT=16'0100101110110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12980 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12979 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13024 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13023 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12910 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13022 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.

7.25.262. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01001101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01001101'.

7.25.263. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13059 using $paramod\$lut\WIDTH=3\LUT=8'01001101.

7.25.264. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101011000110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101011000110'.

7.25.265. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13058 using $paramod\$lut\WIDTH=4\LUT=16'0000101011000110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13057 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13056 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13055 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13021 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12978 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12935 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12872 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12977 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12974 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13020 using $paramod\$lut\WIDTH=3\LUT=8'01001101.

7.25.266. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00101101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00101101'.

7.25.267. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13018 using $paramod\$lut\WIDTH=3\LUT=8'00101101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13054 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13053 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13017 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12981 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12973 using $paramod\$lut\WIDTH=3\LUT=8'01101001.

7.25.268. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000110010100110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000110010100110'.

7.25.269. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12936 using $paramod\$lut\WIDTH=4\LUT=16'0000110010100110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12934 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12895 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12894 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12933 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.

7.25.270. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00101011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00101011'.

7.25.271. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12972 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13016 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13052 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13051 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13015 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12971 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12932 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12893 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12855 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12821 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12892 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.

7.25.272. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011101100101011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011101100101011'.

7.25.273. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12931 using $paramod\$lut\WIDTH=4\LUT=16'1011101100101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12970 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13014 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13050 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13049 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12969 using $paramod\$lut\WIDTH=2\LUT=4'0110.

7.25.274. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101001000101101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101001000101101'.

7.25.275. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12891 using $paramod\$lut\WIDTH=4\LUT=16'1101001000101101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12854 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12735 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12853 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12890 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12930 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.276. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10000010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10000010'.

7.25.277. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12968 using $paramod\$lut\WIDTH=3\LUT=8'10000010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13013 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.278. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00101000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00101000'.

7.25.279. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13048 using $paramod\$lut\WIDTH=3\LUT=8'00101000.

7.25.280. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01100000'.

7.25.281. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13080 using $paramod\$lut\WIDTH=3\LUT=8'01100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13079 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13078 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13077 using $paramod\$lut\WIDTH=4\LUT=16'0000000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13076 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13075 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13074 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12691 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13069 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13073 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13072 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.

7.25.282. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010001010101010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010001010101010'.

7.25.283. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13071 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.

7.25.284. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1110'.

7.25.285. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13070 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13047 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13046 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13045 using $paramod\$lut\WIDTH=4\LUT=16'0000101110111011.

7.25.286. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000010110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000010110000'.

7.25.287. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13044 using $paramod\$lut\WIDTH=4\LUT=16'0000000010110000.

7.25.288. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011111111111101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011111111111101'.

7.25.289. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13043 using $paramod\$lut\WIDTH=4\LUT=16'0011111111111101.

7.25.290. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100000001110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100000001110000'.

7.25.291. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13042 using $paramod\$lut\WIDTH=4\LUT=16'1100000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13041 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13040 using $paramod\$lut\WIDTH=4\LUT=16'0000000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12992 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12991 using $paramod\$lut\WIDTH=4\LUT=16'1100000010100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13035 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12804 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12906 using $paramod\$lut\WIDTH=4\LUT=16'0001000100001111.

7.25.292. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101111100111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101111100111111'.

7.25.293. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12989 using $paramod\$lut\WIDTH=4\LUT=16'0101111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12905 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12987 using $paramod\$lut\WIDTH=4\LUT=16'0001000111110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12986 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13032 using $paramod\$lut\WIDTH=3\LUT=8'00000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13031 using $paramod\$lut\WIDTH=4\LUT=16'0101000000110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13030 using $paramod\$lut\WIDTH=4\LUT=16'0000000011010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13029 using $paramod\$lut\WIDTH=3\LUT=8'10110000.

7.25.294. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000011101110111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000011101110111'.

7.25.295. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13028 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.

7.25.296. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1001011000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1001011000000000'.

7.25.297. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13012 using $paramod\$lut\WIDTH=4\LUT=16'1001011000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13011 using $paramod\$lut\WIDTH=4\LUT=16'0000011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13010 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13009 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13008 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12699 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13007 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13006 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13005 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13004 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13003 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13002 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13001 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13000 using $paramod\$lut\WIDTH=4\LUT=16'0000101110111011.

7.25.298. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

7.25.299. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13983 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13982 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13496 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13981 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13980 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13979 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13978 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13977 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13976 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13975 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13974 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13973 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13972 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13971 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13970 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13969 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12999 using $paramod\$lut\WIDTH=4\LUT=16'0000000010110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12998 using $paramod\$lut\WIDTH=4\LUT=16'0011111111111101.

7.25.300. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111000011000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111000011000000'.

7.25.301. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12997 using $paramod\$lut\WIDTH=4\LUT=16'0111000011000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12996 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12995 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12994 using $paramod\$lut\WIDTH=4\LUT=16'1010101010001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12811 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12866 using $paramod\$lut\WIDTH=4\LUT=16'0001000100001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12944 using $paramod\$lut\WIDTH=4\LUT=16'1010111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12865 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12941 using $paramod\$lut\WIDTH=4\LUT=16'0101000000110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12940 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12990 using $paramod\$lut\WIDTH=4\LUT=16'1010101010001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12805 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12945 using $paramod\$lut\WIDTH=4\LUT=16'1100000010100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12985 using $paramod\$lut\WIDTH=4\LUT=16'0000010000000000.

7.25.302. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000110100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000110100000000'.

7.25.303. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12984 using $paramod\$lut\WIDTH=4\LUT=16'0000110100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12983 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12982 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

7.25.304. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101011100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101011100000000'.

7.25.305. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12967 using $paramod\$lut\WIDTH=4\LUT=16'1101011100000000.

7.25.306. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111010100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111010100000000'.

7.25.307. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12966 using $paramod\$lut\WIDTH=4\LUT=16'0111010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12965 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12964 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12963 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12703 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12958 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12957 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12962 using $paramod\$lut\WIDTH=4\LUT=16'1010101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12961 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12960 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12959 using $paramod\$lut\WIDTH=4\LUT=16'1111111100101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12956 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12955 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12954 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12952 using $paramod\$lut\WIDTH=4\LUT=16'0000101110111011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12951 using $paramod\$lut\WIDTH=4\LUT=16'0000000011100000.

7.25.308. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000110000100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000110000100000'.

7.25.309. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12950 using $paramod\$lut\WIDTH=4\LUT=16'0000110000100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12949 using $paramod\$lut\WIDTH=4\LUT=16'0011000011010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12948 using $paramod\$lut\WIDTH=2\LUT=4'0001.

7.25.310. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000111'.

7.25.311. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12947 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000111.

7.25.312. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011111101011111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011111101011111'.

7.25.313. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12902 using $paramod\$lut\WIDTH=4\LUT=16'0011111101011111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12901 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12939 using $paramod\$lut\WIDTH=4\LUT=16'1000101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12800 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12799 using $paramod\$lut\WIDTH=4\LUT=16'0001000100001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12907 using $paramod\$lut\WIDTH=4\LUT=16'0101111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12798 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12904 using $paramod\$lut\WIDTH=4\LUT=16'0101000000110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12903 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.314. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111110100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111110100000000'.

7.25.315. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12938 using $paramod\$lut\WIDTH=4\LUT=16'1111110100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12937 using $paramod\$lut\WIDTH=4\LUT=16'0000000011010000.

7.25.316. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0110100100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0110100100000000'.

7.25.317. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12929 using $paramod\$lut\WIDTH=4\LUT=16'0110100100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12928 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12927 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12926 using $paramod\$lut\WIDTH=4\LUT=16'0000000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12925 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12924 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12923 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12918 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12917 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12922 using $paramod\$lut\WIDTH=4\LUT=16'1010101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12921 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12920 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12919 using $paramod\$lut\WIDTH=4\LUT=16'1111111100101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12916 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12915 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12914 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12913 using $paramod\$lut\WIDTH=4\LUT=16'1011101100001011.

7.25.318. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011111111101111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011111111101111'.

7.25.319. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12912 using $paramod\$lut\WIDTH=4\LUT=16'0011111111101111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12911 using $paramod\$lut\WIDTH=4\LUT=16'1100000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12909 using $paramod\$lut\WIDTH=4\LUT=16'0000000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12908 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13968 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13967 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13966 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13965 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13964 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13963 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13962 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13961 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13960 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13959 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13958 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13957 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13956 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13955 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13954 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13953 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13952 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13951 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13950 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13949 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13948 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13947 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13946 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13945 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13944 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13943 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13942 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13941 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13940 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13939 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13938 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13937 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12815 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12813 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12867 using $paramod\$lut\WIDTH=4\LUT=16'1010000011000000.

7.25.320. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011000010100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011000010100000'.

7.25.321. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12864 using $paramod\$lut\WIDTH=4\LUT=16'0011000010100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12863 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12900 using $paramod\$lut\WIDTH=4\LUT=16'1010101010001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12862 using $paramod\$lut\WIDTH=4\LUT=16'0101111100111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12861 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.322. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101111100000000'.

7.25.323. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12899 using $paramod\$lut\WIDTH=4\LUT=16'1101111100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12898 using $paramod\$lut\WIDTH=4\LUT=16'0000000000010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12897 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12896 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12889 using $paramod\$lut\WIDTH=3\LUT=8'01100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12888 using $paramod\$lut\WIDTH=4\LUT=16'0000011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13936 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13935 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13934 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13933 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13932 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13931 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13930 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13929 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13928 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13927 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13926 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13925 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13924 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13923 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13922 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13921 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13920 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13919 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13918 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13917 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13916 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13915 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13914 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13913 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13912 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13911 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13910 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13909 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13908 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13907 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13906 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13905 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13904 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13903 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13902 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13901 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13900 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13899 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13898 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13897 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13896 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13895 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13894 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13893 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13892 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13891 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13890 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13889 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13888 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13887 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13886 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13885 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13884 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13883 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13882 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13881 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13880 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13879 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13878 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13877 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13876 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12887 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13875 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13874 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13873 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13872 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13871 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13870 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13869 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13868 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13867 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13866 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13865 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13864 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13863 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13862 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12886 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12885 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12687 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13861 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13860 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13859 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13858 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12679 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13857 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13856 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12675 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13855 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13854 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12671 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13853 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13852 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12667 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13851 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13850 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12880 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12879 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12884 using $paramod\$lut\WIDTH=4\LUT=16'1010101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12883 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12648 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13849 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13848 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13847 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13846 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13845 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13844 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13843 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13842 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13841 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13840 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13839 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13838 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12882 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12881 using $paramod\$lut\WIDTH=4\LUT=16'1111111100101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13837 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13836 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13835 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13834 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13833 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13832 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13831 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13830 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13829 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13828 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13827 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12878 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13826 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13825 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13824 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13823 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13822 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13821 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13820 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13819 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13818 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13817 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12877 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12876 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12875 using $paramod\$lut\WIDTH=3\LUT=8'00001101.

7.25.324. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111011100001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111011100001111'.

7.25.325. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12874 using $paramod\$lut\WIDTH=4\LUT=16'0111011100001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13816 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13815 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13814 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13813 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13812 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13811 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13810 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13809 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13808 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12873 using $paramod\$lut\WIDTH=4\LUT=16'0111000011000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12871 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12870 using $paramod\$lut\WIDTH=4\LUT=16'1010101010001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13807 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13806 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13805 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13804 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13803 using $paramod\$lut\WIDTH=1\LUT=2'01.

7.25.326. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1101'.

7.25.327. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13787 using $paramod\$lut\WIDTH=2\LUT=4'1101.

7.25.328. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101010100101100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101010100101100'.

7.25.329. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13463 using $paramod\$lut\WIDTH=4\LUT=16'1101010100101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13799 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13790 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13788 using $paramod\$lut\WIDTH=2\LUT=4'1101.

7.25.330. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101010111010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101010111010'.

7.25.331. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13802 using $paramod\$lut\WIDTH=4\LUT=16'1010101010111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13789 using $paramod\$lut\WIDTH=2\LUT=4'1101.

7.25.332. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011101010101010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011101010101010'.

7.25.333. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13801 using $paramod\$lut\WIDTH=4\LUT=16'1011101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13800 using $paramod\$lut\WIDTH=4\LUT=16'1011101010101010.

7.25.334. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101100000000'.

7.25.335. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12869 using $paramod\$lut\WIDTH=4\LUT=16'0000101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13794 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.336. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11101010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11101010'.

7.25.337. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13798 using $paramod\$lut\WIDTH=3\LUT=8'11101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13793 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13797 using $paramod\$lut\WIDTH=4\LUT=16'1010101010111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13796 using $paramod\$lut\WIDTH=4\LUT=16'1011101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13795 using $paramod\$lut\WIDTH=4\LUT=16'1011101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13792 using $paramod\$lut\WIDTH=3\LUT=8'11101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13462 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13791 using $paramod\$lut\WIDTH=3\LUT=8'11100000.

7.25.338. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111110001011111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111110001011111'.

7.25.339. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12797 using $paramod\$lut\WIDTH=4\LUT=16'1111110001011111.

7.25.340. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000111101000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000111101000100'.

7.25.341. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12803 using $paramod\$lut\WIDTH=4\LUT=16'0000111101000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12802 using $paramod\$lut\WIDTH=2\LUT=4'0001.

7.25.342. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000011101110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000011101110'.

7.25.343. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12796 using $paramod\$lut\WIDTH=4\LUT=16'1111000011101110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12860 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12817 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12816 using $paramod\$lut\WIDTH=3\LUT=8'00001000.

7.25.344. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010001011110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010001011110000'.

7.25.345. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12859 using $paramod\$lut\WIDTH=4\LUT=16'0010001011110000.

7.25.346. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11010000'.

7.25.347. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12858 using $paramod\$lut\WIDTH=3\LUT=8'11010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12857 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12856 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13581 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13668 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13617 using $paramod\$lut\WIDTH=4\LUT=16'0000110010100110.

7.25.348. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01111000'.

7.25.349. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13663 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13662 using $paramod\$lut\WIDTH=4\LUT=16'0000110010100110.

7.25.350. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000001000'.

7.25.351. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13661 using $paramod\$lut\WIDTH=4\LUT=16'0000000000001000.

7.25.352. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000001111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000001111111'.

7.25.353. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13660 using $paramod\$lut\WIDTH=4\LUT=16'0000000001111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13659 using $paramod\$lut\WIDTH=4\LUT=16'1011101100101011.

7.25.354. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100011000001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100011000001010'.

7.25.355. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13619 using $paramod\$lut\WIDTH=4\LUT=16'1100011000001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13578 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13577 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.356. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001111011100001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001111011100001'.

7.25.357. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13618 using $paramod\$lut\WIDTH=4\LUT=16'0001111011100001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13616 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13615 using $paramod\$lut\WIDTH=4\LUT=16'0000000001111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13658 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13626 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13648 using $paramod\$lut\WIDTH=4\LUT=16'0001111011100001.

7.25.358. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000001101010110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000001101010110'.

7.25.359. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13647 using $paramod\$lut\WIDTH=4\LUT=16'0000001101010110.

7.25.360. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000001'.

7.25.361. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13646 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13645 using $paramod\$lut\WIDTH=4\LUT=16'0000000001111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13644 using $paramod\$lut\WIDTH=2\LUT=4'0001.

7.25.362. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101000111001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101000111001'.

7.25.363. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13643 using $paramod\$lut\WIDTH=4\LUT=16'0000101000111001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13642 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13641 using $paramod\$lut\WIDTH=3\LUT=8'00000111.

7.25.364. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10001110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10001110'.

7.25.365. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13657 using $paramod\$lut\WIDTH=3\LUT=8'10001110.

7.25.366. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10110010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10110010'.

7.25.367. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13667 using $paramod\$lut\WIDTH=3\LUT=8'10110010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13666 using $paramod\$lut\WIDTH=2\LUT=4'1001.

7.25.368. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111011101110001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111011101110001'.

7.25.369. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13625 using $paramod\$lut\WIDTH=4\LUT=16'0111011101110001.

7.25.370. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000010111001001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000010111001001'.

7.25.371. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13563 using $paramod\$lut\WIDTH=4\LUT=16'0000010111001001.

7.25.372. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11010010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11010010'.

7.25.373. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13624 using $paramod\$lut\WIDTH=3\LUT=8'11010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13623 using $paramod\$lut\WIDTH=4\LUT=16'0000001101010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13622 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

7.25.374. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011011111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011011111'.

7.25.375. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13621 using $paramod\$lut\WIDTH=4\LUT=16'0000000011011111.

7.25.376. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10010110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10010110'.

7.25.377. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13636 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13573 using $paramod\$lut\WIDTH=4\LUT=16'0000001101010110.

7.25.378. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10110100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10110100'.

7.25.379. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13609 using $paramod\$lut\WIDTH=3\LUT=8'10110100.

7.25.380. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1001101000110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1001101000110000'.

7.25.381. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13586 using $paramod\$lut\WIDTH=4\LUT=16'1001101000110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13608 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13607 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13587 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13606 using $paramod\$lut\WIDTH=4\LUT=16'0111000101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13635 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13634 using $paramod\$lut\WIDTH=3\LUT=8'10110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13633 using $paramod\$lut\WIDTH=4\LUT=16'0100101110110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13632 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13631 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13630 using $paramod\$lut\WIDTH=4\LUT=16'0111000101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13629 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13628 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13582 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.382. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010110111010010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010110111010010'.

7.25.383. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13580 using $paramod\$lut\WIDTH=4\LUT=16'0010110111010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13570 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13569 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13579 using $paramod\$lut\WIDTH=4\LUT=16'0010110111010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13576 using $paramod\$lut\WIDTH=4\LUT=16'0111011101110001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13627 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13620 using $paramod\$lut\WIDTH=3\LUT=8'10110010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13614 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13613 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13605 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13575 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13574 using $paramod\$lut\WIDTH=4\LUT=16'0001111011100001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13572 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13571 using $paramod\$lut\WIDTH=4\LUT=16'0000000011011111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13562 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13561 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13604 using $paramod\$lut\WIDTH=3\LUT=8'10010110.

7.25.384. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000001110101001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000001110101001'.

7.25.385. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13593 using $paramod\$lut\WIDTH=4\LUT=16'0000001110101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13592 using $paramod\$lut\WIDTH=3\LUT=8'10110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13591 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13588 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13590 using $paramod\$lut\WIDTH=4\LUT=16'0100101110110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13585 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13584 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13603 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13612 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13665 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13664 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13656 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13655 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13654 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13653 using $paramod\$lut\WIDTH=4\LUT=16'0100101110110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13652 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13651 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13650 using $paramod\$lut\WIDTH=4\LUT=16'0111000101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13649 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13640 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13639 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13638 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13779 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13766 using $paramod\$lut\WIDTH=4\LUT=16'1101001000101101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13755 using $paramod\$lut\WIDTH=3\LUT=8'11010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13736 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13754 using $paramod\$lut\WIDTH=4\LUT=16'0111011101110001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13732 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.386. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111011100010111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111011100010111'.

7.25.387. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13753 using $paramod\$lut\WIDTH=4\LUT=16'0111011100010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13765 using $paramod\$lut\WIDTH=3\LUT=8'10001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13749 using $paramod\$lut\WIDTH=4\LUT=16'0000000000001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13748 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13764 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13776 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13775 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13757 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13738 using $paramod\$lut\WIDTH=4\LUT=16'0100101110110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13717 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13716 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13737 using $paramod\$lut\WIDTH=4\LUT=16'0111000101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13735 using $paramod\$lut\WIDTH=4\LUT=16'0001111011100001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13756 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13752 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13767 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13763 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13762 using $paramod\$lut\WIDTH=3\LUT=8'01101001.

7.25.388. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01110001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01110001'.

7.25.389. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13774 using $paramod\$lut\WIDTH=3\LUT=8'01110001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13778 using $paramod\$lut\WIDTH=3\LUT=8'10110010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13786 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13773 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13747 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13731 using $paramod\$lut\WIDTH=4\LUT=16'0010110111010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13713 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13712 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13730 using $paramod\$lut\WIDTH=4\LUT=16'0111000101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13708 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13707 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13729 using $paramod\$lut\WIDTH=4\LUT=16'0111011100010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13746 using $paramod\$lut\WIDTH=3\LUT=8'10001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13769 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13751 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13734 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13715 using $paramod\$lut\WIDTH=4\LUT=16'0100101110110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13692 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13691 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13714 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13711 using $paramod\$lut\WIDTH=4\LUT=16'0100101110110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13733 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13728 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13750 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13745 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13768 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13761 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13772 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13785 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13725 using $paramod\$lut\WIDTH=4\LUT=16'0000101011000110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13706 using $paramod\$lut\WIDTH=4\LUT=16'0010110111010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13688 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13705 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13684 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13681 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13704 using $paramod\$lut\WIDTH=4\LUT=16'0111011100010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13724 using $paramod\$lut\WIDTH=3\LUT=8'10001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13758 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13744 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13727 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13710 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13690 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13689 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13687 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13709 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13703 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13726 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13723 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13743 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13770 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13760 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13784 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13742 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13683 using $paramod\$lut\WIDTH=4\LUT=16'0010110111010010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13682 using $paramod\$lut\WIDTH=4\LUT=16'0001011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13680 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13700 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13739 using $paramod\$lut\WIDTH=3\LUT=8'00000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13722 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13702 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13686 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13685 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13679 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13701 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13699 using $paramod\$lut\WIDTH=3\LUT=8'00101101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13721 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13741 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13783 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13720 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13698 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13693 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13678 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13677 using $paramod\$lut\WIDTH=3\LUT=8'01001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13697 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13719 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13782 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12852 using $paramod\$lut\WIDTH=4\LUT=16'1101011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12851 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12850 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12849 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13696 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13676 using $paramod\$lut\WIDTH=3\LUT=8'01101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13675 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13695 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13781 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13674 using $paramod\$lut\WIDTH=2\LUT=4'1001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13673 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13780 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12848 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12843 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12842 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12847 using $paramod\$lut\WIDTH=4\LUT=16'1010101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12846 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12845 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12844 using $paramod\$lut\WIDTH=4\LUT=16'1111111100101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13777 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12841 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12839 using $paramod\$lut\WIDTH=4\LUT=16'0000000010111110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12837 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12829 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13771 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13759 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13740 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13718 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13694 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13672 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13671 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13670 using $paramod\$lut\WIDTH=4\LUT=16'0111011100010111.

7.25.390. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111000110001110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111000110001110'.

7.25.391. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13669 using $paramod\$lut\WIDTH=4\LUT=16'0111000110001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12825 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13637 using $paramod\$lut\WIDTH=3\LUT=8'00101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13611 using $paramod\$lut\WIDTH=3\LUT=8'01110001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13610 using $paramod\$lut\WIDTH=3\LUT=8'11010010.

7.25.392. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1001001101011111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1001001101011111'.

7.25.393. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13602 using $paramod\$lut\WIDTH=4\LUT=16'1001001101011111.

7.25.394. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011011000000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011011000000101'.

7.25.395. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13601 using $paramod\$lut\WIDTH=4\LUT=16'0011011000000101.

7.25.396. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010001011010010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010001011010010'.

7.25.397. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13600 using $paramod\$lut\WIDTH=4\LUT=16'0010001011010010.

7.25.398. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100110101011111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100110101011111'.

7.25.399. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13599 using $paramod\$lut\WIDTH=4\LUT=16'0100110101011111.

7.25.400. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0110100110010110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0110100110010110'.

7.25.401. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13598 using $paramod\$lut\WIDTH=4\LUT=16'0110100110010110.

7.25.402. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111101011001001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111101011001001'.

7.25.403. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13597 using $paramod\$lut\WIDTH=4\LUT=16'1111101011001001.

7.25.404. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000010'.

7.25.405. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13596 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13595 using $paramod\$lut\WIDTH=4\LUT=16'0000000011011111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13594 using $paramod\$lut\WIDTH=4\LUT=16'0001111011100001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12822 using $paramod\$lut\WIDTH=4\LUT=16'0111000011000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12820 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12818 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13589 using $paramod\$lut\WIDTH=4\LUT=16'0111011101110001.

7.25.406. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010101111010100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010101111010100'.

7.25.407. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13583 using $paramod\$lut\WIDTH=4\LUT=16'0010101111010100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12823 using $paramod\$lut\WIDTH=4\LUT=16'0111011100001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12819 using $paramod\$lut\WIDTH=4\LUT=16'1010101010001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13568 using $paramod\$lut\WIDTH=4\LUT=16'0111011100010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13567 using $paramod\$lut\WIDTH=4\LUT=16'0000110010100110.

7.25.408. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011100111110101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011100111110101'.

7.25.409. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13566 using $paramod\$lut\WIDTH=4\LUT=16'0011100111110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13565 using $paramod\$lut\WIDTH=4\LUT=16'0100101110110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13564 using $paramod\$lut\WIDTH=4\LUT=16'0010110111010010.

7.25.410. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000111001110001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000111001110001'.

7.25.411. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13560 using $paramod\$lut\WIDTH=4\LUT=16'1000111001110001.

7.25.412. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101010000101011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101010000101011'.

7.25.413. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13559 using $paramod\$lut\WIDTH=4\LUT=16'1101010000101011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13558 using $paramod\$lut\WIDTH=4\LUT=16'0110100110010110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13557 using $paramod\$lut\WIDTH=4\LUT=16'1000111001110001.

7.25.414. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1001011001101001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1001011001101001'.

7.25.415. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13556 using $paramod\$lut\WIDTH=4\LUT=16'1001011001101001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13555 using $paramod\$lut\WIDTH=3\LUT=8'10110100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13554 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13553 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13552 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13551 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13550 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13549 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13548 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13547 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13545 using $paramod\$lut\WIDTH=4\LUT=16'1101110111110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13546 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13544 using $paramod\$lut\WIDTH=4\LUT=16'1101110111110000.

7.25.416. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101110100001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101110100001111'.

7.25.417. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13543 using $paramod\$lut\WIDTH=4\LUT=16'1101110100001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13542 using $paramod\$lut\WIDTH=4\LUT=16'1101110111110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13541 using $paramod\$lut\WIDTH=4\LUT=16'1101110100001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13540 using $paramod\$lut\WIDTH=4\LUT=16'1101110111110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13539 using $paramod\$lut\WIDTH=4\LUT=16'1101110111110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13538 using $paramod\$lut\WIDTH=4\LUT=16'1101110111110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13537 using $paramod\$lut\WIDTH=4\LUT=16'1101110111110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13536 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13535 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13534 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13533 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13532 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13531 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13530 using $paramod\$lut\WIDTH=3\LUT=8'01010011.

7.25.418. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11000101'.

7.25.419. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12812 using $paramod\$lut\WIDTH=3\LUT=8'11000101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12810 using $paramod\$lut\WIDTH=3\LUT=8'00110101.

7.25.420. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101000001100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101000001100'.

7.25.421. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12809 using $paramod\$lut\WIDTH=4\LUT=16'0000101000001100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12808 using $paramod\$lut\WIDTH=4\LUT=16'1010101010101000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12795 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12794 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13340 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.422. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10111010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10111010'.

7.25.423. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13529 using $paramod\$lut\WIDTH=3\LUT=8'10111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13313 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13528 using $paramod\$lut\WIDTH=3\LUT=8'10111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13284 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13527 using $paramod\$lut\WIDTH=3\LUT=8'11101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13255 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13526 using $paramod\$lut\WIDTH=3\LUT=8'10111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13225 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13525 using $paramod\$lut\WIDTH=3\LUT=8'11101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13195 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13524 using $paramod\$lut\WIDTH=3\LUT=8'10111010.

7.25.424. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000100011111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000100011111000'.

7.25.425. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13523 using $paramod\$lut\WIDTH=4\LUT=16'1000100011111000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13522 using $paramod\$lut\WIDTH=3\LUT=8'10111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13521 using $paramod\$lut\WIDTH=3\LUT=8'10111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13520 using $paramod\$lut\WIDTH=3\LUT=8'10111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13519 using $paramod\$lut\WIDTH=3\LUT=8'11101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13518 using $paramod\$lut\WIDTH=3\LUT=8'10111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13517 using $paramod\$lut\WIDTH=3\LUT=8'10111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13516 using $paramod\$lut\WIDTH=3\LUT=8'11101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13515 using $paramod\$lut\WIDTH=3\LUT=8'11101010.

7.25.426. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111100010001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111100010001000'.

7.25.427. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13514 using $paramod\$lut\WIDTH=4\LUT=16'1111100010001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13510 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13513 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13512 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13511 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13509 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13508 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13507 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13506 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13505 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13504 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13503 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13502 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13501 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13500 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13499 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13498 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13497 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13495 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13224 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13223 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.

7.25.428. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011000000000000'.

7.25.429. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13222 using $paramod\$lut\WIDTH=4\LUT=16'1011000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13221 using $paramod\$lut\WIDTH=4\LUT=16'0111000011000000.

7.25.430. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100000000000010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100000000000010'.

7.25.431. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13220 using $paramod\$lut\WIDTH=4\LUT=16'1100000000000010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13219 using $paramod\$lut\WIDTH=4\LUT=16'0000000001111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13218 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13217 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13216 using $paramod\$lut\WIDTH=4\LUT=16'0001000100001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13215 using $paramod\$lut\WIDTH=4\LUT=16'1100000010100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13214 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13213 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.432. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101010111001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101010111001111'.

7.25.433. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13212 using $paramod\$lut\WIDTH=4\LUT=16'0101010111001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13211 using $paramod\$lut\WIDTH=4\LUT=16'0000101100110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13182 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13181 using $paramod\$lut\WIDTH=4\LUT=16'0010001000001111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13180 using $paramod\$lut\WIDTH=4\LUT=16'1100000010100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13210 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13187 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13186 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13185 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13184 using $paramod\$lut\WIDTH=4\LUT=16'0101000000110000.

7.25.434. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000001101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000001101'.

7.25.435. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13183 using $paramod\$lut\WIDTH=4\LUT=16'0000000000001101.

7.25.436. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000000100010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000000100010'.

7.25.437. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13209 using $paramod\$lut\WIDTH=4\LUT=16'1111000000100010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13208 using $paramod\$lut\WIDTH=4\LUT=16'0000000011010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13207 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13206 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13205 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13204 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13203 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13202 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13201 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13196 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13200 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13199 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13198 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13460 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13194 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13193 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13192 using $paramod\$lut\WIDTH=3\LUT=8'01010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13191 using $paramod\$lut\WIDTH=3\LUT=8'01011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13190 using $paramod\$lut\WIDTH=4\LUT=16'1111111101011100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13189 using $paramod\$lut\WIDTH=4\LUT=16'0101011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13188 using $paramod\$lut\WIDTH=4\LUT=16'0000000011100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13179 using $paramod\$lut\WIDTH=4\LUT=16'1010101010101000.

7.25.438. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011111100000000'.

7.25.439. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13178 using $paramod\$lut\WIDTH=4\LUT=16'1011111100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13177 using $paramod\$lut\WIDTH=4\LUT=16'0000011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13176 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13175 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13174 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13173 using $paramod\$lut\WIDTH=4\LUT=16'0000000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13172 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13171 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13170 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13165 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13169 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13168 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13167 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13459 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13339 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13338 using $paramod\$lut\WIDTH=4\LUT=16'0000011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13337 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

7.25.440. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111111000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111111000101'.

7.25.441. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13336 using $paramod\$lut\WIDTH=4\LUT=16'1111111111000101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13335 using $paramod\$lut\WIDTH=3\LUT=8'01010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13334 using $paramod\$lut\WIDTH=3\LUT=8'11000101.

7.25.442. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001111100000000'.

7.25.443. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13333 using $paramod\$lut\WIDTH=4\LUT=16'0001111100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13332 using $paramod\$lut\WIDTH=4\LUT=16'0000000010110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13331 using $paramod\$lut\WIDTH=3\LUT=8'11000101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13330 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13273 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13272 using $paramod\$lut\WIDTH=3\LUT=8'00111010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13329 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13304 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13328 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.

7.25.444. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000001110111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000001110111'.

7.25.445. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13301 using $paramod\$lut\WIDTH=4\LUT=16'1111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13300 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13247 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13246 using $paramod\$lut\WIDTH=3\LUT=8'00110101.

7.25.446. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010000000110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010000000110000'.

7.25.447. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13299 using $paramod\$lut\WIDTH=4\LUT=16'1010000000110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13327 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13303 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13326 using $paramod\$lut\WIDTH=4\LUT=16'0101011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13325 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13324 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13323 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13322 using $paramod\$lut\WIDTH=4\LUT=16'0000000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13321 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13320 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13319 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13314 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13318 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13317 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13316 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13254 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13253 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13252 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13251 using $paramod\$lut\WIDTH=4\LUT=16'0011000011010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13250 using $paramod\$lut\WIDTH=4\LUT=16'1111001111011111.

7.25.448. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110111100000000'.

7.25.449. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13249 using $paramod\$lut\WIDTH=4\LUT=16'1110111100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13248 using $paramod\$lut\WIDTH=4\LUT=16'0111010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13245 using $paramod\$lut\WIDTH=4\LUT=16'1100000010100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13244 using $paramod\$lut\WIDTH=4\LUT=16'0101111100111111.

7.25.450. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01110101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01110101'.

7.25.451. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13243 using $paramod\$lut\WIDTH=3\LUT=8'01110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13242 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13241 using $paramod\$lut\WIDTH=3\LUT=8'00001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13240 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.

7.25.452. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111000000000'.

7.25.453. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13239 using $paramod\$lut\WIDTH=4\LUT=16'1111111000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13238 using $paramod\$lut\WIDTH=4\LUT=16'0000011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13237 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13236 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13235 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13234 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13233 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13232 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13231 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13230 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13229 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13228 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13227 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13458 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13312 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13311 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13310 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13309 using $paramod\$lut\WIDTH=4\LUT=16'0011000011010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13308 using $paramod\$lut\WIDTH=4\LUT=16'1111001111011111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13307 using $paramod\$lut\WIDTH=4\LUT=16'1110111100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13306 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13305 using $paramod\$lut\WIDTH=4\LUT=16'0000000011100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13271 using $paramod\$lut\WIDTH=4\LUT=16'1100000010100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13302 using $paramod\$lut\WIDTH=3\LUT=8'00000001.

7.25.454. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00101111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00101111'.

7.25.455. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13275 using $paramod\$lut\WIDTH=3\LUT=8'00101111.

7.25.456. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101111100001100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101111100001100'.

7.25.457. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13274 using $paramod\$lut\WIDTH=4\LUT=16'0101111100001100.

7.25.458. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101000110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101000110000'.

7.25.459. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13298 using $paramod\$lut\WIDTH=4\LUT=16'1010101000110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13297 using $paramod\$lut\WIDTH=3\LUT=8'11010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13296 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13295 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13294 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13293 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13292 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13291 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13290 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13285 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13289 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13288 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13287 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13283 using $paramod\$lut\WIDTH=3\LUT=8'00001110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13282 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13281 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13280 using $paramod\$lut\WIDTH=3\LUT=8'01110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13279 using $paramod\$lut\WIDTH=3\LUT=8'11000101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13278 using $paramod\$lut\WIDTH=4\LUT=16'1111111111000101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13277 using $paramod\$lut\WIDTH=4\LUT=16'0111010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13276 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13270 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.460. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100010011110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100010011110000'.

7.25.461. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13269 using $paramod\$lut\WIDTH=4\LUT=16'0100010011110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13268 using $paramod\$lut\WIDTH=3\LUT=8'11010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13267 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13266 using $paramod\$lut\WIDTH=4\LUT=16'0111000001110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13265 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13264 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13263 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13262 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13261 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13256 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13260 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13259 using $paramod\$lut\WIDTH=4\LUT=16'0000000010100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13258 using $paramod\$lut\WIDTH=4\LUT=16'1010001010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13457 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13456 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12790 using $paramod\$lut\WIDTH=2\LUT=4'0010.

7.25.462. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0110101011000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0110101011000000'.

7.25.463. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12778 using $paramod\$lut\WIDTH=4\LUT=16'0110101011000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12783 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12779 using $paramod\$lut\WIDTH=4\LUT=16'0000011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12777 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12776 using $paramod\$lut\WIDTH=4\LUT=16'0111010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12791 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12775 using $paramod\$lut\WIDTH=4\LUT=16'1010101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12747 using $paramod\$lut\WIDTH=4\LUT=16'1110111100100000.

7.25.464. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010110000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010110000000000'.

7.25.465. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12746 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12745 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12744 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12743 using $paramod\$lut\WIDTH=4\LUT=16'1111111100101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13455 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13452 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13451 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13450 using $paramod\$lut\WIDTH=4\LUT=16'0000000000001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13449 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13448 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13447 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13446 using $paramod\$lut\WIDTH=3\LUT=8'00001011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13445 using $paramod\$lut\WIDTH=4\LUT=16'0111011100001111.

7.25.466. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111100010111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111100010111'.

7.25.467. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13444 using $paramod\$lut\WIDTH=4\LUT=16'1111111100010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13443 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13442 using $paramod\$lut\WIDTH=4\LUT=16'0101110100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13441 using $paramod\$lut\WIDTH=4\LUT=16'1101010100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13440 using $paramod\$lut\WIDTH=3\LUT=8'11000101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13439 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13438 using $paramod\$lut\WIDTH=3\LUT=8'11000101.

7.25.468. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111101010100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111101010100'.

7.25.469. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13437 using $paramod\$lut\WIDTH=4\LUT=16'1111111101010100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13436 using $paramod\$lut\WIDTH=4\LUT=16'0000000011010000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13435 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13434 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13433 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13432 using $paramod\$lut\WIDTH=4\LUT=16'0000000001110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13431 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13430 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13429 using $paramod\$lut\WIDTH=4\LUT=16'0000000010101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13428 using $paramod\$lut\WIDTH=4\LUT=16'0101010100000011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13427 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13426 using $paramod\$lut\WIDTH=3\LUT=8'11000101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13425 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13454 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13453 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13315 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13494 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13477 using $paramod\$lut\WIDTH=3\LUT=8'00000100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13476 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13475 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000010.

7.25.470. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111011100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111011100000000'.

7.25.471. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13474 using $paramod\$lut\WIDTH=4\LUT=16'1111011100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13464 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13473 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13468 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13467 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13466 using $paramod\$lut\WIDTH=4\LUT=16'0010101010101010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13472 using $paramod\$lut\WIDTH=4\LUT=16'0000000001010111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13471 using $paramod\$lut\WIDTH=4\LUT=16'1100000010100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13470 using $paramod\$lut\WIDTH=4\LUT=16'0101110100000000.

7.25.472. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010101011110011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010101011110011'.

7.25.473. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13493 using $paramod\$lut\WIDTH=4\LUT=16'1010101011110011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13492 using $paramod\$lut\WIDTH=4\LUT=16'1010101011110011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13491 using $paramod\$lut\WIDTH=4\LUT=16'1010101011110011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13490 using $paramod\$lut\WIDTH=4\LUT=16'1010101011110011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13489 using $paramod\$lut\WIDTH=4\LUT=16'1010101011110011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13488 using $paramod\$lut\WIDTH=4\LUT=16'1010101011110011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13487 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13486 using $paramod\$lut\WIDTH=4\LUT=16'1010101011110011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13485 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13484 using $paramod\$lut\WIDTH=4\LUT=16'1010101011110011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13483 using $paramod\$lut\WIDTH=4\LUT=16'1010101011110011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13482 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13481 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13480 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13479 using $paramod\$lut\WIDTH=3\LUT=8'10100011.

7.25.474. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011110001010101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011110001010101'.

7.25.475. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13478 using $paramod\$lut\WIDTH=4\LUT=16'0011110001010101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13469 using $paramod\$lut\WIDTH=3\LUT=8'10100011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13465 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13461 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13363 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13362 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13365 using $paramod\$lut\WIDTH=3\LUT=8'00100000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13356 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13424 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13364 using $paramod\$lut\WIDTH=4\LUT=16'0000001000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13361 using $paramod\$lut\WIDTH=3\LUT=8'10000000.

7.25.476. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000110111011101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000110111011101'.

7.25.477. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13423 using $paramod\$lut\WIDTH=4\LUT=16'0000110111011101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13366 using $paramod\$lut\WIDTH=3\LUT=8'00001000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13422 using $paramod\$lut\WIDTH=4\LUT=16'0000000010110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13367 using $paramod\$lut\WIDTH=3\LUT=8'00000010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13421 using $paramod\$lut\WIDTH=3\LUT=8'10101100.

7.25.478. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101000011011101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101000011011101'.

7.25.479. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13420 using $paramod\$lut\WIDTH=4\LUT=16'1101000011011101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13355 using $paramod\$lut\WIDTH=2\LUT=4'1000.

7.25.480. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101110100001101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101110100001101'.

7.25.481. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13419 using $paramod\$lut\WIDTH=4\LUT=16'1101110100001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13418 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13417 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13354 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13416 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13415 using $paramod\$lut\WIDTH=3\LUT=8'01110000.

7.25.482. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11010101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11010101'.

7.25.483. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13414 using $paramod\$lut\WIDTH=3\LUT=8'11010101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13413 using $paramod\$lut\WIDTH=4\LUT=16'0000110111011101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13353 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13412 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13411 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13410 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13409 using $paramod\$lut\WIDTH=4\LUT=16'1101110100001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13352 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13408 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13407 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13406 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13405 using $paramod\$lut\WIDTH=4\LUT=16'0000110111011101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13351 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13404 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13403 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13402 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13350 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13401 using $paramod\$lut\WIDTH=4\LUT=16'1101110100001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13400 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13399 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13398 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13349 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13397 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13396 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.

7.25.484. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010111111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010111111111111'.

7.25.485. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13395 using $paramod\$lut\WIDTH=4\LUT=16'0010111111111111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13394 using $paramod\$lut\WIDTH=4\LUT=16'0000110111011101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13348 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13393 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13392 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13391 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13390 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13389 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13347 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13388 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13387 using $paramod\$lut\WIDTH=3\LUT=8'01110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13386 using $paramod\$lut\WIDTH=4\LUT=16'1101110100001101.

7.25.486. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0010001011110010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0010001011110010'.

7.25.487. Continuing TECHMAP pass.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13385 using $paramod\$lut\WIDTH=4\LUT=16'0010001011110010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13346 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13384 using $paramod\$lut\WIDTH=4\LUT=16'0000101100000000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13383 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13382 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13345 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13381 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13380 using $paramod\$lut\WIDTH=3\LUT=8'01110101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13379 using $paramod\$lut\WIDTH=4\LUT=16'0000110111011101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13344 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13378 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13377 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13376 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13343 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13375 using $paramod\$lut\WIDTH=2\LUT=4'0010.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13374 using $paramod\$lut\WIDTH=4\LUT=16'1101110100001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13373 using $paramod\$lut\WIDTH=4\LUT=16'0000000010110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13372 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13371 using $paramod\$lut\WIDTH=4\LUT=16'0000011101110111.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13370 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13342 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13369 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13368 using $paramod\$lut\WIDTH=3\LUT=8'11010101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13360 using $paramod\$lut\WIDTH=4\LUT=16'1101110100001101.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13341 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13359 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13358 using $paramod\$lut\WIDTH=3\LUT=8'10110000.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13357 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13286 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12663 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13257 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13226 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$12564 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13197 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping lc4_processor.$abc$12072$auto$blifparse.cc:343:parse_blif$13166 using $paramod\$lut\WIDTH=2\LUT=4'1110.
No more expansions possible.
Removed 0 unused cells and 3822 unused wires.

7.26. Executing HIERARCHY pass (managing design hierarchy).

7.26.1. Analyzing design hierarchy..
Top module:  \lc4_processor

7.26.2. Analyzing design hierarchy..
Top module:  \lc4_processor
Removed 0 unused modules.

7.27. Printing statistics.

=== lc4_processor ===

   Number of wires:               2370
   Number of wire bits:           7455
   Number of public wires:         394
   Number of public wire bits:    4893
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3030
     SB_CARRY                      594
     SB_DFFESR                     145
     SB_DFFESS                       2
     SB_LUT4                      2289

7.28. Executing CHECK pass (checking for obvious problems).
checking module lc4_processor..
found and reported 0 problems.

7.29. Executing BLIF backend.

-- Writing to `outputs/test_syn.v' using backend `verilog' --

8. Executing Verilog backend.
Dumping module `\lc4_processor'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[12].carry' to `_4791_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[15].adder' to `_4414_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[7].carry' to `_4779_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[4].adder' to `_4566_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[8].adder' to `_4809_'.
  renaming `$abc$12072$n1344' to `_0219_'.
  renaming `$abc$12072$n2147' to `_1030_'.
  renaming `$abc$12072$n1415' to `_0291_'.
  renaming `$abc$12072$n1410' to `_0286_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[13].carry' to `_4411_'.
  renaming `$abc$12072$n1908_1' to `_0679_'.
  renaming `$abc$12072$n1901' to `_0664_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[12].adder' to `_4408_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[12].carry' to `_4409_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[10].carry' to `_4787_'.
  renaming `$abc$12072$n2306' to `_1182_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[10].adder' to `_4786_'.
  renaming `$abc$12072$n1349' to `_0223_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[9].carry' to `_4812_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[9].adder' to `_4811_'.
  renaming `$abc$12072$n1916_1' to `_0696_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[12].adder' to `_4790_'.
  renaming `$abc$12072$n2155' to `_1038_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[13].carry' to `_4793_'.
  renaming `$abc$12072$n1932' to `_0719_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[11].carry' to `_4789_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[14].adder' to `_4823_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[11].adder' to `_4788_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12101' to `_2004_'.
  renaming `$abc$12072$n1343' to `_0218_'.
  renaming `$abc$12072$n1359' to `_0231_'.
  renaming `$abc$12072$n1380' to `_0252_'.
  renaming `$abc$12072$n1934' to `_0722_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[6].adder' to `_4805_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[7].carry' to `_4808_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[5].adder' to `_4803_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[7].adder' to `_4807_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[6].carry' to `_4806_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[8].carry' to `_4810_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[4].carry' to `_4802_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[3].carry' to `_4800_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[4].adder' to `_4801_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[3].adder' to `_4799_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[5].carry' to `_4804_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[0].carry' to `_4785_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[0].adder' to `_4784_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[1].carry' to `_4796_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[1].adder' to `_4795_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[2].carry' to `_4798_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[2].adder' to `_4797_'.
  renaming `$abc$12072$n1354' to `_0228_'.
  renaming `$abc$12072$n1907_1' to `_0677_'.
  renaming `$abc$12072$n1884_1' to `_0640_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.C' to `_1971_'.
  renaming `$abc$12072$n2140' to `_1023_'.
  renaming `$abc$12072$n1352' to `_0226_'.
  renaming `$abc$12072$n2141' to `_1024_'.
  renaming `$abc$12072$n2142' to `_1025_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[14].adder' to `_4765_'.
  renaming `$abc$12072$n1368' to `_0240_'.
  renaming `$abc$12072$n2316' to `_1191_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[2].adder' to `_4652_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12107' to `_2010_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.C' to `_1960_'.
  renaming `$abc$12072$n1363' to `_0235_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[0].carry' to `_4727_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[0].adder' to `_4726_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[1].carry' to `_4738_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[1].adder' to `_4737_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[2].carry' to `_4740_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[2].adder' to `_4739_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[3].carry' to `_4742_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[2].carry' to `_4711_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[13].adder' to `_4821_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[2].adder' to `_4710_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[13].carry' to `_4822_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[3].carry' to `_4713_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[12].adder' to `_4819_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[3].adder' to `_4712_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[12].carry' to `_4820_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[4].carry' to `_4715_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[11].adder' to `_4817_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[4].adder' to `_4714_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[11].carry' to `_4818_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[5].carry' to `_4717_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[3].adder' to `_4741_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[5].adder' to `_4716_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[4].carry' to `_4744_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[6].carry' to `_4719_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[4].adder' to `_4743_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[6].adder' to `_4718_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[5].carry' to `_4746_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[7].carry' to `_4721_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[5].adder' to `_4745_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[7].adder' to `_4720_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[6].carry' to `_4748_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[8].carry' to `_4723_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[6].adder' to `_4747_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[8].adder' to `_4722_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[7].carry' to `_4750_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[9].carry' to `_4725_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[7].adder' to `_4749_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[9].adder' to `_4724_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[8].carry' to `_4752_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[10].carry' to `_4700_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[8].adder' to `_4751_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[10].adder' to `_4699_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[9].carry' to `_4754_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[11].carry' to `_4702_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[9].adder' to `_4753_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[11].adder' to `_4701_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[10].carry' to `_4729_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[12].carry' to `_4704_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[10].adder' to `_4728_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[12].adder' to `_4703_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[11].carry' to `_4731_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[13].carry' to `_4706_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[11].adder' to `_4730_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[13].adder' to `_4705_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[12].carry' to `_4733_'.
  renaming `$abc$12072$n2256' to `_1133_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[12].adder' to `_4732_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[14].adder' to `_4707_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[13].carry' to `_4735_'.
  renaming `$abc$12072$n2139' to `_1022_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[13].adder' to `_4734_'.
  renaming `$abc$12072$n1366' to `_0238_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12100' to `_2003_'.
  renaming `$auto$alumacc.cc:470:replace_alu$698.slice[14].adder' to `_4736_'.
  renaming `$abc$12072$n1364' to `_0236_'.
  renaming `$abc$12072$n1904_1' to `_0671_'.
  renaming `$abc$12072$n2138' to `_1021_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.C' to `_1969_'.
  renaming `$abc$12072$n1377_1' to `_0249_'.
  renaming `$abc$12072$n2132' to `_1017_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.C' to `_1970_'.
  renaming `$abc$12072$n2137' to `_1020_'.
  renaming `$abc$12072$n1367' to `_0239_'.
  renaming `$abc$12072$n1362' to `_0234_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[9].carry' to `_4696_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[9].adder' to `_4695_'.
  renaming `$abc$12072$n2129_1' to `_1013_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[10].adder' to `_4815_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[10].carry' to `_4671_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[10].adder' to `_4670_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[11].carry' to `_4673_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[11].adder' to `_4672_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.C' to `_1968_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[12].carry' to `_4675_'.
  renaming `$abc$12072$n2130' to `_1015_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[12].adder' to `_4674_'.
  renaming `$abc$12072$n1376_1' to `_0247_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[13].carry' to `_4677_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[13].adder' to `_4676_'.
  renaming `$abc$12072$n2255' to `_1132_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[14].adder' to `_4678_'.
  renaming `$abc$12072$n1371' to `_0242_'.
  renaming `$abc$12072$n1365' to `_0237_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[0].carry' to `_4669_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[0].adder' to `_4668_'.
  renaming `$abc$12072$n2128_1' to `_1012_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[1].carry' to `_4680_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[1].adder' to `_4679_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[2].carry' to `_4682_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[2].adder' to `_4681_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[3].carry' to `_4684_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[3].adder' to `_4683_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[4].carry' to `_4686_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[4].adder' to `_4685_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[5].carry' to `_4688_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[5].adder' to `_4687_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[6].carry' to `_4690_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[6].adder' to `_4689_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[7].carry' to `_4692_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[7].adder' to `_4691_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[8].carry' to `_4694_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[0].carry' to `_4698_'.
  renaming `$auto$alumacc.cc:470:replace_alu$692.slice[8].adder' to `_4693_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[0].adder' to `_4697_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[6].carry' to `_4661_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[13].adder' to `_4644_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[6].adder' to `_4660_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[14].carry' to `_4647_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[7].carry' to `_4663_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[14].adder' to `_4646_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[7].adder' to `_4662_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[15].carry' to `_4649_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[8].carry' to `_4665_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[15].adder' to `_4648_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[8].adder' to `_4664_'.
  renaming `$abc$12072$n2125' to `_1008_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[9].carry' to `_4667_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[9].adder' to `_4666_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[10].carry' to `_4639_'.
  renaming `$abc$12072$n1375_1' to `_0246_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[10].adder' to `_4638_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[11].carry' to `_4641_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[11].adder' to `_4640_'.
  renaming `$abc$12072$n1915_1' to `_0694_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[12].carry' to `_4643_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.C' to `_1967_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[12].adder' to `_4642_'.
  renaming `$abc$12072$n1374' to `_0245_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[13].carry' to `_4645_'.
  renaming `$abc$12072$n1373_1' to `_0244_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[3].carry' to `_4655_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[0].carry' to `_4637_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[3].adder' to `_4654_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[0].adder' to `_4636_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[4].carry' to `_4657_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[1].carry' to `_4651_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[4].adder' to `_4656_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[1].adder' to `_4650_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[5].carry' to `_4659_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[2].carry' to `_4653_'.
  renaming `$auto$alumacc.cc:470:replace_alu$687.slice[5].adder' to `_4658_'.
  renaming `$abc$12072$n1383' to `_0255_'.
  renaming `$abc$12072$n2126_1' to `_1010_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[2].adder' to `_4768_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[10].adder' to `_4609_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[11].carry' to `_4612_'.
  renaming `$abc$12072$n2123_1' to `_1005_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[11].adder' to `_4611_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[12].carry' to `_4614_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[12].adder' to `_4613_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.C' to `_1966_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[13].carry' to `_4616_'.
  renaming `$abc$12072$n1910_1' to `_0684_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[13].adder' to `_4615_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12099' to `_2002_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[14].adder' to `_4617_'.
  renaming `$abc$12072$n1372' to `_0243_'.
  renaming `$abc$12072$n1864_1' to `_0619_'.
  renaming `$abc$12072$n1382' to `_0254_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[6].carry' to `_4629_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[6].adder' to `_4628_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[7].carry' to `_4631_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[10].carry' to `_4816_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[2].adder' to `_4620_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[9].adder' to `_4840_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[3].carry' to `_4623_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[7].adder' to `_4630_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[3].adder' to `_4622_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[8].carry' to `_4633_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[4].carry' to `_4625_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[8].adder' to `_4632_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[4].adder' to `_4624_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[9].carry' to `_4635_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[5].carry' to `_4627_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[9].adder' to `_4634_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[5].adder' to `_4626_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[10].carry' to `_4610_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[1].adder' to `_4708_'.
  renaming `$auto$alumacc.cc:470:replace_alu$695.slice[1].carry' to `_4709_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[0].carry' to `_4608_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[0].adder' to `_4607_'.
  renaming `$abc$12072$n2121_1' to `_1002_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[1].carry' to `_4619_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[1].adder' to `_4618_'.
  renaming `$auto$alumacc.cc:470:replace_alu$684.slice[2].carry' to `_4621_'.
  renaming `$abc$12072$n1389' to `_0263_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.C' to `_1964_'.
  renaming `$abc$12072$n1384' to `_0256_'.
  renaming `$abc$12072$n2119_1' to `_0999_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[13].carry' to `_4587_'.
  renaming `$abc$12072$n2120_1' to `_1000_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[13].adder' to `_4586_'.
  renaming `$abc$12072$n2264' to `_1141_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[14].adder' to `_4588_'.
  renaming `$abc$12072$n1386' to `_0259_'.
  renaming `$abc$12072$n2124_1' to `_1007_'.
  renaming `$abc$12072$n1370' to `_0241_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[12].adder' to `_4526_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[13].carry' to `_4529_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[13].adder' to `_4528_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12098' to `_2001_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[14].adder' to `_4530_'.
  renaming `$abc$12072$n1886_1' to `_0642_'.
  renaming `$abc$12072$n2122' to `_1003_'.
  renaming `$abc$12072$n2118_1' to `_0997_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.C' to `_1965_'.
  renaming `$abc$12072$n1387' to `_0260_'.
  renaming `$abc$12072$n1385_1' to `_0258_'.
  renaming `$abc$12072$n1391' to `_0264_'.
  renaming `$abc$12072$n1388_1' to `_0262_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[0].carry' to `_4579_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[0].adder' to `_4578_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[1].carry' to `_4590_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[1].adder' to `_4589_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[2].carry' to `_4592_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[2].adder' to `_4591_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[3].carry' to `_4594_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[3].adder' to `_4593_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[4].carry' to `_4596_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[4].adder' to `_4595_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[5].carry' to `_4598_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[5].adder' to `_4597_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[6].carry' to `_4600_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[6].adder' to `_4599_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[7].carry' to `_4602_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[7].adder' to `_4601_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[8].carry' to `_4604_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[8].adder' to `_4603_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[9].carry' to `_4606_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[9].adder' to `_4605_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[10].carry' to `_4581_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[10].adder' to `_4580_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[2].adder' to `_4533_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[9].carry' to `_4841_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[1].carry' to `_4532_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[1].adder' to `_4531_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[2].carry' to `_4534_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[3].carry' to `_4536_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[3].adder' to `_4535_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[4].carry' to `_4538_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[4].adder' to `_4537_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[5].carry' to `_4540_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[5].adder' to `_4539_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[6].carry' to `_4542_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[6].adder' to `_4541_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[7].carry' to `_4544_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[7].adder' to `_4543_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[8].carry' to `_4546_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[8].adder' to `_4545_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[9].carry' to `_4548_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[9].adder' to `_4547_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[10].carry' to `_4523_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[10].adder' to `_4522_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[11].carry' to `_4583_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[11].carry' to `_4525_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[11].adder' to `_4582_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[11].adder' to `_4524_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[12].carry' to `_4585_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[12].carry' to `_4527_'.
  renaming `$auto$alumacc.cc:470:replace_alu$681.slice[12].adder' to `_4584_'.
  renaming `$abc$12072$n2131' to `_1016_'.
  renaming `$abc$12072$n1918' to `_0699_'.
  renaming `$abc$12072$n1397' to `_0273_'.
  renaming `$abc$12072$n1894_1' to `_0654_'.
  renaming `$abc$12072$n1917' to `_0697_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[0].carry' to `_4521_'.
  renaming `$auto$alumacc.cc:470:replace_alu$675.slice[0].adder' to `_4520_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[5].carry' to `_4569_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[5].adder' to `_4568_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[6].carry' to `_4571_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[6].adder' to `_4570_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[7].carry' to `_4573_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[7].adder' to `_4572_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[8].carry' to `_4575_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[8].adder' to `_4574_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[9].carry' to `_4577_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[9].adder' to `_4576_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[10].carry' to `_4552_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[10].adder' to `_4551_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[11].carry' to `_4554_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[11].adder' to `_4553_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[12].carry' to `_4556_'.
  renaming `$abc$12072$n1914' to `_0691_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[8].adder' to `_4838_'.
  renaming `$abc$12072$n1915' to `_0693_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[12].adder' to `_4555_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[13].carry' to `_4558_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[13].adder' to `_4557_'.
  renaming `$abc$12072$n2281' to `_1158_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[0].carry' to `_4550_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[14].adder' to `_4559_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[0].adder' to `_4549_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[1].carry' to `_4561_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[1].adder' to `_4560_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[2].carry' to `_4563_'.
  renaming `$abc$12072$n1916' to `_0695_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[2].adder' to `_4562_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[3].carry' to `_4565_'.
  renaming `$abc$12072$n2127' to `_1011_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[3].adder' to `_4564_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12097' to `_2000_'.
  renaming `$auto$alumacc.cc:470:replace_alu$678.slice[4].carry' to `_4567_'.
  renaming `$abc$12072$n462' to `_1861_'.
  renaming `$abc$12072$n482' to `_1865_'.
  renaming `$abc$12072$n488' to `_1866_'.
  renaming `$abc$12072$n1909' to `_0680_'.
  renaming `$abc$12072$n1910' to `_0683_'.
  renaming `$abc$12072$n1911' to `_0685_'.
  renaming `$abc$12072$n465' to `_1862_'.
  renaming `$abc$12072$n475' to `_1864_'.
  renaming `$abc$12072$n569' to `_1872_'.
  renaming `$abc$12072$n1912' to `_0687_'.
  renaming `$abc$12072$n579' to `_1874_'.
  renaming `$abc$12072$n581' to `_1875_'.
  renaming `$abc$12072$n1913' to `_0689_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[3].carry' to `_4771_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[3].adder' to `_4770_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[4].carry' to `_4773_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[4].adder' to `_4772_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[5].carry' to `_4775_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[5].adder' to `_4774_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[6].carry' to `_4777_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[6].adder' to `_4776_'.
  renaming `$abc$12072$n1898' to `_0660_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[13].adder' to `_4410_'.
  renaming `$abc$12072$n1392_1' to `_0266_'.
  renaming `$abc$12072$n1936' to `_0725_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[13].adder' to `_4470_'.
  renaming `$abc$12072$n2282' to `_1159_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[14].adder' to `_4472_'.
  renaming `$abc$12072$n1409' to `_0285_'.
  renaming `$abc$12072$n1873_1' to `_0628_'.
  renaming `$abc$12072$n1407' to `_0283_'.
  renaming `$abc$12072$n1394_1' to `_0269_'.
  renaming `$abc$12072$n2113_1' to `_0990_'.
  renaming `$abc$12072$n1899' to `_0662_'.
  renaming `$abc$12072$n2110_1' to `_0985_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.C' to `_1962_'.
  renaming `$abc$12072$n1405' to `_0281_'.
  renaming `$abc$12072$n1902_1' to `_0667_'.
  renaming `$abc$12072$n1404' to `_0280_'.
  renaming `$abc$12072$n1902' to `_0666_'.
  renaming `$abc$12072$n1903' to `_0668_'.
  renaming `$abc$12072$n1904' to `_0670_'.
  renaming `$abc$12072$n1914_1' to `_0692_'.
  renaming `$abc$12072$n1905' to `_0672_'.
  renaming `$abc$12072$n422' to `_1849_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[0].carry' to `_4492_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[0].carry' to `_4434_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[0].adder' to `_4491_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[0].adder' to `_4433_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[1].carry' to `_4503_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[1].carry' to `_4445_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[1].adder' to `_4502_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[1].adder' to `_4444_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[2].carry' to `_4505_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[2].carry' to `_4447_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[2].adder' to `_4504_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[2].adder' to `_4446_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[3].carry' to `_4507_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[3].carry' to `_4449_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[3].adder' to `_4506_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[3].adder' to `_4448_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[4].carry' to `_4509_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[4].carry' to `_4451_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[4].adder' to `_4508_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[4].adder' to `_4450_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[5].carry' to `_4511_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[5].carry' to `_4453_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[5].adder' to `_4510_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[5].adder' to `_4452_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[6].carry' to `_4513_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[6].carry' to `_4455_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[6].adder' to `_4512_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[6].adder' to `_4454_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[7].carry' to `_4515_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[7].carry' to `_4457_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[7].adder' to `_4514_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[7].adder' to `_4456_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[8].carry' to `_4517_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[8].carry' to `_4459_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[8].adder' to `_4516_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[8].adder' to `_4458_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[9].carry' to `_4519_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[9].carry' to `_4461_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[9].adder' to `_4518_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[9].adder' to `_4460_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[10].carry' to `_4494_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[10].carry' to `_4436_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[10].adder' to `_4493_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[10].adder' to `_4435_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[11].carry' to `_4496_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[11].carry' to `_4438_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[11].adder' to `_4495_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[11].adder' to `_4437_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[12].carry' to `_4498_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[12].carry' to `_4440_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[12].adder' to `_4497_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[12].adder' to `_4439_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[13].carry' to `_4500_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[13].carry' to `_4442_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[13].adder' to `_4499_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[13].adder' to `_4441_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12096' to `_1999_'.
  renaming `$abc$12072$n2254' to `_1131_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.slice[14].adder' to `_4501_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.slice[14].adder' to `_4443_'.
  renaming `$abc$12072$n456' to `_1860_'.
  renaming `$abc$12072$n2112_1' to `_0988_'.
  renaming `$abc$12072$n1908' to `_0678_'.
  renaming `$abc$12072$n446' to `_1857_'.
  renaming `$abc$12072$n2111_1' to `_0987_'.
  renaming `$abc$12072$n437' to `_1855_'.
  renaming `$abc$12072$n1412' to `_0288_'.
  renaming `$abc$12072$n1907' to `_0676_'.
  renaming `$abc$12072$n435' to `_1854_'.
  renaming `$abc$12072$n433' to `_1853_'.
  renaming `$abc$12072$n1411' to `_0287_'.
  renaming `$abc$12072$n430' to `_1852_'.
  renaming `$abc$12072$n1396_1' to `_0272_'.
  renaming `$abc$12072$n1406' to `_0282_'.
  renaming `$abc$12072$n1906' to `_0674_'.
  renaming `$abc$12072$n428' to `_1850_'.
  renaming `$abc$12072$n2109_1' to `_0984_'.
  renaming `$abc$12072$n2106_1' to `_0979_'.
  renaming `$abc$12072$n1395' to `_0270_'.
  renaming `$abc$12072$n1393' to `_0267_'.
  renaming `$auto$alumacc.cc:470:replace_alu$672.C' to `_1963_'.
  renaming `$auto$alumacc.cc:470:replace_alu$666.C' to `_1961_'.
  renaming `$abc$12072$n2108_1' to `_0982_'.
  renaming `$abc$12072$n2114_1' to `_0991_'.
  renaming `$abc$12072$n2098' to `_0966_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12109' to `_2012_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[0].carry' to `_4463_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[0].adder' to `_4462_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[1].carry' to `_4474_'.
  renaming `$abc$12072$n2099' to `_0968_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[1].adder' to `_4473_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[2].carry' to `_4476_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12161' to `_2064_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[2].adder' to `_4475_'.
  renaming `$abc$12072$n2318' to `_1192_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[3].carry' to `_4478_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[3].adder' to `_4477_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[4].carry' to `_4480_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[4].adder' to `_4479_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12160' to `_2063_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[5].carry' to `_4482_'.
  renaming `$abc$12072$n2101' to `_0971_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[5].adder' to `_4481_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[6].carry' to `_4484_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[6].adder' to `_4483_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[7].carry' to `_4486_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[7].adder' to `_4485_'.
  renaming `$abc$12072$n1853_1' to `_0603_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[8].carry' to `_4488_'.
  renaming `$abc$12072$n2265' to `_1142_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[8].adder' to `_4487_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12108' to `_2011_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[9].carry' to `_4490_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[9].adder' to `_4489_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[10].carry' to `_4465_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[10].adder' to `_4464_'.
  renaming `$abc$12072$n2324' to `_1199_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[11].carry' to `_4467_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12159' to `_2062_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[11].adder' to `_4466_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[12].carry' to `_4469_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[12].adder' to `_4468_'.
  renaming `$auto$alumacc.cc:470:replace_alu$669.slice[13].carry' to `_4471_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[8].carry' to `_4839_'.
  renaming `$abc$12072$n2107_1' to `_0981_'.
  renaming `$abc$12072$n1416' to `_0292_'.
  renaming `$abc$12072$n1897' to `_0658_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[7].adder' to `_4836_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12158' to `_2061_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[11].carry' to `_4407_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[14].carry' to `_4413_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[11].adder' to `_4406_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[14].adder' to `_4412_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[7].carry' to `_4837_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[7].adder' to `_4778_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[8].carry' to `_4781_'.
  renaming `$abc$12072$n1361' to `_0233_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[8].adder' to `_4780_'.
  renaming `$abc$12072$n1353' to `_0227_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[9].carry' to `_4783_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[9].adder' to `_4782_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[10].carry' to `_4758_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[10].adder' to `_4757_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[11].carry' to `_4760_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[11].adder' to `_4759_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[0].carry' to `_4756_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[12].carry' to `_4762_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[0].adder' to `_4755_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[12].adder' to `_4761_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[1].carry' to `_4767_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[13].carry' to `_4764_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[1].adder' to `_4766_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[13].adder' to `_4763_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.slice[2].carry' to `_4769_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12095' to `_1998_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[6].adder' to `_4834_'.
  renaming `$abc$12072$n1398' to `_0274_'.
  renaming `$abc$12072$n2315' to `_1190_'.
  renaming `$abc$12072$n2262' to `_1139_'.
  renaming `$abc$12072$n1938' to `_0728_'.
  renaming `$abc$12072$n1940' to `_0731_'.
  renaming `$abc$12072$n1942' to `_0734_'.
  renaming `$abc$12072$n1944' to `_0737_'.
  renaming `$abc$12072$n1946' to `_0740_'.
  renaming `$abc$12072$n2250' to `_1129_'.
  renaming `$abc$12072$n1870_1' to `_0625_'.
  renaming `$abc$12072$n1990' to `_0806_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12094' to `_1997_'.
  renaming `$abc$12072$n1992' to `_0809_'.
  renaming `$abc$12072$n2260' to `_1137_'.
  renaming `$abc$12072$n2154' to `_1037_'.
  renaming `$abc$12072$n2182' to `_1064_'.
  renaming `$abc$12072$n2104_1' to `_0976_'.
  renaming `$abc$12072$n2160' to `_1041_'.
  renaming `$abc$12072$n2163' to `_1044_'.
  renaming `$abc$12072$n2153' to `_1036_'.
  renaming `$abc$12072$n1329' to `_0202_'.
  renaming `$abc$12072$n2149' to `_1032_'.
  renaming `$abc$12072$n1334_1' to `_0209_'.
  renaming `$abc$12072$n2103_1' to `_0975_'.
  renaming `$abc$12072$n2170' to `_1051_'.
  renaming `$abc$12072$n2150' to `_1033_'.
  renaming `$abc$12072$n1920' to `_0703_'.
  renaming `$abc$12072$n1922' to `_0706_'.
  renaming `$abc$12072$n1924' to `_0709_'.
  renaming `$abc$12072$n1926' to `_0712_'.
  renaming `$abc$12072$n1928' to `_0715_'.
  renaming `$abc$12072$n2166' to `_1047_'.
  renaming `$abc$12072$n1930' to `_0717_'.
  renaming `$abc$12072$n1351' to `_0225_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[13].adder' to `_4792_'.
  renaming `$abc$12072$n2248' to `_1127_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.slice[14].adder' to `_4794_'.
  renaming `$abc$12072$n1860_1' to `_0615_'.
  renaming `$abc$12072$n2101_1' to `_0972_'.
  renaming `$abc$12072$n1350' to `_0224_'.
  renaming `$abc$12072$n1356' to `_0230_'.
  renaming `$auto$alumacc.cc:470:replace_alu$701.C' to `_1972_'.
  renaming `$abc$12072$n2172' to `_1053_'.
  renaming `$abc$12072$n2102_1' to `_0973_'.
  renaming `$abc$12072$n2167' to `_1048_'.
  renaming `$abc$12072$n1897_1' to `_0659_'.
  renaming `$abc$12072$n2115_1' to `_0993_'.
  renaming `$abc$12072$n1883' to `_0639_'.
  renaming `$abc$12072$n2145' to `_1028_'.
  renaming `$abc$12072$n2152' to `_1035_'.
  renaming `$abc$12072$n1332_1' to `_0207_'.
  renaming `$abc$12072$n2165' to `_1046_'.
  renaming `$abc$12072$n1745_1' to `_0518_'.
  renaming `$abc$12072$n1342' to `_0217_'.
  renaming `$abc$12072$n1300' to `_0172_'.
  renaming `$abc$12072$n2098_1' to `_0967_'.
  renaming `$abc$12072$n1333' to `_0208_'.
  renaming `$abc$12072$n1744' to `_0517_'.
  renaming `$abc$12072$n2144' to `_1027_'.
  renaming `$abc$12072$n2099_1' to `_0969_'.
  renaming `$abc$12072$n1742_1' to `_0515_'.
  renaming `$abc$12072$n1741' to `_0514_'.
  renaming `$abc$12072$n2164' to `_1045_'.
  renaming `$abc$12072$n1740' to `_0513_'.
  renaming `$abc$12072$n2151' to `_1034_'.
  renaming `$abc$12072$n1739' to `_0512_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13136' to `_3039_'.
  renaming `$abc$12072$n1738' to `_0511_'.
  renaming `$abc$12072$n2162' to `_1043_'.
  renaming `$abc$12072$n2185' to `_1067_'.
  renaming `$abc$12072$n1743_1' to `_0516_'.
  renaming `$abc$12072$n1326_1' to `_0200_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13135' to `_3038_'.
  renaming `$abc$12072$n1737_1' to `_0510_'.
  renaming `$abc$12072$n1749' to `_0521_'.
  renaming `$abc$12072$n2158' to `_1039_'.
  renaming `$abc$12072$n1320' to `_0192_'.
  renaming `$abc$12072$n1733' to `_0509_'.
  renaming `$abc$12072$n1323_1' to `_0196_'.
  renaming `$abc$12072$n1325' to `_0198_'.
  renaming `$abc$12072$n1732' to `_0508_'.
  renaming `$abc$12072$n1731' to `_0507_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13134' to `_3037_'.
  renaming `$abc$12072$n1730_1' to `_0506_'.
  renaming `$abc$12072$n1299' to `_0169_'.
  renaming `$abc$12072$n1307' to `_0178_'.
  renaming `$abc$12072$n1308' to `_0179_'.
  renaming `$abc$12072$n1301' to `_0173_'.
  renaming `$abc$12072$n1313_1' to `_0184_'.
  renaming `$abc$12072$n1306_1' to `_0177_'.
  renaming `$abc$12072$n1913_1' to `_0690_'.
  renaming `$abc$12072$n2097_1' to `_0965_'.
  renaming `$abc$12072$n2168' to `_1049_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12147' to `_2050_'.
  renaming `$auto$alumacc.cc:470:replace_alu$704.C' to `_1973_'.
  renaming `$abc$12072$n1355' to `_0229_'.
  renaming `$abc$12072$n2169' to `_1050_'.
  renaming `$abc$12072$n2171' to `_1052_'.
  renaming `$abc$12072$n1312' to `_0183_'.
  renaming `$abc$12072$n1311_1' to `_0182_'.
  renaming `$abc$12072$n1310' to `_0181_'.
  renaming `$abc$12072$n1321' to `_0193_'.
  renaming `$abc$12072$n2143' to `_1026_'.
  renaming `$abc$12072$n1338_1' to `_0213_'.
  renaming `$abc$12072$n1322' to `_0194_'.
  renaming `$abc$12072$n1324' to `_0197_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12093' to `_1996_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12149' to `_2052_'.
  renaming `$abc$12072$n2308' to `_1184_'.
  renaming `$abc$12072$n2159' to `_1040_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12104' to `_2007_'.
  renaming `$abc$12072$n1328' to `_0201_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[6].carry' to `_4835_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[5].adder' to `_4832_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[5].carry' to `_4833_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[4].adder' to `_4830_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[4].carry' to `_4831_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[3].adder' to `_4828_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[3].carry' to `_4829_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[2].adder' to `_4826_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[2].carry' to `_4827_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[1].adder' to `_4824_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[1].carry' to `_4825_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[0].adder' to `_4813_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.slice[0].carry' to `_4814_'.
  renaming `$abc$12072$n1335_1' to `_0211_'.
  renaming `$abc$12072$n1962' to `_0764_'.
  renaming `$abc$12072$n1911_1' to `_0686_'.
  renaming `$abc$12072$n1345' to `_0220_'.
  renaming `$abc$12072$n2174' to `_1055_'.
  renaming `$abc$12072$n1319_1' to `_0190_'.
  renaming `$abc$12072$n2100_1' to `_0970_'.
  renaming `$abc$12072$n2259' to `_1136_'.
  renaming `$abc$12072$n2184' to `_1066_'.
  renaming `$abc$12072$n2300' to `_1176_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12148' to `_2051_'.
  renaming `$abc$12072$n2303' to `_1179_'.
  renaming `$abc$12072$n1317_1' to `_0188_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13150' to `_3053_'.
  renaming `$abc$12072$n1309' to `_0180_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12146' to `_2049_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13151' to `_3054_'.
  renaming `$abc$12072$n2177' to `_1058_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13152' to `_3055_'.
  renaming `$abc$12072$n2246' to `_1125_'.
  renaming `$abc$12072$n2299' to `_1174_'.
  renaming `$abc$12072$n1994' to `_0812_'.
  renaming `$abc$12072$n2105_1' to `_0978_'.
  renaming `$abc$12072$n2304' to `_1180_'.
  renaming `$abc$12072$n1330_1' to `_0204_'.
  renaming `$abc$12072$n1347' to `_0222_'.
  renaming `$abc$12072$n1340' to `_0215_'.
  renaming `$auto$alumacc.cc:470:replace_alu$707.C' to `_1974_'.
  renaming `$abc$12072$n2096_1' to `_0963_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12105' to `_2008_'.
  renaming `$abc$12072$n1341' to `_0216_'.
  renaming `$abc$12072$n1996' to `_0815_'.
  renaming `$abc$12072$n2095' to `_0961_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12092' to `_1995_'.
  renaming `$abc$12072$n1331' to `_0205_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[10].adder' to `_4404_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[10].carry' to `_4405_'.
  renaming `$abc$12072$n1346' to `_0221_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[9].adder' to `_4431_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[9].carry' to `_4432_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[8].adder' to `_4429_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[8].carry' to `_4430_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[7].adder' to `_4427_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[7].carry' to `_4428_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[6].adder' to `_4425_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[6].carry' to `_4426_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[5].adder' to `_4423_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[5].carry' to `_4424_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[4].adder' to `_4421_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[4].carry' to `_4422_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[3].adder' to `_4419_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[3].carry' to `_4420_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[2].adder' to `_4417_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[2].carry' to `_4418_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[1].adder' to `_4415_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[1].carry' to `_4416_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[0].adder' to `_4402_'.
  renaming `$auto$alumacc.cc:470:replace_alu$663.slice[0].carry' to `_4403_'.
  renaming `$abc$12072$n1896' to `_0656_'.
  renaming `$abc$12072$n1894' to `_0653_'.
  renaming `$abc$12072$n1893' to `_0651_'.
  renaming `$abc$12072$n1892' to `_0649_'.
  renaming `$abc$12072$n1891' to `_0647_'.
  renaming `$abc$12072$n1859' to `_0612_'.
  renaming `$abc$12072$n1857' to `_0608_'.
  renaming `$abc$12072$n1856' to `_0606_'.
  renaming `$abc$12072$n1845' to `_0594_'.
  renaming `$abc$12072$n1843' to `_0590_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12166' to `_2069_'.
  renaming `$abc$12072$n2323' to `_1198_'.
  renaming `$abc$12072$n2322' to `_1197_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12110' to `_2013_'.
  renaming `$abc$12072$n2270' to `_1147_'.
  renaming `$abc$12072$n2146' to `_1029_'.
  renaming `$abc$12072$n2097' to `_0964_'.
  renaming `$abc$12072$n2326' to `_1201_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12167' to `_2070_'.
  renaming `$abc$12072$n1419' to `_0294_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12111' to `_2014_'.
  renaming `$abc$12072$n2266' to `_1143_'.
  renaming `$abc$12072$n1414' to `_0290_'.
  renaming `$abc$12072$n1960' to `_0761_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12168' to `_2071_'.
  renaming `$abc$12072$n2335' to `_1210_'.
  renaming `$abc$12072$n2116_1' to `_0994_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12112' to `_2015_'.
  renaming `$abc$12072$n2096' to `_0962_'.
  renaming `$abc$12072$n1420' to `_0296_'.
  renaming `$abc$12072$n2332' to `_1207_'.
  renaming `$abc$12072$n2267' to `_1144_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12170' to `_2073_'.
  renaming `$abc$12072$n2094' to `_0960_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12171' to `_2074_'.
  renaming `$abc$12072$n2328' to `_1203_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12172' to `_2075_'.
  renaming `$abc$12072$n2327' to `_1202_'.
  renaming `$abc$12072$n2331' to `_1206_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12173' to `_2076_'.
  renaming `$abc$12072$n1950' to `_0746_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12113' to `_2016_'.
  renaming `$abc$12072$n2268' to `_1145_'.
  renaming `$abc$12072$n2263' to `_1140_'.
  renaming `$abc$12072$n2093_1' to `_0959_'.
  renaming `$abc$12072$n1958' to `_0758_'.
  renaming `$abc$12072$n2329' to `_1204_'.
  renaming `$abc$12072$n1417_1' to `_0293_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12174' to `_2077_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12114' to `_2017_'.
  renaming `$abc$12072$n1421' to `_0297_'.
  renaming `$abc$12072$n1885' to `_0641_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12175' to `_2078_'.
  renaming `$abc$12072$n2092_1' to `_0958_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12176' to `_2079_'.
  renaming `$abc$12072$n2269' to `_1146_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12102' to `_2005_'.
  renaming `$abc$12072$n1422' to `_0298_'.
  renaming `$abc$12072$n2092' to `_0957_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12177' to `_2080_'.
  renaming `$abc$12072$n2330' to `_1205_'.
  renaming `$abc$12072$n2333' to `_1208_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12115' to `_2018_'.
  renaming `$abc$12072$n409' to `_1845_'.
  renaming `$abc$12072$n2334' to `_1209_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12178' to `_2081_'.
  renaming `$abc$12072$n1423' to `_0299_'.
  renaming `$abc$12072$n2090' to `_0955_'.
  renaming `$abc$12072$n2117_1' to `_0996_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12179' to `_2082_'.
  renaming `$abc$12072$n407' to `_1844_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12180' to `_2083_'.
  renaming `$abc$12072$n2338' to `_1213_'.
  renaming `$abc$12072$n2088' to `_0952_'.
  renaming `$abc$12072$n1956' to `_0755_'.
  renaming `$abc$12072$n405' to `_1843_'.
  renaming `$abc$12072$n398' to `_1839_'.
  renaming `$abc$12072$n1948' to `_0743_'.
  renaming `$abc$12072$n2133' to `_1018_'.
  renaming `$abc$12072$n396' to `_1838_'.
  renaming `$abc$12072$n1444' to `_0312_'.
  renaming `$abc$12072$n1441' to `_0309_'.
  renaming `$abc$12072$n2086' to `_0949_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12181' to `_2084_'.
  renaming `$abc$12072$n1889' to `_0645_'.
  renaming `$abc$12072$n2134' to `_1019_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.C' to `_1959_'.
  renaming `$abc$12072$n2091_1' to `_0956_'.
  renaming `$abc$12072$n1424' to `_0300_'.
  renaming `$abc$12072$n1448_1' to `_0316_'.
  renaming `$abc$12072$n1442_1' to `_0311_'.
  renaming `$abc$12072$n2087_1' to `_0951_'.
  renaming `$abc$12072$n394' to `_1837_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[15].adder' to `_4383_'.
  renaming `$abc$12072$n2247' to `_1126_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[14].adder' to `_4381_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[14].carry' to `_4382_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[13].adder' to `_4379_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[13].carry' to `_4380_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[12].adder' to `_4377_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[12].carry' to `_4378_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[11].adder' to `_4375_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[11].carry' to `_4376_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[10].adder' to `_4373_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[10].carry' to `_4374_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[9].adder' to `_4400_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[9].carry' to `_4401_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[8].adder' to `_4398_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[8].carry' to `_4399_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[7].adder' to `_4396_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[7].carry' to `_4397_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[6].adder' to `_4394_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[6].carry' to `_4395_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[5].adder' to `_4392_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[5].carry' to `_4393_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[4].adder' to `_4390_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[4].carry' to `_4391_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[3].adder' to `_4388_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[3].carry' to `_4389_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[2].adder' to `_4386_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[2].carry' to `_4387_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[1].adder' to `_4384_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[1].carry' to `_4385_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[0].adder' to `_4371_'.
  renaming `$auto$alumacc.cc:470:replace_alu$660.slice[0].carry' to `_4372_'.
  renaming `$abc$12072$n386' to `_1834_'.
  renaming `$abc$12072$n384' to `_1833_'.
  renaming `$abc$12072$n2083_1' to `_0945_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.C' to `_1958_'.
  renaming `$abc$12072$n1446' to `_0314_'.
  renaming `$abc$12072$n1453_1' to `_0322_'.
  renaming `$abc$12072$n1901_1' to `_0665_'.
  renaming `$abc$12072$n1455' to `_0323_'.
  renaming `$abc$12072$n2082_1' to `_0944_'.
  renaming `$abc$12072$n2085_1' to `_0948_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[15].adder' to `_4352_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12091' to `_1994_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[14].adder' to `_4350_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[14].carry' to `_4351_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[13].adder' to `_4348_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[13].carry' to `_4349_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[12].adder' to `_4346_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[12].carry' to `_4347_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[11].adder' to `_4344_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[11].carry' to `_4345_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[10].adder' to `_4342_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[10].carry' to `_4343_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[9].adder' to `_4369_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[9].carry' to `_4370_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[8].adder' to `_4367_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[8].carry' to `_4368_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[7].adder' to `_4365_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[7].carry' to `_4366_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[6].adder' to `_4363_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[6].carry' to `_4364_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[5].adder' to `_4361_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[5].carry' to `_4362_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[4].adder' to `_4359_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[4].carry' to `_4360_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[3].adder' to `_4357_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[3].carry' to `_4358_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[2].adder' to `_4355_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[2].carry' to `_4356_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[1].adder' to `_4353_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[1].carry' to `_4354_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[0].adder' to `_4340_'.
  renaming `$auto$alumacc.cc:470:replace_alu$657.slice[0].carry' to `_4341_'.
  renaming `$abc$12072$n1451' to `_0320_'.
  renaming `$abc$12072$n1463' to `_0329_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.C' to `_1957_'.
  renaming `$abc$12072$n1898_1' to `_0661_'.
  renaming `$abc$12072$n1464' to `_0330_'.
  renaming `$abc$12072$n2084_1' to `_0947_'.
  renaming `$abc$12072$n1900' to `_0663_'.
  renaming `$abc$12072$n1467' to `_0333_'.
  renaming `$abc$12072$n2079_1' to `_0939_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.C' to `_1956_'.
  renaming `$abc$12072$n2080_1' to `_0941_'.
  renaming `$abc$12072$n1457' to `_0325_'.
  renaming `$abc$12072$n1466' to `_0332_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[15].adder' to `_4321_'.
  renaming `$abc$12072$n2244' to `_1123_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[14].adder' to `_4319_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[14].carry' to `_4320_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[13].adder' to `_4317_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[13].carry' to `_4318_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[12].adder' to `_4315_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[12].carry' to `_4316_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[11].adder' to `_4313_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[11].carry' to `_4314_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[10].adder' to `_4311_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[10].carry' to `_4312_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[9].adder' to `_4338_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[9].carry' to `_4339_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[8].adder' to `_4336_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[8].carry' to `_4337_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[7].adder' to `_4334_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[7].carry' to `_4335_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[6].adder' to `_4332_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[6].carry' to `_4333_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[5].adder' to `_4330_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[5].carry' to `_4331_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[4].adder' to `_4328_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[4].carry' to `_4329_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[3].adder' to `_4326_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[3].carry' to `_4327_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[2].adder' to `_4324_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[2].carry' to `_4325_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[1].adder' to `_4322_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[1].carry' to `_4323_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[0].adder' to `_4309_'.
  renaming `$auto$alumacc.cc:470:replace_alu$654.slice[0].carry' to `_4310_'.
  renaming `$abc$12072$n1875_1' to `_0630_'.
  renaming `$abc$12072$n1781' to `_0539_'.
  renaming `$abc$12072$n2078_1' to `_0938_'.
  renaming `$abc$12072$n1776' to `_0535_'.
  renaming `$abc$12072$n1465' to `_0331_'.
  renaming `$abc$12072$n1470' to `_0336_'.
  renaming `$abc$12072$n1777' to `_0536_'.
  renaming `$abc$12072$n1866' to `_0621_'.
  renaming `$abc$12072$n1471' to `_0337_'.
  renaming `$abc$12072$n1772' to `_0533_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[14].adder' to `_4290_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12090' to `_1993_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[13].adder' to `_4288_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[13].carry' to `_4289_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[12].adder' to `_4286_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[12].carry' to `_4287_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[11].adder' to `_4284_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[11].carry' to `_4285_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[10].adder' to `_4282_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[10].carry' to `_4283_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[9].adder' to `_4307_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[9].carry' to `_4308_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[8].adder' to `_4305_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[8].carry' to `_4306_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[7].adder' to `_4303_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[7].carry' to `_4304_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[6].adder' to `_4301_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[6].carry' to `_4302_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[5].adder' to `_4299_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[5].carry' to `_4300_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[4].adder' to `_4297_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[4].carry' to `_4298_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[3].adder' to `_4295_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[3].carry' to `_4296_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[2].adder' to `_4293_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[2].carry' to `_4294_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[1].adder' to `_4291_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[1].carry' to `_4292_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[0].adder' to `_4280_'.
  renaming `$auto$alumacc.cc:470:replace_alu$651.slice[0].carry' to `_4281_'.
  renaming `$abc$12072$n1773' to `_0534_'.
  renaming `$abc$12072$n1768' to `_0530_'.
  renaming `$abc$12072$n1769_1' to `_0531_'.
  renaming `$abc$12072$n1764_1' to `_0528_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1605' to `_4859_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1606' to `_4860_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1607' to `_4861_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1608' to `_4862_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1609' to `_4863_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1610' to `_4864_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1611' to `_4865_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1612' to `_4866_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1613' to `_4867_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1614' to `_4868_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1615' to `_4869_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1616' to `_4870_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1617' to `_4871_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1618' to `_4872_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1619' to `_4873_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1620' to `_4874_'.
  renaming `$abc$12072$n2075_1' to `_0933_'.
  renaming `$abc$12072$n2074_1' to `_0932_'.
  renaming `$abc$12072$n2076_1' to `_0935_'.
  renaming `$abc$12072$n2086_1' to `_0950_'.
  renaming `$abc$12072$n2081_1' to `_0942_'.
  renaming `$abc$12072$n2072_1' to `_0929_'.
  renaming `$abc$12072$n2077_1' to `_0936_'.
  renaming `$abc$12072$n1708_1' to `_0496_'.
  renaming `$abc$12072$n2293' to `_1168_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13133' to `_3036_'.
  renaming `$abc$12072$n1988' to `_0802_'.
  renaming `$abc$12072$n1986' to `_0799_'.
  renaming `$abc$12072$n1984' to `_0796_'.
  renaming `$abc$12072$n2073_1' to `_0930_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.C' to `_1955_'.
  renaming `$abc$12072$n2070_1' to `_0926_'.
  renaming `$abc$12072$n1468' to `_0334_'.
  renaming `$abc$12072$n1856_1' to `_0607_'.
  renaming `$abc$12072$n1998' to `_0818_'.
  renaming `$abc$12072$n2067_1' to `_0920_'.
  renaming `$abc$12072$n1473' to `_0339_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.C' to `_1954_'.
  renaming `$abc$12072$n2066_1' to `_0919_'.
  renaming `$abc$12072$n1472' to `_0338_'.
  renaming `$abc$12072$n1477' to `_0342_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[15].adder' to `_4261_'.
  renaming `$abc$12072$n2243' to `_1122_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[14].adder' to `_4259_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[14].carry' to `_4260_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[13].adder' to `_4257_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[13].carry' to `_4258_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[12].adder' to `_4255_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[12].carry' to `_4256_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[11].adder' to `_4253_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[11].carry' to `_4254_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[10].adder' to `_4251_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[10].carry' to `_4252_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[9].adder' to `_4278_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[9].carry' to `_4279_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[8].adder' to `_4276_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[8].carry' to `_4277_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[7].adder' to `_4274_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[7].carry' to `_4275_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[6].adder' to `_4272_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[6].carry' to `_4273_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[5].adder' to `_4270_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[5].carry' to `_4271_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[4].adder' to `_4268_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[4].carry' to `_4269_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[3].adder' to `_4266_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[3].carry' to `_4267_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[2].adder' to `_4264_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[2].carry' to `_4265_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[1].adder' to `_4262_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[1].carry' to `_4263_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[0].adder' to `_4249_'.
  renaming `$auto$alumacc.cc:470:replace_alu$645.slice[0].carry' to `_4250_'.
  renaming `$abc$12072$n1479' to `_0343_'.
  renaming `$abc$12072$n1765_1' to `_0529_'.
  renaming `$abc$12072$n2063_1' to `_0914_'.
  renaming `$abc$12072$n1760_1' to `_0526_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1666' to `_4875_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1667' to `_4876_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1668' to `_4877_'.
  renaming `$abc$12072$n2062_1' to `_0913_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[14].adder' to `_4230_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12089' to `_1992_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[13].adder' to `_4228_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[13].carry' to `_4229_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[12].adder' to `_4226_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[12].carry' to `_4227_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[11].adder' to `_4224_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[11].carry' to `_4225_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[10].adder' to `_4222_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[10].carry' to `_4223_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[9].adder' to `_4247_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[9].carry' to `_4248_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[8].adder' to `_4245_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[8].carry' to `_4246_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[7].adder' to `_4243_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[7].carry' to `_4244_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[6].adder' to `_4241_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[6].carry' to `_4242_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[5].adder' to `_4239_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[5].carry' to `_4240_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[4].adder' to `_4237_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[4].carry' to `_4238_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[3].adder' to `_4235_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[3].carry' to `_4236_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[2].adder' to `_4233_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[2].carry' to `_4234_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[1].adder' to `_4231_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[1].carry' to `_4232_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[0].adder' to `_4220_'.
  renaming `$auto$alumacc.cc:470:replace_alu$642.slice[0].carry' to `_4221_'.
  renaming `$abc$12072$n2065' to `_0917_'.
  renaming `$abc$12072$n382' to `_1832_'.
  renaming `$abc$12072$n2064_1' to `_0916_'.
  renaming `$abc$12072$n1475' to `_0341_'.
  renaming `$abc$12072$n1483' to `_0347_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.C' to `_1953_'.
  renaming `$abc$12072$n1905_1' to `_0673_'.
  renaming `$abc$12072$n1485' to `_0348_'.
  renaming `$abc$12072$n2061_1' to `_0911_'.
  renaming `$abc$12072$n2068_1' to `_0922_'.
  renaming `$abc$12072$n1481' to `_0345_'.
  renaming `$abc$12072$n1489' to `_0350_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[15].adder' to `_4201_'.
  renaming `$abc$12072$n2240' to `_1119_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[14].adder' to `_4199_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[14].carry' to `_4200_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[13].adder' to `_4197_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[13].carry' to `_4198_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[12].adder' to `_4195_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[12].carry' to `_4196_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[11].adder' to `_4193_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[11].carry' to `_4194_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[10].adder' to `_4191_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[10].carry' to `_4192_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[9].adder' to `_4218_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[9].carry' to `_4219_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[8].adder' to `_4216_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[8].carry' to `_4217_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[7].adder' to `_4214_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[7].carry' to `_4215_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[6].adder' to `_4212_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[6].carry' to `_4213_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[5].adder' to `_4210_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[5].carry' to `_4211_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[4].adder' to `_4208_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[4].carry' to `_4209_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[3].adder' to `_4206_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[3].carry' to `_4207_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[2].adder' to `_4204_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[2].carry' to `_4205_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[1].adder' to `_4202_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[1].carry' to `_4203_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[0].adder' to `_4189_'.
  renaming `$auto$alumacc.cc:470:replace_alu$639.slice[0].carry' to `_4190_'.
  renaming `$abc$12072$n1492_1' to `_0353_'.
  renaming `$abc$12072$n1868' to `_0623_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.C' to `_1952_'.
  renaming `$abc$12072$n1761' to `_0527_'.
  renaming `$abc$12072$n2060_1' to `_0910_'.
  renaming `$abc$12072$n1756' to `_0524_'.
  renaming `$abc$12072$n1487' to `_0349_'.
  renaming `$abc$12072$n1494_1' to `_0356_'.
  renaming `$abc$12072$n1757' to `_0525_'.
  renaming `$abc$12072$n1867_1' to `_0622_'.
  renaming `$abc$12072$n1495' to `_0357_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[16].adder' to `_4170_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12088' to `_1991_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[15].adder' to `_4168_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[15].carry' to `_4169_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[14].adder' to `_4166_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[14].carry' to `_4167_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[13].adder' to `_4164_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[13].carry' to `_4165_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[12].adder' to `_4162_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[12].carry' to `_4163_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[11].adder' to `_4160_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[11].carry' to `_4161_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[10].adder' to `_4158_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[10].carry' to `_4159_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[9].adder' to `_4187_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[9].carry' to `_4188_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[8].adder' to `_4185_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[8].carry' to `_4186_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[7].adder' to `_4183_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[7].carry' to `_4184_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[6].adder' to `_4181_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[6].carry' to `_4182_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[5].adder' to `_4179_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[5].carry' to `_4180_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[4].adder' to `_4177_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[4].carry' to `_4178_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[3].adder' to `_4175_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[3].carry' to `_4176_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[2].adder' to `_4173_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[2].carry' to `_4174_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[1].adder' to `_4171_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[1].carry' to `_4172_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[0].adder' to `_4156_'.
  renaming `$auto$alumacc.cc:470:replace_alu$636.slice[0].carry' to `_4157_'.
  renaming `$abc$12072$n1752' to `_0523_'.
  renaming `$abc$12072$n1751' to `_0522_'.
  renaming `$abc$12072$n1747' to `_0520_'.
  renaming `$abc$12072$n1746' to `_0519_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13149' to `_3052_'.
  renaming `$abc$12072$n1909_1' to `_0681_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1692' to `_4878_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1693' to `_4879_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1694' to `_4880_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1695' to `_4881_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1696' to `_4882_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1697' to `_4883_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1698' to `_4884_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1699' to `_4885_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1700' to `_4886_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1701' to `_4887_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1702' to `_4888_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1703' to `_4889_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1704' to `_4890_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1705' to `_4891_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1706' to `_4892_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1707' to `_4893_'.
  renaming `$abc$12072$n2059_1' to `_0908_'.
  renaming `$abc$12072$n2058_1' to `_0907_'.
  renaming `$abc$12072$n2057_1' to `_0905_'.
  renaming `$abc$12072$n2055_1' to `_0902_'.
  renaming `$abc$12072$n2056_1' to `_0904_'.
  renaming `$abc$12072$n2054_1' to `_0901_'.
  renaming `$abc$12072$n2053_1' to `_0899_'.
  renaming `$abc$12072$n2052_1' to `_0898_'.
  renaming `$abc$12072$n375' to `_1828_'.
  renaming `$abc$12072$n2069_1' to `_0923_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.C' to `_1951_'.
  renaming `$abc$12072$n2050_1' to `_0895_'.
  renaming `$abc$12072$n1493' to `_0354_'.
  renaming `$abc$12072$n1497' to `_0360_'.
  renaming `$abc$12072$n1865_1' to `_0620_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.C' to `_1950_'.
  renaming `$abc$12072$n1514' to `_0372_'.
  renaming `$abc$12072$n2049_1' to `_0893_'.
  renaming `$abc$12072$n2051_1' to `_0896_'.
  renaming `$abc$12072$n1496_1' to `_0359_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[15].adder' to `_4138_'.
  renaming `$abc$12072$n2239' to `_1117_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[14].adder' to `_4136_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[14].carry' to `_4137_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[13].adder' to `_4134_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[13].carry' to `_4135_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[12].adder' to `_4132_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[12].carry' to `_4133_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[11].adder' to `_4130_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[11].carry' to `_4131_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[10].adder' to `_4128_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[10].carry' to `_4129_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[9].adder' to `_4154_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[9].carry' to `_4155_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[8].adder' to `_4152_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[8].carry' to `_4153_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[7].adder' to `_4150_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[7].carry' to `_4151_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[6].adder' to `_4148_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[6].carry' to `_4149_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[5].adder' to `_4146_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[5].carry' to `_4147_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[4].adder' to `_4144_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[4].carry' to `_4145_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[3].adder' to `_4142_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[3].carry' to `_4143_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[2].adder' to `_4140_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[2].carry' to `_4141_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[1].carry' to `_4139_'.
  renaming `$auto$alumacc.cc:470:replace_alu$633.slice[0].adder' to `_4127_'.
  renaming `$abc$12072$n1714_1' to `_0502_'.
  renaming `$abc$12072$n1519' to `_0375_'.
  renaming `$abc$12072$n1857_1' to `_0609_'.
  renaming `$abc$12072$n1521' to `_0376_'.
  renaming `$abc$12072$n1896_1' to `_0657_'.
  renaming `$abc$12072$n2071_1' to `_0927_'.
  renaming `$abc$12072$n1903_1' to `_0669_'.
  renaming `$abc$12072$n1893_1' to `_0652_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12087' to `_1990_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[15].carry' to `_4117_'.
  renaming `$abc$12072$n2241' to `_1120_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[14].carry' to `_4116_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12086' to `_1989_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[13].carry' to `_4115_'.
  renaming `$abc$12072$n2238' to `_1116_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[12].carry' to `_4114_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12085' to `_1988_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[11].carry' to `_4113_'.
  renaming `$abc$12072$n2242' to `_1121_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[10].carry' to `_4112_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12084' to `_1987_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[9].carry' to `_4126_'.
  renaming `$abc$12072$n2237' to `_1115_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[8].carry' to `_4125_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12083' to `_1986_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[7].carry' to `_4124_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12082' to `_1985_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[6].carry' to `_4123_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12081' to `_1984_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[5].carry' to `_4122_'.
  renaming `$abc$12072$n2245' to `_1124_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[4].carry' to `_4121_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12080' to `_1983_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[3].carry' to `_4120_'.
  renaming `$abc$12072$n2249' to `_1128_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[2].carry' to `_4119_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12079' to `_1982_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[1].carry' to `_4118_'.
  renaming `$abc$12072$n2236' to `_1114_'.
  renaming `$auto$alumacc.cc:470:replace_alu$628.slice[0].carry' to `_4111_'.
  renaming `$abc$12072$n1891_1' to `_0648_'.
  renaming `$abc$12072$n1892_1' to `_0650_'.
  renaming `$abc$12072$n1890_1' to `_0646_'.
  renaming `$abc$12072$n1887' to `_0643_'.
  renaming `$abc$12072$n1888_1' to `_0644_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1744' to `_4894_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1745' to `_4895_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1746' to `_4896_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1747' to `_4897_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1748' to `_4898_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1749' to `_4899_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1750' to `_4900_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1751' to `_4901_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1752' to `_4902_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1753' to `_4903_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1754' to `_4904_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1755' to `_4905_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1756' to `_4906_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1757' to `_4907_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1758' to `_4908_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1759' to `_4909_'.
  renaming `$abc$12072$n2048_1' to `_0892_'.
  renaming `$abc$12072$n2088_1' to `_0953_'.
  renaming `$abc$12072$n2047_1' to `_0890_'.
  renaming `$abc$12072$n2045_1' to `_0888_'.
  renaming `$abc$12072$n2044_1' to `_0887_'.
  renaming `$abc$12072$n2040_1' to `_0882_'.
  renaming `$abc$12072$n2039_1' to `_0880_'.
  renaming `$abc$12072$n2036_1' to `_0876_'.
  renaming `$abc$12072$n373' to `_1827_'.
  renaming `$abc$12072$n2089_1' to `_0954_'.
  renaming `$abc$12072$n1517' to `_0374_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.C' to `_1949_'.
  renaming `$abc$12072$n1524' to `_0378_'.
  renaming `$abc$12072$n1855_1' to `_0605_'.
  renaming `$abc$12072$n1526' to `_0379_'.
  renaming `$abc$12072$n2037_1' to `_0877_'.
  renaming `$abc$12072$n1895' to `_0655_'.
  renaming `$abc$12072$n1912_1' to `_0688_'.
  renaming `$abc$12072$n2033_1' to `_0871_'.
  renaming `$abc$12072$n1906_1' to `_0675_'.
  renaming `$abc$12072$n1515' to `_0373_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12078' to `_1981_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[15].carry' to `_4101_'.
  renaming `$abc$12072$n2235' to `_1113_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[14].carry' to `_4100_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12077' to `_1980_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[13].carry' to `_4099_'.
  renaming `$abc$12072$n2232' to `_1110_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[12].carry' to `_4098_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12076' to `_1979_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[11].carry' to `_4097_'.
  renaming `$abc$12072$n2233' to `_1111_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[10].carry' to `_4096_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12075' to `_1978_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[9].carry' to `_4110_'.
  renaming `$abc$12072$n2231' to `_1109_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[8].carry' to `_4109_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12074' to `_1977_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[7].carry' to `_4108_'.
  renaming `$abc$12072$n2230' to `_1108_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[6].carry' to `_4107_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12073' to `_1976_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[5].carry' to `_4106_'.
  renaming `$abc$12072$n2229' to `_1107_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[4].carry' to `_4105_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[3].carry' to `_4104_'.
  renaming `$abc$12072$n2227' to `_1105_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[2].carry' to `_4103_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[1].carry' to `_4102_'.
  renaming `$abc$12072$n2226' to `_1104_'.
  renaming `$auto$alumacc.cc:470:replace_alu$623.slice[0].carry' to `_4095_'.
  renaming `$abc$12072$n1882_1' to `_0638_'.
  renaming `$abc$12072$n1874' to `_0629_'.
  renaming `$abc$12072$n1872_1' to `_0627_'.
  renaming `$abc$12072$n1871_1' to `_0626_'.
  renaming `$abc$12072$n1869_1' to `_0624_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1793' to `_4910_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1794' to `_4911_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1795' to `_4912_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1796' to `_4913_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1797' to `_4914_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1798' to `_4915_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1799' to `_4916_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1800' to `_4917_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1801' to `_4918_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1802' to `_4919_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1803' to `_4920_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1804' to `_4921_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1805' to `_4922_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1806' to `_4923_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1807' to `_4924_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1808' to `_4925_'.
  renaming `$abc$12072$n2035' to `_0874_'.
  renaming `$abc$12072$n2030_1' to `_0867_'.
  renaming `$abc$12072$n2029_1' to `_0864_'.
  renaming `$abc$12072$n2031_1' to `_0868_'.
  renaming `$abc$12072$n2028_1' to `_0863_'.
  renaming `$abc$12072$n2027_1' to `_0861_'.
  renaming `$abc$12072$n2026_1' to `_0860_'.
  renaming `$abc$12072$n2032_1' to `_0870_'.
  renaming `$abc$12072$n371' to `_1826_'.
  renaming `$abc$12072$n2084' to `_0946_'.
  renaming `$abc$12072$n2082' to `_0943_'.
  renaming `$abc$12072$n2080' to `_0940_'.
  renaming `$abc$12072$n361' to `_1819_'.
  renaming `$abc$12072$n1876' to `_0631_'.
  renaming `$abc$12072$n1878_1' to `_0633_'.
  renaming `$abc$12072$n1863_1' to `_0618_'.
  renaming `$abc$12072$n1877_1' to `_0632_'.
  renaming `$abc$12072$n1879_1' to `_0634_'.
  renaming `$abc$12072$n1861_1' to `_0616_'.
  renaming `$abc$12072$n1859_1' to `_0613_'.
  renaming `$abc$12072$n1858_1' to `_0611_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1863' to `_4926_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1864' to `_4927_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1865' to `_4928_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1866' to `_4929_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1867' to `_4930_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1868' to `_4931_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1869' to `_4932_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1870' to `_4933_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1871' to `_4934_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1872' to `_4935_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1873' to `_4936_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1874' to `_4937_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1875' to `_4938_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1876' to `_4939_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1877' to `_4940_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1878' to `_4941_'.
  renaming `$abc$12072$n2025_1' to `_0858_'.
  renaming `$abc$12072$n2038_1' to `_0879_'.
  renaming `$abc$12072$n2034_1' to `_0873_'.
  renaming `$abc$12072$n2022_1' to `_0854_'.
  renaming `$abc$12072$n2023_1' to `_0855_'.
  renaming `$abc$12072$n2021_1' to `_0852_'.
  renaming `$abc$12072$n2020_1' to `_0851_'.
  renaming `$abc$12072$n359' to `_1809_'.
  renaming `$abc$12072$n1852_1' to `_0602_'.
  renaming `$abc$12072$n1530' to `_0382_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.C' to `_1948_'.
  renaming `$abc$12072$n2019_1' to `_0849_'.
  renaming `$abc$12072$n1536_1' to `_0386_'.
  renaming `$abc$12072$n1850_1' to `_0600_'.
  renaming `$abc$12072$n2018_1' to `_0848_'.
  renaming `$abc$12072$n1848_1' to `_0598_'.
  renaming `$abc$12072$n1528' to `_0380_'.
  renaming `$abc$12072$n1847_1' to `_0597_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[15].carry' to `_4085_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[14].carry' to `_4084_'.
  renaming `$abc$12072$n2228' to `_1106_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[13].carry' to `_4083_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[12].carry' to `_4082_'.
  renaming `$abc$12072$n2234' to `_1112_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[11].carry' to `_4081_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[10].carry' to `_4080_'.
  renaming `$abc$12072$n2225' to `_1103_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[9].carry' to `_4094_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[8].carry' to `_4093_'.
  renaming `$abc$12072$n2224' to `_1102_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[7].carry' to `_4092_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[6].carry' to `_4091_'.
  renaming `$abc$12072$n2251' to `_1130_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[5].carry' to `_4090_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[4].carry' to `_4089_'.
  renaming `$abc$12072$n2222' to `_1101_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[3].carry' to `_4088_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[2].carry' to `_4087_'.
  renaming `$abc$12072$n2221' to `_1100_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[1].carry' to `_4086_'.
  renaming `$auto$alumacc.cc:470:replace_alu$612.slice[0].carry' to `_4079_'.
  renaming `$abc$12072$n1846_1' to `_0596_'.
  renaming `$abc$12072$n1845_1' to `_0595_'.
  renaming `$abc$12072$n1843_1' to `_0591_'.
  renaming `$abc$12072$n1842_1' to `_0589_'.
  renaming `$abc$12072$n1841_1' to `_0587_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1912' to `_4942_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1913' to `_4943_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1914' to `_4944_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1915' to `_4945_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1916' to `_4946_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1917' to `_4947_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1918' to `_4948_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1919' to `_4949_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1920' to `_4950_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1921' to `_4951_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1922' to `_4952_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1923' to `_4953_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1924' to `_4954_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1925' to `_4955_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1926' to `_4956_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1927' to `_4957_'.
  renaming `$abc$12072$n2017_1' to `_0846_'.
  renaming `$abc$12072$n2015_1' to `_0843_'.
  renaming `$abc$12072$n2016_1' to `_0845_'.
  renaming `$abc$12072$n2013_1' to `_0840_'.
  renaming `$abc$12072$n2012_1' to `_0839_'.
  renaming `$abc$12072$n2010_1' to `_0836_'.
  renaming `$abc$12072$n2009_1' to `_0833_'.
  renaming `$abc$12072$n357' to `_1803_'.
  renaming `$abc$12072$n2078' to `_0937_'.
  renaming `$abc$12072$n2076' to `_0934_'.
  renaming `$abc$12072$n2074' to `_0931_'.
  renaming `$abc$12072$n350' to `_1775_'.
  renaming `$abc$12072$n1836_1' to `_0581_'.
  renaming `$abc$12072$n1835_1' to `_0580_'.
  renaming `$abc$12072$n1854_1' to `_0604_'.
  renaming `$abc$12072$n1880' to `_0636_'.
  renaming `$abc$12072$n1833_1' to `_0579_'.
  renaming `$abc$12072$n1862_1' to `_0617_'.
  renaming `$abc$12072$n1881_1' to `_0637_'.
  renaming `$abc$12072$n1832_1' to `_0578_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1982' to `_4958_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1983' to `_4959_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1984' to `_4960_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1985' to `_4961_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1986' to `_4962_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1987' to `_4963_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1988' to `_4964_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1989' to `_4965_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1990' to `_4966_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1991' to `_4967_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1992' to `_4968_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1993' to `_4969_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1994' to `_4970_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1995' to `_4971_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1996' to `_4972_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$1997' to `_4973_'.
  renaming `$abc$12072$n2011_1' to `_0837_'.
  renaming `$abc$12072$n2024_1' to `_0857_'.
  renaming `$abc$12072$n2008_1' to `_0832_'.
  renaming `$abc$12072$n2041_1' to `_0883_'.
  renaming `$abc$12072$n2007_1' to `_0830_'.
  renaming `$abc$12072$n2042_1' to `_0885_'.
  renaming `$abc$12072$n2005' to `_0828_'.
  renaming `$abc$12072$n2004_1' to `_0827_'.
  renaming `$abc$12072$n348' to `_1768_'.
  renaming `$abc$12072$n2014_1' to `_0842_'.
  renaming `$abc$12072$n1538' to `_0388_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.C' to `_1947_'.
  renaming `$abc$12072$n1840_1' to `_0586_'.
  renaming `$abc$12072$n1539' to `_0389_'.
  renaming `$abc$12072$n1998_1' to `_0819_'.
  renaming `$abc$12072$n1827_1' to `_0573_'.
  renaming `$abc$12072$n1826_1' to `_0572_'.
  renaming `$abc$12072$n1825_1' to `_0571_'.
  renaming `$abc$12072$n1996_1' to `_0816_'.
  renaming `$abc$12072$n1824_1' to `_0570_'.
  renaming `$abc$12072$n1537' to `_0387_'.
  renaming `$abc$12072$n2214' to `_1094_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[15].carry' to `_4069_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[14].carry' to `_4068_'.
  renaming `$abc$12072$n2213' to `_1093_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[13].carry' to `_4067_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[12].carry' to `_4066_'.
  renaming `$abc$12072$n2215' to `_1095_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[11].carry' to `_4065_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[10].carry' to `_4064_'.
  renaming `$abc$12072$n2217' to `_1097_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[9].carry' to `_4078_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[8].carry' to `_4077_'.
  renaming `$abc$12072$n2216' to `_1096_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[7].carry' to `_4076_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[6].carry' to `_4075_'.
  renaming `$abc$12072$n2212' to `_1092_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[5].carry' to `_4074_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[4].carry' to `_4073_'.
  renaming `$abc$12072$n2210' to `_1090_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[3].carry' to `_4072_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[2].carry' to `_4071_'.
  renaming `$abc$12072$n2209' to `_1089_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[1].carry' to `_4070_'.
  renaming `$auto$alumacc.cc:470:replace_alu$601.slice[0].carry' to `_4063_'.
  renaming `$abc$12072$n1820_1' to `_0568_'.
  renaming `$abc$12072$n1819_1' to `_0566_'.
  renaming `$abc$12072$n1821_1' to `_0569_'.
  renaming `$abc$12072$n1815_1' to `_0565_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2031' to `_4974_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2032' to `_4975_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2033' to `_4976_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2034' to `_4977_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2035' to `_4978_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2036' to `_4979_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2037' to `_4980_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2038' to `_4981_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2039' to `_4982_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2040' to `_4983_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2041' to `_4984_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2042' to `_4985_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2043' to `_4986_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2044' to `_4987_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2045' to `_4988_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2046' to `_4989_'.
  renaming `$abc$12072$n1999_1' to `_0820_'.
  renaming `$abc$12072$n1997_1' to `_0817_'.
  renaming `$abc$12072$n1993_1' to `_0811_'.
  renaming `$abc$12072$n1992_1' to `_0810_'.
  renaming `$abc$12072$n1994_1' to `_0813_'.
  renaming `$abc$12072$n1991_1' to `_0808_'.
  renaming `$abc$12072$n1989_1' to `_0804_'.
  renaming `$abc$12072$n1988_1' to `_0803_'.
  renaming `$abc$12072$n346' to `_1760_'.
  renaming `$abc$12072$n1541' to `_0391_'.
  renaming `$abc$12072$n1838_1' to `_0583_'.
  renaming `$abc$12072$n1543' to `_0393_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.C' to `_1946_'.
  renaming `$abc$12072$n1987_1' to `_0801_'.
  renaming `$abc$12072$n1837_1' to `_0582_'.
  renaming `$abc$12072$n1804_1' to `_0556_'.
  renaming `$abc$12072$n1990_1' to `_0807_'.
  renaming `$abc$12072$n1803' to `_0555_'.
  renaming `$abc$12072$n1540' to `_0390_'.
  renaming `$abc$12072$n1802_1' to `_0554_'.
  renaming `$abc$12072$n1545_1' to `_0395_'.
  renaming `$abc$12072$n2208' to `_1088_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[15].carry' to `_4053_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[14].carry' to `_4052_'.
  renaming `$abc$12072$n2206' to `_1086_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[13].carry' to `_4051_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[12].carry' to `_4050_'.
  renaming `$abc$12072$n2204' to `_1084_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[11].carry' to `_4049_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[10].carry' to `_4048_'.
  renaming `$abc$12072$n2205' to `_1085_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[9].carry' to `_4062_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[8].carry' to `_4061_'.
  renaming `$abc$12072$n2203' to `_1083_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[7].carry' to `_4060_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[6].carry' to `_4059_'.
  renaming `$abc$12072$n2202' to `_1082_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[5].carry' to `_4058_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[4].carry' to `_4057_'.
  renaming `$abc$12072$n2211' to `_1091_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[3].carry' to `_4056_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[2].carry' to `_4055_'.
  renaming `$abc$12072$n2201' to `_1081_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[1].carry' to `_4054_'.
  renaming `$auto$alumacc.cc:470:replace_alu$596.slice[0].carry' to `_4047_'.
  renaming `$abc$12072$n1800_1' to `_0553_'.
  renaming `$abc$12072$n1799_1' to `_0550_'.
  renaming `$abc$12072$n1798_1' to `_0549_'.
  renaming `$abc$12072$n1797' to `_0548_'.
  renaming `$abc$12072$n1796_1' to `_0547_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2080' to `_4990_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2081' to `_4991_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2082' to `_4992_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2083' to `_4993_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2084' to `_4994_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2085' to `_4995_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2086' to `_4996_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2087' to `_4997_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2088' to `_4998_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2089' to `_4999_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2090' to `_5000_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2091' to `_5001_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2092' to `_5002_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2093' to `_5003_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2094' to `_5004_'.
  renaming `$auto$simplemap.cc:373:simplemap_dff$2095' to `_5005_'.
  renaming `$abc$12072$n2000_1' to `_0822_'.
  renaming `$abc$12072$n1995_1' to `_0814_'.
  renaming `$abc$12072$n1986_1' to `_0800_'.
  renaming `$abc$12072$n1982_1' to `_0794_'.
  renaming `$abc$12072$n1981_1' to `_0792_'.
  renaming `$abc$12072$n1980_1' to `_0791_'.
  renaming `$abc$12072$n1979_1' to `_0789_'.
  renaming `$abc$12072$n1978_1' to `_0788_'.
  renaming `$abc$12072$n338' to `_1730_'.
  renaming `$abc$12072$n336' to `_1721_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12192' to `_2095_'.
  renaming `$abc$12072$n2348' to `_1221_'.
  renaming `$abc$12072$n2274' to `_1151_'.
  renaming `$abc$12072$n1546_1' to `_0397_'.
  renaming `$abc$12072$n2207' to `_1087_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12193' to `_2096_'.
  renaming `$abc$12072$n2349' to `_1222_'.
  renaming `$abc$12072$n1984_1' to `_0797_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12116' to `_2019_'.
  renaming `$abc$12072$n334' to `_1714_'.
  renaming `$abc$12072$n2350' to `_1223_'.
  renaming `$abc$12072$n2072' to `_0928_'.
  renaming `$abc$12072$n2199' to `_1079_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12194' to `_2097_'.
  renaming `$abc$12072$n2351' to `_1224_'.
  renaming `$abc$12072$n1839_1' to `_0584_'.
  renaming `$abc$12072$n327' to `_1686_'.
  renaming `$abc$12072$n1544_1' to `_0394_'.
  renaming `$abc$12072$n1977_1' to `_0786_'.
  renaming `$abc$12072$n2070' to `_0925_'.
  renaming `$abc$12072$n325' to `_1676_'.
  renaming `$abc$12072$n1552_1' to `_0404_'.
  renaming `$abc$12072$n1550_1' to `_0403_'.
  renaming `$abc$12072$n1922_1' to `_0707_'.
  renaming `$abc$12072$n2198' to `_1078_'.
  renaming `$abc$12072$n1982' to `_0793_'.
  renaming `$abc$12072$n1983_1' to `_0795_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.C' to `_1945_'.
  renaming `$abc$12072$n1548_1' to `_0400_'.
  renaming `$abc$12072$n1556_1' to `_0409_'.
  renaming `$abc$12072$n1831_1' to `_0577_'.
  renaming `$abc$12072$n1558' to `_0410_'.
  renaming `$abc$12072$n1976_1' to `_0785_'.
  renaming `$abc$12072$n2197' to `_1077_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[15].carry' to `_4037_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[14].carry' to `_4036_'.
  renaming `$abc$12072$n2196' to `_1076_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[13].carry' to `_4035_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[12].carry' to `_4034_'.
  renaming `$abc$12072$n2195' to `_1075_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[11].carry' to `_4033_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[10].carry' to `_4032_'.
  renaming `$abc$12072$n2193' to `_1073_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[9].carry' to `_4046_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[8].carry' to `_4045_'.
  renaming `$abc$12072$n2192' to `_1072_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[7].carry' to `_4044_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[6].carry' to `_4043_'.
  renaming `$abc$12072$n2194' to `_1074_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[5].carry' to `_4042_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[4].carry' to `_4041_'.
  renaming `$abc$12072$n2200' to `_1080_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[3].carry' to `_4040_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[2].carry' to `_4039_'.
  renaming `$abc$12072$n2191' to `_1071_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[1].carry' to `_4038_'.
  renaming `$auto$alumacc.cc:470:replace_alu$591.slice[0].carry' to `_4031_'.
  renaming `$abc$12072$n1073' to `_0014_'.
  renaming `$abc$12072$n1051' to `_0006_'.
  renaming `$abc$12072$n1015' to `_0003_'.
  renaming `$abc$12072$n973' to `_1934_'.
  renaming `$abc$12072$n886' to `_1921_'.
  renaming `$abc$12072$n787' to `_1908_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12196' to `_2099_'.
  renaming `$abc$12072$n2352' to `_1225_'.
  renaming `$abc$12072$n2273' to `_1150_'.
  renaming `$abc$12072$n2218' to `_1098_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12197' to `_2100_'.
  renaming `$abc$12072$n2353' to `_1226_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12117' to `_2020_'.
  renaming `$abc$12072$n323' to `_1675_'.
  renaming `$abc$12072$n2356' to `_1229_'.
  renaming `$abc$12072$n2190' to `_1070_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12198' to `_2101_'.
  renaming `$abc$12072$n2363' to `_1237_'.
  renaming `$abc$12072$n1975' to `_0783_'.
  renaming `$abc$12072$n2068' to `_0921_'.
  renaming `$abc$12072$n314' to `_1672_'.
  renaming `$abc$12072$n1828_1' to `_0575_'.
  renaming `$abc$12072$n1553_1' to `_0406_'.
  renaming `$abc$12072$n1562' to `_0414_'.
  renaming `$abc$12072$n2219' to `_1099_'.
  renaming `$abc$12072$n312' to `_1671_'.
  renaming `$abc$12072$n1565_1' to `_0416_'.
  renaming `$abc$12072$n2066' to `_0918_'.
  renaming `$abc$12072$n1974_1' to `_0782_'.
  renaming `$abc$12072$n2188' to `_1069_'.
  renaming `$abc$12072$n2064' to `_0915_'.
  renaming `$abc$12072$n2062' to `_0912_'.
  renaming `$abc$12072$n2060' to `_0909_'.
  renaming `$abc$12072$n310' to `_1670_'.
  renaming `$abc$12072$n2361' to `_1235_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12200' to `_2103_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12199' to `_2102_'.
  renaming `$abc$12072$n2271' to `_1148_'.
  renaming `$abc$12072$n1954' to `_0752_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13142' to `_3045_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12201' to `_2104_'.
  renaming `$abc$12072$n2357' to `_1230_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12118' to `_2021_'.
  renaming `$abc$12072$n2058' to `_0906_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12202' to `_2105_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13141' to `_3044_'.
  renaming `$abc$12072$n2358' to `_1231_'.
  renaming `$abc$12072$n1560' to `_0412_'.
  renaming `$abc$12072$n2272' to `_1149_'.
  renaming `$abc$12072$n1972_1' to `_0779_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13140' to `_3043_'.
  renaming `$abc$12072$n303' to `_1667_'.
  renaming `$abc$12072$n1813_1' to `_0563_'.
  renaming `$abc$12072$n2359' to `_1232_'.
  renaming `$abc$12072$n1567_1' to `_0419_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12203' to `_2106_'.
  renaming `$abc$12072$n2360' to `_1234_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13139' to `_3042_'.
  renaming `$abc$12072$n1568' to `_0420_'.
  renaming `$abc$12072$n1971_1' to `_0777_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13138' to `_3041_'.
  renaming `$abc$12072$n301' to `_1666_'.
  renaming `$abc$12072$n2056' to `_0903_'.
  renaming `$abc$12072$n1952' to `_0749_'.
  renaming `$abc$12072$n299' to `_1664_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13137' to `_3040_'.
  renaming `$abc$12072$n1973_1' to `_0780_'.
  renaming `$abc$12072$n1980' to `_0790_'.
  renaming `$abc$12072$n1566' to `_0417_'.
  renaming `$abc$12072$n1569' to `_0421_'.
  renaming `$abc$12072$n1811_1' to `_0561_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.C' to `_1944_'.
  renaming `$abc$12072$n1570' to `_0423_'.
  renaming `$abc$12072$n1985_1' to `_0798_'.
  renaming `$abc$12072$n2054' to `_0900_'.
  renaming `$abc$12072$n1587_1' to `_0428_'.
  renaming `$abc$12072$n1970_1' to `_0776_'.
  renaming `$abc$12072$n2052' to `_0897_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[15].carry' to `_4021_'.
  renaming `$abc$12072$n2187' to `_1068_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[14].carry' to `_4020_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[13].carry' to `_4019_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[12].carry' to `_4018_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[11].carry' to `_4017_'.
  renaming `$abc$12072$n2183' to `_1065_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[10].carry' to `_4016_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[9].carry' to `_4030_'.
  renaming `$abc$12072$n2179' to `_1060_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[8].carry' to `_4029_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[7].carry' to `_4028_'.
  renaming `$abc$12072$n2178' to `_1059_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[6].carry' to `_4027_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[5].carry' to `_4026_'.
  renaming `$abc$12072$n2181' to `_1063_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[4].carry' to `_4025_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[3].carry' to `_4024_'.
  renaming `$abc$12072$n2180' to `_1062_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[2].carry' to `_4023_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[1].carry' to `_4022_'.
  renaming `$abc$12072$n2176' to `_1057_'.
  renaming `$auto$alumacc.cc:470:replace_alu$580.slice[0].carry' to `_4015_'.
  renaming `$abc$12072$n2050' to `_0894_'.
  renaming `$abc$12072$n1806_1' to `_0558_'.
  renaming `$abc$12072$n295' to `_1660_'.
  renaming `$abc$12072$n2001_1' to `_0823_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.C' to `_1943_'.
  renaming `$abc$12072$n1592' to `_0432_'.
  renaming `$abc$12072$n1805_1' to `_0557_'.
  renaming `$abc$12072$n1594' to `_0433_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12419' to `_2322_'.
  renaming `$abc$12072$n1969_1' to `_0773_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[15].carry' to `_4005_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[14].carry' to `_4004_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[13].carry' to `_4003_'.
  renaming `$abc$12072$n2173' to `_1054_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[12].carry' to `_4002_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[11].carry' to `_4001_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[10].carry' to `_4000_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[9].carry' to `_4014_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[8].carry' to `_4013_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[7].carry' to `_4012_'.
  renaming `$abc$12072$n2103' to `_0974_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[6].carry' to `_4011_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[5].carry' to `_4010_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[4].carry' to `_4009_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[3].carry' to `_4008_'.
  renaming `$abc$12072$n2105' to `_0977_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[2].carry' to `_4007_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[1].carry' to `_4006_'.
  renaming `$auto$alumacc.cc:470:replace_alu$569.slice[0].carry' to `_3999_'.
  renaming `$abc$12072$n1978' to `_0787_'.
  renaming `$abc$12072$n1976' to `_0784_'.
  renaming `$abc$12072$n1974' to `_0781_'.
  renaming `$abc$12072$n695' to `_1895_'.
  renaming `$abc$12072$n610' to `_1882_'.
  renaming `$abc$12072$n501' to `_1868_'.
  renaming `$abc$12072$n449' to `_1858_'.
  renaming `$abc$12072$n441' to `_1856_'.
  renaming `$abc$12072$n418' to `_1848_'.
  renaming `$abc$12072$n414' to `_1847_'.
  renaming `$abc$12072$n411' to `_1846_'.
  renaming `$abc$12072$n403' to `_1842_'.
  renaming `$abc$12072$n400' to `_1841_'.
  renaming `$abc$12072$n391' to `_1836_'.
  renaming `$abc$12072$n388' to `_1835_'.
  renaming `$abc$12072$n380' to `_1831_'.
  renaming `$abc$12072$n377' to `_1829_'.
  renaming `$abc$12072$n366' to `_1825_'.
  renaming `$abc$12072$n363' to `_1824_'.
  renaming `$abc$12072$n355' to `_1795_'.
  renaming `$abc$12072$n352' to `_1784_'.
  renaming `$abc$12072$n343' to `_1748_'.
  renaming `$abc$12072$n340' to `_1736_'.
  renaming `$abc$12072$n332' to `_1706_'.
  renaming `$abc$12072$n329' to `_1694_'.
  renaming `$abc$12072$n319' to `_1674_'.
  renaming `$abc$12072$n316' to `_1673_'.
  renaming `$abc$12072$n308' to `_1669_'.
  renaming `$abc$12072$n305' to `_1668_'.
  renaming `$abc$12072$n294' to `_1659_'.
  renaming `$abc$12072$n289' to `_1656_'.
  renaming `$abc$12072$n270' to `_1490_'.
  renaming `$abc$12072$n2002_1' to `_0825_'.
  renaming `$abc$12072$n293' to `_1658_'.
  renaming `$abc$12072$n1597_1' to `_0435_'.
  renaming `$abc$12072$n1590' to `_0431_'.
  renaming `$abc$12072$n2048' to `_0891_'.
  renaming `$abc$12072$n2107' to `_0980_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12204' to `_2107_'.
  renaming `$abc$12072$n1599_1' to `_0436_'.
  renaming `$abc$12072$n2109' to `_0983_'.
  renaming `$abc$12072$n2046' to `_0889_'.
  renaming `$abc$12072$n2044' to `_0886_'.
  renaming `$abc$12072$n2042' to `_0884_'.
  renaming `$abc$12072$n201' to `_0834_'.
  renaming `$abc$12072$n192' to `_0702_'.
  renaming `$abc$12072$n191' to `_0682_'.
  renaming `$abc$12072$n184' to `_0585_'.
  renaming `$abc$12072$n182' to `_0567_'.
  renaming `$abc$12072$n177' to `_0532_'.
  renaming `$abc$12072$n168' to `_0474_'.
  renaming `$abc$12072$n164' to `_0467_'.
  renaming `$abc$12072$n163' to `_0459_'.
  renaming `$abc$12072$n161' to `_0442_'.
  renaming `$abc$12072$n291' to `_1657_'.
  renaming `$abc$12072$n280' to `_1590_'.
  renaming `$abc$12072$n274' to `_1531_'.
  renaming `$abc$12072$n266' to `_1445_'.
  renaming `$abc$12072$n263' to `_1417_'.
  renaming `$abc$12072$n257' to `_1405_'.
  renaming `$abc$12072$n253' to `_1374_'.
  renaming `$abc$12072$n248' to `_1331_'.
  renaming `$abc$12072$n243' to `_1301_'.
  renaming `$abc$12072$n236' to `_1233_'.
  renaming `$abc$12072$n232' to `_1194_'.
  renaming `$abc$12072$n224' to `_1118_'.
  renaming `$abc$12072$n218' to `_1061_'.
  renaming `$abc$12072$n213' to `_1014_'.
  renaming `$abc$12072$n2362' to `_1236_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12205' to `_2108_'.
  renaming `$abc$12072$n2364' to `_1238_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12206' to `_2109_'.
  renaming `$abc$12072$n2368' to `_1242_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12207' to `_2110_'.
  renaming `$abc$12072$n2369' to `_1243_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12208' to `_2111_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12209' to `_2112_'.
  renaming `$abc$12072$n2366' to `_1240_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12210' to `_2113_'.
  renaming `$abc$12072$n2365' to `_1239_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12211' to `_2114_'.
  renaming `$abc$12072$n2367' to `_1241_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12212' to `_2115_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12138' to `_2041_'.
  renaming `$abc$12072$n207' to `_0924_'.
  renaming `$abc$12072$n203' to `_0865_'.
  renaming `$abc$12072$n199' to `_0805_'.
  renaming `$abc$12072$n197' to `_0774_'.
  renaming `$abc$12072$n188' to `_0635_'.
  renaming `$abc$12072$n186' to `_0614_'.
  renaming `$abc$12072$n180' to `_0552_'.
  renaming `$abc$12072$n178' to `_0537_'.
  renaming `$abc$12072$n173' to `_0505_'.
  renaming `$abc$12072$n159' to `_0430_'.
  renaming `$abc$12072$n157' to `_0422_'.
  renaming `$abc$12072$n151' to `_0368_'.
  renaming `$abc$12072$n149' to `_0351_'.
  renaming `$abc$12072$n140' to `_0276_'.
  renaming `$abc$12072$n138' to `_0251_'.
  renaming `$abc$12072$n132' to `_0191_'.
  renaming `$abc$12072$n2374' to `_1246_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12213' to `_2116_'.
  renaming `$abc$12072$n2400' to `_1275_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12214' to `_2117_'.
  renaming `$abc$12072$n2399' to `_1273_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12215' to `_2118_'.
  renaming `$abc$12072$n2384' to `_1256_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12216' to `_2119_'.
  renaming `$abc$12072$n2375' to `_1247_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12217' to `_2120_'.
  renaming `$abc$12072$n2376' to `_1248_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12218' to `_2121_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12219' to `_2122_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12220' to `_2123_'.
  renaming `$abc$12072$n2296' to `_1171_'.
  renaming `$abc$12072$n130' to `_0171_'.
  renaming `$abc$12072$n118' to `_0044_'.
  renaming `$abc$12072$n2383' to `_1255_'.
  renaming `$abc$12072$n116' to `_0027_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12221' to `_2124_'.
  renaming `$abc$12072$n2377' to `_1249_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12222' to `_2125_'.
  renaming `$abc$12072$n2378' to `_1250_'.
  renaming `$abc$12072$n107' to `_0013_'.
  renaming `$abc$12072$n105' to `_0005_'.
  renaming `$abc$12072$n92' to `_1925_'.
  renaming `$abc$12072$n90' to `_1922_'.
  renaming `$abc$12072$n80' to `_1909_'.
  renaming `$abc$12072$n78' to `_1907_'.
  renaming `$abc$12072$n71' to `_1896_'.
  renaming `$abc$12072$n69' to `_1894_'.
  renaming `$abc$12072$n59' to `_1878_'.
  renaming `$abc$12072$n155' to `_0401_'.
  renaming `$abc$12072$n153' to `_0381_'.
  renaming `$abc$12072$n148' to `_0344_'.
  renaming `$abc$12072$n145' to `_0317_'.
  renaming `$abc$12072$n144' to `_0307_'.
  renaming `$abc$12072$n142' to `_0295_'.
  renaming `$abc$12072$n136' to `_0232_'.
  renaming `$abc$12072$n134' to `_0214_'.
  renaming `$abc$12072$n129' to `_0162_'.
  renaming `$abc$12072$n123' to `_0101_'.
  renaming `$abc$12072$n121' to `_0080_'.
  renaming `$abc$12072$n115' to `_0026_'.
  renaming `$abc$12072$n112' to `_0018_'.
  renaming `$abc$12072$n110' to `_0015_'.
  renaming `$abc$12072$n104' to `_0004_'.
  renaming `$abc$12072$n100' to `_0000_'.
  renaming `$abc$12072$n98' to `_1935_'.
  renaming `$abc$12072$n97' to `_1933_'.
  renaming `$abc$12072$n95' to `_1926_'.
  renaming `$abc$12072$n86' to `_1915_'.
  renaming `$abc$12072$n85' to `_1912_'.
  renaming `$abc$12072$n83' to `_1911_'.
  renaming `$abc$12072$n76' to `_1902_'.
  renaming `$abc$12072$n74' to `_1899_'.
  renaming `$abc$12072$n68' to `_1891_'.
  renaming `$abc$12072$n64' to `_1884_'.
  renaming `$abc$12072$n62' to `_1883_'.
  renaming `$abc$12072$n56' to `_1871_'.
  renaming `$abc$12072$n53' to `_1870_'.
  renaming `$abc$12072$n52' to `_1869_'.
  renaming `$abc$12072$n50' to `_1867_'.
  renaming `$abc$12072$n43' to `_1851_'.
  renaming `$abc$12072$n38' to `_1830_'.
  renaming `$abc$12072$n30' to `_1665_'.
  renaming `$abc$12072$n24' to `_1274_'.
  renaming `$abc$12072$n23' to `_1175_'.
  renaming `$abc$12072$n3619' to `_1823_'.
  renaming `$abc$12072$n3617' to `_1822_'.
  renaming `$abc$12072$n3615' to `_1821_'.
  renaming `$abc$12072$n3610' to `_1820_'.
  renaming `$abc$12072$n3607' to `_1818_'.
  renaming `$abc$12072$n3605' to `_1817_'.
  renaming `$abc$12072$n3601' to `_1816_'.
  renaming `$abc$12072$n3599' to `_1814_'.
  renaming `$abc$12072$n3596' to `_1813_'.
  renaming `$abc$12072$n3594' to `_1812_'.
  renaming `$abc$12072$n3592' to `_1811_'.
  renaming `$abc$12072$n3591' to `_1810_'.
  renaming `$abc$12072$n3586' to `_1808_'.
  renaming `$abc$12072$n3581' to `_1807_'.
  renaming `$abc$12072$n3579' to `_1806_'.
  renaming `$abc$12072$n3575' to `_1805_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12223' to `_2126_'.
  renaming `$abc$12072$n2379' to `_1251_'.
  renaming `$abc$12072$n1967_1' to `_0771_'.
  renaming `$abc$12072$n57' to `_1873_'.
  renaming `$abc$12072$n1793' to `_0545_'.
  renaming `$abc$12072$n2040' to `_0881_'.
  renaming `$abc$12072$n47' to `_1863_'.
  renaming `$abc$12072$n2111' to `_0986_'.
  renaming `$abc$12072$n1972' to `_0778_'.
  renaming `$abc$12072$n1966_1' to `_0770_'.
  renaming `$abc$12072$n1970' to `_0775_'.
  renaming `$abc$12072$n1588_1' to `_0429_'.
  renaming `$abc$12072$n1603_1' to `_0439_'.
  renaming `$abc$12072$n1849_1' to `_0599_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.C' to `_1942_'.
  renaming `$abc$12072$n1609_1' to `_0441_'.
  renaming `$abc$12072$n1959_1' to `_0760_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12224' to `_2127_'.
  renaming `$abc$12072$n2380' to `_1252_'.
  renaming `$abc$12072$n1789_1' to `_0543_'.
  renaming `$abc$12072$n3573' to `_1804_'.
  renaming `$abc$12072$n3569' to `_1802_'.
  renaming `$abc$12072$n1958_1' to `_0759_'.
  renaming `$abc$12072$n1601' to `_0437_'.
  renaming `$abc$12072$n3564' to `_1801_'.
  renaming `$abc$12072$n1611_1' to `_0444_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[15].carry' to `_3989_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[14].carry' to `_3988_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[13].carry' to `_3987_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[12].carry' to `_3986_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[11].carry' to `_3985_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[10].carry' to `_3984_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[9].carry' to `_3998_'.
  renaming `$abc$12072$n2113' to `_0989_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[8].carry' to `_3997_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[7].carry' to `_3996_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[6].carry' to `_3995_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[5].carry' to `_3994_'.
  renaming `$abc$12072$n2115' to `_0992_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[4].carry' to `_3993_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[3].carry' to `_3992_'.
  renaming `$abc$12072$n2117' to `_0995_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[2].carry' to `_3991_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[1].carry' to `_3990_'.
  renaming `$auto$alumacc.cc:470:replace_alu$558.slice[0].carry' to `_3983_'.
  renaming `$abc$12072$n3562' to `_1800_'.
  renaming `$abc$12072$n3559' to `_1799_'.
  renaming `$abc$12072$n3557' to `_1798_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12119' to `_2022_'.
  renaming `$abc$12072$n3553' to `_1797_'.
  renaming `$abc$12072$n3551' to `_1796_'.
  renaming `$abc$12072$n3548' to `_1794_'.
  renaming `$abc$12072$n3546' to `_1793_'.
  renaming `$abc$12072$n3545' to `_1792_'.
  renaming `$abc$12072$n3544' to `_1791_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12225' to `_2128_'.
  renaming `$abc$12072$n2381' to `_1253_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12226' to `_2129_'.
  renaming `$abc$12072$n2382' to `_1254_'.
  renaming `$abc$12072$n3539' to `_1790_'.
  renaming `$abc$12072$n3535' to `_1789_'.
  renaming `$abc$12072$n3533' to `_1788_'.
  renaming `$abc$12072$n3529' to `_1787_'.
  renaming `$abc$12072$n3527' to `_1786_'.
  renaming `$abc$12072$n3524' to `_1785_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12227' to `_2130_'.
  renaming `$abc$12072$n2385' to `_1257_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12228' to `_2131_'.
  renaming `$abc$12072$n2392' to `_1266_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12229' to `_2132_'.
  renaming `$abc$12072$n2389' to `_1261_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12230' to `_2133_'.
  renaming `$abc$12072$n2386' to `_1258_'.
  renaming `$abc$12072$n3518' to `_1783_'.
  renaming `$abc$12072$n3516' to `_1782_'.
  renaming `$abc$12072$n3513' to `_1781_'.
  renaming `$abc$12072$n2038' to `_0878_'.
  renaming `$abc$12072$n2036' to `_0875_'.
  renaming `$abc$12072$n2034' to `_0872_'.
  renaming `$abc$12072$n2032' to `_0869_'.
  renaming `$abc$12072$n3511' to `_1780_'.
  renaming `$abc$12072$n3507' to `_1779_'.
  renaming `$abc$12072$n3505' to `_1778_'.
  renaming `$abc$12072$n3502' to `_1777_'.
  renaming `$abc$12072$n3500' to `_1776_'.
  renaming `$abc$12072$n3499' to `_1774_'.
  renaming `$abc$12072$n3498' to `_1773_'.
  renaming `$abc$12072$n3493' to `_1772_'.
  renaming `$abc$12072$n3488' to `_1771_'.
  renaming `$abc$12072$n3486' to `_1770_'.
  renaming `$abc$12072$n3482' to `_1769_'.
  renaming `$abc$12072$n3478' to `_1767_'.
  renaming `$abc$12072$n3476' to `_1766_'.
  renaming `$abc$12072$n3471' to `_1765_'.
  renaming `$abc$12072$n3469' to `_1764_'.
  renaming `$abc$12072$n3466' to `_1763_'.
  renaming `$abc$12072$n3464' to `_1762_'.
  renaming `$abc$12072$n3460' to `_1761_'.
  renaming `$abc$12072$n3458' to `_1759_'.
  renaming `$abc$12072$n3455' to `_1758_'.
  renaming `$abc$12072$n3453' to `_1757_'.
  renaming `$abc$12072$n3452' to `_1756_'.
  renaming `$abc$12072$n3451' to `_1755_'.
  renaming `$abc$12072$n3446' to `_1754_'.
  renaming `$abc$12072$n3442' to `_1753_'.
  renaming `$abc$12072$n3440' to `_1752_'.
  renaming `$abc$12072$n3435' to `_1751_'.
  renaming `$abc$12072$n3432' to `_1750_'.
  renaming `$abc$12072$n3430' to `_1749_'.
  renaming `$abc$12072$n3425' to `_1747_'.
  renaming `$abc$12072$n3423' to `_1746_'.
  renaming `$abc$12072$n45' to `_1859_'.
  renaming `$abc$12072$n3420' to `_1745_'.
  renaming `$abc$12072$n3418' to `_1744_'.
  renaming `$abc$12072$n3414' to `_1743_'.
  renaming `$abc$12072$n3412' to `_1742_'.
  renaming `$abc$12072$n3409' to `_1741_'.
  renaming `$abc$12072$n3407' to `_1740_'.
  renaming `$abc$12072$n3406' to `_1739_'.
  renaming `$abc$12072$n3405' to `_1738_'.
  renaming `$abc$12072$n3400' to `_1737_'.
  renaming `$abc$12072$n3395' to `_1735_'.
  renaming `$abc$12072$n3390' to `_1734_'.
  renaming `$abc$12072$n3388' to `_1733_'.
  renaming `$abc$12072$n3385' to `_1732_'.
  renaming `$abc$12072$n3383' to `_1731_'.
  renaming `$abc$12072$n3378' to `_1729_'.
  renaming `$abc$12072$n3376' to `_1728_'.
  renaming `$abc$12072$n3373' to `_1727_'.
  renaming `$abc$12072$n3371' to `_1726_'.
  renaming `$abc$12072$n3367' to `_1725_'.
  renaming `$abc$12072$n3365' to `_1724_'.
  renaming `$abc$12072$n3362' to `_1723_'.
  renaming `$abc$12072$n3360' to `_1722_'.
  renaming `$abc$12072$n3359' to `_1720_'.
  renaming `$abc$12072$n3358' to `_1719_'.
  renaming `$abc$12072$n3353' to `_1718_'.
  renaming `$abc$12072$n3348' to `_1717_'.
  renaming `$abc$12072$n3344' to `_1716_'.
  renaming `$abc$12072$n3342' to `_1715_'.
  renaming `$abc$12072$n3339' to `_1713_'.
  renaming `$abc$12072$n3337' to `_1712_'.
  renaming `$abc$12072$n1612_1' to `_0445_'.
  renaming `$abc$12072$n1961_1' to `_0763_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.C' to `_1941_'.
  renaming `$abc$12072$n1780' to `_0538_'.
  renaming `$abc$12072$n3332' to `_1711_'.
  renaming `$abc$12072$n1960_1' to `_0762_'.
  renaming `$abc$12072$n1610_1' to `_0443_'.
  renaming `$abc$12072$n3330' to `_1710_'.
  renaming `$abc$12072$n1614_1' to `_0447_'.
  renaming `$abc$12072$n3327' to `_1709_'.
  renaming `$abc$12072$n1619_1' to `_0448_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[15].carry' to `_3973_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[14].carry' to `_3972_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[13].carry' to `_3971_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[12].carry' to `_3970_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[11].carry' to `_3969_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[10].carry' to `_3968_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[9].carry' to `_3982_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[8].carry' to `_3981_'.
  renaming `$abc$12072$n2119' to `_0998_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[7].carry' to `_3980_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[6].carry' to `_3979_'.
  renaming `$abc$12072$n2123' to `_1004_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[5].carry' to `_3978_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[4].carry' to `_3977_'.
  renaming `$abc$12072$n2121' to `_1001_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[3].carry' to `_3976_'.
  renaming `$abc$12072$n2126' to `_1009_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[2].carry' to `_3975_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[1].carry' to `_3974_'.
  renaming `$auto$alumacc.cc:470:replace_alu$547.slice[0].carry' to `_3967_'.
  renaming `$abc$12072$n3325' to `_1708_'.
  renaming `$abc$12072$n3321' to `_1707_'.
  renaming `$abc$12072$n3319' to `_1705_'.
  renaming `$abc$12072$n3316' to `_1704_'.
  renaming `$abc$12072$n3314' to `_1703_'.
  renaming `$abc$12072$n3313' to `_1702_'.
  renaming `$abc$12072$n3312' to `_1701_'.
  renaming `$abc$12072$n3304' to `_1700_'.
  renaming `$abc$12072$n3302' to `_1699_'.
  renaming `$abc$12072$n3298' to `_1698_'.
  renaming `$abc$12072$n3296' to `_1697_'.
  renaming `$abc$12072$n3293' to `_1696_'.
  renaming `$abc$12072$n1968' to `_0772_'.
  renaming `$abc$12072$n1966' to `_0769_'.
  renaming `$abc$12072$n1964' to `_0767_'.
  renaming `$abc$12072$n2124' to `_1006_'.
  renaming `$abc$12072$n2030' to `_0866_'.
  renaming `$abc$12072$n2028' to `_0862_'.
  renaming `$abc$12072$n2026' to `_0859_'.
  renaming `$abc$12072$n1962_1' to `_0765_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.C' to `_1940_'.
  renaming `$abc$12072$n1957_1' to `_0757_'.
  renaming `$abc$12072$n1613_1' to `_0446_'.
  renaming `$abc$12072$n1625' to `_0454_'.
  renaming `$abc$12072$n3291' to `_1695_'.
  renaming `$abc$12072$n1630_1' to `_0460_'.
  renaming `$abc$12072$n3286' to `_1693_'.
  renaming `$abc$12072$n1955_1' to `_0754_'.
  renaming `$abc$12072$n3284' to `_1692_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[15].carry' to `_3957_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[14].carry' to `_3956_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[13].carry' to `_3955_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[12].carry' to `_3954_'.
  renaming `$abc$12072$n2390' to `_1262_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[11].carry' to `_3953_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[10].carry' to `_3952_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[9].carry' to `_3966_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[8].carry' to `_3965_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[7].carry' to `_3964_'.
  renaming `$abc$12072$n2391' to `_1264_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[6].carry' to `_3963_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[5].carry' to `_3962_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[4].carry' to `_3961_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[3].carry' to `_3960_'.
  renaming `$abc$12072$n2483' to `_1334_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[2].carry' to `_3959_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[1].carry' to `_3958_'.
  renaming `$abc$12072$n2433' to `_1302_'.
  renaming `$auto$alumacc.cc:470:replace_alu$536.slice[0].carry' to `_3951_'.
  renaming `$abc$12072$n3281' to `_1691_'.
  renaming `$abc$12072$n3279' to `_1690_'.
  renaming `$abc$12072$n3275' to `_1689_'.
  renaming `$abc$12072$n3273' to `_1688_'.
  renaming `$abc$12072$n2024' to `_0856_'.
  renaming `$abc$12072$n2022' to `_0853_'.
  renaming `$abc$12072$n2020' to `_0850_'.
  renaming `$abc$12072$n3270' to `_1687_'.
  renaming `$abc$12072$n3268' to `_1685_'.
  renaming `$abc$12072$n3264' to `_1683_'.
  renaming `$abc$12072$n3263' to `_1682_'.
  renaming `$abc$12072$n3262' to `_1681_'.
  renaming `$abc$12072$n3261' to `_1680_'.
  renaming `$abc$12072$n3260' to `_1679_'.
  renaming `$abc$12072$n36' to `_1815_'.
  renaming `$abc$12072$n3259' to `_1678_'.
  renaming `$abc$12072$n3258' to `_1677_'.
  renaming `$abc$12072$n1953_1' to `_0751_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.C' to `_1939_'.
  renaming `$abc$12072$n1620_1' to `_0449_'.
  renaming `$abc$12072$n1814_1' to `_0564_'.
  renaming `$abc$12072$n1621_1' to `_0450_'.
  renaming `$abc$12072$n1952_1' to `_0750_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[15].carry' to `_3941_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[14].carry' to `_3940_'.
  renaming `$abc$12072$n2530' to `_1375_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[13].carry' to `_3939_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[12].carry' to `_3938_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[11].carry' to `_3937_'.
  renaming `$abc$12072$n2589' to `_1407_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[10].carry' to `_3936_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[9].carry' to `_3950_'.
  renaming `$abc$12072$n2566' to `_1404_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[8].carry' to `_3949_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[7].carry' to `_3948_'.
  renaming `$abc$12072$n2608' to `_1409_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[6].carry' to `_3947_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[5].carry' to `_3946_'.
  renaming `$abc$12072$n2603' to `_1408_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[4].carry' to `_3945_'.
  renaming `$abc$12072$n2610' to `_1411_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[3].carry' to `_3944_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[2].carry' to `_3943_'.
  renaming `$abc$12072$n2609' to `_1410_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[1].carry' to `_3942_'.
  renaming `$auto$alumacc.cc:470:replace_alu$525.slice[0].carry' to `_3935_'.
  renaming `$abc$12072$n2018' to `_0847_'.
  renaming `$abc$12072$n2016' to `_0844_'.
  renaming `$abc$12072$n2014' to `_0841_'.
  renaming `$abc$12072$n1954_1' to `_0753_'.
  renaming `$abc$12072$n2986' to `_1663_'.
  renaming `$abc$12072$n2982' to `_1662_'.
  renaming `$abc$12072$n28' to `_1589_'.
  renaming `$abc$12072$n2977' to `_1661_'.
  renaming `$abc$12072$n1638' to `_0465_'.
  renaming `$abc$12072$n1623' to `_0452_'.
  renaming `$abc$12072$n1810_1' to `_0560_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.C' to `_1938_'.
  renaming `$abc$12072$n1624_1' to `_0453_'.
  renaming `$abc$12072$n1951_1' to `_0748_'.
  renaming `$abc$12072$n1807_1' to `_0559_'.
  renaming `$abc$12072$n1949_1' to `_0745_'.
  renaming `$abc$12072$n1622_1' to `_0451_'.
  renaming `$abc$12072$n1627_1' to `_0456_'.
  renaming `$abc$12072$n2612' to `_1413_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[15].carry' to `_3925_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[14].carry' to `_3924_'.
  renaming `$abc$12072$n2611' to `_1412_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[13].carry' to `_3923_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[12].carry' to `_3922_'.
  renaming `$abc$12072$n2614' to `_1415_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[11].carry' to `_3921_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[10].carry' to `_3920_'.
  renaming `$abc$12072$n2613' to `_1414_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[9].carry' to `_3934_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[8].carry' to `_3933_'.
  renaming `$abc$12072$n2615' to `_1416_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[7].carry' to `_3932_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[6].carry' to `_3931_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[5].carry' to `_3930_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[4].carry' to `_3929_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[3].carry' to `_3928_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[2].carry' to `_3927_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[1].carry' to `_3926_'.
  renaming `$auto$alumacc.cc:470:replace_alu$514.slice[0].carry' to `_3919_'.
  renaming `$abc$12072$n2012' to `_0838_'.
  renaming `$abc$12072$n2010' to `_0835_'.
  renaming `$abc$12072$n2008' to `_0831_'.
  renaming `$abc$12072$n1851_1' to `_0601_'.
  renaming `$abc$12072$n18' to `_0551_'.
  renaming `$abc$12072$n1628' to `_0457_'.
  renaming `$abc$12072$n1948_1' to `_0744_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.C' to `_1937_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13144' to `_3047_'.
  renaming `$abc$12072$n1947_1' to `_0742_'.
  renaming `$abc$12072$n1626_1' to `_0455_'.
  renaming `$abc$12072$n1631' to `_0461_'.
  renaming `$abc$12072$n1633' to `_0462_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[15].carry' to `_3909_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[14].carry' to `_3908_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[13].carry' to `_3907_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[12].carry' to `_3906_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[11].carry' to `_3905_'.
  renaming `$abc$12072$n2632' to `_1418_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[10].carry' to `_3904_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[9].carry' to `_3918_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[8].carry' to `_3917_'.
  renaming `$abc$12072$n2646' to `_1423_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[7].carry' to `_3916_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[6].carry' to `_3915_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[5].carry' to `_3914_'.
  renaming `$abc$12072$n2642' to `_1419_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[4].carry' to `_3913_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[3].carry' to `_3912_'.
  renaming `$abc$12072$n2648' to `_1426_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[2].carry' to `_3911_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[1].carry' to `_3910_'.
  renaming `$auto$alumacc.cc:470:replace_alu$503.slice[0].carry' to `_3903_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13146' to `_3049_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13132' to `_3035_'.
  renaming `$abc$12072$n2006' to `_0829_'.
  renaming `$abc$12072$n2004' to `_0826_'.
  renaming `$abc$12072$n2002' to `_0824_'.
  renaming `$abc$12072$n1950_1' to `_0747_'.
  renaming `$abc$12072$n2000' to `_0821_'.
  renaming `$abc$12072$n13' to `_0170_'.
  renaming `$abc$12072$n1788_1' to `_0542_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.C' to `_1936_'.
  renaming `$abc$12072$n1956_1' to `_0756_'.
  renaming `$abc$12072$n1629_1' to `_0458_'.
  renaming `$abc$12072$n1636' to `_0464_'.
  renaming `$abc$12072$n1639' to `_0466_'.
  renaming `$abc$12072$n1946_1' to `_0741_'.
  renaming `$abc$12072$n2652' to `_1432_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[15].carry' to `_3893_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[14].carry' to `_3892_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[13].carry' to `_3891_'.
  renaming `$abc$12072$n2650' to `_1429_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[12].carry' to `_3890_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[11].carry' to `_3889_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[10].carry' to `_3888_'.
  renaming `$abc$12072$n2654' to `_1435_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[9].carry' to `_3902_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[8].carry' to `_3901_'.
  renaming `$abc$12072$n2656' to `_1439_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[7].carry' to `_3900_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[6].carry' to `_3899_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[5].carry' to `_3898_'.
  renaming `$abc$12072$n2655' to `_1437_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[4].carry' to `_3897_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[3].carry' to `_3896_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[2].carry' to `_3895_'.
  renaming `$abc$12072$n2657' to `_1441_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[1].carry' to `_3894_'.
  renaming `$auto$alumacc.cc:470:replace_alu$492.slice[0].carry' to `_3887_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13131' to `_3034_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13148' to `_3051_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13147' to `_3050_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13145' to `_3048_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13143' to `_3046_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12232' to `_2135_'.
  renaming `$abc$12072$n2388' to `_1260_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12233' to `_2136_'.
  renaming `$abc$12072$n2390_1' to `_1263_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12234' to `_2137_'.
  renaming `$abc$12072$n2391_1' to `_1265_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12235' to `_2138_'.
  renaming `$abc$12072$n2397' to `_1271_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12236' to `_2139_'.
  renaming `$abc$12072$n2393' to `_1267_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12237' to `_2140_'.
  renaming `$abc$12072$n2396' to `_1270_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12238' to `_2141_'.
  renaming `$abc$12072$n2394' to `_1268_'.
  renaming `$abc$12072$n2307' to `_1183_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13130' to `_3033_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13129' to `_3032_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13128' to `_3031_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13127' to `_3030_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13126' to `_3029_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13125' to `_3028_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13124' to `_3027_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13123' to `_3026_'.
  renaming `$abc$12072$n3266' to `_1684_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12239' to `_2142_'.
  renaming `$abc$12072$n2395' to `_1269_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12240' to `_2143_'.
  renaming `$abc$12072$n2398' to `_1272_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12241' to `_2144_'.
  renaming `$abc$12072$n2403' to `_1276_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12242' to `_2145_'.
  renaming `$abc$12072$n2427' to `_1300_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12243' to `_2146_'.
  renaming `$abc$12072$n2426' to `_1299_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12244' to `_2147_'.
  renaming `$abc$12072$n2413' to `_1286_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12245' to `_2148_'.
  renaming `$abc$12072$n2404' to `_1277_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12153' to `_2056_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13122' to `_3025_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13121' to `_3024_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13120' to `_3023_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13119' to `_3022_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13118' to `_3021_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13117' to `_3020_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13116' to `_3019_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13115' to `_3018_'.
  renaming `$abc$12072$n1586' to `_0427_'.
  renaming `$abc$12072$n1161' to `_0028_'.
  renaming `$abc$12072$n1162' to `_0029_'.
  renaming `$abc$12072$n1596' to `_0434_'.
  renaming `$abc$12072$n1163' to `_0030_'.
  renaming `$abc$12072$n1576' to `_0425_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12246' to `_2149_'.
  renaming `$abc$12072$n2405' to `_1278_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12247' to `_2150_'.
  renaming `$abc$12072$n2412' to `_1285_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12248' to `_2151_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12249' to `_2152_'.
  renaming `$abc$12072$n2406' to `_1279_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12250' to `_2153_'.
  renaming `$abc$12072$n2407' to `_1280_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12251' to `_2154_'.
  renaming `$abc$12072$n2408' to `_1281_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12252' to `_2155_'.
  renaming `$abc$12072$n2409' to `_1282_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12253' to `_2156_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12154' to `_2057_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13114' to `_3017_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13113' to `_3016_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13112' to `_3015_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13111' to `_3014_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13110' to `_3013_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13109' to `_3012_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13108' to `_3011_'.
  renaming `$abc$12072$n1571' to `_0424_'.
  renaming `$abc$12072$n1581' to `_0426_'.
  renaming `$abc$12072$n1166' to `_0032_'.
  renaming `$abc$12072$n1165' to `_0031_'.
  renaming `$abc$12072$n1542_1' to `_0392_'.
  renaming `$abc$12072$n1555' to `_0407_'.
  renaming `$abc$12072$n2410' to `_1283_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12254' to `_2157_'.
  renaming `$abc$12072$n2411' to `_1284_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12255' to `_2158_'.
  renaming `$abc$12072$n2414' to `_1287_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12256' to `_2159_'.
  renaming `$abc$12072$n2419' to `_1292_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12257' to `_2160_'.
  renaming `$abc$12072$n2415' to `_1288_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12258' to `_2161_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12259' to `_2162_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12260' to `_2163_'.
  renaming `$abc$12072$n2416' to `_1289_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12261' to `_2164_'.
  renaming `$abc$12072$n2314' to `_1189_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13107' to `_3010_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13106' to `_3009_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13105' to `_3008_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13104' to `_3007_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13103' to `_3006_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13102' to `_3005_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13101' to `_3004_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13100' to `_3003_'.
  renaming `$abc$12072$n1547' to `_0398_'.
  renaming `$abc$12072$n1532' to `_0383_'.
  renaming `$abc$12072$n1167' to `_0033_'.
  renaming `$abc$12072$n1533' to `_0384_'.
  renaming `$abc$12072$n1168' to `_0034_'.
  renaming `$abc$12072$n1534' to `_0385_'.
  renaming `$abc$12072$n2417' to `_1290_'.
  renaming `$abc$12072$n1513_1' to `_0371_'.
  renaming `$abc$12072$n1169_1' to `_0035_'.
  renaming `$abc$12072$n1523' to `_0377_'.
  renaming `$abc$12072$n1170' to `_0036_'.
  renaming `$abc$12072$n1503' to `_0364_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12262' to `_2165_'.
  renaming `$abc$12072$n2418' to `_1291_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12263' to `_2166_'.
  renaming `$abc$12072$n2424' to `_1297_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12264' to `_2167_'.
  renaming `$abc$12072$n2420' to `_1293_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12265' to `_2168_'.
  renaming `$abc$12072$n2423' to `_1296_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12266' to `_2169_'.
  renaming `$abc$12072$n2421' to `_1294_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12267' to `_2170_'.
  renaming `$abc$12072$n2422' to `_1295_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12268' to `_2171_'.
  renaming `$abc$12072$n2425' to `_1298_'.
  renaming `$abc$12072$n2342' to `_1217_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13099' to `_3002_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13098' to `_3001_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13097' to `_3000_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13096' to `_2999_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13095' to `_2998_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13094' to `_2997_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13093' to `_2996_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13092' to `_2995_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12269' to `_2172_'.
  renaming `$abc$12072$n2445' to `_1303_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12270' to `_2173_'.
  renaming `$abc$12072$n2454' to `_1312_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12271' to `_2174_'.
  renaming `$abc$12072$n2453' to `_1311_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12272' to `_2175_'.
  renaming `$abc$12072$n2446' to `_1304_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12273' to `_2176_'.
  renaming `$abc$12072$n2452' to `_1310_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12274' to `_2177_'.
  renaming `$abc$12072$n2447' to `_1305_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12275' to `_2178_'.
  renaming `$abc$12072$n2448' to `_1306_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12155' to `_2058_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13091' to `_2994_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13090' to `_2993_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13089' to `_2992_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13088' to `_2991_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13087' to `_2990_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13086' to `_2989_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13085' to `_2988_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13084' to `_2987_'.
  renaming `$abc$12072$n1498' to `_0361_'.
  renaming `$abc$12072$n1172' to `_0037_'.
  renaming `$abc$12072$n1508' to `_0367_'.
  renaming `$abc$12072$n1173' to `_0038_'.
  renaming `$abc$12072$n1474' to `_0340_'.
  renaming `$abc$12072$n1469' to `_0335_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12276' to `_2179_'.
  renaming `$abc$12072$n2451' to `_1309_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12277' to `_2180_'.
  renaming `$abc$12072$n2449' to `_1307_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12278' to `_2181_'.
  renaming `$abc$12072$n2450' to `_1308_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12279' to `_2182_'.
  renaming `$abc$12072$n2456' to `_1313_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12280' to `_2183_'.
  renaming `$abc$12072$n2457' to `_1314_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12281' to `_2184_'.
  renaming `$abc$12072$n2458' to `_1315_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12282' to `_2185_'.
  renaming `$abc$12072$n2460' to `_1316_'.
  renaming `$abc$12072$n2341' to `_1216_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13083' to `_2986_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13082' to `_2985_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13081' to `_2984_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13080' to `_2983_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13079' to `_2982_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13078' to `_2981_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13077' to `_2980_'.
  renaming `$abc$12072$n2312' to `_1188_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12127' to `_2030_'.
  renaming `$abc$12072$n2311' to `_1187_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12128' to `_2031_'.
  renaming `$abc$12072$n2295' to `_1170_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12129' to `_2032_'.
  renaming `$abc$12072$n2286' to `_1161_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12130' to `_2033_'.
  renaming `$abc$12072$n2287' to `_1162_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12131' to `_2034_'.
  renaming `$abc$12072$n2294' to `_1169_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12132' to `_2035_'.
  renaming `$abc$12072$n2325' to `_1200_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12103' to `_2006_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12106' to `_2009_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12283' to `_2186_'.
  renaming `$abc$12072$n2461' to `_1317_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12284' to `_2187_'.
  renaming `$abc$12072$n2462' to `_1318_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12285' to `_2188_'.
  renaming `$abc$12072$n2464' to `_1319_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12286' to `_2189_'.
  renaming `$abc$12072$n2465' to `_1320_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12287' to `_2190_'.
  renaming `$abc$12072$n2466' to `_1321_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12288' to `_2191_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12289' to `_2192_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12290' to `_2193_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12291' to `_2194_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12156' to `_2059_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13076' to `_2979_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13075' to `_2978_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13074' to `_2977_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13073' to `_2976_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13072' to `_2975_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13071' to `_2974_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13070' to `_2973_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13069' to `_2972_'.
  renaming `$abc$12072$n1482' to `_0346_'.
  renaming `$abc$12072$n1459' to `_0326_'.
  renaming `$abc$12072$n1174' to `_0039_'.
  renaming `$abc$12072$n1461' to `_0328_'.
  renaming `$abc$12072$n1460' to `_0327_'.
  renaming `$abc$12072$n1440' to `_0308_'.
  renaming `$abc$12072$n1175' to `_0040_'.
  renaming `$abc$12072$n1450_1' to `_0319_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12292' to `_2195_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12293' to `_2196_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12294' to `_2197_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12295' to `_2198_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12296' to `_2199_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12297' to `_2200_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12298' to `_2201_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12299' to `_2202_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12300' to `_2203_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12301' to `_2204_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12302' to `_2205_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12303' to `_2206_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12304' to `_2207_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12305' to `_2208_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12157' to `_2060_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13068' to `_2971_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13067' to `_2970_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13066' to `_2969_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13065' to `_2968_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13064' to `_2967_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13063' to `_2966_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13062' to `_2965_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13061' to `_2964_'.
  renaming `$abc$12072$n2288' to `_1163_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12133' to `_2036_'.
  renaming `$abc$12072$n2289' to `_1164_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12134' to `_2037_'.
  renaming `$abc$12072$n2290' to `_1165_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12135' to `_2038_'.
  renaming `$abc$12072$n2291' to `_1166_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12136' to `_2039_'.
  renaming `$abc$12072$n2292' to `_1167_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12137' to `_2040_'.
  renaming `$abc$12072$n2321' to `_1196_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12162' to `_2065_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12139' to `_2042_'.
  renaming `$abc$12072$n2258' to `_1135_'.
  renaming `$abc$12072$n2261' to `_1138_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12306' to `_2209_'.
  renaming `$abc$12072$n2468' to `_1322_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12307' to `_2210_'.
  renaming `$abc$12072$n2469' to `_1323_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12308' to `_2211_'.
  renaming `$abc$12072$n2470' to `_1324_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12309' to `_2212_'.
  renaming `$abc$12072$n2472' to `_1325_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12310' to `_2213_'.
  renaming `$abc$12072$n2473' to `_1326_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12311' to `_2214_'.
  renaming `$abc$12072$n2475' to `_1327_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12312' to `_2215_'.
  renaming `$abc$12072$n2476' to `_1328_'.
  renaming `$abc$12072$n2319' to `_1193_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12313' to `_2216_'.
  renaming `$abc$12072$n2477' to `_1329_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12314' to `_2217_'.
  renaming `$abc$12072$n2479' to `_1330_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12315' to `_2218_'.
  renaming `$abc$12072$n2480' to `_1332_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12316' to `_2219_'.
  renaming `$abc$12072$n2481' to `_1333_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12317' to `_2220_'.
  renaming `$abc$12072$n2484' to `_1336_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12318' to `_2221_'.
  renaming `$abc$12072$n2483_1' to `_1335_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12319' to `_2222_'.
  renaming `$abc$12072$n2486' to `_1337_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12163' to `_2066_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13060' to `_2963_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13059' to `_2962_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13058' to `_2961_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13057' to `_2960_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13056' to `_2959_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13055' to `_2958_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13054' to `_2957_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13053' to `_2956_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13052' to `_2955_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13051' to `_2954_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13050' to `_2953_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13049' to `_2952_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13048' to `_2951_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13047' to `_2950_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13046' to `_2949_'.
  renaming `$abc$12072$n1176' to `_0041_'.
  renaming `$abc$12072$n1425' to `_0301_'.
  renaming `$abc$12072$n1177' to `_0042_'.
  renaming `$abc$12072$n1430' to `_0302_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13045' to `_2948_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13044' to `_2947_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13043' to `_2946_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13042' to `_2945_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13041' to `_2944_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13040' to `_2943_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13039' to `_2942_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12320' to `_2223_'.
  renaming `$abc$12072$n2487' to `_1338_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12321' to `_2224_'.
  renaming `$abc$12072$n2488' to `_1339_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12322' to `_2225_'.
  renaming `$abc$12072$n2490' to `_1340_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12323' to `_2226_'.
  renaming `$abc$12072$n2491' to `_1341_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12324' to `_2227_'.
  renaming `$abc$12072$n2492' to `_1342_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12325' to `_2228_'.
  renaming `$abc$12072$n2494' to `_1343_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12326' to `_2229_'.
  renaming `$abc$12072$n2495' to `_1344_'.
  renaming `$abc$12072$n2320' to `_1195_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13038' to `_2941_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13037' to `_2940_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13036' to `_2939_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13035' to `_2938_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13034' to `_2937_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13033' to `_2936_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13032' to `_2935_'.
  renaming `$abc$12072$n1179' to `_0043_'.
  renaming `$abc$12072$n1435_1' to `_0304_'.
  renaming `$abc$12072$n1403' to `_0279_'.
  renaming `$abc$12072$n1180' to `_0045_'.
  renaming `$abc$12072$n1413' to `_0289_'.
  renaming `$abc$12072$n1408' to `_0284_'.
  renaming `$abc$12072$n1219' to `_0091_'.
  renaming `$abc$12072$n2310' to `_1186_'.
  renaming `$abc$12072$n2257' to `_1134_'.
  renaming `$abc$12072$n2275' to `_1152_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12327' to `_2230_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12328' to `_2231_'.
  renaming `$abc$12072$n2496' to `_1345_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12329' to `_2232_'.
  renaming `$abc$12072$n2498' to `_1346_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12330' to `_2233_'.
  renaming `$abc$12072$n2499' to `_1347_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12331' to `_2234_'.
  renaming `$abc$12072$n2500' to `_1348_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12332' to `_2235_'.
  renaming `$abc$12072$n2502' to `_1349_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12333' to `_2236_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12334' to `_2237_'.
  renaming `$abc$12072$n2503' to `_1350_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12152' to `_2055_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13031' to `_2934_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13030' to `_2933_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13029' to `_2932_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13028' to `_2931_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13027' to `_2930_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13026' to `_2929_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13025' to `_2928_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13024' to `_2927_'.
  renaming `$abc$12072$n1181_1' to `_0046_'.
  renaming `$abc$12072$n1401' to `_0277_'.
  renaming `$abc$12072$n1402' to `_0278_'.
  renaming `$abc$12072$n1183' to `_0047_'.
  renaming `$abc$12072$n1184_1' to `_0048_'.
  renaming `$abc$12072$n1200_1' to `_0070_'.
  renaming `$abc$12072$n1199' to `_0068_'.
  renaming `$abc$12072$n1185' to `_0049_'.
  renaming `$abc$12072$n1186_1' to `_0051_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13023' to `_2926_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13022' to `_2925_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13021' to `_2924_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13020' to `_2923_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13019' to `_2922_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13018' to `_2921_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13017' to `_2920_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12336' to `_2239_'.
  renaming `$abc$12072$n2507' to `_1353_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12337' to `_2240_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12338' to `_2241_'.
  renaming `$abc$12072$n2506' to `_1352_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12339' to `_2242_'.
  renaming `$abc$12072$n2509' to `_1354_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12340' to `_2243_'.
  renaming `$abc$12072$n2510' to `_1355_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12341' to `_2244_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12342' to `_2245_'.
  renaming `$abc$12072$n2511' to `_1356_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12343' to `_2246_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12151' to `_2054_'.
  renaming `$abc$12072$n1198' to `_0067_'.
  renaming `$abc$12072$n1197' to `_0066_'.
  renaming `$abc$12072$n1196_1' to `_0065_'.
  renaming `$abc$12072$n1187' to `_0052_'.
  renaming `$abc$12072$n1188_1' to `_0054_'.
  renaming `$abc$12072$n1195' to `_0063_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13016' to `_2919_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13015' to `_2918_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13014' to `_2917_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13013' to `_2916_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13012' to `_2915_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13011' to `_2914_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13010' to `_2913_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13009' to `_2912_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13008' to `_2911_'.
  renaming `$abc$12072$n2513' to `_1357_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12344' to `_2247_'.
  renaming `$abc$12072$n2514' to `_1358_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12345' to `_2248_'.
  renaming `$abc$12072$n2515' to `_1359_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12346' to `_2249_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12347' to `_2250_'.
  renaming `$abc$12072$n2523' to `_1367_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12348' to `_2251_'.
  renaming `$abc$12072$n2522' to `_1366_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12349' to `_2252_'.
  renaming `$abc$12072$n2516' to `_1360_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12350' to `_2253_'.
  renaming `$abc$12072$n2309' to `_1185_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12165' to `_2068_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12164' to `_2067_'.
  renaming `$abc$12072$n2517' to `_1361_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12351' to `_2254_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12352' to `_2255_'.
  renaming `$abc$12072$n2518' to `_1362_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12353' to `_2256_'.
  renaming `$abc$12072$n1190_1' to `_0057_'.
  renaming `$abc$12072$n1189' to `_0055_'.
  renaming `$abc$12072$n1193' to `_0061_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13007' to `_2910_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13006' to `_2909_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13005' to `_2908_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13004' to `_2907_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13003' to `_2906_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13002' to `_2905_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13001' to `_2904_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13000' to `_2903_'.
  renaming `$abc$12072$n2519' to `_1363_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12354' to `_2257_'.
  renaming `$abc$12072$n2520' to `_1364_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12355' to `_2258_'.
  renaming `$abc$12072$n2521' to `_1365_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12356' to `_2259_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12357' to `_2260_'.
  renaming `$abc$12072$n2524' to `_1368_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12358' to `_2261_'.
  renaming `$abc$12072$n2529' to `_1373_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12359' to `_2262_'.
  renaming `$abc$12072$n2528' to `_1372_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12360' to `_2263_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12140' to `_2043_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12182' to `_2085_'.
  renaming `$abc$12072$n2339' to `_1214_'.
  renaming `$abc$12072$n4' to `_1840_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13983' to `_3886_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13982' to `_3885_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13981' to `_3884_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13980' to `_3883_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13979' to `_3882_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13978' to `_3881_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13977' to `_3880_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13976' to `_3879_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13975' to `_3878_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13974' to `_3877_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13973' to `_3876_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13972' to `_3875_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13971' to `_3874_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13970' to `_3873_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13969' to `_3872_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12999' to `_2902_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12998' to `_2901_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12997' to `_2900_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12996' to `_2899_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12995' to `_2898_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12994' to `_2897_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12993' to `_2896_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12992' to `_2895_'.
  renaming `$abc$12072$n2525' to `_1369_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12361' to `_2264_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12362' to `_2265_'.
  renaming `$abc$12072$n2526' to `_1370_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12363' to `_2266_'.
  renaming `$abc$12072$n2305' to `_1181_'.
  renaming `$abc$12072$n2337' to `_1212_'.
  renaming `$abc$12072$n2527' to `_1371_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12364' to `_2267_'.
  renaming `$abc$12072$n2532' to `_1378_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12365' to `_2268_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12366' to `_2269_'.
  renaming `$abc$12072$n2530_1' to `_1376_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12367' to `_2270_'.
  renaming `$abc$12072$n2533' to `_1379_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12368' to `_2271_'.
  renaming `$abc$12072$n1194' to `_0062_'.
  renaming `$abc$12072$n1191' to `_0058_'.
  renaming `$abc$12072$n1192_1' to `_0060_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12991' to `_2894_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12990' to `_2893_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12989' to `_2892_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12988' to `_2891_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12987' to `_2890_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12986' to `_2889_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12985' to `_2888_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12984' to `_2887_'.
  renaming `$abc$12072$n2531' to `_1377_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12369' to `_2272_'.
  renaming `$abc$12072$n2534' to `_1380_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12370' to `_2273_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12371' to `_2274_'.
  renaming `$abc$12072$n2537' to `_1383_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12372' to `_2275_'.
  renaming `$abc$12072$n2535' to `_1381_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12373' to `_2276_'.
  renaming `$abc$12072$n1217' to `_0089_'.
  renaming `$abc$12072$n2536' to `_1382_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12374' to `_2277_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12141' to `_2044_'.
  renaming `$abc$12072$n2340' to `_1215_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12183' to `_2086_'.
  renaming `$abc$12072$n1202' to `_0071_'.
  renaming `$abc$12072$n1203' to `_0072_'.
  renaming `$abc$12072$n1218' to `_0090_'.
  renaming `$abc$12072$n1216' to `_0088_'.
  renaming `$abc$12072$n1213' to `_0085_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12983' to `_2886_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12982' to `_2885_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12981' to `_2884_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12980' to `_2883_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12979' to `_2882_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12978' to `_2881_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12977' to `_2880_'.
  renaming `$abc$12072$n2538' to `_1384_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12375' to `_2278_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12376' to `_2279_'.
  renaming `$abc$12072$n2539' to `_1385_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12377' to `_2280_'.
  renaming `$abc$12072$n2541' to `_1386_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12378' to `_2281_'.
  renaming `$abc$12072$n2542' to `_1387_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12379' to `_2282_'.
  renaming `$abc$12072$n2543' to `_1388_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12380' to `_2283_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12381' to `_2284_'.
  renaming `$abc$12072$n2302' to `_1178_'.
  renaming `$abc$12072$n2345' to `_1218_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12184' to `_2087_'.
  renaming `$abc$12072$n1215' to `_0087_'.
  renaming `$abc$12072$n1214' to `_0086_'.
  renaming `$abc$12072$n1204_1' to `_0073_'.
  renaming `$abc$12072$n1211_1' to `_0083_'.
  renaming `$abc$12072$n1210' to `_0081_'.
  renaming `$abc$12072$n1212' to `_0084_'.
  renaming `$abc$12072$n1206_1' to `_0076_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12976' to `_2879_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12975' to `_2878_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12974' to `_2877_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12973' to `_2876_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12972' to `_2875_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12971' to `_2874_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12970' to `_2873_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12969' to `_2872_'.
  renaming `$abc$12072$n2544' to `_1389_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12382' to `_2285_'.
  renaming `$abc$12072$n2545' to `_1390_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12383' to `_2286_'.
  renaming `$abc$12072$n2546' to `_1391_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12384' to `_2287_'.
  renaming `$abc$12072$n1205_1' to `_0075_'.
  renaming `$abc$12072$n2547' to `_1392_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12385' to `_2288_'.
  renaming `$abc$12072$n2553' to `_1393_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12386' to `_2289_'.
  renaming `$abc$12072$n1209' to `_0079_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12142' to `_2045_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12186' to `_2089_'.
  renaming `$abc$12072$n2371' to `_1245_'.
  renaming `$abc$12072$n1208_1' to `_0078_'.
  renaming `$abc$12072$n1220' to `_0092_'.
  renaming `$abc$12072$n1316' to `_0186_'.
  renaming `$abc$12072$n1222' to `_0094_'.
  renaming `$abc$12072$n1221' to `_0093_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12968' to `_2871_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12967' to `_2870_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12966' to `_2869_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12965' to `_2868_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12964' to `_2867_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12963' to `_2866_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12962' to `_2865_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12961' to `_2864_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12387' to `_2290_'.
  renaming `$abc$12072$n2555' to `_1395_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12388' to `_2291_'.
  renaming `$abc$12072$n2554' to `_1394_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12389' to `_2292_'.
  renaming `$abc$12072$n2557' to `_1396_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12390' to `_2293_'.
  renaming `$abc$12072$n2561' to `_1400_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12391' to `_2294_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12392' to `_2295_'.
  renaming `$abc$12072$n2559' to `_1398_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12393' to `_2296_'.
  renaming `$abc$12072$n2297' to `_1172_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12187' to `_2090_'.
  renaming `$abc$12072$n2370' to `_1244_'.
  renaming `$abc$12072$n1273' to `_0147_'.
  renaming `$abc$12072$n1243' to `_0112_'.
  renaming `$abc$12072$n1231' to `_0103_'.
  renaming `$abc$12072$n1294' to `_0165_'.
  renaming `$abc$12072$n1224' to `_0095_'.
  renaming `$abc$12072$n1230' to `_0102_'.
  renaming `$abc$12072$n1225' to `_0096_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12960' to `_2863_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12959' to `_2862_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12958' to `_2861_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12957' to `_2860_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12956' to `_2859_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12955' to `_2858_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12954' to `_2857_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12953' to `_2856_'.
  renaming `$abc$12072$n1228' to `_0099_'.
  renaming `$abc$12072$n1226' to `_0097_'.
  renaming `$abc$12072$n1227' to `_0098_'.
  renaming `$abc$12072$n2558' to `_1397_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12394' to `_2297_'.
  renaming `$abc$12072$n2564' to `_1403_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12395' to `_2298_'.
  renaming `$abc$12072$n2560' to `_1399_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12396' to `_2299_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12397' to `_2300_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12143' to `_2046_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12188' to `_2091_'.
  renaming `$abc$12072$n2355' to `_1228_'.
  renaming `$abc$12072$n1229' to `_0100_'.
  renaming `$abc$12072$n1240' to `_0111_'.
  renaming `$abc$12072$n1234' to `_0105_'.
  renaming `$abc$12072$n1233' to `_0104_'.
  renaming `$abc$12072$n1235' to `_0106_'.
  renaming `$abc$12072$n1239' to `_0110_'.
  renaming `$abc$12072$n1238' to `_0109_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12952' to `_2855_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12951' to `_2854_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12950' to `_2853_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12949' to `_2852_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12948' to `_2851_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12947' to `_2850_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12946' to `_2849_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12945' to `_2848_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12944' to `_2847_'.
  renaming `$abc$12072$n2669' to `_1458_'.
  renaming `$abc$12072$n2667' to `_1455_'.
  renaming `$abc$12072$n2665' to `_1452_'.
  renaming `$abc$12072$n2662' to `_1448_'.
  renaming `$abc$12072$n1237' to `_0108_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12943' to `_2846_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12942' to `_2845_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12941' to `_2844_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12940' to `_2843_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12939' to `_2842_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12938' to `_2841_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12937' to `_2840_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12936' to `_2839_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12935' to `_2838_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12934' to `_2837_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12933' to `_2836_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12932' to `_2835_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12931' to `_2834_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12930' to `_2833_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12929' to `_2832_'.
  renaming `$abc$12072$n1236' to `_0107_'.
  renaming `$abc$12072$n1245' to `_0113_'.
  renaming `$abc$12072$n1252_1' to `_0122_'.
  renaming `$abc$12072$n1251' to `_0120_'.
  renaming `$abc$12072$n1246' to `_0114_'.
  renaming `$abc$12072$n1249_1' to `_0117_'.
  renaming `$abc$12072$n1247' to `_0115_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12120' to `_2023_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12927' to `_2830_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12926' to `_2829_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12924' to `_2827_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12923' to `_2826_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12922' to `_2825_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12921' to `_2824_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12920' to `_2823_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12919' to `_2822_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12918' to `_2821_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12917' to `_2820_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12916' to `_2819_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12915' to `_2818_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12914' to `_2817_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12913' to `_2816_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12912' to `_2815_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12928' to `_2831_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12925' to `_2828_'.
  renaming `$abc$12072$n2562' to `_1401_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12398' to `_2301_'.
  renaming `$abc$12072$n2563' to `_1402_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12399' to `_2302_'.
  renaming `$abc$12072$n2574' to `_1406_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12400' to `_2303_'.
  renaming `$abc$12072$n2754' to `_1546_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12401' to `_2304_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12402' to `_2305_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12403' to `_2306_'.
  renaming `$abc$12072$n2755' to `_1547_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12404' to `_2307_'.
  renaming `$abc$12072$n2643' to `_1420_'.
  renaming `$abc$12072$n2298' to `_1173_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12189' to `_2092_'.
  renaming `$abc$12072$n2346' to `_1219_'.
  renaming `$abc$12072$n2280' to `_1157_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12121' to `_2024_'.
  renaming `$abc$12072$n2276' to `_1153_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12122' to `_2025_'.
  renaming `$abc$12072$n2278' to `_1155_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12123' to `_2026_'.
  renaming `$abc$12072$n2277' to `_1154_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12124' to `_2027_'.
  renaming `$abc$12072$n2279' to `_1156_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12125' to `_2028_'.
  renaming `$abc$12072$n2285' to `_1160_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12126' to `_2029_'.
  renaming `$abc$12072$n1250_1' to `_0119_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12911' to `_2814_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12910' to `_2813_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12909' to `_2812_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12908' to `_2811_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12907' to `_2810_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12906' to `_2809_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12905' to `_2808_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12904' to `_2807_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12405' to `_2308_'.
  renaming `$abc$12072$n2644' to `_1421_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12406' to `_2309_'.
  renaming `$abc$12072$n2697_1' to `_1487_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12407' to `_2310_'.
  renaming `$abc$12072$n2724_1' to `_1515_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12408' to `_2311_'.
  renaming `$abc$12072$n2756_1' to `_1548_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12409' to `_2312_'.
  renaming `$abc$12072$n2690_1' to `_1480_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12410' to `_2313_'.
  renaming `$abc$12072$n2691' to `_1481_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12411' to `_2314_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12144' to `_2047_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12190' to `_2093_'.
  renaming `$abc$12072$n2347' to `_1220_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13968' to `_3871_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13967' to `_3870_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13966' to `_3869_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13965' to `_3868_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13964' to `_3867_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13963' to `_3866_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13962' to `_3865_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13961' to `_3864_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13960' to `_3863_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13959' to `_3862_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13958' to `_3861_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13957' to `_3860_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13956' to `_3859_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13955' to `_3858_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13954' to `_3857_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13953' to `_3856_'.
  renaming `$abc$12072$n1858' to `_0610_'.
  renaming `$abc$12072$n1844' to `_0592_'.
  renaming `$abc$12072$n1842' to `_0588_'.
  renaming `$abc$12072$n1828' to `_0574_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13952' to `_3855_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13951' to `_3854_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13950' to `_3853_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13949' to `_3852_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13948' to `_3851_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13947' to `_3850_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13946' to `_3849_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13945' to `_3848_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13944' to `_3847_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13943' to `_3846_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13942' to `_3845_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13941' to `_3844_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13940' to `_3843_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13939' to `_3842_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13938' to `_3841_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13937' to `_3840_'.
  renaming `$abc$12072$n1263_1' to `_0135_'.
  renaming `$abc$12072$n1248' to `_0116_'.
  renaming `$abc$12072$n1261' to `_0132_'.
  renaming `$abc$12072$n1255' to `_0124_'.
  renaming `$abc$12072$n1256' to `_0125_'.
  renaming `$abc$12072$n1260_1' to `_0131_'.
  renaming `$abc$12072$n1262' to `_0133_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12903' to `_2806_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12902' to `_2805_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12901' to `_2804_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12900' to `_2803_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12899' to `_2802_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12898' to `_2801_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12897' to `_2800_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12896' to `_2799_'.
  renaming `$abc$12072$n2692' to `_1482_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12412' to `_2315_'.
  renaming `$abc$12072$n2645' to `_1422_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12413' to `_2316_'.
  renaming `$abc$12072$n2646_1' to `_1424_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12414' to `_2317_'.
  renaming `$abc$12072$n2670' to `_1460_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12415' to `_2318_'.
  renaming `$abc$12072$n2681_1' to `_1471_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12416' to `_2319_'.
  renaming `$abc$12072$n2685' to `_1475_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12417' to `_2320_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12418' to `_2321_'.
  renaming `$abc$12072$n2301' to `_1177_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12191' to `_2094_'.
  renaming `$abc$12072$n2354' to `_1227_'.
  renaming `$abc$12072$n1257_1' to `_0127_'.
  renaming `$abc$12072$n1259' to `_0129_'.
  renaming `$abc$12072$n1272' to `_0146_'.
  renaming `$abc$12072$n1258' to `_0128_'.
  renaming `$abc$12072$n1265_1' to `_0137_'.
  renaming `$abc$12072$n1266' to `_0138_'.
  renaming `$abc$12072$n1270' to `_0143_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12895' to `_2798_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12894' to `_2797_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12893' to `_2796_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12892' to `_2795_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12891' to `_2794_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12890' to `_2793_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12889' to `_2792_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12888' to `_2791_'.
  renaming `$abc$12072$n1605' to `_0440_'.
  renaming `$abc$12072$n1603' to `_0438_'.
  renaming `$abc$12072$n1567' to `_0418_'.
  renaming `$abc$12072$n1564' to `_0415_'.
  renaming `$abc$12072$n1561' to `_0413_'.
  renaming `$abc$12072$n1559' to `_0411_'.
  renaming `$abc$12072$n1556' to `_0408_'.
  renaming `$abc$12072$n1553' to `_0405_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12145' to `_2048_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12195' to `_2098_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13936' to `_3839_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13935' to `_3838_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13934' to `_3837_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13933' to `_3836_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13932' to `_3835_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13931' to `_3834_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13930' to `_3833_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13929' to `_3832_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13928' to `_3831_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13927' to `_3830_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13926' to `_3829_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13925' to `_3828_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13924' to `_3827_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13923' to `_3826_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13922' to `_3825_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13921' to `_3824_'.
  renaming `$abc$12072$n1550' to `_0402_'.
  renaming `$abc$12072$n1548' to `_0399_'.
  renaming `$abc$12072$n1546' to `_0396_'.
  renaming `$abc$12072$n1513' to `_0370_'.
  renaming `$abc$12072$n1510' to `_0369_'.
  renaming `$abc$12072$n1507' to `_0366_'.
  renaming `$abc$12072$n1505' to `_0365_'.
  renaming `$abc$12072$n1502' to `_0363_'.
  renaming `$abc$12072$n1499' to `_0362_'.
  renaming `$abc$12072$n1496' to `_0358_'.
  renaming `$abc$12072$n1494' to `_0355_'.
  renaming `$abc$12072$n1492' to `_0352_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13920' to `_3823_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13919' to `_3822_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13918' to `_3821_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13917' to `_3820_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13916' to `_3819_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13915' to `_3818_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13914' to `_3817_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13913' to `_3816_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13912' to `_3815_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13911' to `_3814_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13910' to `_3813_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13909' to `_3812_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13908' to `_3811_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13907' to `_3810_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13906' to `_3809_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13905' to `_3808_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12150' to `_2053_'.
  renaming `$abc$12072$n1456' to `_0324_'.
  renaming `$abc$12072$n1453' to `_0321_'.
  renaming `$abc$12072$n1450' to `_0318_'.
  renaming `$abc$12072$n1448' to `_0315_'.
  renaming `$abc$12072$n1445' to `_0313_'.
  renaming `$abc$12072$n1442' to `_0310_'.
  renaming `$abc$12072$n1439' to `_0306_'.
  renaming `$abc$12072$n1437' to `_0305_'.
  renaming `$abc$12072$n1435' to `_0303_'.
  renaming `$abc$12072$n1399' to `_0275_'.
  renaming `$abc$12072$n1396' to `_0271_'.
  renaming `$abc$12072$n1394' to `_0268_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12169' to `_2072_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13904' to `_3807_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13903' to `_3806_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13902' to `_3805_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13901' to `_3804_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13900' to `_3803_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13899' to `_3802_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13898' to `_3801_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13897' to `_3800_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13896' to `_3799_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13895' to `_3798_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13894' to `_3797_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13893' to `_3796_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13892' to `_3795_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13891' to `_3794_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13890' to `_3793_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13889' to `_3792_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12185' to `_2088_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13888' to `_3791_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13887' to `_3790_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13886' to `_3789_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13885' to `_3788_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13884' to `_3787_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13883' to `_3786_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13882' to `_3785_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13881' to `_3784_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13880' to `_3783_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13879' to `_3782_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13878' to `_3781_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13877' to `_3780_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13876' to `_3779_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12887' to `_2790_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13875' to `_3778_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13874' to `_3777_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13873' to `_3776_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13872' to `_3775_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13871' to `_3774_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13870' to `_3773_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13869' to `_3772_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13868' to `_3771_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13867' to `_3770_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13866' to `_3769_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13865' to `_3768_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13864' to `_3767_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13863' to `_3766_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13862' to `_3765_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12886' to `_2789_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12885' to `_2788_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13861' to `_3764_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13860' to `_3763_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13859' to `_3762_'.
  renaming `$abc$12072$n2336' to `_1211_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13858' to `_3761_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13857' to `_3760_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13856' to `_3759_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13855' to `_3758_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13854' to `_3757_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13853' to `_3756_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13852' to `_3755_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13851' to `_3754_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13850' to `_3753_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12884' to `_2787_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12883' to `_2786_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13849' to `_3752_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13848' to `_3751_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13847' to `_3750_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13846' to `_3749_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13845' to `_3748_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13844' to `_3747_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13843' to `_3746_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13842' to `_3745_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13841' to `_3744_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13840' to `_3743_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13839' to `_3742_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13838' to `_3741_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12882' to `_2785_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12881' to `_2784_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13837' to `_3740_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13836' to `_3739_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13835' to `_3738_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13834' to `_3737_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13833' to `_3736_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13832' to `_3735_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13831' to `_3734_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13830' to `_3733_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13829' to `_3732_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13828' to `_3731_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13827' to `_3730_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12880' to `_2783_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12879' to `_2782_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12878' to `_2781_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13826' to `_3729_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13825' to `_3728_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13824' to `_3727_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13823' to `_3726_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13822' to `_3725_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13821' to `_3724_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13820' to `_3723_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13819' to `_3722_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13818' to `_3721_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13817' to `_3720_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12877' to `_2780_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12876' to `_2779_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12875' to `_2778_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12874' to `_2777_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13816' to `_3719_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13815' to `_3718_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13814' to `_3717_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13813' to `_3716_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13812' to `_3715_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13811' to `_3714_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13810' to `_3713_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13809' to `_3712_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13808' to `_3711_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12873' to `_2776_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12872' to `_2775_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12871' to `_2774_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12870' to `_2773_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13807' to `_3710_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13806' to `_3709_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13805' to `_3708_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13804' to `_3707_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13803' to `_3706_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13802' to `_3705_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13801' to `_3704_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13800' to `_3703_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12869' to `_2772_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12868' to `_2771_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12867' to `_2770_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12866' to `_2769_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13799' to `_3702_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13798' to `_3701_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13797' to `_3700_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13796' to `_3699_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13795' to `_3698_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13794' to `_3697_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13793' to `_3696_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12865' to `_2768_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12864' to `_2767_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12863' to `_2766_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12862' to `_2765_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12861' to `_2764_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13792' to `_3695_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13791' to `_3694_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13790' to `_3693_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13789' to `_3692_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13788' to `_3691_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13787' to `_3690_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12860' to `_2763_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12859' to `_2762_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12858' to `_2761_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12857' to `_2760_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12856' to `_2759_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12855' to `_2758_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13786' to `_3689_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13785' to `_3688_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13784' to `_3687_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13783' to `_3686_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13782' to `_3685_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12854' to `_2757_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12853' to `_2756_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12852' to `_2755_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12851' to `_2754_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12850' to `_2753_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12849' to `_2752_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13781' to `_3684_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13780' to `_3683_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13779' to `_3682_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13778' to `_3681_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12848' to `_2751_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12847' to `_2750_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12846' to `_2749_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12845' to `_2748_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12844' to `_2747_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12843' to `_2746_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13777' to `_3680_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13776' to `_3679_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13775' to `_3678_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12842' to `_2745_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12841' to `_2744_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12840' to `_2743_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12839' to `_2742_'.
  renaming `$abc$12072$n2886_1' to `_1655_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12838' to `_2741_'.
  renaming `$abc$12072$n2880_1' to `_1653_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12837' to `_2740_'.
  renaming `$abc$12072$n2881' to `_1654_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12836' to `_2739_'.
  renaming `$abc$12072$n2866_1' to `_1652_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13774' to `_3677_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13773' to `_3676_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12835' to `_2738_'.
  renaming `$abc$12072$n2865' to `_1651_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12834' to `_2737_'.
  renaming `$abc$12072$n2863' to `_1650_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12833' to `_2736_'.
  renaming `$abc$12072$n2862_1' to `_1649_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12832' to `_2735_'.
  renaming `$abc$12072$n2861_1' to `_1648_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12831' to `_2734_'.
  renaming `$abc$12072$n2860' to `_1647_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12830' to `_2733_'.
  renaming `$abc$12072$n2859_1' to `_1646_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12829' to `_2732_'.
  renaming `$abc$12072$n2853_1' to `_1641_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12828' to `_2731_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13772' to `_3675_'.
  renaming `$abc$12072$n1944_1' to `_0738_'.
  renaming `$abc$12072$n1635' to `_0463_'.
  renaming `$abc$12072$n1643' to `_0469_'.
  renaming `$abc$12072$n1927_1' to `_0714_'.
  renaming `$abc$12072$n1926_1' to `_0713_'.
  renaming `$abc$12072$n1645' to `_0470_'.
  renaming `$abc$12072$n1942_1' to `_0735_'.
  renaming `$abc$12072$n1943_1' to `_0736_'.
  renaming `$abc$12072$n1940_1' to `_0732_'.
  renaming `$abc$12072$n1641' to `_0468_'.
  renaming `$abc$12072$n1678_1' to `_0472_'.
  renaming `$abc$12072$n1679' to `_0473_'.
  renaming `$abc$12072$n1680_1' to `_0475_'.
  renaming `$abc$12072$n1941_1' to `_0733_'.
  renaming `$abc$12072$n1939_1' to `_0730_'.
  renaming `$abc$12072$n1677' to `_0471_'.
  renaming `$abc$12072$n1682' to `_0477_'.
  renaming `$abc$12072$n1684_1' to `_0478_'.
  renaming `$abc$12072$n1938_1' to `_0729_'.
  renaming `$abc$12072$n1937_1' to `_0727_'.
  renaming `$abc$12072$n1935_1' to `_0724_'.
  renaming `$abc$12072$n1681' to `_0476_'.
  renaming `$abc$12072$n1685' to `_0479_'.
  renaming `$abc$12072$n1784' to `_0540_'.
  renaming `$abc$12072$n1686' to `_0480_'.
  renaming `$abc$12072$n1688' to `_0482_'.
  renaming `$abc$12072$n1934_1' to `_0723_'.
  renaming `$abc$12072$n1936_1' to `_0726_'.
  renaming `$abc$12072$n1687' to `_0481_'.
  renaming `$abc$12072$n1696' to `_0484_'.
  renaming `$abc$12072$n1812_1' to `_0562_'.
  renaming `$abc$12072$n1697' to `_0485_'.
  renaming `$abc$12072$n1945' to `_0739_'.
  renaming `$abc$12072$n1933_1' to `_0721_'.
  renaming `$abc$12072$n1963_1' to `_0766_'.
  renaming `$abc$12072$n1689_1' to `_0483_'.
  renaming `$abc$12072$n1705' to `_0493_'.
  renaming `$abc$12072$n1829_1' to `_0576_'.
  renaming `$abc$12072$n1710' to `_0498_'.
  renaming `$abc$12072$n1932_1' to `_0720_'.
  renaming `$abc$12072$n1964_1' to `_0768_'.
  renaming `$abc$12072$n1700_1' to `_0488_'.
  renaming `$abc$12072$n1699' to `_0487_'.
  renaming `$abc$12072$n1701_1' to `_0489_'.
  renaming `$abc$12072$n1930_1' to `_0718_'.
  renaming `$abc$12072$n1929_1' to `_0716_'.
  renaming `$abc$12072$n1925_1' to `_0711_'.
  renaming `$abc$12072$n1698' to `_0486_'.
  renaming `$abc$12072$n1703' to `_0491_'.
  renaming `$abc$12072$n1792_1' to `_0544_'.
  renaming `$abc$12072$n1704' to `_0492_'.
  renaming `$abc$12072$n1709' to `_0497_'.
  renaming `$abc$12072$n1923_1' to `_0708_'.
  renaming `$abc$12072$n2148' to `_1031_'.
  renaming `$abc$12072$n1702' to `_0490_'.
  renaming `$abc$12072$n1707_1' to `_0495_'.
  renaming `$abc$12072$n1921_1' to `_0705_'.
  renaming `$abc$12072$n1728' to `_0503_'.
  renaming `$abc$12072$n1920_1' to `_0704_'.
  renaming `$abc$12072$n1785' to `_0541_'.
  renaming `$abc$12072$n1711' to `_0499_'.
  renaming `$abc$12072$n1918_1' to `_0700_'.
  renaming `$abc$12072$n1706' to `_0494_'.
  renaming `$abc$12072$n1844_1' to `_0593_'.
  renaming `$abc$12072$n1729' to `_0504_'.
  renaming `$abc$12072$n1712' to `_0500_'.
  renaming `$abc$12072$n1924_1' to `_0710_'.
  renaming `$abc$12072$n1917_1' to `_0698_'.
  renaming `$abc$12072$n2161' to `_1042_'.
  renaming `$auto$maccmap.cc:240:synth$3248.C' to `_1975_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13771' to `_3674_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13770' to `_3673_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13769' to `_3672_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13768' to `_3671_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13767' to `_3670_'.
  renaming `$abc$12072$n1919_1' to `_0701_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13766' to `_3669_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13765' to `_3668_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[15].adder' to `_4853_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[14].adder' to `_4851_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[14].carry' to `_4852_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[13].adder' to `_4849_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[13].carry' to `_4850_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[12].adder' to `_4847_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[12].carry' to `_4848_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[11].adder' to `_4845_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[11].carry' to `_4846_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[10].adder' to `_4843_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[10].carry' to `_4844_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[9].adder' to `_4857_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[9].carry' to `_4858_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[8].adder' to `_4855_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[8].carry' to `_4856_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[7].carry' to `_4854_'.
  renaming `$abc$12072$n1713' to `_0501_'.
  renaming `$abc$12072$n1795' to `_0546_'.
  renaming `$auto$maccmap.cc:240:synth$3248.slice[0].adder' to `_4842_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13764' to `_3667_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13763' to `_3666_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13762' to `_3665_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13761' to `_3664_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13760' to `_3663_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13759' to `_3662_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13758' to `_3661_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13757' to `_3660_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13756' to `_3659_'.
  renaming `$abc$12072$n1392' to `_0265_'.
  renaming `$abc$12072$n1388' to `_0261_'.
  renaming `$abc$12072$n1385' to `_0257_'.
  renaming `$abc$12072$n1381' to `_0253_'.
  renaming `$abc$12072$n1379' to `_0250_'.
  renaming `$abc$12072$n1377' to `_0248_'.
  renaming `$abc$12072$n1338' to `_0212_'.
  renaming `$abc$12072$n1335' to `_0210_'.
  renaming `$abc$12072$n1332' to `_0206_'.
  renaming `$abc$12072$n1330' to `_0203_'.
  renaming `$abc$12072$n1326' to `_0199_'.
  renaming `$abc$12072$n1323' to `_0195_'.
  renaming `$abc$12072$n1319' to `_0189_'.
  renaming `$abc$12072$n1317' to `_0187_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13755' to `_3658_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13754' to `_3657_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13753' to `_3656_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13752' to `_3655_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13751' to `_3654_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13750' to `_3653_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13749' to `_3652_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13748' to `_3651_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13747' to `_3650_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13746' to `_3649_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13745' to `_3648_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13744' to `_3647_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13743' to `_3646_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13742' to `_3645_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13741' to `_3644_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13740' to `_3643_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12335' to `_2238_'.
  renaming `$abc$12072$n1315' to `_0185_'.
  renaming `$abc$12072$n1271' to `_0144_'.
  renaming `$abc$12072$n1268' to `_0140_'.
  renaming `$abc$12072$n1265' to `_0136_'.
  renaming `$abc$12072$n1263' to `_0134_'.
  renaming `$abc$12072$n1260' to `_0130_'.
  renaming `$abc$12072$n1257' to `_0126_'.
  renaming `$abc$12072$n1254' to `_0123_'.
  renaming `$abc$12072$n1252' to `_0121_'.
  renaming `$abc$12072$n1250' to `_0118_'.
  renaming `$abc$12072$n1211' to `_0082_'.
  renaming `$abc$12072$n1208' to `_0077_'.
  renaming `$abc$12072$n1205' to `_0074_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13739' to `_3642_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13738' to `_3641_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13737' to `_3640_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13736' to `_3639_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13735' to `_3638_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13734' to `_3637_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13733' to `_3636_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13732' to `_3635_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13731' to `_3634_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13730' to `_3633_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13729' to `_3632_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13728' to `_3631_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13727' to `_3630_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13726' to `_3629_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13725' to `_3628_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13724' to `_3627_'.
  renaming `$abc$12072$n2504' to `_1351_'.
  renaming `$abc$12072$n1200' to `_0069_'.
  renaming `$abc$12072$n1196' to `_0064_'.
  renaming `$abc$12072$n1192' to `_0059_'.
  renaming `$abc$12072$n1190' to `_0056_'.
  renaming `$abc$12072$n1188' to `_0053_'.
  renaming `$abc$12072$n1186' to `_0050_'.
  renaming `$abc$12072$n1139' to `_0025_'.
  renaming `$abc$12072$n1134' to `_0024_'.
  renaming `$abc$12072$n1132' to `_0023_'.
  renaming `$abc$12072$n1128' to `_0022_'.
  renaming `$abc$12072$n1126' to `_0021_'.
  renaming `$abc$12072$n1123' to `_0020_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13723' to `_3626_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13722' to `_3625_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13721' to `_3624_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13720' to `_3623_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13719' to `_3622_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13718' to `_3621_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13717' to `_3620_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13716' to `_3619_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13715' to `_3618_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13714' to `_3617_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13713' to `_3616_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13712' to `_3615_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13711' to `_3614_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13710' to `_3613_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13709' to `_3612_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13708' to `_3611_'.
  renaming `$abc$12072$n1120' to `_0019_'.
  renaming `$abc$12072$n1118' to `_0017_'.
  renaming `$abc$12072$n1116' to `_0016_'.
  renaming `$abc$12072$n1068' to `_0012_'.
  renaming `$abc$12072$n1065' to `_0011_'.
  renaming `$abc$12072$n1062' to `_0010_'.
  renaming `$abc$12072$n1060' to `_0009_'.
  renaming `$abc$12072$n1055' to `_0008_'.
  renaming `$abc$12072$n1053' to `_0007_'.
  renaming `$abc$12072$n1013' to `_0002_'.
  renaming `$abc$12072$n1011' to `_0001_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13707' to `_3610_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13706' to `_3609_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13705' to `_3608_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13704' to `_3607_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13703' to `_3606_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13702' to `_3605_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13701' to `_3604_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13700' to `_3603_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13699' to `_3602_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13698' to `_3601_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13697' to `_3600_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13696' to `_3599_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13695' to `_3598_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13694' to `_3597_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13693' to `_3596_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13692' to `_3595_'.
  renaming `$abc$12072$n967' to `_1932_'.
  renaming `$abc$12072$n964' to `_1931_'.
  renaming `$abc$12072$n962' to `_1930_'.
  renaming `$abc$12072$n960' to `_1929_'.
  renaming `$abc$12072$n955' to `_1928_'.
  renaming `$abc$12072$n953' to `_1927_'.
  renaming `$abc$12072$n919' to `_1924_'.
  renaming `$abc$12072$n917' to `_1923_'.
  renaming `$abc$12072$n875' to `_1920_'.
  renaming `$abc$12072$n870' to `_1919_'.
  renaming `$abc$12072$n868' to `_1918_'.
  renaming `$abc$12072$n864' to `_1917_'.
  renaming `$abc$12072$n862' to `_1916_'.
  renaming `$abc$12072$n857' to `_1914_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13691' to `_3594_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13690' to `_3593_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13689' to `_3592_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13688' to `_3591_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13687' to `_3590_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13686' to `_3589_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13685' to `_3588_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13684' to `_3587_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13683' to `_3586_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13682' to `_3585_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13681' to `_3584_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13680' to `_3583_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13679' to `_3582_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13678' to `_3581_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13677' to `_3580_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13676' to `_3579_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12231' to `_2134_'.
  renaming `$abc$12072$n855' to `_1913_'.
  renaming `$abc$12072$n829' to `_1910_'.
  renaming `$abc$12072$n773' to `_1906_'.
  renaming `$abc$12072$n770' to `_1905_'.
  renaming `$abc$12072$n767' to `_1904_'.
  renaming `$abc$12072$n762' to `_1903_'.
  renaming `$abc$12072$n758' to `_1901_'.
  renaming `$abc$12072$n755' to `_1900_'.
  renaming `$abc$12072$n733' to `_1898_'.
  renaming `$abc$12072$n731' to `_1897_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13675' to `_3578_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13674' to `_3577_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13673' to `_3576_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13672' to `_3575_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13671' to `_3574_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13670' to `_3573_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13669' to `_3572_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13668' to `_3571_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13667' to `_3570_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13666' to `_3569_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13665' to `_3568_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13664' to `_3567_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13663' to `_3566_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13662' to `_3565_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13661' to `_3564_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13660' to `_3563_'.
  renaming `$abc$12072$n2387' to `_1259_'.
  renaming `$abc$12072$n685' to `_1893_'.
  renaming `$abc$12072$n682' to `_1892_'.
  renaming `$abc$12072$n679' to `_1890_'.
  renaming `$abc$12072$n675' to `_1889_'.
  renaming `$abc$12072$n671' to `_1888_'.
  renaming `$abc$12072$n669' to `_1887_'.
  renaming `$abc$12072$n654' to `_1886_'.
  renaming `$abc$12072$n652' to `_1885_'.
  renaming `$abc$12072$n598' to `_1881_'.
  renaming `$abc$12072$n593' to `_1880_'.
  renaming `$abc$12072$n591' to `_1879_'.
  renaming `$abc$12072$n588' to `_1877_'.
  renaming `$abc$12072$n586' to `_1876_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12826' to `_2729_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12825' to `_2728_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13659' to `_3562_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13658' to `_3561_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13657' to `_3560_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13656' to `_3559_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13655' to `_3558_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13654' to `_3557_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13653' to `_3556_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13652' to `_3555_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13651' to `_3554_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13650' to `_3553_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13649' to `_3552_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13648' to `_3551_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13647' to `_3550_'.
  renaming `$abc$12072$n1267_1' to `_0139_'.
  renaming `$abc$12072$n2850' to `_1638_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12824' to `_2727_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13646' to `_3549_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13645' to `_3548_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13644' to `_3547_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13643' to `_3546_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13642' to `_3545_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13641' to `_3544_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13640' to `_3543_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13639' to `_3542_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13638' to `_3541_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13637' to `_3540_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13636' to `_3539_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13635' to `_3538_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13634' to `_3537_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13633' to `_3536_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12827' to `_2730_'.
  renaming `$abc$12072$n2854' to `_1642_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13632' to `_3535_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13631' to `_3534_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13630' to `_3533_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13629' to `_3532_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13628' to `_3531_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13627' to `_3530_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13626' to `_3529_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13625' to `_3528_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13624' to `_3527_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13623' to `_3526_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13622' to `_3525_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13621' to `_3524_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13620' to `_3523_'.
  renaming `$abc$12072$n2851_1' to `_1639_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13619' to `_3522_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13618' to `_3521_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13617' to `_3520_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13616' to `_3519_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13615' to `_3518_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13614' to `_3517_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13613' to `_3516_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13612' to `_3515_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13611' to `_3514_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13610' to `_3513_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13609' to `_3512_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13608' to `_3511_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13607' to `_3510_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13606' to `_3509_'.
  renaming `$abc$12072$n1271_1' to `_0145_'.
  renaming `$abc$12072$n2852' to `_1640_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13605' to `_3508_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13604' to `_3507_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13603' to `_3506_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13602' to `_3505_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13601' to `_3504_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13600' to `_3503_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13599' to `_3502_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13598' to `_3501_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13597' to `_3500_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13596' to `_3499_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13595' to `_3498_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13594' to `_3497_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13593' to `_3496_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13592' to `_3495_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13591' to `_3494_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12822' to `_2725_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12820' to `_2723_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12818' to `_2721_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12816' to `_2719_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12815' to `_2718_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13590' to `_3493_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13589' to `_3492_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13588' to `_3491_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13587' to `_3490_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13586' to `_3489_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13585' to `_3488_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13584' to `_3487_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13583' to `_3486_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13582' to `_3485_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13581' to `_3484_'.
  renaming `$abc$12072$n2844' to `_1633_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12814' to `_2717_'.
  renaming `$abc$12072$n2843' to `_1632_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12813' to `_2716_'.
  renaming `$abc$12072$n2839' to `_1628_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13580' to `_3483_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13579' to `_3482_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13578' to `_3481_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13577' to `_3480_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13576' to `_3479_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13575' to `_3478_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13574' to `_3477_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13573' to `_3476_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13572' to `_3475_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13571' to `_3474_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13570' to `_3473_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12823' to `_2726_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12821' to `_2724_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12819' to `_2722_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12817' to `_2720_'.
  renaming `$abc$12072$n2840' to `_1629_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13569' to `_3472_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13568' to `_3471_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13567' to `_3470_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13566' to `_3469_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13565' to `_3468_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13564' to `_3467_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13563' to `_3466_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13562' to `_3465_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13561' to `_3464_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13560' to `_3463_'.
  renaming `$abc$12072$n1268_1' to `_0141_'.
  renaming `$abc$12072$n2856' to `_1644_'.
  renaming `$abc$12072$n2848' to `_1636_'.
  renaming `$abc$12072$n2847_1' to `_1635_'.
  renaming `$abc$12072$n2841' to `_1630_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13559' to `_3462_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13558' to `_3461_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13557' to `_3460_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13556' to `_3459_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13555' to `_3458_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13554' to `_3457_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13553' to `_3456_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13552' to `_3455_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13551' to `_3454_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13550' to `_3453_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13549' to `_3452_'.
  renaming `$abc$12072$n2849_1' to `_1637_'.
  renaming `$abc$12072$n2855_1' to `_1643_'.
  renaming `$abc$12072$n2857_1' to `_1645_'.
  renaming `$abc$12072$n2842' to `_1631_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13548' to `_3451_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13547' to `_3450_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13546' to `_3449_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13545' to `_3448_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13544' to `_3447_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13543' to `_3446_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13542' to `_3445_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13541' to `_3444_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13540' to `_3443_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13539' to `_3442_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13538' to `_3441_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13537' to `_3440_'.
  renaming `$abc$12072$n2835' to `_1624_'.
  renaming `$abc$12072$n2833' to `_1622_'.
  renaming `$abc$12072$n2837' to `_1626_'.
  renaming `$abc$12072$n2845' to `_1634_'.
  renaming `$abc$12072$n2830_1' to `_1619_'.
  renaming `$abc$12072$n2828_1' to `_1617_'.
  renaming `$abc$12072$n2825' to `_1615_'.
  renaming `$abc$12072$n2824_1' to `_1614_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13536' to `_3439_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13535' to `_3438_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13534' to `_3437_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13533' to `_3436_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13532' to `_3435_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13531' to `_3434_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13530' to `_3433_'.
  renaming `$abc$12072$n1269_1' to `_0142_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12797' to `_2700_'.
  renaming `$abc$12072$n2822' to `_1612_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12796' to `_2699_'.
  renaming `$abc$12072$n2819' to `_1609_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12795' to `_2698_'.
  renaming `$abc$12072$n2818_1' to `_1608_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12794' to `_2697_'.
  renaming `$abc$12072$n2817' to `_1607_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13529' to `_3432_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13528' to `_3431_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13527' to `_3430_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13526' to `_3429_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13525' to `_3428_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13524' to `_3427_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13523' to `_3426_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13522' to `_3425_'.
  renaming `$abc$12072$n2836_1' to `_1625_'.
  renaming `$abc$12072$n2834_1' to `_1623_'.
  renaming `$abc$12072$n2838_1' to `_1627_'.
  renaming `$abc$12072$n2832_1' to `_1621_'.
  renaming `$abc$12072$n2831' to `_1620_'.
  renaming `$abc$12072$n2829' to `_1618_'.
  renaming `$abc$12072$n2823' to `_1613_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12798' to `_2701_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13521' to `_3424_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13520' to `_3423_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13519' to `_3422_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13518' to `_3421_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13517' to `_3420_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13516' to `_3419_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13515' to `_3418_'.
  renaming `$abc$12072$n1275' to `_0148_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12811' to `_2714_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12809' to `_2712_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12807' to `_2710_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12805' to `_2708_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12803' to `_2706_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12801' to `_2704_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12799' to `_2702_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13514' to `_3417_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13513' to `_3416_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13512' to `_3415_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13511' to `_3414_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13510' to `_3413_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13509' to `_3412_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13508' to `_3411_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13507' to `_3410_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12812' to `_2715_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12810' to `_2713_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12808' to `_2711_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12806' to `_2709_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12804' to `_2707_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12802' to `_2705_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12800' to `_2703_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13506' to `_3409_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13505' to `_3408_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13504' to `_3407_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13503' to `_3406_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13502' to `_3405_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13501' to `_3404_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13500' to `_3403_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13499' to `_3402_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13498' to `_3401_'.
  renaming `$abc$12072$n2821' to `_1611_'.
  renaming `$abc$12072$n2815' to `_1605_'.
  renaming `$abc$12072$n2811' to `_1601_'.
  renaming `$abc$12072$n2813' to `_1603_'.
  renaming `$abc$12072$n2826_1' to `_1616_'.
  renaming `$abc$12072$n2808_1' to `_1598_'.
  renaming `$abc$12072$n2806' to `_1596_'.
  renaming `$abc$12072$n2803' to `_1594_'.
  renaming `$abc$12072$n2799_1' to `_1588_'.
  renaming `$abc$12072$n2801' to `_1592_'.
  renaming `$abc$12072$n2798' to `_1587_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13497' to `_3400_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13496' to `_3399_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13495' to `_3398_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13494' to `_3397_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12772' to `_2675_'.
  renaming `$abc$12072$n2795_1' to `_1584_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12771' to `_2674_'.
  renaming `$abc$12072$n2794' to `_1583_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12770' to `_2673_'.
  renaming `$abc$12072$n2793_1' to `_1582_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12769' to `_2672_'.
  renaming `$abc$12072$n2792' to `_1581_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12768' to `_2671_'.
  renaming `$abc$12072$n2791_1' to `_1580_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12767' to `_2670_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13493' to `_3396_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13492' to `_3395_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13491' to `_3394_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13490' to `_3393_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13489' to `_3392_'.
  renaming `$abc$12072$n2816_1' to `_1606_'.
  renaming `$abc$12072$n2820_1' to `_1610_'.
  renaming `$abc$12072$n2812_1' to `_1602_'.
  renaming `$abc$12072$n2814_1' to `_1604_'.
  renaming `$abc$12072$n2810_1' to `_1600_'.
  renaming `$abc$12072$n2809' to `_1599_'.
  renaming `$abc$12072$n2807_1' to `_1597_'.
  renaming `$abc$12072$n2804' to `_1595_'.
  renaming `$abc$12072$n2800' to `_1591_'.
  renaming `$abc$12072$n2802' to `_1593_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12773' to `_2676_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13488' to `_3391_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13487' to `_3390_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13486' to `_3389_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13485' to `_3388_'.
  renaming `$abc$12072$n1282' to `_0155_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12792' to `_2695_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12790' to `_2693_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12788' to `_2691_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12786' to `_2689_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12784' to `_2687_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12782' to `_2685_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12780' to `_2683_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12778' to `_2681_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12776' to `_2679_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12774' to `_2677_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13484' to `_3387_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13483' to `_3386_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13482' to `_3385_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13481' to `_3384_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13480' to `_3383_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12793' to `_2696_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12791' to `_2694_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12789' to `_2692_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12787' to `_2690_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12785' to `_2688_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12783' to `_2686_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12781' to `_2684_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12779' to `_2682_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12777' to `_2680_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12775' to `_2678_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13479' to `_3382_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13478' to `_3381_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13477' to `_3380_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13476' to `_3379_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13475' to `_3378_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13474' to `_3377_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12765' to `_2668_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12763' to `_2666_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12761' to `_2664_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12759' to `_2662_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12757' to `_2660_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12755' to `_2658_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12753' to `_2656_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12751' to `_2654_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12749' to `_2652_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12747' to `_2650_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12745' to `_2648_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12743' to `_2646_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12741' to `_2644_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12740' to `_2643_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13473' to `_3376_'.
  renaming `$abc$12072$n2764' to `_1554_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12739' to `_2642_'.
  renaming `$abc$12072$n2763_1' to `_1553_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12738' to `_2641_'.
  renaming `$abc$12072$n2762' to `_1552_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12737' to `_2640_'.
  renaming `$abc$12072$n2761_1' to `_1551_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12736' to `_2639_'.
  renaming `$abc$12072$n2760' to `_1550_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12735' to `_2638_'.
  renaming `$abc$12072$n2757_1' to `_1549_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12734' to `_2637_'.
  renaming `$abc$12072$n2748' to `_1540_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12733' to `_2636_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13472' to `_3375_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13471' to `_3374_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12766' to `_2669_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12764' to `_2667_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12762' to `_2665_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12760' to `_2663_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12758' to `_2661_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12756' to `_2659_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12754' to `_2657_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12752' to `_2655_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12750' to `_2653_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12748' to `_2651_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12746' to `_2649_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12744' to `_2647_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12742' to `_2645_'.
  renaming `$abc$12072$n2765_1' to `_1555_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13470' to `_3373_'.
  renaming `$abc$12072$n1276' to `_0149_'.
  renaming `$abc$12072$n2796' to `_1585_'.
  renaming `$abc$12072$n2787_1' to `_1576_'.
  renaming `$abc$12072$n2788' to `_1577_'.
  renaming `$abc$12072$n2785_1' to `_1574_'.
  renaming `$abc$12072$n2783_1' to `_1572_'.
  renaming `$abc$12072$n2779_1' to `_1569_'.
  renaming `$abc$12072$n2775_1' to `_1565_'.
  renaming `$abc$12072$n2776' to `_1566_'.
  renaming `$abc$12072$n2771_1' to `_1561_'.
  renaming `$abc$12072$n2770_1' to `_1560_'.
  renaming `$abc$12072$n2767_1' to `_1557_'.
  renaming `$abc$12072$n2772' to `_1562_'.
  renaming `$abc$12072$n2780' to `_1570_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13469' to `_3372_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13468' to `_3371_'.
  renaming `$abc$12072$n2797_1' to `_1586_'.
  renaming `$abc$12072$n2790' to `_1579_'.
  renaming `$abc$12072$n2789_1' to `_1578_'.
  renaming `$abc$12072$n2786' to `_1575_'.
  renaming `$abc$12072$n2784' to `_1573_'.
  renaming `$abc$12072$n2782' to `_1571_'.
  renaming `$abc$12072$n2778' to `_1568_'.
  renaming `$abc$12072$n2777_1' to `_1567_'.
  renaming `$abc$12072$n2774' to `_1564_'.
  renaming `$abc$12072$n2768' to `_1558_'.
  renaming `$abc$12072$n2769_1' to `_1559_'.
  renaming `$abc$12072$n2773_1' to `_1563_'.
  renaming `$abc$12072$n2766' to `_1556_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13467' to `_3370_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13466' to `_3369_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13465' to `_3368_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12731' to `_2634_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12729' to `_2632_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12728' to `_2631_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13464' to `_3367_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13463' to `_3366_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13462' to `_3365_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13461' to `_3364_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13460' to `_3363_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13459' to `_3362_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13458' to `_3361_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13457' to `_3360_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13456' to `_3359_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13455' to `_3358_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13454' to `_3357_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13453' to `_3356_'.
  renaming `$abc$12072$n2744' to `_1536_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12727' to `_2630_'.
  renaming `$abc$12072$n2739_1' to `_1530_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13452' to `_3355_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13451' to `_3354_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13450' to `_3353_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13449' to `_3352_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13448' to `_3351_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13447' to `_3350_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13446' to `_3349_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13445' to `_3348_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13444' to `_3347_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13443' to `_3346_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13442' to `_3345_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13441' to `_3344_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13440' to `_3343_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12732' to `_2635_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12730' to `_2633_'.
  renaming `$abc$12072$n2745_1' to `_1537_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13439' to `_3342_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13438' to `_3341_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13437' to `_3340_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13436' to `_3339_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13435' to `_3338_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13434' to `_3337_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13433' to `_3336_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13432' to `_3335_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13431' to `_3334_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13430' to `_3333_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13429' to `_3332_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13428' to `_3331_'.
  renaming `$abc$12072$n1277' to `_0150_'.
  renaming `$abc$12072$n2750' to `_1542_'.
  renaming `$abc$12072$n2746' to `_1538_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13427' to `_3330_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13426' to `_3329_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13425' to `_3328_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13424' to `_3327_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13423' to `_3326_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13422' to `_3325_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13421' to `_3324_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13420' to `_3323_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13419' to `_3322_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13418' to `_3321_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13417' to `_3320_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13416' to `_3319_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13415' to `_3318_'.
  renaming `$abc$12072$n2749_1' to `_1541_'.
  renaming `$abc$12072$n2747_1' to `_1539_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13414' to `_3317_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13413' to `_3316_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13412' to `_3315_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13411' to `_3314_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13410' to `_3313_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13409' to `_3312_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13408' to `_3311_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13407' to `_3310_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13406' to `_3309_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13405' to `_3308_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13404' to `_3307_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13403' to `_3306_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13402' to `_3305_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13401' to `_3304_'.
  renaming `$abc$12072$n2741_1' to `_1533_'.
  renaming `$abc$12072$n2737_1' to `_1528_'.
  renaming `$abc$12072$n2734' to `_1525_'.
  renaming `$abc$12072$n2729_1' to `_1520_'.
  renaming `$abc$12072$n2735_1' to `_1526_'.
  renaming `$abc$12072$n2728' to `_1519_'.
  renaming `$abc$12072$n2742' to `_1534_'.
  renaming `$abc$12072$n2736' to `_1527_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13400' to `_3303_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13399' to `_3302_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13398' to `_3301_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13397' to `_3300_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13396' to `_3299_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13395' to `_3298_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13394' to `_3297_'.
  renaming `$abc$12072$n1281' to `_0154_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12712' to `_2615_'.
  renaming `$abc$12072$n2727_1' to `_1518_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12711' to `_2614_'.
  renaming `$abc$12072$n2751_1' to `_1543_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12710' to `_2613_'.
  renaming `$abc$12072$n2743_1' to `_1535_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12709' to `_2612_'.
  renaming `$abc$12072$n2726_1' to `_1517_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13393' to `_3296_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13392' to `_3295_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13391' to `_3294_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13390' to `_3293_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13389' to `_3292_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13388' to `_3291_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13387' to `_3290_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13386' to `_3289_'.
  renaming `$abc$12072$n2738' to `_1529_'.
  renaming `$abc$12072$n2740_1' to `_1532_'.
  renaming `$abc$12072$n2733_1' to `_1524_'.
  renaming `$abc$12072$n2730' to `_1521_'.
  renaming `$abc$12072$n2731_1' to `_1522_'.
  renaming `$abc$12072$n2732' to `_1523_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12714' to `_2617_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12713' to `_2616_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13385' to `_3288_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13384' to `_3287_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13383' to `_3286_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13382' to `_3285_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13381' to `_3284_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13380' to `_3283_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13379' to `_3282_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12725' to `_2628_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12723' to `_2626_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12721' to `_2624_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12719' to `_2622_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12717' to `_2620_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12715' to `_2618_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13378' to `_3281_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13377' to `_3280_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13376' to `_3279_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13375' to `_3278_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13374' to `_3277_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13373' to `_3276_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13372' to `_3275_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13371' to `_3274_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13370' to `_3273_'.
  renaming `$abc$12072$n1280' to `_0153_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12726' to `_2629_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12724' to `_2627_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12722' to `_2625_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12720' to `_2623_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12718' to `_2621_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12716' to `_2619_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13369' to `_3272_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13368' to `_3271_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13367' to `_3270_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13366' to `_3269_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13365' to `_3268_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13364' to `_3267_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13363' to `_3266_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13362' to `_3265_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13361' to `_3264_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13360' to `_3263_'.
  renaming `$abc$12072$n2752' to `_1544_'.
  renaming `$abc$12072$n2719' to `_1510_'.
  renaming `$abc$12072$n2721' to `_1512_'.
  renaming `$abc$12072$n2717' to `_1508_'.
  renaming `$abc$12072$n2722_1' to `_1513_'.
  renaming `$abc$12072$n2713' to `_1504_'.
  renaming `$abc$12072$n2710' to `_1501_'.
  renaming `$abc$12072$n2711_1' to `_1502_'.
  renaming `$abc$12072$n2703' to `_1494_'.
  renaming `$abc$12072$n2706' to `_1497_'.
  renaming `$abc$12072$n2702_1' to `_1493_'.
  renaming `$abc$12072$n2714_1' to `_1505_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13359' to `_3262_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13358' to `_3261_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13357' to `_3260_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12685' to `_2588_'.
  renaming `$abc$12072$n2707' to `_1498_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12684' to `_2587_'.
  renaming `$abc$12072$n2701' to `_1492_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12683' to `_2586_'.
  renaming `$abc$12072$n2715' to `_1506_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12682' to `_2585_'.
  renaming `$abc$12072$n2700_1' to `_1491_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12681' to `_2584_'.
  renaming `$abc$12072$n2699' to `_1489_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12680' to `_2583_'.
  renaming `$abc$12072$n2698' to `_1488_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13356' to `_3259_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13355' to `_3258_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13354' to `_3257_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13353' to `_3256_'.
  renaming `$abc$12072$n2753_1' to `_1545_'.
  renaming `$abc$12072$n2725' to `_1516_'.
  renaming `$abc$12072$n2718_1' to `_1509_'.
  renaming `$abc$12072$n2720_1' to `_1511_'.
  renaming `$abc$12072$n2723' to `_1514_'.
  renaming `$abc$12072$n2716_1' to `_1507_'.
  renaming `$abc$12072$n2709' to `_1500_'.
  renaming `$abc$12072$n2712_1' to `_1503_'.
  renaming `$abc$12072$n2708' to `_1499_'.
  renaming `$abc$12072$n2704' to `_1495_'.
  renaming `$abc$12072$n2705' to `_1496_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12686' to `_2589_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13352' to `_3255_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13351' to `_3254_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13350' to `_3253_'.
  renaming `$abc$12072$n1279' to `_0152_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12707' to `_2610_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12705' to `_2608_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12703' to `_2606_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12701' to `_2604_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12699' to `_2602_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12697' to `_2600_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12695' to `_2598_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12693' to `_2596_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12691' to `_2594_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12689' to `_2592_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12687' to `_2590_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13349' to `_3252_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13348' to `_3251_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13347' to `_3250_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13346' to `_3249_'.
  renaming `$abc$12072$n1291' to `_0164_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12708' to `_2611_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12706' to `_2609_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12704' to `_2607_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12702' to `_2605_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12700' to `_2603_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12698' to `_2601_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12696' to `_2599_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12694' to `_2597_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12692' to `_2595_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12690' to `_2593_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12688' to `_2591_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13345' to `_3248_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13344' to `_3247_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13343' to `_3246_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13342' to `_3245_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13341' to `_3244_'.
  renaming `$abc$12072$n2696' to `_1486_'.
  renaming `$abc$12072$n2693' to `_1483_'.
  renaming `$abc$12072$n2688' to `_1478_'.
  renaming `$abc$12072$n2687' to `_1477_'.
  renaming `$abc$12072$n2686_1' to `_1476_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13340' to `_3243_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13339' to `_3242_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13338' to `_3241_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13337' to `_3240_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13336' to `_3239_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13335' to `_3238_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13334' to `_3237_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13333' to `_3236_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13332' to `_3235_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13331' to `_3234_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12671' to `_2574_'.
  renaming `$abc$12072$n2683' to `_1473_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12670' to `_2573_'.
  renaming `$abc$12072$n2684' to `_1474_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12669' to `_2572_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13330' to `_3233_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13329' to `_3232_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13328' to `_3231_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13327' to `_3230_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13326' to `_3229_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13325' to `_3228_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13324' to `_3227_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13323' to `_3226_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13322' to `_3225_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13321' to `_3224_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13320' to `_3223_'.
  renaming `$abc$12072$n2694_1' to `_1484_'.
  renaming `$abc$12072$n2695' to `_1485_'.
  renaming `$abc$12072$n2689' to `_1479_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12673' to `_2576_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12672' to `_2575_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13319' to `_3222_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13318' to `_3221_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13317' to `_3220_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13316' to `_3219_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13315' to `_3218_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13314' to `_3217_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13313' to `_3216_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13312' to `_3215_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13311' to `_3214_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13310' to `_3213_'.
  renaming `$abc$12072$n1278' to `_0151_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12678' to `_2581_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12676' to `_2579_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12674' to `_2577_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13309' to `_3212_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13308' to `_3211_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13307' to `_3210_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13306' to `_3209_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13305' to `_3208_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13304' to `_3207_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13303' to `_3206_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13302' to `_3205_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13301' to `_3204_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13300' to `_3203_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13299' to `_3202_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13298' to `_3201_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12679' to `_2582_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12677' to `_2580_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12675' to `_2578_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13297' to `_3200_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13296' to `_3199_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13295' to `_3198_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13294' to `_3197_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13293' to `_3196_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13292' to `_3195_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13291' to `_3194_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13290' to `_3193_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13289' to `_3192_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13288' to `_3191_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13287' to `_3190_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13286' to `_3189_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13285' to `_3188_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12666' to `_2569_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12662' to `_2565_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12658' to `_2561_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12654' to `_2557_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12650' to `_2553_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12646' to `_2549_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12642' to `_2545_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12638' to `_2541_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12634' to `_2537_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12632' to `_2535_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12630' to `_2533_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12628' to `_2531_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13284' to `_3187_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13283' to `_3186_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13282' to `_3185_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12627' to `_2530_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12626' to `_2529_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12625' to `_2528_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12624' to `_2527_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12623' to `_2526_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12622' to `_2525_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12621' to `_2524_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12620' to `_2523_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12619' to `_2522_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12618' to `_2521_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12617' to `_2520_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12616' to `_2519_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13281' to `_3184_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13280' to `_3183_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13279' to `_3182_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13278' to `_3181_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12668' to `_2571_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12664' to `_2567_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12660' to `_2563_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12656' to `_2559_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12652' to `_2555_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12648' to `_2551_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12644' to `_2547_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12640' to `_2543_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12636' to `_2539_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12633' to `_2536_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12631' to `_2534_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12629' to `_2532_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13277' to `_3180_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13276' to `_3179_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13275' to `_3178_'.
  renaming `$abc$12072$n1284' to `_0156_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12667' to `_2570_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12663' to `_2566_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12659' to `_2562_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12655' to `_2558_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12651' to `_2554_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12647' to `_2550_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12643' to `_2546_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12639' to `_2542_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12635' to `_2538_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13274' to `_3177_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13273' to `_3176_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13272' to `_3175_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13271' to `_3174_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13270' to `_3173_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13269' to `_3172_'.
  renaming `$abc$12072$n2682' to `_1472_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12665' to `_2568_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12661' to `_2564_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12657' to `_2560_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12653' to `_2556_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12649' to `_2552_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12645' to `_2548_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12641' to `_2544_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12637' to `_2540_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13268' to `_3171_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13267' to `_3170_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13266' to `_3169_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13265' to `_3168_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13264' to `_3167_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13263' to `_3166_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13262' to `_3165_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12612' to `_2515_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12608' to `_2511_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12604' to `_2507_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12600' to `_2503_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12598' to `_2501_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12596' to `_2499_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12594' to `_2497_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13261' to `_3164_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13260' to `_3163_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13259' to `_3162_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13258' to `_3161_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13257' to `_3160_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13256' to `_3159_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13255' to `_3158_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13254' to `_3157_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12593' to `_2496_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12592' to `_2495_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12591' to `_2494_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12590' to `_2493_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12589' to `_2492_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12588' to `_2491_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12587' to `_2490_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13253' to `_3156_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13252' to `_3155_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13251' to `_3154_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13250' to `_3153_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13249' to `_3152_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13248' to `_3151_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13247' to `_3150_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13246' to `_3149_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13245' to `_3148_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12614' to `_2517_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12610' to `_2513_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12606' to `_2509_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12602' to `_2505_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12599' to `_2502_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12597' to `_2500_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12595' to `_2498_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13244' to `_3147_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13243' to `_3146_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13242' to `_3145_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13241' to `_3144_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13240' to `_3143_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13239' to `_3142_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13238' to `_3141_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13237' to `_3140_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12613' to `_2516_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12609' to `_2512_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12605' to `_2508_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12601' to `_2504_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13236' to `_3139_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13235' to `_3138_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13234' to `_3137_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13233' to `_3136_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13232' to `_3135_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13231' to `_3134_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13230' to `_3133_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13229' to `_3132_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13228' to `_3131_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13227' to `_3130_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13226' to `_3129_'.
  renaming `$abc$12072$n1290' to `_0163_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12615' to `_2518_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12611' to `_2514_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12607' to `_2510_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12603' to `_2506_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13225' to `_3128_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13224' to `_3127_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13223' to `_3126_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13222' to `_3125_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13221' to `_3124_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13220' to `_3123_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13219' to `_3122_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13218' to `_3121_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13217' to `_3120_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13216' to `_3119_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13215' to `_3118_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13214' to `_3117_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12583' to `_2486_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12579' to `_2482_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12575' to `_2478_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12571' to `_2474_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12567' to `_2470_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12563' to `_2466_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12559' to `_2462_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12555' to `_2458_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12551' to `_2454_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12547' to `_2450_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12543' to `_2446_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12541' to `_2444_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12537' to `_2440_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12533' to `_2436_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12532' to `_2435_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12531' to `_2434_'.
  renaming `$abc$12072$n2672' to `_1462_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12530' to `_2433_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12529' to `_2432_'.
  renaming `$abc$12072$n2674' to `_1464_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12528' to `_2431_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12527' to `_2430_'.
  renaming `$abc$12072$n2675' to `_1465_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12526' to `_2429_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12525' to `_2428_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12524' to `_2427_'.
  renaming `$abc$12072$n2676' to `_1466_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12523' to `_2426_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12522' to `_2425_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12521' to `_2424_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13213' to `_3116_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12585' to `_2488_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12581' to `_2484_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12577' to `_2480_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12573' to `_2476_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12569' to `_2472_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12565' to `_2468_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12561' to `_2464_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12557' to `_2460_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12553' to `_2456_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12549' to `_2452_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12545' to `_2448_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12542' to `_2445_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12539' to `_2442_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12535' to `_2438_'.
  renaming `$abc$12072$n2673_1' to `_1463_'.
  renaming `$abc$12072$n1285_1' to `_0157_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12584' to `_2487_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12580' to `_2483_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12576' to `_2479_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12572' to `_2475_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12568' to `_2471_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12564' to `_2467_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12560' to `_2463_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12556' to `_2459_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12552' to `_2455_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12548' to `_2451_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12544' to `_2447_'.
  renaming `$abc$12072$n2678' to `_1468_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12538' to `_2441_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12534' to `_2437_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13212' to `_3115_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12586' to `_2489_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12582' to `_2485_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12578' to `_2481_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12574' to `_2477_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12570' to `_2473_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12566' to `_2469_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12562' to `_2465_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12558' to `_2461_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12554' to `_2457_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12550' to `_2453_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12546' to `_2449_'.
  renaming `$abc$12072$n2680' to `_1470_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12540' to `_2443_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12536' to `_2439_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13211' to `_3114_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13210' to `_3113_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12518' to `_2421_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12515' to `_2418_'.
  renaming `$abc$12072$n2671' to `_1461_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12509' to `_2412_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12505' to `_2408_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12503' to `_2406_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12501' to `_2404_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12499' to `_2402_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12497' to `_2400_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12495' to `_2398_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13209' to `_3112_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13208' to `_3111_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13207' to `_3110_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13206' to `_3109_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13205' to `_3108_'.
  renaming `$abc$12072$n1288' to `_0160_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12494' to `_2397_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12493' to `_2396_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12492' to `_2395_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12491' to `_2394_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12490' to `_2393_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12489' to `_2392_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12488' to `_2391_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12487' to `_2390_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12486' to `_2389_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12485' to `_2388_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13204' to `_3107_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13203' to `_3106_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13202' to `_3105_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13201' to `_3104_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13200' to `_3103_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13199' to `_3102_'.
  renaming `$abc$12072$n2679' to `_1469_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12517' to `_2420_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12513' to `_2416_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12510' to `_2413_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12507' to `_2410_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12504' to `_2407_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12502' to `_2405_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12500' to `_2403_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12498' to `_2401_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12496' to `_2399_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13198' to `_3101_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13197' to `_3100_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13196' to `_3099_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13195' to `_3098_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13194' to `_3097_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12519' to `_2422_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12516' to `_2419_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12512' to `_2415_'.
  renaming `$abc$12072$n2669_1' to `_1459_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12506' to `_2409_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13193' to `_3096_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13192' to `_3095_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13191' to `_3094_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13190' to `_3093_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13189' to `_3092_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13188' to `_3091_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13187' to `_3090_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13186' to `_3089_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13185' to `_3088_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13184' to `_3087_'.
  renaming `$abc$12072$n1286' to `_0158_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12520' to `_2423_'.
  renaming `$abc$12072$n2677' to `_1467_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12514' to `_2417_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12511' to `_2414_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12508' to `_2411_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13183' to `_3086_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13182' to `_3085_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13181' to `_3084_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13180' to `_3083_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13179' to `_3082_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13178' to `_3081_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13177' to `_3080_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13176' to `_3079_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13175' to `_3078_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13174' to `_3077_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13173' to `_3076_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12481' to `_2384_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12477' to `_2380_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12473' to `_2376_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12469' to `_2372_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12465' to `_2368_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12461' to `_2364_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12459' to `_2362_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12457' to `_2360_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12455' to `_2358_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12453' to `_2356_'.
  renaming `$abc$12072$n2668' to `_1457_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12450' to `_2353_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12449' to `_2352_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12447' to `_2350_'.
  renaming `$abc$12072$n2664' to `_1451_'.
  renaming `$abc$12072$n1287' to `_0159_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12445' to `_2348_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12444' to `_2347_'.
  renaming `$abc$12072$n2662_1' to `_1449_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12443' to `_2346_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12442' to `_2345_'.
  renaming `$abc$12072$n2659' to `_1444_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12441' to `_2344_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12440' to `_2343_'.
  renaming `$abc$12072$n2660' to `_1446_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12439' to `_2342_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12438' to `_2341_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12437' to `_2340_'.
  renaming `$abc$12072$n2657_1' to `_1442_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12436' to `_2339_'.
  renaming `$abc$12072$n2656_1' to `_1440_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13172' to `_3075_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12483' to `_2386_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12479' to `_2382_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12475' to `_2378_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12471' to `_2374_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12467' to `_2370_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12463' to `_2366_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12460' to `_2363_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12458' to `_2361_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12456' to `_2359_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12454' to `_2357_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12452' to `_2355_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12451' to `_2354_'.
  renaming `$abc$12072$n2665_1' to `_1453_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12448' to `_2351_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12446' to `_2349_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12482' to `_2385_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12478' to `_2381_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12474' to `_2377_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12470' to `_2373_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12466' to `_2369_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12462' to `_2365_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13171' to `_3074_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13170' to `_3073_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13169' to `_3072_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13168' to `_3071_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13167' to `_3070_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13166' to `_3069_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13165' to `_3068_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13164' to `_3067_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13163' to `_3066_'.
  renaming `$abc$12072$n1289' to `_0161_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12484' to `_2387_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12480' to `_2383_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12476' to `_2379_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12472' to `_2375_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12468' to `_2371_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12464' to `_2367_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13162' to `_3065_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13161' to `_3064_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13160' to `_3063_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13159' to `_3062_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13158' to `_3061_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13157' to `_3060_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13156' to `_3059_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13155' to `_3058_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13154' to `_3057_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$13153' to `_3056_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12434' to `_2337_'.
  renaming `$abc$12072$n2655_1' to `_1438_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12431' to `_2334_'.
  renaming `$abc$12072$n2649' to `_1428_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12428' to `_2331_'.
  renaming `$abc$12072$n2658' to `_1443_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12425' to `_2328_'.
  renaming `$abc$12072$n1304' to `_0176_'.
  renaming `$abc$12072$n1303' to `_0175_'.
  renaming `$abc$12072$n1296' to `_0166_'.
  renaming `$abc$12072$n2654_1' to `_1436_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12433' to `_2336_'.
  renaming `$abc$12072$n2652_1' to `_1433_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12430' to `_2333_'.
  renaming `$abc$12072$n2651' to `_1431_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12427' to `_2330_'.
  renaming `$abc$12072$n2648_1' to `_1427_'.
  renaming `$abc$12072$n2647' to `_1425_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12424' to `_2327_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12423' to `_2326_'.
  renaming `$abc$12072$n2667_1' to `_1456_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12422' to `_2325_'.
  renaming `$abc$12072$n2666' to `_1454_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12421' to `_2324_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12420' to `_2323_'.
  renaming `$abc$12072$n2663' to `_1450_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12435' to `_2338_'.
  renaming `$abc$12072$n2653' to `_1434_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12432' to `_2335_'.
  renaming `$abc$12072$n2650_1' to `_1430_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12429' to `_2332_'.
  renaming `$abc$12072$n2661' to `_1447_'.
  renaming `$abc$12072$auto$blifparse.cc:343:parse_blif$12426' to `_2329_'.
  renaming `$abc$12072$n1297' to `_0167_'.
  renaming `$abc$12072$n1302' to `_0174_'.
  renaming `$abc$12072$n1298' to `_0168_'.
  renaming `$abc$12072$n2175' to `_1056_'.

End of script. Logfile hash: 837bc5835b
CPU: user 5.84s system 0.04s, MEM: 50.57 MB total, 38.75 MB resident
Yosys 0.5+461 (git sha1 22c549a, clang 3.4 -fPIC -Os)
Time spent: 27% 26x opt_const (1 sec), 18% 26x opt_clean (1 sec), ...
