#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 28 15:32:49 2018
# Process ID: 9592
# Current directory: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3736 E:\Uni_Year2_Labs\DDHDL\DDHDL_Assignment\DDHDL_FinalProject\DDHDL_FinalProject.xpr
# Log file: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/vivado.log
# Journal file: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.xpr
INFO: [Project 1-313] Project file moved from 'C:/temp/DDHDL_FinalProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 791.852 ; gain = 118.063
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Matrix_Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Matrix_Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/DigEng.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ACC_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity param_register
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Param_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Param_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Control_Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control_Logic
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ROM_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_A
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/ROM_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_B
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/MACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MACC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Datapath
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/imports/Lab3b-VHDL/Debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Debouncer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sources_1/imports/sources_1/new/Matrix_Multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier_tb
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/MACC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MACC_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6023d7d20e64012b0424a30a2cd947e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Matrix_Multiplier_tb_behav xil_defaultlib.Matrix_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Logic [\Control_Logic(data_size=5,h=4,m...]
Compiling architecture behavioral of entity xil_defaultlib.ROM_A [\ROM_A(data_size=5,h=4,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_B [\ROM_B(data_size=5,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.param_register [\param_register(data_size=11)\]
Compiling architecture behavioral of entity xil_defaultlib.MACC [\MACC(data_size=5,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(data_size=5,h=4,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [\Datapath(data_size=5,h=4,m=3,n=...]
Compiling architecture behavioral of entity xil_defaultlib.Matrix_Multiplier [matrix_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_multiplier_tb
Built simulation snapshot Matrix_Multiplier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 799.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Matrix_Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Matrix_Multiplier_tb} -tclbatch {Matrix_Multiplier_tb.tcl} -view {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg
source Matrix_Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Matrix_Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 807.242 ; gain = 12.613
run 10 us
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
run 10 us
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 14805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 16805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 18805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 20805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
run 10 us
Error: TEST 4: *** MATRIX FREEZE FAILED *** =>  Expected Output { 1 }, Obversed Output { 0 }
Time: 21205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Matrix_Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Matrix_Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6023d7d20e64012b0424a30a2cd947e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Matrix_Multiplier_tb_behav xil_defaultlib.Matrix_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Logic [\Control_Logic(data_size=5,h=4,m...]
Compiling architecture behavioral of entity xil_defaultlib.ROM_A [\ROM_A(data_size=5,h=4,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_B [\ROM_B(data_size=5,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.param_register [\param_register(data_size=11)\]
Compiling architecture behavioral of entity xil_defaultlib.MACC [\MACC(data_size=5,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(data_size=5,h=4,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [\Datapath(data_size=5,h=4,m=3,n=...]
Compiling architecture behavioral of entity xil_defaultlib.Matrix_Multiplier [matrix_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_multiplier_tb
Built simulation snapshot Matrix_Multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Matrix_Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Matrix_Multiplier_tb} -tclbatch {Matrix_Multiplier_tb.tcl} -view {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg
source Matrix_Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Matrix_Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 878.227 ; gain = 0.000
run 10 us
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
run 10 us
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
run 10 us
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX FREEZE FAILED *** =>  Expected Output { 1 }, Obversed Output { 0 }
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX FREEZE FAILED *** =>  Expected Output { 1 }, Obversed Output { 0 }
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
save_wave_config {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Matrix_Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Matrix_Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6023d7d20e64012b0424a30a2cd947e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Matrix_Multiplier_tb_behav xil_defaultlib.Matrix_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Logic [\Control_Logic(data_size=5,h=4,m...]
Compiling architecture behavioral of entity xil_defaultlib.ROM_A [\ROM_A(data_size=5,h=4,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_B [\ROM_B(data_size=5,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.param_register [\param_register(data_size=11)\]
Compiling architecture behavioral of entity xil_defaultlib.MACC [\MACC(data_size=5,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(data_size=5,h=4,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [\Datapath(data_size=5,h=4,m=3,n=...]
Compiling architecture behavioral of entity xil_defaultlib.Matrix_Multiplier [matrix_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_multiplier_tb
Built simulation snapshot Matrix_Multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Matrix_Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Matrix_Multiplier_tb} -tclbatch {Matrix_Multiplier_tb.tcl} -view {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg
source Matrix_Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Matrix_Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 980.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX FREEZE FAILED *** =>  Expected Output { 1 }, Obversed Output { 0 }
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Matrix_Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Matrix_Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6023d7d20e64012b0424a30a2cd947e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Matrix_Multiplier_tb_behav xil_defaultlib.Matrix_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Logic [\Control_Logic(data_size=5,h=4,m...]
Compiling architecture behavioral of entity xil_defaultlib.ROM_A [\ROM_A(data_size=5,h=4,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_B [\ROM_B(data_size=5,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.param_register [\param_register(data_size=11)\]
Compiling architecture behavioral of entity xil_defaultlib.MACC [\MACC(data_size=5,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(data_size=5,h=4,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [\Datapath(data_size=5,h=4,m=3,n=...]
Compiling architecture behavioral of entity xil_defaultlib.Matrix_Multiplier [matrix_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_multiplier_tb
Built simulation snapshot Matrix_Multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Matrix_Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Matrix_Multiplier_tb} -tclbatch {Matrix_Multiplier_tb.tcl} -view {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg
source Matrix_Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Matrix_Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 982.676 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Matrix_Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Matrix_Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6023d7d20e64012b0424a30a2cd947e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Matrix_Multiplier_tb_behav xil_defaultlib.Matrix_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Logic [\Control_Logic(data_size=5,h=4,m...]
Compiling architecture behavioral of entity xil_defaultlib.ROM_A [\ROM_A(data_size=5,h=4,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_B [\ROM_B(data_size=5,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.param_register [\param_register(data_size=11)\]
Compiling architecture behavioral of entity xil_defaultlib.MACC [\MACC(data_size=5,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(data_size=5,h=4,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [\Datapath(data_size=5,h=4,m=3,n=...]
Compiling architecture behavioral of entity xil_defaultlib.Matrix_Multiplier [matrix_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_multiplier_tb
Built simulation snapshot Matrix_Multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Matrix_Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Matrix_Multiplier_tb} -tclbatch {Matrix_Multiplier_tb.tcl} -view {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg
source Matrix_Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Matrix_Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 982.676 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
run 25 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Matrix_Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Matrix_Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6023d7d20e64012b0424a30a2cd947e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Matrix_Multiplier_tb_behav xil_defaultlib.Matrix_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Logic [\Control_Logic(data_size=5,h=4,m...]
Compiling architecture behavioral of entity xil_defaultlib.ROM_A [\ROM_A(data_size=5,h=4,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_B [\ROM_B(data_size=5,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.param_register [\param_register(data_size=11)\]
Compiling architecture behavioral of entity xil_defaultlib.MACC [\MACC(data_size=5,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(data_size=5,h=4,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [\Datapath(data_size=5,h=4,m=3,n=...]
Compiling architecture behavioral of entity xil_defaultlib.Matrix_Multiplier [matrix_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_multiplier_tb
Built simulation snapshot Matrix_Multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Matrix_Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Matrix_Multiplier_tb} -tclbatch {Matrix_Multiplier_tb.tcl} -view {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg
source Matrix_Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Matrix_Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 982.676 ; gain = 0.000
run 25 us
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX FREEZE FAILED *** =>  Expected Output { 1 }, Obversed Output { 0 }
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Matrix_Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Matrix_Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6023d7d20e64012b0424a30a2cd947e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Matrix_Multiplier_tb_behav xil_defaultlib.Matrix_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Logic [\Control_Logic(data_size=5,h=4,m...]
Compiling architecture behavioral of entity xil_defaultlib.ROM_A [\ROM_A(data_size=5,h=4,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_B [\ROM_B(data_size=5,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.param_register [\param_register(data_size=11)\]
Compiling architecture behavioral of entity xil_defaultlib.MACC [\MACC(data_size=5,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(data_size=5,h=4,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [\Datapath(data_size=5,h=4,m=3,n=...]
Compiling architecture behavioral of entity xil_defaultlib.Matrix_Multiplier [matrix_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_multiplier_tb
Built simulation snapshot Matrix_Multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Matrix_Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Matrix_Multiplier_tb} -tclbatch {Matrix_Multiplier_tb.tcl} -view {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg
source Matrix_Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Matrix_Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 986.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX FREEZE FAILED *** =>  Expected Output { 0 }, Obversed Output { 0 }
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Matrix_Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Matrix_Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6023d7d20e64012b0424a30a2cd947e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Matrix_Multiplier_tb_behav xil_defaultlib.Matrix_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Logic [\Control_Logic(data_size=5,h=4,m...]
Compiling architecture behavioral of entity xil_defaultlib.ROM_A [\ROM_A(data_size=5,h=4,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_B [\ROM_B(data_size=5,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.param_register [\param_register(data_size=11)\]
Compiling architecture behavioral of entity xil_defaultlib.MACC [\MACC(data_size=5,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(data_size=5,h=4,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [\Datapath(data_size=5,h=4,m=3,n=...]
Compiling architecture behavioral of entity xil_defaultlib.Matrix_Multiplier [matrix_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_multiplier_tb
Built simulation snapshot Matrix_Multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Matrix_Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Matrix_Multiplier_tb} -tclbatch {Matrix_Multiplier_tb.tcl} -view {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg
source Matrix_Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Matrix_Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 986.738 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Freeze Behaviour Successful!
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Matrix_Multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Matrix_Multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Matrix_Multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e6023d7d20e64012b0424a30a2cd947e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Matrix_Multiplier_tb_behav xil_defaultlib.Matrix_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Param_Counter [\Param_Counter(limit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Logic [\Control_Logic(data_size=5,h=4,m...]
Compiling architecture behavioral of entity xil_defaultlib.ROM_A [\ROM_A(data_size=5,h=4,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_B [\ROM_B(data_size=5,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.param_register [\param_register(data_size=11)\]
Compiling architecture behavioral of entity xil_defaultlib.MACC [\MACC(data_size=5,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(data_size=5,h=4,m=3,n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [\Datapath(data_size=5,h=4,m=3,n=...]
Compiling architecture behavioral of entity xil_defaultlib.Matrix_Multiplier [matrix_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.matrix_multiplier_tb
Built simulation snapshot Matrix_Multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Matrix_Multiplier_tb_behav -key {Behavioral:sim_1:Functional:Matrix_Multiplier_tb} -tclbatch {Matrix_Multiplier_tb.tcl} -view {E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/Matrix_Multiplier_tb_behav.wcfg
source Matrix_Multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Matrix_Multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 988.754 ; gain = 0.805
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
Note: TEST 1: Computation Successful for Coefficient 0!
Time: 805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 1!
Time: 1205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 2!
Time: 1605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 3!
Time: 2005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 4!
Time: 2405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 5!
Time: 2805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 6!
Time: 3205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 7!
Time: 3605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 8!
Time: 4005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 9!
Time: 4405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 10!
Time: 4805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 11!
Time: 5205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 12!
Time: 5605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 13!
Time: 6005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 1: Computation Successful for Coefficient 14!
Time: 6405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 6805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 7205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 7605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 8005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 1: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 8405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 2: Reset Successful!
Time: 9205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 0!
Time: 10005 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 1!
Time: 10405 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 2!
Time: 10805 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 3!
Time: 11205 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Computation Successful for Coefficient 4!
Time: 11605 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 3: Mid-State Reset Successful!
Time: 12645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 0!
Time: 13445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 1!
Time: 13845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 2!
Time: 14245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 3!
Time: 14645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 4!
Time: 15045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 5!
Time: 15445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 6!
Time: 15845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 7!
Time: 16245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 8!
Time: 16645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 9!
Time: 17045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 10!
Time: 17445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 11!
Time: 17845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 12!
Time: 18245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 13!
Time: 18645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Computation Successful for Coefficient 14!
Time: 19045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 15 }, Expected Output { -23 }, Obversed Output { -24 }
Time: 19445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 16 }, Expected Output { -29 }, Obversed Output { -30 }
Time: 19845 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 17 }, Expected Output { 33 }, Obversed Output { 32 }
Time: 20245 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 18 }, Expected Output { 72 }, Obversed Output { 71 }
Time: 20645 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Error: TEST 4: *** MATRIX MULTIPLICATION FAILED *** => Coefficient { 19 }, Expected Output { 1 }, Obversed Output { 0 }
Time: 21045 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: TEST 4: Freeze Behaviour Successful!
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
Note: *** TEST COMPLETE ***
Time: 21445 ns  Iteration: 0  Process: /Matrix_Multiplier_tb/VERIFY  File: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.srcs/sim_1/imports/new/Matrix_Multiplier_tb.vhd
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Nov 28 17:47:31 2018] Launched synth_1...
Run output will be captured here: E:/Uni_Year2_Labs/DDHDL/DDHDL_Assignment/DDHDL_FinalProject/DDHDL_FinalProject.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 19:33:50 2018...
