+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                          design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_araddr_reg[3]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_arready_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                  design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rvalid_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/data_rdy_bit_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                              design_1_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                              design_1_i/vga_controller_0/U0/FSM_sequential_state_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_araddr_reg[2]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[11]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                              design_1_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[23]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[22]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[21]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[10]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[8]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[20]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[8]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[10]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[7]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[5]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[11]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[9]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[23]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[18]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[10]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[21]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[20]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[8]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[20]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[13]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[11]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[7]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[5]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[23]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[7]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[5]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[18]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[16]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[5]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[8]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[14]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[13]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[10]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                  design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_wready_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_awready_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[16]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[22]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[21]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                  design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_bvalid_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                       design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/aw_en_reg/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                     design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[18]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[16]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[14]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[22]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[21]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[20]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[22]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[21]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[20]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[14]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[13]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[10]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[8]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[23]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[14]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[7]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[9]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[22]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[23]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[16]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[14]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[13]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/axi_rdata_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg0_reg[16]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[21]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[20]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[19]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[18]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[23]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[22]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[16]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[15]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[14]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[17]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[9]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[18]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                           design_1_i/vga_controller_0/U0/flush_done_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[18]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[13]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[12]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[11]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[10]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[9]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[7]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[13]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[11]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[5]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[9]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[8]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[7]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                         design_1_i/vga_controller_0/U0/flush_rready_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                        design_1_i/vga_controller_0/U0/flush_arvalid_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[9]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                design_1_i/custom_hps_1/U0/custom_hps_v1_0_S00_AXI_inst/slv_reg1_reg[11]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                            design_1_i/vga_controller_0/U0/wr_en_reg_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                          design_1_i/vga_controller_0/U0/ARVALID_reg_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                               design_1_i/vga_controller_0/U0/rready_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
