INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/ip/scdatamem/sim/scdatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scdatamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccpu_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_dataflow
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wmem' is not allowed [E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccpu_dataflow.v:34]
WARNING: [VRFC 10-3380] identifier 'imm' is used before its declaration [E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccpu_dataflow.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/sccu_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccu_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/scinstmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scinstmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sh' is not allowed [E:/Vivado workplace/project_2/project_2.srcs/sources_1/new/shift.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado workplace/project_2/project_2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
