
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120604                       # Number of seconds simulated
sim_ticks                                120604338127                       # Number of ticks simulated
final_tick                               1178463159440                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66219                       # Simulator instruction rate (inst/s)
host_op_rate                                    83637                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3620068                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889872                       # Number of bytes of host memory used
host_seconds                                 33315.49                       # Real time elapsed on the host
sim_insts                                  2206134363                       # Number of instructions simulated
sim_ops                                    2786395301                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3113728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3327872                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6444544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1171712                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1171712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24326                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25999                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 50348                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9154                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9154                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25817711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27593303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                53435424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10613                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              24410                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9715339                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9715339                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9715339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25817711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27593303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               63150763                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144783120                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177032                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086301                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931980                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9364282                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669923                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437832                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87570                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104480898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128047158                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177032                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107755                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6261131                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5706079                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103238                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141676472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114484182     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784146      1.97%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364252      1.67%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380881      1.68%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265767      1.60%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126113      0.79%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778809      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978742      1.40%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513580      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141676472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160081                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.884407                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103302319                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7129633                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26843715                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110051                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290745                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731463                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6461                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154454495                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51154                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290745                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103818388                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4448300                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1508999                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428196                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1181836                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153000274                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1688                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400910                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        30788                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214056239                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713147804                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713147804                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45797014                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33753                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17731                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3810651                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189620                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311731                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690339                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149139578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139212315                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108561                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25195556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57110415                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1708                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141676472                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.982607                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84284383     59.49%     59.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23734477     16.75%     76.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958659      8.44%     84.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7806847      5.51%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908362      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705892      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063448      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118849      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95555      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141676472                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977105     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156423     11.98%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172228     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114975700     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012589      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364129     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843875      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139212315                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.961523                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305756                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009380                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421515419                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174369556                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135096990                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140518071                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203187                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977491                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1085                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159056                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290745                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3739222                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       256882                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149173330                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164259                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189620                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900726                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17730                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        205061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13139                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234010                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136839149                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14114350                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373166                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956547                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295270                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842197                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.945132                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135103003                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135096990                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81531652                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221200864                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.933099                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368586                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26760379                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956945                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137385727                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891082                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88287422     64.26%     64.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22504580     16.38%     80.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810286      7.87%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816929      3.51%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765226      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536189      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1560624      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095384      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3009087      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137385727                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3009087                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283558935                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302655543                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3106648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.447831                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.447831                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.690688                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.690688                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618364859                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186414313                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145820468                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144783120                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23678438                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19188099                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2053479                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9522788                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9087750                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2531576                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91049                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103230068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130341519                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23678438                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11619326                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28479489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6673784                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3430812                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12048200                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1657296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139715269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.553824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111235780     79.62%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2682002      1.92%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2041850      1.46%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5008842      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1128486      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1620566      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1222443      0.87%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          770276      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14005024     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139715269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.163544                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.900254                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102012667                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5017149                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28039506                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113720                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4532218                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4087266                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42689                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157269898                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81670                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4532218                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102879292                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1367451                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2168413                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27276560                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1491327                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155649141                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        23299                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        273077                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       609802                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       170842                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218674762                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724946429                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724946429                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172508187                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46166564                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37674                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20964                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5054331                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15034461                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7326376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126401                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1630038                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152886654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37658                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141972378                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       191789                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27945713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60651675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4238                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139715269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564189                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80257262     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24978607     17.88%     75.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11679647      8.36%     83.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8561865      6.13%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7610717      5.45%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3021346      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2991687      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       463942      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150196      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139715269                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         570868     68.74%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116533     14.03%     82.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143090     17.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119165562     83.94%     83.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2133601      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16709      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13401267      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7255239      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141972378                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.980587                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             830491                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005850                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424682305                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180870491                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138401473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142802869                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       350393                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3681367                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          466                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226129                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4532218                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         806570                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92274                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152924312                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53072                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15034461                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7326376                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20948                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          466                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1116484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171996                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2288480                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139415507                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12877744                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2556871                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20131259                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19804429                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7253515                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.962927                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138583709                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138401473                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83020569                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230013614                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.955923                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360938                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101061223                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124112607                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28813233                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33420                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2055900                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135183051                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.918108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692307                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84288557     62.35%     62.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23813305     17.62%     79.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10492052      7.76%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5494049      4.06%     91.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4381005      3.24%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1575034      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1339407      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       999717      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2799925      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135183051                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101061223                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124112607                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18453341                       # Number of memory references committed
system.switch_cpus1.commit.loads             11353094                       # Number of loads committed
system.switch_cpus1.commit.membars              16710                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17832593                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111829882                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2526683                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2799925                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285308966                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310384130                       # The number of ROB writes
system.switch_cpus1.timesIdled                  74271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5067851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101061223                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124112607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101061223                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.432628                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.432628                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.698018                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.698018                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628624364                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192784407                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147089134                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33420                       # number of misc regfile writes
system.l20.replacements                         24336                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552667                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28432                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.438203                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.570769                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.412833                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3124.296372                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           968.720026                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000383                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000345                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.762768                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.236504                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73925                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73925                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16113                       # number of Writeback hits
system.l20.Writeback_hits::total                16113                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73925                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73925                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73925                       # number of overall hits
system.l20.overall_hits::total                  73925                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24326                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24336                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24326                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24336                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24326                       # number of overall misses
system.l20.overall_misses::total                24336                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2114178                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5689393015                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5691507193                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2114178                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5689393015                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5691507193                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2114178                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5689393015                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5691507193                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98251                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98261                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16113                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16113                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98251                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98261                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98251                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98261                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247590                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.247667                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247590                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.247667                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247590                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.247667                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 233881.156581                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 233871.926077                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 233881.156581                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 233871.926077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 233881.156581                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 233871.926077                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4717                       # number of writebacks
system.l20.writebacks::total                     4717                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24326                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24336                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24326                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24336                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24326                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24336                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4230549483                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4232065249                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4230549483                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4232065249                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4230549483                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4232065249                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247590                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.247667                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247590                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.247667                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247590                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.247667                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173910.609348                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173901.431994                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173910.609348                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173901.431994                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173910.609348                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173901.431994                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         26013                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          368080                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30109                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.224916                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.309832                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.361060                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2681.075456                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1375.253651                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009109                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000576                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.654559                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.335755                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        47905                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47905                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14177                       # number of Writeback hits
system.l21.Writeback_hits::total                14177                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        47905                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47905                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        47905                       # number of overall hits
system.l21.overall_hits::total                  47905                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        25999                       # number of ReadReq misses
system.l21.ReadReq_misses::total                26012                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        25999                       # number of demand (read+write) misses
system.l21.demand_misses::total                 26012                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        25999                       # number of overall misses
system.l21.overall_misses::total                26012                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3253197                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7052451594                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7055704791                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3253197                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7052451594                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7055704791                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3253197                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7052451594                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7055704791                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73904                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73917                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14177                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14177                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73904                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73917                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73904                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73917                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.351794                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.351908                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.351794                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.351908                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.351794                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.351908                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 250245.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 271258.571253                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 271248.069775                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 250245.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 271258.571253                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 271248.069775                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 250245.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 271258.571253                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 271248.069775                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4437                       # number of writebacks
system.l21.writebacks::total                     4437                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        25999                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           26012                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        25999                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            26012                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        25999                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           26012                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2471775                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5490628486                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5493100261                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2471775                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5490628486                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5493100261                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2471775                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5490628486                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5493100261                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.351794                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.351908                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.351794                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.351908                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.351794                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.351908                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 190136.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 211186.141236                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 211175.621290                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 190136.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 211186.141236                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 211175.621290                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 190136.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 211186.141236                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 211175.621290                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941585                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110889                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840201.616364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941585                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881317                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103228                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103228                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103228                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103228                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103228                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2302178                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2302178                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2302178                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2302178                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2302178                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2302178                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103238                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103238                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230217.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230217.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230217.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2197178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2197178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2197178                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 219717.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98251                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191221774                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98507                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1941.199854                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499802                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500198                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916015                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083985                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10957216                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10957216                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17299                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17299                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18666631                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18666631                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18666631                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18666631                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       409372                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       409372                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       409482                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        409482                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       409482                       # number of overall misses
system.cpu0.dcache.overall_misses::total       409482                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  46147297695                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46147297695                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13285298                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13285298                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46160582993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46160582993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46160582993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46160582993                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076113                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076113                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076113                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076113                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036015                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036015                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021466                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021466                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021466                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021466                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112727.049468                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112727.049468                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 120775.436364                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 120775.436364                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112729.211523                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112729.211523                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112729.211523                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112729.211523                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16113                       # number of writebacks
system.cpu0.dcache.writebacks::total            16113                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       311121                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       311121                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       311231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       311231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       311231                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       311231                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98251                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98251                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98251                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98251                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10773122553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10773122553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10773122553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10773122553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10773122553                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10773122553                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008644                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008644                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005150                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005150                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005150                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005150                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109648.986300                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109648.986300                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109648.986300                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109648.986300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109648.986300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109648.986300                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996171                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017128938                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050663.181452                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996171                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12048183                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12048183                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12048183                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12048183                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12048183                       # number of overall hits
system.cpu1.icache.overall_hits::total       12048183                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4212488                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4212488                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4212488                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4212488                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4212488                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4212488                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12048200                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12048200                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12048200                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12048200                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12048200                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12048200                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 247793.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 247793.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 247793.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 247793.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 247793.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 247793.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3361097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3361097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3361097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3361097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3361097                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3361097                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 258545.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 258545.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 258545.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 258545.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 258545.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 258545.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73904                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180530526                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74160                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2434.338269                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.735802                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.264198                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901312                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098688                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9692817                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9692817                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7066828                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7066828                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20611                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20611                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16710                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16759645                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16759645                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16759645                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16759645                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179042                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179042                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       179042                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        179042                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       179042                       # number of overall misses
system.cpu1.dcache.overall_misses::total       179042                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26215078752                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26215078752                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26215078752                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26215078752                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26215078752                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26215078752                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9871859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9871859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7066828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7066828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16938687                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16938687                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16938687                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16938687                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018137                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018137                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010570                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010570                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 146418.598720                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 146418.598720                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 146418.598720                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 146418.598720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 146418.598720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 146418.598720                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14177                       # number of writebacks
system.cpu1.dcache.writebacks::total            14177                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105138                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105138                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105138                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105138                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105138                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105138                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73904                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73904                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73904                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73904                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73904                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10397792521                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10397792521                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10397792521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10397792521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10397792521                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10397792521                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007486                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007486                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140693.230691                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 140693.230691                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 140693.230691                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 140693.230691                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 140693.230691                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 140693.230691                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
