$date
	Thu Mar 31 16:44:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module prog_cntr_input_sel_mux $end
$var wire 14 ! branch_target_addr [13:0] $end
$var wire 1 " clock $end
$var wire 14 # int_branch_addr [13:0] $end
$var wire 14 $ next_prog_cntr [13:0] $end
$var wire 14 % ret_addr [13:0] $end
$var wire 4 & sel_signals [3:0] $end
$var reg 14 ' prog_cntr_load_val [13:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 '
b1 &
b100000000 %
b100000 $
b10000000 #
1"
b1000000 !
$end
#5000
b100000 '
b10 &
0"
#10000
1"
#15000
b10000000 '
b100 &
0"
#20000
1"
#25000
b100000000 '
b1000 &
0"
#30000
1"
#35000
0"
#35001
