// Seed: 10662238
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    input tri id_4,
    output tri0 id_5
    , id_18,
    output uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    output supply0 id_9,
    output wire id_10,
    input wire id_11,
    output uwire id_12,
    output supply0 id_13,
    input wand id_14,
    input tri0 id_15,
    input wor id_16
);
  wire id_19;
  assign id_6 = 1;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input tri0 id_2,
    output tri id_3,
    output tri0 id_4,
    input tri id_5,
    input wor id_6,
    output tri1 id_7,
    output wire id_8,
    input supply0 id_9
);
  wire id_11;
  module_0(
      id_0,
      id_2,
      id_1,
      id_7,
      id_9,
      id_3,
      id_8,
      id_6,
      id_9,
      id_8,
      id_3,
      id_9,
      id_4,
      id_3,
      id_1,
      id_9,
      id_9
  );
endmodule
