$date
	Mon May  1 04:58:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module JK_FLIP_FLOP_PULSE_TRIGGERED_TB $end
$var wire 1 ! Q_gate $end
$var wire 1 " Q_data $end
$var wire 1 # Q_beh $end
$var wire 1 $ QBAR_gate $end
$var wire 1 % QBAR_data $end
$var wire 1 & QBAR_beh $end
$var parameter 32 ' CLKPERIOD $end
$var reg 1 ( CLK $end
$var reg 256 ) COMMENT [255:0] $end
$var reg 32 * ERRORS [31:0] $end
$var reg 1 + J $end
$var reg 1 , K $end
$var reg 1 - QEXPECTED $end
$var reg 32 . VECTORCOUNT [31:0] $end
$var integer 32 / COUNT [31:0] $end
$var integer 32 0 FD [31:0] $end
$scope module UUT_jk_flip_flop_pulse_triggered_behavioral $end
$var wire 1 ( clk $end
$var wire 1 + j $end
$var wire 1 , k $end
$var wire 1 & qbar $end
$var reg 1 # q $end
$upscope $end
$scope module UUT_jk_flip_flop_pulse_triggered_dataflow $end
$var wire 1 ( clk $end
$var wire 1 1 clk2 $end
$var wire 1 + j $end
$var wire 1 , k $end
$var wire 1 " q $end
$var wire 1 2 q1 $end
$var wire 1 3 q1bar $end
$var wire 1 % qbar $end
$var wire 1 4 r1 $end
$var wire 1 5 r2 $end
$var wire 1 6 s1 $end
$var wire 1 7 s2 $end
$upscope $end
$scope module UUT_jk_flip_flop_pulse_triggered_gate $end
$var wire 1 ( clk $end
$var wire 1 8 clk2 $end
$var wire 1 + j $end
$var wire 1 , k $end
$var wire 1 ! q $end
$var wire 1 9 q1 $end
$var wire 1 : q1bar $end
$var wire 1 $ qbar $end
$var wire 1 ; r1 $end
$var wire 1 < r2 $end
$var wire 1 = s1 $end
$var wire 1 > s2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 '
$end
#0
$dumpvars
x>
1=
x<
1;
x:
x9
18
x7
16
x5
14
x3
x2
11
b10000000000000000000000000000011 0
b100 /
b0 .
0-
0,
0+
b0 *
b0 )
0(
x&
x%
x$
x#
x"
x!
$end
#50
1&
0#
1%
0"
1$
0!
#100
0#
0"
15
17
0!
1<
1>
01
08
1(
#200
x5
x7
x<
x>
11
18
0(
#250
b1 .
1-
1+
b10100110100010101010100 )
#300
03
12
06
15
17
0:
19
1<
1>
01
0=
08
1(
#310
0&
1#
1%
0"
1$
0!
#400
0%
1"
0$
16
07
1!
0>
11
1=
18
0(
#450
b10 .
0+
b10011100100111101011111010000110100100001000001010011100100011101000101 )
#500
17
1>
01
08
1(
#600
07
0>
11
18
0(
#650
b11 .
0-
1,
b101001001000101010100110100010101010100 )
#700
1&
0#
02
13
04
17
09
1:
1>
01
0;
08
1(
#800
0"
1%
0!
14
05
1$
0<
11
1;
18
0(
#850
b100 .
0,
b10011100100111101011111010000110100100001000001010011100100011101000101 )
#900
15
1<
01
08
1(
#1000
05
0<
11
18
0(
#1050
b101 .
1-
1+
b10100110100010101010100 )
#1100
0&
1#
03
12
06
15
0:
19
1<
01
0=
08
1(
#1200
0%
1"
0$
16
07
1!
0>
11
1=
18
0(
#1250
b110 .
0+
b10011100100111101011111010000110100100001000001010011100100011101000101 )
#1300
17
1>
01
08
1(
#1400
07
0>
11
18
0(
#1450
b111 .
0-
1,
b101001001000101010100110100010101010100 )
#1500
1&
0#
02
13
04
17
09
1:
1>
01
0;
08
1(
#1600
0"
1%
0!
14
05
1$
0<
11
1;
18
0(
#1650
b1000 .
0,
b10011100100111101011111010000110100100001000001010011100100011101000101 )
#1700
15
1<
01
08
1(
#1800
05
0<
11
18
0(
#1850
b1001 .
#1900
15
1<
01
08
1(
#2000
05
0<
11
18
0(
#2050
b1010 .
1-
1,
1+
b10101000100111101000111010001110100110001000101 )
#2100
0&
1#
03
12
06
15
0:
19
1<
01
0=
08
1(
#2200
0%
1"
0$
16
07
1!
0>
11
1=
18
0(
#2250
b1011 .
0-
#2300
1&
0#
02
13
04
17
09
1:
1>
01
0;
08
1(
#2400
0"
1%
0!
14
05
1$
0<
11
1;
18
0(
#2450
b11111111111111111111111111111111 /
