{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425527440170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425527440171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 21:50:39 2015 " "Processing started: Wed Mar 04 21:50:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425527440171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425527440171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_GameBoy_DMG01 -c DE0_GameBoy_DMG01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_GameBoy_DMG01 -c DE0_GameBoy_DMG01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425527440171 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425527440486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenshot_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file screenshot_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScreenShot_RAM " "Found entity 1: ScreenShot_RAM" {  } { { "ScreenShot_RAM.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/ScreenShot_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425527440541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425527440541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_pixel_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_pixel_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_PIXEL_CLK " "Found entity 1: PLL_PIXEL_CLK" {  } { { "PLL_PIXEL_CLK.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/PLL_PIXEL_CLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425527440543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425527440543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file disp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISP_RAM " "Found entity 1: DISP_RAM" {  } { { "DISP_RAM.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DISP_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425527440546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425527440546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_VGA " "Found entity 1: DE0_VGA" {  } { { "DE0_VGA.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425527440549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425527440549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_gameboy_dmg01.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_gameboy_dmg01.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_GameBoy_DMG01 " "Found entity 1: DE0_GameBoy_DMG01" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425527440553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425527440553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_GameBoy_DMG01 " "Elaborating entity \"DE0_GameBoy_DMG01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425527440598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE0_GameBoy_DMG01.v(143) " "Verilog HDL assignment warning at DE0_GameBoy_DMG01.v(143): truncated value with size 32 to match size of target (13)" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425527440608 "|DE0_GameBoy_DMG01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE0_GameBoy_DMG01.v(144) " "Verilog HDL assignment warning at DE0_GameBoy_DMG01.v(144): truncated value with size 32 to match size of target (13)" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425527440608 "|DE0_GameBoy_DMG01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE0_GameBoy_DMG01.v(145) " "Verilog HDL assignment warning at DE0_GameBoy_DMG01.v(145): truncated value with size 32 to match size of target (8)" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425527440608 "|DE0_GameBoy_DMG01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE0_GameBoy_DMG01.v(247) " "Verilog HDL assignment warning at DE0_GameBoy_DMG01.v(247): truncated value with size 32 to match size of target (13)" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425527440612 "|DE0_GameBoy_DMG01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE0_GameBoy_DMG01.v(248) " "Verilog HDL assignment warning at DE0_GameBoy_DMG01.v(248): truncated value with size 32 to match size of target (13)" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425527440613 "|DE0_GameBoy_DMG01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE0_GameBoy_DMG01.v(323) " "Verilog HDL assignment warning at DE0_GameBoy_DMG01.v(323): truncated value with size 32 to match size of target (13)" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425527440764 "|DE0_GameBoy_DMG01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_VGA DE0_VGA:VGA_Driver " "Elaborating entity \"DE0_VGA\" for hierarchy \"DE0_VGA:VGA_Driver\"" {  } { { "DE0_GameBoy_DMG01.v" "VGA_Driver" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE0_VGA.v(45) " "Verilog HDL assignment warning at DE0_VGA.v(45): truncated value with size 32 to match size of target (11)" {  } { { "DE0_VGA.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_VGA.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425527443465 "|DE0_GameBoy_DMG01|DE0_VGA:VGA_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE0_VGA.v(46) " "Verilog HDL assignment warning at DE0_VGA.v(46): truncated value with size 32 to match size of target (11)" {  } { { "DE0_VGA.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_VGA.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425527443466 "|DE0_GameBoy_DMG01|DE0_VGA:VGA_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_PIXEL_CLK DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0 " "Elaborating entity \"PLL_PIXEL_CLK\" for hierarchy \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\"" {  } { { "DE0_VGA.v" "pll_inst0" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_VGA.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\"" {  } { { "PLL_PIXEL_CLK.v" "altpll_component" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/PLL_PIXEL_CLK.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\"" {  } { { "PLL_PIXEL_CLK.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/PLL_PIXEL_CLK.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component " "Instantiated megafunction \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 54 " "Parameter \"clk0_multiply_by\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_PIXEL_CLK " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_PIXEL_CLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443513 ""}  } { { "PLL_PIXEL_CLK.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/PLL_PIXEL_CLK.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425527443513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_pixel_clk_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_pixel_clk_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_PIXEL_CLK_altpll2 " "Found entity 1: PLL_PIXEL_CLK_altpll2" {  } { { "db/pll_pixel_clk_altpll2.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/pll_pixel_clk_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425527443582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425527443582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_PIXEL_CLK_altpll2 DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll2:auto_generated " "Elaborating entity \"PLL_PIXEL_CLK_altpll2\" for hierarchy \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_RAM DISP_RAM:RAM_Driver " "Elaborating entity \"DISP_RAM\" for hierarchy \"DISP_RAM:RAM_Driver\"" {  } { { "DE0_GameBoy_DMG01.v" "RAM_Driver" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DISP_RAM:RAM_Driver\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DISP_RAM:RAM_Driver\|altsyncram:altsyncram_component\"" {  } { { "DISP_RAM.v" "altsyncram_component" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DISP_RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DISP_RAM:RAM_Driver\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DISP_RAM:RAM_Driver\|altsyncram:altsyncram_component\"" {  } { { "DISP_RAM.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DISP_RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527443620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DISP_RAM:RAM_Driver\|altsyncram:altsyncram_component " "Instantiated megafunction \"DISP_RAM:RAM_Driver\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_GameBoy_DMG01.mif " "Parameter \"init_file\" = \"DE0_GameBoy_DMG01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443621 ""}  } { { "DISP_RAM.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DISP_RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425527443621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mgq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mgq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mgq1 " "Found entity 1: altsyncram_mgq1" {  } { { "db/altsyncram_mgq1.tdf" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/altsyncram_mgq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425527443683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425527443683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mgq1 DISP_RAM:RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated " "Elaborating entity \"altsyncram_mgq1\" for hierarchy \"DISP_RAM:RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScreenShot_RAM ScreenShot_RAM:ScreenShot_RAM_Driver " "Elaborating entity \"ScreenShot_RAM\" for hierarchy \"ScreenShot_RAM:ScreenShot_RAM_Driver\"" {  } { { "DE0_GameBoy_DMG01.v" "ScreenShot_RAM_Driver" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425527443690 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[0\] " "Synthesized away node \"ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mgq1.tdf" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/altsyncram_mgq1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screenshot_ram.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/screenshot_ram.v" 88 0 0 } } { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 433 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527444084 "|DE0_GameBoy_DMG01|ScreenShot_RAM:ScreenShot_RAM_Driver|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[1\] " "Synthesized away node \"ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mgq1.tdf" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/altsyncram_mgq1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screenshot_ram.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/screenshot_ram.v" 88 0 0 } } { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 433 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527444084 "|DE0_GameBoy_DMG01|ScreenShot_RAM:ScreenShot_RAM_Driver|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[2\] " "Synthesized away node \"ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mgq1.tdf" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/altsyncram_mgq1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screenshot_ram.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/screenshot_ram.v" 88 0 0 } } { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 433 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527444084 "|DE0_GameBoy_DMG01|ScreenShot_RAM:ScreenShot_RAM_Driver|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[3\] " "Synthesized away node \"ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mgq1.tdf" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/altsyncram_mgq1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screenshot_ram.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/screenshot_ram.v" 88 0 0 } } { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 433 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527444084 "|DE0_GameBoy_DMG01|ScreenShot_RAM:ScreenShot_RAM_Driver|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[4\] " "Synthesized away node \"ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mgq1.tdf" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/altsyncram_mgq1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screenshot_ram.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/screenshot_ram.v" 88 0 0 } } { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 433 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527444084 "|DE0_GameBoy_DMG01|ScreenShot_RAM:ScreenShot_RAM_Driver|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[5\] " "Synthesized away node \"ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mgq1.tdf" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/altsyncram_mgq1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screenshot_ram.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/screenshot_ram.v" 88 0 0 } } { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 433 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527444084 "|DE0_GameBoy_DMG01|ScreenShot_RAM:ScreenShot_RAM_Driver|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[6\] " "Synthesized away node \"ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mgq1.tdf" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/altsyncram_mgq1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screenshot_ram.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/screenshot_ram.v" 88 0 0 } } { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 433 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527444084 "|DE0_GameBoy_DMG01|ScreenShot_RAM:ScreenShot_RAM_Driver|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[7\] " "Synthesized away node \"ScreenShot_RAM:ScreenShot_RAM_Driver\|altsyncram:altsyncram_component\|altsyncram_mgq1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mgq1.tdf" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/altsyncram_mgq1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screenshot_ram.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/screenshot_ram.v" 88 0 0 } } { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 433 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527444084 "|DE0_GameBoy_DMG01|ScreenShot_RAM:ScreenShot_RAM_Driver|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1425527444084 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1425527444084 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OEA\[0\] GND " "Pin \"OEA\[0\]\" is stuck at GND" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425527460772 "|DE0_GameBoy_DMG01|OEA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OEB\[0\] VCC " "Pin \"OEB\[0\]\" is stuck at VCC" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425527460772 "|DE0_GameBoy_DMG01|OEB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OEC\[0\] VCC " "Pin \"OEC\[0\]\" is stuck at VCC" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425527460772 "|DE0_GameBoy_DMG01|OEC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OED\[0\] VCC " "Pin \"OED\[0\]\" is stuck at VCC" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425527460772 "|DE0_GameBoy_DMG01|OED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIRA\[0\] GND " "Pin \"DIRA\[0\]\" is stuck at GND" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425527460772 "|DE0_GameBoy_DMG01|DIRA[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425527460772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425527461268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425527466905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527466905 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SWS\[2\] " "No output dependent on input pin \"INPUT_SWS\[2\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_SWS[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SWS\[3\] " "No output dependent on input pin \"INPUT_SWS\[3\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_SWS[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SWS\[4\] " "No output dependent on input pin \"INPUT_SWS\[4\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_SWS[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SWS\[5\] " "No output dependent on input pin \"INPUT_SWS\[5\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_SWS[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SWS\[6\] " "No output dependent on input pin \"INPUT_SWS\[6\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_SWS[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SWS\[7\] " "No output dependent on input pin \"INPUT_SWS\[7\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_SWS[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SWS\[8\] " "No output dependent on input pin \"INPUT_SWS\[8\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_SWS[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SWS\[9\] " "No output dependent on input pin \"INPUT_SWS\[9\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_SWS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_BTN\[0\] " "No output dependent on input pin \"INPUT_BTN\[0\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_BTN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_BTN\[1\] " "No output dependent on input pin \"INPUT_BTN\[1\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_BTN\[2\] " "No output dependent on input pin \"INPUT_BTN\[2\]\"" {  } { { "DE0_GameBoy_DMG01.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425527467418 "|DE0_GameBoy_DMG01|INPUT_BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1425527467418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4488 " "Implemented 4488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425527467419 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425527467419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4441 " "Implemented 4441 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425527467419 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1425527467419 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1425527467419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425527467419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425527467457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 21:51:07 2015 " "Processing ended: Wed Mar 04 21:51:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425527467457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425527467457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425527467457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425527467457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425527468679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425527468680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 21:51:08 2015 " "Processing started: Wed Mar 04 21:51:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425527468680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1425527468680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_GameBoy_DMG01 -c DE0_GameBoy_DMG01 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_GameBoy_DMG01 -c DE0_GameBoy_DMG01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1425527468680 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1425527468745 ""}
{ "Info" "0" "" "Project  = DE0_GameBoy_DMG01" {  } {  } 0 0 "Project  = DE0_GameBoy_DMG01" 0 0 "Fitter" 0 0 1425527468746 ""}
{ "Info" "0" "" "Revision = DE0_GameBoy_DMG01" {  } {  } 0 0 "Revision = DE0_GameBoy_DMG01" 0 0 "Fitter" 0 0 1425527468746 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1425527468890 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_GameBoy_DMG01 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"DE0_GameBoy_DMG01\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1425527468939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425527469026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425527469026 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll2:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll2:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll2:auto_generated\|wire_pll1_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_pixel_clk_altpll2.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/pll_pixel_clk_altpll2.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1425527469112 ""}  } { { "db/pll_pixel_clk_altpll2.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/pll_pixel_clk_altpll2.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1425527469112 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1425527469235 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1425527469250 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425527469522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425527469522 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425527469522 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1425527469522 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/" { { 0 { 0 ""} 0 7636 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425527469539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/" { { 0 { 0 ""} 0 7638 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425527469539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/" { { 0 { 0 ""} 0 7640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425527469539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/" { { 0 { 0 ""} 0 7642 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425527469539 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1425527469539 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1425527469541 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1425527469546 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_GameBoy_DMG01.sdc " "Synopsys Design Constraints File file not found: 'DE0_GameBoy_DMG01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1425527472083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1425527472083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1425527472094 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1425527472136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1425527472137 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1425527472138 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1425527472138 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425527472138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425527472138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425527472138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   GB_PClk\[0\] " "   1.000   GB_PClk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425527472138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   9.259 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425527472138 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1425527472138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node DE0_VGA:VGA_Driver\|PLL_PIXEL_CLK:pll_inst0\|altpll:altpll_component\|PLL_PIXEL_CLK_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425527472604 ""}  } { { "db/pll_pixel_clk_altpll2.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/db/pll_pixel_clk_altpll2.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE0_VGA:VGA_Driver|PLL_PIXEL_CLK:pll_inst0|altpll:altpll_component|PLL_PIXEL_CLK_altpll2:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425527472604 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1425527473527 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425527473540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425527473540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425527473556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425527473575 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1425527473587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1425527473588 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1425527473601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1425527473933 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1425527473950 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1425527473950 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425527474066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1425527476124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425527479341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1425527479385 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1425527481589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425527481589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1425527482823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1425527487752 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1425527487752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425527488780 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.97 " "Total time spent on timing analysis during the Fitter is 2.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1425527488926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425527488974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425527490157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425527490199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425527491410 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425527492760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.fit.smsg " "Generated suppressed messages file C:/Users/Parker/Documents/GitHub/DE0_GameBoy_DMG-01_VGA/Software/DE0_GameBoy_DMG01.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1425527494859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425527496004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 21:51:36 2015 " "Processing ended: Wed Mar 04 21:51:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425527496004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425527496004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425527496004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1425527496004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1425527497132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425527497132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 21:51:36 2015 " "Processing started: Wed Mar 04 21:51:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425527497132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1425527497132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_GameBoy_DMG01 -c DE0_GameBoy_DMG01 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_GameBoy_DMG01 -c DE0_GameBoy_DMG01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1425527497133 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1425527498410 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1425527498446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425527498880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 21:51:38 2015 " "Processing ended: Wed Mar 04 21:51:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425527498880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425527498880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425527498880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1425527498880 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1425527499541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1425527500088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425527500089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 21:51:39 2015 " "Processing started: Wed Mar 04 21:51:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425527500089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425527500089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_GameBoy_DMG01 -c DE0_GameBoy_DMG01 " "Command: quartus_sta DE0_GameBoy_DMG01 -c DE0_GameBoy_DMG01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425527500089 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1425527500162 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425527500418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425527500505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425527500505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_GameBoy_DMG01.sdc " "Synopsys Design Constraints File file not found: 'DE0_GameBoy_DMG01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1425527501120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1425527501120 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501129 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501129 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501129 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1425527501129 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GB_PClk\[0\] GB_PClk\[0\] " "create_clock -period 1.000 -name GB_PClk\[0\] GB_PClk\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501131 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501131 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1425527501320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501320 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1425527501322 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1425527501338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1425527501583 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1425527501583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.369 " "Worst-case setup slack is -6.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.369      -103.852 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.369      -103.852 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.152      -752.076 GB_PClk\[0\]  " "   -3.152      -752.076 GB_PClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425527501585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.298         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559         0.000 GB_PClk\[0\]  " "    0.559         0.000 GB_PClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425527501628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425527501631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425527501634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -339.000 GB_PClk\[0\]  " "   -3.000      -339.000 GB_PClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.359         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.359         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 clk_50  " "    9.825         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527501638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425527501638 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1425527501929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1425527501970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1425527503268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1425527503665 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1425527503665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.703 " "Worst-case setup slack is -5.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.703       -93.014 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.703       -93.014 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.760      -645.359 GB_PClk\[0\]  " "   -2.760      -645.359 GB_PClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425527503669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.299         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509         0.000 GB_PClk\[0\]  " "    0.509         0.000 GB_PClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425527503713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425527503719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425527503724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -339.000 GB_PClk\[0\]  " "   -3.000      -339.000 GB_PClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.368         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.368         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk_50  " "    9.785         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527503730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425527503730 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1425527504010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1425527504346 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1425527504346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.690 " "Worst-case setup slack is -3.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.690       -58.988 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.690       -58.988 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383      -283.277 GB_PClk\[0\]  " "   -1.383      -283.277 GB_PClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425527504354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.143         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290         0.000 GB_PClk\[0\]  " "    0.290         0.000 GB_PClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425527504402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425527504410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425527504416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -390.261 GB_PClk\[0\]  " "   -3.000      -390.261 GB_PClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.376         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.376         0.000 VGA_Driver\|pll_inst0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 clk_50  " "    9.585         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425527504426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425527504426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1425527504925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1425527504927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425527505098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 21:51:45 2015 " "Processing ended: Wed Mar 04 21:51:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425527505098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425527505098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425527505098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425527505098 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425527505836 ""}
