simSeconds 0.028078508534999998
simTicks 28078384473.809002
finalTick 220470041473583.94
simFreq 1000001000000.0
hostSeconds 277.83224187
hostTickRate 104135929.090912
hostMemory 52671770.230456
simInsts 110000130.40514
simOps 132112619.389789
hostInstRate 408223.99405900005
hostOpRate 490287.60888500005
system.clk_domain.clock 1000.0010000000001
system.cpu_clk_domain.clock 500.00050000000005
system.cpu_voltage_domain.voltage 1.000001
system.l2.demandHits::switch_cpus.inst 29554.948404
system.l2.demandHits::switch_cpus.data 73513.25576200002
system.l2.demandHits::total 103068.204166
system.l2.overallHits::switch_cpus.inst 29554.948404
system.l2.overallHits::switch_cpus.data 73513.25576200002
system.l2.overallHits::total 103068.204166
system.l2.demandMisses::cpu.inst 2.490004
system.l2.demandMisses::cpu.data 4.279966
system.l2.demandMisses::switch_cpus.inst 2999.260639
system.l2.demandMisses::switch_cpus.data 136932.146246
system.l2.demandMisses::total 139931.406885
system.l2.overallMisses::cpu.inst 2.490004
system.l2.overallMisses::cpu.data 4.279966
system.l2.overallMisses::switch_cpus.inst 2999.260639
system.l2.overallMisses::switch_cpus.data 136932.146246
system.l2.overallMisses::total 139931.406885
system.l2.demandMissLatency::switch_cpus.inst 247922188.95500004
system.l2.demandMissLatency::switch_cpus.data 11102520525.132002
system.l2.demandMissLatency::total 11350442714.086998
system.l2.overallMissLatency::switch_cpus.inst 247922188.95500004
system.l2.overallMissLatency::switch_cpus.data 11102520525.132002
system.l2.overallMissLatency::total 11350442714.086998
system.l2.demandAccesses::cpu.inst 2.490004
system.l2.demandAccesses::cpu.data 4.279966
system.l2.demandAccesses::switch_cpus.inst 32554.209043
system.l2.demandAccesses::switch_cpus.data 210445.402008
system.l2.demandAccesses::total 242999.611051
system.l2.overallAccesses::cpu.inst 2.490004
system.l2.overallAccesses::cpu.data 4.279966
system.l2.overallAccesses::switch_cpus.inst 32554.209043
system.l2.overallAccesses::switch_cpus.data 210445.402008
system.l2.overallAccesses::total 242999.611051
system.l2.demandMissRate::cpu.inst 1.000001
system.l2.demandMissRate::cpu.data 1.000001
system.l2.demandMissRate::switch_cpus.inst 0.08760449744
system.l2.demandMissRate::switch_cpus.data 0.665878804636
system.l2.demandMissRate::total 0.589342306266
system.l2.overallMissRate::cpu.inst 1.000001
system.l2.overallMissRate::cpu.data 1.000001
system.l2.overallMissRate::switch_cpus.inst 0.08760449744
system.l2.overallMissRate::switch_cpus.data 0.665878804636
system.l2.overallMissRate::total 0.589342306266
system.l2.demandAvgMissLatency::switch_cpus.inst 83489.62633603942
system.l2.demandAvgMissLatency::switch_cpus.data 81098.15530654576
system.l2.demandAvgMissLatency::total 81127.78896352157
system.l2.overallAvgMissLatency::switch_cpus.inst 83489.62633603942
system.l2.overallAvgMissLatency::switch_cpus.data 81098.15530654576
system.l2.overallAvgMissLatency::total 81127.78896352157
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 2994.453554
system.l2.demandMshrMisses::switch_cpus.data 136931.469507
system.l2.demandMshrMisses::total 139925.92306099998
system.l2.overallMshrMisses::switch_cpus.inst 2994.453554
system.l2.overallMshrMisses::switch_cpus.data 136931.469507
system.l2.overallMshrMisses::total 139925.92306099998
system.l2.demandMshrMissLatency::switch_cpus.inst 217623690.396
system.l2.demandMshrMissLatency::switch_cpus.data 9733188455.740501
system.l2.demandMshrMissLatency::total 9950812146.1365
system.l2.overallMshrMissLatency::switch_cpus.inst 217623690.396
system.l2.overallMshrMissLatency::switch_cpus.data 9733188455.740501
system.l2.overallMshrMissLatency::total 9950812146.1365
system.l2.demandMshrMissRate::switch_cpus.inst 0.08746795386700001
system.l2.demandMshrMissRate::switch_cpus.data 0.6658758134020001
system.l2.demandMshrMissRate::total 0.589320935346
system.l2.overallMshrMissRate::switch_cpus.inst 0.08746795386700001
system.l2.overallMshrMissRate::switch_cpus.data 0.6658758134020001
system.l2.overallMshrMissRate::total 0.589320935346
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 73500.02101296368
system.l2.demandAvgMshrMissLatency::switch_cpus.data 71098.42881530945
system.l2.demandAvgMshrMissLatency::total 71128.31659326064
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 73500.02101296368
system.l2.overallAvgMshrMissLatency::switch_cpus.data 71098.42881530945
system.l2.overallAvgMshrMissLatency::total 71128.31659326064
system.l2.replacements 92068.04447900002
system.l2.ReadCleanReq.hits::switch_cpus.inst 29554.948404
system.l2.ReadCleanReq.hits::total 29554.948404
system.l2.ReadCleanReq.misses::cpu.inst 2.490004
system.l2.ReadCleanReq.misses::switch_cpus.inst 2999.260639
system.l2.ReadCleanReq.misses::total 2999.260639
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 247922188.95500004
system.l2.ReadCleanReq.missLatency::total 247922188.95500004
system.l2.ReadCleanReq.accesses::cpu.inst 2.490004
system.l2.ReadCleanReq.accesses::switch_cpus.inst 32554.209043
system.l2.ReadCleanReq.accesses::total 32554.209043
system.l2.ReadCleanReq.missRate::cpu.inst 1.000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.08760449744
system.l2.ReadCleanReq.missRate::total 0.08760449744
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 83489.62633603942
system.l2.ReadCleanReq.avgMissLatency::total 83489.62633603942
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 2994.453554
system.l2.ReadCleanReq.mshrMisses::total 2994.453554
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 217623690.396
system.l2.ReadCleanReq.mshrMissLatency::total 217623690.396
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.08746795386700001
system.l2.ReadCleanReq.mshrMissRate::total 0.08746795386700001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 73500.02101296368
system.l2.ReadCleanReq.avgMshrMissLatency::total 73500.02101296368
system.l2.ReadExReq.hits::switch_cpus.data 2318.357039
system.l2.ReadExReq.hits::total 2318.357039
system.l2.ReadExReq.misses::cpu.data 1.993961
system.l2.ReadExReq.misses::switch_cpus.data 979.321041
system.l2.ReadExReq.misses::total 979.7399730000001
system.l2.ReadExReq.missLatency::switch_cpus.data 79997478.195
system.l2.ReadExReq.missLatency::total 79997478.195
system.l2.ReadExReq.accesses::cpu.data 1.993961
system.l2.ReadExReq.accesses::switch_cpus.data 3294.7455560000003
system.l2.ReadExReq.accesses::total 3294.7455560000003
system.l2.ReadExReq.missRate::cpu.data 0.9972679999999999
system.l2.ReadExReq.missRate::switch_cpus.data 0.360484656138
system.l2.ReadExReq.missRate::total 0.36719846037000003
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 82917.45012232283
system.l2.ReadExReq.avgMissLatency::total 80646.05318482284
system.l2.ReadExReq.mshrMisses::switch_cpus.data 979.321041
system.l2.ReadExReq.mshrMisses::total 979.321041
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 70204267.785
system.l2.ReadExReq.mshrMissLatency::total 70204267.785
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.360484656138
system.l2.ReadExReq.mshrMissRate::total 0.351085707252
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 72917.44012232282
system.l2.ReadExReq.avgMshrMissLatency::total 72917.44012232282
system.l2.ReadSharedReq.hits::switch_cpus.data 71194.89872299999
system.l2.ReadSharedReq.hits::total 71194.89872299999
system.l2.ReadSharedReq.misses::cpu.data 2.2860050000000003
system.l2.ReadSharedReq.misses::switch_cpus.data 135955.75772899998
system.l2.ReadSharedReq.misses::total 135955.75772899998
system.l2.ReadSharedReq.missLatency::switch_cpus.data 11022777443.393997
system.l2.ReadSharedReq.missLatency::total 11022777443.393997
system.l2.ReadSharedReq.accesses::cpu.data 2.2860050000000003
system.l2.ReadSharedReq.accesses::switch_cpus.data 207150.65645199997
system.l2.ReadSharedReq.accesses::total 207150.65645199997
system.l2.ReadSharedReq.missRate::cpu.data 1.000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.6705203501469998
system.l2.ReadSharedReq.missRate::total 0.6705203501469998
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 81096.42357052721
system.l2.ReadSharedReq.avgMissLatency::total 81096.42357052721
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 135955.08099
system.l2.ReadSharedReq.mshrMisses::total 135955.08099
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 9663209259.172499
system.l2.ReadSharedReq.mshrMissLatency::total 9663209259.172499
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.6705173589129998
system.l2.ReadSharedReq.mshrMissRate::total 0.6705173589129998
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 71096.70021473536
system.l2.ReadSharedReq.avgMshrMissLatency::total 71096.70021473536
system.l2.UpgradeReq.hits::switch_cpus.data 9176.568625
system.l2.UpgradeReq.hits::total 9176.568625
system.l2.UpgradeReq.accesses::switch_cpus.data 9181.579989999998
system.l2.UpgradeReq.accesses::total 9181.579989999998
system.l2.WritebackClean.hits::writebacks 30287.987997000004
system.l2.WritebackClean.hits::total 30287.987997000004
system.l2.WritebackClean.accesses::writebacks 30287.987997000004
system.l2.WritebackClean.accesses::total 30287.987997000004
system.l2.WritebackDirty.hits::writebacks 61312.943856
system.l2.WritebackDirty.hits::total 61312.943856
system.l2.WritebackDirty.accesses::writebacks 61312.943856
system.l2.WritebackDirty.accesses::total 61312.943856
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.l2.tags.tagsInUse 56110.44540675056
system.l2.tags.totalRefs 530544.8599459999
system.l2.tags.sampledRefs 157598.062234
system.l2.tags.avgRefs 3.3769253629150002
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.3317896357549999
system.l2.tags.occupancies::cpu.data 2.421523427787
system.l2.tags.occupancies::switch_cpus.inst 1587.1828072193598
system.l2.tags.occupancies::switch_cpus.data 54385.243930773955
system.l2.tags.avgOccs::cpu.inst 2.046009e-05
system.l2.tags.avgOccs::cpu.data 3.6991428e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.024218348361
system.l2.tags.avgOccs::switch_cpus.data 0.8298529190239999
system.l2.tags.avgOccs::total 0.8561773975309999
system.l2.tags.occupanciesTaskId::1024 65523.193697
system.l2.tags.ageTaskId_1024::0 50.134846
system.l2.tags.ageTaskId_1024::1 445.010666
system.l2.tags.ageTaskId_1024::2 4468.817063
system.l2.tags.ageTaskId_1024::3 41159.63128
system.l2.tags.ratioOccsTaskId::1024 0.999804356304
system.l2.tags.tagAccesses 4074303.8578879996
system.l2.tags.dataAccesses 4074303.8578879996
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 2994.453554
system.mem_ctrls.avgPriority_switch_cpus.data::samples 136915.23211699998
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 0.0072156658033752505
system.mem_ctrls.numReadWriteTurnArounds 479.54074800000006
system.mem_ctrls.numWriteReadTurnArounds 479.54074800000006
system.mem_ctrls.numStayReadState 292910.828039
system.mem_ctrls.numStayWriteState 7721.291947999999
system.mem_ctrls.readReqs 139926.19568399998
system.mem_ctrls.writeReqs 8216.442118
system.mem_ctrls.readBursts 139926.19568399998
system.mem_ctrls.writeBursts 8216.442118
system.mem_ctrls.servicedByWrQ 16.510013
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0798399700000003
system.mem_ctrls.avgWrQLen 22.162752750000003
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 139926.19568399998
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 8216.442118
system.mem_ctrls.rdQLenPdf::0 126150.70705900001
system.mem_ctrls.rdQLenPdf::1 12866.836915
system.mem_ctrls.rdQLenPdf::2 772.199666
system.mem_ctrls.rdQLenPdf::3 101.15506799999999
system.mem_ctrls.rdQLenPdf::4 17.287605999999997
system.mem_ctrls.rdQLenPdf::5 1.4940330000000002
system.mem_ctrls.rdQLenPdf::6 0.005324
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9974109999999999
system.mem_ctrls.wrQLenPdf::1 1.000001
system.mem_ctrls.wrQLenPdf::2 1.000001
system.mem_ctrls.wrQLenPdf::3 1.000001
system.mem_ctrls.wrQLenPdf::4 1.000001
system.mem_ctrls.wrQLenPdf::5 1.000001
system.mem_ctrls.wrQLenPdf::6 1.000001
system.mem_ctrls.wrQLenPdf::7 1.000001
system.mem_ctrls.wrQLenPdf::8 1.000001
system.mem_ctrls.wrQLenPdf::9 1.000001
system.mem_ctrls.wrQLenPdf::10 1.000001
system.mem_ctrls.wrQLenPdf::11 1.000001
system.mem_ctrls.wrQLenPdf::12 1.000001
system.mem_ctrls.wrQLenPdf::13 1.000001
system.mem_ctrls.wrQLenPdf::14 1.000001
system.mem_ctrls.wrQLenPdf::15 249.38239299999998
system.mem_ctrls.wrQLenPdf::16 270.26329899999996
system.mem_ctrls.wrQLenPdf::17 476.42896300000007
system.mem_ctrls.wrQLenPdf::18 480.268126
system.mem_ctrls.wrQLenPdf::19 480.50334399999997
system.mem_ctrls.wrQLenPdf::20 480.67569299999997
system.mem_ctrls.wrQLenPdf::21 480.46363699999995
system.mem_ctrls.wrQLenPdf::22 480.30955800000004
system.mem_ctrls.wrQLenPdf::23 481.257337
system.mem_ctrls.wrQLenPdf::24 480.101531
system.mem_ctrls.wrQLenPdf::25 479.87897300000003
system.mem_ctrls.wrQLenPdf::26 480.080239
system.mem_ctrls.wrQLenPdf::27 480.769492
system.mem_ctrls.wrQLenPdf::28 480.097359
system.mem_ctrls.wrQLenPdf::29 482.3399149999999
system.mem_ctrls.wrQLenPdf::30 479.54333800000006
system.mem_ctrls.wrQLenPdf::31 479.54074800000006
system.mem_ctrls.wrQLenPdf::32 479.54074800000006
system.mem_ctrls.wrQLenPdf::33 0.0
system.mem_ctrls.wrQLenPdf::34 0.0
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1056.640832
system.mem_ctrls.bytesReadSys 8955276.523775999
system.mem_ctrls.bytesWrittenSys 525852.295552
system.mem_ctrls.avgRdBWSys 319155758.0545359
system.mem_ctrls.avgWrBWSys 18613210.12553071
system.mem_ctrls.totGap 28078309363.370495
system.mem_ctrls.avgGap 189562.37466624
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 191645.027456
system.mem_ctrls.requestorReadBytes::switch_cpus.data 8762574.855487999
system.mem_ctrls.requestorReadRate::switch_cpus.inst 6793347.738324137
system.mem_ctrls.requestorReadRate::switch_cpus.data 312324925.5378998
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 2994.453554
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 136931.74213
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 94262806.2765
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 4098858123.422
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 32307.98918497
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 29950.822128519998
system.mem_ctrls.dram.bytesRead::cpu.inst 159.360256
system.mem_ctrls.dram.bytesRead::cpu.data 273.917824
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 191645.027456
system.mem_ctrls.dram.bytesRead::switch_cpus.data 8763631.49632
system.mem_ctrls.dram.bytesRead::total 8955276.523775999
system.mem_ctrls.dram.bytesInstRead::cpu.inst 159.360256
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 191645.027456
system.mem_ctrls.dram.bytesInstRead::total 191645.027456
system.mem_ctrls.dram.numReads::cpu.inst 2.490004
system.mem_ctrls.dram.numReads::cpu.data 4.279966
system.mem_ctrls.dram.numReads::switch_cpus.inst 2994.453554
system.mem_ctrls.dram.numReads::switch_cpus.data 136931.74213
system.mem_ctrls.dram.numReads::total 139926.19568399998
system.mem_ctrls.dram.bwRead::cpu.inst 55354.084172
system.mem_ctrls.dram.bwRead::cpu.data 95339.03761200001
system.mem_ctrls.dram.bwRead::switch_cpus.inst 6793347.685083001
system.mem_ctrls.dram.bwRead::switch_cpus.data 312362410.1855089
system.mem_ctrls.dram.bwRead::total 319155758.12868494
system.mem_ctrls.dram.bwInstRead::cpu.inst 55354.084172
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 6793347.685083001
system.mem_ctrls.dram.bwInstRead::total 6793347.685083001
system.mem_ctrls.dram.bwTotal::cpu.inst 55354.084172
system.mem_ctrls.dram.bwTotal::cpu.data 95339.03761200001
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 6793347.685083001
system.mem_ctrls.dram.bwTotal::switch_cpus.data 312362410.1855089
system.mem_ctrls.dram.bwTotal::total 337768967.923702
system.mem_ctrls.dram.readBursts 139909.685671
system.mem_ctrls.dram.writeBursts 8193.237092
system.mem_ctrls.dram.perBankRdBursts::0 8777.953645000001
system.mem_ctrls.dram.perBankRdBursts::1 8927.693453
system.mem_ctrls.dram.perBankRdBursts::2 8957.172539999998
system.mem_ctrls.dram.perBankRdBursts::3 8894.689005
system.mem_ctrls.dram.perBankRdBursts::4 8879.578872
system.mem_ctrls.dram.perBankRdBursts::5 8938.52049
system.mem_ctrls.dram.perBankRdBursts::6 8901.127808
system.mem_ctrls.dram.perBankRdBursts::7 8216.924517
system.mem_ctrls.dram.perBankRdBursts::8 8423.176127
system.mem_ctrls.dram.perBankRdBursts::9 8396.825593
system.mem_ctrls.dram.perBankRdBursts::10 8597.675270000002
system.mem_ctrls.dram.perBankRdBursts::11 8657.114444
system.mem_ctrls.dram.perBankRdBursts::12 8647.968961999999
system.mem_ctrls.dram.perBankRdBursts::13 9069.063711
system.mem_ctrls.dram.perBankRdBursts::14 8869.747213999999
system.mem_ctrls.dram.perBankRdBursts::15 8754.454020000001
system.mem_ctrls.dram.perBankWrBursts::0 425.871963
system.mem_ctrls.dram.perBankWrBursts::1 484.16779199999996
system.mem_ctrls.dram.perBankWrBursts::2 495.26328599999994
system.mem_ctrls.dram.perBankWrBursts::3 514.835993
system.mem_ctrls.dram.perBankWrBursts::4 527.7688049999999
system.mem_ctrls.dram.perBankWrBursts::5 612.8271520000002
system.mem_ctrls.dram.perBankWrBursts::6 568.867998
system.mem_ctrls.dram.perBankWrBursts::7 511.641047
system.mem_ctrls.dram.perBankWrBursts::8 505.465568
system.mem_ctrls.dram.perBankWrBursts::9 436.06204900000006
system.mem_ctrls.dram.perBankWrBursts::10 526.498565
system.mem_ctrls.dram.perBankWrBursts::11 524.890149
system.mem_ctrls.dram.perBankWrBursts::12 494.745059
system.mem_ctrls.dram.perBankWrBursts::13 563.444959
system.mem_ctrls.dram.perBankWrBursts::14 559.508194
system.mem_ctrls.dram.perBankWrBursts::15 441.378513
system.mem_ctrls.dram.totQLat 1569814323.36725
system.mem_ctrls.dram.totBusLat 699548428.3549999
system.mem_ctrls.dram.totMemAccLat 4193120929.6985
system.mem_ctrls.dram.avgQLat 11233.303287800001
system.mem_ctrls.dram.avgBusLat 5000.005
system.mem_ctrls.dram.avgMemAccLat 29983.3220378
system.mem_ctrls.dram.readRowHits 92268.16569699999
system.mem_ctrls.dram.writeRowHits 1258.614992
system.mem_ctrls.dram.readRowHitRate 65.91661026
system.mem_ctrls.dram.writeRowHitRate 12.16604065
system.mem_ctrls.dram.bytesPerActivate::samples 54576.91045499999
system.mem_ctrls.dram.bytesPerActivate::mean 174.219845899513
system.mem_ctrls.dram.bytesPerActivate::gmean 117.254587097287
system.mem_ctrls.dram.bytesPerActivate::stdev 197.56290697641703
system.mem_ctrls.dram.bytesPerActivate::0-127 30059.015526999996
system.mem_ctrls.dram.bytesPerActivate::128-255 13038.96209
system.mem_ctrls.dram.bytesPerActivate::256-383 4245.398629
system.mem_ctrls.dram.bytesPerActivate::384-511 2469.80158
system.mem_ctrls.dram.bytesPerActivate::512-639 1643.5708919999997
system.mem_ctrls.dram.bytesPerActivate::640-767 1206.5316579999999
system.mem_ctrls.dram.bytesPerActivate::768-895 820.114566
system.mem_ctrls.dram.bytesPerActivate::896-1023 519.34881
system.mem_ctrls.dram.bytesPerActivate::1024-1151 574.1667030000002
system.mem_ctrls.dram.bytesPerActivate::total 54576.91045499999
system.mem_ctrls.dram.dramBytesRead 8954219.882944
system.mem_ctrls.dram.dramBytesWritten 524367.173888
system.mem_ctrls.dram.avgRdBW 319.11827325366494
system.mem_ctrls.dram.avgWrBW 18.560364808354002
system.mem_ctrls.dram.peakBW 12800.012799999999
system.mem_ctrls.dram.busUtil 2.6378403099999996
system.mem_ctrls.dram.busUtilRead 2.49142524
system.mem_ctrls.dram.busUtilWrite 0.14368884000000004
system.mem_ctrls.dram.pageHitRate 63.1441197
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.mem_ctrls.dram.rank0.actEnergy 199674052.49694002
system.mem_ctrls.dram.rank0.preEnergy 106133580.74747999
system.mem_ctrls.dram.rank0.readEnergy 503324734.75619996
system.mem_ctrls.dram.rank0.writeEnergy 21617293.867920004
system.mem_ctrls.dram.rank0.refreshEnergy 2216559529.158
system.mem_ctrls.dram.rank0.actBackEnergy 10755603300.34131
system.mem_ctrls.dram.rank0.preBackEnergy 1724749499.0707197
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 15527661990.43857
system.mem_ctrls.dram.rank0.averagePower 553.041582769044
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4391773002.042251
system.mem_ctrls.dram.rank0.pwrStateTime::REF 937630934.4999999
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 22748980537.26675
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 189999601.91142
system.mem_ctrls.dram.rank1.preEnergy 100985794.42924498
system.mem_ctrls.dram.rank1.readEnergy 495630420.93474
system.mem_ctrls.dram.rank1.writeEnergy 21151403.75232
system.mem_ctrls.dram.rank1.refreshEnergy 2216559529.158
system.mem_ctrls.dram.rank1.actBackEnergy 10743392159.695261
system.mem_ctrls.dram.rank1.preBackEnergy 1735032564.8779202
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 15502751474.758904
system.mem_ctrls.dram.rank1.averagePower 552.1601854185521
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4417949749.74275
system.mem_ctrls.dram.rank1.pwrStateTime::REF 937630934.4999999
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 22722803789.56625
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.membus.transDist::ReadResp 138949.80716700002
system.membus.transDist::ReadExReq 979.7399730000001
system.membus.transDist::ReadExResp 979.7399730000001
system.membus.transDist::ReadSharedReq 138949.80716700002
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 369286.6154410001
system.membus.pktCount::total 369286.6154410001
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 9481128.819328003
system.membus.pktSize::total 9481128.819328003
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 139937.81992399998
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 139937.81992399998
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 139937.81992399998
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.membus.reqLayer0.occupancy 298454064.2289999
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 748645939.02075
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 229360.41975699997
system.membus.snoop_filter.hitSingleRequests 89480.29014100002
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 56156768.94761801
system.switch_cpus.cpi 0.5612858310120001
system.switch_cpus.ipc 1.7820871073180002
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 156621771.578617
system.switch_cpus.nonSpecInstsAdded 19533.429803
system.switch_cpus.instsIssued 144337044.322663
system.switch_cpus.squashedInstsIssued 311715.747921
system.switch_cpus.squashedInstsExamined 36549630.79474001
system.switch_cpus.squashedOperandsExamined 25941475.910526995
system.switch_cpus.squashedNonSpecRemoved 19515.961509000004
system.switch_cpus.numIssuedDist::samples 55880563.396354996
system.switch_cpus.numIssuedDist::mean 2.582064497612
system.switch_cpus.numIssuedDist::stdev 2.560855452957
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 16475560.819486002
system.switch_cpus.numIssuedDist::1 8324737.313069
system.switch_cpus.numIssuedDist::2 7076068.6567710005
system.switch_cpus.numIssuedDist::3 6111262.531021001
system.switch_cpus.numIssuedDist::4 5045886.969338001
system.switch_cpus.numIssuedDist::5 3894094.8441190002
system.switch_cpus.numIssuedDist::6 3806378.530452
system.switch_cpus.numIssuedDist::7 2234658.865083
system.switch_cpus.numIssuedDist::8 1451385.1108720002
system.switch_cpus.numIssuedDist::9 830557.1173460002
system.switch_cpus.numIssuedDist::10 624610.032776
system.switch_cpus.numIssuedDist::11 5069.776364999999
system.switch_cpus.numIssuedDist::12 292.82965699999994
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 12.000011999999998
system.switch_cpus.numIssuedDist::total 55880563.396354996
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 2189876.212379
system.switch_cpus.statFuBusy::IntMult 1.998417
system.switch_cpus.statFuBusy::IntDiv 2.484817
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 1.9351200000000002
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.6817730000000001
system.switch_cpus.statFuBusy::SimdCmp 0.029491999999999997
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.21061700000000003
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 2912177.631329
system.switch_cpus.statFuBusy::MemWrite 2338062.994929
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 24506.652204999995
system.switch_cpus.statIssuedInstType_0::IntAlu 86099646.20884001
system.switch_cpus.statIssuedInstType_0::IntMult 235160.192408
system.switch_cpus.statIssuedInstType_0::IntDiv 25.254369
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 24.130793
system.switch_cpus.statIssuedInstType_0::FloatCvt 27.422266
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 7.191636
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 32.623385999999996
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 2105.3154240000003
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 13.473755
system.switch_cpus.statIssuedInstType_0::SimdAlu 7336.012012
system.switch_cpus.statIssuedInstType_0::SimdCmp 10501.788947000001
system.switch_cpus.statIssuedInstType_0::SimdCvt 7.091215999999999
system.switch_cpus.statIssuedInstType_0::SimdMisc 16619.435588
system.switch_cpus.statIssuedInstType_0::SimdMult 0.002302
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 87.11055099999999
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 9.853844000000002
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.8093809999999999
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.421522
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 4.1383980000000005
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 4.353769000000001
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 503.91197500000004
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.9601510000000001
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.495327
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 1.554453
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 1.0270460000000001
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 2.663073
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 33215046.217103
system.switch_cpus.statIssuedInstType_0::MemWrite 24725368.010922994
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 144337044.322663
system.switch_cpus.issueRate 2.5693635078
system.switch_cpus.fuBusy 7440124.178873
system.switch_cpus.fuBusyRate 0.05143262395400001
system.switch_cpus.intInstQueueReads 351034726.4358039
system.switch_cpus.intInstQueueWrites 192573845.91384
system.switch_cpus.intInstQueueWakeupAccesses 138012369.552238
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1271763.2788970002
system.switch_cpus.vecInstQueueWrites 875159.6179880002
system.switch_cpus.vecInstQueueWakeupAccesses 557601.70235
system.switch_cpus.intAluAccesses 151063842.338647
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 688819.5106840001
system.switch_cpus.numSquashedInsts 938367.951702
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 12962.354921
system.switch_cpus.idleCycles 276205.551263
system.switch_cpus.MemDepUnit__0.insertedLoads 34636094.87352599
system.switch_cpus.MemDepUnit__0.insertedStores 28654379.346965004
system.switch_cpus.MemDepUnit__0.conflictingLoads 10593400.630819002
system.switch_cpus.MemDepUnit__0.conflictingStores 11269318.67674
system.switch_cpus.MemDepUnit__0.MDPLookups 59865221.62977
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 3423069.296795
system.switch_cpus.MemDepUnit__0.LFSTReads 40871221.65610701
system.switch_cpus.MemDepUnit__0.LFSTWrites 22334352.892616
system.switch_cpus.MemDepUnit__0.hits 21879319.084355
system.switch_cpus.MemDepUnit__0.predictions 59865221.62977
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1926595.817231
system.switch_cpus.branchPred.lookups_0::CallDirect 915687.2637019999
system.switch_cpus.branchPred.lookups_0::CallIndirect 1147806.2442290003
system.switch_cpus.branchPred.lookups_0::DirectCond 17806888.852366
system.switch_cpus.branchPred.lookups_0::DirectUncond 2323130.748056
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 430985.713493
system.switch_cpus.branchPred.lookups_0::total 24551094.639077
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 514632.901591
system.switch_cpus.branchPred.squashes_0::CallDirect 291700.897619
system.switch_cpus.branchPred.squashes_0::CallIndirect 359831.57829
system.switch_cpus.branchPred.squashes_0::DirectCond 4315687.024501999
system.switch_cpus.branchPred.squashes_0::DirectUncond 592139.3710570001
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 111973.470568
system.switch_cpus.branchPred.squashes_0::total 6185965.243627
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 12769.970591999998
system.switch_cpus.branchPred.corrected_0::CallDirect 13145.119527
system.switch_cpus.branchPred.corrected_0::CallIndirect 74522.009563
system.switch_cpus.branchPred.corrected_0::DirectCond 178257.32953500003
system.switch_cpus.branchPred.corrected_0::DirectUncond 7106.01398
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2868.657556
system.switch_cpus.branchPred.corrected_0::total 288669.100753
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1411966.3327069997
system.switch_cpus.branchPred.committed_0::CallDirect 623987.445496
system.switch_cpus.branchPred.committed_0::CallIndirect 787979.04474
system.switch_cpus.branchPred.committed_0::DirectCond 13491240.196217002
system.switch_cpus.branchPred.committed_0::DirectUncond 1730993.3518300003
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 319012.344062
system.switch_cpus.branchPred.committed_0::total 18365178.715051997
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 17.283580999999998
system.switch_cpus.branchPred.mispredicted_0::CallDirect 5020.2869519999995
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 54096.575606
system.switch_cpus.branchPred.mispredicted_0::DirectCond 94816.143747
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 2539.810277
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 1805.093732
system.switch_cpus.branchPred.mispredicted_0::total 158295.19389499997
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8886676.192134999
system.switch_cpus.branchPred.targetProvider_0::BTB 12196655.400809001
system.switch_cpus.branchPred.targetProvider_0::RAS 1926595.817231
system.switch_cpus.branchPred.targetProvider_0::Indirect 1541167.2289020002
system.switch_cpus.branchPred.targetProvider_0::total 24551094.639077
system.switch_cpus.branchPred.targetWrong_0::NoBranch 137728.49827100002
system.switch_cpus.branchPred.targetWrong_0::Return 63405.179443
system.switch_cpus.branchPred.targetWrong_0::CallDirect 12769.970591999998
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 74765.452447
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 288669.100753
system.switch_cpus.branchPred.condPredicted 17806888.852366
system.switch_cpus.branchPred.condPredictedTaken 9250264.204018
system.switch_cpus.branchPred.condIncorrect 288669.100753
system.switch_cpus.branchPred.predTakenBTBMiss 46486.332675
system.switch_cpus.branchPred.NotTakenMispredicted 225263.92131000003
system.switch_cpus.branchPred.TakenMispredicted 63405.179443
system.switch_cpus.branchPred.BTBLookups 24551094.639077
system.switch_cpus.branchPred.BTBUpdates 135103.283599
system.switch_cpus.branchPred.BTBHits 15891607.052659001
system.switch_cpus.branchPred.BTBHitRatio 0.646795236397
system.switch_cpus.branchPred.BTBMispredicted 49999.460092999994
system.switch_cpus.branchPred.indirectLookups 1578791.957722
system.switch_cpus.branchPred.indirectHits 1541167.2289020002
system.switch_cpus.branchPred.indirectMisses 37624.728820000004
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1926595.817231
system.switch_cpus.branchPred.btb.lookups::CallDirect 915687.2637019999
system.switch_cpus.branchPred.btb.lookups::CallIndirect 1147806.2442290003
system.switch_cpus.branchPred.btb.lookups::DirectCond 17806888.852366
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2323130.748056
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 430985.713493
system.switch_cpus.branchPred.btb.lookups::total 24551094.639077
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1926595.817231
system.switch_cpus.branchPred.btb.misses::CallDirect 29588.180572
system.switch_cpus.branchPred.btb.misses::CallIndirect 1147806.2442290003
system.switch_cpus.branchPred.btb.misses::DirectCond 5054593.531715
system.switch_cpus.branchPred.btb.misses::DirectUncond 69918.099178
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 430985.713493
system.switch_cpus.branchPred.btb.misses::total 8659487.586418001
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 13145.119527
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 114852.15009200001
system.switch_cpus.branchPred.btb.updates::DirectUncond 7106.01398
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 135103.283599
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 13145.119527
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 114852.15009200001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 7106.01398
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 135103.283599
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.switch_cpus.branchPred.indirectBranchPred.lookups 1578791.957722
system.switch_cpus.branchPred.indirectBranchPred.hits 1541167.2289020002
system.switch_cpus.branchPred.indirectBranchPred.misses 37624.728820000004
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 77390.667119
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1656182.624841
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 2578126.409522
system.switch_cpus.branchPred.ras.pops 2578128.29314
system.switch_cpus.branchPred.ras.squashes 1166165.3775000002
system.switch_cpus.branchPred.ras.used 1411966.3327069997
system.switch_cpus.branchPred.ras.correct 1411949.049126
system.switch_cpus.branchPred.ras.incorrect 17.283580999999998
system.switch_cpus.commit.commitSquashedInsts 36569919.052465
system.switch_cpus.commit.branchMispredicts 291745.63084700005
system.switch_cpus.commit.numCommittedDist::samples 52041085.641422994
system.switch_cpus.commit.numCommittedDist::mean 2.308636125666
system.switch_cpus.commit.numCommittedDist::stdev 3.8950111166080004
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 28483071.333342
system.switch_cpus.commit.numCommittedDist::1 7828224.950509
system.switch_cpus.commit.numCommittedDist::2 2899252.4747760003
system.switch_cpus.commit.numCommittedDist::3 1632471.812858
system.switch_cpus.commit.numCommittedDist::4 1341084.2957810003
system.switch_cpus.commit.numCommittedDist::5 909693.949311
system.switch_cpus.commit.numCommittedDist::6 1054561.5505730002
system.switch_cpus.commit.numCommittedDist::7 858563.261329
system.switch_cpus.commit.numCommittedDist::8 722264.3772359999
system.switch_cpus.commit.numCommittedDist::9 384740.95766899997
system.switch_cpus.commit.numCommittedDist::10 302204.49012500007
system.switch_cpus.commit.numCommittedDist::11 394816.47030999995
system.switch_cpus.commit.numCommittedDist::12 5230135.717603998
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.000011999999998
system.switch_cpus.commit.numCommittedDist::total 52041085.641422994
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 7.938146000000001
system.switch_cpus.commit.functionCalls 1411966.2807699998
system.switch_cpus.commit.committedInstType_0::No_OpClass 9.524682
system.switch_cpus.commit.committedInstType_0::IntAlu 71303343.77496001
system.switch_cpus.commit.committedInstType_0::IntMult 212758.85363700002
system.switch_cpus.commit.committedInstType_0::IntDiv 8.925632
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 16.675026
system.switch_cpus.commit.committedInstType_0::FloatCvt 19.057563
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 12.705953
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 45.652637000000006
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 3997.414542000001
system.switch_cpus.commit.committedInstType_0::SimdCmp 7996.415619999998
system.switch_cpus.commit.committedInstType_0::SimdCvt 4.765073999999999
system.switch_cpus.commit.committedInstType_0::SimdMisc 9170.072560999999
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1.586536
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 26918976.931993995
system.switch_cpus.commit.committedInstType_0::MemWrite 21685340.367455002
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 120141702.723872
system.switch_cpus.commit.commitEligibleSamples 5230135.717603998
system.switch_cpus.commitStats0.numInsts 100049889.991011
system.switch_cpus.commitStats0.numOps 120141702.723872
system.switch_cpus.commitStats0.numInstsNotNOP 100000102.96058099
system.switch_cpus.commitStats0.numOpsNotNOP 120091915.69344203
system.switch_cpus.commitStats0.cpi 0.5612858310120001
system.switch_cpus.commitStats0.ipc 1.7820871073180002
system.switch_cpus.commitStats0.numMemRefs 48604317.29944901
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 111534791.51167902
system.switch_cpus.commitStats0.numLoadInsts 26918976.931993995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 21685332.429309
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 435633.67491400003
system.switch_cpus.commitStats0.committedInstType::No_OpClass 9.524682
system.switch_cpus.commitStats0.committedInstType::IntAlu 71303343.77496001
system.switch_cpus.commitStats0.committedInstType::IntMult 212758.85363700002
system.switch_cpus.commitStats0.committedInstType::IntDiv 8.925632
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 16.675026
system.switch_cpus.commitStats0.committedInstType::FloatCvt 19.057563
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 12.705953
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 45.652637000000006
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 3997.414542000001
system.switch_cpus.commitStats0.committedInstType::SimdCmp 7996.415619999998
system.switch_cpus.commitStats0.committedInstType::SimdCvt 4.765073999999999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 9170.072560999999
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1.586536
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 26918976.931993995
system.switch_cpus.commitStats0.committedInstType::MemWrite 21685340.367455002
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 120141702.723872
system.switch_cpus.commitStats0.committedControl::IsControl 18365178.041909996
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15846220.738181997
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2518957.3037280007
system.switch_cpus.commitStats0.committedControl::IsCondControl 13491239.915105002
system.switch_cpus.commitStats0.committedControl::IsUncondControl 4873938.126805001
system.switch_cpus.commitStats0.committedControl::IsCall 1411966.2807699998
system.switch_cpus.commitStats0.committedControl::IsReturn 1411966.1243919998
system.switch_cpus.decode.idleCycles 17622439.040622
system.switch_cpus.decode.blockedCycles 12876224.211954001
system.switch_cpus.decode.runCycles 23317744.789803997
system.switch_cpus.decode.unblockCycles 1568037.8805600002
system.switch_cpus.decode.squashCycles 496117.473415
system.switch_cpus.decode.branchResolved 12070825.896935003
system.switch_cpus.decode.branchMispred 21096.467853000002
system.switch_cpus.decode.decodedInsts 161294320.93649
system.switch_cpus.decode.squashedInsts 39266.064210000004
system.switch_cpus.executeStats0.numInsts 143398674.117187
system.switch_cpus.executeStats0.numNop 64186.640036
system.switch_cpus.executeStats0.numBranches 20491824.118621998
system.switch_cpus.executeStats0.numLoadInsts 32950778.131814
system.switch_cpus.executeStats0.numStoreInsts 24526540.744406
system.switch_cpus.executeStats0.instRate 2.552717194937001
system.switch_cpus.executeStats0.numCCRegReads 28618962.767874002
system.switch_cpus.executeStats0.numCCRegWrites 27883788.007542007
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 150200437.541534
system.switch_cpus.executeStats0.numIntRegWrites 92451491.814761
system.switch_cpus.executeStats0.numMemRefs 57477318.876219995
system.switch_cpus.executeStats0.numMiscRegReads 14674859.135556998
system.switch_cpus.executeStats0.numMiscRegWrites 53.407616000000004
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 30494.345975999997
system.switch_cpus.executeStats0.numVecPredRegWrites 10037.073081999999
system.switch_cpus.executeStats0.numVecRegReads 308017.39246800006
system.switch_cpus.executeStats0.numVecRegWrites 328215.1362169999
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 15664418.446942
system.switch_cpus.fetch.cycles 33935329.748547
system.switch_cpus.fetch.squashCycles 1032737.213844
system.switch_cpus.fetch.miscStallCycles 24897.947147000006
system.switch_cpus.fetch.pendingTrapStallCycles 149015.095107
system.switch_cpus.fetch.icacheWaitRetryStallCycles 316.87263100000007
system.switch_cpus.fetch.cacheLines 20343000.203802
system.switch_cpus.fetch.icacheSquashes 191558.206421
system.switch_cpus.fetch.nisnDist::samples 55880563.396354996
system.switch_cpus.fetch.nisnDist::mean 2.949597110573
system.switch_cpus.fetch.nisnDist::stdev 4.00016303845
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 27551800.839193996
system.switch_cpus.fetch.nisnDist::1 3103029.1705530006
system.switch_cpus.fetch.nisnDist::2 4757806.401265
system.switch_cpus.fetch.nisnDist::3 2792741.5160559993
system.switch_cpus.fetch.nisnDist::4 2681851.248735
system.switch_cpus.fetch.nisnDist::5 2218392.807258
system.switch_cpus.fetch.nisnDist::6 2310720.810842
system.switch_cpus.fetch.nisnDist::7 872939.45495
system.switch_cpus.fetch.nisnDist::8 1591120.9609
system.switch_cpus.fetch.nisnDist::9 895518.6695550001
system.switch_cpus.fetch.nisnDist::10 1544790.0208270003
system.switch_cpus.fetch.nisnDist::11 832601.7111390001
system.switch_cpus.fetch.nisnDist::12 4727249.785081001
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.000011999999998
system.switch_cpus.fetch.nisnDist::total 55880563.396354996
system.switch_cpus.fetchStats0.numInsts 137548388.009938
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 2.4479587310400004
system.switch_cpus.fetchStats0.numBranches 24551094.639077
system.switch_cpus.fetchStats0.branchRate 0.436953868674
system.switch_cpus.fetchStats0.icacheStallCycles 21254633.645389
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 496117.473415
system.switch_cpus.iew.blockCycles 7551533.691033
system.switch_cpus.iew.unblockCycles 195233.142462
system.switch_cpus.iew.dispatchedInsts 156705491.64845607
system.switch_cpus.iew.dispSquashedInsts 206372.68229599998
system.switch_cpus.iew.dispLoadInsts 34636094.87352599
system.switch_cpus.iew.dispStoreInsts 28654379.346965004
system.switch_cpus.iew.dispNonSpecInsts 19533.429803
system.switch_cpus.iew.iqFullEvents 71683.96977800001
system.switch_cpus.iew.lsqFullEvents 106116.22847599999
system.switch_cpus.iew.memOrderViolationEvents 264964.635181
system.switch_cpus.iew.predictedTakenIncorrect 167587.977768
system.switch_cpus.iew.predictedNotTakenIncorrect 160498.22373
system.switch_cpus.iew.PNDLoadViolations 87579.235721
system.switch_cpus.iew.branchMispredicts 328086.201498
system.switch_cpus.iew.instsToCommit 140273509.49990502
system.switch_cpus.iew.writebackCount 138569971.25458798
system.switch_cpus.iew.producerInst 77702785.836548
system.switch_cpus.iew.consumerInst 138004902.354199
system.switch_cpus.iew.wbRate 2.4667861056610003
system.switch_cpus.iew.wbFanout 0.563018615899
system.switch_cpus.lsq0.forwLoads 2971197.9886640003
system.switch_cpus.lsq0.squashedLoads 7717179.153412001
system.switch_cpus.lsq0.ignoredResponses 11864.356012
system.switch_cpus.lsq0.memOrderViolation 264964.635181
system.switch_cpus.lsq0.squashedStores 6969080.934974001
system.switch_cpus.lsq0.rescheduledLoads 2807919.7939890004
system.switch_cpus.lsq0.blockedByCache 1278.787512
system.switch_cpus.lsq0.loadToUse::samples 26918975.754749
system.switch_cpus.lsq0.loadToUse::mean 8.432336643955999
system.switch_cpus.lsq0.loadToUse::stdev 30.253709324146996
system.switch_cpus.lsq0.loadToUse::0-9 25105590.116274
system.switch_cpus.lsq0.loadToUse::10-19 587234.5205400002
system.switch_cpus.lsq0.loadToUse::20-29 241236.75100000005
system.switch_cpus.lsq0.loadToUse::30-39 103066.32499300002
system.switch_cpus.lsq0.loadToUse::40-49 42808.249514999996
system.switch_cpus.lsq0.loadToUse::50-59 49515.809015000006
system.switch_cpus.lsq0.loadToUse::60-69 22773.688294000003
system.switch_cpus.lsq0.loadToUse::70-79 14372.465278
system.switch_cpus.lsq0.loadToUse::80-89 28775.533821999998
system.switch_cpus.lsq0.loadToUse::90-99 35546.853402
system.switch_cpus.lsq0.loadToUse::100-109 135360.910837
system.switch_cpus.lsq0.loadToUse::110-119 36598.58061599999
system.switch_cpus.lsq0.loadToUse::120-129 37222.70595
system.switch_cpus.lsq0.loadToUse::130-139 82840.69892699999
system.switch_cpus.lsq0.loadToUse::140-149 172286.792557
system.switch_cpus.lsq0.loadToUse::150-159 29767.009512
system.switch_cpus.lsq0.loadToUse::160-169 21390.590244
system.switch_cpus.lsq0.loadToUse::170-179 55907.869887999994
system.switch_cpus.lsq0.loadToUse::180-189 12814.110719
system.switch_cpus.lsq0.loadToUse::190-199 8705.826051999999
system.switch_cpus.lsq0.loadToUse::200-209 28480.095551
system.switch_cpus.lsq0.loadToUse::210-219 8565.21593
system.switch_cpus.lsq0.loadToUse::220-229 5268.81205
system.switch_cpus.lsq0.loadToUse::230-239 3236.5320020000004
system.switch_cpus.lsq0.loadToUse::240-249 3236.306161
system.switch_cpus.lsq0.loadToUse::250-259 2463.0488809999997
system.switch_cpus.lsq0.loadToUse::260-269 1787.0971309999998
system.switch_cpus.lsq0.loadToUse::270-279 1133.956035
system.switch_cpus.lsq0.loadToUse::280-289 1105.393489
system.switch_cpus.lsq0.loadToUse::290-299 1179.035615
system.switch_cpus.lsq0.loadToUse::overflows 38704.85446899999
system.switch_cpus.lsq0.loadToUse::min_value 1.2094670000000003
system.switch_cpus.lsq0.loadToUse::max_value 1651.313652
system.switch_cpus.lsq0.loadToUse::total 26918975.754749
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 28078384473.809002
system.switch_cpus.rename.squashCycles 496117.473415
system.switch_cpus.rename.idleCycles 18291582.879605
system.switch_cpus.rename.blockCycles 8826490.679582
system.switch_cpus.rename.serializeStallCycles 842596.928534
system.switch_cpus.rename.runCycles 24151682.515495002
system.switch_cpus.rename.unblockCycles 3272092.919724
system.switch_cpus.rename.renamedInsts 159705776.471403
system.switch_cpus.rename.ROBFullEvents 22031.389828000003
system.switch_cpus.rename.IQFullEvents 2867474.690602
system.switch_cpus.rename.LQFullEvents 72743.62319000001
system.switch_cpus.rename.SQFullEvents 64015.80296800001
system.switch_cpus.rename.renamedOperands 146845197.79982197
system.switch_cpus.rename.lookups 221786879.56686398
system.switch_cpus.rename.intLookups 170457447.12720397
system.switch_cpus.rename.vecLookups 384570.2215120001
system.switch_cpus.rename.vecPredLookups 28187.430846
system.switch_cpus.rename.matLookups 418.770437
system.switch_cpus.rename.committedMaps 112470320.81982699
system.switch_cpus.rename.undoneMaps 34375096.317297004
system.switch_cpus.rename.serializing 21449.591452999997
system.switch_cpus.rename.tempSerializing 1638.23679
system.switch_cpus.rename.skidInsts 9393514.598351
system.switch_cpus.rob.reads 203522551.00412998
system.switch_cpus.rob.writes 317293872.1732339
system.switch_cpus.rob.squashedLoads 9188893.824259
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 8344016.94261
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000102.96058099
system.switch_cpus.thread_0.numOps 120091915.69344203
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 248889.777968
system.tol2bus.transDist::WritebackDirty 69529.38597399999
system.tol2bus.transDist::WritebackClean 30502.865515
system.tol2bus.transDist::CleanEvict 232992.279911
system.tol2bus.transDist::UpgradeReq 9181.579989999998
system.tol2bus.transDist::UpgradeResp 9181.579989999998
system.tol2bus.transDist::ReadExReq 3294.7455560000003
system.tol2bus.transDist::ReadExResp 3294.7455560000003
system.tol2bus.transDist::ReadCleanReq 41738.848893
system.tol2bus.transDist::ReadSharedReq 207150.65645199997
system.tol2bus.pktCount::total 754530.6553420002
system.tol2bus.pktSize::total 21428204.354879994
system.tol2bus.snoops 101252.68432899998
system.tol2bus.snoopTraffic 1113669.2459520001
system.tol2bus.snoopFanout::samples 353447.312303
system.tol2bus.snoopFanout::mean 0.06642130755000002
system.tol2bus.snoopFanout::stdev 0.24820084550300003
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 330287.27244900004
system.tol2bus.snoopFanout::1 23137.437178
system.tol2bus.snoopFanout::2 22.602676
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 2.000002
system.tol2bus.snoopFanout::total 353447.312303
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 28078384473.809002
system.tol2bus.reqLayer0.occupancy 342995885.0075811
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 62621341.83413199
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 320287087.622633
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 502335.754745
system.tol2bus.snoop_filter.hitSingleRequests 240972.54965599996
system.tol2bus.snoop_filter.hitMultiRequests 20399.823263
system.tol2bus.snoop_filter.totSnoops 2761.2637839999998
system.tol2bus.snoop_filter.hitSingleSnoops 2738.6611080000002
system.tol2bus.snoop_filter.hitMultiSnoops 22.602676
system.voltage_domain.voltage 1.000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 8216.442118
system.l2.writebacks::total 8216.442118
system.l2.CleanEvict.mshrMisses::writebacks 46.864361
system.l2.CleanEvict.mshrMisses::total 46.864361
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.InvalidateReq.hits::switch_cpus.data 6.824058
system.l2.InvalidateReq.hits::total 6.824058
system.l2.InvalidateReq.accesses::switch_cpus.data 13.436933
system.l2.InvalidateReq.accesses::total 13.436933
system.l2.tags.occupancies::writebacks 134.26535558235
system.l2.tags.avgOccs::writebacks 0.0020484874320000003
system.l2.tags.ageTaskId_1024::4 19399.599842
system.mem_ctrls.avgPriority_writebacks::samples 8216.442118
system.mem_ctrls.rdPerTurnAround::samples 479.54074800000006
system.mem_ctrls.rdPerTurnAround::mean 403.60745037483997
system.mem_ctrls.rdPerTurnAround::gmean 265.029675397917
system.mem_ctrls.rdPerTurnAround::stdev 1949.0362889315634
system.mem_ctrls.rdPerTurnAround::0-2047 476.441909
system.mem_ctrls.rdPerTurnAround::2048-4095 2.097255
system.mem_ctrls.rdPerTurnAround::38912-40959 0.475184
system.mem_ctrls.rdPerTurnAround::total 479.54074800000006
system.mem_ctrls.wrPerTurnAround::samples 479.54074800000006
system.mem_ctrls.wrPerTurnAround::mean 17.028905439095997
system.mem_ctrls.wrPerTurnAround::gmean 17.000821129875998
system.mem_ctrls.wrPerTurnAround::stdev 0.9781449783970002
system.mem_ctrls.wrPerTurnAround::16 210.06798400000002
system.mem_ctrls.wrPerTurnAround::17 20.694169999999996
system.mem_ctrls.wrPerTurnAround::18 246.44482799999997
system.mem_ctrls.wrPerTurnAround::19 2.3337660000000002
system.mem_ctrls.wrPerTurnAround::total 479.54074800000006
system.mem_ctrls.requestorWriteBytes::writebacks 524367.173888
system.mem_ctrls.requestorWriteRate::writebacks 18560364.756388035
system.mem_ctrls.requestorWriteAccesses::writebacks 8216.442118
system.mem_ctrls.requestorWriteTotalLat::writebacks 599270411407.5361
system.mem_ctrls.requestorWriteAvgLat::writebacks 89471704.85107213
system.mem_ctrls.dram.bytesWritten::writebacks 525852.295552
system.mem_ctrls.dram.bytesWritten::total 525852.295552
system.mem_ctrls.dram.numWrites::writebacks 8216.442118
system.mem_ctrls.dram.numWrites::total 8216.442118
system.mem_ctrls.dram.bwWrite::writebacks 18613210.082601994
system.mem_ctrls.dram.bwWrite::total 18613210.082601994
system.mem_ctrls.dram.bwTotal::writebacks 18613210.082601994
system.membus.transDist::WritebackDirty 8216.442118
system.membus.transDist::CleanEvict 81206.15771499998
system.tol2bus.transDist::InvalidateReq 13.436933
system.tol2bus.transDist::InvalidateResp 13.436933
system.l2.demandMshrHits::switch_cpus.inst 4.807085000000001
system.l2.demandMshrHits::switch_cpus.data 0.676739
system.l2.demandMshrHits::total 5.483824
system.l2.overallMshrHits::switch_cpus.inst 4.807085000000001
system.l2.overallMshrHits::switch_cpus.data 0.676739
system.l2.overallMshrHits::total 5.483824
system.l2.InvalidateReq.misses::switch_cpus.data 6.612875
system.l2.InvalidateReq.misses::total 6.612875
system.l2.InvalidateReq.missRate::switch_cpus.data 0.41124409723200006
system.l2.InvalidateReq.missRate::total 0.41124409723200006
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 6.612875
system.l2.InvalidateReq.mshrMisses::total 6.612875
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 126275.4695
system.l2.InvalidateReq.mshrMissLatency::total 126275.4695
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.41124409723200006
system.l2.InvalidateReq.mshrMissRate::total 0.41124409723200006
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 15081.509823652674
system.l2.InvalidateReq.avgMshrMissLatency::total 15081.509823652674
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 4.807085000000001
system.l2.ReadCleanReq.mshrHits::total 4.807085000000001
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 0.676739
system.l2.ReadSharedReq.mshrHits::total 0.676739
system.l2.UpgradeReq.misses::switch_cpus.data 5.011365
system.l2.UpgradeReq.misses::total 5.011365
system.l2.UpgradeReq.missLatency::switch_cpus.data 105893.98749999999
system.l2.UpgradeReq.missLatency::total 105893.98749999999
system.l2.UpgradeReq.missRate::switch_cpus.data 0.000578638524
system.l2.UpgradeReq.missRate::total 0.000578638524
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 18726.343272917147
system.l2.UpgradeReq.avgMissLatency::total 18726.343272917147
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 5.011365
system.l2.UpgradeReq.mshrMisses::total 5.011365
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 99927.994
system.l2.UpgradeReq.mshrMissLatency::total 99927.994
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.000578638524
system.l2.UpgradeReq.mshrMissRate::total 0.000578638524
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 15842.767637776155
system.l2.UpgradeReq.avgMshrMissLatency::total 15842.767637776155
system.mem_ctrls.rdPerTurnAround::43008-45055 0.198101
system.membus.transDist::UpgradeReq 5.011365
system.membus.transDist::InvalidateReq 6.612875
system.switch_cpus.commit.commitNonSpecStalls 17.468294
system.mem_ctrls.rdPerTurnAround::36864-38911 0.272623
system.mem_ctrls.rdPerTurnAround::40960-43007 0.004316
system.switch_cpus.fetch.tlbCycles 1.4806119999999998
system.mem_ctrls.rdPerTurnAround::4096-6143 0.001583
system.mem_ctrls.rdPerTurnAround::32768-34815 0.049777
CPI 0.5615671112834196
