# RISC-V mini five stage

This is my graduation project of a simple RISC-V 5 stage pipeline processor. My target is to implement all RV32I ISA instructions. But first I want to implement the basic instructions first.
