[12:54:13.660] <TB3>     INFO: *** Welcome to pxar ***
[12:54:13.660] <TB3>     INFO: *** Today: 2016/06/09
[12:54:13.667] <TB3>     INFO: *** Version: b2a7-dirty
[12:54:13.667] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C15.dat
[12:54:13.668] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:54:13.668] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//defaultMaskFile.dat
[12:54:13.668] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters_C15.dat
[12:54:13.744] <TB3>     INFO:         clk: 4
[12:54:13.744] <TB3>     INFO:         ctr: 4
[12:54:13.744] <TB3>     INFO:         sda: 19
[12:54:13.744] <TB3>     INFO:         tin: 9
[12:54:13.744] <TB3>     INFO:         level: 15
[12:54:13.744] <TB3>     INFO:         triggerdelay: 0
[12:54:13.744] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:54:13.744] <TB3>     INFO: Log level: DEBUG
[12:54:13.756] <TB3>     INFO: Found DTB DTB_WRE7QJ
[12:54:13.766] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[12:54:13.769] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[12:54:13.771] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[12:54:15.325] <TB3>     INFO: DUT info: 
[12:54:15.326] <TB3>     INFO: The DUT currently contains the following objects:
[12:54:15.326] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:54:15.326] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[12:54:15.326] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[12:54:15.326] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:54:15.326] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:54:15.326] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:54:15.327] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:54:15.328] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:54:15.329] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:54:15.331] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28504064
[12:54:15.331] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2a22f20
[12:54:15.331] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2999770
[12:54:15.331] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fe121d94010
[12:54:15.331] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fe127fff510
[12:54:15.331] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28569600 fPxarMemory = 0x7fe121d94010
[12:54:15.332] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[12:54:15.333] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[12:54:15.333] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[12:54:15.333] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:54:15.733] <TB3>     INFO: enter 'restricted' command line mode
[12:54:15.733] <TB3>     INFO: enter test to run
[12:54:15.734] <TB3>     INFO:   test: FPIXTest no parameter change
[12:54:15.734] <TB3>     INFO:   running: fpixtest
[12:54:15.734] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:54:15.737] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:54:15.737] <TB3>     INFO: ######################################################################
[12:54:15.737] <TB3>     INFO: PixTestFPIXTest::doTest()
[12:54:15.737] <TB3>     INFO: ######################################################################
[12:54:15.743] <TB3>     INFO: ######################################################################
[12:54:15.744] <TB3>     INFO: PixTestPretest::doTest()
[12:54:15.744] <TB3>     INFO: ######################################################################
[12:54:15.746] <TB3>     INFO:    ----------------------------------------------------------------------
[12:54:15.746] <TB3>     INFO:    PixTestPretest::programROC() 
[12:54:15.746] <TB3>     INFO:    ----------------------------------------------------------------------
[12:54:33.764] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:54:33.764] <TB3>     INFO: IA differences per ROC:  18.5 18.5 20.1 20.1 18.5 19.3 16.9 19.3 16.9 19.3 19.3 17.7 18.5 19.3 20.1 18.5
[12:54:33.831] <TB3>     INFO:    ----------------------------------------------------------------------
[12:54:33.831] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:54:33.831] <TB3>     INFO:    ----------------------------------------------------------------------
[12:54:33.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[12:54:34.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[12:54:34.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[12:54:34.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[12:54:34.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[12:54:34.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  83 Ia 24.6187 mA
[12:54:34.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 23.8187 mA
[12:54:34.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  81 Ia 24.6187 mA
[12:54:34.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  78 Ia 23.0188 mA
[12:54:34.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  84 Ia 24.6187 mA
[12:54:34.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  81 Ia 23.8187 mA
[12:54:35.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  82 Ia 23.8187 mA
[12:54:35.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  83 Ia 24.6187 mA
[12:54:35.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[12:54:35.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[12:54:35.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[12:54:35.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[12:54:35.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 23.8187 mA
[12:54:35.751] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.6187 mA
[12:54:35.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  81 Ia 23.8187 mA
[12:54:35.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[12:54:36.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  83 Ia 23.8187 mA
[12:54:36.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  84 Ia 24.6187 mA
[12:54:36.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  81 Ia 23.8187 mA
[12:54:36.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  82 Ia 23.8187 mA
[12:54:36.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 25.4188 mA
[12:54:36.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  71 Ia 23.8187 mA
[12:54:36.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  72 Ia 23.8187 mA
[12:54:36.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  73 Ia 23.8187 mA
[12:54:36.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  74 Ia 23.8187 mA
[12:54:36.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  75 Ia 23.8187 mA
[12:54:37.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  76 Ia 23.8187 mA
[12:54:37.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  77 Ia 24.6187 mA
[12:54:37.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  74 Ia 23.8187 mA
[12:54:37.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  75 Ia 24.6187 mA
[12:54:37.466] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  72 Ia 23.8187 mA
[12:54:37.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  73 Ia 23.8187 mA
[12:54:37.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.6187 mA
[12:54:37.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  75 Ia 23.8187 mA
[12:54:37.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  76 Ia 23.8187 mA
[12:54:37.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  77 Ia 24.6187 mA
[12:54:38.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  74 Ia 23.8187 mA
[12:54:38.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  75 Ia 23.8187 mA
[12:54:38.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  76 Ia 23.8187 mA
[12:54:38.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  77 Ia 24.6187 mA
[12:54:38.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  74 Ia 23.8187 mA
[12:54:38.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  75 Ia 23.8187 mA
[12:54:38.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  76 Ia 23.8187 mA
[12:54:38.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  77 Ia 24.6187 mA
[12:54:38.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[12:54:38.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[12:54:39.077] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[12:54:39.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 24.6187 mA
[12:54:39.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  79 Ia 23.0188 mA
[12:54:39.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.6187 mA
[12:54:39.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.8187 mA
[12:54:39.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 24.6187 mA
[12:54:39.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  80 Ia 23.8187 mA
[12:54:39.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 23.8187 mA
[12:54:39.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.8187 mA
[12:54:39.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 24.6187 mA
[12:54:40.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[12:54:40.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[12:54:40.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[12:54:40.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[12:54:40.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[12:54:40.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[12:54:40.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[12:54:40.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  77 Ia 23.0188 mA
[12:54:40.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 25.4188 mA
[12:54:40.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  76 Ia 23.0188 mA
[12:54:41.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  82 Ia 24.6187 mA
[12:54:41.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  79 Ia 23.8187 mA
[12:54:41.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.4188 mA
[12:54:41.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  94 Ia 24.6187 mA
[12:54:41.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  91 Ia 23.8187 mA
[12:54:41.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  92 Ia 23.8187 mA
[12:54:41.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  93 Ia 23.8187 mA
[12:54:41.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  94 Ia 24.6187 mA
[12:54:41.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  91 Ia 23.8187 mA
[12:54:41.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  92 Ia 23.8187 mA
[12:54:42.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  93 Ia 23.8187 mA
[12:54:42.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  94 Ia 24.6187 mA
[12:54:42.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  91 Ia 23.8187 mA
[12:54:42.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  92 Ia 23.8187 mA
[12:54:42.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[12:54:42.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[12:54:42.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[12:54:42.810] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[12:54:42.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[12:54:43.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[12:54:43.113] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[12:54:43.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[12:54:43.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[12:54:43.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  79 Ia 23.8187 mA
[12:54:43.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  80 Ia 23.8187 mA
[12:54:43.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  81 Ia 24.6187 mA
[12:54:43.719] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.4188 mA
[12:54:43.820] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  94 Ia 24.6187 mA
[12:54:43.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  91 Ia 23.8187 mA
[12:54:44.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  92 Ia 23.8187 mA
[12:54:44.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  93 Ia 24.6187 mA
[12:54:44.222] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  90 Ia 23.8187 mA
[12:54:44.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  91 Ia 23.8187 mA
[12:54:44.424] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  92 Ia 23.8187 mA
[12:54:44.525] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  93 Ia 24.6187 mA
[12:54:44.625] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  90 Ia 23.8187 mA
[12:54:44.726] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  91 Ia 23.8187 mA
[12:54:44.827] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  92 Ia 23.8187 mA
[12:54:44.928] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0188 mA
[12:54:45.029] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 25.4188 mA
[12:54:45.130] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  77 Ia 23.8187 mA
[12:54:45.231] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  78 Ia 23.8187 mA
[12:54:45.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  79 Ia 23.8187 mA
[12:54:45.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  80 Ia 23.8187 mA
[12:54:45.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  81 Ia 24.6187 mA
[12:54:45.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  78 Ia 23.8187 mA
[12:54:45.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 23.8187 mA
[12:54:45.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 24.6187 mA
[12:54:45.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  77 Ia 23.0188 mA
[12:54:46.038] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  83 Ia 24.6187 mA
[12:54:46.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[12:54:46.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[12:54:46.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[12:54:46.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[12:54:46.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[12:54:46.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[12:54:46.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[12:54:46.843] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.0188 mA
[12:54:46.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 25.4188 mA
[12:54:47.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  76 Ia 23.0188 mA
[12:54:47.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  82 Ia 24.6187 mA
[12:54:47.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  79 Ia 23.8187 mA
[12:54:47.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[12:54:47.450] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.6187 mA
[12:54:47.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  86 Ia 23.8187 mA
[12:54:47.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  87 Ia 24.6187 mA
[12:54:47.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  84 Ia 23.8187 mA
[12:54:47.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 23.8187 mA
[12:54:47.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  86 Ia 24.6187 mA
[12:54:48.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  83 Ia 23.8187 mA
[12:54:48.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 23.8187 mA
[12:54:48.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 23.8187 mA
[12:54:48.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  86 Ia 23.8187 mA
[12:54:48.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  87 Ia 24.6187 mA
[12:54:48.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.0188 mA
[12:54:48.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.6187 mA
[12:54:48.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  81 Ia 23.8187 mA
[12:54:48.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  82 Ia 24.6187 mA
[12:54:48.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  79 Ia 23.0188 mA
[12:54:49.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 25.4188 mA
[12:54:49.162] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 23.0188 mA
[12:54:49.263] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  84 Ia 24.6187 mA
[12:54:49.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  81 Ia 23.8187 mA
[12:54:49.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  82 Ia 24.6187 mA
[12:54:49.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  79 Ia 23.0188 mA
[12:54:49.666] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  85 Ia 24.6187 mA
[12:54:49.767] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[12:54:49.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[12:54:49.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.8187 mA
[12:54:50.069] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  81 Ia 24.6187 mA
[12:54:50.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[12:54:50.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[12:54:50.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 24.6187 mA
[12:54:50.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 23.0188 mA
[12:54:50.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  83 Ia 25.4188 mA
[12:54:50.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  76 Ia 23.0188 mA
[12:54:50.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  82 Ia 24.6187 mA
[12:54:50.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  79 Ia 23.8187 mA
[12:54:50.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[12:54:51.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[12:54:51.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[12:54:51.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[12:54:51.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 24.6187 mA
[12:54:51.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[12:54:51.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[12:54:51.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[12:54:51.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 24.6187 mA
[12:54:51.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[12:54:51.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[12:54:52.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 23.8187 mA
[12:54:52.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[12:54:52.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 23.8187 mA
[12:54:52.391] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  85 Ia 24.6187 mA
[12:54:52.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 23.8187 mA
[12:54:52.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 23.8187 mA
[12:54:52.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  84 Ia 24.6187 mA
[12:54:52.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  81 Ia 23.8187 mA
[12:54:52.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  82 Ia 23.8187 mA
[12:54:52.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 23.8187 mA
[12:54:53.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  84 Ia 23.8187 mA
[12:54:53.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  85 Ia 24.6187 mA
[12:54:53.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 23.8187 mA
[12:54:53.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  83
[12:54:53.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  82
[12:54:53.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  73
[12:54:53.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[12:54:53.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[12:54:53.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  92
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  92
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  83
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  79
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  87
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  85
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  79
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[12:54:53.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[12:54:55.154] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[12:54:55.154] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  20.1  20.1  19.3  19.3  20.1  19.3  20.1  19.3  19.3  20.1  19.3  19.3  19.3
[12:54:55.185] <TB3>     INFO:    ----------------------------------------------------------------------
[12:54:55.185] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[12:54:55.185] <TB3>     INFO:    ----------------------------------------------------------------------
[12:54:55.320] <TB3>     INFO: Expecting 231680 events.
[12:55:03.537] <TB3>     INFO: 231680 events read in total (7499ms).
[12:55:03.689] <TB3>     INFO: Test took 8501ms.
[12:55:03.890] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 60
[12:55:03.894] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 97 and Delta(CalDel) = 63
[12:55:03.898] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 70 and Delta(CalDel) = 63
[12:55:03.902] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 89 and Delta(CalDel) = 61
[12:55:03.905] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 63
[12:55:03.909] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 60
[12:55:03.912] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 63
[12:55:03.916] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 63
[12:55:03.920] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 99 and Delta(CalDel) = 59
[12:55:03.924] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 78 and Delta(CalDel) = 62
[12:55:03.927] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 81 and Delta(CalDel) = 64
[12:55:03.931] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 108 and Delta(CalDel) = 63
[12:55:03.934] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 110 and Delta(CalDel) = 62
[12:55:03.938] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 66
[12:55:03.942] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 104 and Delta(CalDel) = 60
[12:55:03.945] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 75 and Delta(CalDel) = 62
[12:55:03.988] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:55:04.024] <TB3>     INFO:    ----------------------------------------------------------------------
[12:55:04.024] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:55:04.024] <TB3>     INFO:    ----------------------------------------------------------------------
[12:55:04.161] <TB3>     INFO: Expecting 231680 events.
[12:55:12.444] <TB3>     INFO: 231680 events read in total (7568ms).
[12:55:12.449] <TB3>     INFO: Test took 8420ms.
[12:55:12.471] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 30.5
[12:55:12.786] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[12:55:12.789] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 32.5
[12:55:12.794] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[12:55:12.797] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[12:55:12.801] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[12:55:12.805] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:55:12.808] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32
[12:55:12.812] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[12:55:12.815] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[12:55:12.819] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32
[12:55:12.823] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[12:55:12.827] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[12:55:12.831] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 33.5
[12:55:12.835] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[12:55:12.839] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[12:55:12.877] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:55:12.877] <TB3>     INFO: CalDel:      122   144   151   142   140   136   143   158   129   148   150   140   134   151   131   148
[12:55:12.877] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:55:12.882] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C0.dat
[12:55:12.882] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C1.dat
[12:55:12.882] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C2.dat
[12:55:12.882] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C3.dat
[12:55:12.883] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C4.dat
[12:55:12.883] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C5.dat
[12:55:12.883] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C6.dat
[12:55:12.883] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C7.dat
[12:55:12.883] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C8.dat
[12:55:12.883] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C9.dat
[12:55:12.883] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C10.dat
[12:55:12.883] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C11.dat
[12:55:12.884] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C12.dat
[12:55:12.884] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C13.dat
[12:55:12.884] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C14.dat
[12:55:12.884] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C15.dat
[12:55:12.884] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:55:12.884] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:55:12.884] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[12:55:12.884] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:55:12.972] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:55:12.972] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:55:12.972] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:55:12.972] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:55:12.976] <TB3>     INFO: ######################################################################
[12:55:12.976] <TB3>     INFO: PixTestTiming::doTest()
[12:55:12.976] <TB3>     INFO: ######################################################################
[12:55:12.976] <TB3>     INFO:    ----------------------------------------------------------------------
[12:55:12.976] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[12:55:12.976] <TB3>     INFO:    ----------------------------------------------------------------------
[12:55:12.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:55:14.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:55:17.144] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:55:19.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:55:21.696] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:55:23.969] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:55:26.243] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:55:27.978] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:55:30.251] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:55:31.772] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:55:33.292] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:55:34.813] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:55:36.337] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:55:37.857] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:55:39.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:55:40.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:55:42.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:55:43.940] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:55:45.460] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:55:46.980] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:55:48.500] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:55:50.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:55:51.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:55:53.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:55:54.581] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:56:06.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:56:08.321] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:56:09.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:56:11.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:56:23.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:56:25.297] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:56:26.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:56:28.338] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:56:30.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:56:31.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:56:33.467] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:56:34.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:56:36.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:56:38.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:56:39.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:56:41.072] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:56:44.475] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:56:46.748] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:56:49.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:56:51.294] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:56:53.568] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:56:55.843] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:56:58.116] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:57:00.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:57:02.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:57:04.371] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:57:06.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:57:08.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:57:11.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:57:13.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:57:15.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:57:18.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:57:19.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:57:21.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:57:24.076] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:57:26.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:57:28.623] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:57:30.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:57:33.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:57:35.444] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:57:37.151] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:57:39.425] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:57:41.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:57:43.975] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:57:46.248] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:57:48.521] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:57:50.795] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:57:53.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:57:55.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:57:57.618] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:57:59.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:58:02.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:58:04.442] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:58:06.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:58:08.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:58:11.262] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:58:16.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:58:18.434] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:58:19.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:58:21.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:58:22.993] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:58:24.513] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:58:26.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:58:27.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:58:29.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:58:30.593] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:58:32.112] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:58:33.632] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:58:35.151] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:58:36.671] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:58:38.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:58:39.710] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:58:41.794] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:58:43.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:58:44.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:58:46.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:58:47.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:58:49.397] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:58:50.918] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:58:52.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:58:54.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:58:56.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:58:59.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:59:01.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:59:03.802] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:59:06.075] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:59:08.349] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:59:10.626] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:59:12.899] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:59:15.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:59:17.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:59:19.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:59:21.992] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:59:24.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:59:26.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:59:28.811] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:59:31.084] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:59:33.358] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:59:35.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:59:37.912] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:59:40.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:59:42.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:59:44.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:59:47.391] <TB3>     INFO: TBM Phase Settings: 208
[12:59:47.391] <TB3>     INFO: 400MHz Phase: 4
[12:59:47.391] <TB3>     INFO: 160MHz Phase: 6
[12:59:47.391] <TB3>     INFO: Functional Phase Area: 3
[12:59:47.394] <TB3>     INFO: Test took 274418 ms.
[12:59:47.394] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:59:47.394] <TB3>     INFO:    ----------------------------------------------------------------------
[12:59:47.394] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[12:59:47.394] <TB3>     INFO:    ----------------------------------------------------------------------
[12:59:47.394] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:59:51.926] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:59:56.830] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:00:01.735] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:00:06.638] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:00:11.355] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:00:16.077] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:00:20.983] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:00:27.580] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:00:29.100] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:00:30.620] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:00:32.140] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:00:33.660] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:00:35.179] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:00:36.698] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:00:38.218] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:00:39.739] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:00:41.258] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:00:43.533] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:00:45.806] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:00:48.080] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:00:50.354] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:00:52.628] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:00:54.148] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:00:55.669] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:00:57.189] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:00:59.462] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:01:01.736] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:01:04.010] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:01:06.283] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:01:08.558] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:01:10.078] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:01:11.599] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:01:13.120] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:01:15.392] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:01:17.667] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:01:19.941] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:01:22.214] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:01:24.487] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:01:26.008] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:01:27.528] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:01:29.048] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:01:31.322] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:01:33.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:01:35.868] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:01:38.143] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:01:40.416] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:01:41.936] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:01:43.464] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:01:44.984] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:01:46.504] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:01:48.030] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:01:49.551] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:01:51.071] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:01:52.592] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:01:54.113] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:01:55.633] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:01:57.153] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:01:59.052] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:02:00.760] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:02:02.280] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:02:03.989] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:02:05.509] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:02:07.029] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:02:09.124] <TB3>     INFO: ROC Delay Settings: 219
[13:02:09.124] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:02:09.124] <TB3>     INFO: ROC Port 0 Delay: 3
[13:02:09.124] <TB3>     INFO: ROC Port 1 Delay: 3
[13:02:09.124] <TB3>     INFO: Functional ROC Area: 4
[13:02:09.128] <TB3>     INFO: Test took 141734 ms.
[13:02:09.128] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:02:09.128] <TB3>     INFO:    ----------------------------------------------------------------------
[13:02:09.128] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:02:09.128] <TB3>     INFO:    ----------------------------------------------------------------------
[13:02:10.268] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 8040 40c8 40c9 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 
[13:02:10.268] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:02:10.268] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:02:10.268] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:02:24.634] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:02:24.634] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:02:38.818] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:02:38.818] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:02:53.058] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:02:53.058] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:03:07.199] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:07.199] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:03:21.323] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:21.323] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:03:35.466] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:35.466] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:03:49.578] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:49.578] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:04:03.691] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:03.691] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:04:17.804] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:17.804] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:04:31.951] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:32.329] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:32.344] <TB3>     INFO: Decoding statistics:
[13:04:32.344] <TB3>     INFO:   General information:
[13:04:32.344] <TB3>     INFO: 	 16bit words read:         240000000
[13:04:32.344] <TB3>     INFO: 	 valid events total:       20000000
[13:04:32.344] <TB3>     INFO: 	 empty events:             20000000
[13:04:32.344] <TB3>     INFO: 	 valid events with pixels: 0
[13:04:32.344] <TB3>     INFO: 	 valid pixel hits:         0
[13:04:32.344] <TB3>     INFO:   Event errors: 	           0
[13:04:32.344] <TB3>     INFO: 	 start marker:             0
[13:04:32.344] <TB3>     INFO: 	 stop marker:              0
[13:04:32.345] <TB3>     INFO: 	 overflow:                 0
[13:04:32.345] <TB3>     INFO: 	 invalid 5bit words:       0
[13:04:32.345] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:04:32.345] <TB3>     INFO:   TBM errors: 		           0
[13:04:32.345] <TB3>     INFO: 	 flawed TBM headers:       0
[13:04:32.345] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:04:32.345] <TB3>     INFO: 	 event ID mismatches:      0
[13:04:32.345] <TB3>     INFO:   ROC errors: 		           0
[13:04:32.345] <TB3>     INFO: 	 missing ROC header(s):    0
[13:04:32.345] <TB3>     INFO: 	 misplaced readback start: 0
[13:04:32.345] <TB3>     INFO:   Pixel decoding errors:	   0
[13:04:32.345] <TB3>     INFO: 	 pixel data incomplete:    0
[13:04:32.345] <TB3>     INFO: 	 pixel address:            0
[13:04:32.345] <TB3>     INFO: 	 pulse height fill bit:    0
[13:04:32.345] <TB3>     INFO: 	 buffer corruption:        0
[13:04:32.345] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:32.345] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:04:32.345] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:32.345] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:32.345] <TB3>     INFO:    Read back bit status: 1
[13:04:32.345] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:32.345] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:32.345] <TB3>     INFO:    Timings are good!
[13:04:32.345] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:32.345] <TB3>     INFO: Test took 143217 ms.
[13:04:32.345] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:04:32.345] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:04:32.345] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:04:32.345] <TB3>     INFO: PixTestTiming::doTest took 559373 ms.
[13:04:32.345] <TB3>     INFO: PixTestTiming::doTest() done
[13:04:32.345] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:04:32.345] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:04:32.345] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:04:32.346] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:04:32.346] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:04:32.346] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:04:32.346] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:04:32.696] <TB3>     INFO: ######################################################################
[13:04:32.696] <TB3>     INFO: PixTestAlive::doTest()
[13:04:32.696] <TB3>     INFO: ######################################################################
[13:04:32.699] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:32.699] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:04:32.699] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:32.700] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:04:33.048] <TB3>     INFO: Expecting 41600 events.
[13:04:37.129] <TB3>     INFO: 41600 events read in total (3366ms).
[13:04:37.130] <TB3>     INFO: Test took 4429ms.
[13:04:37.138] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:37.138] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:04:37.138] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:04:37.515] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:04:37.515] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:04:37.515] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:04:37.518] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:37.518] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:04:37.518] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:37.519] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:04:37.863] <TB3>     INFO: Expecting 41600 events.
[13:04:40.843] <TB3>     INFO: 41600 events read in total (2265ms).
[13:04:40.843] <TB3>     INFO: Test took 3324ms.
[13:04:40.843] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:40.843] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:04:40.843] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:04:40.844] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:04:41.249] <TB3>     INFO: PixTestAlive::maskTest() done
[13:04:41.249] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:04:41.252] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:41.252] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:04:41.252] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:41.254] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:04:41.600] <TB3>     INFO: Expecting 41600 events.
[13:04:45.689] <TB3>     INFO: 41600 events read in total (3374ms).
[13:04:45.690] <TB3>     INFO: Test took 4436ms.
[13:04:45.697] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:45.698] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:04:45.698] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:04:46.076] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:04:46.076] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:04:46.076] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:04:46.076] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:04:46.084] <TB3>     INFO: ######################################################################
[13:04:46.084] <TB3>     INFO: PixTestTrim::doTest()
[13:04:46.084] <TB3>     INFO: ######################################################################
[13:04:46.087] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:46.087] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:04:46.087] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:46.164] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:04:46.164] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:04:46.203] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:04:46.203] <TB3>     INFO:     run 1 of 1
[13:04:46.204] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:04:46.546] <TB3>     INFO: Expecting 5025280 events.
[13:05:31.353] <TB3>     INFO: 1378480 events read in total (44092ms).
[13:06:15.242] <TB3>     INFO: 2738248 events read in total (87981ms).
[13:06:59.395] <TB3>     INFO: 4107440 events read in total (132135ms).
[13:07:28.941] <TB3>     INFO: 5025280 events read in total (161680ms).
[13:07:28.990] <TB3>     INFO: Test took 162786ms.
[13:07:29.060] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:29.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:07:30.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:07:32.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:07:33.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:07:34.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:07:36.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:07:37.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:07:39.032] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:07:40.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:07:41.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:07:43.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:07:44.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:07:46.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:07:47.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:07:48.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:07:50.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:07:51.768] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238620672
[13:07:51.771] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4406 minThrLimit = 94.4159 minThrNLimit = 118.924 -> result = 94.4406 -> 94
[13:07:51.771] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.546 minThrLimit = 103.517 minThrNLimit = 125.462 -> result = 103.546 -> 103
[13:07:51.772] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1739 minThrLimit = 92.1616 minThrNLimit = 115.374 -> result = 92.1739 -> 92
[13:07:51.772] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.603 minThrLimit = 93.5828 minThrNLimit = 120.225 -> result = 93.603 -> 93
[13:07:51.773] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7716 minThrLimit = 96.7304 minThrNLimit = 118.205 -> result = 96.7716 -> 96
[13:07:51.773] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7778 minThrLimit = 89.7735 minThrNLimit = 112.551 -> result = 89.7778 -> 89
[13:07:51.773] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2108 minThrLimit = 92.1943 minThrNLimit = 117.598 -> result = 92.2108 -> 92
[13:07:51.774] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1288 minThrLimit = 96.1144 minThrNLimit = 123.352 -> result = 96.1288 -> 96
[13:07:51.774] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9483 minThrLimit = 92.9329 minThrNLimit = 115.837 -> result = 92.9483 -> 92
[13:07:51.775] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1241 minThrLimit = 90.1119 minThrNLimit = 116.724 -> result = 90.1241 -> 90
[13:07:51.775] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0903 minThrLimit = 87.0433 minThrNLimit = 114.168 -> result = 87.0903 -> 87
[13:07:51.776] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.133 minThrLimit = 101.061 minThrNLimit = 126.608 -> result = 101.133 -> 101
[13:07:51.776] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.642 minThrLimit = 101.605 minThrNLimit = 127.843 -> result = 101.642 -> 101
[13:07:51.777] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6148 minThrLimit = 97.6144 minThrNLimit = 123.003 -> result = 97.6148 -> 97
[13:07:51.777] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3588 minThrLimit = 98.3514 minThrNLimit = 127.896 -> result = 98.3588 -> 98
[13:07:51.777] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 77.6113 minThrLimit = 77.5596 minThrNLimit = 105.901 -> result = 77.6113 -> 77
[13:07:51.777] <TB3>     INFO: ROC 0 VthrComp = 94
[13:07:51.778] <TB3>     INFO: ROC 1 VthrComp = 103
[13:07:51.778] <TB3>     INFO: ROC 2 VthrComp = 92
[13:07:51.778] <TB3>     INFO: ROC 3 VthrComp = 93
[13:07:51.778] <TB3>     INFO: ROC 4 VthrComp = 96
[13:07:51.778] <TB3>     INFO: ROC 5 VthrComp = 89
[13:07:51.778] <TB3>     INFO: ROC 6 VthrComp = 92
[13:07:51.778] <TB3>     INFO: ROC 7 VthrComp = 96
[13:07:51.778] <TB3>     INFO: ROC 8 VthrComp = 92
[13:07:51.778] <TB3>     INFO: ROC 9 VthrComp = 90
[13:07:51.779] <TB3>     INFO: ROC 10 VthrComp = 87
[13:07:51.779] <TB3>     INFO: ROC 11 VthrComp = 101
[13:07:51.779] <TB3>     INFO: ROC 12 VthrComp = 101
[13:07:51.779] <TB3>     INFO: ROC 13 VthrComp = 97
[13:07:51.779] <TB3>     INFO: ROC 14 VthrComp = 98
[13:07:51.779] <TB3>     INFO: ROC 15 VthrComp = 77
[13:07:51.779] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:07:51.779] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:07:51.797] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:07:51.797] <TB3>     INFO:     run 1 of 1
[13:07:51.797] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:07:52.140] <TB3>     INFO: Expecting 5025280 events.
[13:08:29.902] <TB3>     INFO: 882760 events read in total (37047ms).
[13:09:05.261] <TB3>     INFO: 1764312 events read in total (72406ms).
[13:09:40.480] <TB3>     INFO: 2644864 events read in total (107625ms).
[13:10:15.763] <TB3>     INFO: 3516904 events read in total (142908ms).
[13:10:51.184] <TB3>     INFO: 4385112 events read in total (178329ms).
[13:11:17.269] <TB3>     INFO: 5025280 events read in total (204414ms).
[13:11:17.342] <TB3>     INFO: Test took 205546ms.
[13:11:17.531] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:17.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:19.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:21.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:23.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:11:24.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:11:26.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:11:28.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:11:29.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:11:31.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:11:33.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:11:34.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:11:36.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:11:38.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:11:39.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:11:41.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:11:43.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:11:45.024] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287440896
[13:11:45.027] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.7364 for pixel 9/1 mean/min/max = 44.6673/33.5017/55.8329
[13:11:45.027] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.8114 for pixel 32/79 mean/min/max = 45.2959/32.5797/58.012
[13:11:45.028] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.7258 for pixel 23/5 mean/min/max = 44.7065/33.5893/55.8238
[13:11:45.028] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.3542 for pixel 6/3 mean/min/max = 44.6953/32.9413/56.4493
[13:11:45.028] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.4452 for pixel 51/4 mean/min/max = 45.2195/32.915/57.5241
[13:11:45.029] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3576 for pixel 13/2 mean/min/max = 44.9594/34.3784/55.5404
[13:11:45.029] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.7799 for pixel 0/36 mean/min/max = 45.0005/33.0967/56.9043
[13:11:45.030] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.1135 for pixel 19/79 mean/min/max = 43.3116/32.056/54.5673
[13:11:45.030] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4409 for pixel 3/22 mean/min/max = 45.6926/33.7878/57.5974
[13:11:45.030] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.0627 for pixel 22/4 mean/min/max = 44.3943/33.579/55.2096
[13:11:45.031] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.0847 for pixel 0/79 mean/min/max = 43.814/31.4757/56.1523
[13:11:45.031] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9975 for pixel 2/73 mean/min/max = 43.9632/31.5422/56.3842
[13:11:45.031] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0194 for pixel 31/3 mean/min/max = 44.3042/32.5149/56.0934
[13:11:45.032] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.81 for pixel 31/0 mean/min/max = 43.6541/32.3502/54.9581
[13:11:45.032] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.942 for pixel 27/3 mean/min/max = 44.2487/31.4827/57.0146
[13:11:45.032] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.3182 for pixel 11/0 mean/min/max = 44.7014/35.9353/53.4675
[13:11:45.033] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:45.164] <TB3>     INFO: Expecting 411648 events.
[13:11:52.972] <TB3>     INFO: 411648 events read in total (7085ms).
[13:11:52.985] <TB3>     INFO: Expecting 411648 events.
[13:12:00.571] <TB3>     INFO: 411648 events read in total (6928ms).
[13:12:00.581] <TB3>     INFO: Expecting 411648 events.
[13:12:08.321] <TB3>     INFO: 411648 events read in total (7093ms).
[13:12:08.337] <TB3>     INFO: Expecting 411648 events.
[13:12:15.869] <TB3>     INFO: 411648 events read in total (6875ms).
[13:12:15.883] <TB3>     INFO: Expecting 411648 events.
[13:12:23.451] <TB3>     INFO: 411648 events read in total (6908ms).
[13:12:23.468] <TB3>     INFO: Expecting 411648 events.
[13:12:31.108] <TB3>     INFO: 411648 events read in total (6983ms).
[13:12:31.126] <TB3>     INFO: Expecting 411648 events.
[13:12:38.711] <TB3>     INFO: 411648 events read in total (6936ms).
[13:12:38.733] <TB3>     INFO: Expecting 411648 events.
[13:12:46.407] <TB3>     INFO: 411648 events read in total (7025ms).
[13:12:46.431] <TB3>     INFO: Expecting 411648 events.
[13:12:54.104] <TB3>     INFO: 411648 events read in total (7026ms).
[13:12:54.130] <TB3>     INFO: Expecting 411648 events.
[13:13:01.755] <TB3>     INFO: 411648 events read in total (6978ms).
[13:13:01.783] <TB3>     INFO: Expecting 411648 events.
[13:13:09.343] <TB3>     INFO: 411648 events read in total (6922ms).
[13:13:09.372] <TB3>     INFO: Expecting 411648 events.
[13:13:17.011] <TB3>     INFO: 411648 events read in total (6992ms).
[13:13:17.045] <TB3>     INFO: Expecting 411648 events.
[13:13:24.786] <TB3>     INFO: 411648 events read in total (7102ms).
[13:13:24.823] <TB3>     INFO: Expecting 411648 events.
[13:13:32.498] <TB3>     INFO: 411648 events read in total (7044ms).
[13:13:32.537] <TB3>     INFO: Expecting 411648 events.
[13:13:40.172] <TB3>     INFO: 411648 events read in total (7006ms).
[13:13:40.216] <TB3>     INFO: Expecting 411648 events.
[13:13:47.828] <TB3>     INFO: 411648 events read in total (6990ms).
[13:13:47.874] <TB3>     INFO: Test took 122841ms.
[13:13:48.385] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1683 < 35 for itrim = 106; old thr = 34.7501 ... break
[13:13:48.413] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1875 < 35 for itrim = 101; old thr = 34.2391 ... break
[13:13:48.455] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0929 < 35 for itrim+1 = 102; old thr = 34.985 ... break
[13:13:48.498] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0991 < 35 for itrim = 104; old thr = 34.2277 ... break
[13:13:48.526] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8578 < 35 for itrim = 91; old thr = 33.788 ... break
[13:13:48.571] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1276 < 35 for itrim = 106; old thr = 34.6167 ... break
[13:13:48.609] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0212 < 35 for itrim = 100; old thr = 32.728 ... break
[13:13:48.648] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4414 < 35 for itrim = 103; old thr = 34.1528 ... break
[13:13:48.681] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6717 < 35 for itrim = 100; old thr = 34.1155 ... break
[13:13:48.723] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6851 < 35 for itrim+1 = 98; old thr = 34.4053 ... break
[13:13:48.750] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.255 < 35 for itrim+1 = 94; old thr = 34.7847 ... break
[13:13:48.791] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2074 < 35 for itrim = 106; old thr = 34.7343 ... break
[13:13:48.834] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2689 < 35 for itrim = 109; old thr = 34.5664 ... break
[13:13:48.875] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3195 < 35 for itrim = 95; old thr = 34.6079 ... break
[13:13:48.925] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1101 < 35 for itrim = 116; old thr = 34.4634 ... break
[13:13:48.977] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0025 < 35 for itrim = 98; old thr = 34.8199 ... break
[13:13:49.055] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:13:49.065] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:13:49.065] <TB3>     INFO:     run 1 of 1
[13:13:49.065] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:13:49.409] <TB3>     INFO: Expecting 5025280 events.
[13:14:24.868] <TB3>     INFO: 868752 events read in total (34745ms).
[13:15:00.272] <TB3>     INFO: 1736664 events read in total (70149ms).
[13:15:35.381] <TB3>     INFO: 2605048 events read in total (105258ms).
[13:16:10.392] <TB3>     INFO: 3464296 events read in total (140269ms).
[13:16:45.420] <TB3>     INFO: 4319720 events read in total (175298ms).
[13:17:14.507] <TB3>     INFO: 5025280 events read in total (204384ms).
[13:17:14.597] <TB3>     INFO: Test took 205532ms.
[13:17:14.784] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:15.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:16.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:18.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:20.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:21.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:17:23.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:17:25.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:17:26.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:17:28.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:17:30.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:17:31.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:17:33.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:17:35.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:17:36.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:17:38.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:17:40.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:17:41.750] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313217024
[13:17:41.752] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.442113 .. 48.243743
[13:17:41.832] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 58 (-1/-1) hits flags = 528 (plus default)
[13:17:41.844] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:17:41.844] <TB3>     INFO:     run 1 of 1
[13:17:41.844] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:17:42.196] <TB3>     INFO: Expecting 1697280 events.
[13:18:22.481] <TB3>     INFO: 1122272 events read in total (39564ms).
[13:18:43.600] <TB3>     INFO: 1697280 events read in total (60683ms).
[13:18:43.620] <TB3>     INFO: Test took 61777ms.
[13:18:43.659] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:43.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:18:44.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:18:45.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:18:46.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:18:47.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:18:48.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:18:49.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:18:50.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:18:51.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:18:52.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:18:53.684] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:18:54.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:18:55.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:18:56.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:18:57.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:18:58.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:18:59.635] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304111616
[13:18:59.715] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.168326 .. 43.520345
[13:18:59.791] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:18:59.801] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:18:59.801] <TB3>     INFO:     run 1 of 1
[13:18:59.801] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:00.143] <TB3>     INFO: Expecting 1564160 events.
[13:19:41.713] <TB3>     INFO: 1175176 events read in total (40855ms).
[13:19:54.928] <TB3>     INFO: 1564160 events read in total (54070ms).
[13:19:54.940] <TB3>     INFO: Test took 55139ms.
[13:19:54.971] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:55.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:19:55.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:19:56.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:19:57.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:19:58.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:19:59.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:00.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:01.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:20:02.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:20:03.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:04.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:05.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:06.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:20:07.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:20:08.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:20:09.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:20:10.323] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327667712
[13:20:10.404] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.718726 .. 41.603066
[13:20:10.480] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:20:10.491] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:20:10.491] <TB3>     INFO:     run 1 of 1
[13:20:10.491] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:20:10.833] <TB3>     INFO: Expecting 1397760 events.
[13:20:53.796] <TB3>     INFO: 1177536 events read in total (42248ms).
[13:21:01.839] <TB3>     INFO: 1397760 events read in total (50291ms).
[13:21:01.859] <TB3>     INFO: Test took 51369ms.
[13:21:01.894] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:01.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:21:02.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:21:03.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:21:04.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:21:05.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:21:06.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:21:07.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:21:08.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:21:09.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:21:10.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:21:11.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:21:12.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:21:14.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:21:15.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:21:16.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:21:17.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:21:18.037] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334643200
[13:21:18.124] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.600120 .. 40.301696
[13:21:18.199] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:21:18.209] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:21:18.209] <TB3>     INFO:     run 1 of 1
[13:21:18.210] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:21:18.555] <TB3>     INFO: Expecting 1297920 events.
[13:22:01.154] <TB3>     INFO: 1176136 events read in total (41884ms).
[13:22:05.854] <TB3>     INFO: 1297920 events read in total (46585ms).
[13:22:05.869] <TB3>     INFO: Test took 47659ms.
[13:22:05.898] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:05.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:22:06.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:22:07.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:22:08.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:22:09.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:22:10.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:22:11.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:22:12.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:22:13.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:22:14.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:22:15.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:22:16.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:22:17.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:22:17.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:22:18.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:22:19.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:22:20.720] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334761984
[13:22:20.805] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:22:20.805] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:22:20.815] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:22:20.815] <TB3>     INFO:     run 1 of 1
[13:22:20.815] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:22:21.158] <TB3>     INFO: Expecting 1364480 events.
[13:23:00.537] <TB3>     INFO: 1075392 events read in total (38664ms).
[13:23:11.565] <TB3>     INFO: 1364480 events read in total (49693ms).
[13:23:11.579] <TB3>     INFO: Test took 50765ms.
[13:23:11.615] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:11.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:12.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:13.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:14.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:15.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:16.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:17.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:18.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:19.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:20.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:21.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:22.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:23.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:24.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:25.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:26.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:27.330] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354869248
[13:23:27.365] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C0.dat
[13:23:27.365] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C1.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C2.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C3.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C4.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C5.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C6.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C7.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C8.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C9.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C10.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C11.dat
[13:23:27.366] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C12.dat
[13:23:27.367] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C13.dat
[13:23:27.367] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C14.dat
[13:23:27.367] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C15.dat
[13:23:27.367] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C0.dat
[13:23:27.380] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C1.dat
[13:23:27.387] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C2.dat
[13:23:27.394] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C3.dat
[13:23:27.402] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C4.dat
[13:23:27.409] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C5.dat
[13:23:27.415] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C6.dat
[13:23:27.422] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C7.dat
[13:23:27.429] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C8.dat
[13:23:27.436] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C9.dat
[13:23:27.443] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C10.dat
[13:23:27.450] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C11.dat
[13:23:27.457] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C12.dat
[13:23:27.463] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C13.dat
[13:23:27.470] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C14.dat
[13:23:27.477] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C15.dat
[13:23:27.484] <TB3>     INFO: PixTestTrim::trimTest() done
[13:23:27.484] <TB3>     INFO: vtrim:     106 101 102 104  91 106 100 103 100  98  94 106 109  95 116  98 
[13:23:27.484] <TB3>     INFO: vthrcomp:   94 103  92  93  96  89  92  96  92  90  87 101 101  97  98  77 
[13:23:27.484] <TB3>     INFO: vcal mean:  35.02  34.98  34.98  34.99  34.99  34.98  35.00  35.00  34.97  35.01  34.92  34.96  35.00  34.97  34.94  35.04 
[13:23:27.484] <TB3>     INFO: vcal RMS:    0.80   0.85   0.82   0.77   0.83   0.79   0.82   0.77   0.80   0.76   0.81   0.86   0.80   0.81   0.81   0.70 
[13:23:27.484] <TB3>     INFO: bits mean:   9.66   9.38   9.91   9.72   9.11   9.34   9.51  10.20   9.19   9.64   9.66  10.17   9.71  10.20  10.13   9.12 
[13:23:27.484] <TB3>     INFO: bits RMS:    2.58   2.74   2.38   2.53   2.85   2.46   2.59   2.50   2.60   2.52   2.83   2.60   2.66   2.45   2.55   2.28 
[13:23:27.496] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:27.496] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:23:27.496] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:27.501] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:23:27.502] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:23:27.513] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:23:27.513] <TB3>     INFO:     run 1 of 1
[13:23:27.513] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:27.866] <TB3>     INFO: Expecting 4160000 events.
[13:24:13.289] <TB3>     INFO: 1110390 events read in total (44708ms).
[13:24:58.065] <TB3>     INFO: 2210305 events read in total (89484ms).
[13:25:42.727] <TB3>     INFO: 3298275 events read in total (134146ms).
[13:26:18.011] <TB3>     INFO: 4160000 events read in total (169430ms).
[13:26:18.066] <TB3>     INFO: Test took 170553ms.
[13:26:18.204] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:18.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:20.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:22.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:24.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:26.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:28.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:30.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:32.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:34.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:36.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:38.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:39.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:41.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:43.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:45.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:47.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:49.789] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330915840
[13:26:49.790] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:26:49.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:26:49.863] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[13:26:49.874] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:26:49.875] <TB3>     INFO:     run 1 of 1
[13:26:49.875] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:50.226] <TB3>     INFO: Expecting 3764800 events.
[13:27:36.285] <TB3>     INFO: 1120540 events read in total (45344ms).
[13:28:21.350] <TB3>     INFO: 2228000 events read in total (90409ms).
[13:29:06.329] <TB3>     INFO: 3323935 events read in total (135388ms).
[13:29:24.321] <TB3>     INFO: 3764800 events read in total (153380ms).
[13:29:24.382] <TB3>     INFO: Test took 154507ms.
[13:29:24.523] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:24.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:26.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:28.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:30.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:32.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:34.774] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:36.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:38.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:41.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:43.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:45.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:47.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:49.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:51.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:53.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:55.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:57.099] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393072640
[13:29:57.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:29:57.175] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:29:57.175] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[13:29:57.185] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:29:57.185] <TB3>     INFO:     run 1 of 1
[13:29:57.185] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:57.529] <TB3>     INFO: Expecting 3515200 events.
[13:30:44.924] <TB3>     INFO: 1158620 events read in total (46680ms).
[13:31:30.987] <TB3>     INFO: 2300655 events read in total (92743ms).
[13:32:16.932] <TB3>     INFO: 3432300 events read in total (138688ms).
[13:32:20.432] <TB3>     INFO: 3515200 events read in total (142188ms).
[13:32:20.473] <TB3>     INFO: Test took 143288ms.
[13:32:20.574] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:20.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:22.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:24.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:25.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:27.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:29.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:31.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:32.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:34.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:36.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:38.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:39.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:41.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:43.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:45.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:46.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:48.481] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393072640
[13:32:48.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:32:48.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:32:48.554] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[13:32:48.566] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:32:48.566] <TB3>     INFO:     run 1 of 1
[13:32:48.566] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:48.908] <TB3>     INFO: Expecting 3515200 events.
[13:33:34.867] <TB3>     INFO: 1158410 events read in total (45244ms).
[13:34:21.153] <TB3>     INFO: 2299755 events read in total (91530ms).
[13:35:05.425] <TB3>     INFO: 3430760 events read in total (135803ms).
[13:35:09.159] <TB3>     INFO: 3515200 events read in total (139536ms).
[13:35:09.202] <TB3>     INFO: Test took 140636ms.
[13:35:09.303] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:09.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:11.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:13.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:14.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:16.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:18.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:20.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:22.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:23.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:25.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:27.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:29.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:31.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:32.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:34.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:36.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:38.187] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393072640
[13:35:38.188] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:35:38.262] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:35:38.262] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[13:35:38.273] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:35:38.273] <TB3>     INFO:     run 1 of 1
[13:35:38.273] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:38.616] <TB3>     INFO: Expecting 3494400 events.
[13:36:24.789] <TB3>     INFO: 1161495 events read in total (45460ms).
[13:37:10.833] <TB3>     INFO: 2305195 events read in total (91503ms).
[13:37:56.996] <TB3>     INFO: 3440120 events read in total (137667ms).
[13:37:59.571] <TB3>     INFO: 3494400 events read in total (140241ms).
[13:37:59.614] <TB3>     INFO: Test took 141341ms.
[13:37:59.713] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:59.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:01.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:03.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:05.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:06.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:08.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:10.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:11.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:13.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:15.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:17.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:18.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:20.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:22.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:24.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:25.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:27.422] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393072640
[13:38:27.423] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.74449, thr difference RMS: 1.69848
[13:38:27.423] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.5811, thr difference RMS: 1.57286
[13:38:27.423] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.70841, thr difference RMS: 1.61911
[13:38:27.423] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.89125, thr difference RMS: 1.41193
[13:38:27.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.66735, thr difference RMS: 1.81112
[13:38:27.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.54017, thr difference RMS: 1.38148
[13:38:27.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.76576, thr difference RMS: 1.46472
[13:38:27.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.41434, thr difference RMS: 1.4291
[13:38:27.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.99941, thr difference RMS: 1.57787
[13:38:27.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.82622, thr difference RMS: 1.29651
[13:38:27.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.53048, thr difference RMS: 1.30139
[13:38:27.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.98202, thr difference RMS: 1.56573
[13:38:27.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.58599, thr difference RMS: 1.61889
[13:38:27.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.76882, thr difference RMS: 1.56207
[13:38:27.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.38723, thr difference RMS: 1.41288
[13:38:27.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.42707, thr difference RMS: 1.59759
[13:38:27.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.73232, thr difference RMS: 1.67792
[13:38:27.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.438, thr difference RMS: 1.54654
[13:38:27.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.73061, thr difference RMS: 1.60531
[13:38:27.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.92443, thr difference RMS: 1.3949
[13:38:27.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.7043, thr difference RMS: 1.83386
[13:38:27.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.48186, thr difference RMS: 1.33092
[13:38:27.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.74637, thr difference RMS: 1.4674
[13:38:27.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.42008, thr difference RMS: 1.42002
[13:38:27.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.00824, thr difference RMS: 1.54529
[13:38:27.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.87489, thr difference RMS: 1.3017
[13:38:27.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.58352, thr difference RMS: 1.30083
[13:38:27.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.02298, thr difference RMS: 1.53151
[13:38:27.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.5578, thr difference RMS: 1.59543
[13:38:27.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.8707, thr difference RMS: 1.56104
[13:38:27.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.44487, thr difference RMS: 1.39486
[13:38:27.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.37895, thr difference RMS: 1.5828
[13:38:27.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.738, thr difference RMS: 1.68521
[13:38:27.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.4695, thr difference RMS: 1.53056
[13:38:27.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.84211, thr difference RMS: 1.60935
[13:38:27.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.01072, thr difference RMS: 1.39606
[13:38:27.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.80451, thr difference RMS: 1.81482
[13:38:27.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.44658, thr difference RMS: 1.33192
[13:38:27.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.79459, thr difference RMS: 1.46441
[13:38:27.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.48582, thr difference RMS: 1.40994
[13:38:27.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.04173, thr difference RMS: 1.55677
[13:38:27.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.03125, thr difference RMS: 1.29869
[13:38:27.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.66836, thr difference RMS: 1.276
[13:38:27.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.19378, thr difference RMS: 1.5403
[13:38:27.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.52317, thr difference RMS: 1.61113
[13:38:27.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.00595, thr difference RMS: 1.56776
[13:38:27.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.52221, thr difference RMS: 1.38239
[13:38:27.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.43213, thr difference RMS: 1.55632
[13:38:27.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.67122, thr difference RMS: 1.68071
[13:38:27.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.5409, thr difference RMS: 1.54589
[13:38:27.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.03861, thr difference RMS: 1.5651
[13:38:27.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.9752, thr difference RMS: 1.3836
[13:38:27.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.95125, thr difference RMS: 1.8292
[13:38:27.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.45217, thr difference RMS: 1.33767
[13:38:27.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.901, thr difference RMS: 1.45589
[13:38:27.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.64002, thr difference RMS: 1.41932
[13:38:27.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.01005, thr difference RMS: 1.52759
[13:38:27.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.13857, thr difference RMS: 1.29929
[13:38:27.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.81965, thr difference RMS: 1.28346
[13:38:27.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.38204, thr difference RMS: 1.54459
[13:38:27.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.57607, thr difference RMS: 1.5769
[13:38:27.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.18917, thr difference RMS: 1.53939
[13:38:27.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.5639, thr difference RMS: 1.38542
[13:38:27.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.45479, thr difference RMS: 1.58235
[13:38:27.546] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[13:38:27.550] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2021 seconds
[13:38:27.550] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:38:28.265] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:38:28.265] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:38:28.270] <TB3>     INFO: ######################################################################
[13:38:28.270] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[13:38:28.270] <TB3>     INFO: ######################################################################
[13:38:28.270] <TB3>     INFO:    ----------------------------------------------------------------------
[13:38:28.270] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:38:28.270] <TB3>     INFO:    ----------------------------------------------------------------------
[13:38:28.270] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:38:28.283] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:38:28.283] <TB3>     INFO:     run 1 of 1
[13:38:28.283] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:28.633] <TB3>     INFO: Expecting 59072000 events.
[13:38:56.533] <TB3>     INFO: 1072800 events read in total (27185ms).
[13:39:25.182] <TB3>     INFO: 2141000 events read in total (55834ms).
[13:39:53.595] <TB3>     INFO: 3209400 events read in total (84247ms).
[13:40:22.199] <TB3>     INFO: 4282000 events read in total (112851ms).
[13:40:51.072] <TB3>     INFO: 5350600 events read in total (141724ms).
[13:41:19.615] <TB3>     INFO: 6419600 events read in total (170267ms).
[13:41:48.414] <TB3>     INFO: 7491200 events read in total (199066ms).
[13:42:17.041] <TB3>     INFO: 8560000 events read in total (227693ms).
[13:42:45.813] <TB3>     INFO: 9629800 events read in total (256465ms).
[13:43:14.568] <TB3>     INFO: 10701000 events read in total (285220ms).
[13:43:43.251] <TB3>     INFO: 11769600 events read in total (313903ms).
[13:44:11.980] <TB3>     INFO: 12840400 events read in total (342632ms).
[13:44:40.723] <TB3>     INFO: 13911000 events read in total (371375ms).
[13:45:09.407] <TB3>     INFO: 14979400 events read in total (400059ms).
[13:45:38.053] <TB3>     INFO: 16051000 events read in total (428705ms).
[13:46:06.713] <TB3>     INFO: 17120800 events read in total (457365ms).
[13:46:35.458] <TB3>     INFO: 18189000 events read in total (486110ms).
[13:47:04.213] <TB3>     INFO: 19260800 events read in total (514865ms).
[13:47:32.863] <TB3>     INFO: 20329800 events read in total (543515ms).
[13:48:01.729] <TB3>     INFO: 21397800 events read in total (572381ms).
[13:48:30.471] <TB3>     INFO: 22468600 events read in total (601123ms).
[13:48:59.259] <TB3>     INFO: 23538600 events read in total (629911ms).
[13:49:27.904] <TB3>     INFO: 24607000 events read in total (658556ms).
[13:49:56.604] <TB3>     INFO: 25678200 events read in total (687256ms).
[13:50:25.340] <TB3>     INFO: 26748400 events read in total (715992ms).
[13:50:54.077] <TB3>     INFO: 27816800 events read in total (744729ms).
[13:51:22.785] <TB3>     INFO: 28888800 events read in total (773437ms).
[13:51:51.333] <TB3>     INFO: 29957600 events read in total (801985ms).
[13:52:20.043] <TB3>     INFO: 31025800 events read in total (830695ms).
[13:52:48.793] <TB3>     INFO: 32096800 events read in total (859445ms).
[13:53:17.547] <TB3>     INFO: 33166200 events read in total (888199ms).
[13:53:46.252] <TB3>     INFO: 34233800 events read in total (916904ms).
[13:54:14.936] <TB3>     INFO: 35302600 events read in total (945588ms).
[13:54:43.628] <TB3>     INFO: 36374000 events read in total (974280ms).
[13:55:12.348] <TB3>     INFO: 37442200 events read in total (1003000ms).
[13:55:41.125] <TB3>     INFO: 38509800 events read in total (1031778ms).
[13:56:09.894] <TB3>     INFO: 39581200 events read in total (1060546ms).
[13:56:38.531] <TB3>     INFO: 40649800 events read in total (1089183ms).
[13:57:07.281] <TB3>     INFO: 41717800 events read in total (1117933ms).
[13:57:35.770] <TB3>     INFO: 42787800 events read in total (1146422ms).
[13:58:04.411] <TB3>     INFO: 43857400 events read in total (1175063ms).
[13:58:33.122] <TB3>     INFO: 44925200 events read in total (1203774ms).
[13:59:01.888] <TB3>     INFO: 45993000 events read in total (1232540ms).
[13:59:30.612] <TB3>     INFO: 47062200 events read in total (1261264ms).
[13:59:59.356] <TB3>     INFO: 48132000 events read in total (1290008ms).
[14:00:27.924] <TB3>     INFO: 49200000 events read in total (1318576ms).
[14:00:56.645] <TB3>     INFO: 50267800 events read in total (1347297ms).
[14:01:25.451] <TB3>     INFO: 51338800 events read in total (1376103ms).
[14:01:54.285] <TB3>     INFO: 52407400 events read in total (1404937ms).
[14:02:22.878] <TB3>     INFO: 53475400 events read in total (1433530ms).
[14:02:51.535] <TB3>     INFO: 54543600 events read in total (1462187ms).
[14:03:20.361] <TB3>     INFO: 55614800 events read in total (1491013ms).
[14:03:48.830] <TB3>     INFO: 56682800 events read in total (1519482ms).
[14:04:17.136] <TB3>     INFO: 57750800 events read in total (1547788ms).
[14:04:45.711] <TB3>     INFO: 58822000 events read in total (1576363ms).
[14:04:52.726] <TB3>     INFO: 59072000 events read in total (1583379ms).
[14:04:52.748] <TB3>     INFO: Test took 1584465ms.
[14:04:52.805] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:52.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:52.953] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:04:54.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:54.114] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:04:55.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:55.292] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:04:56.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:56.463] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:04:57.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:57.626] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:04:58.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:58.798] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:04:59.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:59.977] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:01.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:01.149] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:02.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:02.333] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:03.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:03.511] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:04.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:04.683] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:05.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:05.855] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:07.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:07.015] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:08.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:08.193] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:09.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:09.387] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:10.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:10.563] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:11.748] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495345664
[14:05:11.779] <TB3>     INFO: PixTestScurves::scurves() done 
[14:05:11.779] <TB3>     INFO: Vcal mean:  35.11  35.13  35.05  35.06  35.09  35.05  35.09  35.06  35.09  35.11  35.09  35.08  35.06  35.04  34.99  34.95 
[14:05:11.779] <TB3>     INFO: Vcal RMS:    0.66   0.71   0.68   0.65   0.68   0.65   0.68   0.64   0.66   0.64   0.68   0.73   0.66   0.68   0.71   0.56 
[14:05:11.779] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:05:11.855] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:05:11.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:05:11.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:05:11.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:05:11.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:05:11.856] <TB3>     INFO: ######################################################################
[14:05:11.856] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:05:11.856] <TB3>     INFO: ######################################################################
[14:05:11.859] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:05:12.202] <TB3>     INFO: Expecting 41600 events.
[14:05:16.287] <TB3>     INFO: 41600 events read in total (3356ms).
[14:05:16.287] <TB3>     INFO: Test took 4428ms.
[14:05:16.295] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:16.295] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:05:16.295] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:05:16.304] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:05:16.304] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:05:16.304] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:05:16.304] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:05:16.642] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:05:16.985] <TB3>     INFO: Expecting 41600 events.
[14:05:21.115] <TB3>     INFO: 41600 events read in total (3415ms).
[14:05:21.116] <TB3>     INFO: Test took 4474ms.
[14:05:21.124] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:21.124] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:05:21.124] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:05:21.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.183
[14:05:21.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L380> Search for maxph pixel failed in the fiducial region on chip 0, looking at the edges
[14:05:21.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L400> Max pixel is [0 ,76] phvalue 178
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.151
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 193
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.959
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 182
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.575
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 184
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.246
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.295
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 173
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.34
[14:05:21.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 181
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.534
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.263
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.232
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.935
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 195
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.313
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.793
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:05:21.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.797
[14:05:21.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 184
[14:05:21.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.827
[14:05:21.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 177
[14:05:21.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.932
[14:05:21.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[14:05:21.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:05:21.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:05:21.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:05:21.220] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:05:21.569] <TB3>     INFO: Expecting 41600 events.
[14:05:25.717] <TB3>     INFO: 41600 events read in total (3433ms).
[14:05:25.718] <TB3>     INFO: Test took 4498ms.
[14:05:25.726] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:25.726] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:05:25.726] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:05:25.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:05:25.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 65minph_roc = 12
[14:05:25.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.949
[14:05:25.730] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,74] phvalue 75
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4512
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,14] phvalue 82
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7808
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 79
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.4234
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 89
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.4073
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 92
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.021
[14:05:25.731] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 74
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1829
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 78
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.4425
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 87
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 102.892
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 102
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.7951
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,62] phvalue 80
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.587
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 97
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1899
[14:05:25.732] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 79
[14:05:25.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1585
[14:05:25.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 70
[14:05:25.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0058
[14:05:25.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 79
[14:05:25.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5691
[14:05:25.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[14:05:25.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1563
[14:05:25.733] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 83
[14:05:25.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 74, 0 0
[14:05:26.146] <TB3>     INFO: Expecting 2560 events.
[14:05:27.103] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:27.104] <TB3>     INFO: Test took 1368ms.
[14:05:27.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:27.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 14, 1 1
[14:05:27.611] <TB3>     INFO: Expecting 2560 events.
[14:05:28.570] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:28.570] <TB3>     INFO: Test took 1466ms.
[14:05:28.570] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:28.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 2 2
[14:05:29.081] <TB3>     INFO: Expecting 2560 events.
[14:05:30.037] <TB3>     INFO: 2560 events read in total (241ms).
[14:05:30.037] <TB3>     INFO: Test took 1466ms.
[14:05:30.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:30.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[14:05:30.544] <TB3>     INFO: Expecting 2560 events.
[14:05:31.502] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:31.503] <TB3>     INFO: Test took 1463ms.
[14:05:31.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:31.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 4 4
[14:05:32.011] <TB3>     INFO: Expecting 2560 events.
[14:05:32.967] <TB3>     INFO: 2560 events read in total (241ms).
[14:05:32.967] <TB3>     INFO: Test took 1464ms.
[14:05:32.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:32.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 5 5
[14:05:33.475] <TB3>     INFO: Expecting 2560 events.
[14:05:34.433] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:34.434] <TB3>     INFO: Test took 1465ms.
[14:05:34.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:34.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 6 6
[14:05:34.941] <TB3>     INFO: Expecting 2560 events.
[14:05:35.899] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:35.899] <TB3>     INFO: Test took 1463ms.
[14:05:35.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:35.900] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 7 7
[14:05:36.410] <TB3>     INFO: Expecting 2560 events.
[14:05:37.368] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:37.369] <TB3>     INFO: Test took 1469ms.
[14:05:37.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:37.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 8 8
[14:05:37.876] <TB3>     INFO: Expecting 2560 events.
[14:05:38.833] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:38.833] <TB3>     INFO: Test took 1462ms.
[14:05:38.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:38.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 62, 9 9
[14:05:39.340] <TB3>     INFO: Expecting 2560 events.
[14:05:40.298] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:40.298] <TB3>     INFO: Test took 1464ms.
[14:05:40.300] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:40.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 10 10
[14:05:40.806] <TB3>     INFO: Expecting 2560 events.
[14:05:41.763] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:41.763] <TB3>     INFO: Test took 1462ms.
[14:05:41.763] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:41.763] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 11 11
[14:05:42.271] <TB3>     INFO: Expecting 2560 events.
[14:05:43.227] <TB3>     INFO: 2560 events read in total (241ms).
[14:05:43.228] <TB3>     INFO: Test took 1465ms.
[14:05:43.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:43.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 12 12
[14:05:43.735] <TB3>     INFO: Expecting 2560 events.
[14:05:44.695] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:44.696] <TB3>     INFO: Test took 1468ms.
[14:05:44.696] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:44.696] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 13 13
[14:05:45.204] <TB3>     INFO: Expecting 2560 events.
[14:05:46.161] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:46.161] <TB3>     INFO: Test took 1465ms.
[14:05:46.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:46.162] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[14:05:46.669] <TB3>     INFO: Expecting 2560 events.
[14:05:47.626] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:47.627] <TB3>     INFO: Test took 1465ms.
[14:05:47.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:47.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:05:48.135] <TB3>     INFO: Expecting 2560 events.
[14:05:49.092] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:49.092] <TB3>     INFO: Test took 1465ms.
[14:05:49.092] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 36 on ROC7
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[14:05:49.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:05:49.097] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:49.602] <TB3>     INFO: Expecting 655360 events.
[14:06:01.360] <TB3>     INFO: 655360 events read in total (11043ms).
[14:06:01.371] <TB3>     INFO: Expecting 655360 events.
[14:06:13.069] <TB3>     INFO: 655360 events read in total (11126ms).
[14:06:13.086] <TB3>     INFO: Expecting 655360 events.
[14:06:24.671] <TB3>     INFO: 655360 events read in total (11028ms).
[14:06:24.690] <TB3>     INFO: Expecting 655360 events.
[14:06:36.319] <TB3>     INFO: 655360 events read in total (11071ms).
[14:06:36.342] <TB3>     INFO: Expecting 655360 events.
[14:06:47.838] <TB3>     INFO: 655360 events read in total (10934ms).
[14:06:47.867] <TB3>     INFO: Expecting 655360 events.
[14:06:59.367] <TB3>     INFO: 655360 events read in total (10952ms).
[14:06:59.400] <TB3>     INFO: Expecting 655360 events.
[14:07:11.013] <TB3>     INFO: 655360 events read in total (11062ms).
[14:07:11.049] <TB3>     INFO: Expecting 655360 events.
[14:07:22.653] <TB3>     INFO: 655360 events read in total (11059ms).
[14:07:22.694] <TB3>     INFO: Expecting 655360 events.
[14:07:34.359] <TB3>     INFO: 655360 events read in total (11127ms).
[14:07:34.404] <TB3>     INFO: Expecting 655360 events.
[14:07:46.022] <TB3>     INFO: 655360 events read in total (11085ms).
[14:07:46.072] <TB3>     INFO: Expecting 655360 events.
[14:07:57.692] <TB3>     INFO: 655360 events read in total (11088ms).
[14:07:57.748] <TB3>     INFO: Expecting 655360 events.
[14:08:09.329] <TB3>     INFO: 655360 events read in total (11054ms).
[14:08:09.386] <TB3>     INFO: Expecting 655360 events.
[14:08:21.005] <TB3>     INFO: 655360 events read in total (11093ms).
[14:08:21.067] <TB3>     INFO: Expecting 655360 events.
[14:08:32.694] <TB3>     INFO: 655360 events read in total (11101ms).
[14:08:32.759] <TB3>     INFO: Expecting 655360 events.
[14:08:44.387] <TB3>     INFO: 655360 events read in total (11101ms).
[14:08:44.459] <TB3>     INFO: Expecting 655360 events.
[14:08:56.104] <TB3>     INFO: 655360 events read in total (11119ms).
[14:08:56.178] <TB3>     INFO: Test took 187081ms.
[14:08:56.274] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:08:56.581] <TB3>     INFO: Expecting 655360 events.
[14:09:08.381] <TB3>     INFO: 655360 events read in total (11085ms).
[14:09:08.392] <TB3>     INFO: Expecting 655360 events.
[14:09:19.974] <TB3>     INFO: 655360 events read in total (11013ms).
[14:09:19.989] <TB3>     INFO: Expecting 655360 events.
[14:09:31.587] <TB3>     INFO: 655360 events read in total (11037ms).
[14:09:31.606] <TB3>     INFO: Expecting 655360 events.
[14:09:43.140] <TB3>     INFO: 655360 events read in total (10973ms).
[14:09:43.164] <TB3>     INFO: Expecting 655360 events.
[14:09:54.758] <TB3>     INFO: 655360 events read in total (11035ms).
[14:09:54.787] <TB3>     INFO: Expecting 655360 events.
[14:10:06.358] <TB3>     INFO: 655360 events read in total (11023ms).
[14:10:06.391] <TB3>     INFO: Expecting 655360 events.
[14:10:17.936] <TB3>     INFO: 655360 events read in total (10996ms).
[14:10:17.973] <TB3>     INFO: Expecting 655360 events.
[14:10:29.498] <TB3>     INFO: 655360 events read in total (10977ms).
[14:10:29.538] <TB3>     INFO: Expecting 655360 events.
[14:10:41.128] <TB3>     INFO: 655360 events read in total (11049ms).
[14:10:41.172] <TB3>     INFO: Expecting 655360 events.
[14:10:52.813] <TB3>     INFO: 655360 events read in total (11100ms).
[14:10:52.864] <TB3>     INFO: Expecting 655360 events.
[14:11:04.488] <TB3>     INFO: 655360 events read in total (11097ms).
[14:11:04.545] <TB3>     INFO: Expecting 655360 events.
[14:11:16.208] <TB3>     INFO: 655360 events read in total (11136ms).
[14:11:16.265] <TB3>     INFO: Expecting 655360 events.
[14:11:27.873] <TB3>     INFO: 655360 events read in total (11082ms).
[14:11:27.937] <TB3>     INFO: Expecting 655360 events.
[14:11:39.549] <TB3>     INFO: 655360 events read in total (11085ms).
[14:11:39.615] <TB3>     INFO: Expecting 655360 events.
[14:11:51.229] <TB3>     INFO: 655360 events read in total (11088ms).
[14:11:51.300] <TB3>     INFO: Expecting 655360 events.
[14:12:02.926] <TB3>     INFO: 655360 events read in total (11100ms).
[14:12:02.002] <TB3>     INFO: Test took 186728ms.
[14:12:03.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:12:03.182] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:12:03.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:12:03.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:12:03.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:12:03.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:12:03.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:12:03.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:12:03.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.186] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:12:03.186] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.186] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:12:03.186] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:12:03.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:12:03.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:12:03.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:12:03.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:12:03.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:03.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:12:03.189] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.196] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.203] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.211] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.218] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.225] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.232] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:12:03.238] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:12:03.246] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.252] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.259] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:12:03.266] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.273] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.280] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.287] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.294] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.301] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.307] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.314] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:03.321] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:12:03.352] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C0.dat
[14:12:03.352] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C1.dat
[14:12:03.352] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C2.dat
[14:12:03.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C3.dat
[14:12:03.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C4.dat
[14:12:03.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C5.dat
[14:12:03.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C6.dat
[14:12:03.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C7.dat
[14:12:03.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C8.dat
[14:12:03.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C9.dat
[14:12:03.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C10.dat
[14:12:03.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C11.dat
[14:12:03.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C12.dat
[14:12:03.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C13.dat
[14:12:03.355] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C14.dat
[14:12:03.355] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C15.dat
[14:12:03.701] <TB3>     INFO: Expecting 41600 events.
[14:12:07.554] <TB3>     INFO: 41600 events read in total (3138ms).
[14:12:07.555] <TB3>     INFO: Test took 4197ms.
[14:12:08.213] <TB3>     INFO: Expecting 41600 events.
[14:12:12.042] <TB3>     INFO: 41600 events read in total (3115ms).
[14:12:12.043] <TB3>     INFO: Test took 4182ms.
[14:12:12.698] <TB3>     INFO: Expecting 41600 events.
[14:12:16.536] <TB3>     INFO: 41600 events read in total (3123ms).
[14:12:16.537] <TB3>     INFO: Test took 4186ms.
[14:12:16.844] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:16.977] <TB3>     INFO: Expecting 2560 events.
[14:12:17.934] <TB3>     INFO: 2560 events read in total (243ms).
[14:12:17.934] <TB3>     INFO: Test took 1090ms.
[14:12:17.936] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:18.443] <TB3>     INFO: Expecting 2560 events.
[14:12:19.403] <TB3>     INFO: 2560 events read in total (245ms).
[14:12:19.403] <TB3>     INFO: Test took 1467ms.
[14:12:19.407] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:19.912] <TB3>     INFO: Expecting 2560 events.
[14:12:20.871] <TB3>     INFO: 2560 events read in total (245ms).
[14:12:20.871] <TB3>     INFO: Test took 1464ms.
[14:12:20.873] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:21.379] <TB3>     INFO: Expecting 2560 events.
[14:12:22.338] <TB3>     INFO: 2560 events read in total (244ms).
[14:12:22.339] <TB3>     INFO: Test took 1466ms.
[14:12:22.343] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:22.847] <TB3>     INFO: Expecting 2560 events.
[14:12:23.805] <TB3>     INFO: 2560 events read in total (243ms).
[14:12:23.805] <TB3>     INFO: Test took 1463ms.
[14:12:23.807] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:24.315] <TB3>     INFO: Expecting 2560 events.
[14:12:25.274] <TB3>     INFO: 2560 events read in total (244ms).
[14:12:25.274] <TB3>     INFO: Test took 1467ms.
[14:12:25.276] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:25.783] <TB3>     INFO: Expecting 2560 events.
[14:12:26.741] <TB3>     INFO: 2560 events read in total (244ms).
[14:12:26.742] <TB3>     INFO: Test took 1466ms.
[14:12:26.745] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:27.251] <TB3>     INFO: Expecting 2560 events.
[14:12:28.207] <TB3>     INFO: 2560 events read in total (242ms).
[14:12:28.207] <TB3>     INFO: Test took 1462ms.
[14:12:28.209] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:28.716] <TB3>     INFO: Expecting 2560 events.
[14:12:29.674] <TB3>     INFO: 2560 events read in total (243ms).
[14:12:29.674] <TB3>     INFO: Test took 1465ms.
[14:12:29.676] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:30.183] <TB3>     INFO: Expecting 2560 events.
[14:12:31.140] <TB3>     INFO: 2560 events read in total (242ms).
[14:12:31.141] <TB3>     INFO: Test took 1465ms.
[14:12:31.143] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:31.649] <TB3>     INFO: Expecting 2560 events.
[14:12:32.610] <TB3>     INFO: 2560 events read in total (246ms).
[14:12:32.611] <TB3>     INFO: Test took 1468ms.
[14:12:32.613] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:33.119] <TB3>     INFO: Expecting 2560 events.
[14:12:34.079] <TB3>     INFO: 2560 events read in total (245ms).
[14:12:34.080] <TB3>     INFO: Test took 1467ms.
[14:12:34.082] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:34.588] <TB3>     INFO: Expecting 2560 events.
[14:12:35.548] <TB3>     INFO: 2560 events read in total (245ms).
[14:12:35.548] <TB3>     INFO: Test took 1466ms.
[14:12:35.551] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:36.057] <TB3>     INFO: Expecting 2560 events.
[14:12:37.015] <TB3>     INFO: 2560 events read in total (243ms).
[14:12:37.016] <TB3>     INFO: Test took 1465ms.
[14:12:37.017] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:37.524] <TB3>     INFO: Expecting 2560 events.
[14:12:38.483] <TB3>     INFO: 2560 events read in total (245ms).
[14:12:38.484] <TB3>     INFO: Test took 1467ms.
[14:12:38.486] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:38.992] <TB3>     INFO: Expecting 2560 events.
[14:12:39.951] <TB3>     INFO: 2560 events read in total (244ms).
[14:12:39.952] <TB3>     INFO: Test took 1466ms.
[14:12:39.955] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:40.463] <TB3>     INFO: Expecting 2560 events.
[14:12:41.420] <TB3>     INFO: 2560 events read in total (243ms).
[14:12:41.420] <TB3>     INFO: Test took 1465ms.
[14:12:41.424] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:41.929] <TB3>     INFO: Expecting 2560 events.
[14:12:42.889] <TB3>     INFO: 2560 events read in total (245ms).
[14:12:42.889] <TB3>     INFO: Test took 1465ms.
[14:12:42.891] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:43.398] <TB3>     INFO: Expecting 2560 events.
[14:12:44.358] <TB3>     INFO: 2560 events read in total (245ms).
[14:12:44.358] <TB3>     INFO: Test took 1467ms.
[14:12:44.361] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:44.867] <TB3>     INFO: Expecting 2560 events.
[14:12:45.826] <TB3>     INFO: 2560 events read in total (244ms).
[14:12:45.827] <TB3>     INFO: Test took 1466ms.
[14:12:45.829] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:46.335] <TB3>     INFO: Expecting 2560 events.
[14:12:47.295] <TB3>     INFO: 2560 events read in total (245ms).
[14:12:47.296] <TB3>     INFO: Test took 1467ms.
[14:12:47.298] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:47.805] <TB3>     INFO: Expecting 2560 events.
[14:12:48.765] <TB3>     INFO: 2560 events read in total (245ms).
[14:12:48.765] <TB3>     INFO: Test took 1467ms.
[14:12:48.767] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:49.273] <TB3>     INFO: Expecting 2560 events.
[14:12:50.231] <TB3>     INFO: 2560 events read in total (243ms).
[14:12:50.232] <TB3>     INFO: Test took 1465ms.
[14:12:50.234] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:50.741] <TB3>     INFO: Expecting 2560 events.
[14:12:51.698] <TB3>     INFO: 2560 events read in total (242ms).
[14:12:51.698] <TB3>     INFO: Test took 1464ms.
[14:12:51.701] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:52.207] <TB3>     INFO: Expecting 2560 events.
[14:12:53.166] <TB3>     INFO: 2560 events read in total (244ms).
[14:12:53.167] <TB3>     INFO: Test took 1467ms.
[14:12:53.168] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:53.676] <TB3>     INFO: Expecting 2560 events.
[14:12:54.635] <TB3>     INFO: 2560 events read in total (244ms).
[14:12:54.635] <TB3>     INFO: Test took 1467ms.
[14:12:54.637] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:55.144] <TB3>     INFO: Expecting 2560 events.
[14:12:56.103] <TB3>     INFO: 2560 events read in total (244ms).
[14:12:56.104] <TB3>     INFO: Test took 1467ms.
[14:12:56.105] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:56.612] <TB3>     INFO: Expecting 2560 events.
[14:12:57.573] <TB3>     INFO: 2560 events read in total (246ms).
[14:12:57.573] <TB3>     INFO: Test took 1468ms.
[14:12:57.575] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:58.082] <TB3>     INFO: Expecting 2560 events.
[14:12:59.040] <TB3>     INFO: 2560 events read in total (243ms).
[14:12:59.040] <TB3>     INFO: Test took 1465ms.
[14:12:59.042] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:59.550] <TB3>     INFO: Expecting 2560 events.
[14:13:00.509] <TB3>     INFO: 2560 events read in total (244ms).
[14:13:00.509] <TB3>     INFO: Test took 1467ms.
[14:13:00.512] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:01.018] <TB3>     INFO: Expecting 2560 events.
[14:13:01.977] <TB3>     INFO: 2560 events read in total (244ms).
[14:13:01.978] <TB3>     INFO: Test took 1467ms.
[14:13:01.980] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:02.487] <TB3>     INFO: Expecting 2560 events.
[14:13:03.446] <TB3>     INFO: 2560 events read in total (244ms).
[14:13:03.446] <TB3>     INFO: Test took 1467ms.
[14:13:04.471] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:13:04.472] <TB3>     INFO: PH scale (per ROC):    74  82  78  75  68  74  80  80  75  83  86  80  75  81  80  84
[14:13:04.472] <TB3>     INFO: PH offset (per ROC):  175 165 170 165 163 176 170 160 149 164 152 167 178 170 172 161
[14:13:04.645] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:13:04.648] <TB3>     INFO: ######################################################################
[14:13:04.648] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:13:04.648] <TB3>     INFO: ######################################################################
[14:13:04.648] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:13:04.660] <TB3>     INFO: scanning low vcal = 10
[14:13:04.003] <TB3>     INFO: Expecting 41600 events.
[14:13:08.735] <TB3>     INFO: 41600 events read in total (3016ms).
[14:13:08.735] <TB3>     INFO: Test took 4075ms.
[14:13:08.737] <TB3>     INFO: scanning low vcal = 20
[14:13:09.246] <TB3>     INFO: Expecting 41600 events.
[14:13:12.971] <TB3>     INFO: 41600 events read in total (3008ms).
[14:13:12.972] <TB3>     INFO: Test took 4235ms.
[14:13:12.974] <TB3>     INFO: scanning low vcal = 30
[14:13:13.480] <TB3>     INFO: Expecting 41600 events.
[14:13:17.204] <TB3>     INFO: 41600 events read in total (3009ms).
[14:13:17.205] <TB3>     INFO: Test took 4231ms.
[14:13:17.206] <TB3>     INFO: scanning low vcal = 40
[14:13:17.711] <TB3>     INFO: Expecting 41600 events.
[14:13:21.979] <TB3>     INFO: 41600 events read in total (3553ms).
[14:13:21.980] <TB3>     INFO: Test took 4774ms.
[14:13:21.983] <TB3>     INFO: scanning low vcal = 50
[14:13:22.403] <TB3>     INFO: Expecting 41600 events.
[14:13:26.665] <TB3>     INFO: 41600 events read in total (3547ms).
[14:13:26.666] <TB3>     INFO: Test took 4683ms.
[14:13:26.670] <TB3>     INFO: scanning low vcal = 60
[14:13:27.088] <TB3>     INFO: Expecting 41600 events.
[14:13:31.369] <TB3>     INFO: 41600 events read in total (3566ms).
[14:13:31.370] <TB3>     INFO: Test took 4700ms.
[14:13:31.373] <TB3>     INFO: scanning low vcal = 70
[14:13:31.796] <TB3>     INFO: Expecting 41600 events.
[14:13:36.051] <TB3>     INFO: 41600 events read in total (3540ms).
[14:13:36.052] <TB3>     INFO: Test took 4679ms.
[14:13:36.055] <TB3>     INFO: scanning low vcal = 80
[14:13:36.477] <TB3>     INFO: Expecting 41600 events.
[14:13:40.745] <TB3>     INFO: 41600 events read in total (3553ms).
[14:13:40.746] <TB3>     INFO: Test took 4691ms.
[14:13:40.749] <TB3>     INFO: scanning low vcal = 90
[14:13:41.171] <TB3>     INFO: Expecting 41600 events.
[14:13:45.456] <TB3>     INFO: 41600 events read in total (3570ms).
[14:13:45.457] <TB3>     INFO: Test took 4708ms.
[14:13:45.460] <TB3>     INFO: scanning low vcal = 100
[14:13:45.881] <TB3>     INFO: Expecting 41600 events.
[14:13:50.290] <TB3>     INFO: 41600 events read in total (3694ms).
[14:13:50.291] <TB3>     INFO: Test took 4831ms.
[14:13:50.294] <TB3>     INFO: scanning low vcal = 110
[14:13:50.717] <TB3>     INFO: Expecting 41600 events.
[14:13:54.938] <TB3>     INFO: 41600 events read in total (3506ms).
[14:13:54.938] <TB3>     INFO: Test took 4644ms.
[14:13:54.941] <TB3>     INFO: scanning low vcal = 120
[14:13:55.367] <TB3>     INFO: Expecting 41600 events.
[14:13:59.599] <TB3>     INFO: 41600 events read in total (3517ms).
[14:13:59.600] <TB3>     INFO: Test took 4659ms.
[14:13:59.605] <TB3>     INFO: scanning low vcal = 130
[14:14:00.016] <TB3>     INFO: Expecting 41600 events.
[14:14:04.236] <TB3>     INFO: 41600 events read in total (3506ms).
[14:14:04.236] <TB3>     INFO: Test took 4631ms.
[14:14:04.240] <TB3>     INFO: scanning low vcal = 140
[14:14:04.669] <TB3>     INFO: Expecting 41600 events.
[14:14:08.893] <TB3>     INFO: 41600 events read in total (3509ms).
[14:14:08.893] <TB3>     INFO: Test took 4653ms.
[14:14:08.897] <TB3>     INFO: scanning low vcal = 150
[14:14:09.318] <TB3>     INFO: Expecting 41600 events.
[14:14:13.534] <TB3>     INFO: 41600 events read in total (3501ms).
[14:14:13.534] <TB3>     INFO: Test took 4637ms.
[14:14:13.538] <TB3>     INFO: scanning low vcal = 160
[14:14:13.964] <TB3>     INFO: Expecting 41600 events.
[14:14:18.179] <TB3>     INFO: 41600 events read in total (3500ms).
[14:14:18.180] <TB3>     INFO: Test took 4642ms.
[14:14:18.183] <TB3>     INFO: scanning low vcal = 170
[14:14:18.608] <TB3>     INFO: Expecting 41600 events.
[14:14:22.826] <TB3>     INFO: 41600 events read in total (3502ms).
[14:14:22.827] <TB3>     INFO: Test took 4644ms.
[14:14:22.832] <TB3>     INFO: scanning low vcal = 180
[14:14:23.256] <TB3>     INFO: Expecting 41600 events.
[14:14:27.475] <TB3>     INFO: 41600 events read in total (3504ms).
[14:14:27.476] <TB3>     INFO: Test took 4645ms.
[14:14:27.482] <TB3>     INFO: scanning low vcal = 190
[14:14:27.905] <TB3>     INFO: Expecting 41600 events.
[14:14:32.135] <TB3>     INFO: 41600 events read in total (3515ms).
[14:14:32.136] <TB3>     INFO: Test took 4654ms.
[14:14:32.139] <TB3>     INFO: scanning low vcal = 200
[14:14:32.564] <TB3>     INFO: Expecting 41600 events.
[14:14:36.831] <TB3>     INFO: 41600 events read in total (3552ms).
[14:14:36.832] <TB3>     INFO: Test took 4693ms.
[14:14:36.835] <TB3>     INFO: scanning low vcal = 210
[14:14:37.255] <TB3>     INFO: Expecting 41600 events.
[14:14:41.536] <TB3>     INFO: 41600 events read in total (3566ms).
[14:14:41.537] <TB3>     INFO: Test took 4702ms.
[14:14:41.540] <TB3>     INFO: scanning low vcal = 220
[14:14:41.962] <TB3>     INFO: Expecting 41600 events.
[14:14:46.240] <TB3>     INFO: 41600 events read in total (3563ms).
[14:14:46.241] <TB3>     INFO: Test took 4701ms.
[14:14:46.244] <TB3>     INFO: scanning low vcal = 230
[14:14:46.667] <TB3>     INFO: Expecting 41600 events.
[14:14:50.948] <TB3>     INFO: 41600 events read in total (3566ms).
[14:14:50.948] <TB3>     INFO: Test took 4704ms.
[14:14:50.951] <TB3>     INFO: scanning low vcal = 240
[14:14:51.375] <TB3>     INFO: Expecting 41600 events.
[14:14:55.638] <TB3>     INFO: 41600 events read in total (3548ms).
[14:14:55.638] <TB3>     INFO: Test took 4687ms.
[14:14:55.641] <TB3>     INFO: scanning low vcal = 250
[14:14:56.065] <TB3>     INFO: Expecting 41600 events.
[14:15:00.355] <TB3>     INFO: 41600 events read in total (3575ms).
[14:15:00.356] <TB3>     INFO: Test took 4715ms.
[14:15:00.360] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:15:00.780] <TB3>     INFO: Expecting 41600 events.
[14:15:05.034] <TB3>     INFO: 41600 events read in total (3539ms).
[14:15:05.034] <TB3>     INFO: Test took 4675ms.
[14:15:05.038] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:15:05.460] <TB3>     INFO: Expecting 41600 events.
[14:15:09.715] <TB3>     INFO: 41600 events read in total (3540ms).
[14:15:09.716] <TB3>     INFO: Test took 4678ms.
[14:15:09.719] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:15:10.145] <TB3>     INFO: Expecting 41600 events.
[14:15:14.399] <TB3>     INFO: 41600 events read in total (3539ms).
[14:15:14.399] <TB3>     INFO: Test took 4680ms.
[14:15:14.403] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:15:14.830] <TB3>     INFO: Expecting 41600 events.
[14:15:19.075] <TB3>     INFO: 41600 events read in total (3531ms).
[14:15:19.076] <TB3>     INFO: Test took 4673ms.
[14:15:19.079] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:15:19.501] <TB3>     INFO: Expecting 41600 events.
[14:15:23.771] <TB3>     INFO: 41600 events read in total (3555ms).
[14:15:23.772] <TB3>     INFO: Test took 4693ms.
[14:15:24.311] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:15:24.315] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:15:24.315] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:15:24.315] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:15:24.315] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:15:24.315] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:15:24.316] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:15:24.316] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:15:24.316] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:15:24.316] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:15:24.317] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:15:24.317] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:15:24.317] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:15:24.317] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:15:24.317] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:15:24.317] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:15:24.318] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:16:04.293] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:16:04.296] <TB3>     INFO: non-linearity mean:  0.951 0.964 0.961 0.953 0.957 0.960 0.963 0.954 0.964 0.963 0.957 0.954 0.958 0.962 0.958 0.961
[14:16:04.296] <TB3>     INFO: non-linearity RMS:   0.007 0.005 0.005 0.005 0.005 0.005 0.006 0.006 0.004 0.004 0.005 0.006 0.007 0.006 0.006 0.006
[14:16:04.296] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:16:04.322] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:16:04.344] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:16:04.367] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:16:04.390] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:16:04.413] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:16:04.436] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:16:04.459] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:16:04.481] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:16:04.504] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:16:04.527] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:16:04.550] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:16:04.572] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:16:04.595] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:16:04.617] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:16:04.640] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-46_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:16:04.662] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[14:16:04.662] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:16:04.670] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:16:04.670] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:16:04.673] <TB3>     INFO: ######################################################################
[14:16:04.673] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:16:04.673] <TB3>     INFO: ######################################################################
[14:16:04.678] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:16:04.689] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:04.689] <TB3>     INFO:     run 1 of 1
[14:16:04.689] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:05.037] <TB3>     INFO: Expecting 3120000 events.
[14:16:53.590] <TB3>     INFO: 1246630 events read in total (47838ms).
[14:17:40.654] <TB3>     INFO: 2489020 events read in total (94902ms).
[14:18:05.412] <TB3>     INFO: 3120000 events read in total (119660ms).
[14:18:05.456] <TB3>     INFO: Test took 120767ms.
[14:18:05.536] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:05.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:07.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:08.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:10.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:11.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:12.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:14.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:15.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:17.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:18.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:20.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:21.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:23.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:24.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:26.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:27.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:29.045] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414126080
[14:18:29.077] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:18:29.077] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3221, RMS = 1.30131
[14:18:29.077] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:18:29.077] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:18:29.077] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5271, RMS = 1.6874
[14:18:29.077] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:18:29.078] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:18:29.078] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0097, RMS = 1.8747
[14:18:29.078] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:18:29.078] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:18:29.078] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6707, RMS = 1.69888
[14:18:29.078] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:18:29.080] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:18:29.080] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6636, RMS = 1.16433
[14:18:29.080] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:18:29.080] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:18:29.080] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3181, RMS = 1.82098
[14:18:29.080] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:18:29.081] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:18:29.081] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7181, RMS = 1.2953
[14:18:29.081] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:18:29.081] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:18:29.081] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4668, RMS = 1.86377
[14:18:29.081] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:18:29.082] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:18:29.082] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1084, RMS = 1.25833
[14:18:29.082] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:18:29.082] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:18:29.082] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1434, RMS = 1.70931
[14:18:29.082] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:18:29.084] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:18:29.084] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6752, RMS = 1.78201
[14:18:29.084] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:18:29.084] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:18:29.084] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3946, RMS = 2.16424
[14:18:29.084] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:18:29.085] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:18:29.085] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6823, RMS = 0.953249
[14:18:29.085] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:18:29.085] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:18:29.085] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7573, RMS = 1.35964
[14:18:29.085] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:18:29.086] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:18:29.086] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2911, RMS = 1.51742
[14:18:29.086] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:18:29.086] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:18:29.086] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9927, RMS = 1.12707
[14:18:29.086] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:18:29.087] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:18:29.087] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1976, RMS = 1.47138
[14:18:29.087] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:18:29.087] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:18:29.087] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.0362, RMS = 2.42177
[14:18:29.087] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:18:29.089] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:18:29.089] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.982, RMS = 1.66964
[14:18:29.089] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:18:29.089] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:18:29.089] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9794, RMS = 2.41534
[14:18:29.089] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:18:29.090] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:18:29.090] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5104, RMS = 1.51309
[14:18:29.090] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:18:29.090] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:18:29.090] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.6677, RMS = 2.15597
[14:18:29.090] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:18:29.091] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:18:29.091] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5824, RMS = 2.06486
[14:18:29.091] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:18:29.091] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:18:29.091] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4125, RMS = 1.67045
[14:18:29.091] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:18:29.092] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:18:29.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.054, RMS = 1.89475
[14:18:29.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:18:29.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:18:29.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6037, RMS = 1.45537
[14:18:29.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:18:29.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:18:29.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9042, RMS = 1.38238
[14:18:29.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:18:29.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:18:29.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5208, RMS = 1.2434
[14:18:29.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:18:29.095] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:18:29.095] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3233, RMS = 1.74328
[14:18:29.095] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:18:29.095] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:18:29.095] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3317, RMS = 1.2807
[14:18:29.095] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:18:29.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:18:29.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.3006, RMS = 1.888
[14:18:29.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:18:29.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:18:29.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.5221, RMS = 1.82866
[14:18:29.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[14:18:29.099] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:18:29.099] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:18:29.099] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:18:29.197] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:18:29.197] <TB3>     INFO: enter test to run
[14:18:29.197] <TB3>     INFO:   test:  no parameter change
[14:18:29.197] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[14:18:29.198] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[14:18:29.198] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:18:29.198] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:18:29.725] <TB3>    QUIET: Connection to board 24 closed.
[14:18:29.726] <TB3>     INFO: pXar: this is the end, my friend
[14:18:29.726] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
