Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date             : Thu Jan  4 21:48:32 2024
| Host             : matthew-xilinx running 64-bit Ubuntu 22.04.1 LTS
| Command          : report_power -file cpm_pcie_exerciser_wrapper_power_routed.rpt -pb cpm_pcie_exerciser_wrapper_power_summary_routed.pb -rpx cpm_pcie_exerciser_wrapper_power_routed.rpx
| Design           : cpm_pcie_exerciser_wrapper
| Device           : xcvp1202-vsva2785-2MHP-e-S-es1
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 17.102       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 7.543        |
| Device Static (W)        | 9.559        |
| Effective TJA (C/W)      | 4.4          |
| Max Ambient (C)          | 25.0         |
| Junction Temperature (C) | 100.0        |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.237 |       23 |       --- |             --- |
| Logic                   |     0.028 |    52162 |       --- |             --- |
|   LUT as Logic          |     0.026 |    14000 |    900224 |            1.56 |
|   CLE FF Register       |     0.002 |    27279 |   1800448 |            1.52 |
|   LOOKAHEAD8            |    <0.001 |      213 |    112528 |            0.19 |
|   LUT as Shift Register |    <0.001 |     1053 |    450112 |            0.23 |
|   Others                |     0.000 |     2882 |       --- |             --- |
| Signals                 |     0.054 |    53810 |       --- |             --- |
| Block RAM               |     0.064 |     54.5 |      1341 |            4.06 |
| DSPs                    |     0.001 |        1 |       --- |             --- |
| I/O                     |     0.000 |        0 |       --- |             --- |
| GTYP                    |     3.979 |        2 |         7 |           28.57 |
| Hard IPs                |     0.958 |        1 |       --- |             --- |
|   CPM5                  |     0.958 |        1 |         1 |          100.00 |
| NoC-DDRMC               |     0.659 |        1 |       --- |             --- |
|   NoC                   |     0.659 |        1 |       --- |             --- |
| PS9                     |     1.562 |        1 |       --- |             --- |
| Static Power            |     9.559 |          |           |                 |
|   PS Static             |     0.294 |          |           |                 |
|   PL Static             |     9.265 |          |           |                 |
| Total                   |    17.102 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source      | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint      |       0.800 |     9.522 |       1.898 |      7.624 |       NA    | Unspecified | NA         |
| VCC_SOC     |       0.800 |     2.355 |       0.824 |      1.531 |       NA    | Unspecified | NA         |
| VCC_IO      |       0.800 |     0.307 |       0.000 |      0.307 |       NA    | Unspecified | NA         |
| VCCRAM      |       0.800 |     0.056 |       0.008 |      0.048 |       NA    | Unspecified | NA         |
| Vccaux      |       1.500 |     1.292 |       0.000 |      1.292 |       NA    | Unspecified | NA         |
| VCC_PMC     |       0.880 |     0.339 |       0.293 |      0.046 |       NA    | Unspecified | NA         |
| VCCO_503    |       3.300 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCO_500    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_501    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_502    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCAUX_PMC  |       1.500 |     0.091 |       0.090 |      0.002 |       NA    | Unspecified | NA         |
| VCCAUX_SMON |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSLP    |       0.880 |     0.375 |       0.245 |      0.131 |       NA    | Unspecified | NA         |
| VCC_PSFP    |       0.880 |     1.302 |       1.122 |      0.180 |       NA    | Unspecified | NA         |
| Vcco33      |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25      |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15      |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135     |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco11      |       1.100 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10      |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_FUSE    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_BATT    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCCAUX |       1.500 |     0.016 |       0.013 |      0.002 |       NA    | Unspecified | NA         |
| GTY_AVCC    |       0.920 |     1.145 |       1.110 |      0.036 |       NA    | Unspecified | NA         |
| GTY_AVTT    |       1.200 |     1.518 |       1.499 |      0.019 |       NA    | Unspecified | NA         |
| VCCCPM5     |       0.880 |     1.523 |       1.051 |      0.472 |       NA    | Unspecified | NA         |
| Vccint_gt   |       0.800 |     0.342 |       0.000 |      0.342 |       NA    | Unspecified | NA         |
| MGTMAVcc    |       0.920 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTMAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTMVccaux  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+------------------+------+
| Ambient Temp (C) | 25.0 |
| ThetaJA (C/W)    | 4.4  |
+------------------+------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+
| Clock                                                            | Domain                                                                    | Constraint (ns) |
+------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+
| GT_REFCLK1                                                       | gt_refclk1_0_clk_p                                                        |            10.0 |
| ch0_rxoutclk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/ch0_rxoutclk |             1.0 |
| ch0_rxoutclk_1                                                   | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/ch0_rxoutclk |             1.0 |
| ch0_txoutclk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[10]                   |             1.0 |
| ch0_txoutclk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/ch0_txoutclk |             1.0 |
| ch0_txoutclk_1                                                   | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/ch0_txoutclk |             1.0 |
| ch1_rxoutclk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/ch1_rxoutclk |             1.0 |
| ch1_rxoutclk_1                                                   | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/ch1_rxoutclk |             1.0 |
| ch1_txoutclk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/ch1_txoutclk |             1.0 |
| ch1_txoutclk_1                                                   | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/ch1_txoutclk |             1.0 |
| ch2_rxoutclk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/ch2_rxoutclk |             1.0 |
| ch2_rxoutclk_1                                                   | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/ch2_rxoutclk |             1.0 |
| ch2_txoutclk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/ch2_txoutclk |             1.0 |
| ch2_txoutclk_1                                                   | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/ch2_txoutclk |             1.0 |
| ch3_rxoutclk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/ch3_rxoutclk |             1.0 |
| ch3_rxoutclk_1                                                   | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/ch3_rxoutclk |             1.0 |
| ch3_txoutclk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/ch3_txoutclk |             1.0 |
| ch3_txoutclk_1                                                   | exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/ch3_txoutclk |             1.0 |
| dpll1_dco_clk                                                    | exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_dco_dclk_bufgps           |             3.2 |
| dpll_ref_clk                                                     | exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[4]                    |             6.4 |
| exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 | exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]                   |             4.0 |
+------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| cpm_pcie_exerciser_wrapper    |     7.543 |
|   axi_dbg_hub                 |     0.017 |
|     inst                      |     0.017 |
|       sv_top_inst             |     0.017 |
|   axi_noc                     |     0.659 |
|     inst                      |     0.659 |
|   exerciser_i                 |     6.533 |
|     versal_cips_0             |     6.533 |
|       inst                    |     6.533 |
|   pcie_app_versal_i           |     0.334 |
|     EXERCISER_AXIST_1024      |     0.334 |
|       EXERCISER_AXIST_EP_1024 |     0.334 |
+-------------------------------+-----------+


