{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T05:32:17Z","timestamp":1550122337160},"publisher-location":"New York, New York, USA","reference-count":0,"publisher":"ACM Press","isbn-type":[{"value":"1581133510","type":"print"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1145\/368122.368798","type":"proceedings-article","created":{"date-parts":[[2004,2,4]],"date-time":"2004-02-04T20:48:02Z","timestamp":1075927682000},"source":"Crossref","is-referenced-by-count":1,"title":["Faster and more accurate wiring evaluation in interconnect-centric floorplanning"],"prefix":"10.1145","author":[{"given":"Hung-Ming","family":"Chen","sequence":"first","affiliation":[]},{"given":"D. F.","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Wai-Kei","family":"Mak","sequence":"additional","affiliation":[]},{"given":"Hannah H.","family":"Yang","sequence":"additional","affiliation":[]}],"member":"320","event":{"name":"the 11th Great Lakes Symposium","location":"West Lafayette, Indiana, United States","sponsor":["SIGDA, ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI '01","number":"11","start":{"date-parts":[[2001]]}},"container-title":["Proceedings of the 11th Great Lakes Symposium on VLSI  - GLSVLSI '01"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=368798&amp;ftid=44382&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,16]],"date-time":"2016-12-16T03:13:27Z","timestamp":1481858007000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["1581133510"],"references-count":0,"URL":"http:\/\/dx.doi.org\/10.1145\/368122.368798","relation":{}}}