{
    "code": "module simple_flip_flop (\n    input logic clk,\n    input logic in,\n    output logic q\n);\n\n    always @(posedge clk) begin\n        q <= in;\n    end\n\n    initial begin\n        q = 1'b0;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}