// Seed: 412026441
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = -1'b0;
  wire id_9;
  assign id_6 = id_9;
  id_10(
      id_7
  );
  assign id_4 = id_6;
  wire id_11;
  wire id_12;
  assign id_1 = !-1;
  assign id_8 = id_5;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5
  );
endmodule
