// Seed: 1320425790
module module_0 ();
  wire id_2;
  wire id_3 = id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  always @(posedge "" or posedge 1) id_1 = 1;
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
endmodule
