#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 16 15:37:05 2020
# Process ID: 509878
# Current directory: /home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.859 ; gain = 144.070 ; free physical = 4117 ; free virtual = 15791
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 510041 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.859 ; gain = 0.000 ; free physical = 4064 ; free virtual = 15726
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (1#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 73 connections, but only 38 given [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:116]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (2#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_axi_gpio_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:176]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (3#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_lepton_vospi_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_lepton_vospi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lepton_vospi_0_0' (4#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_lepton_vospi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lepton_vospi_0' of module 'design_1_lepton_vospi_0_0' requires 20 connections, but only 19 given [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:193]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:348]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:881]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (5#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:881]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (6#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:1013]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:1138]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (7#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (8#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:1138]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (9#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_wstrb' does not match port width (8) of module 'design_1_xbar_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:858]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:840]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (10#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:348]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (11#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' requires 10 connections, but only 6 given [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:292]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (12#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (13#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (13#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (14#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_1' [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_1' (15#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/.Xil/Vivado-509878-alex-pc/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_1' requires 44 connections, but only 42 given [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:303]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lepton_vospi_0'. This will prevent further optimization [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:176]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_0'. This will prevent further optimization [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:155]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlconstant_0'. This will prevent further optimization [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:299]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (16#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (17#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.859 ; gain = 0.000 ; free physical = 3932 ; free virtual = 15597
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.859 ; gain = 0.000 ; free physical = 3916 ; free virtual = 15581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.859 ; gain = 0.000 ; free physical = 3916 ; free virtual = 15581
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_lepton_vospi_0_0/design_1_lepton_vospi_0_0/design_1_lepton_vospi_0_0_in_context.xdc] for cell 'design_1_i/lepton_vospi_0'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_lepton_vospi_0_0/design_1_lepton_vospi_0_0/design_1_lepton_vospi_0_0_in_context.xdc] for cell 'design_1_i/lepton_vospi_0'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_CLK_P_IN'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'DRU_CLK_IN_clk_p'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'RX_HPD_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'RX_HPD_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'RX_DDC_OUT_scl_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'RX_DDC_OUT_scl_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'RX_DDC_OUT_scl_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'RX_DDC_OUT_sda_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'RX_DDC_OUT_sda_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'RX_DDC_OUT_sda_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'RX_REFCLK_P_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'RX_REFCLK_P_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'RX_DET_IN'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'RX_DET_IN'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'TX_REFCLK_P_IN'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_CLK_P_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_CLK_P_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'TX_HPD_IN'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'TX_HPD_IN'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'TX_DDC_OUT_scl_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'TX_DDC_OUT_scl_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'TX_DDC_OUT_sda_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'TX_DDC_OUT_sda_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'fmch_iic_scl_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'fmch_iic_scl_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'fmch_iic_sda_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'fmch_iic_sda_io'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'IDT_8T49N241_RST_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'IDT_8T49N241_RST_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'IDT_8T49N241_LOL_IN'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'IDT_8T49N241_LOL_IN'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'TX_EN_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'TX_EN_OUT'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_LS_OE'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_LS_OE'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'rst'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'pmod0[4]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'pmod0[5]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'pmod0[6]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'pmod0[7]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'rst'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'pmod0[4]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'pmod0[5]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'pmod0[6]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'pmod0[7]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'pmod0[2]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'pmod0[3]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'pmod0[6]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'pmod0[7]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'pmod1[0]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'pmod1[1]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'pmod1[2]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'pmod1[3]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'pmod1[4]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'pmod1[5]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'pmod1[6]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'pmod1[7]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'pmod1[0]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'pmod1[1]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'pmod1[2]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'pmod1[3]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'pmod1[4]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'pmod1[5]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'pmod1[6]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'pmod1[7]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'pmod1[2]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'pmod1[3]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'pmod1[6]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'pmod1[7]'. [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc:102]
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.srcs/constrs_1/new/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.684 ; gain = 0.000 ; free physical = 3549 ; free virtual = 15103
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.684 ; gain = 0.000 ; free physical = 3550 ; free virtual = 15104
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.684 ; gain = 0.000 ; free physical = 3550 ; free virtual = 15104
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.684 ; gain = 0.000 ; free physical = 3550 ; free virtual = 15104
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2503.684 ; gain = 1004.824 ; free physical = 3153 ; free virtual = 14770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2503.684 ; gain = 1004.824 ; free physical = 3152 ; free virtual = 14768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/lepton_vospi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2503.684 ; gain = 1004.824 ; free physical = 3153 ; free virtual = 14770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2503.684 ; gain = 1004.824 ; free physical = 3314 ; free virtual = 14931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2503.684 ; gain = 1004.824 ; free physical = 3169 ; free virtual = 14788
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk1' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.301 ; gain = 1281.441 ; free physical = 2967 ; free virtual = 14563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.301 ; gain = 1281.441 ; free physical = 2978 ; free virtual = 14574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2791.316 ; gain = 1292.457 ; free physical = 2938 ; free virtual = 14534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2791.316 ; gain = 1292.457 ; free physical = 2933 ; free virtual = 14529
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2791.316 ; gain = 1292.457 ; free physical = 2933 ; free virtual = 14529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2791.316 ; gain = 1292.457 ; free physical = 2933 ; free virtual = 14529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2791.316 ; gain = 1292.457 ; free physical = 2933 ; free virtual = 14529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2791.316 ; gain = 1292.457 ; free physical = 2933 ; free virtual = 14529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2791.316 ; gain = 1292.457 ; free physical = 2933 ; free virtual = 14529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_pc_0           |         1|
|3     |design_1_axi_dma_0_0         |         1|
|4     |design_1_axi_gpio_0_0        |         1|
|5     |design_1_ila_0_0             |         1|
|6     |design_1_lepton_vospi_0_0    |         1|
|7     |design_1_rst_ps8_0_100M_0    |         1|
|8     |design_1_zynq_ultra_ps_e_0_1 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_auto_pc_0           |     1|
|2     |design_1_axi_dma_0_0         |     1|
|3     |design_1_axi_gpio_0_0        |     1|
|4     |design_1_ila_0_0             |     1|
|5     |design_1_lepton_vospi_0_0    |     1|
|6     |design_1_rst_ps8_0_100M_0    |     1|
|7     |design_1_xbar_0              |     1|
|8     |design_1_zynq_ultra_ps_e_0_1 |     1|
|9     |IBUF                         |     1|
|10    |OBUF                         |     2|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1181|
|2     |  design_1_i         |design_1                    |  1178|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |   496|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   201|
|5     |    xlconstant_0     |design_1_xlconstant_0_0     |     0|
|6     |    xlconstant_1     |design_1_xlconstant_1_0     |     0|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2791.316 ; gain = 1292.457 ; free physical = 2933 ; free virtual = 14529
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 2791.316 ; gain = 287.633 ; free physical = 2971 ; free virtual = 14566
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2791.324 ; gain = 1292.457 ; free physical = 2971 ; free virtual = 14566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.316 ; gain = 0.000 ; free physical = 2927 ; free virtual = 14523
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2818.316 ; gain = 1319.457 ; free physical = 2975 ; free virtual = 14571
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.316 ; gain = 0.000 ; free physical = 2975 ; free virtual = 14571
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/lepton-core/rtl/xilinx/zc104.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 15:38:27 2020...
