// Seed: 3538277715
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output wand id_2,
    input supply0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    output uwire id_6,
    output tri1 module_0
);
  id_9 :
  assert property (@(posedge id_9) 1)
  else $display((id_3));
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    input  wire  id_6
);
  reg id_8 = 1'b0;
  reg id_9;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_5,
      id_5,
      id_5,
      id_5
  );
  initial begin : LABEL_0
    if (id_0 + (1)) begin : LABEL_0
      id_1 <= id_8;
    end else begin : LABEL_0
      id_9 <= 1;
    end
  end
  assign id_9 = id_4 ? id_9 : id_9;
endmodule
