Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 15 13:49:37 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: codec/serialclkmon/output_reg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fsmclkmon/output_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 49 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.519        0.000                      0                   71        0.038        0.000                      0                   71        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
sysclk                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       77.530        0.000                      0                   71        0.221        0.000                      0                   71       40.190        0.000                       0                    51  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         77.519        0.000                      0                   71        0.221        0.000                      0                   71       40.190        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       77.519        0.000                      0                   71        0.038        0.000                      0                   71  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         77.519        0.000                      0                   71        0.038        0.000                      0                   71  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.530ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 fall@122.070ns - clk_out1_clk_wiz_0_1 fall@40.690ns)
  Data Path Delay:        3.762ns  (logic 0.896ns (23.819%)  route 2.866ns (76.181%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.134    43.342    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124    43.466 r  codec/serialclkmon/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    43.466    codec/serialclkmon/count[3]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.173   120.912    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.084   120.996    codec/serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.996    
                         arrival time                         -43.466    
  -------------------------------------------------------------------
                         slack                                 77.530    

Slack (MET) :             77.534ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 fall@122.070ns - clk_out1_clk_wiz_0_1 fall@40.690ns)
  Data Path Delay:        3.760ns  (logic 0.896ns (23.832%)  route 2.864ns (76.168%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.132    43.340    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124    43.464 r  codec/serialclkmon/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    43.464    codec/serialclkmon/count[2]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.173   120.912    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.086   120.998    codec/serialclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.998    
                         arrival time                         -43.464    
  -------------------------------------------------------------------
                         slack                                 77.534    

Slack (MET) :             77.540ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/output_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 fall@122.070ns - clk_out1_clk_wiz_0_1 fall@40.690ns)
  Data Path Delay:        3.791ns  (logic 0.925ns (24.402%)  route 2.866ns (75.598%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.134    43.342    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.153    43.495 r  codec/serialclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    43.495    codec/serialclkmon/output_reg_i_1__0_n_0
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/output_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.173   120.912    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.123   121.035    codec/serialclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                        121.035    
                         arrival time                         -43.495    
  -------------------------------------------------------------------
                         slack                                 77.540    

Slack (MET) :             77.543ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 fall@122.070ns - clk_out1_clk_wiz_0_1 fall@40.690ns)
  Data Path Delay:        3.788ns  (logic 0.924ns (24.395%)  route 2.864ns (75.605%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.132    43.340    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.152    43.492 r  codec/serialclkmon/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    43.492    codec/serialclkmon/count[6]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.173   120.912    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.123   121.035    codec/serialclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                        121.035    
                         arrival time                         -43.492    
  -------------------------------------------------------------------
                         slack                                 77.543    

Slack (MET) :             77.643ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.173    80.206    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.777    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         79.777    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.643    

Slack (MET) :             77.643ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.173    80.206    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.777    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         79.777    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.643    

Slack (MET) :             77.643ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.173    80.206    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.777    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         79.777    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.643    

Slack (MET) :             77.643ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.173    80.206    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.777    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         79.777    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.643    

Slack (MET) :             77.680ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.927%)  route 2.367ns (77.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.561     2.095    fsmclkmon/output_reg
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.173    80.203    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    79.774    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         79.774    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 77.680    

Slack (MET) :             77.680ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.927%)  route 2.367ns (77.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.561     2.095    fsmclkmon/output_reg
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.173    80.203    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    79.774    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         79.774    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 77.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.450    bclkmon/count[1]
    SLICE_X67Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.405 r  bclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.405    bclkmon/output_reg_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  bclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X67Y120        FDRE                                         r  bclkmon/output_reg_reg/C
                         clock pessimism              0.258    -0.718    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.091    -0.627    bclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  lrclkmon/count_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.396    lrclkmon/count_reg_n_0_[1]
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.045    -0.351 r  lrclkmon/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    lrclkmon/count[5]
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.848    -0.966    lrclkmon/clk_out1
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/C
                         clock pessimism              0.258    -0.708    
    SLICE_X104Y121       FDRE (Hold_fdre_C_D)         0.121    -0.587    lrclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.254%)  route 0.169ns (44.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  lrclkmon/count_reg[5]/Q
                         net (fo=7, routed)           0.169    -0.388    lrclkmon/count_reg_n_0_[5]
    SLICE_X104Y122       LUT6 (Prop_lut6_I2_O)        0.045    -0.343 r  lrclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    lrclkmon/count[9]
    SLICE_X104Y122       FDRE                                         r  lrclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.847    -0.967    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/count_reg[9]/C
                         clock pessimism              0.259    -0.708    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.121    -0.587    lrclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 lrclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.207%)  route 0.163ns (43.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  lrclkmon/output_reg_reg/Q
                         net (fo=3, routed)           0.163    -0.394    lrclkmon/lrclk
    SLICE_X104Y122       LUT6 (Prop_lut6_I5_O)        0.045    -0.349 r  lrclkmon/output_reg_i_1__2/O
                         net (fo=1, routed)           0.000    -0.349    lrclkmon/output_reg_i_1__2_n_0
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.847    -0.967    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/C
                         clock pessimism              0.246    -0.721    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.121    -0.600    lrclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.392    bclkmon/count[3]
    SLICE_X66Y120        LUT5 (Prop_lut5_I3_O)        0.048    -0.344 r  bclkmon/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    bclkmon/count0[4]
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[4]/C
                         clock pessimism              0.245    -0.731    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.131    -0.600    bclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  lrclkmon/count_reg[2]/Q
                         net (fo=8, routed)           0.179    -0.400    lrclkmon/count_reg_n_0_[2]
    SLICE_X105Y121       LUT4 (Prop_lut4_I3_O)        0.042    -0.358 r  lrclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    lrclkmon/count[3]
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.848    -0.966    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[3]/C
                         clock pessimism              0.245    -0.721    
    SLICE_X105Y121       FDRE (Hold_fdre_C_D)         0.107    -0.614    lrclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.392    bclkmon/count[3]
    SLICE_X66Y120        LUT4 (Prop_lut4_I3_O)        0.045    -0.347 r  bclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    bclkmon/count0[3]
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
                         clock pessimism              0.245    -0.731    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.121    -0.610    bclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.648    -0.652    fsmclkmon/clk_out1
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  fsmclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.390    fsmclkmon/count_reg_n_0_[8]
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.282 r  fsmclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.282    fsmclkmon/count0_carry__0_n_4
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.920    -0.894    fsmclkmon/clk_out1
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.242    -0.652    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.105    -0.547    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.650    -0.650    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.388    fsmclkmon/count_reg_n_0_[16]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.280 r  fsmclkmon/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.280    fsmclkmon/count0_carry__2_n_4
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.922    -0.892    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.105    -0.545    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.653    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  fsmclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.391    fsmclkmon/count_reg_n_0_[4]
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.283 r  fsmclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.283    fsmclkmon/count0_carry_n_4
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.919    -0.895    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.105    -0.548    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clkmon0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X67Y120    bclkmon/output_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X4Y128     codec/serialclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X2Y128     codec/serialclkmon/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y133     fsmclkmon/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y133     fsmclkmon/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y133     fsmclkmon/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y133     fsmclkmon/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y134     fsmclkmon/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y134     fsmclkmon/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y128     codec/serialclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/output_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X66Y120    bclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X66Y120    bclkmon/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X66Y120    bclkmon/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.519ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 fall@122.070ns - clk_out1_clk_wiz_0 fall@40.690ns)
  Data Path Delay:        3.762ns  (logic 0.896ns (23.819%)  route 2.866ns (76.181%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.134    43.342    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124    43.466 r  codec/serialclkmon/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    43.466    codec/serialclkmon/count[3]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.084   120.985    codec/serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.985    
                         arrival time                         -43.466    
  -------------------------------------------------------------------
                         slack                                 77.519    

Slack (MET) :             77.523ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 fall@122.070ns - clk_out1_clk_wiz_0 fall@40.690ns)
  Data Path Delay:        3.760ns  (logic 0.896ns (23.832%)  route 2.864ns (76.168%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.132    43.340    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124    43.464 r  codec/serialclkmon/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    43.464    codec/serialclkmon/count[2]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.086   120.987    codec/serialclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.987    
                         arrival time                         -43.464    
  -------------------------------------------------------------------
                         slack                                 77.523    

Slack (MET) :             77.529ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/output_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 fall@122.070ns - clk_out1_clk_wiz_0 fall@40.690ns)
  Data Path Delay:        3.791ns  (logic 0.925ns (24.402%)  route 2.866ns (75.598%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.134    43.342    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.153    43.495 r  codec/serialclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    43.495    codec/serialclkmon/output_reg_i_1__0_n_0
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/output_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.123   121.024    codec/serialclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                        121.024    
                         arrival time                         -43.495    
  -------------------------------------------------------------------
                         slack                                 77.529    

Slack (MET) :             77.532ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 fall@122.070ns - clk_out1_clk_wiz_0 fall@40.690ns)
  Data Path Delay:        3.788ns  (logic 0.924ns (24.395%)  route 2.864ns (75.605%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.132    43.340    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.152    43.492 r  codec/serialclkmon/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    43.492    codec/serialclkmon/count[6]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.123   121.024    codec/serialclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                        121.024    
                         arrival time                         -43.492    
  -------------------------------------------------------------------
                         slack                                 77.532    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.669ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.927%)  route 2.367ns (77.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.561     2.095    fsmclkmon/output_reg
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 77.669    

Slack (MET) :             77.669ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.927%)  route 2.367ns (77.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.561     2.095    fsmclkmon/output_reg
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 77.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.450    bclkmon/count[1]
    SLICE_X67Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.405 r  bclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.405    bclkmon/output_reg_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  bclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X67Y120        FDRE                                         r  bclkmon/output_reg_reg/C
                         clock pessimism              0.258    -0.718    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.091    -0.627    bclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  lrclkmon/count_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.396    lrclkmon/count_reg_n_0_[1]
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.045    -0.351 r  lrclkmon/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    lrclkmon/count[5]
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.848    -0.966    lrclkmon/clk_out1
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/C
                         clock pessimism              0.258    -0.708    
    SLICE_X104Y121       FDRE (Hold_fdre_C_D)         0.121    -0.587    lrclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.254%)  route 0.169ns (44.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  lrclkmon/count_reg[5]/Q
                         net (fo=7, routed)           0.169    -0.388    lrclkmon/count_reg_n_0_[5]
    SLICE_X104Y122       LUT6 (Prop_lut6_I2_O)        0.045    -0.343 r  lrclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    lrclkmon/count[9]
    SLICE_X104Y122       FDRE                                         r  lrclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.847    -0.967    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/count_reg[9]/C
                         clock pessimism              0.259    -0.708    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.121    -0.587    lrclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 lrclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.207%)  route 0.163ns (43.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  lrclkmon/output_reg_reg/Q
                         net (fo=3, routed)           0.163    -0.394    lrclkmon/lrclk
    SLICE_X104Y122       LUT6 (Prop_lut6_I5_O)        0.045    -0.349 r  lrclkmon/output_reg_i_1__2/O
                         net (fo=1, routed)           0.000    -0.349    lrclkmon/output_reg_i_1__2_n_0
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.847    -0.967    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/C
                         clock pessimism              0.246    -0.721    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.121    -0.600    lrclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.392    bclkmon/count[3]
    SLICE_X66Y120        LUT5 (Prop_lut5_I3_O)        0.048    -0.344 r  bclkmon/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    bclkmon/count0[4]
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[4]/C
                         clock pessimism              0.245    -0.731    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.131    -0.600    bclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  lrclkmon/count_reg[2]/Q
                         net (fo=8, routed)           0.179    -0.400    lrclkmon/count_reg_n_0_[2]
    SLICE_X105Y121       LUT4 (Prop_lut4_I3_O)        0.042    -0.358 r  lrclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    lrclkmon/count[3]
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.848    -0.966    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[3]/C
                         clock pessimism              0.245    -0.721    
    SLICE_X105Y121       FDRE (Hold_fdre_C_D)         0.107    -0.614    lrclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.392    bclkmon/count[3]
    SLICE_X66Y120        LUT4 (Prop_lut4_I3_O)        0.045    -0.347 r  bclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    bclkmon/count0[3]
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
                         clock pessimism              0.245    -0.731    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.121    -0.610    bclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.648    -0.652    fsmclkmon/clk_out1
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  fsmclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.390    fsmclkmon/count_reg_n_0_[8]
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.282 r  fsmclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.282    fsmclkmon/count0_carry__0_n_4
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.920    -0.894    fsmclkmon/clk_out1
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.242    -0.652    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.105    -0.547    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.650    -0.650    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.388    fsmclkmon/count_reg_n_0_[16]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.280 r  fsmclkmon/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.280    fsmclkmon/count0_carry__2_n_4
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.922    -0.892    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.105    -0.545    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.653    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  fsmclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.391    fsmclkmon/count_reg_n_0_[4]
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.283 r  fsmclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.283    fsmclkmon/count0_carry_n_4
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.919    -0.895    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.105    -0.548    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clkmon0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X66Y120    bclkmon/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X67Y120    bclkmon/output_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X4Y128     codec/serialclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X2Y128     codec/serialclkmon/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y133     fsmclkmon/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y133     fsmclkmon/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y133     fsmclkmon/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y133     fsmclkmon/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y134     fsmclkmon/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y134     fsmclkmon/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y128     codec/serialclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y126     codec/serialclkmon/output_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X66Y120    bclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X66Y120    bclkmon/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X66Y120    bclkmon/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.519ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 fall@122.070ns - clk_out1_clk_wiz_0 fall@40.690ns)
  Data Path Delay:        3.762ns  (logic 0.896ns (23.819%)  route 2.866ns (76.181%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.134    43.342    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124    43.466 r  codec/serialclkmon/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    43.466    codec/serialclkmon/count[3]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.084   120.985    codec/serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.985    
                         arrival time                         -43.466    
  -------------------------------------------------------------------
                         slack                                 77.519    

Slack (MET) :             77.523ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 fall@122.070ns - clk_out1_clk_wiz_0 fall@40.690ns)
  Data Path Delay:        3.760ns  (logic 0.896ns (23.832%)  route 2.864ns (76.168%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.132    43.340    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124    43.464 r  codec/serialclkmon/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    43.464    codec/serialclkmon/count[2]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.086   120.987    codec/serialclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.987    
                         arrival time                         -43.464    
  -------------------------------------------------------------------
                         slack                                 77.523    

Slack (MET) :             77.529ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/output_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 fall@122.070ns - clk_out1_clk_wiz_0 fall@40.690ns)
  Data Path Delay:        3.791ns  (logic 0.925ns (24.402%)  route 2.866ns (75.598%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.134    43.342    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.153    43.495 r  codec/serialclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    43.495    codec/serialclkmon/output_reg_i_1__0_n_0
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/output_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.123   121.024    codec/serialclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                        121.024    
                         arrival time                         -43.495    
  -------------------------------------------------------------------
                         slack                                 77.529    

Slack (MET) :             77.532ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 fall@122.070ns - clk_out1_clk_wiz_0 fall@40.690ns)
  Data Path Delay:        3.788ns  (logic 0.924ns (24.395%)  route 2.864ns (75.605%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.132    43.340    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.152    43.492 r  codec/serialclkmon/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    43.492    codec/serialclkmon/count[6]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.123   121.024    codec/serialclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                        121.024    
                         arrival time                         -43.492    
  -------------------------------------------------------------------
                         slack                                 77.532    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.669ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.927%)  route 2.367ns (77.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.561     2.095    fsmclkmon/output_reg
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 77.669    

Slack (MET) :             77.669ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.927%)  route 2.367ns (77.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.561     2.095    fsmclkmon/output_reg
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 77.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.450    bclkmon/count[1]
    SLICE_X67Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.405 r  bclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.405    bclkmon/output_reg_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  bclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X67Y120        FDRE                                         r  bclkmon/output_reg_reg/C
                         clock pessimism              0.258    -0.718    
                         clock uncertainty            0.184    -0.534    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.091    -0.443    bclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  lrclkmon/count_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.396    lrclkmon/count_reg_n_0_[1]
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.045    -0.351 r  lrclkmon/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    lrclkmon/count[5]
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.848    -0.966    lrclkmon/clk_out1
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/C
                         clock pessimism              0.258    -0.708    
                         clock uncertainty            0.184    -0.524    
    SLICE_X104Y121       FDRE (Hold_fdre_C_D)         0.121    -0.403    lrclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.254%)  route 0.169ns (44.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  lrclkmon/count_reg[5]/Q
                         net (fo=7, routed)           0.169    -0.388    lrclkmon/count_reg_n_0_[5]
    SLICE_X104Y122       LUT6 (Prop_lut6_I2_O)        0.045    -0.343 r  lrclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    lrclkmon/count[9]
    SLICE_X104Y122       FDRE                                         r  lrclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.847    -0.967    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/count_reg[9]/C
                         clock pessimism              0.259    -0.708    
                         clock uncertainty            0.184    -0.524    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.121    -0.403    lrclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lrclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.207%)  route 0.163ns (43.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  lrclkmon/output_reg_reg/Q
                         net (fo=3, routed)           0.163    -0.394    lrclkmon/lrclk
    SLICE_X104Y122       LUT6 (Prop_lut6_I5_O)        0.045    -0.349 r  lrclkmon/output_reg_i_1__2/O
                         net (fo=1, routed)           0.000    -0.349    lrclkmon/output_reg_i_1__2_n_0
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.847    -0.967    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/C
                         clock pessimism              0.246    -0.721    
                         clock uncertainty            0.184    -0.537    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.121    -0.416    lrclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.392    bclkmon/count[3]
    SLICE_X66Y120        LUT5 (Prop_lut5_I3_O)        0.048    -0.344 r  bclkmon/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    bclkmon/count0[4]
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[4]/C
                         clock pessimism              0.245    -0.731    
                         clock uncertainty            0.184    -0.547    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.131    -0.416    bclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  lrclkmon/count_reg[2]/Q
                         net (fo=8, routed)           0.179    -0.400    lrclkmon/count_reg_n_0_[2]
    SLICE_X105Y121       LUT4 (Prop_lut4_I3_O)        0.042    -0.358 r  lrclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    lrclkmon/count[3]
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.848    -0.966    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[3]/C
                         clock pessimism              0.245    -0.721    
                         clock uncertainty            0.184    -0.537    
    SLICE_X105Y121       FDRE (Hold_fdre_C_D)         0.107    -0.430    lrclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.392    bclkmon/count[3]
    SLICE_X66Y120        LUT4 (Prop_lut4_I3_O)        0.045    -0.347 r  bclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    bclkmon/count0[3]
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
                         clock pessimism              0.245    -0.731    
                         clock uncertainty            0.184    -0.547    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.121    -0.426    bclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.648    -0.652    fsmclkmon/clk_out1
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  fsmclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.390    fsmclkmon/count_reg_n_0_[8]
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.282 r  fsmclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.282    fsmclkmon/count0_carry__0_n_4
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.920    -0.894    fsmclkmon/clk_out1
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.242    -0.652    
                         clock uncertainty            0.184    -0.468    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.105    -0.363    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.650    -0.650    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.388    fsmclkmon/count_reg_n_0_[16]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.280 r  fsmclkmon/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.280    fsmclkmon/count0_carry__2_n_4
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.922    -0.892    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.184    -0.466    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.105    -0.361    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.653    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  fsmclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.391    fsmclkmon/count_reg_n_0_[4]
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.283 r  fsmclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.283    fsmclkmon/count0_carry_n_4
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.919    -0.895    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.184    -0.469    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.105    -0.364    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.519ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 fall@122.070ns - clk_out1_clk_wiz_0_1 fall@40.690ns)
  Data Path Delay:        3.762ns  (logic 0.896ns (23.819%)  route 2.866ns (76.181%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.134    43.342    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124    43.466 r  codec/serialclkmon/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    43.466    codec/serialclkmon/count[3]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.084   120.985    codec/serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.985    
                         arrival time                         -43.466    
  -------------------------------------------------------------------
                         slack                                 77.519    

Slack (MET) :             77.523ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 fall@122.070ns - clk_out1_clk_wiz_0_1 fall@40.690ns)
  Data Path Delay:        3.760ns  (logic 0.896ns (23.832%)  route 2.864ns (76.168%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.132    43.340    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124    43.464 r  codec/serialclkmon/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    43.464    codec/serialclkmon/count[2]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.086   120.987    codec/serialclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.987    
                         arrival time                         -43.464    
  -------------------------------------------------------------------
                         slack                                 77.523    

Slack (MET) :             77.529ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/output_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 fall@122.070ns - clk_out1_clk_wiz_0_1 fall@40.690ns)
  Data Path Delay:        3.791ns  (logic 0.925ns (24.402%)  route 2.866ns (75.598%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.134    43.342    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.153    43.495 r  codec/serialclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    43.495    codec/serialclkmon/output_reg_i_1__0_n_0
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/output_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.123   121.024    codec/serialclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                        121.024    
                         arrival time                         -43.495    
  -------------------------------------------------------------------
                         slack                                 77.529    

Slack (MET) :             77.532ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 fall@122.070ns - clk_out1_clk_wiz_0_1 fall@40.690ns)
  Data Path Delay:        3.788ns  (logic 0.924ns (24.395%)  route 2.864ns (75.605%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 120.495 - 122.070 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 39.704 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.690    40.690 f  
    R4                                                0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    42.165 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.398    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    35.967 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    37.775    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.871 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.833    39.704    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.524    40.228 r  codec/serialclkmon/count_reg[2]/Q
                         net (fo=2, routed)           0.750    40.979    codec/serialclkmon/count_reg_n_0_[2]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124    41.103 r  codec/serialclkmon/count[0]_i_3/O
                         net (fo=2, routed)           0.981    42.084    codec/serialclkmon/count[0]_i_3_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124    42.208 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          1.132    43.340    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.152    43.492 r  codec/serialclkmon/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    43.492    codec/serialclkmon/count[6]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    R4                                                0.000   122.070 f  sysclk (IN)
                         net (fo=0)                   0.000   122.070    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   123.475 f  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   124.637    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   116.963 f  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   118.686    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.777 f  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.717   120.495    codec/serialclkmon/bbstub_clk_out1[0]
    SLICE_X2Y126         FDRE                                         r  codec/serialclkmon/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.590   121.085    
                         clock uncertainty           -0.184   120.901    
    SLICE_X2Y126         FDRE (Setup_fdre_C_D)        0.123   121.024    codec/serialclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                        121.024    
                         arrival time                         -43.492    
  -------------------------------------------------------------------
                         slack                                 77.532    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.632ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.638%)  route 2.406ns (77.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 79.812 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.600     2.134    fsmclkmon/output_reg
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.724    79.812    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism              0.568    80.379    
                         clock uncertainty           -0.184    80.196    
    SLICE_X3Y132         FDRE (Setup_fdre_C_R)       -0.429    79.767    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         79.767    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 77.632    

Slack (MET) :             77.669ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.927%)  route 2.367ns (77.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.561     2.095    fsmclkmon/output_reg
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 77.669    

Slack (MET) :             77.669ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.927%)  route 2.367ns (77.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.974     0.455    fsmclkmon/count_reg_n_0_[16]
    SLICE_X2Y130         LUT5 (Prop_lut5_I2_O)        0.124     0.579 f  fsmclkmon/count[17]_i_4/O
                         net (fo=3, routed)           0.831     1.410    fsmclkmon/count[17]_i_4_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  fsmclkmon/count[17]_i_1/O
                         net (fo=17, routed)          0.561     2.095    fsmclkmon/output_reg
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 77.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.450    bclkmon/count[1]
    SLICE_X67Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.405 r  bclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.405    bclkmon/output_reg_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  bclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X67Y120        FDRE                                         r  bclkmon/output_reg_reg/C
                         clock pessimism              0.258    -0.718    
                         clock uncertainty            0.184    -0.534    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.091    -0.443    bclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  lrclkmon/count_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.396    lrclkmon/count_reg_n_0_[1]
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.045    -0.351 r  lrclkmon/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    lrclkmon/count[5]
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.848    -0.966    lrclkmon/clk_out1
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/C
                         clock pessimism              0.258    -0.708    
                         clock uncertainty            0.184    -0.524    
    SLICE_X104Y121       FDRE (Hold_fdre_C_D)         0.121    -0.403    lrclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.254%)  route 0.169ns (44.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X104Y121       FDRE                                         r  lrclkmon/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  lrclkmon/count_reg[5]/Q
                         net (fo=7, routed)           0.169    -0.388    lrclkmon/count_reg_n_0_[5]
    SLICE_X104Y122       LUT6 (Prop_lut6_I2_O)        0.045    -0.343 r  lrclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    lrclkmon/count[9]
    SLICE_X104Y122       FDRE                                         r  lrclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.847    -0.967    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/count_reg[9]/C
                         clock pessimism              0.259    -0.708    
                         clock uncertainty            0.184    -0.524    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.121    -0.403    lrclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lrclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.207%)  route 0.163ns (43.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_fdre_C_Q)         0.164    -0.557 r  lrclkmon/output_reg_reg/Q
                         net (fo=3, routed)           0.163    -0.394    lrclkmon/lrclk
    SLICE_X104Y122       LUT6 (Prop_lut6_I5_O)        0.045    -0.349 r  lrclkmon/output_reg_i_1__2/O
                         net (fo=1, routed)           0.000    -0.349    lrclkmon/output_reg_i_1__2_n_0
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.847    -0.967    lrclkmon/clk_out1
    SLICE_X104Y122       FDRE                                         r  lrclkmon/output_reg_reg/C
                         clock pessimism              0.246    -0.721    
                         clock uncertainty            0.184    -0.537    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.121    -0.416    lrclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.392    bclkmon/count[3]
    SLICE_X66Y120        LUT5 (Prop_lut5_I3_O)        0.048    -0.344 r  bclkmon/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    bclkmon/count0[4]
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[4]/C
                         clock pessimism              0.245    -0.731    
                         clock uncertainty            0.184    -0.547    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.131    -0.416    bclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.579    -0.721    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.580 r  lrclkmon/count_reg[2]/Q
                         net (fo=8, routed)           0.179    -0.400    lrclkmon/count_reg_n_0_[2]
    SLICE_X105Y121       LUT4 (Prop_lut4_I3_O)        0.042    -0.358 r  lrclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    lrclkmon/count[3]
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.848    -0.966    lrclkmon/clk_out1
    SLICE_X105Y121       FDRE                                         r  lrclkmon/count_reg[3]/C
                         clock pessimism              0.245    -0.721    
                         clock uncertainty            0.184    -0.537    
    SLICE_X105Y121       FDRE (Hold_fdre_C_D)         0.107    -0.430    lrclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.569    -0.731    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.567 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.392    bclkmon/count[3]
    SLICE_X66Y120        LUT4 (Prop_lut4_I3_O)        0.045    -0.347 r  bclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    bclkmon/count0[3]
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.838    -0.976    bclkmon/clk_out1
    SLICE_X66Y120        FDRE                                         r  bclkmon/count_reg[3]/C
                         clock pessimism              0.245    -0.731    
                         clock uncertainty            0.184    -0.547    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.121    -0.426    bclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.648    -0.652    fsmclkmon/clk_out1
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  fsmclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.390    fsmclkmon/count_reg_n_0_[8]
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.282 r  fsmclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.282    fsmclkmon/count0_carry__0_n_4
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.920    -0.894    fsmclkmon/clk_out1
    SLICE_X3Y131         FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.242    -0.652    
                         clock uncertainty            0.184    -0.468    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.105    -0.363    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.650    -0.650    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.388    fsmclkmon/count_reg_n_0_[16]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.280 r  fsmclkmon/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.280    fsmclkmon/count0_carry__2_n_4
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.922    -0.892    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.184    -0.466    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.105    -0.361    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.647    -0.653    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  fsmclkmon/count_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.391    fsmclkmon/count_reg_n_0_[4]
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.283 r  fsmclkmon/count0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.283    fsmclkmon/count0_carry_n_4
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.919    -0.895    fsmclkmon/clk_out1
    SLICE_X3Y130         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.184    -0.469    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.105    -0.364    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.080    





