<?xml version="1.0"?>
<block name="reg_reg_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:59d8fa99671e400c4a265b843f1ae3f16573dbba73419386377a5828ae723f8f" atom_netlist_id="SHA256:444e736725bea43168d479729262cb988a122118562fa8686346a31b574081b2">
	<inputs>clock0 in1</inputs>
	<outputs>out:out</outputs>
	<clocks>clock0</clocks>
	<block name="out" instance="clb[0]" mode="default">
		<inputs>
			<port name="I0">open open open open open open in1 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">$true</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="$true" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$true" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$true" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$true" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$true" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$true" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">$true</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="out" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[0]-&gt;crossbar1 open open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="out" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="in_reg1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="in_reg1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="in_reg1" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="in_reg1" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">in_reg1</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="out" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="out" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="out" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="out" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">out</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:out" instance="io[1]" mode="io_output">
		<inputs>
			<port name="f2a_i">out</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:out" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:out" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="clock0" instance="io[2]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="clock0" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="clock0" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clock0</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="in1" instance="io[3]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="in1" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="in1" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">in1</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
