#include "architecture/cortex_m4/internal.h"

static uint32_t decode_branch_offset(uint16_t first, uint16_t second) {
    const uint32_t sign = (first >> 10) & 1u;
    const uint32_t j1 = (second >> 13) & 1u;
    const uint32_t j2 = (second >> 11) & 1u;
    const uint32_t i1 = ~(j1 ^ sign) & 1u;
    const uint32_t i2 = ~(j2 ^ sign) & 1u;
    const uint32_t encoded = (sign << 24) | (i1 << 23) | (i2 << 22) | ((first & 0x03ffu) << 12) |
                             ((second & 0x07ffu) << 1);
    return (uint32_t)cortex_m4_internal_sign_extend(encoded, 25);
}

static uint32_t read_special_register(const CortexM4* cpu, uint8_t selector) {
    const uint32_t xpsr = cortex_m4_xpsr_value(cpu);
    switch (selector) {
    case 0:
        return xpsr & 0xf80f0000u;
    case 1:
        return xpsr & 0xf80f01ffu;
    case 2:
        return xpsr & 0x0700fc00u;
    case 3:
        return xpsr;
    case 5:
        return cpu->xpsr & 0x1ffu;
    case 6:
        return xpsr & 0x0700fc00u;
    case 7:
        return xpsr & 0x0700fdffu;
    case 8:
        return cpu->msp;
    case 9:
        return cpu->psp;
    case 16:
        return cpu->primask;
    case 17:
    case 18:
        return cpu->basepri;
    case 19:
        return cpu->faultmask;
    case 20:
        return cpu->control;
    default:
        return 0;
    }
}

static void write_special_register(CortexM4* cpu, uint8_t selector, uint32_t value) {
    const bool privileged =
        (cpu->xpsr & 0x1ffu) != 0 || (cpu->control & CORTEX_M4_CONTROL_NPRIV) == 0;
    if (selector <= 3) {
        cpu->xpsr = (cpu->xpsr & ~0xf80f0000u) | (value & 0xf80f0000u) | CORTEX_M4_XPSR_T;
    } else if (selector == 8 && privileged) {
        cpu->msp = value & ~3u;
    } else if (selector == 9 && privileged) {
        cpu->psp = value & ~3u;
    } else if (selector == 16 && privileged) {
        cpu->primask = value & 1u;
    } else if (selector == 17 && privileged) {
        cpu->basepri = value & 0xf0u;
    } else if (selector == 18 && privileged) {
        const uint32_t priority = value & 0xf0u;
        if (priority != 0 && (cpu->basepri == 0 || priority < cpu->basepri)) {
            cpu->basepri = priority;
        }
    } else if (selector == 19 && privileged) {
        cpu->faultmask = value & 1u;
    } else if (selector == 20 && privileged) {
        cpu->control = value & 7u;
    }
}

static uint32_t rotate_right(uint32_t value, uint8_t amount) {
    amount &= 31u;
    return amount == 0 ? value : (value >> amount) | (value << (32u - amount));
}

static uint8_t count_leading_zeros(uint32_t value) {
    uint8_t count = 0;
    while (count < 32 && (value & 0x80000000u) == 0) {
        value <<= 1;
        count++;
    }
    return count;
}

static uint32_t reverse_bits(uint32_t value) {
    value = ((value & 0x55555555u) << 1) | ((value >> 1) & 0x55555555u);
    value = ((value & 0x33333333u) << 2) | ((value >> 2) & 0x33333333u);
    value = ((value & 0x0f0f0f0fu) << 4) | ((value >> 4) & 0x0f0f0f0fu);
    value = ((value & 0x00ff00ffu) << 8) | ((value >> 8) & 0x00ff00ffu);
    return (value << 16) | (value >> 16);
}

static uint32_t expand_immediate(uint16_t first, uint16_t second, bool carry_in, bool* carry_out) {
    const uint16_t immediate = (uint16_t)(((first >> 10) & 1u) << 11) |
                               (uint16_t)(((second >> 12) & 7u) << 8) | (second & 0xffu);
    uint32_t value = immediate & 0xffu;
    bool carry = carry_in;
    if ((immediate & 0xc00u) == 0) {
        switch ((immediate >> 8) & 3u) {
        case 0:
            break;
        case 1:
            value |= value << 16;
            break;
        case 2:
            value = (value << 24) | (value << 8);
            break;
        default:
            value *= 0x01010101u;
            break;
        }
    } else {
        const uint8_t rotation = (uint8_t)((immediate >> 7) & 31u);
        value = rotate_right(0x80u | (immediate & 0x7fu), rotation);
        carry = (value & 0x80000000u) != 0;
    }
    if (carry_out != NULL) {
        *carry_out = carry;
    }
    return value;
}

static bool execute_data_operation(CortexM4* cpu, uint8_t operation, uint8_t destination,
                                   uint32_t left, uint32_t right, bool set_flags,
                                   bool logical_carry) {
    uint32_t result = 0;
    bool carry = false;
    bool overflow = false;
    bool arithmetic = false;
    switch (operation) {
    case 0:
        result = left & right;
        break;
    case 1:
        result = left & ~right;
        break;
    case 2:
        result = left | right;
        break;
    case 3:
        result = left | ~right;
        break;
    case 4:
        result = left ^ right;
        break;
    case 8:
        arithmetic = true;
        result = cortex_m4_add_with_carry(left, right, false, &carry, &overflow);
        break;
    case 10:
        arithmetic = true;
        result = cortex_m4_add_with_carry(left, right, (cpu->xpsr & CORTEX_M4_XPSR_C) != 0, &carry,
                                          &overflow);
        break;
    case 11:
        arithmetic = true;
        result = cortex_m4_add_with_carry(left, ~right, (cpu->xpsr & CORTEX_M4_XPSR_C) != 0, &carry,
                                          &overflow);
        break;
    case 13:
        arithmetic = true;
        result = cortex_m4_add_with_carry(left, ~right, true, &carry, &overflow);
        break;
    case 14:
        arithmetic = true;
        result = cortex_m4_add_with_carry(~left, right, true, &carry, &overflow);
        break;
    default:
        return false;
    }
    if (set_flags) {
        if (arithmetic) {
            cortex_m4_set_nzcv(cpu, result, carry, overflow);
        } else {
            cortex_m4_internal_set_logic_flags(cpu, result, logical_carry);
        }
    }
    if (destination != 15) {
        cortex_m4_write_register_internal(cpu, destination, result);
    } else if (!set_flags) {
        cortex_m4_internal_write_pc(cpu, result);
    }
    return true;
}

static bool execute_modified_immediate(CortexM4* cpu, uint16_t first, uint16_t second) {
    const uint8_t operation = (uint8_t)((first >> 5) & 15u);
    const bool set_flags = (first & 0x10u) != 0;
    const uint8_t source = (uint8_t)(first & 15u);
    const uint8_t destination = (uint8_t)((second >> 8) & 15u);
    bool carry = (cpu->xpsr & CORTEX_M4_XPSR_C) != 0;
    const uint32_t immediate = expand_immediate(first, second, carry, &carry);
    const uint32_t left = source == 15 ? 0 : cortex_m4_read_register_internal(cpu, source);
    return execute_data_operation(cpu, operation, destination, left, immediate, set_flags, carry);
}

static bool execute_shifted_register(CortexM4* cpu, uint16_t first, uint16_t second) {
    const uint8_t operation = (uint8_t)((first >> 5) & 15u);
    const bool set_flags = (first & 0x10u) != 0;
    const uint8_t source = (uint8_t)(first & 15u);
    const uint8_t destination = (uint8_t)((second >> 8) & 15u);
    const uint8_t right_register = (uint8_t)(second & 15u);
    const uint8_t shift_type = (uint8_t)((second >> 4) & 3u);
    const uint8_t shift_amount =
        (uint8_t)(((second >> 12) & 7u) << 2) | (uint8_t)((second >> 6) & 3u);
    bool carry = (cpu->xpsr & CORTEX_M4_XPSR_C) != 0;
    const uint32_t right = cortex_m4_shift(cortex_m4_read_register_internal(cpu, right_register),
                                           shift_type, shift_amount, carry, &carry);
    const uint32_t left = source == 15 ? 0 : cortex_m4_read_register_internal(cpu, source);
    return execute_data_operation(cpu, operation, destination, left, right, set_flags, carry);
}

bool cortex_m4_execute_thumb32(CortexM4* cpu, uint16_t first, uint16_t second) {
    if (cortex_m4_execute_remaining(cpu, first, second)) {
        return true;
    }
    if (cortex_m4_execute_thumb32_extra(cpu, first, second)) {
        return true;
    }
    if (cortex_m4_execute_dsp(cpu, first, second)) {
        return true;
    }
    if ((first & 0xf800u) == 0xf000u && (second & 0xd000u) == 0xd000u) {
        const uint32_t base = cortex_m4_internal_visible_pc32(cpu);
        cpu->registers[14] = base | 1u;
        cpu->registers[15] = base + decode_branch_offset(first, second);
        return true;
    }
    if ((first & 0xf800u) == 0xf000u && (second & 0xd000u) == 0x9000u) {
        cpu->registers[15] =
            cortex_m4_internal_visible_pc32(cpu) + decode_branch_offset(first, second);
        return true;
    }
    if ((first & 0xf800u) == 0xf000u && (second & 0xd000u) == 0x8000u) {
        const uint8_t condition = (uint8_t)((first >> 6) & 15u);
        const bool taken = condition < 14u && cortex_m4_condition_passed(cpu, condition);
        if (condition < 14u && cpu->coverage != NULL) {
            cortex_m4_coverage_record_branch(cpu->coverage, cpu->registers[15] - 4u, taken);
        }
        if (taken) {
            const uint32_t encoded =
                ((uint32_t)((first >> 10) & 1u) << 20) | ((uint32_t)((second >> 11) & 1u) << 19) |
                ((uint32_t)((second >> 13) & 1u) << 18) | ((uint32_t)(first & 0x3fu) << 12) |
                ((uint32_t)(second & 0x7ffu) << 1);
            cpu->registers[15] = cortex_m4_internal_visible_pc32(cpu) +
                                 (uint32_t)cortex_m4_internal_sign_extend(encoded, 21);
        }
        if (condition < 14) {
            return true;
        }
    }
    if (first == 0xf3efu && (second & 0xf000u) == 0x8000u) {
        const uint8_t destination = (uint8_t)((second >> 8) & 15u);
        cortex_m4_write_register_internal(cpu, destination,
                                          read_special_register(cpu, (uint8_t)second));
        return true;
    }
    if ((first & 0xfff0u) == 0xf380u && (second & 0xff00u) == 0x8800u) {
        const uint8_t source = (uint8_t)(first & 15u);
        write_special_register(cpu, (uint8_t)second, cortex_m4_read_register_internal(cpu, source));
        return true;
    }
    if ((first & 0xfbf0u) == 0xf240u || (first & 0xfbf0u) == 0xf2c0u) {
        const uint8_t destination = (uint8_t)((second >> 8) & 15u);
        const uint32_t immediate = ((first & 15u) << 12) | (((first >> 10) & 1u) << 11) |
                                   (((second >> 12) & 7u) << 8) | (second & 0xffu);
        if ((first & 0x0080u) == 0) {
            cpu->registers[destination] = immediate;
        } else {
            cpu->registers[destination] =
                (cpu->registers[destination] & 0xffffu) | (immediate << 16);
        }
        return true;
    }
    if ((first & 0xfa00u) == 0xf000u && (second & 0x8000u) == 0) {
        return execute_modified_immediate(cpu, first, second);
    }
    if ((first & 0xfe00u) == 0xea00u && (second & 0x8000u) == 0) {
        return execute_shifted_register(cpu, first, second);
    }
    if ((first & 0xff80u) == 0xfa00u && (second & 0xf0c0u) == 0xf000u) {
        const uint8_t source = (uint8_t)(first & 15u);
        const uint8_t destination = (uint8_t)((second >> 8) & 15u);
        const uint8_t amount_register = (uint8_t)(second & 15u);
        const uint8_t shift_type = (uint8_t)((first >> 5) & 3u);
        const bool carry_in = (cpu->xpsr & CORTEX_M4_XPSR_C) != 0;
        const uint32_t result = cortex_m4_shift_register(
            cortex_m4_read_register_internal(cpu, source), shift_type,
            cortex_m4_read_register_internal(cpu, amount_register), carry_in, NULL);
        cortex_m4_write_register_internal(cpu, destination, result);
        return true;
    }
    if ((first & 0xfff0u) == 0xfab0u && (second & 0xf0f0u) == 0xf080u) {
        const uint8_t source = (uint8_t)(first & 15u);
        const uint8_t destination = (uint8_t)((second >> 8) & 15u);
        cortex_m4_write_register_internal(
            cpu, destination, count_leading_zeros(cortex_m4_read_register_internal(cpu, source)));
        return true;
    }
    if ((first & 0xfff0u) == 0xfa90u && (second & 0xf0f0u) == 0xf0a0u) {
        const uint8_t source = (uint8_t)(first & 15u);
        const uint8_t destination = (uint8_t)((second >> 8) & 15u);
        cortex_m4_write_register_internal(
            cpu, destination, reverse_bits(cortex_m4_read_register_internal(cpu, source)));
        return true;
    }
    if ((first & 0xfff0u) == 0xf360u && (second & 0x8000u) == 0) {
        const uint8_t source = (uint8_t)(first & 15u);
        const uint8_t destination = (uint8_t)((second >> 8) & 15u);
        const uint8_t least_bit =
            (uint8_t)(((second >> 12) & 7u) << 2) | (uint8_t)((second >> 6) & 3u);
        const uint8_t most_bit = (uint8_t)(second & 31u);
        if (most_bit >= least_bit) {
            const uint8_t width = (uint8_t)(most_bit - least_bit + 1u);
            const uint32_t bit_mask = width == 32 ? UINT32_MAX : ((1u << width) - 1u) << least_bit;
            const uint32_t source_value =
                source == 15 ? 0 : cortex_m4_read_register_internal(cpu, source);
            const uint32_t destination_value = cortex_m4_read_register_internal(cpu, destination);
            cortex_m4_write_register_internal(cpu, destination,
                                              (destination_value & ~bit_mask) |
                                                  ((source_value << least_bit) & bit_mask));
        }
        return true;
    }
    if (((first & 0xfff0u) == 0xfbb0u || (first & 0xfff0u) == 0xfb90u) &&
        (second & 0xf0f0u) == 0xf0f0u) {
        const uint8_t numerator_register = (uint8_t)(first & 15u);
        const uint8_t destination = (uint8_t)((second >> 8) & 15u);
        const uint8_t denominator_register = (uint8_t)(second & 15u);
        const uint32_t numerator = cortex_m4_read_register_internal(cpu, numerator_register);
        const uint32_t denominator = cortex_m4_read_register_internal(cpu, denominator_register);
        if (denominator == 0) {
            if ((cpu->ccr & (1u << 4)) != 0) {
                cpu->cfsr |= 1u << 25;
                cortex_m4_raise_fault(cpu, 6);
            } else {
                cortex_m4_write_register_internal(cpu, destination, 0);
            }
            return true;
        }
        uint32_t result = 0;
        if ((first & 0x0020u) != 0) {
            result = numerator / denominator;
        } else if (numerator == 0x80000000u && denominator == 0xffffffffu) {
            result = 0x80000000u;
        } else {
            result = (uint32_t)((int32_t)numerator / (int32_t)denominator);
        }
        cortex_m4_write_register_internal(cpu, destination, result);
        return true;
    }
    if ((first & 0xfff0u) == 0xfb00u && (second & 0x00f0u) == 0) {
        const uint8_t left_register = (uint8_t)(first & 15u);
        const uint8_t destination = (uint8_t)((second >> 8) & 15u);
        const uint8_t accumulator = (uint8_t)(second >> 12);
        const uint8_t right_register = (uint8_t)(second & 15u);
        uint32_t result = cortex_m4_read_register_internal(cpu, left_register) *
                          cortex_m4_read_register_internal(cpu, right_register);
        if (accumulator != 15) {
            result += cortex_m4_read_register_internal(cpu, accumulator);
        }
        cortex_m4_write_register_internal(cpu, destination, result);
        return true;
    }
    if (((first & 0xfff0u) == 0xfba0u || (first & 0xfff0u) == 0xfb80u) && (second & 0x00f0u) == 0) {
        const uint8_t left_register = (uint8_t)(first & 15u);
        const uint8_t low_destination = (uint8_t)(second >> 12);
        const uint8_t high_destination = (uint8_t)((second >> 8) & 15u);
        const uint8_t right_register = (uint8_t)(second & 15u);
        uint64_t result = 0;
        if ((first & 0x0020u) != 0) {
            result = (uint64_t)cortex_m4_read_register_internal(cpu, left_register) *
                     cortex_m4_read_register_internal(cpu, right_register);
        } else {
            result =
                (uint64_t)((int64_t)(int32_t)cortex_m4_read_register_internal(cpu, left_register) *
                           (int32_t)cortex_m4_read_register_internal(cpu, right_register));
        }
        cortex_m4_write_register_internal(cpu, low_destination, (uint32_t)result);
        cortex_m4_write_register_internal(cpu, high_destination, (uint32_t)(result >> 32));
        return true;
    }
    if (((first & 0xfff0u) == 0xfbe0u || (first & 0xfff0u) == 0xfbc0u) && (second & 0x00f0u) == 0) {
        const uint8_t left_register = (uint8_t)(first & 15u);
        const uint8_t low_destination = (uint8_t)(second >> 12);
        const uint8_t high_destination = (uint8_t)((second >> 8) & 15u);
        const uint8_t right_register = (uint8_t)(second & 15u);
        uint64_t product = 0;
        if ((first & 0x0020u) != 0) {
            product = (uint64_t)cortex_m4_read_register_internal(cpu, left_register) *
                      cortex_m4_read_register_internal(cpu, right_register);
        } else {
            product =
                (uint64_t)((int64_t)(int32_t)cortex_m4_read_register_internal(cpu, left_register) *
                           (int32_t)cortex_m4_read_register_internal(cpu, right_register));
        }
        const uint64_t accumulator =
            ((uint64_t)cortex_m4_read_register_internal(cpu, high_destination) << 32) |
            cortex_m4_read_register_internal(cpu, low_destination);
        const uint64_t result = accumulator + product;
        cortex_m4_write_register_internal(cpu, low_destination, (uint32_t)result);
        cortex_m4_write_register_internal(cpu, high_destination, (uint32_t)(result >> 32));
        return true;
    }
    if (((first & 0xfff0u) == 0xf3c0u || (first & 0xfff0u) == 0xf340u) && (second & 0x8000u) == 0) {
        const uint8_t source = (uint8_t)(first & 15u);
        const uint8_t destination = (uint8_t)((second >> 8) & 15u);
        const uint8_t least_bit =
            (uint8_t)(((second >> 12) & 7u) << 2) | (uint8_t)((second >> 6) & 3u);
        const uint8_t width = (uint8_t)((second & 31u) + 1u);
        uint32_t value = cortex_m4_read_register_internal(cpu, source);
        if (width == 32) {
            value >>= least_bit;
        } else {
            value = (value >> least_bit) & ((1u << width) - 1u);
        }
        if ((first & 0x0080u) == 0 && width < 32 && (value & (1u << (width - 1u))) != 0) {
            value |= ~((1u << width) - 1u);
        }
        cortex_m4_write_register_internal(cpu, destination, value);
        return true;
    }
    if ((first & 0xfff0u) == 0xe850u && (second & 0x0f00u) == 0x0f00u) {
        const uint8_t base = (uint8_t)(first & 15u);
        const uint8_t target = (uint8_t)(second >> 12);
        const uint32_t address =
            cortex_m4_read_register_internal(cpu, base) + (uint32_t)(second & 0xffu) * 4u;
        if (!cortex_m4_require_alignment(cpu, address, 4)) {
            return true;
        }
        uint32_t value = 0;
        if (cortex_m4_internal_read_data(cpu, address, 4, &value)) {
            cortex_m4_write_register_internal(cpu, target, value);
            cortex_m4_timing_reserve(cpu, address, 4);
        }
        return true;
    }
    if ((first & 0xfff0u) == 0xe840u && (second & 0x0800u) == 0) {
        const uint8_t base = (uint8_t)(first & 15u);
        const uint8_t target = (uint8_t)(second >> 12);
        const uint8_t status = (uint8_t)((second >> 8) & 15u);
        const uint32_t address =
            cortex_m4_read_register_internal(cpu, base) + (uint32_t)(second & 0xffu) * 4u;
        if (!cortex_m4_require_alignment(cpu, address, 4)) {
            return true;
        }
        const bool matched = cortex_m4_timing_consume_reservation(cpu, address, 4);
        if (matched && !cortex_m4_internal_write_data(
                           cpu, address, 4, cortex_m4_read_register_internal(cpu, target))) {
            return true;
        }
        cortex_m4_write_register_internal(cpu, status, matched ? 0 : 1);
        return true;
    }
    if ((first & 0xfff0u) == 0xe8d0u && (second & 0x0f0fu) == 0x0f0fu &&
        ((second >> 4) & 15u) >= 4u && ((second >> 4) & 15u) <= 5u) {
        const uint8_t base = (uint8_t)(first & 15u);
        const uint8_t target = (uint8_t)(second >> 12);
        const uint8_t size = ((second >> 4) & 15u) == 4u ? 1 : 2;
        const uint32_t address = cortex_m4_read_register_internal(cpu, base);
        if (!cortex_m4_require_alignment(cpu, address, size)) {
            return true;
        }
        uint32_t value = 0;
        if (cortex_m4_internal_read_data(cpu, address, size, &value)) {
            cortex_m4_write_register_internal(cpu, target, value);
            cortex_m4_timing_reserve(cpu, address, size);
        }
        return true;
    }
    if ((first & 0xfff0u) == 0xe8c0u && (second & 0x0f00u) == 0x0f00u &&
        ((second >> 4) & 15u) >= 4u && ((second >> 4) & 15u) <= 5u) {
        const uint8_t base = (uint8_t)(first & 15u);
        const uint8_t target = (uint8_t)(second >> 12);
        const uint8_t status = (uint8_t)(second & 15u);
        const uint8_t size = ((second >> 4) & 15u) == 4u ? 1 : 2;
        const uint32_t address = cortex_m4_read_register_internal(cpu, base);
        if (!cortex_m4_require_alignment(cpu, address, size)) {
            return true;
        }
        const bool matched = cortex_m4_timing_consume_reservation(cpu, address, size);
        if (matched && !cortex_m4_internal_write_data(
                           cpu, address, size, cortex_m4_read_register_internal(cpu, target))) {
            return true;
        }
        cortex_m4_write_register_internal(cpu, status, matched ? 0 : 1);
        return true;
    }
    if ((first & 0xfff0u) == 0xe8d0u && (second & 0xffe0u) == 0xf000u) {
        const uint8_t base = (uint8_t)(first & 15u);
        const uint8_t index_register = (uint8_t)(second & 15u);
        const bool is_halfword = (second & 0x10u) != 0;
        const uint32_t address =
            cortex_m4_read_register_internal(cpu, base) +
            cortex_m4_read_register_internal(cpu, index_register) * (is_halfword ? 2u : 1u);
        uint32_t loaded_offset = 0;
        if (cortex_m4_internal_read_data(cpu, address, is_halfword ? 2 : 1, &loaded_offset)) {
            cpu->registers[15] = cortex_m4_internal_visible_pc32(cpu) + loaded_offset * 2u;
        }
        return true;
    }
    if (((first & 0xffd0u) == 0xe880u || (first & 0xffd0u) == 0xe890u) && second != 0) {
        const bool is_load = (first & 0x0010u) != 0;
        const bool write_back = (first & 0x0020u) != 0;
        const uint8_t base = (uint8_t)(first & 15u);
        uint32_t address = cortex_m4_exception_advanced_multiple_address(
            cpu, cortex_m4_read_register_internal(cpu, base));
        const uint8_t resume = cortex_m4_exception_advanced_multiple_resume(cpu);
        if (!cortex_m4_require_alignment(cpu, address, 4)) {
            return true;
        }
        for (uint8_t index = 0; index < 16; index++) {
            if (index < resume) {
                continue;
            }
            if ((second & (1u << index)) == 0) {
                continue;
            }
            if (is_load) {
                uint32_t value = 0;
                if (!cortex_m4_internal_read_data(cpu, address, 4, &value)) {
                    return true;
                }
                cortex_m4_write_register_internal(cpu, index, value);
            } else if (!cortex_m4_internal_write_data(
                           cpu, address, 4, cortex_m4_read_register_internal(cpu, index))) {
                return true;
            }
            address += 4;
            uint8_t next = 0;
            for (uint8_t candidate = index + 1u; candidate < 16u; candidate++) {
                if ((second & (1u << candidate)) != 0) {
                    next = candidate;
                    break;
                }
            }
            if (cortex_m4_exception_advanced_multiple_suspend(cpu, next, 4u, address)) {
                return true;
            }
        }
        if (write_back) {
            cortex_m4_write_register_internal(cpu, base, address);
        }
        cortex_m4_exception_advanced_multiple_complete(cpu);
        return true;
    }
    if (first == 0xf3bfu && second == 0x8f2fu) {
        cpu->exclusive_valid = false;
        return true;
    }
    if (first == 0xf3bfu && (second & 0xff0fu) == 0x8f0fu) {
        return true;
    }
    const uint16_t memory_operation = first & 0xfff0u;
    if ((memory_operation == 0xf890u || memory_operation == 0xf8b0u ||
         memory_operation == 0xf990u || memory_operation == 0xf9b0u) &&
        (second >> 12) == 15u) {
        return true;
    }
    if (memory_operation == 0xf8c0u || memory_operation == 0xf8d0u || memory_operation == 0xf880u ||
        memory_operation == 0xf890u || memory_operation == 0xf8a0u || memory_operation == 0xf8b0u ||
        memory_operation == 0xf990u || memory_operation == 0xf9b0u) {
        const uint8_t base = (uint8_t)(first & 15u);
        const uint8_t target = (uint8_t)(second >> 12);
        const uint32_t base_value = base == 15 ? cortex_m4_internal_visible_pc32(cpu) & ~3u
                                               : cortex_m4_read_register_internal(cpu, base);
        const uint32_t address = base_value + (second & 0x0fffu);
        const bool is_load = (memory_operation & 0x0010u) != 0;
        const uint8_t size = (memory_operation & 0x0040u) != 0   ? 4
                             : (memory_operation & 0x0020u) != 0 ? 2
                                                                 : 1;
        if (!is_load) {
            return cortex_m4_internal_write_data(cpu, address, size,
                                                 cortex_m4_read_register_internal(cpu, target));
        }
        uint32_t value = 0;
        if (!cortex_m4_internal_read_data(cpu, address, size, &value)) {
            return true;
        }
        if ((memory_operation & 0x0100u) != 0) {
            value = (uint32_t)cortex_m4_internal_sign_extend(value, (uint8_t)(size * 8u));
        }
        if (target == 15) {
            cortex_m4_internal_load_write_pc(cpu, value);
        } else {
            cortex_m4_write_register_internal(cpu, target, value);
        }
        return true;
    }
    if (memory_operation == 0xf840u || memory_operation == 0xf850u || memory_operation == 0xf800u ||
        memory_operation == 0xf810u || memory_operation == 0xf820u || memory_operation == 0xf830u ||
        memory_operation == 0xf910u || memory_operation == 0xf930u) {
        const uint8_t base = (uint8_t)(first & 15u);
        const uint8_t target = (uint8_t)(second >> 12);
        const bool pre_index = (second & 0x0400u) != 0;
        const bool add = (second & 0x0200u) != 0;
        const bool write_back = (second & 0x0100u) != 0;
        const uint32_t base_value = cortex_m4_read_register_internal(cpu, base);
        const uint32_t offset = second & 0xffu;
        const uint32_t offset_address = add ? base_value + offset : base_value - offset;
        const uint32_t address = pre_index ? offset_address : base_value;
        const bool is_load = (memory_operation & 0x0010u) != 0;
        const uint8_t size = (memory_operation & 0x0040u) != 0   ? 4
                             : (memory_operation & 0x0020u) != 0 ? 2
                                                                 : 1;
        if (is_load) {
            uint32_t value = 0;
            if (!cortex_m4_internal_read_data(cpu, address, size, &value)) {
                return true;
            }
            if ((memory_operation & 0x0100u) != 0) {
                value = (uint32_t)cortex_m4_internal_sign_extend(value, (uint8_t)(size * 8u));
            }
            if (target == 15) {
                cortex_m4_internal_load_write_pc(cpu, value);
            } else {
                cortex_m4_write_register_internal(cpu, target, value);
            }
        } else if (!cortex_m4_internal_write_data(cpu, address, size,
                                                  cortex_m4_read_register_internal(cpu, target))) {
            return true;
        }
        if (write_back) {
            cortex_m4_write_register_internal(cpu, base, offset_address);
        }
        return true;
    }
    if (cortex_m4_execute_fpu(cpu, first, second)) {
        return true;
    }
    return false;
}
