;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB #0, -9
	SUB @121, 103
	SUB 0, 0
	CMP 0, 0
	SUB 10, -0
	SUB #0, -9
	ADD -1, <-20
	SUB 0, 0
	SUB 0, 0
	JMN 100, 10
	CMP 3, 1
	SUB 0, 1
	CMP @121, 103
	JMN 100, 10
	SUB 900, @600
	SUB 0, 390
	CMP -0, 0
	JMP -1, @-20
	SLT 0, 0
	MOV -1, <-20
	SUB @127, 106
	SUB @100, 2
	ADD #0, 350
	DJN 0, 0
	ADD #0, 350
	DAT #161, #116
	ADD 290, -860
	ADD 290, -860
	ADD 290, -860
	SUB @121, 103
	ADD 0, 900
	CMP #-0, 9
	ADD -0, 0
	SUB @0, @0
	SUB 0, 390
	SUB @0, @0
	SUB @0, @0
	MOV -1, <-20
	SUB @0, @0
	MOV -1, <-20
	SPL 0, <802
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <802
	CMP -207, <-120
