// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module streamingDataCommuto_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_sampleOut_V_superSample_din,
        p_sampleOut_V_superSample_full_n,
        p_sampleOut_V_superSample_write,
        p_sampleIn_V_superSample_dout,
        p_sampleIn_V_superSample_empty_n,
        p_sampleIn_V_superSample_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [511:0] p_sampleOut_V_superSample_din;
input   p_sampleOut_V_superSample_full_n;
output   p_sampleOut_V_superSample_write;
input  [511:0] p_sampleIn_V_superSample_dout;
input   p_sampleIn_V_superSample_empty_n;
output   p_sampleIn_V_superSample_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_sampleOut_V_superSample_write;
reg p_sampleIn_V_superSample_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln436_fu_1568_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
reg   [0:0] delay_line_stall_3_l_reg_2700;
reg   [0:0] delay_line_stall_3_l_reg_2700_pp0_iter10_reg;
reg   [0:0] and_ln498_14_reg_3104;
reg   [0:0] empty_n_reg_2524;
reg   [0:0] empty_n_reg_2524_pp0_iter10_reg;
reg    ap_predicate_op297_write_state13;
reg    ap_block_state13_pp0_stage0_iter11;
reg    ap_enable_reg_pp0_iter11;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] control_count_V;
reg   [3:0] control_bits_V;
reg   [3:0] pf_count_V;
reg   [7:0] sample_in_read_count_1;
reg   [0:0] delay_line_stall_3;
reg    delayline_Array_samp_52_ce0;
reg    delayline_Array_samp_52_we0;
wire   [15:0] delayline_Array_samp_52_q0;
reg    delayline_Array_samp_217_ce0;
reg    delayline_Array_samp_217_we0;
wire   [15:0] delayline_Array_samp_217_q0;
reg    delayline_Array_vali_49_ce0;
reg    delayline_Array_vali_49_we0;
wire   [0:0] delayline_Array_vali_49_q0;
reg    control_delayline_Ar_54_ce0;
reg    control_delayline_Ar_54_we0;
wire   [31:0] control_delayline_Ar_54_q0;
reg    p_sampleOut_V_superSample_blk_n;
wire    ap_block_pp0_stage0;
reg   [8:0] t_047_reg_460;
wire   [0:0] empty_n_fu_1212_p1;
reg   [0:0] empty_n_reg_2524_pp0_iter1_reg;
reg   [0:0] empty_n_reg_2524_pp0_iter2_reg;
reg   [0:0] empty_n_reg_2524_pp0_iter3_reg;
reg   [0:0] empty_n_reg_2524_pp0_iter4_reg;
reg   [0:0] empty_n_reg_2524_pp0_iter5_reg;
reg   [0:0] empty_n_reg_2524_pp0_iter6_reg;
reg   [0:0] empty_n_reg_2524_pp0_iter7_reg;
reg   [0:0] empty_n_reg_2524_pp0_iter8_reg;
reg   [0:0] empty_n_reg_2524_pp0_iter9_reg;
wire   [15:0] trunc_ln203_fu_1220_p1;
wire   [8:0] t_fu_1534_p2;
reg   [8:0] t_reg_2688;
reg   [0:0] icmp_ln436_reg_2693;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter1_reg;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter2_reg;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter3_reg;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter4_reg;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter5_reg;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter6_reg;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter7_reg;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter8_reg;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter9_reg;
reg   [0:0] icmp_ln436_reg_2693_pp0_iter10_reg;
reg   [0:0] delay_line_stall_3_l_reg_2700_pp0_iter2_reg;
reg   [0:0] delay_line_stall_3_l_reg_2700_pp0_iter3_reg;
reg   [0:0] delay_line_stall_3_l_reg_2700_pp0_iter4_reg;
reg   [0:0] delay_line_stall_3_l_reg_2700_pp0_iter5_reg;
reg   [0:0] delay_line_stall_3_l_reg_2700_pp0_iter6_reg;
reg   [0:0] delay_line_stall_3_l_reg_2700_pp0_iter7_reg;
reg   [0:0] delay_line_stall_3_l_reg_2700_pp0_iter8_reg;
reg   [0:0] delay_line_stall_3_l_reg_2700_pp0_iter9_reg;
wire   [15:0] temp_tagged_output_t_fu_1904_p18;
reg   [15:0] temp_tagged_output_t_reg_2704;
reg   [15:0] temp_tagged_output_t_reg_2704_pp0_iter3_reg;
reg   [15:0] temp_tagged_output_t_reg_2704_pp0_iter4_reg;
reg   [15:0] temp_tagged_output_t_reg_2704_pp0_iter5_reg;
reg   [15:0] temp_tagged_output_t_reg_2704_pp0_iter6_reg;
reg   [15:0] temp_tagged_output_t_reg_2704_pp0_iter7_reg;
reg   [15:0] temp_tagged_output_t_reg_2704_pp0_iter8_reg;
reg   [15:0] temp_tagged_output_t_reg_2704_pp0_iter9_reg;
wire   [15:0] temp_tagged_output_t_1_fu_1942_p18;
reg   [15:0] temp_tagged_output_t_1_reg_2709;
reg   [15:0] temp_tagged_output_t_1_reg_2709_pp0_iter3_reg;
reg   [15:0] temp_tagged_output_t_1_reg_2709_pp0_iter4_reg;
reg   [15:0] temp_tagged_output_t_1_reg_2709_pp0_iter5_reg;
reg   [15:0] temp_tagged_output_t_1_reg_2709_pp0_iter6_reg;
reg   [15:0] temp_tagged_output_t_1_reg_2709_pp0_iter7_reg;
reg   [15:0] temp_tagged_output_t_1_reg_2709_pp0_iter8_reg;
reg   [15:0] temp_tagged_output_t_1_reg_2709_pp0_iter9_reg;
wire   [0:0] temp_tagged_output_t_2_fu_1980_p18;
reg   [0:0] temp_tagged_output_t_2_reg_2714;
reg   [0:0] temp_tagged_output_t_2_reg_2714_pp0_iter3_reg;
reg   [0:0] temp_tagged_output_t_2_reg_2714_pp0_iter4_reg;
reg   [0:0] temp_tagged_output_t_2_reg_2714_pp0_iter5_reg;
reg   [0:0] temp_tagged_output_t_2_reg_2714_pp0_iter6_reg;
reg   [0:0] temp_tagged_output_t_2_reg_2714_pp0_iter7_reg;
reg   [0:0] temp_tagged_output_t_2_reg_2714_pp0_iter8_reg;
reg   [0:0] temp_tagged_output_t_2_reg_2714_pp0_iter9_reg;
reg   [15:0] temp_tagged_output_t_3_reg_2719;
reg   [15:0] temp_tagged_output_t_4_reg_2724;
reg   [0:0] temp_tagged_output_t_5_reg_2729;
reg   [15:0] temp_tagged_output_t_6_reg_2734;
reg   [15:0] temp_tagged_output_t_7_reg_2739;
reg   [0:0] temp_tagged_output_t_8_reg_2744;
reg   [15:0] temp_tagged_output_t_9_reg_2749;
reg   [15:0] temp_tagged_output_t_10_reg_2754;
reg   [0:0] temp_tagged_output_t_11_reg_2759;
reg   [15:0] temp_tagged_output_t_12_reg_2764;
reg   [15:0] temp_tagged_output_t_13_reg_2769;
reg   [0:0] temp_tagged_output_t_14_reg_2774;
reg   [15:0] temp_tagged_output_t_15_reg_2779;
reg   [15:0] temp_tagged_output_t_16_reg_2784;
reg   [0:0] temp_tagged_output_t_17_reg_2789;
reg   [15:0] temp_tagged_output_t_18_reg_2794;
reg   [15:0] temp_tagged_output_t_19_reg_2799;
reg   [0:0] temp_tagged_output_t_20_reg_2804;
reg   [15:0] temp_tagged_output_t_21_reg_2809;
reg   [15:0] temp_tagged_output_t_22_reg_2814;
reg   [0:0] temp_tagged_output_t_23_reg_2819;
reg   [15:0] temp_tagged_output_t_24_reg_2824;
reg   [15:0] temp_tagged_output_t_25_reg_2829;
reg   [0:0] temp_tagged_output_t_26_reg_2834;
reg   [15:0] temp_tagged_output_t_27_reg_2839;
reg   [15:0] temp_tagged_output_t_28_reg_2844;
reg   [0:0] temp_tagged_output_t_29_reg_2849;
reg   [15:0] temp_tagged_output_t_30_reg_2854;
reg   [15:0] temp_tagged_output_t_31_reg_2859;
reg   [0:0] temp_tagged_output_t_32_reg_2864;
reg   [15:0] temp_tagged_output_t_33_reg_2869;
reg   [15:0] temp_tagged_output_t_34_reg_2874;
reg   [0:0] temp_tagged_output_t_35_reg_2879;
reg   [15:0] temp_tagged_output_t_36_reg_2884;
reg   [15:0] temp_tagged_output_t_37_reg_2889;
reg   [0:0] temp_tagged_output_t_38_reg_2894;
reg   [15:0] temp_tagged_output_t_39_reg_2899;
reg   [15:0] temp_tagged_output_t_40_reg_2904;
reg   [0:0] temp_tagged_output_t_41_reg_2909;
reg   [15:0] temp_tagged_output_t_42_reg_2914;
reg   [15:0] temp_tagged_output_t_43_reg_2919;
reg   [0:0] temp_tagged_output_t_44_reg_2924;
reg   [15:0] temp_tagged_output_t_45_reg_2929;
reg   [15:0] temp_tagged_output_t_46_reg_2934;
reg   [0:0] temp_tagged_output_t_47_reg_2939;
reg   [15:0] commuted_output_samp_reg_2944;
reg   [15:0] commuted_output_samp_1_reg_2949;
reg   [15:0] commuted_output_samp_2_reg_2954;
reg   [15:0] commuted_output_samp_3_reg_2959;
reg   [15:0] commuted_output_samp_4_reg_2964;
reg   [15:0] commuted_output_samp_5_reg_2969;
reg   [15:0] commuted_output_samp_6_reg_2974;
reg   [15:0] commuted_output_samp_7_reg_2979;
reg   [15:0] commuted_output_samp_8_reg_2984;
reg   [15:0] commuted_output_samp_9_reg_2989;
reg   [15:0] commuted_output_samp_31_reg_2994;
reg   [15:0] commuted_output_samp_10_reg_2999;
reg   [15:0] commuted_output_samp_11_reg_3004;
reg   [15:0] commuted_output_samp_12_reg_3009;
reg   [15:0] commuted_output_samp_13_reg_3014;
reg   [15:0] commuted_output_samp_14_reg_3019;
reg   [15:0] commuted_output_samp_15_reg_3024;
reg   [15:0] commuted_output_samp_16_reg_3029;
reg   [15:0] commuted_output_samp_17_reg_3034;
reg   [15:0] commuted_output_samp_18_reg_3039;
reg   [15:0] commuted_output_samp_19_reg_3044;
reg   [15:0] commuted_output_samp_20_reg_3049;
reg   [15:0] commuted_output_samp_21_reg_3054;
reg   [15:0] commuted_output_samp_22_reg_3059;
reg   [15:0] commuted_output_samp_23_reg_3064;
reg   [15:0] commuted_output_samp_24_reg_3069;
reg   [15:0] commuted_output_samp_25_reg_3074;
reg   [15:0] commuted_output_samp_26_reg_3079;
reg   [15:0] commuted_output_samp_27_reg_3084;
reg   [15:0] commuted_output_samp_28_reg_3089;
reg   [15:0] commuted_output_samp_29_reg_3094;
reg   [15:0] commuted_output_samp_30_reg_3099;
wire   [0:0] and_ln498_14_fu_2479_p2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
wire    grp_genChain_6_fu_839_ap_start;
wire    grp_genChain_6_fu_839_ap_done;
wire    grp_genChain_6_fu_839_ap_idle;
wire    grp_genChain_6_fu_839_ap_ready;
reg    grp_genChain_6_fu_839_ap_ce;
wire   [3:0] grp_genChain_6_fu_839_control_bits_V_119;
wire    grp_genChain_6_fu_839_p_in_0_valid_read;
wire    grp_genChain_6_fu_839_p_in_1_valid_read;
wire    grp_genChain_6_fu_839_p_in_2_valid_read;
wire    grp_genChain_6_fu_839_p_in_3_valid_read;
wire    grp_genChain_6_fu_839_p_in_4_valid_read;
wire    grp_genChain_6_fu_839_p_in_5_valid_read;
wire    grp_genChain_6_fu_839_p_in_6_valid_read;
wire    grp_genChain_6_fu_839_p_in_7_valid_read;
wire    grp_genChain_6_fu_839_p_in_8_valid_read;
wire    grp_genChain_6_fu_839_p_in_9_valid_read;
wire    grp_genChain_6_fu_839_p_in_10_valid_read;
wire    grp_genChain_6_fu_839_p_in_11_valid_read;
wire    grp_genChain_6_fu_839_p_in_12_valid_read;
wire    grp_genChain_6_fu_839_p_in_13_valid_read;
wire    grp_genChain_6_fu_839_p_in_14_valid_read;
wire    grp_genChain_6_fu_839_p_in_15_valid_read;
wire   [15:0] grp_genChain_6_fu_839_ap_return_0;
wire   [15:0] grp_genChain_6_fu_839_ap_return_1;
wire   [0:0] grp_genChain_6_fu_839_ap_return_2;
wire   [15:0] grp_genChain_6_fu_839_ap_return_3;
wire   [15:0] grp_genChain_6_fu_839_ap_return_4;
wire   [0:0] grp_genChain_6_fu_839_ap_return_5;
wire   [15:0] grp_genChain_6_fu_839_ap_return_6;
wire   [15:0] grp_genChain_6_fu_839_ap_return_7;
wire   [0:0] grp_genChain_6_fu_839_ap_return_8;
wire   [15:0] grp_genChain_6_fu_839_ap_return_9;
wire   [15:0] grp_genChain_6_fu_839_ap_return_10;
wire   [0:0] grp_genChain_6_fu_839_ap_return_11;
wire   [15:0] grp_genChain_6_fu_839_ap_return_12;
wire   [15:0] grp_genChain_6_fu_839_ap_return_13;
wire   [0:0] grp_genChain_6_fu_839_ap_return_14;
wire   [15:0] grp_genChain_6_fu_839_ap_return_15;
wire   [15:0] grp_genChain_6_fu_839_ap_return_16;
wire   [0:0] grp_genChain_6_fu_839_ap_return_17;
wire   [15:0] grp_genChain_6_fu_839_ap_return_18;
wire   [15:0] grp_genChain_6_fu_839_ap_return_19;
wire   [0:0] grp_genChain_6_fu_839_ap_return_20;
wire   [15:0] grp_genChain_6_fu_839_ap_return_21;
wire   [15:0] grp_genChain_6_fu_839_ap_return_22;
wire   [0:0] grp_genChain_6_fu_839_ap_return_23;
wire   [15:0] grp_genChain_6_fu_839_ap_return_24;
wire   [15:0] grp_genChain_6_fu_839_ap_return_25;
wire   [0:0] grp_genChain_6_fu_839_ap_return_26;
wire   [15:0] grp_genChain_6_fu_839_ap_return_27;
wire   [15:0] grp_genChain_6_fu_839_ap_return_28;
wire   [0:0] grp_genChain_6_fu_839_ap_return_29;
wire   [15:0] grp_genChain_6_fu_839_ap_return_30;
wire   [15:0] grp_genChain_6_fu_839_ap_return_31;
wire   [0:0] grp_genChain_6_fu_839_ap_return_32;
wire   [15:0] grp_genChain_6_fu_839_ap_return_33;
wire   [15:0] grp_genChain_6_fu_839_ap_return_34;
wire   [0:0] grp_genChain_6_fu_839_ap_return_35;
wire   [15:0] grp_genChain_6_fu_839_ap_return_36;
wire   [15:0] grp_genChain_6_fu_839_ap_return_37;
wire   [0:0] grp_genChain_6_fu_839_ap_return_38;
wire   [15:0] grp_genChain_6_fu_839_ap_return_39;
wire   [15:0] grp_genChain_6_fu_839_ap_return_40;
wire   [0:0] grp_genChain_6_fu_839_ap_return_41;
wire   [15:0] grp_genChain_6_fu_839_ap_return_42;
wire   [15:0] grp_genChain_6_fu_839_ap_return_43;
wire   [0:0] grp_genChain_6_fu_839_ap_return_44;
reg    ap_predicate_op178_call_state4;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call56;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call56;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call56;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call56;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call56;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call56;
reg    ap_block_pp0_stage0_11001_ignoreCallOp178;
wire    call_ret_process_9_fu_920_ap_start;
wire    call_ret_process_9_fu_920_ap_done;
wire    call_ret_process_9_fu_920_ap_idle;
wire    call_ret_process_9_fu_920_ap_ready;
wire    call_ret_process_9_fu_920_p_in_0_valid_read;
wire    call_ret_process_9_fu_920_p_in_1_valid_read;
wire    call_ret_process_9_fu_920_p_in_2_valid_read;
wire    call_ret_process_9_fu_920_p_in_3_valid_read;
wire    call_ret_process_9_fu_920_p_in_4_valid_read;
wire    call_ret_process_9_fu_920_p_in_5_valid_read;
wire    call_ret_process_9_fu_920_p_in_6_valid_read;
wire    call_ret_process_9_fu_920_p_in_7_valid_read;
wire    call_ret_process_9_fu_920_p_in_8_valid_read;
wire    call_ret_process_9_fu_920_p_in_9_valid_read;
wire    call_ret_process_9_fu_920_p_in_10_valid_read;
wire    call_ret_process_9_fu_920_p_in_11_valid_read;
wire    call_ret_process_9_fu_920_p_in_12_valid_read;
wire    call_ret_process_9_fu_920_p_in_13_valid_read;
wire    call_ret_process_9_fu_920_p_in_14_valid_read;
wire    call_ret_process_9_fu_920_p_in_15_valid_read;
wire   [15:0] call_ret_process_9_fu_920_ap_return_0;
wire   [15:0] call_ret_process_9_fu_920_ap_return_1;
wire   [0:0] call_ret_process_9_fu_920_ap_return_2;
wire   [15:0] call_ret_process_9_fu_920_ap_return_3;
wire   [15:0] call_ret_process_9_fu_920_ap_return_4;
wire   [15:0] call_ret_process_9_fu_920_ap_return_5;
wire   [15:0] call_ret_process_9_fu_920_ap_return_6;
wire   [15:0] call_ret_process_9_fu_920_ap_return_7;
wire   [15:0] call_ret_process_9_fu_920_ap_return_8;
wire   [15:0] call_ret_process_9_fu_920_ap_return_9;
wire   [15:0] call_ret_process_9_fu_920_ap_return_10;
wire   [15:0] call_ret_process_9_fu_920_ap_return_11;
wire   [15:0] call_ret_process_9_fu_920_ap_return_12;
wire   [15:0] call_ret_process_9_fu_920_ap_return_13;
wire   [15:0] call_ret_process_9_fu_920_ap_return_14;
wire   [15:0] call_ret_process_9_fu_920_ap_return_15;
wire   [15:0] call_ret_process_9_fu_920_ap_return_16;
wire   [15:0] call_ret_process_9_fu_920_ap_return_17;
wire   [15:0] call_ret_process_9_fu_920_ap_return_18;
wire   [15:0] call_ret_process_9_fu_920_ap_return_19;
wire   [15:0] call_ret_process_9_fu_920_ap_return_20;
wire   [15:0] call_ret_process_9_fu_920_ap_return_21;
wire   [15:0] call_ret_process_9_fu_920_ap_return_22;
wire   [15:0] call_ret_process_9_fu_920_ap_return_23;
wire   [15:0] call_ret_process_9_fu_920_ap_return_24;
wire   [15:0] call_ret_process_9_fu_920_ap_return_25;
wire   [15:0] call_ret_process_9_fu_920_ap_return_26;
wire   [15:0] call_ret_process_9_fu_920_ap_return_27;
wire   [15:0] call_ret_process_9_fu_920_ap_return_28;
wire   [15:0] call_ret_process_9_fu_920_ap_return_29;
wire   [15:0] call_ret_process_9_fu_920_ap_return_30;
wire   [15:0] call_ret_process_9_fu_920_ap_return_31;
wire   [15:0] call_ret_process_9_fu_920_ap_return_32;
wire   [0:0] call_ret_process_9_fu_920_ap_return_33;
wire   [0:0] call_ret_process_9_fu_920_ap_return_34;
wire   [0:0] call_ret_process_9_fu_920_ap_return_35;
wire   [0:0] call_ret_process_9_fu_920_ap_return_36;
wire   [0:0] call_ret_process_9_fu_920_ap_return_37;
wire   [0:0] call_ret_process_9_fu_920_ap_return_38;
wire   [0:0] call_ret_process_9_fu_920_ap_return_39;
wire   [0:0] call_ret_process_9_fu_920_ap_return_40;
wire   [0:0] call_ret_process_9_fu_920_ap_return_41;
wire   [0:0] call_ret_process_9_fu_920_ap_return_42;
wire   [0:0] call_ret_process_9_fu_920_ap_return_43;
wire   [0:0] call_ret_process_9_fu_920_ap_return_44;
wire   [0:0] call_ret_process_9_fu_920_ap_return_45;
wire   [0:0] call_ret_process_9_fu_920_ap_return_46;
wire   [0:0] call_ret_process_9_fu_920_ap_return_47;
reg    call_ret_process_9_fu_920_ap_ce;
reg    ap_predicate_op231_call_state12;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call102;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call102;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call102;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call102;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call102;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call102;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call102;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call102;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call102;
reg    ap_block_pp0_stage0_11001_ignoreCallOp231;
wire    call_ret_i_process_10_fu_1062_ap_start;
wire    call_ret_i_process_10_fu_1062_ap_done;
wire    call_ret_i_process_10_fu_1062_ap_idle;
wire    call_ret_i_process_10_fu_1062_ap_ready;
wire    call_ret_i_process_10_fu_1062_p_in_0_valid_read;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_0;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_1;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_2;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_3;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_4;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_5;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_6;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_7;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_8;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_9;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_10;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_11;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_12;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_13;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_14;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_15;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_16;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_17;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_18;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_19;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_20;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_21;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_22;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_23;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_24;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_25;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_26;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_27;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_28;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_29;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_30;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_31;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_32;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_33;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_34;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_35;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_36;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_37;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_38;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_39;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_40;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_41;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_42;
wire   [15:0] call_ret_i_process_10_fu_1062_ap_return_43;
wire   [0:0] call_ret_i_process_10_fu_1062_ap_return_44;
reg    call_ret_i_process_10_fu_1062_ap_ce;
reg    ap_predicate_op125_call_state4;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call3;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
reg   [8:0] ap_phi_mux_t_047_phi_fu_464_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_474;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_474;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_1_reg_485;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_1_reg_485;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_2_reg_496;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496;
reg   [0:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_2_reg_496;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_3_reg_509;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_3_reg_509;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_4_reg_520;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_4_reg_520;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_5_reg_531;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_5_reg_531;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_6_reg_542;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_6_reg_542;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_7_reg_553;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_7_reg_553;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_8_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_8_reg_564;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_9_reg_575;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_9_reg_575;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_10_reg_586;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_10_reg_586;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_11_reg_597;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_11_reg_597;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_12_reg_608;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_12_reg_608;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_13_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_13_reg_619;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_14_reg_630;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_14_reg_630;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_15_reg_641;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_15_reg_641;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_16_reg_652;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_16_reg_652;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_17_reg_663;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_17_reg_663;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_18_reg_674;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_18_reg_674;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_19_reg_685;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_19_reg_685;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_20_reg_696;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_20_reg_696;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_21_reg_707;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_21_reg_707;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_22_reg_718;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_22_reg_718;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_23_reg_729;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_23_reg_729;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_24_reg_740;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_24_reg_740;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_25_reg_751;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_25_reg_751;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_26_reg_762;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_26_reg_762;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_27_reg_773;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_27_reg_773;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_28_reg_784;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_28_reg_784;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_29_reg_795;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_29_reg_795;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_30_reg_806;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_30_reg_806;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_31_reg_817;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_31_reg_817;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_32_reg_828;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828;
reg   [15:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_32_reg_828;
reg    grp_genChain_6_fu_839_ap_start_reg;
reg    ap_predicate_op178_call_state4_state3;
reg    call_ret_process_9_fu_920_ap_start_reg;
reg    ap_predicate_op231_call_state12_state11;
reg    call_ret_i_process_10_fu_1062_ap_start_reg;
reg    ap_predicate_op125_call_state4_state3;
wire   [3:0] add_ln700_1_fu_1612_p2;
wire   [0:0] icmp_ln879_fu_1588_p2;
wire   [3:0] add_ln700_fu_1594_p2;
wire   [7:0] add_ln700_2_fu_1544_p2;
wire   [0:0] icmp_ln457_fu_1550_p2;
wire   [0:0] p_sampleIn_V_superSa_nbread_fu_432_p2_0;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln66_fu_1890_p1;
wire   [0:0] and_ln498_1_fu_2401_p2;
wire   [0:0] and_ln498_fu_2395_p2;
wire   [0:0] and_ln498_4_fu_2419_p2;
wire   [0:0] and_ln498_3_fu_2413_p2;
wire   [0:0] and_ln498_5_fu_2425_p2;
wire   [0:0] and_ln498_2_fu_2407_p2;
wire   [0:0] and_ln498_8_fu_2443_p2;
wire   [0:0] and_ln498_7_fu_2437_p2;
wire   [0:0] and_ln498_11_fu_2461_p2;
wire   [0:0] and_ln498_10_fu_2455_p2;
wire   [0:0] and_ln498_12_fu_2467_p2;
wire   [0:0] and_ln498_9_fu_2449_p2;
wire   [0:0] and_ln498_13_fu_2473_p2;
wire   [0:0] and_ln498_6_fu_2431_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_903;
reg    ap_condition_76;
reg    ap_condition_1133;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 control_count_V = 4'd0;
#0 control_bits_V = 4'd0;
#0 pf_count_V = 4'd0;
#0 sample_in_read_count_1 = 8'd0;
#0 delay_line_stall_3 = 1'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 grp_genChain_6_fu_839_ap_start_reg = 1'b0;
#0 call_ret_process_9_fu_920_ap_start_reg = 1'b0;
#0 call_ret_i_process_10_fu_1062_ap_start_reg = 1'b0;
end

process_9_delaylicOA #(
    .DataWidth( 16 ),
    .AddressRange( 240 ),
    .AddressWidth( 8 ))
delayline_Array_samp_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(8'd239),
    .ce0(delayline_Array_samp_52_ce0),
    .we0(delayline_Array_samp_52_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_31_reg_817),
    .q0(delayline_Array_samp_52_q0)
);

process_9_delaylicOA #(
    .DataWidth( 16 ),
    .AddressRange( 240 ),
    .AddressWidth( 8 ))
delayline_Array_samp_217_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(8'd239),
    .ce0(delayline_Array_samp_217_ce0),
    .we0(delayline_Array_samp_217_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_32_reg_828),
    .q0(delayline_Array_samp_217_q0)
);

process_9_delaylicQA #(
    .DataWidth( 1 ),
    .AddressRange( 240 ),
    .AddressWidth( 8 ))
delayline_Array_vali_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(8'd239),
    .ce0(delayline_Array_vali_49_ce0),
    .we0(delayline_Array_vali_49_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_2_reg_496),
    .q0(delayline_Array_vali_49_q0)
);

genChain_7_controcAy #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
control_delayline_Ar_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd15),
    .ce0(control_delayline_Ar_54_ce0),
    .we0(control_delayline_Ar_54_we0),
    .d0(zext_ln66_fu_1890_p1),
    .q0(control_delayline_Ar_54_q0)
);

genChain_6 grp_genChain_6_fu_839(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_genChain_6_fu_839_ap_start),
    .ap_done(grp_genChain_6_fu_839_ap_done),
    .ap_idle(grp_genChain_6_fu_839_ap_idle),
    .ap_ready(grp_genChain_6_fu_839_ap_ready),
    .ap_ce(grp_genChain_6_fu_839_ap_ce),
    .control_bits_V_119(grp_genChain_6_fu_839_control_bits_V_119),
    .p_in_0_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_42),
    .p_in_1_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_39),
    .p_in_2_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_36),
    .p_in_3_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_33),
    .p_in_4_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_30),
    .p_in_5_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_27),
    .p_in_6_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_24),
    .p_in_7_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_21),
    .p_in_8_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_18),
    .p_in_9_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_15),
    .p_in_10_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_12),
    .p_in_11_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_9),
    .p_in_12_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_6),
    .p_in_13_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_3),
    .p_in_14_sample_M_real_V_read(call_ret_i_process_10_fu_1062_ap_return_0),
    .p_in_15_sample_M_real_V_read(delayline_Array_samp_52_q0),
    .p_in_0_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_43),
    .p_in_1_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_40),
    .p_in_2_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_37),
    .p_in_3_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_34),
    .p_in_4_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_31),
    .p_in_5_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_28),
    .p_in_6_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_25),
    .p_in_7_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_22),
    .p_in_8_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_19),
    .p_in_9_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_16),
    .p_in_10_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_13),
    .p_in_11_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_10),
    .p_in_12_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_7),
    .p_in_13_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_4),
    .p_in_14_sample_M_imag_V_read(call_ret_i_process_10_fu_1062_ap_return_1),
    .p_in_15_sample_M_imag_V_read(delayline_Array_samp_217_q0),
    .p_in_0_valid_read(grp_genChain_6_fu_839_p_in_0_valid_read),
    .p_in_1_valid_read(grp_genChain_6_fu_839_p_in_1_valid_read),
    .p_in_2_valid_read(grp_genChain_6_fu_839_p_in_2_valid_read),
    .p_in_3_valid_read(grp_genChain_6_fu_839_p_in_3_valid_read),
    .p_in_4_valid_read(grp_genChain_6_fu_839_p_in_4_valid_read),
    .p_in_5_valid_read(grp_genChain_6_fu_839_p_in_5_valid_read),
    .p_in_6_valid_read(grp_genChain_6_fu_839_p_in_6_valid_read),
    .p_in_7_valid_read(grp_genChain_6_fu_839_p_in_7_valid_read),
    .p_in_8_valid_read(grp_genChain_6_fu_839_p_in_8_valid_read),
    .p_in_9_valid_read(grp_genChain_6_fu_839_p_in_9_valid_read),
    .p_in_10_valid_read(grp_genChain_6_fu_839_p_in_10_valid_read),
    .p_in_11_valid_read(grp_genChain_6_fu_839_p_in_11_valid_read),
    .p_in_12_valid_read(grp_genChain_6_fu_839_p_in_12_valid_read),
    .p_in_13_valid_read(grp_genChain_6_fu_839_p_in_13_valid_read),
    .p_in_14_valid_read(grp_genChain_6_fu_839_p_in_14_valid_read),
    .p_in_15_valid_read(grp_genChain_6_fu_839_p_in_15_valid_read),
    .ap_return_0(grp_genChain_6_fu_839_ap_return_0),
    .ap_return_1(grp_genChain_6_fu_839_ap_return_1),
    .ap_return_2(grp_genChain_6_fu_839_ap_return_2),
    .ap_return_3(grp_genChain_6_fu_839_ap_return_3),
    .ap_return_4(grp_genChain_6_fu_839_ap_return_4),
    .ap_return_5(grp_genChain_6_fu_839_ap_return_5),
    .ap_return_6(grp_genChain_6_fu_839_ap_return_6),
    .ap_return_7(grp_genChain_6_fu_839_ap_return_7),
    .ap_return_8(grp_genChain_6_fu_839_ap_return_8),
    .ap_return_9(grp_genChain_6_fu_839_ap_return_9),
    .ap_return_10(grp_genChain_6_fu_839_ap_return_10),
    .ap_return_11(grp_genChain_6_fu_839_ap_return_11),
    .ap_return_12(grp_genChain_6_fu_839_ap_return_12),
    .ap_return_13(grp_genChain_6_fu_839_ap_return_13),
    .ap_return_14(grp_genChain_6_fu_839_ap_return_14),
    .ap_return_15(grp_genChain_6_fu_839_ap_return_15),
    .ap_return_16(grp_genChain_6_fu_839_ap_return_16),
    .ap_return_17(grp_genChain_6_fu_839_ap_return_17),
    .ap_return_18(grp_genChain_6_fu_839_ap_return_18),
    .ap_return_19(grp_genChain_6_fu_839_ap_return_19),
    .ap_return_20(grp_genChain_6_fu_839_ap_return_20),
    .ap_return_21(grp_genChain_6_fu_839_ap_return_21),
    .ap_return_22(grp_genChain_6_fu_839_ap_return_22),
    .ap_return_23(grp_genChain_6_fu_839_ap_return_23),
    .ap_return_24(grp_genChain_6_fu_839_ap_return_24),
    .ap_return_25(grp_genChain_6_fu_839_ap_return_25),
    .ap_return_26(grp_genChain_6_fu_839_ap_return_26),
    .ap_return_27(grp_genChain_6_fu_839_ap_return_27),
    .ap_return_28(grp_genChain_6_fu_839_ap_return_28),
    .ap_return_29(grp_genChain_6_fu_839_ap_return_29),
    .ap_return_30(grp_genChain_6_fu_839_ap_return_30),
    .ap_return_31(grp_genChain_6_fu_839_ap_return_31),
    .ap_return_32(grp_genChain_6_fu_839_ap_return_32),
    .ap_return_33(grp_genChain_6_fu_839_ap_return_33),
    .ap_return_34(grp_genChain_6_fu_839_ap_return_34),
    .ap_return_35(grp_genChain_6_fu_839_ap_return_35),
    .ap_return_36(grp_genChain_6_fu_839_ap_return_36),
    .ap_return_37(grp_genChain_6_fu_839_ap_return_37),
    .ap_return_38(grp_genChain_6_fu_839_ap_return_38),
    .ap_return_39(grp_genChain_6_fu_839_ap_return_39),
    .ap_return_40(grp_genChain_6_fu_839_ap_return_40),
    .ap_return_41(grp_genChain_6_fu_839_ap_return_41),
    .ap_return_42(grp_genChain_6_fu_839_ap_return_42),
    .ap_return_43(grp_genChain_6_fu_839_ap_return_43),
    .ap_return_44(grp_genChain_6_fu_839_ap_return_44)
);

process_9 call_ret_process_9_fu_920(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_process_9_fu_920_ap_start),
    .ap_done(call_ret_process_9_fu_920_ap_done),
    .ap_idle(call_ret_process_9_fu_920_ap_idle),
    .ap_ready(call_ret_process_9_fu_920_ap_ready),
    .p_in_0_sample_M_real_V_read(temp_tagged_output_t_reg_2704_pp0_iter9_reg),
    .p_in_1_sample_M_real_V_read(temp_tagged_output_t_3_reg_2719),
    .p_in_2_sample_M_real_V_read(temp_tagged_output_t_6_reg_2734),
    .p_in_3_sample_M_real_V_read(temp_tagged_output_t_9_reg_2749),
    .p_in_4_sample_M_real_V_read(temp_tagged_output_t_12_reg_2764),
    .p_in_5_sample_M_real_V_read(temp_tagged_output_t_15_reg_2779),
    .p_in_6_sample_M_real_V_read(temp_tagged_output_t_18_reg_2794),
    .p_in_7_sample_M_real_V_read(temp_tagged_output_t_21_reg_2809),
    .p_in_8_sample_M_real_V_read(temp_tagged_output_t_24_reg_2824),
    .p_in_9_sample_M_real_V_read(temp_tagged_output_t_27_reg_2839),
    .p_in_10_sample_M_real_V_read(temp_tagged_output_t_30_reg_2854),
    .p_in_11_sample_M_real_V_read(temp_tagged_output_t_33_reg_2869),
    .p_in_12_sample_M_real_V_read(temp_tagged_output_t_36_reg_2884),
    .p_in_13_sample_M_real_V_read(temp_tagged_output_t_39_reg_2899),
    .p_in_14_sample_M_real_V_read(temp_tagged_output_t_42_reg_2914),
    .p_in_15_sample_M_real_V_read(temp_tagged_output_t_45_reg_2929),
    .p_in_0_sample_M_imag_V_read(temp_tagged_output_t_1_reg_2709_pp0_iter9_reg),
    .p_in_1_sample_M_imag_V_read(temp_tagged_output_t_4_reg_2724),
    .p_in_2_sample_M_imag_V_read(temp_tagged_output_t_7_reg_2739),
    .p_in_3_sample_M_imag_V_read(temp_tagged_output_t_10_reg_2754),
    .p_in_4_sample_M_imag_V_read(temp_tagged_output_t_13_reg_2769),
    .p_in_5_sample_M_imag_V_read(temp_tagged_output_t_16_reg_2784),
    .p_in_6_sample_M_imag_V_read(temp_tagged_output_t_19_reg_2799),
    .p_in_7_sample_M_imag_V_read(temp_tagged_output_t_22_reg_2814),
    .p_in_8_sample_M_imag_V_read(temp_tagged_output_t_25_reg_2829),
    .p_in_9_sample_M_imag_V_read(temp_tagged_output_t_28_reg_2844),
    .p_in_10_sample_M_imag_V_read(temp_tagged_output_t_31_reg_2859),
    .p_in_11_sample_M_imag_V_read(temp_tagged_output_t_34_reg_2874),
    .p_in_12_sample_M_imag_V_read(temp_tagged_output_t_37_reg_2889),
    .p_in_13_sample_M_imag_V_read(temp_tagged_output_t_40_reg_2904),
    .p_in_14_sample_M_imag_V_read(temp_tagged_output_t_43_reg_2919),
    .p_in_15_sample_M_imag_V_read(temp_tagged_output_t_46_reg_2934),
    .p_in_0_valid_read(call_ret_process_9_fu_920_p_in_0_valid_read),
    .p_in_1_valid_read(call_ret_process_9_fu_920_p_in_1_valid_read),
    .p_in_2_valid_read(call_ret_process_9_fu_920_p_in_2_valid_read),
    .p_in_3_valid_read(call_ret_process_9_fu_920_p_in_3_valid_read),
    .p_in_4_valid_read(call_ret_process_9_fu_920_p_in_4_valid_read),
    .p_in_5_valid_read(call_ret_process_9_fu_920_p_in_5_valid_read),
    .p_in_6_valid_read(call_ret_process_9_fu_920_p_in_6_valid_read),
    .p_in_7_valid_read(call_ret_process_9_fu_920_p_in_7_valid_read),
    .p_in_8_valid_read(call_ret_process_9_fu_920_p_in_8_valid_read),
    .p_in_9_valid_read(call_ret_process_9_fu_920_p_in_9_valid_read),
    .p_in_10_valid_read(call_ret_process_9_fu_920_p_in_10_valid_read),
    .p_in_11_valid_read(call_ret_process_9_fu_920_p_in_11_valid_read),
    .p_in_12_valid_read(call_ret_process_9_fu_920_p_in_12_valid_read),
    .p_in_13_valid_read(call_ret_process_9_fu_920_p_in_13_valid_read),
    .p_in_14_valid_read(call_ret_process_9_fu_920_p_in_14_valid_read),
    .p_in_15_valid_read(call_ret_process_9_fu_920_p_in_15_valid_read),
    .ap_return_0(call_ret_process_9_fu_920_ap_return_0),
    .ap_return_1(call_ret_process_9_fu_920_ap_return_1),
    .ap_return_2(call_ret_process_9_fu_920_ap_return_2),
    .ap_return_3(call_ret_process_9_fu_920_ap_return_3),
    .ap_return_4(call_ret_process_9_fu_920_ap_return_4),
    .ap_return_5(call_ret_process_9_fu_920_ap_return_5),
    .ap_return_6(call_ret_process_9_fu_920_ap_return_6),
    .ap_return_7(call_ret_process_9_fu_920_ap_return_7),
    .ap_return_8(call_ret_process_9_fu_920_ap_return_8),
    .ap_return_9(call_ret_process_9_fu_920_ap_return_9),
    .ap_return_10(call_ret_process_9_fu_920_ap_return_10),
    .ap_return_11(call_ret_process_9_fu_920_ap_return_11),
    .ap_return_12(call_ret_process_9_fu_920_ap_return_12),
    .ap_return_13(call_ret_process_9_fu_920_ap_return_13),
    .ap_return_14(call_ret_process_9_fu_920_ap_return_14),
    .ap_return_15(call_ret_process_9_fu_920_ap_return_15),
    .ap_return_16(call_ret_process_9_fu_920_ap_return_16),
    .ap_return_17(call_ret_process_9_fu_920_ap_return_17),
    .ap_return_18(call_ret_process_9_fu_920_ap_return_18),
    .ap_return_19(call_ret_process_9_fu_920_ap_return_19),
    .ap_return_20(call_ret_process_9_fu_920_ap_return_20),
    .ap_return_21(call_ret_process_9_fu_920_ap_return_21),
    .ap_return_22(call_ret_process_9_fu_920_ap_return_22),
    .ap_return_23(call_ret_process_9_fu_920_ap_return_23),
    .ap_return_24(call_ret_process_9_fu_920_ap_return_24),
    .ap_return_25(call_ret_process_9_fu_920_ap_return_25),
    .ap_return_26(call_ret_process_9_fu_920_ap_return_26),
    .ap_return_27(call_ret_process_9_fu_920_ap_return_27),
    .ap_return_28(call_ret_process_9_fu_920_ap_return_28),
    .ap_return_29(call_ret_process_9_fu_920_ap_return_29),
    .ap_return_30(call_ret_process_9_fu_920_ap_return_30),
    .ap_return_31(call_ret_process_9_fu_920_ap_return_31),
    .ap_return_32(call_ret_process_9_fu_920_ap_return_32),
    .ap_return_33(call_ret_process_9_fu_920_ap_return_33),
    .ap_return_34(call_ret_process_9_fu_920_ap_return_34),
    .ap_return_35(call_ret_process_9_fu_920_ap_return_35),
    .ap_return_36(call_ret_process_9_fu_920_ap_return_36),
    .ap_return_37(call_ret_process_9_fu_920_ap_return_37),
    .ap_return_38(call_ret_process_9_fu_920_ap_return_38),
    .ap_return_39(call_ret_process_9_fu_920_ap_return_39),
    .ap_return_40(call_ret_process_9_fu_920_ap_return_40),
    .ap_return_41(call_ret_process_9_fu_920_ap_return_41),
    .ap_return_42(call_ret_process_9_fu_920_ap_return_42),
    .ap_return_43(call_ret_process_9_fu_920_ap_return_43),
    .ap_return_44(call_ret_process_9_fu_920_ap_return_44),
    .ap_return_45(call_ret_process_9_fu_920_ap_return_45),
    .ap_return_46(call_ret_process_9_fu_920_ap_return_46),
    .ap_return_47(call_ret_process_9_fu_920_ap_return_47),
    .ap_ce(call_ret_process_9_fu_920_ap_ce)
);

process_10 call_ret_i_process_10_fu_1062(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_i_process_10_fu_1062_ap_start),
    .ap_done(call_ret_i_process_10_fu_1062_ap_done),
    .ap_idle(call_ret_i_process_10_fu_1062_ap_idle),
    .ap_ready(call_ret_i_process_10_fu_1062_ap_ready),
    .p_in_0_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_474),
    .p_in_1_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_3_reg_509),
    .p_in_2_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_5_reg_531),
    .p_in_3_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_7_reg_553),
    .p_in_4_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_9_reg_575),
    .p_in_5_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_11_reg_597),
    .p_in_6_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_13_reg_619),
    .p_in_7_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_15_reg_641),
    .p_in_8_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_17_reg_663),
    .p_in_9_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_19_reg_685),
    .p_in_10_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_21_reg_707),
    .p_in_11_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_23_reg_729),
    .p_in_12_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_25_reg_751),
    .p_in_13_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_27_reg_773),
    .p_in_14_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_29_reg_795),
    .p_in_0_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_1_reg_485),
    .p_in_1_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_4_reg_520),
    .p_in_2_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_6_reg_542),
    .p_in_3_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_8_reg_564),
    .p_in_4_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_10_reg_586),
    .p_in_5_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_12_reg_608),
    .p_in_6_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_14_reg_630),
    .p_in_7_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_16_reg_652),
    .p_in_8_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_18_reg_674),
    .p_in_9_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_20_reg_696),
    .p_in_10_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_22_reg_718),
    .p_in_11_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_24_reg_740),
    .p_in_12_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_26_reg_762),
    .p_in_13_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_28_reg_784),
    .p_in_14_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_30_reg_806),
    .p_in_0_valid_read(call_ret_i_process_10_fu_1062_p_in_0_valid_read),
    .ap_return_0(call_ret_i_process_10_fu_1062_ap_return_0),
    .ap_return_1(call_ret_i_process_10_fu_1062_ap_return_1),
    .ap_return_2(call_ret_i_process_10_fu_1062_ap_return_2),
    .ap_return_3(call_ret_i_process_10_fu_1062_ap_return_3),
    .ap_return_4(call_ret_i_process_10_fu_1062_ap_return_4),
    .ap_return_5(call_ret_i_process_10_fu_1062_ap_return_5),
    .ap_return_6(call_ret_i_process_10_fu_1062_ap_return_6),
    .ap_return_7(call_ret_i_process_10_fu_1062_ap_return_7),
    .ap_return_8(call_ret_i_process_10_fu_1062_ap_return_8),
    .ap_return_9(call_ret_i_process_10_fu_1062_ap_return_9),
    .ap_return_10(call_ret_i_process_10_fu_1062_ap_return_10),
    .ap_return_11(call_ret_i_process_10_fu_1062_ap_return_11),
    .ap_return_12(call_ret_i_process_10_fu_1062_ap_return_12),
    .ap_return_13(call_ret_i_process_10_fu_1062_ap_return_13),
    .ap_return_14(call_ret_i_process_10_fu_1062_ap_return_14),
    .ap_return_15(call_ret_i_process_10_fu_1062_ap_return_15),
    .ap_return_16(call_ret_i_process_10_fu_1062_ap_return_16),
    .ap_return_17(call_ret_i_process_10_fu_1062_ap_return_17),
    .ap_return_18(call_ret_i_process_10_fu_1062_ap_return_18),
    .ap_return_19(call_ret_i_process_10_fu_1062_ap_return_19),
    .ap_return_20(call_ret_i_process_10_fu_1062_ap_return_20),
    .ap_return_21(call_ret_i_process_10_fu_1062_ap_return_21),
    .ap_return_22(call_ret_i_process_10_fu_1062_ap_return_22),
    .ap_return_23(call_ret_i_process_10_fu_1062_ap_return_23),
    .ap_return_24(call_ret_i_process_10_fu_1062_ap_return_24),
    .ap_return_25(call_ret_i_process_10_fu_1062_ap_return_25),
    .ap_return_26(call_ret_i_process_10_fu_1062_ap_return_26),
    .ap_return_27(call_ret_i_process_10_fu_1062_ap_return_27),
    .ap_return_28(call_ret_i_process_10_fu_1062_ap_return_28),
    .ap_return_29(call_ret_i_process_10_fu_1062_ap_return_29),
    .ap_return_30(call_ret_i_process_10_fu_1062_ap_return_30),
    .ap_return_31(call_ret_i_process_10_fu_1062_ap_return_31),
    .ap_return_32(call_ret_i_process_10_fu_1062_ap_return_32),
    .ap_return_33(call_ret_i_process_10_fu_1062_ap_return_33),
    .ap_return_34(call_ret_i_process_10_fu_1062_ap_return_34),
    .ap_return_35(call_ret_i_process_10_fu_1062_ap_return_35),
    .ap_return_36(call_ret_i_process_10_fu_1062_ap_return_36),
    .ap_return_37(call_ret_i_process_10_fu_1062_ap_return_37),
    .ap_return_38(call_ret_i_process_10_fu_1062_ap_return_38),
    .ap_return_39(call_ret_i_process_10_fu_1062_ap_return_39),
    .ap_return_40(call_ret_i_process_10_fu_1062_ap_return_40),
    .ap_return_41(call_ret_i_process_10_fu_1062_ap_return_41),
    .ap_return_42(call_ret_i_process_10_fu_1062_ap_return_42),
    .ap_return_43(call_ret_i_process_10_fu_1062_ap_return_43),
    .ap_return_44(call_ret_i_process_10_fu_1062_ap_return_44),
    .ap_ce(call_ret_i_process_10_fu_1062_ap_ce)
);

fft_top_mux_164_11iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
fft_top_mux_164_11iI_U562(
    .din0(call_ret_i_process_10_fu_1062_ap_return_42),
    .din1(call_ret_i_process_10_fu_1062_ap_return_39),
    .din2(call_ret_i_process_10_fu_1062_ap_return_36),
    .din3(call_ret_i_process_10_fu_1062_ap_return_33),
    .din4(call_ret_i_process_10_fu_1062_ap_return_30),
    .din5(call_ret_i_process_10_fu_1062_ap_return_27),
    .din6(call_ret_i_process_10_fu_1062_ap_return_24),
    .din7(call_ret_i_process_10_fu_1062_ap_return_21),
    .din8(call_ret_i_process_10_fu_1062_ap_return_18),
    .din9(call_ret_i_process_10_fu_1062_ap_return_15),
    .din10(call_ret_i_process_10_fu_1062_ap_return_12),
    .din11(call_ret_i_process_10_fu_1062_ap_return_9),
    .din12(call_ret_i_process_10_fu_1062_ap_return_6),
    .din13(call_ret_i_process_10_fu_1062_ap_return_3),
    .din14(call_ret_i_process_10_fu_1062_ap_return_0),
    .din15(delayline_Array_samp_52_q0),
    .din16(control_bits_V),
    .dout(temp_tagged_output_t_fu_1904_p18)
);

fft_top_mux_164_11iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
fft_top_mux_164_11iI_U563(
    .din0(call_ret_i_process_10_fu_1062_ap_return_43),
    .din1(call_ret_i_process_10_fu_1062_ap_return_40),
    .din2(call_ret_i_process_10_fu_1062_ap_return_37),
    .din3(call_ret_i_process_10_fu_1062_ap_return_34),
    .din4(call_ret_i_process_10_fu_1062_ap_return_31),
    .din5(call_ret_i_process_10_fu_1062_ap_return_28),
    .din6(call_ret_i_process_10_fu_1062_ap_return_25),
    .din7(call_ret_i_process_10_fu_1062_ap_return_22),
    .din8(call_ret_i_process_10_fu_1062_ap_return_19),
    .din9(call_ret_i_process_10_fu_1062_ap_return_16),
    .din10(call_ret_i_process_10_fu_1062_ap_return_13),
    .din11(call_ret_i_process_10_fu_1062_ap_return_10),
    .din12(call_ret_i_process_10_fu_1062_ap_return_7),
    .din13(call_ret_i_process_10_fu_1062_ap_return_4),
    .din14(call_ret_i_process_10_fu_1062_ap_return_1),
    .din15(delayline_Array_samp_217_q0),
    .din16(control_bits_V),
    .dout(temp_tagged_output_t_1_fu_1942_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U564(
    .din0(call_ret_i_process_10_fu_1062_ap_return_44),
    .din1(call_ret_i_process_10_fu_1062_ap_return_41),
    .din2(call_ret_i_process_10_fu_1062_ap_return_38),
    .din3(call_ret_i_process_10_fu_1062_ap_return_35),
    .din4(call_ret_i_process_10_fu_1062_ap_return_32),
    .din5(call_ret_i_process_10_fu_1062_ap_return_29),
    .din6(call_ret_i_process_10_fu_1062_ap_return_26),
    .din7(call_ret_i_process_10_fu_1062_ap_return_23),
    .din8(call_ret_i_process_10_fu_1062_ap_return_20),
    .din9(call_ret_i_process_10_fu_1062_ap_return_17),
    .din10(call_ret_i_process_10_fu_1062_ap_return_14),
    .din11(call_ret_i_process_10_fu_1062_ap_return_11),
    .din12(call_ret_i_process_10_fu_1062_ap_return_8),
    .din13(call_ret_i_process_10_fu_1062_ap_return_5),
    .din14(call_ret_i_process_10_fu_1062_ap_return_2),
    .din15(delayline_Array_vali_49_q0),
    .din16(control_bits_V),
    .dout(temp_tagged_output_t_2_fu_1980_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2693_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_i_process_10_fu_1062_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op125_call_state4_state3 == 1'b1))) begin
            call_ret_i_process_10_fu_1062_ap_start_reg <= 1'b1;
        end else if ((call_ret_i_process_10_fu_1062_ap_ready == 1'b1)) begin
            call_ret_i_process_10_fu_1062_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_process_9_fu_920_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_op231_call_state12_state11 == 1'b1))) begin
            call_ret_process_9_fu_920_ap_start_reg <= 1'b1;
        end else if ((call_ret_process_9_fu_920_ap_ready == 1'b1)) begin
            call_ret_process_9_fu_920_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_genChain_6_fu_839_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op178_call_state4_state3 == 1'b1))) begin
            grp_genChain_6_fu_839_ap_start_reg <= 1'b1;
        end else if ((grp_genChain_6_fu_839_ap_ready == 1'b1)) begin
            grp_genChain_6_fu_839_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586 <= {{p_sampleIn_V_superSample_dout[335:320]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_10_reg_586;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597 <= {{p_sampleIn_V_superSample_dout[95:80]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_11_reg_597;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608 <= {{p_sampleIn_V_superSample_dout[351:336]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_12_reg_608;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619 <= {{p_sampleIn_V_superSample_dout[111:96]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_13_reg_619;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630 <= {{p_sampleIn_V_superSample_dout[367:352]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_14_reg_630;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641 <= {{p_sampleIn_V_superSample_dout[127:112]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_15_reg_641;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652 <= {{p_sampleIn_V_superSample_dout[383:368]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_16_reg_652;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663 <= {{p_sampleIn_V_superSample_dout[143:128]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_17_reg_663;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674 <= {{p_sampleIn_V_superSample_dout[399:384]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_18_reg_674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685 <= {{p_sampleIn_V_superSample_dout[159:144]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_19_reg_685;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485 <= {{p_sampleIn_V_superSample_dout[271:256]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_1_reg_485;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696 <= {{p_sampleIn_V_superSample_dout[415:400]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_20_reg_696;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707 <= {{p_sampleIn_V_superSample_dout[175:160]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_21_reg_707;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718 <= {{p_sampleIn_V_superSample_dout[431:416]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_22_reg_718;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729 <= {{p_sampleIn_V_superSample_dout[191:176]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_23_reg_729;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740 <= {{p_sampleIn_V_superSample_dout[447:432]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_24_reg_740;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751 <= {{p_sampleIn_V_superSample_dout[207:192]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_25_reg_751;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762 <= {{p_sampleIn_V_superSample_dout[463:448]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_26_reg_762;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773 <= {{p_sampleIn_V_superSample_dout[223:208]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_27_reg_773;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784 <= {{p_sampleIn_V_superSample_dout[479:464]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_28_reg_784;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795 <= {{p_sampleIn_V_superSample_dout[239:224]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_29_reg_795;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496 <= 1'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_2_reg_496;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806 <= {{p_sampleIn_V_superSample_dout[495:480]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_30_reg_806;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817 <= {{p_sampleIn_V_superSample_dout[255:240]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_31_reg_817;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828 <= {{p_sampleIn_V_superSample_dout[511:496]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_32_reg_828;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509 <= {{p_sampleIn_V_superSample_dout[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_3_reg_509;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520 <= {{p_sampleIn_V_superSample_dout[287:272]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_4_reg_520;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531 <= {{p_sampleIn_V_superSample_dout[47:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_5_reg_531;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542 <= {{p_sampleIn_V_superSample_dout[303:288]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_6_reg_542;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553 <= {{p_sampleIn_V_superSample_dout[63:48]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_7_reg_553;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564 <= {{p_sampleIn_V_superSample_dout[319:304]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_8_reg_564;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575 <= {{p_sampleIn_V_superSample_dout[79:64]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_9_reg_575;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1212_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474 <= 16'd0;
        end else if ((empty_n_fu_1212_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474 <= trunc_ln203_fu_1220_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_474;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1133)) begin
        if ((icmp_ln879_fu_1588_p2 == 1'd1)) begin
            pf_count_V <= 4'd0;
        end else if ((icmp_ln879_fu_1588_p2 == 1'd0)) begin
            pf_count_V <= add_ln700_fu_1594_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2693 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_047_reg_460 <= t_reg_2688;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2693 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_047_reg_460 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_3_l_reg_2700_pp0_iter9_reg == 1'd0) | (empty_n_reg_2524_pp0_iter9_reg == 1'd1)))) begin
        and_ln498_14_reg_3104 <= and_ln498_14_fu_2479_p2;
        commuted_output_samp_10_reg_2999 <= call_ret_process_9_fu_920_ap_return_12;
        commuted_output_samp_11_reg_3004 <= call_ret_process_9_fu_920_ap_return_13;
        commuted_output_samp_12_reg_3009 <= call_ret_process_9_fu_920_ap_return_14;
        commuted_output_samp_13_reg_3014 <= call_ret_process_9_fu_920_ap_return_15;
        commuted_output_samp_14_reg_3019 <= call_ret_process_9_fu_920_ap_return_16;
        commuted_output_samp_15_reg_3024 <= call_ret_process_9_fu_920_ap_return_17;
        commuted_output_samp_16_reg_3029 <= call_ret_process_9_fu_920_ap_return_18;
        commuted_output_samp_17_reg_3034 <= call_ret_process_9_fu_920_ap_return_19;
        commuted_output_samp_18_reg_3039 <= call_ret_process_9_fu_920_ap_return_20;
        commuted_output_samp_19_reg_3044 <= call_ret_process_9_fu_920_ap_return_21;
        commuted_output_samp_1_reg_2949 <= call_ret_process_9_fu_920_ap_return_0;
        commuted_output_samp_20_reg_3049 <= call_ret_process_9_fu_920_ap_return_22;
        commuted_output_samp_21_reg_3054 <= call_ret_process_9_fu_920_ap_return_23;
        commuted_output_samp_22_reg_3059 <= call_ret_process_9_fu_920_ap_return_24;
        commuted_output_samp_23_reg_3064 <= call_ret_process_9_fu_920_ap_return_25;
        commuted_output_samp_24_reg_3069 <= call_ret_process_9_fu_920_ap_return_26;
        commuted_output_samp_25_reg_3074 <= call_ret_process_9_fu_920_ap_return_27;
        commuted_output_samp_26_reg_3079 <= call_ret_process_9_fu_920_ap_return_28;
        commuted_output_samp_27_reg_3084 <= call_ret_process_9_fu_920_ap_return_29;
        commuted_output_samp_28_reg_3089 <= call_ret_process_9_fu_920_ap_return_30;
        commuted_output_samp_29_reg_3094 <= call_ret_process_9_fu_920_ap_return_31;
        commuted_output_samp_2_reg_2954 <= call_ret_process_9_fu_920_ap_return_3;
        commuted_output_samp_30_reg_3099 <= call_ret_process_9_fu_920_ap_return_32;
        commuted_output_samp_31_reg_2994 <= call_ret_process_9_fu_920_ap_return_11;
        commuted_output_samp_3_reg_2959 <= call_ret_process_9_fu_920_ap_return_4;
        commuted_output_samp_4_reg_2964 <= call_ret_process_9_fu_920_ap_return_5;
        commuted_output_samp_5_reg_2969 <= call_ret_process_9_fu_920_ap_return_6;
        commuted_output_samp_6_reg_2974 <= call_ret_process_9_fu_920_ap_return_7;
        commuted_output_samp_7_reg_2979 <= call_ret_process_9_fu_920_ap_return_8;
        commuted_output_samp_8_reg_2984 <= call_ret_process_9_fu_920_ap_return_9;
        commuted_output_samp_9_reg_2989 <= call_ret_process_9_fu_920_ap_return_10;
        commuted_output_samp_reg_2944 <= call_ret_process_9_fu_920_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_10_reg_586 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_11_reg_597 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_12_reg_608 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_13_reg_619 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_14_reg_630 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_15_reg_641 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_16_reg_652 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_17_reg_663 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_18_reg_674 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_19_reg_685 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_1_reg_485 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_20_reg_696 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_21_reg_707 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_22_reg_718 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_23_reg_729 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_24_reg_740 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_25_reg_751 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_26_reg_762 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_27_reg_773 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_28_reg_784 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_29_reg_795 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_2_reg_496 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_30_reg_806 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_31_reg_817 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_32_reg_828 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_3_reg_509 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_4_reg_520 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_5_reg_531 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_6_reg_542 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_7_reg_553 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_8_reg_564 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_9_reg_575 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_474 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2524 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_bits_V <= control_count_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2524 == 1'd1) & (icmp_ln879_fu_1588_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_count_V <= add_ln700_1_fu_1612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_fu_1212_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall_3 <= icmp_ln457_fu_1550_p2;
        sample_in_read_count_1 <= add_ln700_2_fu_1544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2524 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall_3_l_reg_2700 <= delay_line_stall_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        delay_line_stall_3_l_reg_2700_pp0_iter10_reg <= delay_line_stall_3_l_reg_2700_pp0_iter9_reg;
        delay_line_stall_3_l_reg_2700_pp0_iter2_reg <= delay_line_stall_3_l_reg_2700;
        delay_line_stall_3_l_reg_2700_pp0_iter3_reg <= delay_line_stall_3_l_reg_2700_pp0_iter2_reg;
        delay_line_stall_3_l_reg_2700_pp0_iter4_reg <= delay_line_stall_3_l_reg_2700_pp0_iter3_reg;
        delay_line_stall_3_l_reg_2700_pp0_iter5_reg <= delay_line_stall_3_l_reg_2700_pp0_iter4_reg;
        delay_line_stall_3_l_reg_2700_pp0_iter6_reg <= delay_line_stall_3_l_reg_2700_pp0_iter5_reg;
        delay_line_stall_3_l_reg_2700_pp0_iter7_reg <= delay_line_stall_3_l_reg_2700_pp0_iter6_reg;
        delay_line_stall_3_l_reg_2700_pp0_iter8_reg <= delay_line_stall_3_l_reg_2700_pp0_iter7_reg;
        delay_line_stall_3_l_reg_2700_pp0_iter9_reg <= delay_line_stall_3_l_reg_2700_pp0_iter8_reg;
        empty_n_reg_2524_pp0_iter10_reg <= empty_n_reg_2524_pp0_iter9_reg;
        empty_n_reg_2524_pp0_iter2_reg <= empty_n_reg_2524_pp0_iter1_reg;
        empty_n_reg_2524_pp0_iter3_reg <= empty_n_reg_2524_pp0_iter2_reg;
        empty_n_reg_2524_pp0_iter4_reg <= empty_n_reg_2524_pp0_iter3_reg;
        empty_n_reg_2524_pp0_iter5_reg <= empty_n_reg_2524_pp0_iter4_reg;
        empty_n_reg_2524_pp0_iter6_reg <= empty_n_reg_2524_pp0_iter5_reg;
        empty_n_reg_2524_pp0_iter7_reg <= empty_n_reg_2524_pp0_iter6_reg;
        empty_n_reg_2524_pp0_iter8_reg <= empty_n_reg_2524_pp0_iter7_reg;
        empty_n_reg_2524_pp0_iter9_reg <= empty_n_reg_2524_pp0_iter8_reg;
        icmp_ln436_reg_2693_pp0_iter10_reg <= icmp_ln436_reg_2693_pp0_iter9_reg;
        icmp_ln436_reg_2693_pp0_iter2_reg <= icmp_ln436_reg_2693_pp0_iter1_reg;
        icmp_ln436_reg_2693_pp0_iter3_reg <= icmp_ln436_reg_2693_pp0_iter2_reg;
        icmp_ln436_reg_2693_pp0_iter4_reg <= icmp_ln436_reg_2693_pp0_iter3_reg;
        icmp_ln436_reg_2693_pp0_iter5_reg <= icmp_ln436_reg_2693_pp0_iter4_reg;
        icmp_ln436_reg_2693_pp0_iter6_reg <= icmp_ln436_reg_2693_pp0_iter5_reg;
        icmp_ln436_reg_2693_pp0_iter7_reg <= icmp_ln436_reg_2693_pp0_iter6_reg;
        icmp_ln436_reg_2693_pp0_iter8_reg <= icmp_ln436_reg_2693_pp0_iter7_reg;
        icmp_ln436_reg_2693_pp0_iter9_reg <= icmp_ln436_reg_2693_pp0_iter8_reg;
        temp_tagged_output_t_1_reg_2709_pp0_iter3_reg <= temp_tagged_output_t_1_reg_2709;
        temp_tagged_output_t_1_reg_2709_pp0_iter4_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter3_reg;
        temp_tagged_output_t_1_reg_2709_pp0_iter5_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter4_reg;
        temp_tagged_output_t_1_reg_2709_pp0_iter6_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter5_reg;
        temp_tagged_output_t_1_reg_2709_pp0_iter7_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter6_reg;
        temp_tagged_output_t_1_reg_2709_pp0_iter8_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter7_reg;
        temp_tagged_output_t_1_reg_2709_pp0_iter9_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter8_reg;
        temp_tagged_output_t_2_reg_2714_pp0_iter3_reg <= temp_tagged_output_t_2_reg_2714;
        temp_tagged_output_t_2_reg_2714_pp0_iter4_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter3_reg;
        temp_tagged_output_t_2_reg_2714_pp0_iter5_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter4_reg;
        temp_tagged_output_t_2_reg_2714_pp0_iter6_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter5_reg;
        temp_tagged_output_t_2_reg_2714_pp0_iter7_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter6_reg;
        temp_tagged_output_t_2_reg_2714_pp0_iter8_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter7_reg;
        temp_tagged_output_t_2_reg_2714_pp0_iter9_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter8_reg;
        temp_tagged_output_t_reg_2704_pp0_iter3_reg <= temp_tagged_output_t_reg_2704;
        temp_tagged_output_t_reg_2704_pp0_iter4_reg <= temp_tagged_output_t_reg_2704_pp0_iter3_reg;
        temp_tagged_output_t_reg_2704_pp0_iter5_reg <= temp_tagged_output_t_reg_2704_pp0_iter4_reg;
        temp_tagged_output_t_reg_2704_pp0_iter6_reg <= temp_tagged_output_t_reg_2704_pp0_iter5_reg;
        temp_tagged_output_t_reg_2704_pp0_iter7_reg <= temp_tagged_output_t_reg_2704_pp0_iter6_reg;
        temp_tagged_output_t_reg_2704_pp0_iter8_reg <= temp_tagged_output_t_reg_2704_pp0_iter7_reg;
        temp_tagged_output_t_reg_2704_pp0_iter9_reg <= temp_tagged_output_t_reg_2704_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_reg_2524 <= p_sampleIn_V_superSa_nbread_fu_432_p2_0;
        empty_n_reg_2524_pp0_iter1_reg <= empty_n_reg_2524;
        icmp_ln436_reg_2693 <= icmp_ln436_fu_1568_p2;
        icmp_ln436_reg_2693_pp0_iter1_reg <= icmp_ln436_reg_2693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_reg_2688 <= t_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_3_l_reg_2700_pp0_iter8_reg == 1'd0) | (empty_n_reg_2524_pp0_iter8_reg == 1'd1)))) begin
        temp_tagged_output_t_10_reg_2754 <= grp_genChain_6_fu_839_ap_return_7;
        temp_tagged_output_t_11_reg_2759 <= grp_genChain_6_fu_839_ap_return_8;
        temp_tagged_output_t_12_reg_2764 <= grp_genChain_6_fu_839_ap_return_9;
        temp_tagged_output_t_13_reg_2769 <= grp_genChain_6_fu_839_ap_return_10;
        temp_tagged_output_t_14_reg_2774 <= grp_genChain_6_fu_839_ap_return_11;
        temp_tagged_output_t_15_reg_2779 <= grp_genChain_6_fu_839_ap_return_12;
        temp_tagged_output_t_16_reg_2784 <= grp_genChain_6_fu_839_ap_return_13;
        temp_tagged_output_t_17_reg_2789 <= grp_genChain_6_fu_839_ap_return_14;
        temp_tagged_output_t_18_reg_2794 <= grp_genChain_6_fu_839_ap_return_15;
        temp_tagged_output_t_19_reg_2799 <= grp_genChain_6_fu_839_ap_return_16;
        temp_tagged_output_t_20_reg_2804 <= grp_genChain_6_fu_839_ap_return_17;
        temp_tagged_output_t_21_reg_2809 <= grp_genChain_6_fu_839_ap_return_18;
        temp_tagged_output_t_22_reg_2814 <= grp_genChain_6_fu_839_ap_return_19;
        temp_tagged_output_t_23_reg_2819 <= grp_genChain_6_fu_839_ap_return_20;
        temp_tagged_output_t_24_reg_2824 <= grp_genChain_6_fu_839_ap_return_21;
        temp_tagged_output_t_25_reg_2829 <= grp_genChain_6_fu_839_ap_return_22;
        temp_tagged_output_t_26_reg_2834 <= grp_genChain_6_fu_839_ap_return_23;
        temp_tagged_output_t_27_reg_2839 <= grp_genChain_6_fu_839_ap_return_24;
        temp_tagged_output_t_28_reg_2844 <= grp_genChain_6_fu_839_ap_return_25;
        temp_tagged_output_t_29_reg_2849 <= grp_genChain_6_fu_839_ap_return_26;
        temp_tagged_output_t_30_reg_2854 <= grp_genChain_6_fu_839_ap_return_27;
        temp_tagged_output_t_31_reg_2859 <= grp_genChain_6_fu_839_ap_return_28;
        temp_tagged_output_t_32_reg_2864 <= grp_genChain_6_fu_839_ap_return_29;
        temp_tagged_output_t_33_reg_2869 <= grp_genChain_6_fu_839_ap_return_30;
        temp_tagged_output_t_34_reg_2874 <= grp_genChain_6_fu_839_ap_return_31;
        temp_tagged_output_t_35_reg_2879 <= grp_genChain_6_fu_839_ap_return_32;
        temp_tagged_output_t_36_reg_2884 <= grp_genChain_6_fu_839_ap_return_33;
        temp_tagged_output_t_37_reg_2889 <= grp_genChain_6_fu_839_ap_return_34;
        temp_tagged_output_t_38_reg_2894 <= grp_genChain_6_fu_839_ap_return_35;
        temp_tagged_output_t_39_reg_2899 <= grp_genChain_6_fu_839_ap_return_36;
        temp_tagged_output_t_3_reg_2719 <= grp_genChain_6_fu_839_ap_return_0;
        temp_tagged_output_t_40_reg_2904 <= grp_genChain_6_fu_839_ap_return_37;
        temp_tagged_output_t_41_reg_2909 <= grp_genChain_6_fu_839_ap_return_38;
        temp_tagged_output_t_42_reg_2914 <= grp_genChain_6_fu_839_ap_return_39;
        temp_tagged_output_t_43_reg_2919 <= grp_genChain_6_fu_839_ap_return_40;
        temp_tagged_output_t_44_reg_2924 <= grp_genChain_6_fu_839_ap_return_41;
        temp_tagged_output_t_45_reg_2929 <= grp_genChain_6_fu_839_ap_return_42;
        temp_tagged_output_t_46_reg_2934 <= grp_genChain_6_fu_839_ap_return_43;
        temp_tagged_output_t_47_reg_2939 <= grp_genChain_6_fu_839_ap_return_44;
        temp_tagged_output_t_4_reg_2724 <= grp_genChain_6_fu_839_ap_return_1;
        temp_tagged_output_t_5_reg_2729 <= grp_genChain_6_fu_839_ap_return_2;
        temp_tagged_output_t_6_reg_2734 <= grp_genChain_6_fu_839_ap_return_3;
        temp_tagged_output_t_7_reg_2739 <= grp_genChain_6_fu_839_ap_return_4;
        temp_tagged_output_t_8_reg_2744 <= grp_genChain_6_fu_839_ap_return_5;
        temp_tagged_output_t_9_reg_2749 <= grp_genChain_6_fu_839_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1)))) begin
        temp_tagged_output_t_1_reg_2709 <= temp_tagged_output_t_1_fu_1942_p18;
        temp_tagged_output_t_2_reg_2714 <= temp_tagged_output_t_2_fu_1980_p18;
        temp_tagged_output_t_reg_2704 <= temp_tagged_output_t_fu_1904_p18;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2693_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_903)) begin
        if ((icmp_ln436_reg_2693 == 1'd1)) begin
            ap_phi_mux_t_047_phi_fu_464_p6 = 9'd0;
        end else if ((icmp_ln436_reg_2693 == 1'd0)) begin
            ap_phi_mux_t_047_phi_fu_464_p6 = t_reg_2688;
        end else begin
            ap_phi_mux_t_047_phi_fu_464_p6 = t_047_reg_460;
        end
    end else begin
        ap_phi_mux_t_047_phi_fu_464_p6 = t_047_reg_460;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_fu_1568_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to10 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_i_process_10_fu_1062_ap_ce = 1'b1;
    end else begin
        call_ret_i_process_10_fu_1062_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp231) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_process_9_fu_920_ap_ce = 1'b1;
    end else begin
        call_ret_process_9_fu_920_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1)))) begin
        control_delayline_Ar_54_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1)))) begin
        control_delayline_Ar_54_we0 = 1'd1;
    end else begin
        control_delayline_Ar_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_217_ce0 = 1'd1;
    end else begin
        delayline_Array_samp_217_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_217_we0 = 1'd1;
    end else begin
        delayline_Array_samp_217_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_52_ce0 = 1'd1;
    end else begin
        delayline_Array_samp_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_52_we0 = 1'd1;
    end else begin
        delayline_Array_samp_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_vali_49_ce0 = 1'd1;
    end else begin
        delayline_Array_vali_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_vali_49_we0 = 1'd1;
    end else begin
        delayline_Array_vali_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp178) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_genChain_6_fu_839_ap_ce = 1'b1;
    end else begin
        grp_genChain_6_fu_839_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_sampleIn_V_superSample_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_sampleIn_V_superSample_read = 1'b1;
    end else begin
        p_sampleIn_V_superSample_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_sampleOut_V_superSample_blk_n = p_sampleOut_V_superSample_full_n;
    end else begin
        p_sampleOut_V_superSample_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1))) begin
        p_sampleOut_V_superSample_write = 1'b1;
    end else begin
        p_sampleOut_V_superSample_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_1612_p2 = (control_count_V + 4'd1);

assign add_ln700_2_fu_1544_p2 = (sample_in_read_count_1 + 8'd1);

assign add_ln700_fu_1594_p2 = (pf_count_V + 4'd1);

assign and_ln498_10_fu_2455_p2 = (call_ret_process_9_fu_920_ap_return_45 & call_ret_process_9_fu_920_ap_return_44);

assign and_ln498_11_fu_2461_p2 = (call_ret_process_9_fu_920_ap_return_47 & call_ret_process_9_fu_920_ap_return_46);

assign and_ln498_12_fu_2467_p2 = (and_ln498_11_fu_2461_p2 & and_ln498_10_fu_2455_p2);

assign and_ln498_13_fu_2473_p2 = (and_ln498_9_fu_2449_p2 & and_ln498_12_fu_2467_p2);

assign and_ln498_14_fu_2479_p2 = (and_ln498_6_fu_2431_p2 & and_ln498_13_fu_2473_p2);

assign and_ln498_1_fu_2401_p2 = (call_ret_process_9_fu_920_ap_return_35 & call_ret_process_9_fu_920_ap_return_34);

assign and_ln498_2_fu_2407_p2 = (and_ln498_fu_2395_p2 & and_ln498_1_fu_2401_p2);

assign and_ln498_3_fu_2413_p2 = (call_ret_process_9_fu_920_ap_return_37 & call_ret_process_9_fu_920_ap_return_36);

assign and_ln498_4_fu_2419_p2 = (call_ret_process_9_fu_920_ap_return_39 & call_ret_process_9_fu_920_ap_return_38);

assign and_ln498_5_fu_2425_p2 = (and_ln498_4_fu_2419_p2 & and_ln498_3_fu_2413_p2);

assign and_ln498_6_fu_2431_p2 = (and_ln498_5_fu_2425_p2 & and_ln498_2_fu_2407_p2);

assign and_ln498_7_fu_2437_p2 = (call_ret_process_9_fu_920_ap_return_41 & call_ret_process_9_fu_920_ap_return_40);

assign and_ln498_8_fu_2443_p2 = (call_ret_process_9_fu_920_ap_return_43 & call_ret_process_9_fu_920_ap_return_42);

assign and_ln498_9_fu_2449_p2 = (and_ln498_8_fu_2443_p2 & and_ln498_7_fu_2437_p2);

assign and_ln498_fu_2395_p2 = (call_ret_process_9_fu_920_ap_return_33 & call_ret_process_9_fu_920_ap_return_2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp178 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp231 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op297_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call102 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op297_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call3 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op297_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call56 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op297_write_state13 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1133 = ((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2524 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_76 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_903 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_10_reg_586 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_11_reg_597 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_12_reg_608 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_13_reg_619 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_14_reg_630 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_15_reg_641 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_16_reg_652 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_17_reg_663 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_18_reg_674 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_19_reg_685 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_1_reg_485 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_20_reg_696 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_21_reg_707 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_22_reg_718 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_23_reg_729 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_24_reg_740 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_25_reg_751 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_26_reg_762 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_27_reg_773 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_28_reg_784 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_29_reg_795 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_2_reg_496 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_30_reg_806 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_31_reg_817 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_32_reg_828 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_3_reg_509 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_4_reg_520 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_5_reg_531 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_6_reg_542 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_7_reg_553 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_8_reg_564 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_9_reg_575 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_474 = 'bx;

always @ (*) begin
    ap_predicate_op125_call_state4 = ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op125_call_state4_state3 = ((delay_line_stall_3 == 1'd0) | (empty_n_reg_2524 == 1'd1));
end

always @ (*) begin
    ap_predicate_op178_call_state4 = ((delay_line_stall_3_l_reg_2700 == 1'd0) | (empty_n_reg_2524_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op178_call_state4_state3 = ((delay_line_stall_3 == 1'd0) | (empty_n_reg_2524 == 1'd1));
end

always @ (*) begin
    ap_predicate_op231_call_state12 = ((delay_line_stall_3_l_reg_2700_pp0_iter9_reg == 1'd0) | (empty_n_reg_2524_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op231_call_state12_state11 = ((delay_line_stall_3_l_reg_2700_pp0_iter8_reg == 1'd0) | (empty_n_reg_2524_pp0_iter8_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op297_write_state13 = (((empty_n_reg_2524_pp0_iter10_reg == 1'd1) & (1'd1 == and_ln498_14_reg_3104)) | ((delay_line_stall_3_l_reg_2700_pp0_iter10_reg == 1'd0) & (1'd1 == and_ln498_14_reg_3104)));
end

assign call_ret_i_process_10_fu_1062_ap_start = call_ret_i_process_10_fu_1062_ap_start_reg;

assign call_ret_i_process_10_fu_1062_p_in_0_valid_read = ap_phi_reg_pp0_iter2_temp_tagged_input_tr_2_reg_496;

assign call_ret_process_9_fu_920_ap_start = call_ret_process_9_fu_920_ap_start_reg;

assign call_ret_process_9_fu_920_p_in_0_valid_read = temp_tagged_output_t_2_reg_2714_pp0_iter9_reg;

assign call_ret_process_9_fu_920_p_in_10_valid_read = temp_tagged_output_t_32_reg_2864;

assign call_ret_process_9_fu_920_p_in_11_valid_read = temp_tagged_output_t_35_reg_2879;

assign call_ret_process_9_fu_920_p_in_12_valid_read = temp_tagged_output_t_38_reg_2894;

assign call_ret_process_9_fu_920_p_in_13_valid_read = temp_tagged_output_t_41_reg_2909;

assign call_ret_process_9_fu_920_p_in_14_valid_read = temp_tagged_output_t_44_reg_2924;

assign call_ret_process_9_fu_920_p_in_15_valid_read = temp_tagged_output_t_47_reg_2939;

assign call_ret_process_9_fu_920_p_in_1_valid_read = temp_tagged_output_t_5_reg_2729;

assign call_ret_process_9_fu_920_p_in_2_valid_read = temp_tagged_output_t_8_reg_2744;

assign call_ret_process_9_fu_920_p_in_3_valid_read = temp_tagged_output_t_11_reg_2759;

assign call_ret_process_9_fu_920_p_in_4_valid_read = temp_tagged_output_t_14_reg_2774;

assign call_ret_process_9_fu_920_p_in_5_valid_read = temp_tagged_output_t_17_reg_2789;

assign call_ret_process_9_fu_920_p_in_6_valid_read = temp_tagged_output_t_20_reg_2804;

assign call_ret_process_9_fu_920_p_in_7_valid_read = temp_tagged_output_t_23_reg_2819;

assign call_ret_process_9_fu_920_p_in_8_valid_read = temp_tagged_output_t_26_reg_2834;

assign call_ret_process_9_fu_920_p_in_9_valid_read = temp_tagged_output_t_29_reg_2849;

assign empty_n_fu_1212_p1 = p_sampleIn_V_superSa_nbread_fu_432_p2_0;

assign grp_genChain_6_fu_839_ap_start = grp_genChain_6_fu_839_ap_start_reg;

assign grp_genChain_6_fu_839_control_bits_V_119 = control_delayline_Ar_54_q0[3:0];

assign grp_genChain_6_fu_839_p_in_0_valid_read = call_ret_i_process_10_fu_1062_ap_return_44;

assign grp_genChain_6_fu_839_p_in_10_valid_read = call_ret_i_process_10_fu_1062_ap_return_14;

assign grp_genChain_6_fu_839_p_in_11_valid_read = call_ret_i_process_10_fu_1062_ap_return_11;

assign grp_genChain_6_fu_839_p_in_12_valid_read = call_ret_i_process_10_fu_1062_ap_return_8;

assign grp_genChain_6_fu_839_p_in_13_valid_read = call_ret_i_process_10_fu_1062_ap_return_5;

assign grp_genChain_6_fu_839_p_in_14_valid_read = call_ret_i_process_10_fu_1062_ap_return_2;

assign grp_genChain_6_fu_839_p_in_15_valid_read = delayline_Array_vali_49_q0;

assign grp_genChain_6_fu_839_p_in_1_valid_read = call_ret_i_process_10_fu_1062_ap_return_41;

assign grp_genChain_6_fu_839_p_in_2_valid_read = call_ret_i_process_10_fu_1062_ap_return_38;

assign grp_genChain_6_fu_839_p_in_3_valid_read = call_ret_i_process_10_fu_1062_ap_return_35;

assign grp_genChain_6_fu_839_p_in_4_valid_read = call_ret_i_process_10_fu_1062_ap_return_32;

assign grp_genChain_6_fu_839_p_in_5_valid_read = call_ret_i_process_10_fu_1062_ap_return_29;

assign grp_genChain_6_fu_839_p_in_6_valid_read = call_ret_i_process_10_fu_1062_ap_return_26;

assign grp_genChain_6_fu_839_p_in_7_valid_read = call_ret_i_process_10_fu_1062_ap_return_23;

assign grp_genChain_6_fu_839_p_in_8_valid_read = call_ret_i_process_10_fu_1062_ap_return_20;

assign grp_genChain_6_fu_839_p_in_9_valid_read = call_ret_i_process_10_fu_1062_ap_return_17;

assign icmp_ln436_fu_1568_p2 = ((ap_phi_mux_t_047_phi_fu_464_p6 == 9'd495) ? 1'b1 : 1'b0);

assign icmp_ln457_fu_1550_p2 = ((sample_in_read_count_1 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1588_p2 = ((pf_count_V == 4'd15) ? 1'b1 : 1'b0);

assign p_sampleIn_V_superSa_nbread_fu_432_p2_0 = p_sampleIn_V_superSample_empty_n;

assign p_sampleOut_V_superSample_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{commuted_output_samp_30_reg_3099}, {commuted_output_samp_29_reg_3094}}, {commuted_output_samp_28_reg_3089}}, {commuted_output_samp_27_reg_3084}}, {commuted_output_samp_26_reg_3079}}, {commuted_output_samp_25_reg_3074}}, {commuted_output_samp_24_reg_3069}}, {commuted_output_samp_23_reg_3064}}, {commuted_output_samp_22_reg_3059}}, {commuted_output_samp_21_reg_3054}}, {commuted_output_samp_20_reg_3049}}, {commuted_output_samp_19_reg_3044}}, {commuted_output_samp_18_reg_3039}}, {commuted_output_samp_17_reg_3034}}, {commuted_output_samp_16_reg_3029}}, {commuted_output_samp_reg_2944}}, {commuted_output_samp_15_reg_3024}}, {commuted_output_samp_14_reg_3019}}, {commuted_output_samp_13_reg_3014}}, {commuted_output_samp_12_reg_3009}}, {commuted_output_samp_11_reg_3004}}, {commuted_output_samp_10_reg_2999}}, {commuted_output_samp_31_reg_2994}}, {commuted_output_samp_9_reg_2989}}, {commuted_output_samp_8_reg_2984}}, {commuted_output_samp_7_reg_2979}}, {commuted_output_samp_6_reg_2974}}, {commuted_output_samp_5_reg_2969}}, {commuted_output_samp_4_reg_2964}}, {commuted_output_samp_3_reg_2959}}, {commuted_output_samp_2_reg_2954}}, {commuted_output_samp_1_reg_2949}};

assign t_fu_1534_p2 = (9'd1 + ap_phi_mux_t_047_phi_fu_464_p6);

assign trunc_ln203_fu_1220_p1 = p_sampleIn_V_superSample_dout[15:0];

assign zext_ln66_fu_1890_p1 = control_bits_V;

endmodule //streamingDataCommuto_3
