[submodule "src/main/verilog/vm80a"]
	path = src/main/verilog/vm80a
	url = https://github.com/1801BM1/vm80a.git
