// Seed: 4205976927
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    output id_8,
    output id_9
);
  logic id_10;
  reg   id_11;
  always @(1 or posedge 1) if (id_10) id_11 <= 1;
  type_19(
      id_9, id_2
  );
endmodule
