
stm32_huan_vs2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000859c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  080086b0  080086b0  000096b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b50  08008b50  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008b50  08008b50  00009b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b58  08008b58  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b58  08008b58  00009b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b5c  08008b5c  00009b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008b60  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001d8  08008d38  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08008d38  0000a42c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b788  00000000  00000000  0000a201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e09  00000000  00000000  00015989  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d88  00000000  00000000  00017798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a87  00000000  00000000  00018520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018939  00000000  00000000  00018fa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f7ea  00000000  00000000  000318e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c404  00000000  00000000  000410ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cd4ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eb8  00000000  00000000  000cd514  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000d23cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008694 	.word	0x08008694

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08008694 	.word	0x08008694

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__gesf2>:
 8000d84:	f04f 3cff 	mov.w	ip, #4294967295
 8000d88:	e006      	b.n	8000d98 <__cmpsf2+0x4>
 8000d8a:	bf00      	nop

08000d8c <__lesf2>:
 8000d8c:	f04f 0c01 	mov.w	ip, #1
 8000d90:	e002      	b.n	8000d98 <__cmpsf2+0x4>
 8000d92:	bf00      	nop

08000d94 <__cmpsf2>:
 8000d94:	f04f 0c01 	mov.w	ip, #1
 8000d98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000da0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da8:	bf18      	it	ne
 8000daa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dae:	d011      	beq.n	8000dd4 <__cmpsf2+0x40>
 8000db0:	b001      	add	sp, #4
 8000db2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000db6:	bf18      	it	ne
 8000db8:	ea90 0f01 	teqne	r0, r1
 8000dbc:	bf58      	it	pl
 8000dbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000dc2:	bf88      	it	hi
 8000dc4:	17c8      	asrhi	r0, r1, #31
 8000dc6:	bf38      	it	cc
 8000dc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000dcc:	bf18      	it	ne
 8000dce:	f040 0001 	orrne.w	r0, r0, #1
 8000dd2:	4770      	bx	lr
 8000dd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd8:	d102      	bne.n	8000de0 <__cmpsf2+0x4c>
 8000dda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000dde:	d105      	bne.n	8000dec <__cmpsf2+0x58>
 8000de0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000de4:	d1e4      	bne.n	8000db0 <__cmpsf2+0x1c>
 8000de6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000dea:	d0e1      	beq.n	8000db0 <__cmpsf2+0x1c>
 8000dec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop

08000df4 <__aeabi_cfrcmple>:
 8000df4:	4684      	mov	ip, r0
 8000df6:	4608      	mov	r0, r1
 8000df8:	4661      	mov	r1, ip
 8000dfa:	e7ff      	b.n	8000dfc <__aeabi_cfcmpeq>

08000dfc <__aeabi_cfcmpeq>:
 8000dfc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dfe:	f7ff ffc9 	bl	8000d94 <__cmpsf2>
 8000e02:	2800      	cmp	r0, #0
 8000e04:	bf48      	it	mi
 8000e06:	f110 0f00 	cmnmi.w	r0, #0
 8000e0a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000e0c <__aeabi_fcmpeq>:
 8000e0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e10:	f7ff fff4 	bl	8000dfc <__aeabi_cfcmpeq>
 8000e14:	bf0c      	ite	eq
 8000e16:	2001      	moveq	r0, #1
 8000e18:	2000      	movne	r0, #0
 8000e1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1e:	bf00      	nop

08000e20 <__aeabi_fcmplt>:
 8000e20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e24:	f7ff ffea 	bl	8000dfc <__aeabi_cfcmpeq>
 8000e28:	bf34      	ite	cc
 8000e2a:	2001      	movcc	r0, #1
 8000e2c:	2000      	movcs	r0, #0
 8000e2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e32:	bf00      	nop

08000e34 <__aeabi_fcmple>:
 8000e34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e38:	f7ff ffe0 	bl	8000dfc <__aeabi_cfcmpeq>
 8000e3c:	bf94      	ite	ls
 8000e3e:	2001      	movls	r0, #1
 8000e40:	2000      	movhi	r0, #0
 8000e42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e46:	bf00      	nop

08000e48 <__aeabi_fcmpge>:
 8000e48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e4c:	f7ff ffd2 	bl	8000df4 <__aeabi_cfrcmple>
 8000e50:	bf94      	ite	ls
 8000e52:	2001      	movls	r0, #1
 8000e54:	2000      	movhi	r0, #0
 8000e56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e5a:	bf00      	nop

08000e5c <__aeabi_fcmpgt>:
 8000e5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e60:	f7ff ffc8 	bl	8000df4 <__aeabi_cfrcmple>
 8000e64:	bf34      	ite	cc
 8000e66:	2001      	movcc	r0, #1
 8000e68:	2000      	movcs	r0, #0
 8000e6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e6e:	bf00      	nop

08000e70 <__aeabi_d2lz>:
 8000e70:	b538      	push	{r3, r4, r5, lr}
 8000e72:	2200      	movs	r2, #0
 8000e74:	2300      	movs	r3, #0
 8000e76:	4604      	mov	r4, r0
 8000e78:	460d      	mov	r5, r1
 8000e7a:	f7ff fd9f 	bl	80009bc <__aeabi_dcmplt>
 8000e7e:	b928      	cbnz	r0, 8000e8c <__aeabi_d2lz+0x1c>
 8000e80:	4620      	mov	r0, r4
 8000e82:	4629      	mov	r1, r5
 8000e84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000e88:	f000 b80a 	b.w	8000ea0 <__aeabi_d2ulz>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000e92:	f000 f805 	bl	8000ea0 <__aeabi_d2ulz>
 8000e96:	4240      	negs	r0, r0
 8000e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e9c:	bd38      	pop	{r3, r4, r5, pc}
 8000e9e:	bf00      	nop

08000ea0 <__aeabi_d2ulz>:
 8000ea0:	b5d0      	push	{r4, r6, r7, lr}
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed4 <__aeabi_d2ulz+0x34>)
 8000ea6:	4606      	mov	r6, r0
 8000ea8:	460f      	mov	r7, r1
 8000eaa:	f7ff fb15 	bl	80004d8 <__aeabi_dmul>
 8000eae:	f7ff fdeb 	bl	8000a88 <__aeabi_d2uiz>
 8000eb2:	4604      	mov	r4, r0
 8000eb4:	f7ff fa96 	bl	80003e4 <__aeabi_ui2d>
 8000eb8:	2200      	movs	r2, #0
 8000eba:	4b07      	ldr	r3, [pc, #28]	@ (8000ed8 <__aeabi_d2ulz+0x38>)
 8000ebc:	f7ff fb0c 	bl	80004d8 <__aeabi_dmul>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	4630      	mov	r0, r6
 8000ec6:	4639      	mov	r1, r7
 8000ec8:	f7ff f94e 	bl	8000168 <__aeabi_dsub>
 8000ecc:	f7ff fddc 	bl	8000a88 <__aeabi_d2uiz>
 8000ed0:	4621      	mov	r1, r4
 8000ed2:	bdd0      	pop	{r4, r6, r7, pc}
 8000ed4:	3df00000 	.word	0x3df00000
 8000ed8:	41f00000 	.word	0x41f00000

08000edc <LCD_SendCommand>:
#include "main.h"

extern I2C_HandleTypeDef hi2c1; // S dng I2C1

void LCD_SendCommand(char cmd)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af02      	add	r7, sp, #8
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
    char data_u = (cmd & 0xF0);
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	f023 030f 	bic.w	r3, r3, #15
 8000eec:	73fb      	strb	r3, [r7, #15]
    char data_l = ((cmd << 4) & 0xF0);
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	011b      	lsls	r3, r3, #4
 8000ef2:	73bb      	strb	r3, [r7, #14]
    char data_t[4] = {data_u | 0x0C, data_u | 0x08, data_l | 0x0C, data_l | 0x08};
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	f043 030c 	orr.w	r3, r3, #12
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	723b      	strb	r3, [r7, #8]
 8000efe:	7bfb      	ldrb	r3, [r7, #15]
 8000f00:	f043 0308 	orr.w	r3, r3, #8
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	727b      	strb	r3, [r7, #9]
 8000f08:	7bbb      	ldrb	r3, [r7, #14]
 8000f0a:	f043 030c 	orr.w	r3, r3, #12
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	72bb      	strb	r3, [r7, #10]
 8000f12:	7bbb      	ldrb	r3, [r7, #14]
 8000f14:	f043 0308 	orr.w	r3, r3, #8
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDRESS, (uint8_t *)data_t, 4, 100);
 8000f1c:	f107 0208 	add.w	r2, r7, #8
 8000f20:	2364      	movs	r3, #100	@ 0x64
 8000f22:	9300      	str	r3, [sp, #0]
 8000f24:	2304      	movs	r3, #4
 8000f26:	214e      	movs	r1, #78	@ 0x4e
 8000f28:	4803      	ldr	r0, [pc, #12]	@ (8000f38 <LCD_SendCommand+0x5c>)
 8000f2a:	f001 fae1 	bl	80024f0 <HAL_I2C_Master_Transmit>
}
 8000f2e:	bf00      	nop
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200001f4 	.word	0x200001f4

08000f3c <LCD_SendData>:

void LCD_SendData(char data)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af02      	add	r7, sp, #8
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
    char data_u = (data & 0xF0);
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	f023 030f 	bic.w	r3, r3, #15
 8000f4c:	73fb      	strb	r3, [r7, #15]
    char data_l = ((data << 4) & 0xF0);
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	011b      	lsls	r3, r3, #4
 8000f52:	73bb      	strb	r3, [r7, #14]
    char data_t[4] = {data_u | 0x0D, data_u | 0x09, data_l | 0x0D, data_l | 0x09};
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
 8000f56:	f043 030d 	orr.w	r3, r3, #13
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	723b      	strb	r3, [r7, #8]
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	f043 0309 	orr.w	r3, r3, #9
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	727b      	strb	r3, [r7, #9]
 8000f68:	7bbb      	ldrb	r3, [r7, #14]
 8000f6a:	f043 030d 	orr.w	r3, r3, #13
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	72bb      	strb	r3, [r7, #10]
 8000f72:	7bbb      	ldrb	r3, [r7, #14]
 8000f74:	f043 0309 	orr.w	r3, r3, #9
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDRESS, (uint8_t *)data_t, 4, 100);
 8000f7c:	f107 0208 	add.w	r2, r7, #8
 8000f80:	2364      	movs	r3, #100	@ 0x64
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	2304      	movs	r3, #4
 8000f86:	214e      	movs	r1, #78	@ 0x4e
 8000f88:	4803      	ldr	r0, [pc, #12]	@ (8000f98 <LCD_SendData+0x5c>)
 8000f8a:	f001 fab1 	bl	80024f0 <HAL_I2C_Master_Transmit>
}
 8000f8e:	bf00      	nop
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	200001f4 	.word	0x200001f4

08000f9c <LCD_Clear>:

void LCD_Clear(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
    LCD_SendCommand(0x01);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f7ff ff9b 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(2);
 8000fa6:	2002      	movs	r0, #2
 8000fa8:	f000 fea2 	bl	8001cf0 <HAL_Delay>
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <LCD_PutCursor>:

void LCD_PutCursor(int row, int col)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
    int pos = (row == 0) ? (0x80 + col) : (0xC0 + col);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <LCD_PutCursor+0x16>
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	3380      	adds	r3, #128	@ 0x80
 8000fc4:	e001      	b.n	8000fca <LCD_PutCursor+0x1a>
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	33c0      	adds	r3, #192	@ 0xc0
 8000fca:	60fb      	str	r3, [r7, #12]
    LCD_SendCommand(pos);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ff83 	bl	8000edc <LCD_SendCommand>
}
 8000fd6:	bf00      	nop
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <LCD_SendString>:

void LCD_SendString(char *str)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
    while (*str)
 8000fe6:	e006      	b.n	8000ff6 <LCD_SendString+0x18>
        LCD_SendData(*str++);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	1c5a      	adds	r2, r3, #1
 8000fec:	607a      	str	r2, [r7, #4]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff ffa3 	bl	8000f3c <LCD_SendData>
    while (*str)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d1f4      	bne.n	8000fe8 <LCD_SendString+0xa>
}
 8000ffe:	bf00      	nop
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <LCD_Init>:

void LCD_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 800100c:	2032      	movs	r0, #50	@ 0x32
 800100e:	f000 fe6f 	bl	8001cf0 <HAL_Delay>
    LCD_SendCommand(0x30);
 8001012:	2030      	movs	r0, #48	@ 0x30
 8001014:	f7ff ff62 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(5);
 8001018:	2005      	movs	r0, #5
 800101a:	f000 fe69 	bl	8001cf0 <HAL_Delay>
    LCD_SendCommand(0x30);
 800101e:	2030      	movs	r0, #48	@ 0x30
 8001020:	f7ff ff5c 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(1);
 8001024:	2001      	movs	r0, #1
 8001026:	f000 fe63 	bl	8001cf0 <HAL_Delay>
    LCD_SendCommand(0x30);
 800102a:	2030      	movs	r0, #48	@ 0x30
 800102c:	f7ff ff56 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(10);
 8001030:	200a      	movs	r0, #10
 8001032:	f000 fe5d 	bl	8001cf0 <HAL_Delay>
    LCD_SendCommand(0x20);
 8001036:	2020      	movs	r0, #32
 8001038:	f7ff ff50 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(10);
 800103c:	200a      	movs	r0, #10
 800103e:	f000 fe57 	bl	8001cf0 <HAL_Delay>

    LCD_SendCommand(0x28);
 8001042:	2028      	movs	r0, #40	@ 0x28
 8001044:	f7ff ff4a 	bl	8000edc <LCD_SendCommand>
    LCD_SendCommand(0x08);
 8001048:	2008      	movs	r0, #8
 800104a:	f7ff ff47 	bl	8000edc <LCD_SendCommand>
    LCD_SendCommand(0x01);
 800104e:	2001      	movs	r0, #1
 8001050:	f7ff ff44 	bl	8000edc <LCD_SendCommand>
    HAL_Delay(2);
 8001054:	2002      	movs	r0, #2
 8001056:	f000 fe4b 	bl	8001cf0 <HAL_Delay>
    LCD_SendCommand(0x06);
 800105a:	2006      	movs	r0, #6
 800105c:	f7ff ff3e 	bl	8000edc <LCD_SendCommand>
    LCD_SendCommand(0x0C);
 8001060:	200c      	movs	r0, #12
 8001062:	f7ff ff3b 	bl	8000edc <LCD_SendCommand>
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <DWT_Delay_Init>:
#include "ds18b20.h"

void DWT_Delay_Init(void) {
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001070:	4b09      	ldr	r3, [pc, #36]	@ (8001098 <DWT_Delay_Init+0x2c>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	4a08      	ldr	r2, [pc, #32]	@ (8001098 <DWT_Delay_Init+0x2c>)
 8001076:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800107a:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 800107c:	4b07      	ldr	r3, [pc, #28]	@ (800109c <DWT_Delay_Init+0x30>)
 800107e:	2200      	movs	r2, #0
 8001080:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001082:	4b06      	ldr	r3, [pc, #24]	@ (800109c <DWT_Delay_Init+0x30>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a05      	ldr	r2, [pc, #20]	@ (800109c <DWT_Delay_Init+0x30>)
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	6013      	str	r3, [r2, #0]
}
 800108e:	bf00      	nop
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	e000edf0 	.word	0xe000edf0
 800109c:	e0001000 	.word	0xe0001000

080010a0 <DWT_Delay_us>:

void DWT_Delay_us(uint32_t us) {
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT;
 80010a8:	4b0d      	ldr	r3, [pc, #52]	@ (80010e0 <DWT_Delay_us+0x40>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	60fb      	str	r3, [r7, #12]
    uint32_t delayTicks = us * (SystemCoreClock / 1000000);
 80010ae:	4b0d      	ldr	r3, [pc, #52]	@ (80010e4 <DWT_Delay_us+0x44>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a0d      	ldr	r2, [pc, #52]	@ (80010e8 <DWT_Delay_us+0x48>)
 80010b4:	fba2 2303 	umull	r2, r3, r2, r3
 80010b8:	0c9a      	lsrs	r2, r3, #18
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	fb02 f303 	mul.w	r3, r2, r3
 80010c0:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - startTick) < delayTicks);
 80010c2:	bf00      	nop
 80010c4:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <DWT_Delay_us+0x40>)
 80010c6:	685a      	ldr	r2, [r3, #4]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	68ba      	ldr	r2, [r7, #8]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d8f8      	bhi.n	80010c4 <DWT_Delay_us+0x24>
}
 80010d2:	bf00      	nop
 80010d4:	bf00      	nop
 80010d6:	3714      	adds	r7, #20
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	e0001000 	.word	0xe0001000
 80010e4:	20000004 	.word	0x20000004
 80010e8:	431bde83 	.word	0x431bde83

080010ec <DS18B20_Pin_Output>:

void DS18B20_Pin_Output(void) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f2:	463b      	mov	r3, r7
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DS18B20_Pin;
 80010fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001102:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001104:	2311      	movs	r3, #17
 8001106:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001108:	2302      	movs	r3, #2
 800110a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 800110c:	463b      	mov	r3, r7
 800110e:	4619      	mov	r1, r3
 8001110:	4803      	ldr	r0, [pc, #12]	@ (8001120 <DS18B20_Pin_Output+0x34>)
 8001112:	f000 fef5 	bl	8001f00 <HAL_GPIO_Init>
}
 8001116:	bf00      	nop
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40010800 	.word	0x40010800

08001124 <DS18B20_Pin_Input>:

void DS18B20_Pin_Input(void) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112a:	463b      	mov	r3, r7
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DS18B20_Pin;
 8001136:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800113a:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800113c:	2300      	movs	r3, #0
 800113e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 8001144:	463b      	mov	r3, r7
 8001146:	4619      	mov	r1, r3
 8001148:	4803      	ldr	r0, [pc, #12]	@ (8001158 <DS18B20_Pin_Input+0x34>)
 800114a:	f000 fed9 	bl	8001f00 <HAL_GPIO_Init>
}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40010800 	.word	0x40010800

0800115c <DS18B20_Reset>:

uint8_t DS18B20_Reset(void) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
    DS18B20_Pin_Output();
 8001162:	f7ff ffc3 	bl	80010ec <DS18B20_Pin_Output>
    HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800116c:	4810      	ldr	r0, [pc, #64]	@ (80011b0 <DS18B20_Reset+0x54>)
 800116e:	f001 f862 	bl	8002236 <HAL_GPIO_WritePin>
    DWT_Delay_us(480);
 8001172:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8001176:	f7ff ff93 	bl	80010a0 <DWT_Delay_us>
    DS18B20_Pin_Input();
 800117a:	f7ff ffd3 	bl	8001124 <DS18B20_Pin_Input>
    DWT_Delay_us(70);
 800117e:	2046      	movs	r0, #70	@ 0x46
 8001180:	f7ff ff8e 	bl	80010a0 <DWT_Delay_us>
    uint8_t presence = HAL_GPIO_ReadPin(DS18B20_GPIO_Port, DS18B20_Pin);
 8001184:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001188:	4809      	ldr	r0, [pc, #36]	@ (80011b0 <DS18B20_Reset+0x54>)
 800118a:	f001 f83d 	bl	8002208 <HAL_GPIO_ReadPin>
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
    DWT_Delay_us(410);
 8001192:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8001196:	f7ff ff83 	bl	80010a0 <DWT_Delay_us>
    return presence == 0 ? 1 : 0;
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	2b00      	cmp	r3, #0
 800119e:	bf0c      	ite	eq
 80011a0:	2301      	moveq	r3, #1
 80011a2:	2300      	movne	r3, #0
 80011a4:	b2db      	uxtb	r3, r3
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40010800 	.word	0x40010800

080011b4 <DS18B20_WriteBit>:

void DS18B20_WriteBit(uint8_t bit) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
    DS18B20_Pin_Output();
 80011be:	f7ff ff95 	bl	80010ec <DS18B20_Pin_Output>
    HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011c8:	480b      	ldr	r0, [pc, #44]	@ (80011f8 <DS18B20_WriteBit+0x44>)
 80011ca:	f001 f834 	bl	8002236 <HAL_GPIO_WritePin>
    DWT_Delay_us(2);
 80011ce:	2002      	movs	r0, #2
 80011d0:	f7ff ff66 	bl	80010a0 <DWT_Delay_us>
    if (bit) HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_SET);
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d005      	beq.n	80011e6 <DS18B20_WriteBit+0x32>
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e0:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <DS18B20_WriteBit+0x44>)
 80011e2:	f001 f828 	bl	8002236 <HAL_GPIO_WritePin>
    DWT_Delay_us(60);
 80011e6:	203c      	movs	r0, #60	@ 0x3c
 80011e8:	f7ff ff5a 	bl	80010a0 <DWT_Delay_us>
    DS18B20_Pin_Input();
 80011ec:	f7ff ff9a 	bl	8001124 <DS18B20_Pin_Input>
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40010800 	.word	0x40010800

080011fc <DS18B20_ReadBit>:

uint8_t DS18B20_ReadBit(void) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
    DS18B20_Pin_Output();
 8001202:	f7ff ff73 	bl	80010ec <DS18B20_Pin_Output>
    HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 8001206:	2200      	movs	r2, #0
 8001208:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800120c:	480c      	ldr	r0, [pc, #48]	@ (8001240 <DS18B20_ReadBit+0x44>)
 800120e:	f001 f812 	bl	8002236 <HAL_GPIO_WritePin>
    DWT_Delay_us(2);
 8001212:	2002      	movs	r0, #2
 8001214:	f7ff ff44 	bl	80010a0 <DWT_Delay_us>
    DS18B20_Pin_Input();
 8001218:	f7ff ff84 	bl	8001124 <DS18B20_Pin_Input>
    DWT_Delay_us(10);
 800121c:	200a      	movs	r0, #10
 800121e:	f7ff ff3f 	bl	80010a0 <DWT_Delay_us>
    uint8_t bit = HAL_GPIO_ReadPin(DS18B20_GPIO_Port, DS18B20_Pin);
 8001222:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001226:	4806      	ldr	r0, [pc, #24]	@ (8001240 <DS18B20_ReadBit+0x44>)
 8001228:	f000 ffee 	bl	8002208 <HAL_GPIO_ReadPin>
 800122c:	4603      	mov	r3, r0
 800122e:	71fb      	strb	r3, [r7, #7]
    DWT_Delay_us(50);
 8001230:	2032      	movs	r0, #50	@ 0x32
 8001232:	f7ff ff35 	bl	80010a0 <DWT_Delay_us>
    return bit;
 8001236:	79fb      	ldrb	r3, [r7, #7]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40010800 	.word	0x40010800

08001244 <DS18B20_WriteByte>:

void DS18B20_WriteByte(uint8_t data) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 800124e:	2300      	movs	r3, #0
 8001250:	73fb      	strb	r3, [r7, #15]
 8001252:	e00c      	b.n	800126e <DS18B20_WriteByte+0x2a>
        DS18B20_WriteBit(data & 0x01);
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	b2db      	uxtb	r3, r3
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff ffa9 	bl	80011b4 <DS18B20_WriteBit>
        data >>= 1;
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	085b      	lsrs	r3, r3, #1
 8001266:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	3301      	adds	r3, #1
 800126c:	73fb      	strb	r3, [r7, #15]
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	2b07      	cmp	r3, #7
 8001272:	d9ef      	bls.n	8001254 <DS18B20_WriteByte+0x10>
    }
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <DS18B20_ReadByte>:

uint8_t DS18B20_ReadByte(void) {
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
    uint8_t value = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 8001288:	2300      	movs	r3, #0
 800128a:	71bb      	strb	r3, [r7, #6]
 800128c:	e00e      	b.n	80012ac <DS18B20_ReadByte+0x2e>
        value >>= 1;
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	085b      	lsrs	r3, r3, #1
 8001292:	71fb      	strb	r3, [r7, #7]
        if (DS18B20_ReadBit()) value |= 0x80;
 8001294:	f7ff ffb2 	bl	80011fc <DS18B20_ReadBit>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <DS18B20_ReadByte+0x28>
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012a4:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 80012a6:	79bb      	ldrb	r3, [r7, #6]
 80012a8:	3301      	adds	r3, #1
 80012aa:	71bb      	strb	r3, [r7, #6]
 80012ac:	79bb      	ldrb	r3, [r7, #6]
 80012ae:	2b07      	cmp	r3, #7
 80012b0:	d9ed      	bls.n	800128e <DS18B20_ReadByte+0x10>
    }
    return value;
 80012b2:	79fb      	ldrb	r3, [r7, #7]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <DS18B20_GetTemperature>:

float DS18B20_GetTemperature(void) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
    if (!DS18B20_Reset()) return -1000;
 80012c2:	f7ff ff4b 	bl	800115c <DS18B20_Reset>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d101      	bne.n	80012d0 <DS18B20_GetTemperature+0x14>
 80012cc:	4b1f      	ldr	r3, [pc, #124]	@ (800134c <DS18B20_GetTemperature+0x90>)
 80012ce:	e038      	b.n	8001342 <DS18B20_GetTemperature+0x86>
    DS18B20_WriteByte(0xCC);
 80012d0:	20cc      	movs	r0, #204	@ 0xcc
 80012d2:	f7ff ffb7 	bl	8001244 <DS18B20_WriteByte>
    DS18B20_WriteByte(0x44);
 80012d6:	2044      	movs	r0, #68	@ 0x44
 80012d8:	f7ff ffb4 	bl	8001244 <DS18B20_WriteByte>
    while (!DS18B20_ReadBit());
 80012dc:	bf00      	nop
 80012de:	f7ff ff8d 	bl	80011fc <DS18B20_ReadBit>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d0fa      	beq.n	80012de <DS18B20_GetTemperature+0x22>
    if (!DS18B20_Reset()) return -1000;
 80012e8:	f7ff ff38 	bl	800115c <DS18B20_Reset>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <DS18B20_GetTemperature+0x3a>
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <DS18B20_GetTemperature+0x90>)
 80012f4:	e025      	b.n	8001342 <DS18B20_GetTemperature+0x86>
    DS18B20_WriteByte(0xCC);
 80012f6:	20cc      	movs	r0, #204	@ 0xcc
 80012f8:	f7ff ffa4 	bl	8001244 <DS18B20_WriteByte>
    DS18B20_WriteByte(0xBE);
 80012fc:	20be      	movs	r0, #190	@ 0xbe
 80012fe:	f7ff ffa1 	bl	8001244 <DS18B20_WriteByte>
    uint8_t temp_LSB = DS18B20_ReadByte();
 8001302:	f7ff ffbc 	bl	800127e <DS18B20_ReadByte>
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
    uint8_t temp_MSB = DS18B20_ReadByte();
 800130a:	f7ff ffb8 	bl	800127e <DS18B20_ReadByte>
 800130e:	4603      	mov	r3, r0
 8001310:	71bb      	strb	r3, [r7, #6]
    int16_t temp = (temp_MSB << 8) | temp_LSB;
 8001312:	79bb      	ldrb	r3, [r7, #6]
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21a      	sxth	r2, r3
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	b21b      	sxth	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	80bb      	strh	r3, [r7, #4]
    return temp / 16.0;
 8001320:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff f86d 	bl	8000404 <__aeabi_i2d>
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	4b08      	ldr	r3, [pc, #32]	@ (8001350 <DS18B20_GetTemperature+0x94>)
 8001330:	f7ff f9fc 	bl	800072c <__aeabi_ddiv>
 8001334:	4602      	mov	r2, r0
 8001336:	460b      	mov	r3, r1
 8001338:	4610      	mov	r0, r2
 800133a:	4619      	mov	r1, r3
 800133c:	f7ff fbc4 	bl	8000ac8 <__aeabi_d2f>
 8001340:	4603      	mov	r3, r0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	c47a0000 	.word	0xc47a0000
 8001350:	40300000 	.word	0x40300000

08001354 <Display_Temp>:
static void MX_TIM1_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
volatile int temp_set = 25;

void Display_Temp(void) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
    char buffer[16];
    float temp = DS18B20_GetTemperature();
 800135a:	f7ff ffaf 	bl	80012bc <DS18B20_GetTemperature>
 800135e:	6178      	str	r0, [r7, #20]
    if (temp != -1000) {
 8001360:	4919      	ldr	r1, [pc, #100]	@ (80013c8 <Display_Temp+0x74>)
 8001362:	6978      	ldr	r0, [r7, #20]
 8001364:	f7ff fd52 	bl	8000e0c <__aeabi_fcmpeq>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d109      	bne.n	8001382 <Display_Temp+0x2e>
        sprintf(buffer, "Temp : %.2f C", temp);
 800136e:	6978      	ldr	r0, [r7, #20]
 8001370:	f7ff f85a 	bl	8000428 <__aeabi_f2d>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	1d38      	adds	r0, r7, #4
 800137a:	4914      	ldr	r1, [pc, #80]	@ (80013cc <Display_Temp+0x78>)
 800137c:	f003 fd5e 	bl	8004e3c <siprintf>
 8001380:	e004      	b.n	800138c <Display_Temp+0x38>
    } else {
        sprintf(buffer, "Sensor Error!");
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4912      	ldr	r1, [pc, #72]	@ (80013d0 <Display_Temp+0x7c>)
 8001386:	4618      	mov	r0, r3
 8001388:	f003 fd58 	bl	8004e3c <siprintf>
    }
    LCD_Clear();
 800138c:	f7ff fe06 	bl	8000f9c <LCD_Clear>
    LCD_PutCursor(0, 0);
 8001390:	2100      	movs	r1, #0
 8001392:	2000      	movs	r0, #0
 8001394:	f7ff fe0c 	bl	8000fb0 <LCD_PutCursor>
    LCD_SendString(buffer);
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fe1f 	bl	8000fde <LCD_SendString>
// in ra temp_set
    sprintf(buffer, "Temp Set : %d C", temp_set);
 80013a0:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <Display_Temp+0x80>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	490c      	ldr	r1, [pc, #48]	@ (80013d8 <Display_Temp+0x84>)
 80013a8:	4618      	mov	r0, r3
 80013aa:	f003 fd47 	bl	8004e3c <siprintf>
    LCD_PutCursor(1, 0);
 80013ae:	2100      	movs	r1, #0
 80013b0:	2001      	movs	r0, #1
 80013b2:	f7ff fdfd 	bl	8000fb0 <LCD_PutCursor>
    LCD_SendString(buffer);
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff fe10 	bl	8000fde <LCD_SendString>
}
 80013be:	bf00      	nop
 80013c0:	3718      	adds	r7, #24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	c47a0000 	.word	0xc47a0000
 80013cc:	080086b0 	.word	0x080086b0
 80013d0:	080086c0 	.word	0x080086c0
 80013d4:	20000000 	.word	0x20000000
 80013d8:	080086d0 	.word	0x080086d0

080013dc <Read_Buttons>:


void Read_Buttons() {
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0


        if (HAL_GPIO_ReadPin(up_GPIO_Port, up_Pin) == 0) {
 80013e0:	2104      	movs	r1, #4
 80013e2:	4816      	ldr	r0, [pc, #88]	@ (800143c <Read_Buttons+0x60>)
 80013e4:	f000 ff10 	bl	8002208 <HAL_GPIO_ReadPin>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d106      	bne.n	80013fc <Read_Buttons+0x20>
            temp_set++;
 80013ee:	4b14      	ldr	r3, [pc, #80]	@ (8001440 <Read_Buttons+0x64>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	3301      	adds	r3, #1
 80013f4:	4a12      	ldr	r2, [pc, #72]	@ (8001440 <Read_Buttons+0x64>)
 80013f6:	6013      	str	r3, [r2, #0]
            Display_Temp();
 80013f8:	f7ff ffac 	bl	8001354 <Display_Temp>
        }

        if (HAL_GPIO_ReadPin(down_GPIO_Port, down_Pin) == 0) {
 80013fc:	2108      	movs	r1, #8
 80013fe:	480f      	ldr	r0, [pc, #60]	@ (800143c <Read_Buttons+0x60>)
 8001400:	f000 ff02 	bl	8002208 <HAL_GPIO_ReadPin>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d106      	bne.n	8001418 <Read_Buttons+0x3c>
            temp_set--;
 800140a:	4b0d      	ldr	r3, [pc, #52]	@ (8001440 <Read_Buttons+0x64>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	3b01      	subs	r3, #1
 8001410:	4a0b      	ldr	r2, [pc, #44]	@ (8001440 <Read_Buttons+0x64>)
 8001412:	6013      	str	r3, [r2, #0]
            Display_Temp();
 8001414:	f7ff ff9e 	bl	8001354 <Display_Temp>
        }
        if (HAL_GPIO_ReadPin(reset_GPIO_Port, reset_Pin) == 0) {
 8001418:	2110      	movs	r1, #16
 800141a:	4808      	ldr	r0, [pc, #32]	@ (800143c <Read_Buttons+0x60>)
 800141c:	f000 fef4 	bl	8002208 <HAL_GPIO_ReadPin>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d104      	bne.n	8001430 <Read_Buttons+0x54>
        	temp_set = 25;
 8001426:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <Read_Buttons+0x64>)
 8001428:	2219      	movs	r2, #25
 800142a:	601a      	str	r2, [r3, #0]
        	Display_Temp();
 800142c:	f7ff ff92 	bl	8001354 <Display_Temp>
        }
HAL_Delay(50);
 8001430:	2032      	movs	r0, #50	@ 0x32
 8001432:	f000 fc5d 	bl	8001cf0 <HAL_Delay>
}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40010800 	.word	0x40010800
 8001440:	20000000 	.word	0x20000000

08001444 <main>:

/* USER CODE END 0 */


int main(void)
{
 8001444:	b590      	push	{r4, r7, lr}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0

  HAL_Init();
 800144a:	f000 fbef 	bl	8001c2c <HAL_Init>
  SystemClock_Config();
 800144e:	f000 f87f 	bl	8001550 <SystemClock_Config>
  MX_GPIO_Init();
 8001452:	f000 f999 	bl	8001788 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001456:	f000 f8c1 	bl	80015dc <MX_I2C1_Init>
  MX_TIM1_Init();
 800145a:	f000 f8ed 	bl	8001638 <MX_TIM1_Init>
  MX_TIM2_Init();
 800145e:	f000 f93b 	bl	80016d8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001462:	2100      	movs	r1, #0
 8001464:	4835      	ldr	r0, [pc, #212]	@ (800153c <main+0xf8>)
 8001466:	f002 f881 	bl	800356c <HAL_TIM_PWM_Start>
HAL_TIM_Base_Start(&htim1);
 800146a:	4835      	ldr	r0, [pc, #212]	@ (8001540 <main+0xfc>)
 800146c:	f001 ffe4 	bl	8003438 <HAL_TIM_Base_Start>
LCD_Init();
 8001470:	f7ff fdca 	bl	8001008 <LCD_Init>
DWT_Delay_Init();
 8001474:	f7ff fdfa 	bl	800106c <DWT_Delay_Init>

LCD_SendString("..INSTALLING*.......");
 8001478:	4832      	ldr	r0, [pc, #200]	@ (8001544 <main+0x100>)
 800147a:	f7ff fdb0 	bl	8000fde <LCD_SendString>
HAL_Delay(2000);
 800147e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001482:	f000 fc35 	bl	8001cf0 <HAL_Delay>
 LCD_Clear();
 8001486:	f7ff fd89 	bl	8000f9c <LCD_Clear>
  /* USER CODE END 2 */
 float temp ;
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 while (1) {
     Read_Buttons();
 800148a:	f7ff ffa7 	bl	80013dc <Read_Buttons>
     temp = DS18B20_GetTemperature();
 800148e:	f7ff ff15 	bl	80012bc <DS18B20_GetTemperature>
 8001492:	6078      	str	r0, [r7, #4]
     Display_Temp(); // Hin th nhit  ln LCD
 8001494:	f7ff ff5e 	bl	8001354 <Display_Temp>

     int fan_speed = (temp > temp_set + 5) ? 2 : (temp > temp_set ? 1 : 0);
 8001498:	4b2b      	ldr	r3, [pc, #172]	@ (8001548 <main+0x104>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	3305      	adds	r3, #5
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fc1c 	bl	8000cdc <__aeabi_i2f>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4619      	mov	r1, r3
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff fcd7 	bl	8000e5c <__aeabi_fcmpgt>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <main+0x74>
 80014b4:	2302      	movs	r3, #2
 80014b6:	e011      	b.n	80014dc <main+0x98>
 80014b8:	4b23      	ldr	r3, [pc, #140]	@ (8001548 <main+0x104>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fc0d 	bl	8000cdc <__aeabi_i2f>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2201      	movs	r2, #1
 80014c6:	4614      	mov	r4, r2
 80014c8:	4619      	mov	r1, r3
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff fcc6 	bl	8000e5c <__aeabi_fcmpgt>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d101      	bne.n	80014da <main+0x96>
 80014d6:	2300      	movs	r3, #0
 80014d8:	461c      	mov	r4, r3
 80014da:	b2e3      	uxtb	r3, r4
 80014dc:	603b      	str	r3, [r7, #0]

     switch (fan_speed) {
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d009      	beq.n	80014f8 <main+0xb4>
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	dccf      	bgt.n	800148a <main+0x46>
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d019      	beq.n	8001524 <main+0xe0>
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d00b      	beq.n	800150e <main+0xca>
 80014f6:	e01f      	b.n	8001538 <main+0xf4>
         case 2: // Nhit  cao (qu nng)
             __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 999); // Qut chy 100%
 80014f8:	4b10      	ldr	r3, [pc, #64]	@ (800153c <main+0xf8>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001500:	635a      	str	r2, [r3, #52]	@ 0x34
             HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET); // n tt
 8001502:	2200      	movs	r2, #0
 8001504:	2102      	movs	r1, #2
 8001506:	4811      	ldr	r0, [pc, #68]	@ (800154c <main+0x108>)
 8001508:	f000 fe95 	bl	8002236 <HAL_GPIO_WritePin>
             break;
 800150c:	e014      	b.n	8001538 <main+0xf4>

         case 1: // Nhit  hi cao
             __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 300); // Qut chy 50%
 800150e:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <main+0xf8>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001516:	635a      	str	r2, [r3, #52]	@ 0x34
             HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET); // n bt
 8001518:	2200      	movs	r2, #0
 800151a:	2102      	movs	r1, #2
 800151c:	480b      	ldr	r0, [pc, #44]	@ (800154c <main+0x108>)
 800151e:	f000 fe8a 	bl	8002236 <HAL_GPIO_WritePin>
             break;
 8001522:	e009      	b.n	8001538 <main+0xf4>

         case 0: // Nhit  bnh thng
             __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0); // Qut tt
 8001524:	4b05      	ldr	r3, [pc, #20]	@ (800153c <main+0xf8>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2200      	movs	r2, #0
 800152a:	635a      	str	r2, [r3, #52]	@ 0x34
             HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET); // n bt
 800152c:	2201      	movs	r2, #1
 800152e:	2102      	movs	r1, #2
 8001530:	4806      	ldr	r0, [pc, #24]	@ (800154c <main+0x108>)
 8001532:	f000 fe80 	bl	8002236 <HAL_GPIO_WritePin>
             break;
 8001536:	bf00      	nop
 while (1) {
 8001538:	e7a7      	b.n	800148a <main+0x46>
 800153a:	bf00      	nop
 800153c:	20000290 	.word	0x20000290
 8001540:	20000248 	.word	0x20000248
 8001544:	080086e0 	.word	0x080086e0
 8001548:	20000000 	.word	0x20000000
 800154c:	40010800 	.word	0x40010800

08001550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b090      	sub	sp, #64	@ 0x40
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 0318 	add.w	r3, r7, #24
 800155a:	2228      	movs	r2, #40	@ 0x28
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f003 fccf 	bl	8004f02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001572:	2301      	movs	r3, #1
 8001574:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001576:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800157a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800157c:	2300      	movs	r3, #0
 800157e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001580:	2301      	movs	r3, #1
 8001582:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001584:	2302      	movs	r3, #2
 8001586:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001588:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800158c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800158e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001592:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001594:	f107 0318 	add.w	r3, r7, #24
 8001598:	4618      	mov	r0, r3
 800159a:	f001 fb01 	bl	8002ba0 <HAL_RCC_OscConfig>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015a4:	f000 f948 	bl	8001838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015a8:	230f      	movs	r3, #15
 80015aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ac:	2302      	movs	r3, #2
 80015ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	2102      	movs	r1, #2
 80015c2:	4618      	mov	r0, r3
 80015c4:	f001 fd6e 	bl	80030a4 <HAL_RCC_ClockConfig>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80015ce:	f000 f933 	bl	8001838 <Error_Handler>
  }
}
 80015d2:	bf00      	nop
 80015d4:	3740      	adds	r7, #64	@ 0x40
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015e0:	4b12      	ldr	r3, [pc, #72]	@ (800162c <MX_I2C1_Init+0x50>)
 80015e2:	4a13      	ldr	r2, [pc, #76]	@ (8001630 <MX_I2C1_Init+0x54>)
 80015e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015e6:	4b11      	ldr	r3, [pc, #68]	@ (800162c <MX_I2C1_Init+0x50>)
 80015e8:	4a12      	ldr	r2, [pc, #72]	@ (8001634 <MX_I2C1_Init+0x58>)
 80015ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015ec:	4b0f      	ldr	r3, [pc, #60]	@ (800162c <MX_I2C1_Init+0x50>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015f2:	4b0e      	ldr	r3, [pc, #56]	@ (800162c <MX_I2C1_Init+0x50>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015f8:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <MX_I2C1_Init+0x50>)
 80015fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001600:	4b0a      	ldr	r3, [pc, #40]	@ (800162c <MX_I2C1_Init+0x50>)
 8001602:	2200      	movs	r2, #0
 8001604:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001606:	4b09      	ldr	r3, [pc, #36]	@ (800162c <MX_I2C1_Init+0x50>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800160c:	4b07      	ldr	r3, [pc, #28]	@ (800162c <MX_I2C1_Init+0x50>)
 800160e:	2200      	movs	r2, #0
 8001610:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001612:	4b06      	ldr	r3, [pc, #24]	@ (800162c <MX_I2C1_Init+0x50>)
 8001614:	2200      	movs	r2, #0
 8001616:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001618:	4804      	ldr	r0, [pc, #16]	@ (800162c <MX_I2C1_Init+0x50>)
 800161a:	f000 fe25 	bl	8002268 <HAL_I2C_Init>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001624:	f000 f908 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}
 800162c:	200001f4 	.word	0x200001f4
 8001630:	40005400 	.word	0x40005400
 8001634:	000186a0 	.word	0x000186a0

08001638 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800163e:	f107 0308 	add.w	r3, r7, #8
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800164c:	463b      	mov	r3, r7
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001654:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <MX_TIM1_Init+0x98>)
 8001656:	4a1f      	ldr	r2, [pc, #124]	@ (80016d4 <MX_TIM1_Init+0x9c>)
 8001658:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800165a:	4b1d      	ldr	r3, [pc, #116]	@ (80016d0 <MX_TIM1_Init+0x98>)
 800165c:	2247      	movs	r2, #71	@ 0x47
 800165e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001660:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <MX_TIM1_Init+0x98>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001666:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <MX_TIM1_Init+0x98>)
 8001668:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800166c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800166e:	4b18      	ldr	r3, [pc, #96]	@ (80016d0 <MX_TIM1_Init+0x98>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001674:	4b16      	ldr	r3, [pc, #88]	@ (80016d0 <MX_TIM1_Init+0x98>)
 8001676:	2200      	movs	r2, #0
 8001678:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167a:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <MX_TIM1_Init+0x98>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001680:	4813      	ldr	r0, [pc, #76]	@ (80016d0 <MX_TIM1_Init+0x98>)
 8001682:	f001 fe89 	bl	8003398 <HAL_TIM_Base_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800168c:	f000 f8d4 	bl	8001838 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001694:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001696:	f107 0308 	add.w	r3, r7, #8
 800169a:	4619      	mov	r1, r3
 800169c:	480c      	ldr	r0, [pc, #48]	@ (80016d0 <MX_TIM1_Init+0x98>)
 800169e:	f002 f8c9 	bl	8003834 <HAL_TIM_ConfigClockSource>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80016a8:	f000 f8c6 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016b4:	463b      	mov	r3, r7
 80016b6:	4619      	mov	r1, r3
 80016b8:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <MX_TIM1_Init+0x98>)
 80016ba:	f002 fc33 	bl	8003f24 <HAL_TIMEx_MasterConfigSynchronization>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80016c4:	f000 f8b8 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000248 	.word	0x20000248
 80016d4:	40012c00 	.word	0x40012c00

080016d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	@ 0x28
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016de:	f107 0320 	add.w	r3, r7, #32
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
 80016f4:	611a      	str	r2, [r3, #16]
 80016f6:	615a      	str	r2, [r3, #20]
 80016f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016fa:	4b22      	ldr	r3, [pc, #136]	@ (8001784 <MX_TIM2_Init+0xac>)
 80016fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001700:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001702:	4b20      	ldr	r3, [pc, #128]	@ (8001784 <MX_TIM2_Init+0xac>)
 8001704:	2247      	movs	r2, #71	@ 0x47
 8001706:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001708:	4b1e      	ldr	r3, [pc, #120]	@ (8001784 <MX_TIM2_Init+0xac>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800170e:	4b1d      	ldr	r3, [pc, #116]	@ (8001784 <MX_TIM2_Init+0xac>)
 8001710:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001714:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001716:	4b1b      	ldr	r3, [pc, #108]	@ (8001784 <MX_TIM2_Init+0xac>)
 8001718:	2200      	movs	r2, #0
 800171a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800171c:	4b19      	ldr	r3, [pc, #100]	@ (8001784 <MX_TIM2_Init+0xac>)
 800171e:	2200      	movs	r2, #0
 8001720:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001722:	4818      	ldr	r0, [pc, #96]	@ (8001784 <MX_TIM2_Init+0xac>)
 8001724:	f001 fed2 	bl	80034cc <HAL_TIM_PWM_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800172e:	f000 f883 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001732:	2300      	movs	r3, #0
 8001734:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001736:	2300      	movs	r3, #0
 8001738:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800173a:	f107 0320 	add.w	r3, r7, #32
 800173e:	4619      	mov	r1, r3
 8001740:	4810      	ldr	r0, [pc, #64]	@ (8001784 <MX_TIM2_Init+0xac>)
 8001742:	f002 fbef 	bl	8003f24 <HAL_TIMEx_MasterConfigSynchronization>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800174c:	f000 f874 	bl	8001838 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001750:	2360      	movs	r3, #96	@ 0x60
 8001752:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001760:	1d3b      	adds	r3, r7, #4
 8001762:	2200      	movs	r2, #0
 8001764:	4619      	mov	r1, r3
 8001766:	4807      	ldr	r0, [pc, #28]	@ (8001784 <MX_TIM2_Init+0xac>)
 8001768:	f001 ffa2 	bl	80036b0 <HAL_TIM_PWM_ConfigChannel>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001772:	f000 f861 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001776:	4803      	ldr	r0, [pc, #12]	@ (8001784 <MX_TIM2_Init+0xac>)
 8001778:	f000 f90e 	bl	8001998 <HAL_TIM_MspPostInit>

}
 800177c:	bf00      	nop
 800177e:	3728      	adds	r7, #40	@ 0x28
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20000290 	.word	0x20000290

08001788 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b088      	sub	sp, #32
 800178c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178e:	f107 0310 	add.w	r3, r7, #16
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800179c:	4b24      	ldr	r3, [pc, #144]	@ (8001830 <MX_GPIO_Init+0xa8>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	4a23      	ldr	r2, [pc, #140]	@ (8001830 <MX_GPIO_Init+0xa8>)
 80017a2:	f043 0320 	orr.w	r3, r3, #32
 80017a6:	6193      	str	r3, [r2, #24]
 80017a8:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <MX_GPIO_Init+0xa8>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	f003 0320 	and.w	r3, r3, #32
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001830 <MX_GPIO_Init+0xa8>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a1d      	ldr	r2, [pc, #116]	@ (8001830 <MX_GPIO_Init+0xa8>)
 80017ba:	f043 0304 	orr.w	r3, r3, #4
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001830 <MX_GPIO_Init+0xa8>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0304 	and.w	r3, r3, #4
 80017c8:	60bb      	str	r3, [r7, #8]
 80017ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017cc:	4b18      	ldr	r3, [pc, #96]	@ (8001830 <MX_GPIO_Init+0xa8>)
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	4a17      	ldr	r2, [pc, #92]	@ (8001830 <MX_GPIO_Init+0xa8>)
 80017d2:	f043 0308 	orr.w	r3, r3, #8
 80017d6:	6193      	str	r3, [r2, #24]
 80017d8:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <MX_GPIO_Init+0xa8>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	f003 0308 	and.w	r3, r3, #8
 80017e0:	607b      	str	r3, [r7, #4]
 80017e2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, led_Pin|ds18_Pin, GPIO_PIN_RESET);
 80017e4:	2200      	movs	r2, #0
 80017e6:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80017ea:	4812      	ldr	r0, [pc, #72]	@ (8001834 <MX_GPIO_Init+0xac>)
 80017ec:	f000 fd23 	bl	8002236 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : led_Pin ds18_Pin */
  GPIO_InitStruct.Pin = led_Pin|ds18_Pin;
 80017f0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80017f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f6:	2301      	movs	r3, #1
 80017f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fe:	2302      	movs	r3, #2
 8001800:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	f107 0310 	add.w	r3, r7, #16
 8001806:	4619      	mov	r1, r3
 8001808:	480a      	ldr	r0, [pc, #40]	@ (8001834 <MX_GPIO_Init+0xac>)
 800180a:	f000 fb79 	bl	8001f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : up_Pin down_Pin */
  /* Configure GPIO pins for buttons with Pull-Up */
  GPIO_InitStruct.Pin = up_Pin | down_Pin | reset_Pin;
 800180e:	231c      	movs	r3, #28
 8001810:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;  // Chuyn sang ch  input thng thng
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;      // Kch hot ch  pull-up ni
 8001816:	2300      	movs	r3, #0
 8001818:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181a:	f107 0310 	add.w	r3, r7, #16
 800181e:	4619      	mov	r1, r3
 8001820:	4804      	ldr	r0, [pc, #16]	@ (8001834 <MX_GPIO_Init+0xac>)
 8001822:	f000 fb6d 	bl	8001f00 <HAL_GPIO_Init>



/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001826:	bf00      	nop
 8001828:	3720      	adds	r7, #32
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	40010800 	.word	0x40010800

08001838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800183c:	b672      	cpsid	i
}
 800183e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <Error_Handler+0x8>

08001844 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <HAL_MspInit+0x5c>)
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	4a14      	ldr	r2, [pc, #80]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6193      	str	r3, [r2, #24]
 8001856:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	4a0e      	ldr	r2, [pc, #56]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186c:	61d3      	str	r3, [r2, #28]
 800186e:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <HAL_MspInit+0x5c>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800187a:	4b0a      	ldr	r3, [pc, #40]	@ (80018a4 <HAL_MspInit+0x60>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	4a04      	ldr	r2, [pc, #16]	@ (80018a4 <HAL_MspInit+0x60>)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40010000 	.word	0x40010000

080018a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 0310 	add.w	r3, r7, #16
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a15      	ldr	r2, [pc, #84]	@ (8001918 <HAL_I2C_MspInit+0x70>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d123      	bne.n	8001910 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c8:	4b14      	ldr	r3, [pc, #80]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	4a13      	ldr	r2, [pc, #76]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018ce:	f043 0308 	orr.w	r3, r3, #8
 80018d2:	6193      	str	r3, [r2, #24]
 80018d4:	4b11      	ldr	r3, [pc, #68]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	f003 0308 	and.w	r3, r3, #8
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018e0:	23c0      	movs	r3, #192	@ 0xc0
 80018e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018e4:	2312      	movs	r3, #18
 80018e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018e8:	2303      	movs	r3, #3
 80018ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	4619      	mov	r1, r3
 80018f2:	480b      	ldr	r0, [pc, #44]	@ (8001920 <HAL_I2C_MspInit+0x78>)
 80018f4:	f000 fb04 	bl	8001f00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018f8:	4b08      	ldr	r3, [pc, #32]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018fa:	69db      	ldr	r3, [r3, #28]
 80018fc:	4a07      	ldr	r2, [pc, #28]	@ (800191c <HAL_I2C_MspInit+0x74>)
 80018fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001902:	61d3      	str	r3, [r2, #28]
 8001904:	4b05      	ldr	r3, [pc, #20]	@ (800191c <HAL_I2C_MspInit+0x74>)
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800190c:	60bb      	str	r3, [r7, #8]
 800190e:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001910:	bf00      	nop
 8001912:	3720      	adds	r7, #32
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40005400 	.word	0x40005400
 800191c:	40021000 	.word	0x40021000
 8001920:	40010c00 	.word	0x40010c00

08001924 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a09      	ldr	r2, [pc, #36]	@ (8001958 <HAL_TIM_Base_MspInit+0x34>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d10b      	bne.n	800194e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <HAL_TIM_Base_MspInit+0x38>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	4a08      	ldr	r2, [pc, #32]	@ (800195c <HAL_TIM_Base_MspInit+0x38>)
 800193c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001940:	6193      	str	r3, [r2, #24]
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <HAL_TIM_Base_MspInit+0x38>)
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800194e:	bf00      	nop
 8001950:	3714      	adds	r7, #20
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr
 8001958:	40012c00 	.word	0x40012c00
 800195c:	40021000 	.word	0x40021000

08001960 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001970:	d10b      	bne.n	800198a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <HAL_TIM_PWM_MspInit+0x34>)
 8001974:	69db      	ldr	r3, [r3, #28]
 8001976:	4a07      	ldr	r2, [pc, #28]	@ (8001994 <HAL_TIM_PWM_MspInit+0x34>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	61d3      	str	r3, [r2, #28]
 800197e:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <HAL_TIM_PWM_MspInit+0x34>)
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800198a:	bf00      	nop
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr
 8001994:	40021000 	.word	0x40021000

08001998 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b088      	sub	sp, #32
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019b6:	d117      	bne.n	80019e8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b8:	4b0d      	ldr	r3, [pc, #52]	@ (80019f0 <HAL_TIM_MspPostInit+0x58>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	4a0c      	ldr	r2, [pc, #48]	@ (80019f0 <HAL_TIM_MspPostInit+0x58>)
 80019be:	f043 0304 	orr.w	r3, r3, #4
 80019c2:	6193      	str	r3, [r2, #24]
 80019c4:	4b0a      	ldr	r3, [pc, #40]	@ (80019f0 <HAL_TIM_MspPostInit+0x58>)
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019d0:	2301      	movs	r3, #1
 80019d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d4:	2302      	movs	r3, #2
 80019d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d8:	2302      	movs	r3, #2
 80019da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019dc:	f107 0310 	add.w	r3, r7, #16
 80019e0:	4619      	mov	r1, r3
 80019e2:	4804      	ldr	r0, [pc, #16]	@ (80019f4 <HAL_TIM_MspPostInit+0x5c>)
 80019e4:	f000 fa8c 	bl	8001f00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80019e8:	bf00      	nop
 80019ea:	3720      	adds	r7, #32
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40021000 	.word	0x40021000
 80019f4:	40010800 	.word	0x40010800

080019f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019fc:	bf00      	nop
 80019fe:	e7fd      	b.n	80019fc <NMI_Handler+0x4>

08001a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <HardFault_Handler+0x4>

08001a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <MemManage_Handler+0x4>

08001a10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <BusFault_Handler+0x4>

08001a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <UsageFault_Handler+0x4>

08001a20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr

08001a2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr

08001a38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr

08001a44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a48:	f000 f936 	bl	8001cb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return 1;
 8001a54:	2301      	movs	r3, #1
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bc80      	pop	{r7}
 8001a5c:	4770      	bx	lr

08001a5e <_kill>:

int _kill(int pid, int sig)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
 8001a66:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a68:	f003 fa9e 	bl	8004fa8 <__errno>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2216      	movs	r2, #22
 8001a70:	601a      	str	r2, [r3, #0]
  return -1;
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <_exit>:

void _exit (int status)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b082      	sub	sp, #8
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a86:	f04f 31ff 	mov.w	r1, #4294967295
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7ff ffe7 	bl	8001a5e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <_exit+0x12>

08001a94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
 8001aa4:	e00a      	b.n	8001abc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aa6:	f3af 8000 	nop.w
 8001aaa:	4601      	mov	r1, r0
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	1c5a      	adds	r2, r3, #1
 8001ab0:	60ba      	str	r2, [r7, #8]
 8001ab2:	b2ca      	uxtb	r2, r1
 8001ab4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	dbf0      	blt.n	8001aa6 <_read+0x12>
  }

  return len;
 8001ac4:	687b      	ldr	r3, [r7, #4]
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b086      	sub	sp, #24
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	60f8      	str	r0, [r7, #12]
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ada:	2300      	movs	r3, #0
 8001adc:	617b      	str	r3, [r7, #20]
 8001ade:	e009      	b.n	8001af4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	60ba      	str	r2, [r7, #8]
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dbf1      	blt.n	8001ae0 <_write+0x12>
  }
  return len;
 8001afc:	687b      	ldr	r3, [r7, #4]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <_close>:

int _close(int file)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr

08001b1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b2c:	605a      	str	r2, [r3, #4]
  return 0;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr

08001b3a <_isatty>:

int _isatty(int file)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b42:	2301      	movs	r3, #1
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr

08001b4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b085      	sub	sp, #20
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	60f8      	str	r0, [r7, #12]
 8001b56:	60b9      	str	r1, [r7, #8]
 8001b58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3714      	adds	r7, #20
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bc80      	pop	{r7}
 8001b64:	4770      	bx	lr
	...

08001b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b70:	4a14      	ldr	r2, [pc, #80]	@ (8001bc4 <_sbrk+0x5c>)
 8001b72:	4b15      	ldr	r3, [pc, #84]	@ (8001bc8 <_sbrk+0x60>)
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b7c:	4b13      	ldr	r3, [pc, #76]	@ (8001bcc <_sbrk+0x64>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d102      	bne.n	8001b8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b84:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <_sbrk+0x64>)
 8001b86:	4a12      	ldr	r2, [pc, #72]	@ (8001bd0 <_sbrk+0x68>)
 8001b88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b8a:	4b10      	ldr	r3, [pc, #64]	@ (8001bcc <_sbrk+0x64>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d207      	bcs.n	8001ba8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b98:	f003 fa06 	bl	8004fa8 <__errno>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	220c      	movs	r2, #12
 8001ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba6:	e009      	b.n	8001bbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba8:	4b08      	ldr	r3, [pc, #32]	@ (8001bcc <_sbrk+0x64>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bae:	4b07      	ldr	r3, [pc, #28]	@ (8001bcc <_sbrk+0x64>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	4a05      	ldr	r2, [pc, #20]	@ (8001bcc <_sbrk+0x64>)
 8001bb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bba:	68fb      	ldr	r3, [r7, #12]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3718      	adds	r7, #24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20005000 	.word	0x20005000
 8001bc8:	00000400 	.word	0x00000400
 8001bcc:	200002d8 	.word	0x200002d8
 8001bd0:	20000430 	.word	0x20000430

08001bd4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr

08001be0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001be0:	f7ff fff8 	bl	8001bd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001be4:	480b      	ldr	r0, [pc, #44]	@ (8001c14 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001be6:	490c      	ldr	r1, [pc, #48]	@ (8001c18 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001be8:	4a0c      	ldr	r2, [pc, #48]	@ (8001c1c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bec:	e002      	b.n	8001bf4 <LoopCopyDataInit>

08001bee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bf2:	3304      	adds	r3, #4

08001bf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf8:	d3f9      	bcc.n	8001bee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bfa:	4a09      	ldr	r2, [pc, #36]	@ (8001c20 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bfc:	4c09      	ldr	r4, [pc, #36]	@ (8001c24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c00:	e001      	b.n	8001c06 <LoopFillZerobss>

08001c02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c04:	3204      	adds	r2, #4

08001c06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c08:	d3fb      	bcc.n	8001c02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c0a:	f003 f9d3 	bl	8004fb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c0e:	f7ff fc19 	bl	8001444 <main>
  bx lr
 8001c12:	4770      	bx	lr
  ldr r0, =_sdata
 8001c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c18:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001c1c:	08008b60 	.word	0x08008b60
  ldr r2, =_sbss
 8001c20:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001c24:	2000042c 	.word	0x2000042c

08001c28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c28:	e7fe      	b.n	8001c28 <ADC1_2_IRQHandler>
	...

08001c2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c30:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <HAL_Init+0x28>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a07      	ldr	r2, [pc, #28]	@ (8001c54 <HAL_Init+0x28>)
 8001c36:	f043 0310 	orr.w	r3, r3, #16
 8001c3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c3c:	2003      	movs	r0, #3
 8001c3e:	f000 f92b 	bl	8001e98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c42:	200f      	movs	r0, #15
 8001c44:	f000 f808 	bl	8001c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c48:	f7ff fdfc 	bl	8001844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40022000 	.word	0x40022000

08001c58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c60:	4b12      	ldr	r3, [pc, #72]	@ (8001cac <HAL_InitTick+0x54>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4b12      	ldr	r3, [pc, #72]	@ (8001cb0 <HAL_InitTick+0x58>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 f935 	bl	8001ee6 <HAL_SYSTICK_Config>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e00e      	b.n	8001ca4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2b0f      	cmp	r3, #15
 8001c8a:	d80a      	bhi.n	8001ca2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295
 8001c94:	f000 f90b 	bl	8001eae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c98:	4a06      	ldr	r2, [pc, #24]	@ (8001cb4 <HAL_InitTick+0x5c>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	e000      	b.n	8001ca4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000004 	.word	0x20000004
 8001cb0:	2000000c 	.word	0x2000000c
 8001cb4:	20000008 	.word	0x20000008

08001cb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cbc:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <HAL_IncTick+0x1c>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	4b05      	ldr	r3, [pc, #20]	@ (8001cd8 <HAL_IncTick+0x20>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	4a03      	ldr	r2, [pc, #12]	@ (8001cd8 <HAL_IncTick+0x20>)
 8001cca:	6013      	str	r3, [r2, #0]
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	2000000c 	.word	0x2000000c
 8001cd8:	200002dc 	.word	0x200002dc

08001cdc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce0:	4b02      	ldr	r3, [pc, #8]	@ (8001cec <HAL_GetTick+0x10>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr
 8001cec:	200002dc 	.word	0x200002dc

08001cf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cf8:	f7ff fff0 	bl	8001cdc <HAL_GetTick>
 8001cfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d08:	d005      	beq.n	8001d16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d34 <HAL_Delay+0x44>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4413      	add	r3, r2
 8001d14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d16:	bf00      	nop
 8001d18:	f7ff ffe0 	bl	8001cdc <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d8f7      	bhi.n	8001d18 <HAL_Delay+0x28>
  {
  }
}
 8001d28:	bf00      	nop
 8001d2a:	bf00      	nop
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	2000000c 	.word	0x2000000c

08001d38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f003 0307 	and.w	r3, r3, #7
 8001d46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d48:	4b0c      	ldr	r3, [pc, #48]	@ (8001d7c <__NVIC_SetPriorityGrouping+0x44>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d4e:	68ba      	ldr	r2, [r7, #8]
 8001d50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d54:	4013      	ands	r3, r2
 8001d56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d6a:	4a04      	ldr	r2, [pc, #16]	@ (8001d7c <__NVIC_SetPriorityGrouping+0x44>)
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	60d3      	str	r3, [r2, #12]
}
 8001d70:	bf00      	nop
 8001d72:	3714      	adds	r7, #20
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	e000ed00 	.word	0xe000ed00

08001d80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d84:	4b04      	ldr	r3, [pc, #16]	@ (8001d98 <__NVIC_GetPriorityGrouping+0x18>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	0a1b      	lsrs	r3, r3, #8
 8001d8a:	f003 0307 	and.w	r3, r3, #7
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000ed00 	.word	0xe000ed00

08001d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	6039      	str	r1, [r7, #0]
 8001da6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	db0a      	blt.n	8001dc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	490c      	ldr	r1, [pc, #48]	@ (8001de8 <__NVIC_SetPriority+0x4c>)
 8001db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dba:	0112      	lsls	r2, r2, #4
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	440b      	add	r3, r1
 8001dc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc4:	e00a      	b.n	8001ddc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4908      	ldr	r1, [pc, #32]	@ (8001dec <__NVIC_SetPriority+0x50>)
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	f003 030f 	and.w	r3, r3, #15
 8001dd2:	3b04      	subs	r3, #4
 8001dd4:	0112      	lsls	r2, r2, #4
 8001dd6:	b2d2      	uxtb	r2, r2
 8001dd8:	440b      	add	r3, r1
 8001dda:	761a      	strb	r2, [r3, #24]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bc80      	pop	{r7}
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	e000e100 	.word	0xe000e100
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b089      	sub	sp, #36	@ 0x24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f1c3 0307 	rsb	r3, r3, #7
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	bf28      	it	cs
 8001e0e:	2304      	movcs	r3, #4
 8001e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3304      	adds	r3, #4
 8001e16:	2b06      	cmp	r3, #6
 8001e18:	d902      	bls.n	8001e20 <NVIC_EncodePriority+0x30>
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3b03      	subs	r3, #3
 8001e1e:	e000      	b.n	8001e22 <NVIC_EncodePriority+0x32>
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	f04f 32ff 	mov.w	r2, #4294967295
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43da      	mvns	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	401a      	ands	r2, r3
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e38:	f04f 31ff 	mov.w	r1, #4294967295
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e42:	43d9      	mvns	r1, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e48:	4313      	orrs	r3, r2
         );
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3724      	adds	r7, #36	@ 0x24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bc80      	pop	{r7}
 8001e52:	4770      	bx	lr

08001e54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e64:	d301      	bcc.n	8001e6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e66:	2301      	movs	r3, #1
 8001e68:	e00f      	b.n	8001e8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e94 <SysTick_Config+0x40>)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e72:	210f      	movs	r1, #15
 8001e74:	f04f 30ff 	mov.w	r0, #4294967295
 8001e78:	f7ff ff90 	bl	8001d9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e7c:	4b05      	ldr	r3, [pc, #20]	@ (8001e94 <SysTick_Config+0x40>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e82:	4b04      	ldr	r3, [pc, #16]	@ (8001e94 <SysTick_Config+0x40>)
 8001e84:	2207      	movs	r2, #7
 8001e86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	e000e010 	.word	0xe000e010

08001e98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f7ff ff49 	bl	8001d38 <__NVIC_SetPriorityGrouping>
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b086      	sub	sp, #24
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	60b9      	str	r1, [r7, #8]
 8001eb8:	607a      	str	r2, [r7, #4]
 8001eba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ec0:	f7ff ff5e 	bl	8001d80 <__NVIC_GetPriorityGrouping>
 8001ec4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	68b9      	ldr	r1, [r7, #8]
 8001eca:	6978      	ldr	r0, [r7, #20]
 8001ecc:	f7ff ff90 	bl	8001df0 <NVIC_EncodePriority>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff ff5f 	bl	8001d9c <__NVIC_SetPriority>
}
 8001ede:	bf00      	nop
 8001ee0:	3718      	adds	r7, #24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b082      	sub	sp, #8
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f7ff ffb0 	bl	8001e54 <SysTick_Config>
 8001ef4:	4603      	mov	r3, r0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b08b      	sub	sp, #44	@ 0x2c
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f12:	e169      	b.n	80021e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f14:	2201      	movs	r2, #1
 8001f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	69fa      	ldr	r2, [r7, #28]
 8001f24:	4013      	ands	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	f040 8158 	bne.w	80021e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	4a9a      	ldr	r2, [pc, #616]	@ (80021a0 <HAL_GPIO_Init+0x2a0>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d05e      	beq.n	8001ffa <HAL_GPIO_Init+0xfa>
 8001f3c:	4a98      	ldr	r2, [pc, #608]	@ (80021a0 <HAL_GPIO_Init+0x2a0>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d875      	bhi.n	800202e <HAL_GPIO_Init+0x12e>
 8001f42:	4a98      	ldr	r2, [pc, #608]	@ (80021a4 <HAL_GPIO_Init+0x2a4>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d058      	beq.n	8001ffa <HAL_GPIO_Init+0xfa>
 8001f48:	4a96      	ldr	r2, [pc, #600]	@ (80021a4 <HAL_GPIO_Init+0x2a4>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d86f      	bhi.n	800202e <HAL_GPIO_Init+0x12e>
 8001f4e:	4a96      	ldr	r2, [pc, #600]	@ (80021a8 <HAL_GPIO_Init+0x2a8>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d052      	beq.n	8001ffa <HAL_GPIO_Init+0xfa>
 8001f54:	4a94      	ldr	r2, [pc, #592]	@ (80021a8 <HAL_GPIO_Init+0x2a8>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d869      	bhi.n	800202e <HAL_GPIO_Init+0x12e>
 8001f5a:	4a94      	ldr	r2, [pc, #592]	@ (80021ac <HAL_GPIO_Init+0x2ac>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d04c      	beq.n	8001ffa <HAL_GPIO_Init+0xfa>
 8001f60:	4a92      	ldr	r2, [pc, #584]	@ (80021ac <HAL_GPIO_Init+0x2ac>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d863      	bhi.n	800202e <HAL_GPIO_Init+0x12e>
 8001f66:	4a92      	ldr	r2, [pc, #584]	@ (80021b0 <HAL_GPIO_Init+0x2b0>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d046      	beq.n	8001ffa <HAL_GPIO_Init+0xfa>
 8001f6c:	4a90      	ldr	r2, [pc, #576]	@ (80021b0 <HAL_GPIO_Init+0x2b0>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d85d      	bhi.n	800202e <HAL_GPIO_Init+0x12e>
 8001f72:	2b12      	cmp	r3, #18
 8001f74:	d82a      	bhi.n	8001fcc <HAL_GPIO_Init+0xcc>
 8001f76:	2b12      	cmp	r3, #18
 8001f78:	d859      	bhi.n	800202e <HAL_GPIO_Init+0x12e>
 8001f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f80 <HAL_GPIO_Init+0x80>)
 8001f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f80:	08001ffb 	.word	0x08001ffb
 8001f84:	08001fd5 	.word	0x08001fd5
 8001f88:	08001fe7 	.word	0x08001fe7
 8001f8c:	08002029 	.word	0x08002029
 8001f90:	0800202f 	.word	0x0800202f
 8001f94:	0800202f 	.word	0x0800202f
 8001f98:	0800202f 	.word	0x0800202f
 8001f9c:	0800202f 	.word	0x0800202f
 8001fa0:	0800202f 	.word	0x0800202f
 8001fa4:	0800202f 	.word	0x0800202f
 8001fa8:	0800202f 	.word	0x0800202f
 8001fac:	0800202f 	.word	0x0800202f
 8001fb0:	0800202f 	.word	0x0800202f
 8001fb4:	0800202f 	.word	0x0800202f
 8001fb8:	0800202f 	.word	0x0800202f
 8001fbc:	0800202f 	.word	0x0800202f
 8001fc0:	0800202f 	.word	0x0800202f
 8001fc4:	08001fdd 	.word	0x08001fdd
 8001fc8:	08001ff1 	.word	0x08001ff1
 8001fcc:	4a79      	ldr	r2, [pc, #484]	@ (80021b4 <HAL_GPIO_Init+0x2b4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d013      	beq.n	8001ffa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fd2:	e02c      	b.n	800202e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	623b      	str	r3, [r7, #32]
          break;
 8001fda:	e029      	b.n	8002030 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	623b      	str	r3, [r7, #32]
          break;
 8001fe4:	e024      	b.n	8002030 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	3308      	adds	r3, #8
 8001fec:	623b      	str	r3, [r7, #32]
          break;
 8001fee:	e01f      	b.n	8002030 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	330c      	adds	r3, #12
 8001ff6:	623b      	str	r3, [r7, #32]
          break;
 8001ff8:	e01a      	b.n	8002030 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d102      	bne.n	8002008 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002002:	2304      	movs	r3, #4
 8002004:	623b      	str	r3, [r7, #32]
          break;
 8002006:	e013      	b.n	8002030 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d105      	bne.n	800201c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002010:	2308      	movs	r3, #8
 8002012:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	69fa      	ldr	r2, [r7, #28]
 8002018:	611a      	str	r2, [r3, #16]
          break;
 800201a:	e009      	b.n	8002030 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800201c:	2308      	movs	r3, #8
 800201e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	69fa      	ldr	r2, [r7, #28]
 8002024:	615a      	str	r2, [r3, #20]
          break;
 8002026:	e003      	b.n	8002030 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002028:	2300      	movs	r3, #0
 800202a:	623b      	str	r3, [r7, #32]
          break;
 800202c:	e000      	b.n	8002030 <HAL_GPIO_Init+0x130>
          break;
 800202e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	2bff      	cmp	r3, #255	@ 0xff
 8002034:	d801      	bhi.n	800203a <HAL_GPIO_Init+0x13a>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	e001      	b.n	800203e <HAL_GPIO_Init+0x13e>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	3304      	adds	r3, #4
 800203e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	2bff      	cmp	r3, #255	@ 0xff
 8002044:	d802      	bhi.n	800204c <HAL_GPIO_Init+0x14c>
 8002046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	e002      	b.n	8002052 <HAL_GPIO_Init+0x152>
 800204c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204e:	3b08      	subs	r3, #8
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	210f      	movs	r1, #15
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	fa01 f303 	lsl.w	r3, r1, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	401a      	ands	r2, r3
 8002064:	6a39      	ldr	r1, [r7, #32]
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	fa01 f303 	lsl.w	r3, r1, r3
 800206c:	431a      	orrs	r2, r3
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207a:	2b00      	cmp	r3, #0
 800207c:	f000 80b1 	beq.w	80021e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002080:	4b4d      	ldr	r3, [pc, #308]	@ (80021b8 <HAL_GPIO_Init+0x2b8>)
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	4a4c      	ldr	r2, [pc, #304]	@ (80021b8 <HAL_GPIO_Init+0x2b8>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6193      	str	r3, [r2, #24]
 800208c:	4b4a      	ldr	r3, [pc, #296]	@ (80021b8 <HAL_GPIO_Init+0x2b8>)
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	60bb      	str	r3, [r7, #8]
 8002096:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002098:	4a48      	ldr	r2, [pc, #288]	@ (80021bc <HAL_GPIO_Init+0x2bc>)
 800209a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209c:	089b      	lsrs	r3, r3, #2
 800209e:	3302      	adds	r3, #2
 80020a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a8:	f003 0303 	and.w	r3, r3, #3
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	220f      	movs	r2, #15
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	4013      	ands	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a40      	ldr	r2, [pc, #256]	@ (80021c0 <HAL_GPIO_Init+0x2c0>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d013      	beq.n	80020ec <HAL_GPIO_Init+0x1ec>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a3f      	ldr	r2, [pc, #252]	@ (80021c4 <HAL_GPIO_Init+0x2c4>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d00d      	beq.n	80020e8 <HAL_GPIO_Init+0x1e8>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a3e      	ldr	r2, [pc, #248]	@ (80021c8 <HAL_GPIO_Init+0x2c8>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d007      	beq.n	80020e4 <HAL_GPIO_Init+0x1e4>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a3d      	ldr	r2, [pc, #244]	@ (80021cc <HAL_GPIO_Init+0x2cc>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d101      	bne.n	80020e0 <HAL_GPIO_Init+0x1e0>
 80020dc:	2303      	movs	r3, #3
 80020de:	e006      	b.n	80020ee <HAL_GPIO_Init+0x1ee>
 80020e0:	2304      	movs	r3, #4
 80020e2:	e004      	b.n	80020ee <HAL_GPIO_Init+0x1ee>
 80020e4:	2302      	movs	r3, #2
 80020e6:	e002      	b.n	80020ee <HAL_GPIO_Init+0x1ee>
 80020e8:	2301      	movs	r3, #1
 80020ea:	e000      	b.n	80020ee <HAL_GPIO_Init+0x1ee>
 80020ec:	2300      	movs	r3, #0
 80020ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020f0:	f002 0203 	and.w	r2, r2, #3
 80020f4:	0092      	lsls	r2, r2, #2
 80020f6:	4093      	lsls	r3, r2
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020fe:	492f      	ldr	r1, [pc, #188]	@ (80021bc <HAL_GPIO_Init+0x2bc>)
 8002100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002102:	089b      	lsrs	r3, r3, #2
 8002104:	3302      	adds	r3, #2
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d006      	beq.n	8002126 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002118:	4b2d      	ldr	r3, [pc, #180]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	492c      	ldr	r1, [pc, #176]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	4313      	orrs	r3, r2
 8002122:	608b      	str	r3, [r1, #8]
 8002124:	e006      	b.n	8002134 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002126:	4b2a      	ldr	r3, [pc, #168]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002128:	689a      	ldr	r2, [r3, #8]
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	43db      	mvns	r3, r3
 800212e:	4928      	ldr	r1, [pc, #160]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002130:	4013      	ands	r3, r2
 8002132:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d006      	beq.n	800214e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002140:	4b23      	ldr	r3, [pc, #140]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002142:	68da      	ldr	r2, [r3, #12]
 8002144:	4922      	ldr	r1, [pc, #136]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	4313      	orrs	r3, r2
 800214a:	60cb      	str	r3, [r1, #12]
 800214c:	e006      	b.n	800215c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800214e:	4b20      	ldr	r3, [pc, #128]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002150:	68da      	ldr	r2, [r3, #12]
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	43db      	mvns	r3, r3
 8002156:	491e      	ldr	r1, [pc, #120]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002158:	4013      	ands	r3, r2
 800215a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d006      	beq.n	8002176 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002168:	4b19      	ldr	r3, [pc, #100]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	4918      	ldr	r1, [pc, #96]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	4313      	orrs	r3, r2
 8002172:	604b      	str	r3, [r1, #4]
 8002174:	e006      	b.n	8002184 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002176:	4b16      	ldr	r3, [pc, #88]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002178:	685a      	ldr	r2, [r3, #4]
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	43db      	mvns	r3, r3
 800217e:	4914      	ldr	r1, [pc, #80]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002180:	4013      	ands	r3, r2
 8002182:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d021      	beq.n	80021d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002190:	4b0f      	ldr	r3, [pc, #60]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	490e      	ldr	r1, [pc, #56]	@ (80021d0 <HAL_GPIO_Init+0x2d0>)
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	4313      	orrs	r3, r2
 800219a:	600b      	str	r3, [r1, #0]
 800219c:	e021      	b.n	80021e2 <HAL_GPIO_Init+0x2e2>
 800219e:	bf00      	nop
 80021a0:	10320000 	.word	0x10320000
 80021a4:	10310000 	.word	0x10310000
 80021a8:	10220000 	.word	0x10220000
 80021ac:	10210000 	.word	0x10210000
 80021b0:	10120000 	.word	0x10120000
 80021b4:	10110000 	.word	0x10110000
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40010000 	.word	0x40010000
 80021c0:	40010800 	.word	0x40010800
 80021c4:	40010c00 	.word	0x40010c00
 80021c8:	40011000 	.word	0x40011000
 80021cc:	40011400 	.word	0x40011400
 80021d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002204 <HAL_GPIO_Init+0x304>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	43db      	mvns	r3, r3
 80021dc:	4909      	ldr	r1, [pc, #36]	@ (8002204 <HAL_GPIO_Init+0x304>)
 80021de:	4013      	ands	r3, r2
 80021e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	3301      	adds	r3, #1
 80021e6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ee:	fa22 f303 	lsr.w	r3, r2, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f47f ae8e 	bne.w	8001f14 <HAL_GPIO_Init+0x14>
  }
}
 80021f8:	bf00      	nop
 80021fa:	bf00      	nop
 80021fc:	372c      	adds	r7, #44	@ 0x2c
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr
 8002204:	40010400 	.word	0x40010400

08002208 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	460b      	mov	r3, r1
 8002212:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	887b      	ldrh	r3, [r7, #2]
 800221a:	4013      	ands	r3, r2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d002      	beq.n	8002226 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002220:	2301      	movs	r3, #1
 8002222:	73fb      	strb	r3, [r7, #15]
 8002224:	e001      	b.n	800222a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002226:	2300      	movs	r3, #0
 8002228:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800222a:	7bfb      	ldrb	r3, [r7, #15]
}
 800222c:	4618      	mov	r0, r3
 800222e:	3714      	adds	r7, #20
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr

08002236 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
 800223e:	460b      	mov	r3, r1
 8002240:	807b      	strh	r3, [r7, #2]
 8002242:	4613      	mov	r3, r2
 8002244:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002246:	787b      	ldrb	r3, [r7, #1]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d003      	beq.n	8002254 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800224c:	887a      	ldrh	r2, [r7, #2]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002252:	e003      	b.n	800225c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002254:	887b      	ldrh	r3, [r7, #2]
 8002256:	041a      	lsls	r2, r3, #16
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	611a      	str	r2, [r3, #16]
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr
	...

08002268 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e12b      	b.n	80024d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d106      	bne.n	8002294 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff fb0a 	bl	80018a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2224      	movs	r2, #36	@ 0x24
 8002298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f022 0201 	bic.w	r2, r2, #1
 80022aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022cc:	f001 f832 	bl	8003334 <HAL_RCC_GetPCLK1Freq>
 80022d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	4a81      	ldr	r2, [pc, #516]	@ (80024dc <HAL_I2C_Init+0x274>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d807      	bhi.n	80022ec <HAL_I2C_Init+0x84>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	4a80      	ldr	r2, [pc, #512]	@ (80024e0 <HAL_I2C_Init+0x278>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	bf94      	ite	ls
 80022e4:	2301      	movls	r3, #1
 80022e6:	2300      	movhi	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	e006      	b.n	80022fa <HAL_I2C_Init+0x92>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4a7d      	ldr	r2, [pc, #500]	@ (80024e4 <HAL_I2C_Init+0x27c>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	bf94      	ite	ls
 80022f4:	2301      	movls	r3, #1
 80022f6:	2300      	movhi	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e0e7      	b.n	80024d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	4a78      	ldr	r2, [pc, #480]	@ (80024e8 <HAL_I2C_Init+0x280>)
 8002306:	fba2 2303 	umull	r2, r3, r2, r3
 800230a:	0c9b      	lsrs	r3, r3, #18
 800230c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	430a      	orrs	r2, r1
 8002320:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4a6a      	ldr	r2, [pc, #424]	@ (80024dc <HAL_I2C_Init+0x274>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d802      	bhi.n	800233c <HAL_I2C_Init+0xd4>
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	3301      	adds	r3, #1
 800233a:	e009      	b.n	8002350 <HAL_I2C_Init+0xe8>
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002342:	fb02 f303 	mul.w	r3, r2, r3
 8002346:	4a69      	ldr	r2, [pc, #420]	@ (80024ec <HAL_I2C_Init+0x284>)
 8002348:	fba2 2303 	umull	r2, r3, r2, r3
 800234c:	099b      	lsrs	r3, r3, #6
 800234e:	3301      	adds	r3, #1
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	430b      	orrs	r3, r1
 8002356:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002362:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	495c      	ldr	r1, [pc, #368]	@ (80024dc <HAL_I2C_Init+0x274>)
 800236c:	428b      	cmp	r3, r1
 800236e:	d819      	bhi.n	80023a4 <HAL_I2C_Init+0x13c>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	1e59      	subs	r1, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	fbb1 f3f3 	udiv	r3, r1, r3
 800237e:	1c59      	adds	r1, r3, #1
 8002380:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002384:	400b      	ands	r3, r1
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00a      	beq.n	80023a0 <HAL_I2C_Init+0x138>
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	1e59      	subs	r1, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	fbb1 f3f3 	udiv	r3, r1, r3
 8002398:	3301      	adds	r3, #1
 800239a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800239e:	e051      	b.n	8002444 <HAL_I2C_Init+0x1dc>
 80023a0:	2304      	movs	r3, #4
 80023a2:	e04f      	b.n	8002444 <HAL_I2C_Init+0x1dc>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d111      	bne.n	80023d0 <HAL_I2C_Init+0x168>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	1e58      	subs	r0, r3, #1
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6859      	ldr	r1, [r3, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	440b      	add	r3, r1
 80023ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80023be:	3301      	adds	r3, #1
 80023c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	bf0c      	ite	eq
 80023c8:	2301      	moveq	r3, #1
 80023ca:	2300      	movne	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	e012      	b.n	80023f6 <HAL_I2C_Init+0x18e>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	1e58      	subs	r0, r3, #1
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6859      	ldr	r1, [r3, #4]
 80023d8:	460b      	mov	r3, r1
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	0099      	lsls	r1, r3, #2
 80023e0:	440b      	add	r3, r1
 80023e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80023e6:	3301      	adds	r3, #1
 80023e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	bf0c      	ite	eq
 80023f0:	2301      	moveq	r3, #1
 80023f2:	2300      	movne	r3, #0
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <HAL_I2C_Init+0x196>
 80023fa:	2301      	movs	r3, #1
 80023fc:	e022      	b.n	8002444 <HAL_I2C_Init+0x1dc>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d10e      	bne.n	8002424 <HAL_I2C_Init+0x1bc>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	1e58      	subs	r0, r3, #1
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6859      	ldr	r1, [r3, #4]
 800240e:	460b      	mov	r3, r1
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	440b      	add	r3, r1
 8002414:	fbb0 f3f3 	udiv	r3, r0, r3
 8002418:	3301      	adds	r3, #1
 800241a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800241e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002422:	e00f      	b.n	8002444 <HAL_I2C_Init+0x1dc>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	1e58      	subs	r0, r3, #1
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6859      	ldr	r1, [r3, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	0099      	lsls	r1, r3, #2
 8002434:	440b      	add	r3, r1
 8002436:	fbb0 f3f3 	udiv	r3, r0, r3
 800243a:	3301      	adds	r3, #1
 800243c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002440:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002444:	6879      	ldr	r1, [r7, #4]
 8002446:	6809      	ldr	r1, [r1, #0]
 8002448:	4313      	orrs	r3, r2
 800244a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	69da      	ldr	r2, [r3, #28]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002472:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6911      	ldr	r1, [r2, #16]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	68d2      	ldr	r2, [r2, #12]
 800247e:	4311      	orrs	r1, r2
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	6812      	ldr	r2, [r2, #0]
 8002484:	430b      	orrs	r3, r1
 8002486:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	695a      	ldr	r2, [r3, #20]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	431a      	orrs	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	430a      	orrs	r2, r1
 80024a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 0201 	orr.w	r2, r2, #1
 80024b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2220      	movs	r2, #32
 80024be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	000186a0 	.word	0x000186a0
 80024e0:	001e847f 	.word	0x001e847f
 80024e4:	003d08ff 	.word	0x003d08ff
 80024e8:	431bde83 	.word	0x431bde83
 80024ec:	10624dd3 	.word	0x10624dd3

080024f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b088      	sub	sp, #32
 80024f4:	af02      	add	r7, sp, #8
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	607a      	str	r2, [r7, #4]
 80024fa:	461a      	mov	r2, r3
 80024fc:	460b      	mov	r3, r1
 80024fe:	817b      	strh	r3, [r7, #10]
 8002500:	4613      	mov	r3, r2
 8002502:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002504:	f7ff fbea 	bl	8001cdc <HAL_GetTick>
 8002508:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b20      	cmp	r3, #32
 8002514:	f040 80e0 	bne.w	80026d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	9300      	str	r3, [sp, #0]
 800251c:	2319      	movs	r3, #25
 800251e:	2201      	movs	r2, #1
 8002520:	4970      	ldr	r1, [pc, #448]	@ (80026e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002522:	68f8      	ldr	r0, [r7, #12]
 8002524:	f000 f964 	bl	80027f0 <I2C_WaitOnFlagUntilTimeout>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800252e:	2302      	movs	r3, #2
 8002530:	e0d3      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002538:	2b01      	cmp	r3, #1
 800253a:	d101      	bne.n	8002540 <HAL_I2C_Master_Transmit+0x50>
 800253c:	2302      	movs	r3, #2
 800253e:	e0cc      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b01      	cmp	r3, #1
 8002554:	d007      	beq.n	8002566 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f042 0201 	orr.w	r2, r2, #1
 8002564:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002574:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2221      	movs	r2, #33	@ 0x21
 800257a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2210      	movs	r2, #16
 8002582:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	893a      	ldrh	r2, [r7, #8]
 8002596:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800259c:	b29a      	uxth	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	4a50      	ldr	r2, [pc, #320]	@ (80026e8 <HAL_I2C_Master_Transmit+0x1f8>)
 80025a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80025a8:	8979      	ldrh	r1, [r7, #10]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	6a3a      	ldr	r2, [r7, #32]
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 f89c 	bl	80026ec <I2C_MasterRequestWrite>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e08d      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	613b      	str	r3, [r7, #16]
 80025d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025d4:	e066      	b.n	80026a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	6a39      	ldr	r1, [r7, #32]
 80025da:	68f8      	ldr	r0, [r7, #12]
 80025dc:	f000 fa22 	bl	8002a24 <I2C_WaitOnTXEFlagUntilTimeout>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00d      	beq.n	8002602 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	d107      	bne.n	80025fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e06b      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002606:	781a      	ldrb	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002612:	1c5a      	adds	r2, r3, #1
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800261c:	b29b      	uxth	r3, r3
 800261e:	3b01      	subs	r3, #1
 8002620:	b29a      	uxth	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800262a:	3b01      	subs	r3, #1
 800262c:	b29a      	uxth	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	695b      	ldr	r3, [r3, #20]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b04      	cmp	r3, #4
 800263e:	d11b      	bne.n	8002678 <HAL_I2C_Master_Transmit+0x188>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002644:	2b00      	cmp	r3, #0
 8002646:	d017      	beq.n	8002678 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264c:	781a      	ldrb	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002658:	1c5a      	adds	r2, r3, #1
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002662:	b29b      	uxth	r3, r3
 8002664:	3b01      	subs	r3, #1
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002670:	3b01      	subs	r3, #1
 8002672:	b29a      	uxth	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	6a39      	ldr	r1, [r7, #32]
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 fa19 	bl	8002ab4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00d      	beq.n	80026a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268c:	2b04      	cmp	r3, #4
 800268e:	d107      	bne.n	80026a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800269e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e01a      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d194      	bne.n	80025d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2220      	movs	r2, #32
 80026c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	e000      	b.n	80026da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026d8:	2302      	movs	r3, #2
  }
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3718      	adds	r7, #24
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	00100002 	.word	0x00100002
 80026e8:	ffff0000 	.word	0xffff0000

080026ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b088      	sub	sp, #32
 80026f0:	af02      	add	r7, sp, #8
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	607a      	str	r2, [r7, #4]
 80026f6:	603b      	str	r3, [r7, #0]
 80026f8:	460b      	mov	r3, r1
 80026fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002700:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	2b08      	cmp	r3, #8
 8002706:	d006      	beq.n	8002716 <I2C_MasterRequestWrite+0x2a>
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d003      	beq.n	8002716 <I2C_MasterRequestWrite+0x2a>
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002714:	d108      	bne.n	8002728 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	e00b      	b.n	8002740 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272c:	2b12      	cmp	r3, #18
 800272e:	d107      	bne.n	8002740 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800273e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	9300      	str	r3, [sp, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f000 f84f 	bl	80027f0 <I2C_WaitOnFlagUntilTimeout>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00d      	beq.n	8002774 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002762:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002766:	d103      	bne.n	8002770 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800276e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e035      	b.n	80027e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800277c:	d108      	bne.n	8002790 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800277e:	897b      	ldrh	r3, [r7, #10]
 8002780:	b2db      	uxtb	r3, r3
 8002782:	461a      	mov	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800278c:	611a      	str	r2, [r3, #16]
 800278e:	e01b      	b.n	80027c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002790:	897b      	ldrh	r3, [r7, #10]
 8002792:	11db      	asrs	r3, r3, #7
 8002794:	b2db      	uxtb	r3, r3
 8002796:	f003 0306 	and.w	r3, r3, #6
 800279a:	b2db      	uxtb	r3, r3
 800279c:	f063 030f 	orn	r3, r3, #15
 80027a0:	b2da      	uxtb	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	490e      	ldr	r1, [pc, #56]	@ (80027e8 <I2C_MasterRequestWrite+0xfc>)
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f000 f898 	bl	80028e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e010      	b.n	80027e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80027be:	897b      	ldrh	r3, [r7, #10]
 80027c0:	b2da      	uxtb	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	4907      	ldr	r1, [pc, #28]	@ (80027ec <I2C_MasterRequestWrite+0x100>)
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 f888 	bl	80028e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e000      	b.n	80027e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	00010008 	.word	0x00010008
 80027ec:	00010002 	.word	0x00010002

080027f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	603b      	str	r3, [r7, #0]
 80027fc:	4613      	mov	r3, r2
 80027fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002800:	e048      	b.n	8002894 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002808:	d044      	beq.n	8002894 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800280a:	f7ff fa67 	bl	8001cdc <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	683a      	ldr	r2, [r7, #0]
 8002816:	429a      	cmp	r2, r3
 8002818:	d302      	bcc.n	8002820 <I2C_WaitOnFlagUntilTimeout+0x30>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d139      	bne.n	8002894 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	0c1b      	lsrs	r3, r3, #16
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b01      	cmp	r3, #1
 8002828:	d10d      	bne.n	8002846 <I2C_WaitOnFlagUntilTimeout+0x56>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	695b      	ldr	r3, [r3, #20]
 8002830:	43da      	mvns	r2, r3
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	4013      	ands	r3, r2
 8002836:	b29b      	uxth	r3, r3
 8002838:	2b00      	cmp	r3, #0
 800283a:	bf0c      	ite	eq
 800283c:	2301      	moveq	r3, #1
 800283e:	2300      	movne	r3, #0
 8002840:	b2db      	uxtb	r3, r3
 8002842:	461a      	mov	r2, r3
 8002844:	e00c      	b.n	8002860 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	43da      	mvns	r2, r3
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	4013      	ands	r3, r2
 8002852:	b29b      	uxth	r3, r3
 8002854:	2b00      	cmp	r3, #0
 8002856:	bf0c      	ite	eq
 8002858:	2301      	moveq	r3, #1
 800285a:	2300      	movne	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	461a      	mov	r2, r3
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	429a      	cmp	r2, r3
 8002864:	d116      	bne.n	8002894 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2220      	movs	r2, #32
 8002870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002880:	f043 0220 	orr.w	r2, r3, #32
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e023      	b.n	80028dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	0c1b      	lsrs	r3, r3, #16
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b01      	cmp	r3, #1
 800289c:	d10d      	bne.n	80028ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	43da      	mvns	r2, r3
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	4013      	ands	r3, r2
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	bf0c      	ite	eq
 80028b0:	2301      	moveq	r3, #1
 80028b2:	2300      	movne	r3, #0
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	461a      	mov	r2, r3
 80028b8:	e00c      	b.n	80028d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	43da      	mvns	r2, r3
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	4013      	ands	r3, r2
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	bf0c      	ite	eq
 80028cc:	2301      	moveq	r3, #1
 80028ce:	2300      	movne	r3, #0
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	461a      	mov	r2, r3
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d093      	beq.n	8002802 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
 80028f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028f2:	e071      	b.n	80029d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002902:	d123      	bne.n	800294c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002912:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800291c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2220      	movs	r2, #32
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002938:	f043 0204 	orr.w	r2, r3, #4
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e067      	b.n	8002a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002952:	d041      	beq.n	80029d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002954:	f7ff f9c2 	bl	8001cdc <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	429a      	cmp	r2, r3
 8002962:	d302      	bcc.n	800296a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d136      	bne.n	80029d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	0c1b      	lsrs	r3, r3, #16
 800296e:	b2db      	uxtb	r3, r3
 8002970:	2b01      	cmp	r3, #1
 8002972:	d10c      	bne.n	800298e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	43da      	mvns	r2, r3
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	4013      	ands	r3, r2
 8002980:	b29b      	uxth	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	bf14      	ite	ne
 8002986:	2301      	movne	r3, #1
 8002988:	2300      	moveq	r3, #0
 800298a:	b2db      	uxtb	r3, r3
 800298c:	e00b      	b.n	80029a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	43da      	mvns	r2, r3
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	4013      	ands	r3, r2
 800299a:	b29b      	uxth	r3, r3
 800299c:	2b00      	cmp	r3, #0
 800299e:	bf14      	ite	ne
 80029a0:	2301      	movne	r3, #1
 80029a2:	2300      	moveq	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d016      	beq.n	80029d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c4:	f043 0220 	orr.w	r2, r3, #32
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e021      	b.n	8002a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	0c1b      	lsrs	r3, r3, #16
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d10c      	bne.n	80029fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	43da      	mvns	r2, r3
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	4013      	ands	r3, r2
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	bf14      	ite	ne
 80029f4:	2301      	movne	r3, #1
 80029f6:	2300      	moveq	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	e00b      	b.n	8002a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	43da      	mvns	r2, r3
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	4013      	ands	r3, r2
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	bf14      	ite	ne
 8002a0e:	2301      	movne	r3, #1
 8002a10:	2300      	moveq	r3, #0
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f47f af6d 	bne.w	80028f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a30:	e034      	b.n	8002a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 f886 	bl	8002b44 <I2C_IsAcknowledgeFailed>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e034      	b.n	8002aac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a48:	d028      	beq.n	8002a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a4a:	f7ff f947 	bl	8001cdc <HAL_GetTick>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	68ba      	ldr	r2, [r7, #8]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d302      	bcc.n	8002a60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d11d      	bne.n	8002a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a6a:	2b80      	cmp	r3, #128	@ 0x80
 8002a6c:	d016      	beq.n	8002a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2220      	movs	r2, #32
 8002a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a88:	f043 0220 	orr.w	r2, r3, #32
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e007      	b.n	8002aac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aa6:	2b80      	cmp	r3, #128	@ 0x80
 8002aa8:	d1c3      	bne.n	8002a32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ac0:	e034      	b.n	8002b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f000 f83e 	bl	8002b44 <I2C_IsAcknowledgeFailed>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e034      	b.n	8002b3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad8:	d028      	beq.n	8002b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ada:	f7ff f8ff 	bl	8001cdc <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d302      	bcc.n	8002af0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d11d      	bne.n	8002b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	f003 0304 	and.w	r3, r3, #4
 8002afa:	2b04      	cmp	r3, #4
 8002afc:	d016      	beq.n	8002b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2220      	movs	r2, #32
 8002b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b18:	f043 0220 	orr.w	r2, r3, #32
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e007      	b.n	8002b3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	f003 0304 	and.w	r3, r3, #4
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d1c3      	bne.n	8002ac2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b5a:	d11b      	bne.n	8002b94 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b64:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2220      	movs	r2, #32
 8002b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b80:	f043 0204 	orr.w	r2, r3, #4
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e000      	b.n	8002b96 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr

08002ba0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e272      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 8087 	beq.w	8002cce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bc0:	4b92      	ldr	r3, [pc, #584]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 030c 	and.w	r3, r3, #12
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d00c      	beq.n	8002be6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bcc:	4b8f      	ldr	r3, [pc, #572]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f003 030c 	and.w	r3, r3, #12
 8002bd4:	2b08      	cmp	r3, #8
 8002bd6:	d112      	bne.n	8002bfe <HAL_RCC_OscConfig+0x5e>
 8002bd8:	4b8c      	ldr	r3, [pc, #560]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002be4:	d10b      	bne.n	8002bfe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be6:	4b89      	ldr	r3, [pc, #548]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d06c      	beq.n	8002ccc <HAL_RCC_OscConfig+0x12c>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d168      	bne.n	8002ccc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e24c      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c06:	d106      	bne.n	8002c16 <HAL_RCC_OscConfig+0x76>
 8002c08:	4b80      	ldr	r3, [pc, #512]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a7f      	ldr	r2, [pc, #508]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c12:	6013      	str	r3, [r2, #0]
 8002c14:	e02e      	b.n	8002c74 <HAL_RCC_OscConfig+0xd4>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10c      	bne.n	8002c38 <HAL_RCC_OscConfig+0x98>
 8002c1e:	4b7b      	ldr	r3, [pc, #492]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a7a      	ldr	r2, [pc, #488]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c28:	6013      	str	r3, [r2, #0]
 8002c2a:	4b78      	ldr	r3, [pc, #480]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a77      	ldr	r2, [pc, #476]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c34:	6013      	str	r3, [r2, #0]
 8002c36:	e01d      	b.n	8002c74 <HAL_RCC_OscConfig+0xd4>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c40:	d10c      	bne.n	8002c5c <HAL_RCC_OscConfig+0xbc>
 8002c42:	4b72      	ldr	r3, [pc, #456]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a71      	ldr	r2, [pc, #452]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c4c:	6013      	str	r3, [r2, #0]
 8002c4e:	4b6f      	ldr	r3, [pc, #444]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a6e      	ldr	r2, [pc, #440]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c58:	6013      	str	r3, [r2, #0]
 8002c5a:	e00b      	b.n	8002c74 <HAL_RCC_OscConfig+0xd4>
 8002c5c:	4b6b      	ldr	r3, [pc, #428]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a6a      	ldr	r2, [pc, #424]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c66:	6013      	str	r3, [r2, #0]
 8002c68:	4b68      	ldr	r3, [pc, #416]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a67      	ldr	r2, [pc, #412]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d013      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7c:	f7ff f82e 	bl	8001cdc <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c84:	f7ff f82a 	bl	8001cdc <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b64      	cmp	r3, #100	@ 0x64
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e200      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c96:	4b5d      	ldr	r3, [pc, #372]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d0f0      	beq.n	8002c84 <HAL_RCC_OscConfig+0xe4>
 8002ca2:	e014      	b.n	8002cce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca4:	f7ff f81a 	bl	8001cdc <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cac:	f7ff f816 	bl	8001cdc <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b64      	cmp	r3, #100	@ 0x64
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e1ec      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cbe:	4b53      	ldr	r3, [pc, #332]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f0      	bne.n	8002cac <HAL_RCC_OscConfig+0x10c>
 8002cca:	e000      	b.n	8002cce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d063      	beq.n	8002da2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cda:	4b4c      	ldr	r3, [pc, #304]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f003 030c 	and.w	r3, r3, #12
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00b      	beq.n	8002cfe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ce6:	4b49      	ldr	r3, [pc, #292]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	2b08      	cmp	r3, #8
 8002cf0:	d11c      	bne.n	8002d2c <HAL_RCC_OscConfig+0x18c>
 8002cf2:	4b46      	ldr	r3, [pc, #280]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d116      	bne.n	8002d2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cfe:	4b43      	ldr	r3, [pc, #268]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d005      	beq.n	8002d16 <HAL_RCC_OscConfig+0x176>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d001      	beq.n	8002d16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e1c0      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d16:	4b3d      	ldr	r3, [pc, #244]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	00db      	lsls	r3, r3, #3
 8002d24:	4939      	ldr	r1, [pc, #228]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d2a:	e03a      	b.n	8002da2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691b      	ldr	r3, [r3, #16]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d020      	beq.n	8002d76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d34:	4b36      	ldr	r3, [pc, #216]	@ (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d36:	2201      	movs	r2, #1
 8002d38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3a:	f7fe ffcf 	bl	8001cdc <HAL_GetTick>
 8002d3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d40:	e008      	b.n	8002d54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d42:	f7fe ffcb 	bl	8001cdc <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e1a1      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d54:	4b2d      	ldr	r3, [pc, #180]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0f0      	beq.n	8002d42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d60:	4b2a      	ldr	r3, [pc, #168]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	695b      	ldr	r3, [r3, #20]
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	4927      	ldr	r1, [pc, #156]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	600b      	str	r3, [r1, #0]
 8002d74:	e015      	b.n	8002da2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d76:	4b26      	ldr	r3, [pc, #152]	@ (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7c:	f7fe ffae 	bl	8001cdc <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d84:	f7fe ffaa 	bl	8001cdc <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e180      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d96:	4b1d      	ldr	r3, [pc, #116]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f0      	bne.n	8002d84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d03a      	beq.n	8002e24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d019      	beq.n	8002dea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002db6:	4b17      	ldr	r3, [pc, #92]	@ (8002e14 <HAL_RCC_OscConfig+0x274>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dbc:	f7fe ff8e 	bl	8001cdc <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc4:	f7fe ff8a 	bl	8001cdc <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e160      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e0c <HAL_RCC_OscConfig+0x26c>)
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d0f0      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002de2:	2001      	movs	r0, #1
 8002de4:	f000 faba 	bl	800335c <RCC_Delay>
 8002de8:	e01c      	b.n	8002e24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dea:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <HAL_RCC_OscConfig+0x274>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002df0:	f7fe ff74 	bl	8001cdc <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df6:	e00f      	b.n	8002e18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df8:	f7fe ff70 	bl	8001cdc <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d908      	bls.n	8002e18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e146      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
 8002e0a:	bf00      	nop
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	42420000 	.word	0x42420000
 8002e14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e18:	4b92      	ldr	r3, [pc, #584]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1e9      	bne.n	8002df8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 80a6 	beq.w	8002f7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e32:	2300      	movs	r3, #0
 8002e34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e36:	4b8b      	ldr	r3, [pc, #556]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10d      	bne.n	8002e5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e42:	4b88      	ldr	r3, [pc, #544]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e44:	69db      	ldr	r3, [r3, #28]
 8002e46:	4a87      	ldr	r2, [pc, #540]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e4c:	61d3      	str	r3, [r2, #28]
 8002e4e:	4b85      	ldr	r3, [pc, #532]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e56:	60bb      	str	r3, [r7, #8]
 8002e58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e5e:	4b82      	ldr	r3, [pc, #520]	@ (8003068 <HAL_RCC_OscConfig+0x4c8>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d118      	bne.n	8002e9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e6a:	4b7f      	ldr	r3, [pc, #508]	@ (8003068 <HAL_RCC_OscConfig+0x4c8>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a7e      	ldr	r2, [pc, #504]	@ (8003068 <HAL_RCC_OscConfig+0x4c8>)
 8002e70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e76:	f7fe ff31 	bl	8001cdc <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e7c:	e008      	b.n	8002e90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e7e:	f7fe ff2d 	bl	8001cdc <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b64      	cmp	r3, #100	@ 0x64
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e103      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e90:	4b75      	ldr	r3, [pc, #468]	@ (8003068 <HAL_RCC_OscConfig+0x4c8>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d0f0      	beq.n	8002e7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d106      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x312>
 8002ea4:	4b6f      	ldr	r3, [pc, #444]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	4a6e      	ldr	r2, [pc, #440]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002eaa:	f043 0301 	orr.w	r3, r3, #1
 8002eae:	6213      	str	r3, [r2, #32]
 8002eb0:	e02d      	b.n	8002f0e <HAL_RCC_OscConfig+0x36e>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10c      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x334>
 8002eba:	4b6a      	ldr	r3, [pc, #424]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	4a69      	ldr	r2, [pc, #420]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ec0:	f023 0301 	bic.w	r3, r3, #1
 8002ec4:	6213      	str	r3, [r2, #32]
 8002ec6:	4b67      	ldr	r3, [pc, #412]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
 8002eca:	4a66      	ldr	r2, [pc, #408]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ecc:	f023 0304 	bic.w	r3, r3, #4
 8002ed0:	6213      	str	r3, [r2, #32]
 8002ed2:	e01c      	b.n	8002f0e <HAL_RCC_OscConfig+0x36e>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	2b05      	cmp	r3, #5
 8002eda:	d10c      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x356>
 8002edc:	4b61      	ldr	r3, [pc, #388]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	4a60      	ldr	r2, [pc, #384]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ee2:	f043 0304 	orr.w	r3, r3, #4
 8002ee6:	6213      	str	r3, [r2, #32]
 8002ee8:	4b5e      	ldr	r3, [pc, #376]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	4a5d      	ldr	r2, [pc, #372]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	6213      	str	r3, [r2, #32]
 8002ef4:	e00b      	b.n	8002f0e <HAL_RCC_OscConfig+0x36e>
 8002ef6:	4b5b      	ldr	r3, [pc, #364]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	4a5a      	ldr	r2, [pc, #360]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002efc:	f023 0301 	bic.w	r3, r3, #1
 8002f00:	6213      	str	r3, [r2, #32]
 8002f02:	4b58      	ldr	r3, [pc, #352]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	4a57      	ldr	r2, [pc, #348]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f08:	f023 0304 	bic.w	r3, r3, #4
 8002f0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d015      	beq.n	8002f42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f16:	f7fe fee1 	bl	8001cdc <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f1c:	e00a      	b.n	8002f34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f1e:	f7fe fedd 	bl	8001cdc <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d901      	bls.n	8002f34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e0b1      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f34:	4b4b      	ldr	r3, [pc, #300]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f36:	6a1b      	ldr	r3, [r3, #32]
 8002f38:	f003 0302 	and.w	r3, r3, #2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d0ee      	beq.n	8002f1e <HAL_RCC_OscConfig+0x37e>
 8002f40:	e014      	b.n	8002f6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f42:	f7fe fecb 	bl	8001cdc <HAL_GetTick>
 8002f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f48:	e00a      	b.n	8002f60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f4a:	f7fe fec7 	bl	8001cdc <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e09b      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f60:	4b40      	ldr	r3, [pc, #256]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1ee      	bne.n	8002f4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f6c:	7dfb      	ldrb	r3, [r7, #23]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d105      	bne.n	8002f7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f72:	4b3c      	ldr	r3, [pc, #240]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	4a3b      	ldr	r2, [pc, #236]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f000 8087 	beq.w	8003096 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f88:	4b36      	ldr	r3, [pc, #216]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f003 030c 	and.w	r3, r3, #12
 8002f90:	2b08      	cmp	r3, #8
 8002f92:	d061      	beq.n	8003058 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d146      	bne.n	800302a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f9c:	4b33      	ldr	r3, [pc, #204]	@ (800306c <HAL_RCC_OscConfig+0x4cc>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa2:	f7fe fe9b 	bl	8001cdc <HAL_GetTick>
 8002fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa8:	e008      	b.n	8002fbc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002faa:	f7fe fe97 	bl	8001cdc <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e06d      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fbc:	4b29      	ldr	r3, [pc, #164]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1f0      	bne.n	8002faa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fd0:	d108      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fd2:	4b24      	ldr	r3, [pc, #144]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	4921      	ldr	r1, [pc, #132]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a19      	ldr	r1, [r3, #32]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	430b      	orrs	r3, r1
 8002ff6:	491b      	ldr	r1, [pc, #108]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800306c <HAL_RCC_OscConfig+0x4cc>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003002:	f7fe fe6b 	bl	8001cdc <HAL_GetTick>
 8003006:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800300a:	f7fe fe67 	bl	8001cdc <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e03d      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800301c:	4b11      	ldr	r3, [pc, #68]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0f0      	beq.n	800300a <HAL_RCC_OscConfig+0x46a>
 8003028:	e035      	b.n	8003096 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800302a:	4b10      	ldr	r3, [pc, #64]	@ (800306c <HAL_RCC_OscConfig+0x4cc>)
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003030:	f7fe fe54 	bl	8001cdc <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003038:	f7fe fe50 	bl	8001cdc <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e026      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800304a:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <HAL_RCC_OscConfig+0x4c4>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1f0      	bne.n	8003038 <HAL_RCC_OscConfig+0x498>
 8003056:	e01e      	b.n	8003096 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d107      	bne.n	8003070 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e019      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
 8003064:	40021000 	.word	0x40021000
 8003068:	40007000 	.word	0x40007000
 800306c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003070:	4b0b      	ldr	r3, [pc, #44]	@ (80030a0 <HAL_RCC_OscConfig+0x500>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	429a      	cmp	r2, r3
 8003082:	d106      	bne.n	8003092 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308e:	429a      	cmp	r2, r3
 8003090:	d001      	beq.n	8003096 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e000      	b.n	8003098 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40021000 	.word	0x40021000

080030a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d101      	bne.n	80030b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e0d0      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d910      	bls.n	80030e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c6:	4b67      	ldr	r3, [pc, #412]	@ (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f023 0207 	bic.w	r2, r3, #7
 80030ce:	4965      	ldr	r1, [pc, #404]	@ (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d6:	4b63      	ldr	r3, [pc, #396]	@ (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d001      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e0b8      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d020      	beq.n	8003136 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d005      	beq.n	800310c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003100:	4b59      	ldr	r3, [pc, #356]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	4a58      	ldr	r2, [pc, #352]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003106:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800310a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0308 	and.w	r3, r3, #8
 8003114:	2b00      	cmp	r3, #0
 8003116:	d005      	beq.n	8003124 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003118:	4b53      	ldr	r3, [pc, #332]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	4a52      	ldr	r2, [pc, #328]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800311e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003122:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003124:	4b50      	ldr	r3, [pc, #320]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	494d      	ldr	r1, [pc, #308]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003132:	4313      	orrs	r3, r2
 8003134:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d040      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d107      	bne.n	800315a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314a:	4b47      	ldr	r3, [pc, #284]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d115      	bne.n	8003182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e07f      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b02      	cmp	r3, #2
 8003160:	d107      	bne.n	8003172 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003162:	4b41      	ldr	r3, [pc, #260]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d109      	bne.n	8003182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e073      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003172:	4b3d      	ldr	r3, [pc, #244]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e06b      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003182:	4b39      	ldr	r3, [pc, #228]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f023 0203 	bic.w	r2, r3, #3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	4936      	ldr	r1, [pc, #216]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003190:	4313      	orrs	r3, r2
 8003192:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003194:	f7fe fda2 	bl	8001cdc <HAL_GetTick>
 8003198:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800319a:	e00a      	b.n	80031b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800319c:	f7fe fd9e 	bl	8001cdc <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e053      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031b2:	4b2d      	ldr	r3, [pc, #180]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f003 020c 	and.w	r2, r3, #12
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d1eb      	bne.n	800319c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031c4:	4b27      	ldr	r3, [pc, #156]	@ (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0307 	and.w	r3, r3, #7
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d210      	bcs.n	80031f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d2:	4b24      	ldr	r3, [pc, #144]	@ (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f023 0207 	bic.w	r2, r3, #7
 80031da:	4922      	ldr	r1, [pc, #136]	@ (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	4313      	orrs	r3, r2
 80031e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031e2:	4b20      	ldr	r3, [pc, #128]	@ (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d001      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e032      	b.n	800325a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d008      	beq.n	8003212 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003200:	4b19      	ldr	r3, [pc, #100]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	4916      	ldr	r1, [pc, #88]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800320e:	4313      	orrs	r3, r2
 8003210:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d009      	beq.n	8003232 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800321e:	4b12      	ldr	r3, [pc, #72]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	490e      	ldr	r1, [pc, #56]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800322e:	4313      	orrs	r3, r2
 8003230:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003232:	f000 f821 	bl	8003278 <HAL_RCC_GetSysClockFreq>
 8003236:	4602      	mov	r2, r0
 8003238:	4b0b      	ldr	r3, [pc, #44]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	091b      	lsrs	r3, r3, #4
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	490a      	ldr	r1, [pc, #40]	@ (800326c <HAL_RCC_ClockConfig+0x1c8>)
 8003244:	5ccb      	ldrb	r3, [r1, r3]
 8003246:	fa22 f303 	lsr.w	r3, r2, r3
 800324a:	4a09      	ldr	r2, [pc, #36]	@ (8003270 <HAL_RCC_ClockConfig+0x1cc>)
 800324c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800324e:	4b09      	ldr	r3, [pc, #36]	@ (8003274 <HAL_RCC_ClockConfig+0x1d0>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4618      	mov	r0, r3
 8003254:	f7fe fd00 	bl	8001c58 <HAL_InitTick>

  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40022000 	.word	0x40022000
 8003268:	40021000 	.word	0x40021000
 800326c:	080086f8 	.word	0x080086f8
 8003270:	20000004 	.word	0x20000004
 8003274:	20000008 	.word	0x20000008

08003278 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003278:	b480      	push	{r7}
 800327a:	b087      	sub	sp, #28
 800327c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	2300      	movs	r3, #0
 8003284:	60bb      	str	r3, [r7, #8]
 8003286:	2300      	movs	r3, #0
 8003288:	617b      	str	r3, [r7, #20]
 800328a:	2300      	movs	r3, #0
 800328c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800328e:	2300      	movs	r3, #0
 8003290:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003292:	4b1e      	ldr	r3, [pc, #120]	@ (800330c <HAL_RCC_GetSysClockFreq+0x94>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f003 030c 	and.w	r3, r3, #12
 800329e:	2b04      	cmp	r3, #4
 80032a0:	d002      	beq.n	80032a8 <HAL_RCC_GetSysClockFreq+0x30>
 80032a2:	2b08      	cmp	r3, #8
 80032a4:	d003      	beq.n	80032ae <HAL_RCC_GetSysClockFreq+0x36>
 80032a6:	e027      	b.n	80032f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032a8:	4b19      	ldr	r3, [pc, #100]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x98>)
 80032aa:	613b      	str	r3, [r7, #16]
      break;
 80032ac:	e027      	b.n	80032fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	0c9b      	lsrs	r3, r3, #18
 80032b2:	f003 030f 	and.w	r3, r3, #15
 80032b6:	4a17      	ldr	r2, [pc, #92]	@ (8003314 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032b8:	5cd3      	ldrb	r3, [r2, r3]
 80032ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d010      	beq.n	80032e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032c6:	4b11      	ldr	r3, [pc, #68]	@ (800330c <HAL_RCC_GetSysClockFreq+0x94>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	0c5b      	lsrs	r3, r3, #17
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	4a11      	ldr	r2, [pc, #68]	@ (8003318 <HAL_RCC_GetSysClockFreq+0xa0>)
 80032d2:	5cd3      	ldrb	r3, [r2, r3]
 80032d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x98>)
 80032da:	fb03 f202 	mul.w	r2, r3, r2
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e4:	617b      	str	r3, [r7, #20]
 80032e6:	e004      	b.n	80032f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a0c      	ldr	r2, [pc, #48]	@ (800331c <HAL_RCC_GetSysClockFreq+0xa4>)
 80032ec:	fb02 f303 	mul.w	r3, r2, r3
 80032f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	613b      	str	r3, [r7, #16]
      break;
 80032f6:	e002      	b.n	80032fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032f8:	4b05      	ldr	r3, [pc, #20]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x98>)
 80032fa:	613b      	str	r3, [r7, #16]
      break;
 80032fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032fe:	693b      	ldr	r3, [r7, #16]
}
 8003300:	4618      	mov	r0, r3
 8003302:	371c      	adds	r7, #28
 8003304:	46bd      	mov	sp, r7
 8003306:	bc80      	pop	{r7}
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	40021000 	.word	0x40021000
 8003310:	007a1200 	.word	0x007a1200
 8003314:	08008710 	.word	0x08008710
 8003318:	08008720 	.word	0x08008720
 800331c:	003d0900 	.word	0x003d0900

08003320 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003324:	4b02      	ldr	r3, [pc, #8]	@ (8003330 <HAL_RCC_GetHCLKFreq+0x10>)
 8003326:	681b      	ldr	r3, [r3, #0]
}
 8003328:	4618      	mov	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr
 8003330:	20000004 	.word	0x20000004

08003334 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003338:	f7ff fff2 	bl	8003320 <HAL_RCC_GetHCLKFreq>
 800333c:	4602      	mov	r2, r0
 800333e:	4b05      	ldr	r3, [pc, #20]	@ (8003354 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	0a1b      	lsrs	r3, r3, #8
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	4903      	ldr	r1, [pc, #12]	@ (8003358 <HAL_RCC_GetPCLK1Freq+0x24>)
 800334a:	5ccb      	ldrb	r3, [r1, r3]
 800334c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003350:	4618      	mov	r0, r3
 8003352:	bd80      	pop	{r7, pc}
 8003354:	40021000 	.word	0x40021000
 8003358:	08008708 	.word	0x08008708

0800335c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003364:	4b0a      	ldr	r3, [pc, #40]	@ (8003390 <RCC_Delay+0x34>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a0a      	ldr	r2, [pc, #40]	@ (8003394 <RCC_Delay+0x38>)
 800336a:	fba2 2303 	umull	r2, r3, r2, r3
 800336e:	0a5b      	lsrs	r3, r3, #9
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	fb02 f303 	mul.w	r3, r2, r3
 8003376:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003378:	bf00      	nop
  }
  while (Delay --);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	1e5a      	subs	r2, r3, #1
 800337e:	60fa      	str	r2, [r7, #12]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f9      	bne.n	8003378 <RCC_Delay+0x1c>
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop
 8003388:	3714      	adds	r7, #20
 800338a:	46bd      	mov	sp, r7
 800338c:	bc80      	pop	{r7}
 800338e:	4770      	bx	lr
 8003390:	20000004 	.word	0x20000004
 8003394:	10624dd3 	.word	0x10624dd3

08003398 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e041      	b.n	800342e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d106      	bne.n	80033c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7fe fab0 	bl	8001924 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2202      	movs	r2, #2
 80033c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3304      	adds	r3, #4
 80033d4:	4619      	mov	r1, r3
 80033d6:	4610      	mov	r0, r2
 80033d8:	f000 faf4 	bl	80039c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
	...

08003438 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b01      	cmp	r3, #1
 800344a:	d001      	beq.n	8003450 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e032      	b.n	80034b6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a18      	ldr	r2, [pc, #96]	@ (80034c0 <HAL_TIM_Base_Start+0x88>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d00e      	beq.n	8003480 <HAL_TIM_Base_Start+0x48>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800346a:	d009      	beq.n	8003480 <HAL_TIM_Base_Start+0x48>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a14      	ldr	r2, [pc, #80]	@ (80034c4 <HAL_TIM_Base_Start+0x8c>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d004      	beq.n	8003480 <HAL_TIM_Base_Start+0x48>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a13      	ldr	r2, [pc, #76]	@ (80034c8 <HAL_TIM_Base_Start+0x90>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d111      	bne.n	80034a4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2b06      	cmp	r3, #6
 8003490:	d010      	beq.n	80034b4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 0201 	orr.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034a2:	e007      	b.n	80034b4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bc80      	pop	{r7}
 80034be:	4770      	bx	lr
 80034c0:	40012c00 	.word	0x40012c00
 80034c4:	40000400 	.word	0x40000400
 80034c8:	40000800 	.word	0x40000800

080034cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e041      	b.n	8003562 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d106      	bne.n	80034f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7fe fa34 	bl	8001960 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2202      	movs	r2, #2
 80034fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	3304      	adds	r3, #4
 8003508:	4619      	mov	r1, r3
 800350a:	4610      	mov	r0, r2
 800350c:	f000 fa5a 	bl	80039c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
	...

0800356c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d109      	bne.n	8003590 <HAL_TIM_PWM_Start+0x24>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003582:	b2db      	uxtb	r3, r3
 8003584:	2b01      	cmp	r3, #1
 8003586:	bf14      	ite	ne
 8003588:	2301      	movne	r3, #1
 800358a:	2300      	moveq	r3, #0
 800358c:	b2db      	uxtb	r3, r3
 800358e:	e022      	b.n	80035d6 <HAL_TIM_PWM_Start+0x6a>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	2b04      	cmp	r3, #4
 8003594:	d109      	bne.n	80035aa <HAL_TIM_PWM_Start+0x3e>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b01      	cmp	r3, #1
 80035a0:	bf14      	ite	ne
 80035a2:	2301      	movne	r3, #1
 80035a4:	2300      	moveq	r3, #0
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	e015      	b.n	80035d6 <HAL_TIM_PWM_Start+0x6a>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	2b08      	cmp	r3, #8
 80035ae:	d109      	bne.n	80035c4 <HAL_TIM_PWM_Start+0x58>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	bf14      	ite	ne
 80035bc:	2301      	movne	r3, #1
 80035be:	2300      	moveq	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	e008      	b.n	80035d6 <HAL_TIM_PWM_Start+0x6a>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	bf14      	ite	ne
 80035d0:	2301      	movne	r3, #1
 80035d2:	2300      	moveq	r3, #0
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e05e      	b.n	800369c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d104      	bne.n	80035ee <HAL_TIM_PWM_Start+0x82>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2202      	movs	r2, #2
 80035e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035ec:	e013      	b.n	8003616 <HAL_TIM_PWM_Start+0xaa>
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d104      	bne.n	80035fe <HAL_TIM_PWM_Start+0x92>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035fc:	e00b      	b.n	8003616 <HAL_TIM_PWM_Start+0xaa>
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	2b08      	cmp	r3, #8
 8003602:	d104      	bne.n	800360e <HAL_TIM_PWM_Start+0xa2>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2202      	movs	r2, #2
 8003608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800360c:	e003      	b.n	8003616 <HAL_TIM_PWM_Start+0xaa>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2202      	movs	r2, #2
 8003612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2201      	movs	r2, #1
 800361c:	6839      	ldr	r1, [r7, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f000 fc5c 	bl	8003edc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a1e      	ldr	r2, [pc, #120]	@ (80036a4 <HAL_TIM_PWM_Start+0x138>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d107      	bne.n	800363e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800363c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a18      	ldr	r2, [pc, #96]	@ (80036a4 <HAL_TIM_PWM_Start+0x138>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d00e      	beq.n	8003666 <HAL_TIM_PWM_Start+0xfa>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003650:	d009      	beq.n	8003666 <HAL_TIM_PWM_Start+0xfa>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a14      	ldr	r2, [pc, #80]	@ (80036a8 <HAL_TIM_PWM_Start+0x13c>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d004      	beq.n	8003666 <HAL_TIM_PWM_Start+0xfa>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a12      	ldr	r2, [pc, #72]	@ (80036ac <HAL_TIM_PWM_Start+0x140>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d111      	bne.n	800368a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2b06      	cmp	r3, #6
 8003676:	d010      	beq.n	800369a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003688:	e007      	b.n	800369a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0201 	orr.w	r2, r2, #1
 8003698:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3710      	adds	r7, #16
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	40012c00 	.word	0x40012c00
 80036a8:	40000400 	.word	0x40000400
 80036ac:	40000800 	.word	0x40000800

080036b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036bc:	2300      	movs	r3, #0
 80036be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d101      	bne.n	80036ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80036ca:	2302      	movs	r3, #2
 80036cc:	e0ae      	b.n	800382c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2b0c      	cmp	r3, #12
 80036da:	f200 809f 	bhi.w	800381c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80036de:	a201      	add	r2, pc, #4	@ (adr r2, 80036e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80036e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036e4:	08003719 	.word	0x08003719
 80036e8:	0800381d 	.word	0x0800381d
 80036ec:	0800381d 	.word	0x0800381d
 80036f0:	0800381d 	.word	0x0800381d
 80036f4:	08003759 	.word	0x08003759
 80036f8:	0800381d 	.word	0x0800381d
 80036fc:	0800381d 	.word	0x0800381d
 8003700:	0800381d 	.word	0x0800381d
 8003704:	0800379b 	.word	0x0800379b
 8003708:	0800381d 	.word	0x0800381d
 800370c:	0800381d 	.word	0x0800381d
 8003710:	0800381d 	.word	0x0800381d
 8003714:	080037db 	.word	0x080037db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68b9      	ldr	r1, [r7, #8]
 800371e:	4618      	mov	r0, r3
 8003720:	f000 f9be 	bl	8003aa0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699a      	ldr	r2, [r3, #24]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0208 	orr.w	r2, r2, #8
 8003732:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699a      	ldr	r2, [r3, #24]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0204 	bic.w	r2, r2, #4
 8003742:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6999      	ldr	r1, [r3, #24]
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	691a      	ldr	r2, [r3, #16]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	619a      	str	r2, [r3, #24]
      break;
 8003756:	e064      	b.n	8003822 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68b9      	ldr	r1, [r7, #8]
 800375e:	4618      	mov	r0, r3
 8003760:	f000 fa04 	bl	8003b6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	699a      	ldr	r2, [r3, #24]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003772:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699a      	ldr	r2, [r3, #24]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003782:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6999      	ldr	r1, [r3, #24]
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	021a      	lsls	r2, r3, #8
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	619a      	str	r2, [r3, #24]
      break;
 8003798:	e043      	b.n	8003822 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68b9      	ldr	r1, [r7, #8]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 fa4d 	bl	8003c40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	69da      	ldr	r2, [r3, #28]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f042 0208 	orr.w	r2, r2, #8
 80037b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	69da      	ldr	r2, [r3, #28]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0204 	bic.w	r2, r2, #4
 80037c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	69d9      	ldr	r1, [r3, #28]
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	430a      	orrs	r2, r1
 80037d6:	61da      	str	r2, [r3, #28]
      break;
 80037d8:	e023      	b.n	8003822 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68b9      	ldr	r1, [r7, #8]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 fa97 	bl	8003d14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	69da      	ldr	r2, [r3, #28]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	69da      	ldr	r2, [r3, #28]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003804:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	69d9      	ldr	r1, [r3, #28]
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	021a      	lsls	r2, r3, #8
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	61da      	str	r2, [r3, #28]
      break;
 800381a:	e002      	b.n	8003822 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	75fb      	strb	r3, [r7, #23]
      break;
 8003820:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800382a:	7dfb      	ldrb	r3, [r7, #23]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3718      	adds	r7, #24
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800383e:	2300      	movs	r3, #0
 8003840:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_TIM_ConfigClockSource+0x1c>
 800384c:	2302      	movs	r3, #2
 800384e:	e0b4      	b.n	80039ba <HAL_TIM_ConfigClockSource+0x186>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2202      	movs	r2, #2
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800386e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003876:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003888:	d03e      	beq.n	8003908 <HAL_TIM_ConfigClockSource+0xd4>
 800388a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800388e:	f200 8087 	bhi.w	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 8003892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003896:	f000 8086 	beq.w	80039a6 <HAL_TIM_ConfigClockSource+0x172>
 800389a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800389e:	d87f      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038a0:	2b70      	cmp	r3, #112	@ 0x70
 80038a2:	d01a      	beq.n	80038da <HAL_TIM_ConfigClockSource+0xa6>
 80038a4:	2b70      	cmp	r3, #112	@ 0x70
 80038a6:	d87b      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038a8:	2b60      	cmp	r3, #96	@ 0x60
 80038aa:	d050      	beq.n	800394e <HAL_TIM_ConfigClockSource+0x11a>
 80038ac:	2b60      	cmp	r3, #96	@ 0x60
 80038ae:	d877      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038b0:	2b50      	cmp	r3, #80	@ 0x50
 80038b2:	d03c      	beq.n	800392e <HAL_TIM_ConfigClockSource+0xfa>
 80038b4:	2b50      	cmp	r3, #80	@ 0x50
 80038b6:	d873      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038b8:	2b40      	cmp	r3, #64	@ 0x40
 80038ba:	d058      	beq.n	800396e <HAL_TIM_ConfigClockSource+0x13a>
 80038bc:	2b40      	cmp	r3, #64	@ 0x40
 80038be:	d86f      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038c0:	2b30      	cmp	r3, #48	@ 0x30
 80038c2:	d064      	beq.n	800398e <HAL_TIM_ConfigClockSource+0x15a>
 80038c4:	2b30      	cmp	r3, #48	@ 0x30
 80038c6:	d86b      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038c8:	2b20      	cmp	r3, #32
 80038ca:	d060      	beq.n	800398e <HAL_TIM_ConfigClockSource+0x15a>
 80038cc:	2b20      	cmp	r3, #32
 80038ce:	d867      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d05c      	beq.n	800398e <HAL_TIM_ConfigClockSource+0x15a>
 80038d4:	2b10      	cmp	r3, #16
 80038d6:	d05a      	beq.n	800398e <HAL_TIM_ConfigClockSource+0x15a>
 80038d8:	e062      	b.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038ea:	f000 fad8 	bl	8003e9e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80038fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	609a      	str	r2, [r3, #8]
      break;
 8003906:	e04f      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003918:	f000 fac1 	bl	8003e9e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	689a      	ldr	r2, [r3, #8]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800392a:	609a      	str	r2, [r3, #8]
      break;
 800392c:	e03c      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800393a:	461a      	mov	r2, r3
 800393c:	f000 fa38 	bl	8003db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2150      	movs	r1, #80	@ 0x50
 8003946:	4618      	mov	r0, r3
 8003948:	f000 fa8f 	bl	8003e6a <TIM_ITRx_SetConfig>
      break;
 800394c:	e02c      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800395a:	461a      	mov	r2, r3
 800395c:	f000 fa56 	bl	8003e0c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2160      	movs	r1, #96	@ 0x60
 8003966:	4618      	mov	r0, r3
 8003968:	f000 fa7f 	bl	8003e6a <TIM_ITRx_SetConfig>
      break;
 800396c:	e01c      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800397a:	461a      	mov	r2, r3
 800397c:	f000 fa18 	bl	8003db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2140      	movs	r1, #64	@ 0x40
 8003986:	4618      	mov	r0, r3
 8003988:	f000 fa6f 	bl	8003e6a <TIM_ITRx_SetConfig>
      break;
 800398c:	e00c      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4619      	mov	r1, r3
 8003998:	4610      	mov	r0, r2
 800399a:	f000 fa66 	bl	8003e6a <TIM_ITRx_SetConfig>
      break;
 800399e:	e003      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
      break;
 80039a4:	e000      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80039a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
	...

080039c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a2f      	ldr	r2, [pc, #188]	@ (8003a94 <TIM_Base_SetConfig+0xd0>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d00b      	beq.n	80039f4 <TIM_Base_SetConfig+0x30>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039e2:	d007      	beq.n	80039f4 <TIM_Base_SetConfig+0x30>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a2c      	ldr	r2, [pc, #176]	@ (8003a98 <TIM_Base_SetConfig+0xd4>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d003      	beq.n	80039f4 <TIM_Base_SetConfig+0x30>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a2b      	ldr	r2, [pc, #172]	@ (8003a9c <TIM_Base_SetConfig+0xd8>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d108      	bne.n	8003a06 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a22      	ldr	r2, [pc, #136]	@ (8003a94 <TIM_Base_SetConfig+0xd0>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d00b      	beq.n	8003a26 <TIM_Base_SetConfig+0x62>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a14:	d007      	beq.n	8003a26 <TIM_Base_SetConfig+0x62>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a1f      	ldr	r2, [pc, #124]	@ (8003a98 <TIM_Base_SetConfig+0xd4>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d003      	beq.n	8003a26 <TIM_Base_SetConfig+0x62>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a1e      	ldr	r2, [pc, #120]	@ (8003a9c <TIM_Base_SetConfig+0xd8>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d108      	bne.n	8003a38 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	68fa      	ldr	r2, [r7, #12]
 8003a4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	689a      	ldr	r2, [r3, #8]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8003a94 <TIM_Base_SetConfig+0xd0>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d103      	bne.n	8003a6c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	691a      	ldr	r2, [r3, #16]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d005      	beq.n	8003a8a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	f023 0201 	bic.w	r2, r3, #1
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	611a      	str	r2, [r3, #16]
  }
}
 8003a8a:	bf00      	nop
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr
 8003a94:	40012c00 	.word	0x40012c00
 8003a98:	40000400 	.word	0x40000400
 8003a9c:	40000800 	.word	0x40000800

08003aa0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b087      	sub	sp, #28
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	f023 0201 	bic.w	r2, r3, #1
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f023 0303 	bic.w	r3, r3, #3
 8003ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	f023 0302 	bic.w	r3, r3, #2
 8003ae8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a1c      	ldr	r2, [pc, #112]	@ (8003b68 <TIM_OC1_SetConfig+0xc8>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d10c      	bne.n	8003b16 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f023 0308 	bic.w	r3, r3, #8
 8003b02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f023 0304 	bic.w	r3, r3, #4
 8003b14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a13      	ldr	r2, [pc, #76]	@ (8003b68 <TIM_OC1_SetConfig+0xc8>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d111      	bne.n	8003b42 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	697a      	ldr	r2, [r7, #20]
 8003b5a:	621a      	str	r2, [r3, #32]
}
 8003b5c:	bf00      	nop
 8003b5e:	371c      	adds	r7, #28
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bc80      	pop	{r7}
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	40012c00 	.word	0x40012c00

08003b6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	f023 0210 	bic.w	r2, r3, #16
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ba2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	021b      	lsls	r3, r3, #8
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	f023 0320 	bic.w	r3, r3, #32
 8003bb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a1d      	ldr	r2, [pc, #116]	@ (8003c3c <TIM_OC2_SetConfig+0xd0>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d10d      	bne.n	8003be8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003be6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a14      	ldr	r2, [pc, #80]	@ (8003c3c <TIM_OC2_SetConfig+0xd0>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d113      	bne.n	8003c18 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bf6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003bfe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	693a      	ldr	r2, [r7, #16]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	621a      	str	r2, [r3, #32]
}
 8003c32:	bf00      	nop
 8003c34:	371c      	adds	r7, #28
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bc80      	pop	{r7}
 8003c3a:	4770      	bx	lr
 8003c3c:	40012c00 	.word	0x40012c00

08003c40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b087      	sub	sp, #28
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a1b      	ldr	r3, [r3, #32]
 8003c4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	69db      	ldr	r3, [r3, #28]
 8003c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f023 0303 	bic.w	r3, r3, #3
 8003c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	021b      	lsls	r3, r3, #8
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a1d      	ldr	r2, [pc, #116]	@ (8003d10 <TIM_OC3_SetConfig+0xd0>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d10d      	bne.n	8003cba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	021b      	lsls	r3, r3, #8
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a14      	ldr	r2, [pc, #80]	@ (8003d10 <TIM_OC3_SetConfig+0xd0>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d113      	bne.n	8003cea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	011b      	lsls	r3, r3, #4
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	011b      	lsls	r3, r3, #4
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	621a      	str	r2, [r3, #32]
}
 8003d04:	bf00      	nop
 8003d06:	371c      	adds	r7, #28
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bc80      	pop	{r7}
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	40012c00 	.word	0x40012c00

08003d14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	021b      	lsls	r3, r3, #8
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	031b      	lsls	r3, r3, #12
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a0f      	ldr	r2, [pc, #60]	@ (8003dac <TIM_OC4_SetConfig+0x98>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d109      	bne.n	8003d88 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	019b      	lsls	r3, r3, #6
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	621a      	str	r2, [r3, #32]
}
 8003da2:	bf00      	nop
 8003da4:	371c      	adds	r7, #28
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bc80      	pop	{r7}
 8003daa:	4770      	bx	lr
 8003dac:	40012c00 	.word	0x40012c00

08003db0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a1b      	ldr	r3, [r3, #32]
 8003dc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	f023 0201 	bic.w	r2, r3, #1
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f023 030a 	bic.w	r3, r3, #10
 8003dec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	621a      	str	r2, [r3, #32]
}
 8003e02:	bf00      	nop
 8003e04:	371c      	adds	r7, #28
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bc80      	pop	{r7}
 8003e0a:	4770      	bx	lr

08003e0c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b087      	sub	sp, #28
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a1b      	ldr	r3, [r3, #32]
 8003e1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6a1b      	ldr	r3, [r3, #32]
 8003e22:	f023 0210 	bic.w	r2, r3, #16
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	031b      	lsls	r3, r3, #12
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e48:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	621a      	str	r2, [r3, #32]
}
 8003e60:	bf00      	nop
 8003e62:	371c      	adds	r7, #28
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr

08003e6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b085      	sub	sp, #20
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
 8003e72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e82:	683a      	ldr	r2, [r7, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	f043 0307 	orr.w	r3, r3, #7
 8003e8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	609a      	str	r2, [r3, #8]
}
 8003e94:	bf00      	nop
 8003e96:	3714      	adds	r7, #20
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bc80      	pop	{r7}
 8003e9c:	4770      	bx	lr

08003e9e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b087      	sub	sp, #28
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	60f8      	str	r0, [r7, #12]
 8003ea6:	60b9      	str	r1, [r7, #8]
 8003ea8:	607a      	str	r2, [r7, #4]
 8003eaa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003eb8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	021a      	lsls	r2, r3, #8
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	431a      	orrs	r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	609a      	str	r2, [r3, #8]
}
 8003ed2:	bf00      	nop
 8003ed4:	371c      	adds	r7, #28
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bc80      	pop	{r7}
 8003eda:	4770      	bx	lr

08003edc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b087      	sub	sp, #28
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	f003 031f 	and.w	r3, r3, #31
 8003eee:	2201      	movs	r2, #1
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6a1a      	ldr	r2, [r3, #32]
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	43db      	mvns	r3, r3
 8003efe:	401a      	ands	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6a1a      	ldr	r2, [r3, #32]
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	f003 031f 	and.w	r3, r3, #31
 8003f0e:	6879      	ldr	r1, [r7, #4]
 8003f10:	fa01 f303 	lsl.w	r3, r1, r3
 8003f14:	431a      	orrs	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	621a      	str	r2, [r3, #32]
}
 8003f1a:	bf00      	nop
 8003f1c:	371c      	adds	r7, #28
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bc80      	pop	{r7}
 8003f22:	4770      	bx	lr

08003f24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d101      	bne.n	8003f3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f38:	2302      	movs	r3, #2
 8003f3a:	e046      	b.n	8003fca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2202      	movs	r2, #2
 8003f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a16      	ldr	r2, [pc, #88]	@ (8003fd4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d00e      	beq.n	8003f9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f88:	d009      	beq.n	8003f9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a12      	ldr	r2, [pc, #72]	@ (8003fd8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d004      	beq.n	8003f9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a10      	ldr	r2, [pc, #64]	@ (8003fdc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d10c      	bne.n	8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fa4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3714      	adds	r7, #20
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bc80      	pop	{r7}
 8003fd2:	4770      	bx	lr
 8003fd4:	40012c00 	.word	0x40012c00
 8003fd8:	40000400 	.word	0x40000400
 8003fdc:	40000800 	.word	0x40000800

08003fe0 <__cvt>:
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fe6:	461d      	mov	r5, r3
 8003fe8:	bfbb      	ittet	lt
 8003fea:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003fee:	461d      	movlt	r5, r3
 8003ff0:	2300      	movge	r3, #0
 8003ff2:	232d      	movlt	r3, #45	@ 0x2d
 8003ff4:	b088      	sub	sp, #32
 8003ff6:	4614      	mov	r4, r2
 8003ff8:	bfb8      	it	lt
 8003ffa:	4614      	movlt	r4, r2
 8003ffc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003ffe:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004000:	7013      	strb	r3, [r2, #0]
 8004002:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004004:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004008:	f023 0820 	bic.w	r8, r3, #32
 800400c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004010:	d005      	beq.n	800401e <__cvt+0x3e>
 8004012:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004016:	d100      	bne.n	800401a <__cvt+0x3a>
 8004018:	3601      	adds	r6, #1
 800401a:	2302      	movs	r3, #2
 800401c:	e000      	b.n	8004020 <__cvt+0x40>
 800401e:	2303      	movs	r3, #3
 8004020:	aa07      	add	r2, sp, #28
 8004022:	9204      	str	r2, [sp, #16]
 8004024:	aa06      	add	r2, sp, #24
 8004026:	e9cd a202 	strd	sl, r2, [sp, #8]
 800402a:	e9cd 3600 	strd	r3, r6, [sp]
 800402e:	4622      	mov	r2, r4
 8004030:	462b      	mov	r3, r5
 8004032:	f001 f881 	bl	8005138 <_dtoa_r>
 8004036:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800403a:	4607      	mov	r7, r0
 800403c:	d119      	bne.n	8004072 <__cvt+0x92>
 800403e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004040:	07db      	lsls	r3, r3, #31
 8004042:	d50e      	bpl.n	8004062 <__cvt+0x82>
 8004044:	eb00 0906 	add.w	r9, r0, r6
 8004048:	2200      	movs	r2, #0
 800404a:	2300      	movs	r3, #0
 800404c:	4620      	mov	r0, r4
 800404e:	4629      	mov	r1, r5
 8004050:	f7fc fcaa 	bl	80009a8 <__aeabi_dcmpeq>
 8004054:	b108      	cbz	r0, 800405a <__cvt+0x7a>
 8004056:	f8cd 901c 	str.w	r9, [sp, #28]
 800405a:	2230      	movs	r2, #48	@ 0x30
 800405c:	9b07      	ldr	r3, [sp, #28]
 800405e:	454b      	cmp	r3, r9
 8004060:	d31e      	bcc.n	80040a0 <__cvt+0xc0>
 8004062:	4638      	mov	r0, r7
 8004064:	9b07      	ldr	r3, [sp, #28]
 8004066:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004068:	1bdb      	subs	r3, r3, r7
 800406a:	6013      	str	r3, [r2, #0]
 800406c:	b008      	add	sp, #32
 800406e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004072:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004076:	eb00 0906 	add.w	r9, r0, r6
 800407a:	d1e5      	bne.n	8004048 <__cvt+0x68>
 800407c:	7803      	ldrb	r3, [r0, #0]
 800407e:	2b30      	cmp	r3, #48	@ 0x30
 8004080:	d10a      	bne.n	8004098 <__cvt+0xb8>
 8004082:	2200      	movs	r2, #0
 8004084:	2300      	movs	r3, #0
 8004086:	4620      	mov	r0, r4
 8004088:	4629      	mov	r1, r5
 800408a:	f7fc fc8d 	bl	80009a8 <__aeabi_dcmpeq>
 800408e:	b918      	cbnz	r0, 8004098 <__cvt+0xb8>
 8004090:	f1c6 0601 	rsb	r6, r6, #1
 8004094:	f8ca 6000 	str.w	r6, [sl]
 8004098:	f8da 3000 	ldr.w	r3, [sl]
 800409c:	4499      	add	r9, r3
 800409e:	e7d3      	b.n	8004048 <__cvt+0x68>
 80040a0:	1c59      	adds	r1, r3, #1
 80040a2:	9107      	str	r1, [sp, #28]
 80040a4:	701a      	strb	r2, [r3, #0]
 80040a6:	e7d9      	b.n	800405c <__cvt+0x7c>

080040a8 <__exponent>:
 80040a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040aa:	2900      	cmp	r1, #0
 80040ac:	bfb6      	itet	lt
 80040ae:	232d      	movlt	r3, #45	@ 0x2d
 80040b0:	232b      	movge	r3, #43	@ 0x2b
 80040b2:	4249      	neglt	r1, r1
 80040b4:	2909      	cmp	r1, #9
 80040b6:	7002      	strb	r2, [r0, #0]
 80040b8:	7043      	strb	r3, [r0, #1]
 80040ba:	dd29      	ble.n	8004110 <__exponent+0x68>
 80040bc:	f10d 0307 	add.w	r3, sp, #7
 80040c0:	461d      	mov	r5, r3
 80040c2:	270a      	movs	r7, #10
 80040c4:	fbb1 f6f7 	udiv	r6, r1, r7
 80040c8:	461a      	mov	r2, r3
 80040ca:	fb07 1416 	mls	r4, r7, r6, r1
 80040ce:	3430      	adds	r4, #48	@ 0x30
 80040d0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80040d4:	460c      	mov	r4, r1
 80040d6:	2c63      	cmp	r4, #99	@ 0x63
 80040d8:	4631      	mov	r1, r6
 80040da:	f103 33ff 	add.w	r3, r3, #4294967295
 80040de:	dcf1      	bgt.n	80040c4 <__exponent+0x1c>
 80040e0:	3130      	adds	r1, #48	@ 0x30
 80040e2:	1e94      	subs	r4, r2, #2
 80040e4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80040e8:	4623      	mov	r3, r4
 80040ea:	1c41      	adds	r1, r0, #1
 80040ec:	42ab      	cmp	r3, r5
 80040ee:	d30a      	bcc.n	8004106 <__exponent+0x5e>
 80040f0:	f10d 0309 	add.w	r3, sp, #9
 80040f4:	1a9b      	subs	r3, r3, r2
 80040f6:	42ac      	cmp	r4, r5
 80040f8:	bf88      	it	hi
 80040fa:	2300      	movhi	r3, #0
 80040fc:	3302      	adds	r3, #2
 80040fe:	4403      	add	r3, r0
 8004100:	1a18      	subs	r0, r3, r0
 8004102:	b003      	add	sp, #12
 8004104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004106:	f813 6b01 	ldrb.w	r6, [r3], #1
 800410a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800410e:	e7ed      	b.n	80040ec <__exponent+0x44>
 8004110:	2330      	movs	r3, #48	@ 0x30
 8004112:	3130      	adds	r1, #48	@ 0x30
 8004114:	7083      	strb	r3, [r0, #2]
 8004116:	70c1      	strb	r1, [r0, #3]
 8004118:	1d03      	adds	r3, r0, #4
 800411a:	e7f1      	b.n	8004100 <__exponent+0x58>

0800411c <_printf_float>:
 800411c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004120:	b091      	sub	sp, #68	@ 0x44
 8004122:	460c      	mov	r4, r1
 8004124:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004128:	4616      	mov	r6, r2
 800412a:	461f      	mov	r7, r3
 800412c:	4605      	mov	r5, r0
 800412e:	f000 fef1 	bl	8004f14 <_localeconv_r>
 8004132:	6803      	ldr	r3, [r0, #0]
 8004134:	4618      	mov	r0, r3
 8004136:	9308      	str	r3, [sp, #32]
 8004138:	f7fc f80a 	bl	8000150 <strlen>
 800413c:	2300      	movs	r3, #0
 800413e:	930e      	str	r3, [sp, #56]	@ 0x38
 8004140:	f8d8 3000 	ldr.w	r3, [r8]
 8004144:	9009      	str	r0, [sp, #36]	@ 0x24
 8004146:	3307      	adds	r3, #7
 8004148:	f023 0307 	bic.w	r3, r3, #7
 800414c:	f103 0208 	add.w	r2, r3, #8
 8004150:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004154:	f8d4 b000 	ldr.w	fp, [r4]
 8004158:	f8c8 2000 	str.w	r2, [r8]
 800415c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004160:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004164:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004166:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800416a:	f04f 32ff 	mov.w	r2, #4294967295
 800416e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004172:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004176:	4b9c      	ldr	r3, [pc, #624]	@ (80043e8 <_printf_float+0x2cc>)
 8004178:	f7fc fc48 	bl	8000a0c <__aeabi_dcmpun>
 800417c:	bb70      	cbnz	r0, 80041dc <_printf_float+0xc0>
 800417e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004182:	f04f 32ff 	mov.w	r2, #4294967295
 8004186:	4b98      	ldr	r3, [pc, #608]	@ (80043e8 <_printf_float+0x2cc>)
 8004188:	f7fc fc22 	bl	80009d0 <__aeabi_dcmple>
 800418c:	bb30      	cbnz	r0, 80041dc <_printf_float+0xc0>
 800418e:	2200      	movs	r2, #0
 8004190:	2300      	movs	r3, #0
 8004192:	4640      	mov	r0, r8
 8004194:	4649      	mov	r1, r9
 8004196:	f7fc fc11 	bl	80009bc <__aeabi_dcmplt>
 800419a:	b110      	cbz	r0, 80041a2 <_printf_float+0x86>
 800419c:	232d      	movs	r3, #45	@ 0x2d
 800419e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041a2:	4a92      	ldr	r2, [pc, #584]	@ (80043ec <_printf_float+0x2d0>)
 80041a4:	4b92      	ldr	r3, [pc, #584]	@ (80043f0 <_printf_float+0x2d4>)
 80041a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80041aa:	bf94      	ite	ls
 80041ac:	4690      	movls	r8, r2
 80041ae:	4698      	movhi	r8, r3
 80041b0:	2303      	movs	r3, #3
 80041b2:	f04f 0900 	mov.w	r9, #0
 80041b6:	6123      	str	r3, [r4, #16]
 80041b8:	f02b 0304 	bic.w	r3, fp, #4
 80041bc:	6023      	str	r3, [r4, #0]
 80041be:	4633      	mov	r3, r6
 80041c0:	4621      	mov	r1, r4
 80041c2:	4628      	mov	r0, r5
 80041c4:	9700      	str	r7, [sp, #0]
 80041c6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80041c8:	f000 f9d4 	bl	8004574 <_printf_common>
 80041cc:	3001      	adds	r0, #1
 80041ce:	f040 8090 	bne.w	80042f2 <_printf_float+0x1d6>
 80041d2:	f04f 30ff 	mov.w	r0, #4294967295
 80041d6:	b011      	add	sp, #68	@ 0x44
 80041d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041dc:	4642      	mov	r2, r8
 80041de:	464b      	mov	r3, r9
 80041e0:	4640      	mov	r0, r8
 80041e2:	4649      	mov	r1, r9
 80041e4:	f7fc fc12 	bl	8000a0c <__aeabi_dcmpun>
 80041e8:	b148      	cbz	r0, 80041fe <_printf_float+0xe2>
 80041ea:	464b      	mov	r3, r9
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	bfb8      	it	lt
 80041f0:	232d      	movlt	r3, #45	@ 0x2d
 80041f2:	4a80      	ldr	r2, [pc, #512]	@ (80043f4 <_printf_float+0x2d8>)
 80041f4:	bfb8      	it	lt
 80041f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80041fa:	4b7f      	ldr	r3, [pc, #508]	@ (80043f8 <_printf_float+0x2dc>)
 80041fc:	e7d3      	b.n	80041a6 <_printf_float+0x8a>
 80041fe:	6863      	ldr	r3, [r4, #4]
 8004200:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	d13f      	bne.n	8004288 <_printf_float+0x16c>
 8004208:	2306      	movs	r3, #6
 800420a:	6063      	str	r3, [r4, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004212:	6023      	str	r3, [r4, #0]
 8004214:	9206      	str	r2, [sp, #24]
 8004216:	aa0e      	add	r2, sp, #56	@ 0x38
 8004218:	e9cd a204 	strd	sl, r2, [sp, #16]
 800421c:	aa0d      	add	r2, sp, #52	@ 0x34
 800421e:	9203      	str	r2, [sp, #12]
 8004220:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004224:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004228:	6863      	ldr	r3, [r4, #4]
 800422a:	4642      	mov	r2, r8
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	4628      	mov	r0, r5
 8004230:	464b      	mov	r3, r9
 8004232:	910a      	str	r1, [sp, #40]	@ 0x28
 8004234:	f7ff fed4 	bl	8003fe0 <__cvt>
 8004238:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800423a:	4680      	mov	r8, r0
 800423c:	2947      	cmp	r1, #71	@ 0x47
 800423e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004240:	d128      	bne.n	8004294 <_printf_float+0x178>
 8004242:	1cc8      	adds	r0, r1, #3
 8004244:	db02      	blt.n	800424c <_printf_float+0x130>
 8004246:	6863      	ldr	r3, [r4, #4]
 8004248:	4299      	cmp	r1, r3
 800424a:	dd40      	ble.n	80042ce <_printf_float+0x1b2>
 800424c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004250:	fa5f fa8a 	uxtb.w	sl, sl
 8004254:	4652      	mov	r2, sl
 8004256:	3901      	subs	r1, #1
 8004258:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800425c:	910d      	str	r1, [sp, #52]	@ 0x34
 800425e:	f7ff ff23 	bl	80040a8 <__exponent>
 8004262:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004264:	4681      	mov	r9, r0
 8004266:	1813      	adds	r3, r2, r0
 8004268:	2a01      	cmp	r2, #1
 800426a:	6123      	str	r3, [r4, #16]
 800426c:	dc02      	bgt.n	8004274 <_printf_float+0x158>
 800426e:	6822      	ldr	r2, [r4, #0]
 8004270:	07d2      	lsls	r2, r2, #31
 8004272:	d501      	bpl.n	8004278 <_printf_float+0x15c>
 8004274:	3301      	adds	r3, #1
 8004276:	6123      	str	r3, [r4, #16]
 8004278:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800427c:	2b00      	cmp	r3, #0
 800427e:	d09e      	beq.n	80041be <_printf_float+0xa2>
 8004280:	232d      	movs	r3, #45	@ 0x2d
 8004282:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004286:	e79a      	b.n	80041be <_printf_float+0xa2>
 8004288:	2947      	cmp	r1, #71	@ 0x47
 800428a:	d1bf      	bne.n	800420c <_printf_float+0xf0>
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1bd      	bne.n	800420c <_printf_float+0xf0>
 8004290:	2301      	movs	r3, #1
 8004292:	e7ba      	b.n	800420a <_printf_float+0xee>
 8004294:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004298:	d9dc      	bls.n	8004254 <_printf_float+0x138>
 800429a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800429e:	d118      	bne.n	80042d2 <_printf_float+0x1b6>
 80042a0:	2900      	cmp	r1, #0
 80042a2:	6863      	ldr	r3, [r4, #4]
 80042a4:	dd0b      	ble.n	80042be <_printf_float+0x1a2>
 80042a6:	6121      	str	r1, [r4, #16]
 80042a8:	b913      	cbnz	r3, 80042b0 <_printf_float+0x194>
 80042aa:	6822      	ldr	r2, [r4, #0]
 80042ac:	07d0      	lsls	r0, r2, #31
 80042ae:	d502      	bpl.n	80042b6 <_printf_float+0x19a>
 80042b0:	3301      	adds	r3, #1
 80042b2:	440b      	add	r3, r1
 80042b4:	6123      	str	r3, [r4, #16]
 80042b6:	f04f 0900 	mov.w	r9, #0
 80042ba:	65a1      	str	r1, [r4, #88]	@ 0x58
 80042bc:	e7dc      	b.n	8004278 <_printf_float+0x15c>
 80042be:	b913      	cbnz	r3, 80042c6 <_printf_float+0x1aa>
 80042c0:	6822      	ldr	r2, [r4, #0]
 80042c2:	07d2      	lsls	r2, r2, #31
 80042c4:	d501      	bpl.n	80042ca <_printf_float+0x1ae>
 80042c6:	3302      	adds	r3, #2
 80042c8:	e7f4      	b.n	80042b4 <_printf_float+0x198>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e7f2      	b.n	80042b4 <_printf_float+0x198>
 80042ce:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80042d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80042d4:	4299      	cmp	r1, r3
 80042d6:	db05      	blt.n	80042e4 <_printf_float+0x1c8>
 80042d8:	6823      	ldr	r3, [r4, #0]
 80042da:	6121      	str	r1, [r4, #16]
 80042dc:	07d8      	lsls	r0, r3, #31
 80042de:	d5ea      	bpl.n	80042b6 <_printf_float+0x19a>
 80042e0:	1c4b      	adds	r3, r1, #1
 80042e2:	e7e7      	b.n	80042b4 <_printf_float+0x198>
 80042e4:	2900      	cmp	r1, #0
 80042e6:	bfcc      	ite	gt
 80042e8:	2201      	movgt	r2, #1
 80042ea:	f1c1 0202 	rsble	r2, r1, #2
 80042ee:	4413      	add	r3, r2
 80042f0:	e7e0      	b.n	80042b4 <_printf_float+0x198>
 80042f2:	6823      	ldr	r3, [r4, #0]
 80042f4:	055a      	lsls	r2, r3, #21
 80042f6:	d407      	bmi.n	8004308 <_printf_float+0x1ec>
 80042f8:	6923      	ldr	r3, [r4, #16]
 80042fa:	4642      	mov	r2, r8
 80042fc:	4631      	mov	r1, r6
 80042fe:	4628      	mov	r0, r5
 8004300:	47b8      	blx	r7
 8004302:	3001      	adds	r0, #1
 8004304:	d12b      	bne.n	800435e <_printf_float+0x242>
 8004306:	e764      	b.n	80041d2 <_printf_float+0xb6>
 8004308:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800430c:	f240 80dc 	bls.w	80044c8 <_printf_float+0x3ac>
 8004310:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004314:	2200      	movs	r2, #0
 8004316:	2300      	movs	r3, #0
 8004318:	f7fc fb46 	bl	80009a8 <__aeabi_dcmpeq>
 800431c:	2800      	cmp	r0, #0
 800431e:	d033      	beq.n	8004388 <_printf_float+0x26c>
 8004320:	2301      	movs	r3, #1
 8004322:	4631      	mov	r1, r6
 8004324:	4628      	mov	r0, r5
 8004326:	4a35      	ldr	r2, [pc, #212]	@ (80043fc <_printf_float+0x2e0>)
 8004328:	47b8      	blx	r7
 800432a:	3001      	adds	r0, #1
 800432c:	f43f af51 	beq.w	80041d2 <_printf_float+0xb6>
 8004330:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004334:	4543      	cmp	r3, r8
 8004336:	db02      	blt.n	800433e <_printf_float+0x222>
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	07d8      	lsls	r0, r3, #31
 800433c:	d50f      	bpl.n	800435e <_printf_float+0x242>
 800433e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004342:	4631      	mov	r1, r6
 8004344:	4628      	mov	r0, r5
 8004346:	47b8      	blx	r7
 8004348:	3001      	adds	r0, #1
 800434a:	f43f af42 	beq.w	80041d2 <_printf_float+0xb6>
 800434e:	f04f 0900 	mov.w	r9, #0
 8004352:	f108 38ff 	add.w	r8, r8, #4294967295
 8004356:	f104 0a1a 	add.w	sl, r4, #26
 800435a:	45c8      	cmp	r8, r9
 800435c:	dc09      	bgt.n	8004372 <_printf_float+0x256>
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	079b      	lsls	r3, r3, #30
 8004362:	f100 8102 	bmi.w	800456a <_printf_float+0x44e>
 8004366:	68e0      	ldr	r0, [r4, #12]
 8004368:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800436a:	4298      	cmp	r0, r3
 800436c:	bfb8      	it	lt
 800436e:	4618      	movlt	r0, r3
 8004370:	e731      	b.n	80041d6 <_printf_float+0xba>
 8004372:	2301      	movs	r3, #1
 8004374:	4652      	mov	r2, sl
 8004376:	4631      	mov	r1, r6
 8004378:	4628      	mov	r0, r5
 800437a:	47b8      	blx	r7
 800437c:	3001      	adds	r0, #1
 800437e:	f43f af28 	beq.w	80041d2 <_printf_float+0xb6>
 8004382:	f109 0901 	add.w	r9, r9, #1
 8004386:	e7e8      	b.n	800435a <_printf_float+0x23e>
 8004388:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800438a:	2b00      	cmp	r3, #0
 800438c:	dc38      	bgt.n	8004400 <_printf_float+0x2e4>
 800438e:	2301      	movs	r3, #1
 8004390:	4631      	mov	r1, r6
 8004392:	4628      	mov	r0, r5
 8004394:	4a19      	ldr	r2, [pc, #100]	@ (80043fc <_printf_float+0x2e0>)
 8004396:	47b8      	blx	r7
 8004398:	3001      	adds	r0, #1
 800439a:	f43f af1a 	beq.w	80041d2 <_printf_float+0xb6>
 800439e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80043a2:	ea59 0303 	orrs.w	r3, r9, r3
 80043a6:	d102      	bne.n	80043ae <_printf_float+0x292>
 80043a8:	6823      	ldr	r3, [r4, #0]
 80043aa:	07d9      	lsls	r1, r3, #31
 80043ac:	d5d7      	bpl.n	800435e <_printf_float+0x242>
 80043ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80043b2:	4631      	mov	r1, r6
 80043b4:	4628      	mov	r0, r5
 80043b6:	47b8      	blx	r7
 80043b8:	3001      	adds	r0, #1
 80043ba:	f43f af0a 	beq.w	80041d2 <_printf_float+0xb6>
 80043be:	f04f 0a00 	mov.w	sl, #0
 80043c2:	f104 0b1a 	add.w	fp, r4, #26
 80043c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043c8:	425b      	negs	r3, r3
 80043ca:	4553      	cmp	r3, sl
 80043cc:	dc01      	bgt.n	80043d2 <_printf_float+0x2b6>
 80043ce:	464b      	mov	r3, r9
 80043d0:	e793      	b.n	80042fa <_printf_float+0x1de>
 80043d2:	2301      	movs	r3, #1
 80043d4:	465a      	mov	r2, fp
 80043d6:	4631      	mov	r1, r6
 80043d8:	4628      	mov	r0, r5
 80043da:	47b8      	blx	r7
 80043dc:	3001      	adds	r0, #1
 80043de:	f43f aef8 	beq.w	80041d2 <_printf_float+0xb6>
 80043e2:	f10a 0a01 	add.w	sl, sl, #1
 80043e6:	e7ee      	b.n	80043c6 <_printf_float+0x2aa>
 80043e8:	7fefffff 	.word	0x7fefffff
 80043ec:	08008722 	.word	0x08008722
 80043f0:	08008726 	.word	0x08008726
 80043f4:	0800872a 	.word	0x0800872a
 80043f8:	0800872e 	.word	0x0800872e
 80043fc:	08008732 	.word	0x08008732
 8004400:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004402:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004406:	4553      	cmp	r3, sl
 8004408:	bfa8      	it	ge
 800440a:	4653      	movge	r3, sl
 800440c:	2b00      	cmp	r3, #0
 800440e:	4699      	mov	r9, r3
 8004410:	dc36      	bgt.n	8004480 <_printf_float+0x364>
 8004412:	f04f 0b00 	mov.w	fp, #0
 8004416:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800441a:	f104 021a 	add.w	r2, r4, #26
 800441e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004420:	930a      	str	r3, [sp, #40]	@ 0x28
 8004422:	eba3 0309 	sub.w	r3, r3, r9
 8004426:	455b      	cmp	r3, fp
 8004428:	dc31      	bgt.n	800448e <_printf_float+0x372>
 800442a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800442c:	459a      	cmp	sl, r3
 800442e:	dc3a      	bgt.n	80044a6 <_printf_float+0x38a>
 8004430:	6823      	ldr	r3, [r4, #0]
 8004432:	07da      	lsls	r2, r3, #31
 8004434:	d437      	bmi.n	80044a6 <_printf_float+0x38a>
 8004436:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004438:	ebaa 0903 	sub.w	r9, sl, r3
 800443c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800443e:	ebaa 0303 	sub.w	r3, sl, r3
 8004442:	4599      	cmp	r9, r3
 8004444:	bfa8      	it	ge
 8004446:	4699      	movge	r9, r3
 8004448:	f1b9 0f00 	cmp.w	r9, #0
 800444c:	dc33      	bgt.n	80044b6 <_printf_float+0x39a>
 800444e:	f04f 0800 	mov.w	r8, #0
 8004452:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004456:	f104 0b1a 	add.w	fp, r4, #26
 800445a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800445c:	ebaa 0303 	sub.w	r3, sl, r3
 8004460:	eba3 0309 	sub.w	r3, r3, r9
 8004464:	4543      	cmp	r3, r8
 8004466:	f77f af7a 	ble.w	800435e <_printf_float+0x242>
 800446a:	2301      	movs	r3, #1
 800446c:	465a      	mov	r2, fp
 800446e:	4631      	mov	r1, r6
 8004470:	4628      	mov	r0, r5
 8004472:	47b8      	blx	r7
 8004474:	3001      	adds	r0, #1
 8004476:	f43f aeac 	beq.w	80041d2 <_printf_float+0xb6>
 800447a:	f108 0801 	add.w	r8, r8, #1
 800447e:	e7ec      	b.n	800445a <_printf_float+0x33e>
 8004480:	4642      	mov	r2, r8
 8004482:	4631      	mov	r1, r6
 8004484:	4628      	mov	r0, r5
 8004486:	47b8      	blx	r7
 8004488:	3001      	adds	r0, #1
 800448a:	d1c2      	bne.n	8004412 <_printf_float+0x2f6>
 800448c:	e6a1      	b.n	80041d2 <_printf_float+0xb6>
 800448e:	2301      	movs	r3, #1
 8004490:	4631      	mov	r1, r6
 8004492:	4628      	mov	r0, r5
 8004494:	920a      	str	r2, [sp, #40]	@ 0x28
 8004496:	47b8      	blx	r7
 8004498:	3001      	adds	r0, #1
 800449a:	f43f ae9a 	beq.w	80041d2 <_printf_float+0xb6>
 800449e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044a0:	f10b 0b01 	add.w	fp, fp, #1
 80044a4:	e7bb      	b.n	800441e <_printf_float+0x302>
 80044a6:	4631      	mov	r1, r6
 80044a8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044ac:	4628      	mov	r0, r5
 80044ae:	47b8      	blx	r7
 80044b0:	3001      	adds	r0, #1
 80044b2:	d1c0      	bne.n	8004436 <_printf_float+0x31a>
 80044b4:	e68d      	b.n	80041d2 <_printf_float+0xb6>
 80044b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044b8:	464b      	mov	r3, r9
 80044ba:	4631      	mov	r1, r6
 80044bc:	4628      	mov	r0, r5
 80044be:	4442      	add	r2, r8
 80044c0:	47b8      	blx	r7
 80044c2:	3001      	adds	r0, #1
 80044c4:	d1c3      	bne.n	800444e <_printf_float+0x332>
 80044c6:	e684      	b.n	80041d2 <_printf_float+0xb6>
 80044c8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80044cc:	f1ba 0f01 	cmp.w	sl, #1
 80044d0:	dc01      	bgt.n	80044d6 <_printf_float+0x3ba>
 80044d2:	07db      	lsls	r3, r3, #31
 80044d4:	d536      	bpl.n	8004544 <_printf_float+0x428>
 80044d6:	2301      	movs	r3, #1
 80044d8:	4642      	mov	r2, r8
 80044da:	4631      	mov	r1, r6
 80044dc:	4628      	mov	r0, r5
 80044de:	47b8      	blx	r7
 80044e0:	3001      	adds	r0, #1
 80044e2:	f43f ae76 	beq.w	80041d2 <_printf_float+0xb6>
 80044e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044ea:	4631      	mov	r1, r6
 80044ec:	4628      	mov	r0, r5
 80044ee:	47b8      	blx	r7
 80044f0:	3001      	adds	r0, #1
 80044f2:	f43f ae6e 	beq.w	80041d2 <_printf_float+0xb6>
 80044f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044fa:	2200      	movs	r2, #0
 80044fc:	2300      	movs	r3, #0
 80044fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004502:	f7fc fa51 	bl	80009a8 <__aeabi_dcmpeq>
 8004506:	b9c0      	cbnz	r0, 800453a <_printf_float+0x41e>
 8004508:	4653      	mov	r3, sl
 800450a:	f108 0201 	add.w	r2, r8, #1
 800450e:	4631      	mov	r1, r6
 8004510:	4628      	mov	r0, r5
 8004512:	47b8      	blx	r7
 8004514:	3001      	adds	r0, #1
 8004516:	d10c      	bne.n	8004532 <_printf_float+0x416>
 8004518:	e65b      	b.n	80041d2 <_printf_float+0xb6>
 800451a:	2301      	movs	r3, #1
 800451c:	465a      	mov	r2, fp
 800451e:	4631      	mov	r1, r6
 8004520:	4628      	mov	r0, r5
 8004522:	47b8      	blx	r7
 8004524:	3001      	adds	r0, #1
 8004526:	f43f ae54 	beq.w	80041d2 <_printf_float+0xb6>
 800452a:	f108 0801 	add.w	r8, r8, #1
 800452e:	45d0      	cmp	r8, sl
 8004530:	dbf3      	blt.n	800451a <_printf_float+0x3fe>
 8004532:	464b      	mov	r3, r9
 8004534:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004538:	e6e0      	b.n	80042fc <_printf_float+0x1e0>
 800453a:	f04f 0800 	mov.w	r8, #0
 800453e:	f104 0b1a 	add.w	fp, r4, #26
 8004542:	e7f4      	b.n	800452e <_printf_float+0x412>
 8004544:	2301      	movs	r3, #1
 8004546:	4642      	mov	r2, r8
 8004548:	e7e1      	b.n	800450e <_printf_float+0x3f2>
 800454a:	2301      	movs	r3, #1
 800454c:	464a      	mov	r2, r9
 800454e:	4631      	mov	r1, r6
 8004550:	4628      	mov	r0, r5
 8004552:	47b8      	blx	r7
 8004554:	3001      	adds	r0, #1
 8004556:	f43f ae3c 	beq.w	80041d2 <_printf_float+0xb6>
 800455a:	f108 0801 	add.w	r8, r8, #1
 800455e:	68e3      	ldr	r3, [r4, #12]
 8004560:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004562:	1a5b      	subs	r3, r3, r1
 8004564:	4543      	cmp	r3, r8
 8004566:	dcf0      	bgt.n	800454a <_printf_float+0x42e>
 8004568:	e6fd      	b.n	8004366 <_printf_float+0x24a>
 800456a:	f04f 0800 	mov.w	r8, #0
 800456e:	f104 0919 	add.w	r9, r4, #25
 8004572:	e7f4      	b.n	800455e <_printf_float+0x442>

08004574 <_printf_common>:
 8004574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004578:	4616      	mov	r6, r2
 800457a:	4698      	mov	r8, r3
 800457c:	688a      	ldr	r2, [r1, #8]
 800457e:	690b      	ldr	r3, [r1, #16]
 8004580:	4607      	mov	r7, r0
 8004582:	4293      	cmp	r3, r2
 8004584:	bfb8      	it	lt
 8004586:	4613      	movlt	r3, r2
 8004588:	6033      	str	r3, [r6, #0]
 800458a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800458e:	460c      	mov	r4, r1
 8004590:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004594:	b10a      	cbz	r2, 800459a <_printf_common+0x26>
 8004596:	3301      	adds	r3, #1
 8004598:	6033      	str	r3, [r6, #0]
 800459a:	6823      	ldr	r3, [r4, #0]
 800459c:	0699      	lsls	r1, r3, #26
 800459e:	bf42      	ittt	mi
 80045a0:	6833      	ldrmi	r3, [r6, #0]
 80045a2:	3302      	addmi	r3, #2
 80045a4:	6033      	strmi	r3, [r6, #0]
 80045a6:	6825      	ldr	r5, [r4, #0]
 80045a8:	f015 0506 	ands.w	r5, r5, #6
 80045ac:	d106      	bne.n	80045bc <_printf_common+0x48>
 80045ae:	f104 0a19 	add.w	sl, r4, #25
 80045b2:	68e3      	ldr	r3, [r4, #12]
 80045b4:	6832      	ldr	r2, [r6, #0]
 80045b6:	1a9b      	subs	r3, r3, r2
 80045b8:	42ab      	cmp	r3, r5
 80045ba:	dc2b      	bgt.n	8004614 <_printf_common+0xa0>
 80045bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80045c0:	6822      	ldr	r2, [r4, #0]
 80045c2:	3b00      	subs	r3, #0
 80045c4:	bf18      	it	ne
 80045c6:	2301      	movne	r3, #1
 80045c8:	0692      	lsls	r2, r2, #26
 80045ca:	d430      	bmi.n	800462e <_printf_common+0xba>
 80045cc:	4641      	mov	r1, r8
 80045ce:	4638      	mov	r0, r7
 80045d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80045d4:	47c8      	blx	r9
 80045d6:	3001      	adds	r0, #1
 80045d8:	d023      	beq.n	8004622 <_printf_common+0xae>
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	6922      	ldr	r2, [r4, #16]
 80045de:	f003 0306 	and.w	r3, r3, #6
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	bf14      	ite	ne
 80045e6:	2500      	movne	r5, #0
 80045e8:	6833      	ldreq	r3, [r6, #0]
 80045ea:	f04f 0600 	mov.w	r6, #0
 80045ee:	bf08      	it	eq
 80045f0:	68e5      	ldreq	r5, [r4, #12]
 80045f2:	f104 041a 	add.w	r4, r4, #26
 80045f6:	bf08      	it	eq
 80045f8:	1aed      	subeq	r5, r5, r3
 80045fa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80045fe:	bf08      	it	eq
 8004600:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004604:	4293      	cmp	r3, r2
 8004606:	bfc4      	itt	gt
 8004608:	1a9b      	subgt	r3, r3, r2
 800460a:	18ed      	addgt	r5, r5, r3
 800460c:	42b5      	cmp	r5, r6
 800460e:	d11a      	bne.n	8004646 <_printf_common+0xd2>
 8004610:	2000      	movs	r0, #0
 8004612:	e008      	b.n	8004626 <_printf_common+0xb2>
 8004614:	2301      	movs	r3, #1
 8004616:	4652      	mov	r2, sl
 8004618:	4641      	mov	r1, r8
 800461a:	4638      	mov	r0, r7
 800461c:	47c8      	blx	r9
 800461e:	3001      	adds	r0, #1
 8004620:	d103      	bne.n	800462a <_printf_common+0xb6>
 8004622:	f04f 30ff 	mov.w	r0, #4294967295
 8004626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800462a:	3501      	adds	r5, #1
 800462c:	e7c1      	b.n	80045b2 <_printf_common+0x3e>
 800462e:	2030      	movs	r0, #48	@ 0x30
 8004630:	18e1      	adds	r1, r4, r3
 8004632:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004636:	1c5a      	adds	r2, r3, #1
 8004638:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800463c:	4422      	add	r2, r4
 800463e:	3302      	adds	r3, #2
 8004640:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004644:	e7c2      	b.n	80045cc <_printf_common+0x58>
 8004646:	2301      	movs	r3, #1
 8004648:	4622      	mov	r2, r4
 800464a:	4641      	mov	r1, r8
 800464c:	4638      	mov	r0, r7
 800464e:	47c8      	blx	r9
 8004650:	3001      	adds	r0, #1
 8004652:	d0e6      	beq.n	8004622 <_printf_common+0xae>
 8004654:	3601      	adds	r6, #1
 8004656:	e7d9      	b.n	800460c <_printf_common+0x98>

08004658 <_printf_i>:
 8004658:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800465c:	7e0f      	ldrb	r7, [r1, #24]
 800465e:	4691      	mov	r9, r2
 8004660:	2f78      	cmp	r7, #120	@ 0x78
 8004662:	4680      	mov	r8, r0
 8004664:	460c      	mov	r4, r1
 8004666:	469a      	mov	sl, r3
 8004668:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800466a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800466e:	d807      	bhi.n	8004680 <_printf_i+0x28>
 8004670:	2f62      	cmp	r7, #98	@ 0x62
 8004672:	d80a      	bhi.n	800468a <_printf_i+0x32>
 8004674:	2f00      	cmp	r7, #0
 8004676:	f000 80d3 	beq.w	8004820 <_printf_i+0x1c8>
 800467a:	2f58      	cmp	r7, #88	@ 0x58
 800467c:	f000 80ba 	beq.w	80047f4 <_printf_i+0x19c>
 8004680:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004684:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004688:	e03a      	b.n	8004700 <_printf_i+0xa8>
 800468a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800468e:	2b15      	cmp	r3, #21
 8004690:	d8f6      	bhi.n	8004680 <_printf_i+0x28>
 8004692:	a101      	add	r1, pc, #4	@ (adr r1, 8004698 <_printf_i+0x40>)
 8004694:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004698:	080046f1 	.word	0x080046f1
 800469c:	08004705 	.word	0x08004705
 80046a0:	08004681 	.word	0x08004681
 80046a4:	08004681 	.word	0x08004681
 80046a8:	08004681 	.word	0x08004681
 80046ac:	08004681 	.word	0x08004681
 80046b0:	08004705 	.word	0x08004705
 80046b4:	08004681 	.word	0x08004681
 80046b8:	08004681 	.word	0x08004681
 80046bc:	08004681 	.word	0x08004681
 80046c0:	08004681 	.word	0x08004681
 80046c4:	08004807 	.word	0x08004807
 80046c8:	0800472f 	.word	0x0800472f
 80046cc:	080047c1 	.word	0x080047c1
 80046d0:	08004681 	.word	0x08004681
 80046d4:	08004681 	.word	0x08004681
 80046d8:	08004829 	.word	0x08004829
 80046dc:	08004681 	.word	0x08004681
 80046e0:	0800472f 	.word	0x0800472f
 80046e4:	08004681 	.word	0x08004681
 80046e8:	08004681 	.word	0x08004681
 80046ec:	080047c9 	.word	0x080047c9
 80046f0:	6833      	ldr	r3, [r6, #0]
 80046f2:	1d1a      	adds	r2, r3, #4
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	6032      	str	r2, [r6, #0]
 80046f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004700:	2301      	movs	r3, #1
 8004702:	e09e      	b.n	8004842 <_printf_i+0x1ea>
 8004704:	6833      	ldr	r3, [r6, #0]
 8004706:	6820      	ldr	r0, [r4, #0]
 8004708:	1d19      	adds	r1, r3, #4
 800470a:	6031      	str	r1, [r6, #0]
 800470c:	0606      	lsls	r6, r0, #24
 800470e:	d501      	bpl.n	8004714 <_printf_i+0xbc>
 8004710:	681d      	ldr	r5, [r3, #0]
 8004712:	e003      	b.n	800471c <_printf_i+0xc4>
 8004714:	0645      	lsls	r5, r0, #25
 8004716:	d5fb      	bpl.n	8004710 <_printf_i+0xb8>
 8004718:	f9b3 5000 	ldrsh.w	r5, [r3]
 800471c:	2d00      	cmp	r5, #0
 800471e:	da03      	bge.n	8004728 <_printf_i+0xd0>
 8004720:	232d      	movs	r3, #45	@ 0x2d
 8004722:	426d      	negs	r5, r5
 8004724:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004728:	230a      	movs	r3, #10
 800472a:	4859      	ldr	r0, [pc, #356]	@ (8004890 <_printf_i+0x238>)
 800472c:	e011      	b.n	8004752 <_printf_i+0xfa>
 800472e:	6821      	ldr	r1, [r4, #0]
 8004730:	6833      	ldr	r3, [r6, #0]
 8004732:	0608      	lsls	r0, r1, #24
 8004734:	f853 5b04 	ldr.w	r5, [r3], #4
 8004738:	d402      	bmi.n	8004740 <_printf_i+0xe8>
 800473a:	0649      	lsls	r1, r1, #25
 800473c:	bf48      	it	mi
 800473e:	b2ad      	uxthmi	r5, r5
 8004740:	2f6f      	cmp	r7, #111	@ 0x6f
 8004742:	6033      	str	r3, [r6, #0]
 8004744:	bf14      	ite	ne
 8004746:	230a      	movne	r3, #10
 8004748:	2308      	moveq	r3, #8
 800474a:	4851      	ldr	r0, [pc, #324]	@ (8004890 <_printf_i+0x238>)
 800474c:	2100      	movs	r1, #0
 800474e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004752:	6866      	ldr	r6, [r4, #4]
 8004754:	2e00      	cmp	r6, #0
 8004756:	bfa8      	it	ge
 8004758:	6821      	ldrge	r1, [r4, #0]
 800475a:	60a6      	str	r6, [r4, #8]
 800475c:	bfa4      	itt	ge
 800475e:	f021 0104 	bicge.w	r1, r1, #4
 8004762:	6021      	strge	r1, [r4, #0]
 8004764:	b90d      	cbnz	r5, 800476a <_printf_i+0x112>
 8004766:	2e00      	cmp	r6, #0
 8004768:	d04b      	beq.n	8004802 <_printf_i+0x1aa>
 800476a:	4616      	mov	r6, r2
 800476c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004770:	fb03 5711 	mls	r7, r3, r1, r5
 8004774:	5dc7      	ldrb	r7, [r0, r7]
 8004776:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800477a:	462f      	mov	r7, r5
 800477c:	42bb      	cmp	r3, r7
 800477e:	460d      	mov	r5, r1
 8004780:	d9f4      	bls.n	800476c <_printf_i+0x114>
 8004782:	2b08      	cmp	r3, #8
 8004784:	d10b      	bne.n	800479e <_printf_i+0x146>
 8004786:	6823      	ldr	r3, [r4, #0]
 8004788:	07df      	lsls	r7, r3, #31
 800478a:	d508      	bpl.n	800479e <_printf_i+0x146>
 800478c:	6923      	ldr	r3, [r4, #16]
 800478e:	6861      	ldr	r1, [r4, #4]
 8004790:	4299      	cmp	r1, r3
 8004792:	bfde      	ittt	le
 8004794:	2330      	movle	r3, #48	@ 0x30
 8004796:	f806 3c01 	strble.w	r3, [r6, #-1]
 800479a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800479e:	1b92      	subs	r2, r2, r6
 80047a0:	6122      	str	r2, [r4, #16]
 80047a2:	464b      	mov	r3, r9
 80047a4:	4621      	mov	r1, r4
 80047a6:	4640      	mov	r0, r8
 80047a8:	f8cd a000 	str.w	sl, [sp]
 80047ac:	aa03      	add	r2, sp, #12
 80047ae:	f7ff fee1 	bl	8004574 <_printf_common>
 80047b2:	3001      	adds	r0, #1
 80047b4:	d14a      	bne.n	800484c <_printf_i+0x1f4>
 80047b6:	f04f 30ff 	mov.w	r0, #4294967295
 80047ba:	b004      	add	sp, #16
 80047bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047c0:	6823      	ldr	r3, [r4, #0]
 80047c2:	f043 0320 	orr.w	r3, r3, #32
 80047c6:	6023      	str	r3, [r4, #0]
 80047c8:	2778      	movs	r7, #120	@ 0x78
 80047ca:	4832      	ldr	r0, [pc, #200]	@ (8004894 <_printf_i+0x23c>)
 80047cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80047d0:	6823      	ldr	r3, [r4, #0]
 80047d2:	6831      	ldr	r1, [r6, #0]
 80047d4:	061f      	lsls	r7, r3, #24
 80047d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80047da:	d402      	bmi.n	80047e2 <_printf_i+0x18a>
 80047dc:	065f      	lsls	r7, r3, #25
 80047de:	bf48      	it	mi
 80047e0:	b2ad      	uxthmi	r5, r5
 80047e2:	6031      	str	r1, [r6, #0]
 80047e4:	07d9      	lsls	r1, r3, #31
 80047e6:	bf44      	itt	mi
 80047e8:	f043 0320 	orrmi.w	r3, r3, #32
 80047ec:	6023      	strmi	r3, [r4, #0]
 80047ee:	b11d      	cbz	r5, 80047f8 <_printf_i+0x1a0>
 80047f0:	2310      	movs	r3, #16
 80047f2:	e7ab      	b.n	800474c <_printf_i+0xf4>
 80047f4:	4826      	ldr	r0, [pc, #152]	@ (8004890 <_printf_i+0x238>)
 80047f6:	e7e9      	b.n	80047cc <_printf_i+0x174>
 80047f8:	6823      	ldr	r3, [r4, #0]
 80047fa:	f023 0320 	bic.w	r3, r3, #32
 80047fe:	6023      	str	r3, [r4, #0]
 8004800:	e7f6      	b.n	80047f0 <_printf_i+0x198>
 8004802:	4616      	mov	r6, r2
 8004804:	e7bd      	b.n	8004782 <_printf_i+0x12a>
 8004806:	6833      	ldr	r3, [r6, #0]
 8004808:	6825      	ldr	r5, [r4, #0]
 800480a:	1d18      	adds	r0, r3, #4
 800480c:	6961      	ldr	r1, [r4, #20]
 800480e:	6030      	str	r0, [r6, #0]
 8004810:	062e      	lsls	r6, r5, #24
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	d501      	bpl.n	800481a <_printf_i+0x1c2>
 8004816:	6019      	str	r1, [r3, #0]
 8004818:	e002      	b.n	8004820 <_printf_i+0x1c8>
 800481a:	0668      	lsls	r0, r5, #25
 800481c:	d5fb      	bpl.n	8004816 <_printf_i+0x1be>
 800481e:	8019      	strh	r1, [r3, #0]
 8004820:	2300      	movs	r3, #0
 8004822:	4616      	mov	r6, r2
 8004824:	6123      	str	r3, [r4, #16]
 8004826:	e7bc      	b.n	80047a2 <_printf_i+0x14a>
 8004828:	6833      	ldr	r3, [r6, #0]
 800482a:	2100      	movs	r1, #0
 800482c:	1d1a      	adds	r2, r3, #4
 800482e:	6032      	str	r2, [r6, #0]
 8004830:	681e      	ldr	r6, [r3, #0]
 8004832:	6862      	ldr	r2, [r4, #4]
 8004834:	4630      	mov	r0, r6
 8004836:	f000 fbe4 	bl	8005002 <memchr>
 800483a:	b108      	cbz	r0, 8004840 <_printf_i+0x1e8>
 800483c:	1b80      	subs	r0, r0, r6
 800483e:	6060      	str	r0, [r4, #4]
 8004840:	6863      	ldr	r3, [r4, #4]
 8004842:	6123      	str	r3, [r4, #16]
 8004844:	2300      	movs	r3, #0
 8004846:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800484a:	e7aa      	b.n	80047a2 <_printf_i+0x14a>
 800484c:	4632      	mov	r2, r6
 800484e:	4649      	mov	r1, r9
 8004850:	4640      	mov	r0, r8
 8004852:	6923      	ldr	r3, [r4, #16]
 8004854:	47d0      	blx	sl
 8004856:	3001      	adds	r0, #1
 8004858:	d0ad      	beq.n	80047b6 <_printf_i+0x15e>
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	079b      	lsls	r3, r3, #30
 800485e:	d413      	bmi.n	8004888 <_printf_i+0x230>
 8004860:	68e0      	ldr	r0, [r4, #12]
 8004862:	9b03      	ldr	r3, [sp, #12]
 8004864:	4298      	cmp	r0, r3
 8004866:	bfb8      	it	lt
 8004868:	4618      	movlt	r0, r3
 800486a:	e7a6      	b.n	80047ba <_printf_i+0x162>
 800486c:	2301      	movs	r3, #1
 800486e:	4632      	mov	r2, r6
 8004870:	4649      	mov	r1, r9
 8004872:	4640      	mov	r0, r8
 8004874:	47d0      	blx	sl
 8004876:	3001      	adds	r0, #1
 8004878:	d09d      	beq.n	80047b6 <_printf_i+0x15e>
 800487a:	3501      	adds	r5, #1
 800487c:	68e3      	ldr	r3, [r4, #12]
 800487e:	9903      	ldr	r1, [sp, #12]
 8004880:	1a5b      	subs	r3, r3, r1
 8004882:	42ab      	cmp	r3, r5
 8004884:	dcf2      	bgt.n	800486c <_printf_i+0x214>
 8004886:	e7eb      	b.n	8004860 <_printf_i+0x208>
 8004888:	2500      	movs	r5, #0
 800488a:	f104 0619 	add.w	r6, r4, #25
 800488e:	e7f5      	b.n	800487c <_printf_i+0x224>
 8004890:	08008734 	.word	0x08008734
 8004894:	08008745 	.word	0x08008745

08004898 <_scanf_float>:
 8004898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800489c:	b087      	sub	sp, #28
 800489e:	9303      	str	r3, [sp, #12]
 80048a0:	688b      	ldr	r3, [r1, #8]
 80048a2:	4617      	mov	r7, r2
 80048a4:	1e5a      	subs	r2, r3, #1
 80048a6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80048aa:	bf82      	ittt	hi
 80048ac:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80048b0:	eb03 0b05 	addhi.w	fp, r3, r5
 80048b4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80048b8:	460a      	mov	r2, r1
 80048ba:	f04f 0500 	mov.w	r5, #0
 80048be:	bf88      	it	hi
 80048c0:	608b      	strhi	r3, [r1, #8]
 80048c2:	680b      	ldr	r3, [r1, #0]
 80048c4:	4680      	mov	r8, r0
 80048c6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80048ca:	f842 3b1c 	str.w	r3, [r2], #28
 80048ce:	460c      	mov	r4, r1
 80048d0:	bf98      	it	ls
 80048d2:	f04f 0b00 	movls.w	fp, #0
 80048d6:	4616      	mov	r6, r2
 80048d8:	46aa      	mov	sl, r5
 80048da:	46a9      	mov	r9, r5
 80048dc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80048e0:	9201      	str	r2, [sp, #4]
 80048e2:	9502      	str	r5, [sp, #8]
 80048e4:	68a2      	ldr	r2, [r4, #8]
 80048e6:	b152      	cbz	r2, 80048fe <_scanf_float+0x66>
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	2b4e      	cmp	r3, #78	@ 0x4e
 80048ee:	d865      	bhi.n	80049bc <_scanf_float+0x124>
 80048f0:	2b40      	cmp	r3, #64	@ 0x40
 80048f2:	d83d      	bhi.n	8004970 <_scanf_float+0xd8>
 80048f4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80048f8:	b2c8      	uxtb	r0, r1
 80048fa:	280e      	cmp	r0, #14
 80048fc:	d93b      	bls.n	8004976 <_scanf_float+0xde>
 80048fe:	f1b9 0f00 	cmp.w	r9, #0
 8004902:	d003      	beq.n	800490c <_scanf_float+0x74>
 8004904:	6823      	ldr	r3, [r4, #0]
 8004906:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800490a:	6023      	str	r3, [r4, #0]
 800490c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004910:	f1ba 0f01 	cmp.w	sl, #1
 8004914:	f200 8118 	bhi.w	8004b48 <_scanf_float+0x2b0>
 8004918:	9b01      	ldr	r3, [sp, #4]
 800491a:	429e      	cmp	r6, r3
 800491c:	f200 8109 	bhi.w	8004b32 <_scanf_float+0x29a>
 8004920:	2001      	movs	r0, #1
 8004922:	b007      	add	sp, #28
 8004924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004928:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800492c:	2a0d      	cmp	r2, #13
 800492e:	d8e6      	bhi.n	80048fe <_scanf_float+0x66>
 8004930:	a101      	add	r1, pc, #4	@ (adr r1, 8004938 <_scanf_float+0xa0>)
 8004932:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004936:	bf00      	nop
 8004938:	08004a7f 	.word	0x08004a7f
 800493c:	080048ff 	.word	0x080048ff
 8004940:	080048ff 	.word	0x080048ff
 8004944:	080048ff 	.word	0x080048ff
 8004948:	08004adf 	.word	0x08004adf
 800494c:	08004ab7 	.word	0x08004ab7
 8004950:	080048ff 	.word	0x080048ff
 8004954:	080048ff 	.word	0x080048ff
 8004958:	08004a8d 	.word	0x08004a8d
 800495c:	080048ff 	.word	0x080048ff
 8004960:	080048ff 	.word	0x080048ff
 8004964:	080048ff 	.word	0x080048ff
 8004968:	080048ff 	.word	0x080048ff
 800496c:	08004a45 	.word	0x08004a45
 8004970:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004974:	e7da      	b.n	800492c <_scanf_float+0x94>
 8004976:	290e      	cmp	r1, #14
 8004978:	d8c1      	bhi.n	80048fe <_scanf_float+0x66>
 800497a:	a001      	add	r0, pc, #4	@ (adr r0, 8004980 <_scanf_float+0xe8>)
 800497c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004980:	08004a35 	.word	0x08004a35
 8004984:	080048ff 	.word	0x080048ff
 8004988:	08004a35 	.word	0x08004a35
 800498c:	08004acb 	.word	0x08004acb
 8004990:	080048ff 	.word	0x080048ff
 8004994:	080049dd 	.word	0x080049dd
 8004998:	08004a1b 	.word	0x08004a1b
 800499c:	08004a1b 	.word	0x08004a1b
 80049a0:	08004a1b 	.word	0x08004a1b
 80049a4:	08004a1b 	.word	0x08004a1b
 80049a8:	08004a1b 	.word	0x08004a1b
 80049ac:	08004a1b 	.word	0x08004a1b
 80049b0:	08004a1b 	.word	0x08004a1b
 80049b4:	08004a1b 	.word	0x08004a1b
 80049b8:	08004a1b 	.word	0x08004a1b
 80049bc:	2b6e      	cmp	r3, #110	@ 0x6e
 80049be:	d809      	bhi.n	80049d4 <_scanf_float+0x13c>
 80049c0:	2b60      	cmp	r3, #96	@ 0x60
 80049c2:	d8b1      	bhi.n	8004928 <_scanf_float+0x90>
 80049c4:	2b54      	cmp	r3, #84	@ 0x54
 80049c6:	d07b      	beq.n	8004ac0 <_scanf_float+0x228>
 80049c8:	2b59      	cmp	r3, #89	@ 0x59
 80049ca:	d198      	bne.n	80048fe <_scanf_float+0x66>
 80049cc:	2d07      	cmp	r5, #7
 80049ce:	d196      	bne.n	80048fe <_scanf_float+0x66>
 80049d0:	2508      	movs	r5, #8
 80049d2:	e02c      	b.n	8004a2e <_scanf_float+0x196>
 80049d4:	2b74      	cmp	r3, #116	@ 0x74
 80049d6:	d073      	beq.n	8004ac0 <_scanf_float+0x228>
 80049d8:	2b79      	cmp	r3, #121	@ 0x79
 80049da:	e7f6      	b.n	80049ca <_scanf_float+0x132>
 80049dc:	6821      	ldr	r1, [r4, #0]
 80049de:	05c8      	lsls	r0, r1, #23
 80049e0:	d51b      	bpl.n	8004a1a <_scanf_float+0x182>
 80049e2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80049e6:	6021      	str	r1, [r4, #0]
 80049e8:	f109 0901 	add.w	r9, r9, #1
 80049ec:	f1bb 0f00 	cmp.w	fp, #0
 80049f0:	d003      	beq.n	80049fa <_scanf_float+0x162>
 80049f2:	3201      	adds	r2, #1
 80049f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80049f8:	60a2      	str	r2, [r4, #8]
 80049fa:	68a3      	ldr	r3, [r4, #8]
 80049fc:	3b01      	subs	r3, #1
 80049fe:	60a3      	str	r3, [r4, #8]
 8004a00:	6923      	ldr	r3, [r4, #16]
 8004a02:	3301      	adds	r3, #1
 8004a04:	6123      	str	r3, [r4, #16]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	607b      	str	r3, [r7, #4]
 8004a0e:	f340 8087 	ble.w	8004b20 <_scanf_float+0x288>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	3301      	adds	r3, #1
 8004a16:	603b      	str	r3, [r7, #0]
 8004a18:	e764      	b.n	80048e4 <_scanf_float+0x4c>
 8004a1a:	eb1a 0105 	adds.w	r1, sl, r5
 8004a1e:	f47f af6e 	bne.w	80048fe <_scanf_float+0x66>
 8004a22:	460d      	mov	r5, r1
 8004a24:	468a      	mov	sl, r1
 8004a26:	6822      	ldr	r2, [r4, #0]
 8004a28:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004a2c:	6022      	str	r2, [r4, #0]
 8004a2e:	f806 3b01 	strb.w	r3, [r6], #1
 8004a32:	e7e2      	b.n	80049fa <_scanf_float+0x162>
 8004a34:	6822      	ldr	r2, [r4, #0]
 8004a36:	0610      	lsls	r0, r2, #24
 8004a38:	f57f af61 	bpl.w	80048fe <_scanf_float+0x66>
 8004a3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a40:	6022      	str	r2, [r4, #0]
 8004a42:	e7f4      	b.n	8004a2e <_scanf_float+0x196>
 8004a44:	f1ba 0f00 	cmp.w	sl, #0
 8004a48:	d10e      	bne.n	8004a68 <_scanf_float+0x1d0>
 8004a4a:	f1b9 0f00 	cmp.w	r9, #0
 8004a4e:	d10e      	bne.n	8004a6e <_scanf_float+0x1d6>
 8004a50:	6822      	ldr	r2, [r4, #0]
 8004a52:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004a56:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004a5a:	d108      	bne.n	8004a6e <_scanf_float+0x1d6>
 8004a5c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004a60:	f04f 0a01 	mov.w	sl, #1
 8004a64:	6022      	str	r2, [r4, #0]
 8004a66:	e7e2      	b.n	8004a2e <_scanf_float+0x196>
 8004a68:	f1ba 0f02 	cmp.w	sl, #2
 8004a6c:	d055      	beq.n	8004b1a <_scanf_float+0x282>
 8004a6e:	2d01      	cmp	r5, #1
 8004a70:	d002      	beq.n	8004a78 <_scanf_float+0x1e0>
 8004a72:	2d04      	cmp	r5, #4
 8004a74:	f47f af43 	bne.w	80048fe <_scanf_float+0x66>
 8004a78:	3501      	adds	r5, #1
 8004a7a:	b2ed      	uxtb	r5, r5
 8004a7c:	e7d7      	b.n	8004a2e <_scanf_float+0x196>
 8004a7e:	f1ba 0f01 	cmp.w	sl, #1
 8004a82:	f47f af3c 	bne.w	80048fe <_scanf_float+0x66>
 8004a86:	f04f 0a02 	mov.w	sl, #2
 8004a8a:	e7d0      	b.n	8004a2e <_scanf_float+0x196>
 8004a8c:	b97d      	cbnz	r5, 8004aae <_scanf_float+0x216>
 8004a8e:	f1b9 0f00 	cmp.w	r9, #0
 8004a92:	f47f af37 	bne.w	8004904 <_scanf_float+0x6c>
 8004a96:	6822      	ldr	r2, [r4, #0]
 8004a98:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004a9c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004aa0:	f040 8103 	bne.w	8004caa <_scanf_float+0x412>
 8004aa4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004aa8:	2501      	movs	r5, #1
 8004aaa:	6022      	str	r2, [r4, #0]
 8004aac:	e7bf      	b.n	8004a2e <_scanf_float+0x196>
 8004aae:	2d03      	cmp	r5, #3
 8004ab0:	d0e2      	beq.n	8004a78 <_scanf_float+0x1e0>
 8004ab2:	2d05      	cmp	r5, #5
 8004ab4:	e7de      	b.n	8004a74 <_scanf_float+0x1dc>
 8004ab6:	2d02      	cmp	r5, #2
 8004ab8:	f47f af21 	bne.w	80048fe <_scanf_float+0x66>
 8004abc:	2503      	movs	r5, #3
 8004abe:	e7b6      	b.n	8004a2e <_scanf_float+0x196>
 8004ac0:	2d06      	cmp	r5, #6
 8004ac2:	f47f af1c 	bne.w	80048fe <_scanf_float+0x66>
 8004ac6:	2507      	movs	r5, #7
 8004ac8:	e7b1      	b.n	8004a2e <_scanf_float+0x196>
 8004aca:	6822      	ldr	r2, [r4, #0]
 8004acc:	0591      	lsls	r1, r2, #22
 8004ace:	f57f af16 	bpl.w	80048fe <_scanf_float+0x66>
 8004ad2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004ad6:	6022      	str	r2, [r4, #0]
 8004ad8:	f8cd 9008 	str.w	r9, [sp, #8]
 8004adc:	e7a7      	b.n	8004a2e <_scanf_float+0x196>
 8004ade:	6822      	ldr	r2, [r4, #0]
 8004ae0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004ae4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004ae8:	d006      	beq.n	8004af8 <_scanf_float+0x260>
 8004aea:	0550      	lsls	r0, r2, #21
 8004aec:	f57f af07 	bpl.w	80048fe <_scanf_float+0x66>
 8004af0:	f1b9 0f00 	cmp.w	r9, #0
 8004af4:	f000 80d9 	beq.w	8004caa <_scanf_float+0x412>
 8004af8:	0591      	lsls	r1, r2, #22
 8004afa:	bf58      	it	pl
 8004afc:	9902      	ldrpl	r1, [sp, #8]
 8004afe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b02:	bf58      	it	pl
 8004b04:	eba9 0101 	subpl.w	r1, r9, r1
 8004b08:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004b0c:	f04f 0900 	mov.w	r9, #0
 8004b10:	bf58      	it	pl
 8004b12:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004b16:	6022      	str	r2, [r4, #0]
 8004b18:	e789      	b.n	8004a2e <_scanf_float+0x196>
 8004b1a:	f04f 0a03 	mov.w	sl, #3
 8004b1e:	e786      	b.n	8004a2e <_scanf_float+0x196>
 8004b20:	4639      	mov	r1, r7
 8004b22:	4640      	mov	r0, r8
 8004b24:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004b28:	4798      	blx	r3
 8004b2a:	2800      	cmp	r0, #0
 8004b2c:	f43f aeda 	beq.w	80048e4 <_scanf_float+0x4c>
 8004b30:	e6e5      	b.n	80048fe <_scanf_float+0x66>
 8004b32:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b36:	463a      	mov	r2, r7
 8004b38:	4640      	mov	r0, r8
 8004b3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b3e:	4798      	blx	r3
 8004b40:	6923      	ldr	r3, [r4, #16]
 8004b42:	3b01      	subs	r3, #1
 8004b44:	6123      	str	r3, [r4, #16]
 8004b46:	e6e7      	b.n	8004918 <_scanf_float+0x80>
 8004b48:	1e6b      	subs	r3, r5, #1
 8004b4a:	2b06      	cmp	r3, #6
 8004b4c:	d824      	bhi.n	8004b98 <_scanf_float+0x300>
 8004b4e:	2d02      	cmp	r5, #2
 8004b50:	d836      	bhi.n	8004bc0 <_scanf_float+0x328>
 8004b52:	9b01      	ldr	r3, [sp, #4]
 8004b54:	429e      	cmp	r6, r3
 8004b56:	f67f aee3 	bls.w	8004920 <_scanf_float+0x88>
 8004b5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b5e:	463a      	mov	r2, r7
 8004b60:	4640      	mov	r0, r8
 8004b62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b66:	4798      	blx	r3
 8004b68:	6923      	ldr	r3, [r4, #16]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	6123      	str	r3, [r4, #16]
 8004b6e:	e7f0      	b.n	8004b52 <_scanf_float+0x2ba>
 8004b70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b74:	463a      	mov	r2, r7
 8004b76:	4640      	mov	r0, r8
 8004b78:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004b7c:	4798      	blx	r3
 8004b7e:	6923      	ldr	r3, [r4, #16]
 8004b80:	3b01      	subs	r3, #1
 8004b82:	6123      	str	r3, [r4, #16]
 8004b84:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b88:	fa5f fa8a 	uxtb.w	sl, sl
 8004b8c:	f1ba 0f02 	cmp.w	sl, #2
 8004b90:	d1ee      	bne.n	8004b70 <_scanf_float+0x2d8>
 8004b92:	3d03      	subs	r5, #3
 8004b94:	b2ed      	uxtb	r5, r5
 8004b96:	1b76      	subs	r6, r6, r5
 8004b98:	6823      	ldr	r3, [r4, #0]
 8004b9a:	05da      	lsls	r2, r3, #23
 8004b9c:	d530      	bpl.n	8004c00 <_scanf_float+0x368>
 8004b9e:	055b      	lsls	r3, r3, #21
 8004ba0:	d511      	bpl.n	8004bc6 <_scanf_float+0x32e>
 8004ba2:	9b01      	ldr	r3, [sp, #4]
 8004ba4:	429e      	cmp	r6, r3
 8004ba6:	f67f aebb 	bls.w	8004920 <_scanf_float+0x88>
 8004baa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bae:	463a      	mov	r2, r7
 8004bb0:	4640      	mov	r0, r8
 8004bb2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004bb6:	4798      	blx	r3
 8004bb8:	6923      	ldr	r3, [r4, #16]
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	6123      	str	r3, [r4, #16]
 8004bbe:	e7f0      	b.n	8004ba2 <_scanf_float+0x30a>
 8004bc0:	46aa      	mov	sl, r5
 8004bc2:	46b3      	mov	fp, r6
 8004bc4:	e7de      	b.n	8004b84 <_scanf_float+0x2ec>
 8004bc6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004bca:	6923      	ldr	r3, [r4, #16]
 8004bcc:	2965      	cmp	r1, #101	@ 0x65
 8004bce:	f103 33ff 	add.w	r3, r3, #4294967295
 8004bd2:	f106 35ff 	add.w	r5, r6, #4294967295
 8004bd6:	6123      	str	r3, [r4, #16]
 8004bd8:	d00c      	beq.n	8004bf4 <_scanf_float+0x35c>
 8004bda:	2945      	cmp	r1, #69	@ 0x45
 8004bdc:	d00a      	beq.n	8004bf4 <_scanf_float+0x35c>
 8004bde:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004be2:	463a      	mov	r2, r7
 8004be4:	4640      	mov	r0, r8
 8004be6:	4798      	blx	r3
 8004be8:	6923      	ldr	r3, [r4, #16]
 8004bea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	1eb5      	subs	r5, r6, #2
 8004bf2:	6123      	str	r3, [r4, #16]
 8004bf4:	463a      	mov	r2, r7
 8004bf6:	4640      	mov	r0, r8
 8004bf8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bfc:	4798      	blx	r3
 8004bfe:	462e      	mov	r6, r5
 8004c00:	6822      	ldr	r2, [r4, #0]
 8004c02:	f012 0210 	ands.w	r2, r2, #16
 8004c06:	d001      	beq.n	8004c0c <_scanf_float+0x374>
 8004c08:	2000      	movs	r0, #0
 8004c0a:	e68a      	b.n	8004922 <_scanf_float+0x8a>
 8004c0c:	7032      	strb	r2, [r6, #0]
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c18:	d11c      	bne.n	8004c54 <_scanf_float+0x3bc>
 8004c1a:	9b02      	ldr	r3, [sp, #8]
 8004c1c:	454b      	cmp	r3, r9
 8004c1e:	eba3 0209 	sub.w	r2, r3, r9
 8004c22:	d123      	bne.n	8004c6c <_scanf_float+0x3d4>
 8004c24:	2200      	movs	r2, #0
 8004c26:	4640      	mov	r0, r8
 8004c28:	9901      	ldr	r1, [sp, #4]
 8004c2a:	f002 fbed 	bl	8007408 <_strtod_r>
 8004c2e:	9b03      	ldr	r3, [sp, #12]
 8004c30:	6825      	ldr	r5, [r4, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f015 0f02 	tst.w	r5, #2
 8004c38:	4606      	mov	r6, r0
 8004c3a:	460f      	mov	r7, r1
 8004c3c:	f103 0204 	add.w	r2, r3, #4
 8004c40:	d01f      	beq.n	8004c82 <_scanf_float+0x3ea>
 8004c42:	9903      	ldr	r1, [sp, #12]
 8004c44:	600a      	str	r2, [r1, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	e9c3 6700 	strd	r6, r7, [r3]
 8004c4c:	68e3      	ldr	r3, [r4, #12]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	60e3      	str	r3, [r4, #12]
 8004c52:	e7d9      	b.n	8004c08 <_scanf_float+0x370>
 8004c54:	9b04      	ldr	r3, [sp, #16]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d0e4      	beq.n	8004c24 <_scanf_float+0x38c>
 8004c5a:	9905      	ldr	r1, [sp, #20]
 8004c5c:	230a      	movs	r3, #10
 8004c5e:	4640      	mov	r0, r8
 8004c60:	3101      	adds	r1, #1
 8004c62:	f002 fc51 	bl	8007508 <_strtol_r>
 8004c66:	9b04      	ldr	r3, [sp, #16]
 8004c68:	9e05      	ldr	r6, [sp, #20]
 8004c6a:	1ac2      	subs	r2, r0, r3
 8004c6c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004c70:	429e      	cmp	r6, r3
 8004c72:	bf28      	it	cs
 8004c74:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004c78:	4630      	mov	r0, r6
 8004c7a:	490d      	ldr	r1, [pc, #52]	@ (8004cb0 <_scanf_float+0x418>)
 8004c7c:	f000 f8de 	bl	8004e3c <siprintf>
 8004c80:	e7d0      	b.n	8004c24 <_scanf_float+0x38c>
 8004c82:	076d      	lsls	r5, r5, #29
 8004c84:	d4dd      	bmi.n	8004c42 <_scanf_float+0x3aa>
 8004c86:	9d03      	ldr	r5, [sp, #12]
 8004c88:	602a      	str	r2, [r5, #0]
 8004c8a:	681d      	ldr	r5, [r3, #0]
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	460b      	mov	r3, r1
 8004c90:	f7fb febc 	bl	8000a0c <__aeabi_dcmpun>
 8004c94:	b120      	cbz	r0, 8004ca0 <_scanf_float+0x408>
 8004c96:	4807      	ldr	r0, [pc, #28]	@ (8004cb4 <_scanf_float+0x41c>)
 8004c98:	f000 f9c2 	bl	8005020 <nanf>
 8004c9c:	6028      	str	r0, [r5, #0]
 8004c9e:	e7d5      	b.n	8004c4c <_scanf_float+0x3b4>
 8004ca0:	4630      	mov	r0, r6
 8004ca2:	4639      	mov	r1, r7
 8004ca4:	f7fb ff10 	bl	8000ac8 <__aeabi_d2f>
 8004ca8:	e7f8      	b.n	8004c9c <_scanf_float+0x404>
 8004caa:	f04f 0900 	mov.w	r9, #0
 8004cae:	e62d      	b.n	800490c <_scanf_float+0x74>
 8004cb0:	08008756 	.word	0x08008756
 8004cb4:	08008aed 	.word	0x08008aed

08004cb8 <std>:
 8004cb8:	2300      	movs	r3, #0
 8004cba:	b510      	push	{r4, lr}
 8004cbc:	4604      	mov	r4, r0
 8004cbe:	e9c0 3300 	strd	r3, r3, [r0]
 8004cc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004cc6:	6083      	str	r3, [r0, #8]
 8004cc8:	8181      	strh	r1, [r0, #12]
 8004cca:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ccc:	81c2      	strh	r2, [r0, #14]
 8004cce:	6183      	str	r3, [r0, #24]
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	2208      	movs	r2, #8
 8004cd4:	305c      	adds	r0, #92	@ 0x5c
 8004cd6:	f000 f914 	bl	8004f02 <memset>
 8004cda:	4b0d      	ldr	r3, [pc, #52]	@ (8004d10 <std+0x58>)
 8004cdc:	6224      	str	r4, [r4, #32]
 8004cde:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8004d14 <std+0x5c>)
 8004ce2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8004d18 <std+0x60>)
 8004ce6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8004d1c <std+0x64>)
 8004cea:	6323      	str	r3, [r4, #48]	@ 0x30
 8004cec:	4b0c      	ldr	r3, [pc, #48]	@ (8004d20 <std+0x68>)
 8004cee:	429c      	cmp	r4, r3
 8004cf0:	d006      	beq.n	8004d00 <std+0x48>
 8004cf2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004cf6:	4294      	cmp	r4, r2
 8004cf8:	d002      	beq.n	8004d00 <std+0x48>
 8004cfa:	33d0      	adds	r3, #208	@ 0xd0
 8004cfc:	429c      	cmp	r4, r3
 8004cfe:	d105      	bne.n	8004d0c <std+0x54>
 8004d00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d08:	f000 b978 	b.w	8004ffc <__retarget_lock_init_recursive>
 8004d0c:	bd10      	pop	{r4, pc}
 8004d0e:	bf00      	nop
 8004d10:	08004e7d 	.word	0x08004e7d
 8004d14:	08004e9f 	.word	0x08004e9f
 8004d18:	08004ed7 	.word	0x08004ed7
 8004d1c:	08004efb 	.word	0x08004efb
 8004d20:	200002e0 	.word	0x200002e0

08004d24 <stdio_exit_handler>:
 8004d24:	4a02      	ldr	r2, [pc, #8]	@ (8004d30 <stdio_exit_handler+0xc>)
 8004d26:	4903      	ldr	r1, [pc, #12]	@ (8004d34 <stdio_exit_handler+0x10>)
 8004d28:	4803      	ldr	r0, [pc, #12]	@ (8004d38 <stdio_exit_handler+0x14>)
 8004d2a:	f000 b869 	b.w	8004e00 <_fwalk_sglue>
 8004d2e:	bf00      	nop
 8004d30:	20000010 	.word	0x20000010
 8004d34:	080078bd 	.word	0x080078bd
 8004d38:	20000020 	.word	0x20000020

08004d3c <cleanup_stdio>:
 8004d3c:	6841      	ldr	r1, [r0, #4]
 8004d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d70 <cleanup_stdio+0x34>)
 8004d40:	b510      	push	{r4, lr}
 8004d42:	4299      	cmp	r1, r3
 8004d44:	4604      	mov	r4, r0
 8004d46:	d001      	beq.n	8004d4c <cleanup_stdio+0x10>
 8004d48:	f002 fdb8 	bl	80078bc <_fflush_r>
 8004d4c:	68a1      	ldr	r1, [r4, #8]
 8004d4e:	4b09      	ldr	r3, [pc, #36]	@ (8004d74 <cleanup_stdio+0x38>)
 8004d50:	4299      	cmp	r1, r3
 8004d52:	d002      	beq.n	8004d5a <cleanup_stdio+0x1e>
 8004d54:	4620      	mov	r0, r4
 8004d56:	f002 fdb1 	bl	80078bc <_fflush_r>
 8004d5a:	68e1      	ldr	r1, [r4, #12]
 8004d5c:	4b06      	ldr	r3, [pc, #24]	@ (8004d78 <cleanup_stdio+0x3c>)
 8004d5e:	4299      	cmp	r1, r3
 8004d60:	d004      	beq.n	8004d6c <cleanup_stdio+0x30>
 8004d62:	4620      	mov	r0, r4
 8004d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d68:	f002 bda8 	b.w	80078bc <_fflush_r>
 8004d6c:	bd10      	pop	{r4, pc}
 8004d6e:	bf00      	nop
 8004d70:	200002e0 	.word	0x200002e0
 8004d74:	20000348 	.word	0x20000348
 8004d78:	200003b0 	.word	0x200003b0

08004d7c <global_stdio_init.part.0>:
 8004d7c:	b510      	push	{r4, lr}
 8004d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8004dac <global_stdio_init.part.0+0x30>)
 8004d80:	4c0b      	ldr	r4, [pc, #44]	@ (8004db0 <global_stdio_init.part.0+0x34>)
 8004d82:	4a0c      	ldr	r2, [pc, #48]	@ (8004db4 <global_stdio_init.part.0+0x38>)
 8004d84:	4620      	mov	r0, r4
 8004d86:	601a      	str	r2, [r3, #0]
 8004d88:	2104      	movs	r1, #4
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f7ff ff94 	bl	8004cb8 <std>
 8004d90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004d94:	2201      	movs	r2, #1
 8004d96:	2109      	movs	r1, #9
 8004d98:	f7ff ff8e 	bl	8004cb8 <std>
 8004d9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004da0:	2202      	movs	r2, #2
 8004da2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004da6:	2112      	movs	r1, #18
 8004da8:	f7ff bf86 	b.w	8004cb8 <std>
 8004dac:	20000418 	.word	0x20000418
 8004db0:	200002e0 	.word	0x200002e0
 8004db4:	08004d25 	.word	0x08004d25

08004db8 <__sfp_lock_acquire>:
 8004db8:	4801      	ldr	r0, [pc, #4]	@ (8004dc0 <__sfp_lock_acquire+0x8>)
 8004dba:	f000 b920 	b.w	8004ffe <__retarget_lock_acquire_recursive>
 8004dbe:	bf00      	nop
 8004dc0:	20000421 	.word	0x20000421

08004dc4 <__sfp_lock_release>:
 8004dc4:	4801      	ldr	r0, [pc, #4]	@ (8004dcc <__sfp_lock_release+0x8>)
 8004dc6:	f000 b91b 	b.w	8005000 <__retarget_lock_release_recursive>
 8004dca:	bf00      	nop
 8004dcc:	20000421 	.word	0x20000421

08004dd0 <__sinit>:
 8004dd0:	b510      	push	{r4, lr}
 8004dd2:	4604      	mov	r4, r0
 8004dd4:	f7ff fff0 	bl	8004db8 <__sfp_lock_acquire>
 8004dd8:	6a23      	ldr	r3, [r4, #32]
 8004dda:	b11b      	cbz	r3, 8004de4 <__sinit+0x14>
 8004ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004de0:	f7ff bff0 	b.w	8004dc4 <__sfp_lock_release>
 8004de4:	4b04      	ldr	r3, [pc, #16]	@ (8004df8 <__sinit+0x28>)
 8004de6:	6223      	str	r3, [r4, #32]
 8004de8:	4b04      	ldr	r3, [pc, #16]	@ (8004dfc <__sinit+0x2c>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d1f5      	bne.n	8004ddc <__sinit+0xc>
 8004df0:	f7ff ffc4 	bl	8004d7c <global_stdio_init.part.0>
 8004df4:	e7f2      	b.n	8004ddc <__sinit+0xc>
 8004df6:	bf00      	nop
 8004df8:	08004d3d 	.word	0x08004d3d
 8004dfc:	20000418 	.word	0x20000418

08004e00 <_fwalk_sglue>:
 8004e00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e04:	4607      	mov	r7, r0
 8004e06:	4688      	mov	r8, r1
 8004e08:	4614      	mov	r4, r2
 8004e0a:	2600      	movs	r6, #0
 8004e0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e10:	f1b9 0901 	subs.w	r9, r9, #1
 8004e14:	d505      	bpl.n	8004e22 <_fwalk_sglue+0x22>
 8004e16:	6824      	ldr	r4, [r4, #0]
 8004e18:	2c00      	cmp	r4, #0
 8004e1a:	d1f7      	bne.n	8004e0c <_fwalk_sglue+0xc>
 8004e1c:	4630      	mov	r0, r6
 8004e1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e22:	89ab      	ldrh	r3, [r5, #12]
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d907      	bls.n	8004e38 <_fwalk_sglue+0x38>
 8004e28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	d003      	beq.n	8004e38 <_fwalk_sglue+0x38>
 8004e30:	4629      	mov	r1, r5
 8004e32:	4638      	mov	r0, r7
 8004e34:	47c0      	blx	r8
 8004e36:	4306      	orrs	r6, r0
 8004e38:	3568      	adds	r5, #104	@ 0x68
 8004e3a:	e7e9      	b.n	8004e10 <_fwalk_sglue+0x10>

08004e3c <siprintf>:
 8004e3c:	b40e      	push	{r1, r2, r3}
 8004e3e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004e42:	b500      	push	{lr}
 8004e44:	b09c      	sub	sp, #112	@ 0x70
 8004e46:	ab1d      	add	r3, sp, #116	@ 0x74
 8004e48:	9002      	str	r0, [sp, #8]
 8004e4a:	9006      	str	r0, [sp, #24]
 8004e4c:	9107      	str	r1, [sp, #28]
 8004e4e:	9104      	str	r1, [sp, #16]
 8004e50:	4808      	ldr	r0, [pc, #32]	@ (8004e74 <siprintf+0x38>)
 8004e52:	4909      	ldr	r1, [pc, #36]	@ (8004e78 <siprintf+0x3c>)
 8004e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e58:	9105      	str	r1, [sp, #20]
 8004e5a:	6800      	ldr	r0, [r0, #0]
 8004e5c:	a902      	add	r1, sp, #8
 8004e5e:	9301      	str	r3, [sp, #4]
 8004e60:	f002 fbb0 	bl	80075c4 <_svfiprintf_r>
 8004e64:	2200      	movs	r2, #0
 8004e66:	9b02      	ldr	r3, [sp, #8]
 8004e68:	701a      	strb	r2, [r3, #0]
 8004e6a:	b01c      	add	sp, #112	@ 0x70
 8004e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e70:	b003      	add	sp, #12
 8004e72:	4770      	bx	lr
 8004e74:	2000001c 	.word	0x2000001c
 8004e78:	ffff0208 	.word	0xffff0208

08004e7c <__sread>:
 8004e7c:	b510      	push	{r4, lr}
 8004e7e:	460c      	mov	r4, r1
 8004e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e84:	f000 f86c 	bl	8004f60 <_read_r>
 8004e88:	2800      	cmp	r0, #0
 8004e8a:	bfab      	itete	ge
 8004e8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004e8e:	89a3      	ldrhlt	r3, [r4, #12]
 8004e90:	181b      	addge	r3, r3, r0
 8004e92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004e96:	bfac      	ite	ge
 8004e98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004e9a:	81a3      	strhlt	r3, [r4, #12]
 8004e9c:	bd10      	pop	{r4, pc}

08004e9e <__swrite>:
 8004e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ea2:	461f      	mov	r7, r3
 8004ea4:	898b      	ldrh	r3, [r1, #12]
 8004ea6:	4605      	mov	r5, r0
 8004ea8:	05db      	lsls	r3, r3, #23
 8004eaa:	460c      	mov	r4, r1
 8004eac:	4616      	mov	r6, r2
 8004eae:	d505      	bpl.n	8004ebc <__swrite+0x1e>
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eb8:	f000 f840 	bl	8004f3c <_lseek_r>
 8004ebc:	89a3      	ldrh	r3, [r4, #12]
 8004ebe:	4632      	mov	r2, r6
 8004ec0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ec4:	81a3      	strh	r3, [r4, #12]
 8004ec6:	4628      	mov	r0, r5
 8004ec8:	463b      	mov	r3, r7
 8004eca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ed2:	f000 b857 	b.w	8004f84 <_write_r>

08004ed6 <__sseek>:
 8004ed6:	b510      	push	{r4, lr}
 8004ed8:	460c      	mov	r4, r1
 8004eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ede:	f000 f82d 	bl	8004f3c <_lseek_r>
 8004ee2:	1c43      	adds	r3, r0, #1
 8004ee4:	89a3      	ldrh	r3, [r4, #12]
 8004ee6:	bf15      	itete	ne
 8004ee8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004eea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004eee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004ef2:	81a3      	strheq	r3, [r4, #12]
 8004ef4:	bf18      	it	ne
 8004ef6:	81a3      	strhne	r3, [r4, #12]
 8004ef8:	bd10      	pop	{r4, pc}

08004efa <__sclose>:
 8004efa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004efe:	f000 b80d 	b.w	8004f1c <_close_r>

08004f02 <memset>:
 8004f02:	4603      	mov	r3, r0
 8004f04:	4402      	add	r2, r0
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d100      	bne.n	8004f0c <memset+0xa>
 8004f0a:	4770      	bx	lr
 8004f0c:	f803 1b01 	strb.w	r1, [r3], #1
 8004f10:	e7f9      	b.n	8004f06 <memset+0x4>
	...

08004f14 <_localeconv_r>:
 8004f14:	4800      	ldr	r0, [pc, #0]	@ (8004f18 <_localeconv_r+0x4>)
 8004f16:	4770      	bx	lr
 8004f18:	2000015c 	.word	0x2000015c

08004f1c <_close_r>:
 8004f1c:	b538      	push	{r3, r4, r5, lr}
 8004f1e:	2300      	movs	r3, #0
 8004f20:	4d05      	ldr	r5, [pc, #20]	@ (8004f38 <_close_r+0x1c>)
 8004f22:	4604      	mov	r4, r0
 8004f24:	4608      	mov	r0, r1
 8004f26:	602b      	str	r3, [r5, #0]
 8004f28:	f7fc fded 	bl	8001b06 <_close>
 8004f2c:	1c43      	adds	r3, r0, #1
 8004f2e:	d102      	bne.n	8004f36 <_close_r+0x1a>
 8004f30:	682b      	ldr	r3, [r5, #0]
 8004f32:	b103      	cbz	r3, 8004f36 <_close_r+0x1a>
 8004f34:	6023      	str	r3, [r4, #0]
 8004f36:	bd38      	pop	{r3, r4, r5, pc}
 8004f38:	2000041c 	.word	0x2000041c

08004f3c <_lseek_r>:
 8004f3c:	b538      	push	{r3, r4, r5, lr}
 8004f3e:	4604      	mov	r4, r0
 8004f40:	4608      	mov	r0, r1
 8004f42:	4611      	mov	r1, r2
 8004f44:	2200      	movs	r2, #0
 8004f46:	4d05      	ldr	r5, [pc, #20]	@ (8004f5c <_lseek_r+0x20>)
 8004f48:	602a      	str	r2, [r5, #0]
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	f7fc fdff 	bl	8001b4e <_lseek>
 8004f50:	1c43      	adds	r3, r0, #1
 8004f52:	d102      	bne.n	8004f5a <_lseek_r+0x1e>
 8004f54:	682b      	ldr	r3, [r5, #0]
 8004f56:	b103      	cbz	r3, 8004f5a <_lseek_r+0x1e>
 8004f58:	6023      	str	r3, [r4, #0]
 8004f5a:	bd38      	pop	{r3, r4, r5, pc}
 8004f5c:	2000041c 	.word	0x2000041c

08004f60 <_read_r>:
 8004f60:	b538      	push	{r3, r4, r5, lr}
 8004f62:	4604      	mov	r4, r0
 8004f64:	4608      	mov	r0, r1
 8004f66:	4611      	mov	r1, r2
 8004f68:	2200      	movs	r2, #0
 8004f6a:	4d05      	ldr	r5, [pc, #20]	@ (8004f80 <_read_r+0x20>)
 8004f6c:	602a      	str	r2, [r5, #0]
 8004f6e:	461a      	mov	r2, r3
 8004f70:	f7fc fd90 	bl	8001a94 <_read>
 8004f74:	1c43      	adds	r3, r0, #1
 8004f76:	d102      	bne.n	8004f7e <_read_r+0x1e>
 8004f78:	682b      	ldr	r3, [r5, #0]
 8004f7a:	b103      	cbz	r3, 8004f7e <_read_r+0x1e>
 8004f7c:	6023      	str	r3, [r4, #0]
 8004f7e:	bd38      	pop	{r3, r4, r5, pc}
 8004f80:	2000041c 	.word	0x2000041c

08004f84 <_write_r>:
 8004f84:	b538      	push	{r3, r4, r5, lr}
 8004f86:	4604      	mov	r4, r0
 8004f88:	4608      	mov	r0, r1
 8004f8a:	4611      	mov	r1, r2
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	4d05      	ldr	r5, [pc, #20]	@ (8004fa4 <_write_r+0x20>)
 8004f90:	602a      	str	r2, [r5, #0]
 8004f92:	461a      	mov	r2, r3
 8004f94:	f7fc fd9b 	bl	8001ace <_write>
 8004f98:	1c43      	adds	r3, r0, #1
 8004f9a:	d102      	bne.n	8004fa2 <_write_r+0x1e>
 8004f9c:	682b      	ldr	r3, [r5, #0]
 8004f9e:	b103      	cbz	r3, 8004fa2 <_write_r+0x1e>
 8004fa0:	6023      	str	r3, [r4, #0]
 8004fa2:	bd38      	pop	{r3, r4, r5, pc}
 8004fa4:	2000041c 	.word	0x2000041c

08004fa8 <__errno>:
 8004fa8:	4b01      	ldr	r3, [pc, #4]	@ (8004fb0 <__errno+0x8>)
 8004faa:	6818      	ldr	r0, [r3, #0]
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	2000001c 	.word	0x2000001c

08004fb4 <__libc_init_array>:
 8004fb4:	b570      	push	{r4, r5, r6, lr}
 8004fb6:	2600      	movs	r6, #0
 8004fb8:	4d0c      	ldr	r5, [pc, #48]	@ (8004fec <__libc_init_array+0x38>)
 8004fba:	4c0d      	ldr	r4, [pc, #52]	@ (8004ff0 <__libc_init_array+0x3c>)
 8004fbc:	1b64      	subs	r4, r4, r5
 8004fbe:	10a4      	asrs	r4, r4, #2
 8004fc0:	42a6      	cmp	r6, r4
 8004fc2:	d109      	bne.n	8004fd8 <__libc_init_array+0x24>
 8004fc4:	f003 fb66 	bl	8008694 <_init>
 8004fc8:	2600      	movs	r6, #0
 8004fca:	4d0a      	ldr	r5, [pc, #40]	@ (8004ff4 <__libc_init_array+0x40>)
 8004fcc:	4c0a      	ldr	r4, [pc, #40]	@ (8004ff8 <__libc_init_array+0x44>)
 8004fce:	1b64      	subs	r4, r4, r5
 8004fd0:	10a4      	asrs	r4, r4, #2
 8004fd2:	42a6      	cmp	r6, r4
 8004fd4:	d105      	bne.n	8004fe2 <__libc_init_array+0x2e>
 8004fd6:	bd70      	pop	{r4, r5, r6, pc}
 8004fd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fdc:	4798      	blx	r3
 8004fde:	3601      	adds	r6, #1
 8004fe0:	e7ee      	b.n	8004fc0 <__libc_init_array+0xc>
 8004fe2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fe6:	4798      	blx	r3
 8004fe8:	3601      	adds	r6, #1
 8004fea:	e7f2      	b.n	8004fd2 <__libc_init_array+0x1e>
 8004fec:	08008b58 	.word	0x08008b58
 8004ff0:	08008b58 	.word	0x08008b58
 8004ff4:	08008b58 	.word	0x08008b58
 8004ff8:	08008b5c 	.word	0x08008b5c

08004ffc <__retarget_lock_init_recursive>:
 8004ffc:	4770      	bx	lr

08004ffe <__retarget_lock_acquire_recursive>:
 8004ffe:	4770      	bx	lr

08005000 <__retarget_lock_release_recursive>:
 8005000:	4770      	bx	lr

08005002 <memchr>:
 8005002:	4603      	mov	r3, r0
 8005004:	b510      	push	{r4, lr}
 8005006:	b2c9      	uxtb	r1, r1
 8005008:	4402      	add	r2, r0
 800500a:	4293      	cmp	r3, r2
 800500c:	4618      	mov	r0, r3
 800500e:	d101      	bne.n	8005014 <memchr+0x12>
 8005010:	2000      	movs	r0, #0
 8005012:	e003      	b.n	800501c <memchr+0x1a>
 8005014:	7804      	ldrb	r4, [r0, #0]
 8005016:	3301      	adds	r3, #1
 8005018:	428c      	cmp	r4, r1
 800501a:	d1f6      	bne.n	800500a <memchr+0x8>
 800501c:	bd10      	pop	{r4, pc}
	...

08005020 <nanf>:
 8005020:	4800      	ldr	r0, [pc, #0]	@ (8005024 <nanf+0x4>)
 8005022:	4770      	bx	lr
 8005024:	7fc00000 	.word	0x7fc00000

08005028 <quorem>:
 8005028:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800502c:	6903      	ldr	r3, [r0, #16]
 800502e:	690c      	ldr	r4, [r1, #16]
 8005030:	4607      	mov	r7, r0
 8005032:	42a3      	cmp	r3, r4
 8005034:	db7e      	blt.n	8005134 <quorem+0x10c>
 8005036:	3c01      	subs	r4, #1
 8005038:	00a3      	lsls	r3, r4, #2
 800503a:	f100 0514 	add.w	r5, r0, #20
 800503e:	f101 0814 	add.w	r8, r1, #20
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005048:	9301      	str	r3, [sp, #4]
 800504a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800504e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005052:	3301      	adds	r3, #1
 8005054:	429a      	cmp	r2, r3
 8005056:	fbb2 f6f3 	udiv	r6, r2, r3
 800505a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800505e:	d32e      	bcc.n	80050be <quorem+0x96>
 8005060:	f04f 0a00 	mov.w	sl, #0
 8005064:	46c4      	mov	ip, r8
 8005066:	46ae      	mov	lr, r5
 8005068:	46d3      	mov	fp, sl
 800506a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800506e:	b298      	uxth	r0, r3
 8005070:	fb06 a000 	mla	r0, r6, r0, sl
 8005074:	0c1b      	lsrs	r3, r3, #16
 8005076:	0c02      	lsrs	r2, r0, #16
 8005078:	fb06 2303 	mla	r3, r6, r3, r2
 800507c:	f8de 2000 	ldr.w	r2, [lr]
 8005080:	b280      	uxth	r0, r0
 8005082:	b292      	uxth	r2, r2
 8005084:	1a12      	subs	r2, r2, r0
 8005086:	445a      	add	r2, fp
 8005088:	f8de 0000 	ldr.w	r0, [lr]
 800508c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005090:	b29b      	uxth	r3, r3
 8005092:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005096:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800509a:	b292      	uxth	r2, r2
 800509c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80050a0:	45e1      	cmp	r9, ip
 80050a2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80050a6:	f84e 2b04 	str.w	r2, [lr], #4
 80050aa:	d2de      	bcs.n	800506a <quorem+0x42>
 80050ac:	9b00      	ldr	r3, [sp, #0]
 80050ae:	58eb      	ldr	r3, [r5, r3]
 80050b0:	b92b      	cbnz	r3, 80050be <quorem+0x96>
 80050b2:	9b01      	ldr	r3, [sp, #4]
 80050b4:	3b04      	subs	r3, #4
 80050b6:	429d      	cmp	r5, r3
 80050b8:	461a      	mov	r2, r3
 80050ba:	d32f      	bcc.n	800511c <quorem+0xf4>
 80050bc:	613c      	str	r4, [r7, #16]
 80050be:	4638      	mov	r0, r7
 80050c0:	f001 f9c2 	bl	8006448 <__mcmp>
 80050c4:	2800      	cmp	r0, #0
 80050c6:	db25      	blt.n	8005114 <quorem+0xec>
 80050c8:	4629      	mov	r1, r5
 80050ca:	2000      	movs	r0, #0
 80050cc:	f858 2b04 	ldr.w	r2, [r8], #4
 80050d0:	f8d1 c000 	ldr.w	ip, [r1]
 80050d4:	fa1f fe82 	uxth.w	lr, r2
 80050d8:	fa1f f38c 	uxth.w	r3, ip
 80050dc:	eba3 030e 	sub.w	r3, r3, lr
 80050e0:	4403      	add	r3, r0
 80050e2:	0c12      	lsrs	r2, r2, #16
 80050e4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80050e8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050f2:	45c1      	cmp	r9, r8
 80050f4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80050f8:	f841 3b04 	str.w	r3, [r1], #4
 80050fc:	d2e6      	bcs.n	80050cc <quorem+0xa4>
 80050fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005102:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005106:	b922      	cbnz	r2, 8005112 <quorem+0xea>
 8005108:	3b04      	subs	r3, #4
 800510a:	429d      	cmp	r5, r3
 800510c:	461a      	mov	r2, r3
 800510e:	d30b      	bcc.n	8005128 <quorem+0x100>
 8005110:	613c      	str	r4, [r7, #16]
 8005112:	3601      	adds	r6, #1
 8005114:	4630      	mov	r0, r6
 8005116:	b003      	add	sp, #12
 8005118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800511c:	6812      	ldr	r2, [r2, #0]
 800511e:	3b04      	subs	r3, #4
 8005120:	2a00      	cmp	r2, #0
 8005122:	d1cb      	bne.n	80050bc <quorem+0x94>
 8005124:	3c01      	subs	r4, #1
 8005126:	e7c6      	b.n	80050b6 <quorem+0x8e>
 8005128:	6812      	ldr	r2, [r2, #0]
 800512a:	3b04      	subs	r3, #4
 800512c:	2a00      	cmp	r2, #0
 800512e:	d1ef      	bne.n	8005110 <quorem+0xe8>
 8005130:	3c01      	subs	r4, #1
 8005132:	e7ea      	b.n	800510a <quorem+0xe2>
 8005134:	2000      	movs	r0, #0
 8005136:	e7ee      	b.n	8005116 <quorem+0xee>

08005138 <_dtoa_r>:
 8005138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800513c:	4614      	mov	r4, r2
 800513e:	461d      	mov	r5, r3
 8005140:	69c7      	ldr	r7, [r0, #28]
 8005142:	b097      	sub	sp, #92	@ 0x5c
 8005144:	4683      	mov	fp, r0
 8005146:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800514a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800514c:	b97f      	cbnz	r7, 800516e <_dtoa_r+0x36>
 800514e:	2010      	movs	r0, #16
 8005150:	f000 fe02 	bl	8005d58 <malloc>
 8005154:	4602      	mov	r2, r0
 8005156:	f8cb 001c 	str.w	r0, [fp, #28]
 800515a:	b920      	cbnz	r0, 8005166 <_dtoa_r+0x2e>
 800515c:	21ef      	movs	r1, #239	@ 0xef
 800515e:	4ba8      	ldr	r3, [pc, #672]	@ (8005400 <_dtoa_r+0x2c8>)
 8005160:	48a8      	ldr	r0, [pc, #672]	@ (8005404 <_dtoa_r+0x2cc>)
 8005162:	f002 fc23 	bl	80079ac <__assert_func>
 8005166:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800516a:	6007      	str	r7, [r0, #0]
 800516c:	60c7      	str	r7, [r0, #12]
 800516e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005172:	6819      	ldr	r1, [r3, #0]
 8005174:	b159      	cbz	r1, 800518e <_dtoa_r+0x56>
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	2301      	movs	r3, #1
 800517a:	4093      	lsls	r3, r2
 800517c:	604a      	str	r2, [r1, #4]
 800517e:	608b      	str	r3, [r1, #8]
 8005180:	4658      	mov	r0, fp
 8005182:	f000 fedf 	bl	8005f44 <_Bfree>
 8005186:	2200      	movs	r2, #0
 8005188:	f8db 301c 	ldr.w	r3, [fp, #28]
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	1e2b      	subs	r3, r5, #0
 8005190:	bfaf      	iteee	ge
 8005192:	2300      	movge	r3, #0
 8005194:	2201      	movlt	r2, #1
 8005196:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800519a:	9303      	strlt	r3, [sp, #12]
 800519c:	bfa8      	it	ge
 800519e:	6033      	strge	r3, [r6, #0]
 80051a0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80051a4:	4b98      	ldr	r3, [pc, #608]	@ (8005408 <_dtoa_r+0x2d0>)
 80051a6:	bfb8      	it	lt
 80051a8:	6032      	strlt	r2, [r6, #0]
 80051aa:	ea33 0308 	bics.w	r3, r3, r8
 80051ae:	d112      	bne.n	80051d6 <_dtoa_r+0x9e>
 80051b0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80051b4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80051b6:	6013      	str	r3, [r2, #0]
 80051b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80051bc:	4323      	orrs	r3, r4
 80051be:	f000 8550 	beq.w	8005c62 <_dtoa_r+0xb2a>
 80051c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80051c4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800540c <_dtoa_r+0x2d4>
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	f000 8552 	beq.w	8005c72 <_dtoa_r+0xb3a>
 80051ce:	f10a 0303 	add.w	r3, sl, #3
 80051d2:	f000 bd4c 	b.w	8005c6e <_dtoa_r+0xb36>
 80051d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051da:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80051de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80051e2:	2200      	movs	r2, #0
 80051e4:	2300      	movs	r3, #0
 80051e6:	f7fb fbdf 	bl	80009a8 <__aeabi_dcmpeq>
 80051ea:	4607      	mov	r7, r0
 80051ec:	b158      	cbz	r0, 8005206 <_dtoa_r+0xce>
 80051ee:	2301      	movs	r3, #1
 80051f0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80051f2:	6013      	str	r3, [r2, #0]
 80051f4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80051f6:	b113      	cbz	r3, 80051fe <_dtoa_r+0xc6>
 80051f8:	4b85      	ldr	r3, [pc, #532]	@ (8005410 <_dtoa_r+0x2d8>)
 80051fa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80051fc:	6013      	str	r3, [r2, #0]
 80051fe:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005414 <_dtoa_r+0x2dc>
 8005202:	f000 bd36 	b.w	8005c72 <_dtoa_r+0xb3a>
 8005206:	ab14      	add	r3, sp, #80	@ 0x50
 8005208:	9301      	str	r3, [sp, #4]
 800520a:	ab15      	add	r3, sp, #84	@ 0x54
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	4658      	mov	r0, fp
 8005210:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005214:	f001 fa30 	bl	8006678 <__d2b>
 8005218:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800521c:	4681      	mov	r9, r0
 800521e:	2e00      	cmp	r6, #0
 8005220:	d077      	beq.n	8005312 <_dtoa_r+0x1da>
 8005222:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005226:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005228:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800522c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005230:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005234:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005238:	9712      	str	r7, [sp, #72]	@ 0x48
 800523a:	4619      	mov	r1, r3
 800523c:	2200      	movs	r2, #0
 800523e:	4b76      	ldr	r3, [pc, #472]	@ (8005418 <_dtoa_r+0x2e0>)
 8005240:	f7fa ff92 	bl	8000168 <__aeabi_dsub>
 8005244:	a368      	add	r3, pc, #416	@ (adr r3, 80053e8 <_dtoa_r+0x2b0>)
 8005246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524a:	f7fb f945 	bl	80004d8 <__aeabi_dmul>
 800524e:	a368      	add	r3, pc, #416	@ (adr r3, 80053f0 <_dtoa_r+0x2b8>)
 8005250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005254:	f7fa ff8a 	bl	800016c <__adddf3>
 8005258:	4604      	mov	r4, r0
 800525a:	4630      	mov	r0, r6
 800525c:	460d      	mov	r5, r1
 800525e:	f7fb f8d1 	bl	8000404 <__aeabi_i2d>
 8005262:	a365      	add	r3, pc, #404	@ (adr r3, 80053f8 <_dtoa_r+0x2c0>)
 8005264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005268:	f7fb f936 	bl	80004d8 <__aeabi_dmul>
 800526c:	4602      	mov	r2, r0
 800526e:	460b      	mov	r3, r1
 8005270:	4620      	mov	r0, r4
 8005272:	4629      	mov	r1, r5
 8005274:	f7fa ff7a 	bl	800016c <__adddf3>
 8005278:	4604      	mov	r4, r0
 800527a:	460d      	mov	r5, r1
 800527c:	f7fb fbdc 	bl	8000a38 <__aeabi_d2iz>
 8005280:	2200      	movs	r2, #0
 8005282:	4607      	mov	r7, r0
 8005284:	2300      	movs	r3, #0
 8005286:	4620      	mov	r0, r4
 8005288:	4629      	mov	r1, r5
 800528a:	f7fb fb97 	bl	80009bc <__aeabi_dcmplt>
 800528e:	b140      	cbz	r0, 80052a2 <_dtoa_r+0x16a>
 8005290:	4638      	mov	r0, r7
 8005292:	f7fb f8b7 	bl	8000404 <__aeabi_i2d>
 8005296:	4622      	mov	r2, r4
 8005298:	462b      	mov	r3, r5
 800529a:	f7fb fb85 	bl	80009a8 <__aeabi_dcmpeq>
 800529e:	b900      	cbnz	r0, 80052a2 <_dtoa_r+0x16a>
 80052a0:	3f01      	subs	r7, #1
 80052a2:	2f16      	cmp	r7, #22
 80052a4:	d853      	bhi.n	800534e <_dtoa_r+0x216>
 80052a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80052aa:	4b5c      	ldr	r3, [pc, #368]	@ (800541c <_dtoa_r+0x2e4>)
 80052ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80052b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b4:	f7fb fb82 	bl	80009bc <__aeabi_dcmplt>
 80052b8:	2800      	cmp	r0, #0
 80052ba:	d04a      	beq.n	8005352 <_dtoa_r+0x21a>
 80052bc:	2300      	movs	r3, #0
 80052be:	3f01      	subs	r7, #1
 80052c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80052c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80052c4:	1b9b      	subs	r3, r3, r6
 80052c6:	1e5a      	subs	r2, r3, #1
 80052c8:	bf46      	itte	mi
 80052ca:	f1c3 0801 	rsbmi	r8, r3, #1
 80052ce:	2300      	movmi	r3, #0
 80052d0:	f04f 0800 	movpl.w	r8, #0
 80052d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80052d6:	bf48      	it	mi
 80052d8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80052da:	2f00      	cmp	r7, #0
 80052dc:	db3b      	blt.n	8005356 <_dtoa_r+0x21e>
 80052de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052e0:	970e      	str	r7, [sp, #56]	@ 0x38
 80052e2:	443b      	add	r3, r7
 80052e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80052e6:	2300      	movs	r3, #0
 80052e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80052ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80052ec:	2b09      	cmp	r3, #9
 80052ee:	d866      	bhi.n	80053be <_dtoa_r+0x286>
 80052f0:	2b05      	cmp	r3, #5
 80052f2:	bfc4      	itt	gt
 80052f4:	3b04      	subgt	r3, #4
 80052f6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80052f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80052fa:	bfc8      	it	gt
 80052fc:	2400      	movgt	r4, #0
 80052fe:	f1a3 0302 	sub.w	r3, r3, #2
 8005302:	bfd8      	it	le
 8005304:	2401      	movle	r4, #1
 8005306:	2b03      	cmp	r3, #3
 8005308:	d864      	bhi.n	80053d4 <_dtoa_r+0x29c>
 800530a:	e8df f003 	tbb	[pc, r3]
 800530e:	382b      	.short	0x382b
 8005310:	5636      	.short	0x5636
 8005312:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005316:	441e      	add	r6, r3
 8005318:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800531c:	2b20      	cmp	r3, #32
 800531e:	bfc1      	itttt	gt
 8005320:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005324:	fa08 f803 	lslgt.w	r8, r8, r3
 8005328:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800532c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005330:	bfd6      	itet	le
 8005332:	f1c3 0320 	rsble	r3, r3, #32
 8005336:	ea48 0003 	orrgt.w	r0, r8, r3
 800533a:	fa04 f003 	lslle.w	r0, r4, r3
 800533e:	f7fb f851 	bl	80003e4 <__aeabi_ui2d>
 8005342:	2201      	movs	r2, #1
 8005344:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005348:	3e01      	subs	r6, #1
 800534a:	9212      	str	r2, [sp, #72]	@ 0x48
 800534c:	e775      	b.n	800523a <_dtoa_r+0x102>
 800534e:	2301      	movs	r3, #1
 8005350:	e7b6      	b.n	80052c0 <_dtoa_r+0x188>
 8005352:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005354:	e7b5      	b.n	80052c2 <_dtoa_r+0x18a>
 8005356:	427b      	negs	r3, r7
 8005358:	930a      	str	r3, [sp, #40]	@ 0x28
 800535a:	2300      	movs	r3, #0
 800535c:	eba8 0807 	sub.w	r8, r8, r7
 8005360:	930e      	str	r3, [sp, #56]	@ 0x38
 8005362:	e7c2      	b.n	80052ea <_dtoa_r+0x1b2>
 8005364:	2300      	movs	r3, #0
 8005366:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005368:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800536a:	2b00      	cmp	r3, #0
 800536c:	dc35      	bgt.n	80053da <_dtoa_r+0x2a2>
 800536e:	2301      	movs	r3, #1
 8005370:	461a      	mov	r2, r3
 8005372:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005376:	9221      	str	r2, [sp, #132]	@ 0x84
 8005378:	e00b      	b.n	8005392 <_dtoa_r+0x25a>
 800537a:	2301      	movs	r3, #1
 800537c:	e7f3      	b.n	8005366 <_dtoa_r+0x22e>
 800537e:	2300      	movs	r3, #0
 8005380:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005382:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005384:	18fb      	adds	r3, r7, r3
 8005386:	9308      	str	r3, [sp, #32]
 8005388:	3301      	adds	r3, #1
 800538a:	2b01      	cmp	r3, #1
 800538c:	9307      	str	r3, [sp, #28]
 800538e:	bfb8      	it	lt
 8005390:	2301      	movlt	r3, #1
 8005392:	2100      	movs	r1, #0
 8005394:	2204      	movs	r2, #4
 8005396:	f8db 001c 	ldr.w	r0, [fp, #28]
 800539a:	f102 0514 	add.w	r5, r2, #20
 800539e:	429d      	cmp	r5, r3
 80053a0:	d91f      	bls.n	80053e2 <_dtoa_r+0x2aa>
 80053a2:	6041      	str	r1, [r0, #4]
 80053a4:	4658      	mov	r0, fp
 80053a6:	f000 fd8d 	bl	8005ec4 <_Balloc>
 80053aa:	4682      	mov	sl, r0
 80053ac:	2800      	cmp	r0, #0
 80053ae:	d139      	bne.n	8005424 <_dtoa_r+0x2ec>
 80053b0:	4602      	mov	r2, r0
 80053b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80053b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005420 <_dtoa_r+0x2e8>)
 80053b8:	e6d2      	b.n	8005160 <_dtoa_r+0x28>
 80053ba:	2301      	movs	r3, #1
 80053bc:	e7e0      	b.n	8005380 <_dtoa_r+0x248>
 80053be:	2401      	movs	r4, #1
 80053c0:	2300      	movs	r3, #0
 80053c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80053c4:	9320      	str	r3, [sp, #128]	@ 0x80
 80053c6:	f04f 33ff 	mov.w	r3, #4294967295
 80053ca:	2200      	movs	r2, #0
 80053cc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80053d0:	2312      	movs	r3, #18
 80053d2:	e7d0      	b.n	8005376 <_dtoa_r+0x23e>
 80053d4:	2301      	movs	r3, #1
 80053d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053d8:	e7f5      	b.n	80053c6 <_dtoa_r+0x28e>
 80053da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80053dc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80053e0:	e7d7      	b.n	8005392 <_dtoa_r+0x25a>
 80053e2:	3101      	adds	r1, #1
 80053e4:	0052      	lsls	r2, r2, #1
 80053e6:	e7d8      	b.n	800539a <_dtoa_r+0x262>
 80053e8:	636f4361 	.word	0x636f4361
 80053ec:	3fd287a7 	.word	0x3fd287a7
 80053f0:	8b60c8b3 	.word	0x8b60c8b3
 80053f4:	3fc68a28 	.word	0x3fc68a28
 80053f8:	509f79fb 	.word	0x509f79fb
 80053fc:	3fd34413 	.word	0x3fd34413
 8005400:	08008768 	.word	0x08008768
 8005404:	0800877f 	.word	0x0800877f
 8005408:	7ff00000 	.word	0x7ff00000
 800540c:	08008764 	.word	0x08008764
 8005410:	08008733 	.word	0x08008733
 8005414:	08008732 	.word	0x08008732
 8005418:	3ff80000 	.word	0x3ff80000
 800541c:	08008878 	.word	0x08008878
 8005420:	080087d7 	.word	0x080087d7
 8005424:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005428:	6018      	str	r0, [r3, #0]
 800542a:	9b07      	ldr	r3, [sp, #28]
 800542c:	2b0e      	cmp	r3, #14
 800542e:	f200 80a4 	bhi.w	800557a <_dtoa_r+0x442>
 8005432:	2c00      	cmp	r4, #0
 8005434:	f000 80a1 	beq.w	800557a <_dtoa_r+0x442>
 8005438:	2f00      	cmp	r7, #0
 800543a:	dd33      	ble.n	80054a4 <_dtoa_r+0x36c>
 800543c:	4b86      	ldr	r3, [pc, #536]	@ (8005658 <_dtoa_r+0x520>)
 800543e:	f007 020f 	and.w	r2, r7, #15
 8005442:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005446:	05f8      	lsls	r0, r7, #23
 8005448:	e9d3 3400 	ldrd	r3, r4, [r3]
 800544c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005450:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005454:	d516      	bpl.n	8005484 <_dtoa_r+0x34c>
 8005456:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800545a:	4b80      	ldr	r3, [pc, #512]	@ (800565c <_dtoa_r+0x524>)
 800545c:	2603      	movs	r6, #3
 800545e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005462:	f7fb f963 	bl	800072c <__aeabi_ddiv>
 8005466:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800546a:	f004 040f 	and.w	r4, r4, #15
 800546e:	4d7b      	ldr	r5, [pc, #492]	@ (800565c <_dtoa_r+0x524>)
 8005470:	b954      	cbnz	r4, 8005488 <_dtoa_r+0x350>
 8005472:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005476:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800547a:	f7fb f957 	bl	800072c <__aeabi_ddiv>
 800547e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005482:	e028      	b.n	80054d6 <_dtoa_r+0x39e>
 8005484:	2602      	movs	r6, #2
 8005486:	e7f2      	b.n	800546e <_dtoa_r+0x336>
 8005488:	07e1      	lsls	r1, r4, #31
 800548a:	d508      	bpl.n	800549e <_dtoa_r+0x366>
 800548c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005490:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005494:	f7fb f820 	bl	80004d8 <__aeabi_dmul>
 8005498:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800549c:	3601      	adds	r6, #1
 800549e:	1064      	asrs	r4, r4, #1
 80054a0:	3508      	adds	r5, #8
 80054a2:	e7e5      	b.n	8005470 <_dtoa_r+0x338>
 80054a4:	f000 80d2 	beq.w	800564c <_dtoa_r+0x514>
 80054a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054ac:	427c      	negs	r4, r7
 80054ae:	4b6a      	ldr	r3, [pc, #424]	@ (8005658 <_dtoa_r+0x520>)
 80054b0:	f004 020f 	and.w	r2, r4, #15
 80054b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054bc:	f7fb f80c 	bl	80004d8 <__aeabi_dmul>
 80054c0:	2602      	movs	r6, #2
 80054c2:	2300      	movs	r3, #0
 80054c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054c8:	4d64      	ldr	r5, [pc, #400]	@ (800565c <_dtoa_r+0x524>)
 80054ca:	1124      	asrs	r4, r4, #4
 80054cc:	2c00      	cmp	r4, #0
 80054ce:	f040 80b2 	bne.w	8005636 <_dtoa_r+0x4fe>
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1d3      	bne.n	800547e <_dtoa_r+0x346>
 80054d6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80054da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 80b7 	beq.w	8005650 <_dtoa_r+0x518>
 80054e2:	2200      	movs	r2, #0
 80054e4:	4620      	mov	r0, r4
 80054e6:	4629      	mov	r1, r5
 80054e8:	4b5d      	ldr	r3, [pc, #372]	@ (8005660 <_dtoa_r+0x528>)
 80054ea:	f7fb fa67 	bl	80009bc <__aeabi_dcmplt>
 80054ee:	2800      	cmp	r0, #0
 80054f0:	f000 80ae 	beq.w	8005650 <_dtoa_r+0x518>
 80054f4:	9b07      	ldr	r3, [sp, #28]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	f000 80aa 	beq.w	8005650 <_dtoa_r+0x518>
 80054fc:	9b08      	ldr	r3, [sp, #32]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	dd37      	ble.n	8005572 <_dtoa_r+0x43a>
 8005502:	1e7b      	subs	r3, r7, #1
 8005504:	4620      	mov	r0, r4
 8005506:	9304      	str	r3, [sp, #16]
 8005508:	2200      	movs	r2, #0
 800550a:	4629      	mov	r1, r5
 800550c:	4b55      	ldr	r3, [pc, #340]	@ (8005664 <_dtoa_r+0x52c>)
 800550e:	f7fa ffe3 	bl	80004d8 <__aeabi_dmul>
 8005512:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005516:	9c08      	ldr	r4, [sp, #32]
 8005518:	3601      	adds	r6, #1
 800551a:	4630      	mov	r0, r6
 800551c:	f7fa ff72 	bl	8000404 <__aeabi_i2d>
 8005520:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005524:	f7fa ffd8 	bl	80004d8 <__aeabi_dmul>
 8005528:	2200      	movs	r2, #0
 800552a:	4b4f      	ldr	r3, [pc, #316]	@ (8005668 <_dtoa_r+0x530>)
 800552c:	f7fa fe1e 	bl	800016c <__adddf3>
 8005530:	4605      	mov	r5, r0
 8005532:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005536:	2c00      	cmp	r4, #0
 8005538:	f040 809a 	bne.w	8005670 <_dtoa_r+0x538>
 800553c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005540:	2200      	movs	r2, #0
 8005542:	4b4a      	ldr	r3, [pc, #296]	@ (800566c <_dtoa_r+0x534>)
 8005544:	f7fa fe10 	bl	8000168 <__aeabi_dsub>
 8005548:	4602      	mov	r2, r0
 800554a:	460b      	mov	r3, r1
 800554c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005550:	462a      	mov	r2, r5
 8005552:	4633      	mov	r3, r6
 8005554:	f7fb fa50 	bl	80009f8 <__aeabi_dcmpgt>
 8005558:	2800      	cmp	r0, #0
 800555a:	f040 828e 	bne.w	8005a7a <_dtoa_r+0x942>
 800555e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005562:	462a      	mov	r2, r5
 8005564:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005568:	f7fb fa28 	bl	80009bc <__aeabi_dcmplt>
 800556c:	2800      	cmp	r0, #0
 800556e:	f040 8127 	bne.w	80057c0 <_dtoa_r+0x688>
 8005572:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005576:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800557a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800557c:	2b00      	cmp	r3, #0
 800557e:	f2c0 8163 	blt.w	8005848 <_dtoa_r+0x710>
 8005582:	2f0e      	cmp	r7, #14
 8005584:	f300 8160 	bgt.w	8005848 <_dtoa_r+0x710>
 8005588:	4b33      	ldr	r3, [pc, #204]	@ (8005658 <_dtoa_r+0x520>)
 800558a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800558e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005592:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005596:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005598:	2b00      	cmp	r3, #0
 800559a:	da03      	bge.n	80055a4 <_dtoa_r+0x46c>
 800559c:	9b07      	ldr	r3, [sp, #28]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f340 8100 	ble.w	80057a4 <_dtoa_r+0x66c>
 80055a4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80055a8:	4656      	mov	r6, sl
 80055aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055ae:	4620      	mov	r0, r4
 80055b0:	4629      	mov	r1, r5
 80055b2:	f7fb f8bb 	bl	800072c <__aeabi_ddiv>
 80055b6:	f7fb fa3f 	bl	8000a38 <__aeabi_d2iz>
 80055ba:	4680      	mov	r8, r0
 80055bc:	f7fa ff22 	bl	8000404 <__aeabi_i2d>
 80055c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055c4:	f7fa ff88 	bl	80004d8 <__aeabi_dmul>
 80055c8:	4602      	mov	r2, r0
 80055ca:	460b      	mov	r3, r1
 80055cc:	4620      	mov	r0, r4
 80055ce:	4629      	mov	r1, r5
 80055d0:	f7fa fdca 	bl	8000168 <__aeabi_dsub>
 80055d4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80055d8:	9d07      	ldr	r5, [sp, #28]
 80055da:	f806 4b01 	strb.w	r4, [r6], #1
 80055de:	eba6 040a 	sub.w	r4, r6, sl
 80055e2:	42a5      	cmp	r5, r4
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	f040 8116 	bne.w	8005818 <_dtoa_r+0x6e0>
 80055ec:	f7fa fdbe 	bl	800016c <__adddf3>
 80055f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055f4:	4604      	mov	r4, r0
 80055f6:	460d      	mov	r5, r1
 80055f8:	f7fb f9fe 	bl	80009f8 <__aeabi_dcmpgt>
 80055fc:	2800      	cmp	r0, #0
 80055fe:	f040 80f8 	bne.w	80057f2 <_dtoa_r+0x6ba>
 8005602:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005606:	4620      	mov	r0, r4
 8005608:	4629      	mov	r1, r5
 800560a:	f7fb f9cd 	bl	80009a8 <__aeabi_dcmpeq>
 800560e:	b118      	cbz	r0, 8005618 <_dtoa_r+0x4e0>
 8005610:	f018 0f01 	tst.w	r8, #1
 8005614:	f040 80ed 	bne.w	80057f2 <_dtoa_r+0x6ba>
 8005618:	4649      	mov	r1, r9
 800561a:	4658      	mov	r0, fp
 800561c:	f000 fc92 	bl	8005f44 <_Bfree>
 8005620:	2300      	movs	r3, #0
 8005622:	7033      	strb	r3, [r6, #0]
 8005624:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005626:	3701      	adds	r7, #1
 8005628:	601f      	str	r7, [r3, #0]
 800562a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800562c:	2b00      	cmp	r3, #0
 800562e:	f000 8320 	beq.w	8005c72 <_dtoa_r+0xb3a>
 8005632:	601e      	str	r6, [r3, #0]
 8005634:	e31d      	b.n	8005c72 <_dtoa_r+0xb3a>
 8005636:	07e2      	lsls	r2, r4, #31
 8005638:	d505      	bpl.n	8005646 <_dtoa_r+0x50e>
 800563a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800563e:	f7fa ff4b 	bl	80004d8 <__aeabi_dmul>
 8005642:	2301      	movs	r3, #1
 8005644:	3601      	adds	r6, #1
 8005646:	1064      	asrs	r4, r4, #1
 8005648:	3508      	adds	r5, #8
 800564a:	e73f      	b.n	80054cc <_dtoa_r+0x394>
 800564c:	2602      	movs	r6, #2
 800564e:	e742      	b.n	80054d6 <_dtoa_r+0x39e>
 8005650:	9c07      	ldr	r4, [sp, #28]
 8005652:	9704      	str	r7, [sp, #16]
 8005654:	e761      	b.n	800551a <_dtoa_r+0x3e2>
 8005656:	bf00      	nop
 8005658:	08008878 	.word	0x08008878
 800565c:	08008850 	.word	0x08008850
 8005660:	3ff00000 	.word	0x3ff00000
 8005664:	40240000 	.word	0x40240000
 8005668:	401c0000 	.word	0x401c0000
 800566c:	40140000 	.word	0x40140000
 8005670:	4b70      	ldr	r3, [pc, #448]	@ (8005834 <_dtoa_r+0x6fc>)
 8005672:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005674:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005678:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800567c:	4454      	add	r4, sl
 800567e:	2900      	cmp	r1, #0
 8005680:	d045      	beq.n	800570e <_dtoa_r+0x5d6>
 8005682:	2000      	movs	r0, #0
 8005684:	496c      	ldr	r1, [pc, #432]	@ (8005838 <_dtoa_r+0x700>)
 8005686:	f7fb f851 	bl	800072c <__aeabi_ddiv>
 800568a:	4633      	mov	r3, r6
 800568c:	462a      	mov	r2, r5
 800568e:	f7fa fd6b 	bl	8000168 <__aeabi_dsub>
 8005692:	4656      	mov	r6, sl
 8005694:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005698:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800569c:	f7fb f9cc 	bl	8000a38 <__aeabi_d2iz>
 80056a0:	4605      	mov	r5, r0
 80056a2:	f7fa feaf 	bl	8000404 <__aeabi_i2d>
 80056a6:	4602      	mov	r2, r0
 80056a8:	460b      	mov	r3, r1
 80056aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056ae:	f7fa fd5b 	bl	8000168 <__aeabi_dsub>
 80056b2:	4602      	mov	r2, r0
 80056b4:	460b      	mov	r3, r1
 80056b6:	3530      	adds	r5, #48	@ 0x30
 80056b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80056bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80056c0:	f806 5b01 	strb.w	r5, [r6], #1
 80056c4:	f7fb f97a 	bl	80009bc <__aeabi_dcmplt>
 80056c8:	2800      	cmp	r0, #0
 80056ca:	d163      	bne.n	8005794 <_dtoa_r+0x65c>
 80056cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80056d0:	2000      	movs	r0, #0
 80056d2:	495a      	ldr	r1, [pc, #360]	@ (800583c <_dtoa_r+0x704>)
 80056d4:	f7fa fd48 	bl	8000168 <__aeabi_dsub>
 80056d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80056dc:	f7fb f96e 	bl	80009bc <__aeabi_dcmplt>
 80056e0:	2800      	cmp	r0, #0
 80056e2:	f040 8087 	bne.w	80057f4 <_dtoa_r+0x6bc>
 80056e6:	42a6      	cmp	r6, r4
 80056e8:	f43f af43 	beq.w	8005572 <_dtoa_r+0x43a>
 80056ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80056f0:	2200      	movs	r2, #0
 80056f2:	4b53      	ldr	r3, [pc, #332]	@ (8005840 <_dtoa_r+0x708>)
 80056f4:	f7fa fef0 	bl	80004d8 <__aeabi_dmul>
 80056f8:	2200      	movs	r2, #0
 80056fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80056fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005702:	4b4f      	ldr	r3, [pc, #316]	@ (8005840 <_dtoa_r+0x708>)
 8005704:	f7fa fee8 	bl	80004d8 <__aeabi_dmul>
 8005708:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800570c:	e7c4      	b.n	8005698 <_dtoa_r+0x560>
 800570e:	4631      	mov	r1, r6
 8005710:	4628      	mov	r0, r5
 8005712:	f7fa fee1 	bl	80004d8 <__aeabi_dmul>
 8005716:	4656      	mov	r6, sl
 8005718:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800571c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800571e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005722:	f7fb f989 	bl	8000a38 <__aeabi_d2iz>
 8005726:	4605      	mov	r5, r0
 8005728:	f7fa fe6c 	bl	8000404 <__aeabi_i2d>
 800572c:	4602      	mov	r2, r0
 800572e:	460b      	mov	r3, r1
 8005730:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005734:	f7fa fd18 	bl	8000168 <__aeabi_dsub>
 8005738:	4602      	mov	r2, r0
 800573a:	460b      	mov	r3, r1
 800573c:	3530      	adds	r5, #48	@ 0x30
 800573e:	f806 5b01 	strb.w	r5, [r6], #1
 8005742:	42a6      	cmp	r6, r4
 8005744:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005748:	f04f 0200 	mov.w	r2, #0
 800574c:	d124      	bne.n	8005798 <_dtoa_r+0x660>
 800574e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005752:	4b39      	ldr	r3, [pc, #228]	@ (8005838 <_dtoa_r+0x700>)
 8005754:	f7fa fd0a 	bl	800016c <__adddf3>
 8005758:	4602      	mov	r2, r0
 800575a:	460b      	mov	r3, r1
 800575c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005760:	f7fb f94a 	bl	80009f8 <__aeabi_dcmpgt>
 8005764:	2800      	cmp	r0, #0
 8005766:	d145      	bne.n	80057f4 <_dtoa_r+0x6bc>
 8005768:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800576c:	2000      	movs	r0, #0
 800576e:	4932      	ldr	r1, [pc, #200]	@ (8005838 <_dtoa_r+0x700>)
 8005770:	f7fa fcfa 	bl	8000168 <__aeabi_dsub>
 8005774:	4602      	mov	r2, r0
 8005776:	460b      	mov	r3, r1
 8005778:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800577c:	f7fb f91e 	bl	80009bc <__aeabi_dcmplt>
 8005780:	2800      	cmp	r0, #0
 8005782:	f43f aef6 	beq.w	8005572 <_dtoa_r+0x43a>
 8005786:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005788:	1e73      	subs	r3, r6, #1
 800578a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800578c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005790:	2b30      	cmp	r3, #48	@ 0x30
 8005792:	d0f8      	beq.n	8005786 <_dtoa_r+0x64e>
 8005794:	9f04      	ldr	r7, [sp, #16]
 8005796:	e73f      	b.n	8005618 <_dtoa_r+0x4e0>
 8005798:	4b29      	ldr	r3, [pc, #164]	@ (8005840 <_dtoa_r+0x708>)
 800579a:	f7fa fe9d 	bl	80004d8 <__aeabi_dmul>
 800579e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057a2:	e7bc      	b.n	800571e <_dtoa_r+0x5e6>
 80057a4:	d10c      	bne.n	80057c0 <_dtoa_r+0x688>
 80057a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057aa:	2200      	movs	r2, #0
 80057ac:	4b25      	ldr	r3, [pc, #148]	@ (8005844 <_dtoa_r+0x70c>)
 80057ae:	f7fa fe93 	bl	80004d8 <__aeabi_dmul>
 80057b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057b6:	f7fb f915 	bl	80009e4 <__aeabi_dcmpge>
 80057ba:	2800      	cmp	r0, #0
 80057bc:	f000 815b 	beq.w	8005a76 <_dtoa_r+0x93e>
 80057c0:	2400      	movs	r4, #0
 80057c2:	4625      	mov	r5, r4
 80057c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057c6:	4656      	mov	r6, sl
 80057c8:	43db      	mvns	r3, r3
 80057ca:	9304      	str	r3, [sp, #16]
 80057cc:	2700      	movs	r7, #0
 80057ce:	4621      	mov	r1, r4
 80057d0:	4658      	mov	r0, fp
 80057d2:	f000 fbb7 	bl	8005f44 <_Bfree>
 80057d6:	2d00      	cmp	r5, #0
 80057d8:	d0dc      	beq.n	8005794 <_dtoa_r+0x65c>
 80057da:	b12f      	cbz	r7, 80057e8 <_dtoa_r+0x6b0>
 80057dc:	42af      	cmp	r7, r5
 80057de:	d003      	beq.n	80057e8 <_dtoa_r+0x6b0>
 80057e0:	4639      	mov	r1, r7
 80057e2:	4658      	mov	r0, fp
 80057e4:	f000 fbae 	bl	8005f44 <_Bfree>
 80057e8:	4629      	mov	r1, r5
 80057ea:	4658      	mov	r0, fp
 80057ec:	f000 fbaa 	bl	8005f44 <_Bfree>
 80057f0:	e7d0      	b.n	8005794 <_dtoa_r+0x65c>
 80057f2:	9704      	str	r7, [sp, #16]
 80057f4:	4633      	mov	r3, r6
 80057f6:	461e      	mov	r6, r3
 80057f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057fc:	2a39      	cmp	r2, #57	@ 0x39
 80057fe:	d107      	bne.n	8005810 <_dtoa_r+0x6d8>
 8005800:	459a      	cmp	sl, r3
 8005802:	d1f8      	bne.n	80057f6 <_dtoa_r+0x6be>
 8005804:	9a04      	ldr	r2, [sp, #16]
 8005806:	3201      	adds	r2, #1
 8005808:	9204      	str	r2, [sp, #16]
 800580a:	2230      	movs	r2, #48	@ 0x30
 800580c:	f88a 2000 	strb.w	r2, [sl]
 8005810:	781a      	ldrb	r2, [r3, #0]
 8005812:	3201      	adds	r2, #1
 8005814:	701a      	strb	r2, [r3, #0]
 8005816:	e7bd      	b.n	8005794 <_dtoa_r+0x65c>
 8005818:	2200      	movs	r2, #0
 800581a:	4b09      	ldr	r3, [pc, #36]	@ (8005840 <_dtoa_r+0x708>)
 800581c:	f7fa fe5c 	bl	80004d8 <__aeabi_dmul>
 8005820:	2200      	movs	r2, #0
 8005822:	2300      	movs	r3, #0
 8005824:	4604      	mov	r4, r0
 8005826:	460d      	mov	r5, r1
 8005828:	f7fb f8be 	bl	80009a8 <__aeabi_dcmpeq>
 800582c:	2800      	cmp	r0, #0
 800582e:	f43f aebc 	beq.w	80055aa <_dtoa_r+0x472>
 8005832:	e6f1      	b.n	8005618 <_dtoa_r+0x4e0>
 8005834:	08008878 	.word	0x08008878
 8005838:	3fe00000 	.word	0x3fe00000
 800583c:	3ff00000 	.word	0x3ff00000
 8005840:	40240000 	.word	0x40240000
 8005844:	40140000 	.word	0x40140000
 8005848:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800584a:	2a00      	cmp	r2, #0
 800584c:	f000 80db 	beq.w	8005a06 <_dtoa_r+0x8ce>
 8005850:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005852:	2a01      	cmp	r2, #1
 8005854:	f300 80bf 	bgt.w	80059d6 <_dtoa_r+0x89e>
 8005858:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800585a:	2a00      	cmp	r2, #0
 800585c:	f000 80b7 	beq.w	80059ce <_dtoa_r+0x896>
 8005860:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005864:	4646      	mov	r6, r8
 8005866:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005868:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800586a:	2101      	movs	r1, #1
 800586c:	441a      	add	r2, r3
 800586e:	4658      	mov	r0, fp
 8005870:	4498      	add	r8, r3
 8005872:	9209      	str	r2, [sp, #36]	@ 0x24
 8005874:	f000 fc64 	bl	8006140 <__i2b>
 8005878:	4605      	mov	r5, r0
 800587a:	b15e      	cbz	r6, 8005894 <_dtoa_r+0x75c>
 800587c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800587e:	2b00      	cmp	r3, #0
 8005880:	dd08      	ble.n	8005894 <_dtoa_r+0x75c>
 8005882:	42b3      	cmp	r3, r6
 8005884:	bfa8      	it	ge
 8005886:	4633      	movge	r3, r6
 8005888:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800588a:	eba8 0803 	sub.w	r8, r8, r3
 800588e:	1af6      	subs	r6, r6, r3
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	9309      	str	r3, [sp, #36]	@ 0x24
 8005894:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005896:	b1f3      	cbz	r3, 80058d6 <_dtoa_r+0x79e>
 8005898:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800589a:	2b00      	cmp	r3, #0
 800589c:	f000 80b7 	beq.w	8005a0e <_dtoa_r+0x8d6>
 80058a0:	b18c      	cbz	r4, 80058c6 <_dtoa_r+0x78e>
 80058a2:	4629      	mov	r1, r5
 80058a4:	4622      	mov	r2, r4
 80058a6:	4658      	mov	r0, fp
 80058a8:	f000 fd08 	bl	80062bc <__pow5mult>
 80058ac:	464a      	mov	r2, r9
 80058ae:	4601      	mov	r1, r0
 80058b0:	4605      	mov	r5, r0
 80058b2:	4658      	mov	r0, fp
 80058b4:	f000 fc5a 	bl	800616c <__multiply>
 80058b8:	4649      	mov	r1, r9
 80058ba:	9004      	str	r0, [sp, #16]
 80058bc:	4658      	mov	r0, fp
 80058be:	f000 fb41 	bl	8005f44 <_Bfree>
 80058c2:	9b04      	ldr	r3, [sp, #16]
 80058c4:	4699      	mov	r9, r3
 80058c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058c8:	1b1a      	subs	r2, r3, r4
 80058ca:	d004      	beq.n	80058d6 <_dtoa_r+0x79e>
 80058cc:	4649      	mov	r1, r9
 80058ce:	4658      	mov	r0, fp
 80058d0:	f000 fcf4 	bl	80062bc <__pow5mult>
 80058d4:	4681      	mov	r9, r0
 80058d6:	2101      	movs	r1, #1
 80058d8:	4658      	mov	r0, fp
 80058da:	f000 fc31 	bl	8006140 <__i2b>
 80058de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058e0:	4604      	mov	r4, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	f000 81c9 	beq.w	8005c7a <_dtoa_r+0xb42>
 80058e8:	461a      	mov	r2, r3
 80058ea:	4601      	mov	r1, r0
 80058ec:	4658      	mov	r0, fp
 80058ee:	f000 fce5 	bl	80062bc <__pow5mult>
 80058f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058f4:	4604      	mov	r4, r0
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	f300 808f 	bgt.w	8005a1a <_dtoa_r+0x8e2>
 80058fc:	9b02      	ldr	r3, [sp, #8]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	f040 8087 	bne.w	8005a12 <_dtoa_r+0x8da>
 8005904:	9b03      	ldr	r3, [sp, #12]
 8005906:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800590a:	2b00      	cmp	r3, #0
 800590c:	f040 8083 	bne.w	8005a16 <_dtoa_r+0x8de>
 8005910:	9b03      	ldr	r3, [sp, #12]
 8005912:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005916:	0d1b      	lsrs	r3, r3, #20
 8005918:	051b      	lsls	r3, r3, #20
 800591a:	b12b      	cbz	r3, 8005928 <_dtoa_r+0x7f0>
 800591c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800591e:	f108 0801 	add.w	r8, r8, #1
 8005922:	3301      	adds	r3, #1
 8005924:	9309      	str	r3, [sp, #36]	@ 0x24
 8005926:	2301      	movs	r3, #1
 8005928:	930a      	str	r3, [sp, #40]	@ 0x28
 800592a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 81aa 	beq.w	8005c86 <_dtoa_r+0xb4e>
 8005932:	6923      	ldr	r3, [r4, #16]
 8005934:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005938:	6918      	ldr	r0, [r3, #16]
 800593a:	f000 fbb5 	bl	80060a8 <__hi0bits>
 800593e:	f1c0 0020 	rsb	r0, r0, #32
 8005942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005944:	4418      	add	r0, r3
 8005946:	f010 001f 	ands.w	r0, r0, #31
 800594a:	d071      	beq.n	8005a30 <_dtoa_r+0x8f8>
 800594c:	f1c0 0320 	rsb	r3, r0, #32
 8005950:	2b04      	cmp	r3, #4
 8005952:	dd65      	ble.n	8005a20 <_dtoa_r+0x8e8>
 8005954:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005956:	f1c0 001c 	rsb	r0, r0, #28
 800595a:	4403      	add	r3, r0
 800595c:	4480      	add	r8, r0
 800595e:	4406      	add	r6, r0
 8005960:	9309      	str	r3, [sp, #36]	@ 0x24
 8005962:	f1b8 0f00 	cmp.w	r8, #0
 8005966:	dd05      	ble.n	8005974 <_dtoa_r+0x83c>
 8005968:	4649      	mov	r1, r9
 800596a:	4642      	mov	r2, r8
 800596c:	4658      	mov	r0, fp
 800596e:	f000 fcff 	bl	8006370 <__lshift>
 8005972:	4681      	mov	r9, r0
 8005974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005976:	2b00      	cmp	r3, #0
 8005978:	dd05      	ble.n	8005986 <_dtoa_r+0x84e>
 800597a:	4621      	mov	r1, r4
 800597c:	461a      	mov	r2, r3
 800597e:	4658      	mov	r0, fp
 8005980:	f000 fcf6 	bl	8006370 <__lshift>
 8005984:	4604      	mov	r4, r0
 8005986:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005988:	2b00      	cmp	r3, #0
 800598a:	d053      	beq.n	8005a34 <_dtoa_r+0x8fc>
 800598c:	4621      	mov	r1, r4
 800598e:	4648      	mov	r0, r9
 8005990:	f000 fd5a 	bl	8006448 <__mcmp>
 8005994:	2800      	cmp	r0, #0
 8005996:	da4d      	bge.n	8005a34 <_dtoa_r+0x8fc>
 8005998:	1e7b      	subs	r3, r7, #1
 800599a:	4649      	mov	r1, r9
 800599c:	9304      	str	r3, [sp, #16]
 800599e:	220a      	movs	r2, #10
 80059a0:	2300      	movs	r3, #0
 80059a2:	4658      	mov	r0, fp
 80059a4:	f000 faf0 	bl	8005f88 <__multadd>
 80059a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059aa:	4681      	mov	r9, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f000 816c 	beq.w	8005c8a <_dtoa_r+0xb52>
 80059b2:	2300      	movs	r3, #0
 80059b4:	4629      	mov	r1, r5
 80059b6:	220a      	movs	r2, #10
 80059b8:	4658      	mov	r0, fp
 80059ba:	f000 fae5 	bl	8005f88 <__multadd>
 80059be:	9b08      	ldr	r3, [sp, #32]
 80059c0:	4605      	mov	r5, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	dc61      	bgt.n	8005a8a <_dtoa_r+0x952>
 80059c6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	dc3b      	bgt.n	8005a44 <_dtoa_r+0x90c>
 80059cc:	e05d      	b.n	8005a8a <_dtoa_r+0x952>
 80059ce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80059d0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80059d4:	e746      	b.n	8005864 <_dtoa_r+0x72c>
 80059d6:	9b07      	ldr	r3, [sp, #28]
 80059d8:	1e5c      	subs	r4, r3, #1
 80059da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059dc:	42a3      	cmp	r3, r4
 80059de:	bfbf      	itttt	lt
 80059e0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80059e2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80059e4:	1ae3      	sublt	r3, r4, r3
 80059e6:	18d2      	addlt	r2, r2, r3
 80059e8:	bfa8      	it	ge
 80059ea:	1b1c      	subge	r4, r3, r4
 80059ec:	9b07      	ldr	r3, [sp, #28]
 80059ee:	bfbe      	ittt	lt
 80059f0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80059f2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80059f4:	2400      	movlt	r4, #0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	bfb5      	itete	lt
 80059fa:	eba8 0603 	sublt.w	r6, r8, r3
 80059fe:	4646      	movge	r6, r8
 8005a00:	2300      	movlt	r3, #0
 8005a02:	9b07      	ldrge	r3, [sp, #28]
 8005a04:	e730      	b.n	8005868 <_dtoa_r+0x730>
 8005a06:	4646      	mov	r6, r8
 8005a08:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005a0a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005a0c:	e735      	b.n	800587a <_dtoa_r+0x742>
 8005a0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a10:	e75c      	b.n	80058cc <_dtoa_r+0x794>
 8005a12:	2300      	movs	r3, #0
 8005a14:	e788      	b.n	8005928 <_dtoa_r+0x7f0>
 8005a16:	9b02      	ldr	r3, [sp, #8]
 8005a18:	e786      	b.n	8005928 <_dtoa_r+0x7f0>
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a1e:	e788      	b.n	8005932 <_dtoa_r+0x7fa>
 8005a20:	d09f      	beq.n	8005962 <_dtoa_r+0x82a>
 8005a22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a24:	331c      	adds	r3, #28
 8005a26:	441a      	add	r2, r3
 8005a28:	4498      	add	r8, r3
 8005a2a:	441e      	add	r6, r3
 8005a2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a2e:	e798      	b.n	8005962 <_dtoa_r+0x82a>
 8005a30:	4603      	mov	r3, r0
 8005a32:	e7f6      	b.n	8005a22 <_dtoa_r+0x8ea>
 8005a34:	9b07      	ldr	r3, [sp, #28]
 8005a36:	9704      	str	r7, [sp, #16]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	dc20      	bgt.n	8005a7e <_dtoa_r+0x946>
 8005a3c:	9308      	str	r3, [sp, #32]
 8005a3e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	dd1e      	ble.n	8005a82 <_dtoa_r+0x94a>
 8005a44:	9b08      	ldr	r3, [sp, #32]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	f47f aebc 	bne.w	80057c4 <_dtoa_r+0x68c>
 8005a4c:	4621      	mov	r1, r4
 8005a4e:	2205      	movs	r2, #5
 8005a50:	4658      	mov	r0, fp
 8005a52:	f000 fa99 	bl	8005f88 <__multadd>
 8005a56:	4601      	mov	r1, r0
 8005a58:	4604      	mov	r4, r0
 8005a5a:	4648      	mov	r0, r9
 8005a5c:	f000 fcf4 	bl	8006448 <__mcmp>
 8005a60:	2800      	cmp	r0, #0
 8005a62:	f77f aeaf 	ble.w	80057c4 <_dtoa_r+0x68c>
 8005a66:	2331      	movs	r3, #49	@ 0x31
 8005a68:	4656      	mov	r6, sl
 8005a6a:	f806 3b01 	strb.w	r3, [r6], #1
 8005a6e:	9b04      	ldr	r3, [sp, #16]
 8005a70:	3301      	adds	r3, #1
 8005a72:	9304      	str	r3, [sp, #16]
 8005a74:	e6aa      	b.n	80057cc <_dtoa_r+0x694>
 8005a76:	9c07      	ldr	r4, [sp, #28]
 8005a78:	9704      	str	r7, [sp, #16]
 8005a7a:	4625      	mov	r5, r4
 8005a7c:	e7f3      	b.n	8005a66 <_dtoa_r+0x92e>
 8005a7e:	9b07      	ldr	r3, [sp, #28]
 8005a80:	9308      	str	r3, [sp, #32]
 8005a82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f000 8104 	beq.w	8005c92 <_dtoa_r+0xb5a>
 8005a8a:	2e00      	cmp	r6, #0
 8005a8c:	dd05      	ble.n	8005a9a <_dtoa_r+0x962>
 8005a8e:	4629      	mov	r1, r5
 8005a90:	4632      	mov	r2, r6
 8005a92:	4658      	mov	r0, fp
 8005a94:	f000 fc6c 	bl	8006370 <__lshift>
 8005a98:	4605      	mov	r5, r0
 8005a9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d05a      	beq.n	8005b56 <_dtoa_r+0xa1e>
 8005aa0:	4658      	mov	r0, fp
 8005aa2:	6869      	ldr	r1, [r5, #4]
 8005aa4:	f000 fa0e 	bl	8005ec4 <_Balloc>
 8005aa8:	4606      	mov	r6, r0
 8005aaa:	b928      	cbnz	r0, 8005ab8 <_dtoa_r+0x980>
 8005aac:	4602      	mov	r2, r0
 8005aae:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005ab2:	4b83      	ldr	r3, [pc, #524]	@ (8005cc0 <_dtoa_r+0xb88>)
 8005ab4:	f7ff bb54 	b.w	8005160 <_dtoa_r+0x28>
 8005ab8:	692a      	ldr	r2, [r5, #16]
 8005aba:	f105 010c 	add.w	r1, r5, #12
 8005abe:	3202      	adds	r2, #2
 8005ac0:	0092      	lsls	r2, r2, #2
 8005ac2:	300c      	adds	r0, #12
 8005ac4:	f001 ff5e 	bl	8007984 <memcpy>
 8005ac8:	2201      	movs	r2, #1
 8005aca:	4631      	mov	r1, r6
 8005acc:	4658      	mov	r0, fp
 8005ace:	f000 fc4f 	bl	8006370 <__lshift>
 8005ad2:	462f      	mov	r7, r5
 8005ad4:	4605      	mov	r5, r0
 8005ad6:	f10a 0301 	add.w	r3, sl, #1
 8005ada:	9307      	str	r3, [sp, #28]
 8005adc:	9b08      	ldr	r3, [sp, #32]
 8005ade:	4453      	add	r3, sl
 8005ae0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ae2:	9b02      	ldr	r3, [sp, #8]
 8005ae4:	f003 0301 	and.w	r3, r3, #1
 8005ae8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005aea:	9b07      	ldr	r3, [sp, #28]
 8005aec:	4621      	mov	r1, r4
 8005aee:	3b01      	subs	r3, #1
 8005af0:	4648      	mov	r0, r9
 8005af2:	9302      	str	r3, [sp, #8]
 8005af4:	f7ff fa98 	bl	8005028 <quorem>
 8005af8:	4639      	mov	r1, r7
 8005afa:	9008      	str	r0, [sp, #32]
 8005afc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005b00:	4648      	mov	r0, r9
 8005b02:	f000 fca1 	bl	8006448 <__mcmp>
 8005b06:	462a      	mov	r2, r5
 8005b08:	9009      	str	r0, [sp, #36]	@ 0x24
 8005b0a:	4621      	mov	r1, r4
 8005b0c:	4658      	mov	r0, fp
 8005b0e:	f000 fcb7 	bl	8006480 <__mdiff>
 8005b12:	68c2      	ldr	r2, [r0, #12]
 8005b14:	4606      	mov	r6, r0
 8005b16:	bb02      	cbnz	r2, 8005b5a <_dtoa_r+0xa22>
 8005b18:	4601      	mov	r1, r0
 8005b1a:	4648      	mov	r0, r9
 8005b1c:	f000 fc94 	bl	8006448 <__mcmp>
 8005b20:	4602      	mov	r2, r0
 8005b22:	4631      	mov	r1, r6
 8005b24:	4658      	mov	r0, fp
 8005b26:	920c      	str	r2, [sp, #48]	@ 0x30
 8005b28:	f000 fa0c 	bl	8005f44 <_Bfree>
 8005b2c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b2e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005b30:	9e07      	ldr	r6, [sp, #28]
 8005b32:	ea43 0102 	orr.w	r1, r3, r2
 8005b36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b38:	4319      	orrs	r1, r3
 8005b3a:	d110      	bne.n	8005b5e <_dtoa_r+0xa26>
 8005b3c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005b40:	d029      	beq.n	8005b96 <_dtoa_r+0xa5e>
 8005b42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	dd02      	ble.n	8005b4e <_dtoa_r+0xa16>
 8005b48:	9b08      	ldr	r3, [sp, #32]
 8005b4a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005b4e:	9b02      	ldr	r3, [sp, #8]
 8005b50:	f883 8000 	strb.w	r8, [r3]
 8005b54:	e63b      	b.n	80057ce <_dtoa_r+0x696>
 8005b56:	4628      	mov	r0, r5
 8005b58:	e7bb      	b.n	8005ad2 <_dtoa_r+0x99a>
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	e7e1      	b.n	8005b22 <_dtoa_r+0x9ea>
 8005b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	db04      	blt.n	8005b6e <_dtoa_r+0xa36>
 8005b64:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005b66:	430b      	orrs	r3, r1
 8005b68:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b6a:	430b      	orrs	r3, r1
 8005b6c:	d120      	bne.n	8005bb0 <_dtoa_r+0xa78>
 8005b6e:	2a00      	cmp	r2, #0
 8005b70:	dded      	ble.n	8005b4e <_dtoa_r+0xa16>
 8005b72:	4649      	mov	r1, r9
 8005b74:	2201      	movs	r2, #1
 8005b76:	4658      	mov	r0, fp
 8005b78:	f000 fbfa 	bl	8006370 <__lshift>
 8005b7c:	4621      	mov	r1, r4
 8005b7e:	4681      	mov	r9, r0
 8005b80:	f000 fc62 	bl	8006448 <__mcmp>
 8005b84:	2800      	cmp	r0, #0
 8005b86:	dc03      	bgt.n	8005b90 <_dtoa_r+0xa58>
 8005b88:	d1e1      	bne.n	8005b4e <_dtoa_r+0xa16>
 8005b8a:	f018 0f01 	tst.w	r8, #1
 8005b8e:	d0de      	beq.n	8005b4e <_dtoa_r+0xa16>
 8005b90:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005b94:	d1d8      	bne.n	8005b48 <_dtoa_r+0xa10>
 8005b96:	2339      	movs	r3, #57	@ 0x39
 8005b98:	9a02      	ldr	r2, [sp, #8]
 8005b9a:	7013      	strb	r3, [r2, #0]
 8005b9c:	4633      	mov	r3, r6
 8005b9e:	461e      	mov	r6, r3
 8005ba0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	2a39      	cmp	r2, #57	@ 0x39
 8005ba8:	d052      	beq.n	8005c50 <_dtoa_r+0xb18>
 8005baa:	3201      	adds	r2, #1
 8005bac:	701a      	strb	r2, [r3, #0]
 8005bae:	e60e      	b.n	80057ce <_dtoa_r+0x696>
 8005bb0:	2a00      	cmp	r2, #0
 8005bb2:	dd07      	ble.n	8005bc4 <_dtoa_r+0xa8c>
 8005bb4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005bb8:	d0ed      	beq.n	8005b96 <_dtoa_r+0xa5e>
 8005bba:	9a02      	ldr	r2, [sp, #8]
 8005bbc:	f108 0301 	add.w	r3, r8, #1
 8005bc0:	7013      	strb	r3, [r2, #0]
 8005bc2:	e604      	b.n	80057ce <_dtoa_r+0x696>
 8005bc4:	9b07      	ldr	r3, [sp, #28]
 8005bc6:	9a07      	ldr	r2, [sp, #28]
 8005bc8:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005bcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d028      	beq.n	8005c24 <_dtoa_r+0xaec>
 8005bd2:	4649      	mov	r1, r9
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	220a      	movs	r2, #10
 8005bd8:	4658      	mov	r0, fp
 8005bda:	f000 f9d5 	bl	8005f88 <__multadd>
 8005bde:	42af      	cmp	r7, r5
 8005be0:	4681      	mov	r9, r0
 8005be2:	f04f 0300 	mov.w	r3, #0
 8005be6:	f04f 020a 	mov.w	r2, #10
 8005bea:	4639      	mov	r1, r7
 8005bec:	4658      	mov	r0, fp
 8005bee:	d107      	bne.n	8005c00 <_dtoa_r+0xac8>
 8005bf0:	f000 f9ca 	bl	8005f88 <__multadd>
 8005bf4:	4607      	mov	r7, r0
 8005bf6:	4605      	mov	r5, r0
 8005bf8:	9b07      	ldr	r3, [sp, #28]
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	9307      	str	r3, [sp, #28]
 8005bfe:	e774      	b.n	8005aea <_dtoa_r+0x9b2>
 8005c00:	f000 f9c2 	bl	8005f88 <__multadd>
 8005c04:	4629      	mov	r1, r5
 8005c06:	4607      	mov	r7, r0
 8005c08:	2300      	movs	r3, #0
 8005c0a:	220a      	movs	r2, #10
 8005c0c:	4658      	mov	r0, fp
 8005c0e:	f000 f9bb 	bl	8005f88 <__multadd>
 8005c12:	4605      	mov	r5, r0
 8005c14:	e7f0      	b.n	8005bf8 <_dtoa_r+0xac0>
 8005c16:	9b08      	ldr	r3, [sp, #32]
 8005c18:	2700      	movs	r7, #0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	bfcc      	ite	gt
 8005c1e:	461e      	movgt	r6, r3
 8005c20:	2601      	movle	r6, #1
 8005c22:	4456      	add	r6, sl
 8005c24:	4649      	mov	r1, r9
 8005c26:	2201      	movs	r2, #1
 8005c28:	4658      	mov	r0, fp
 8005c2a:	f000 fba1 	bl	8006370 <__lshift>
 8005c2e:	4621      	mov	r1, r4
 8005c30:	4681      	mov	r9, r0
 8005c32:	f000 fc09 	bl	8006448 <__mcmp>
 8005c36:	2800      	cmp	r0, #0
 8005c38:	dcb0      	bgt.n	8005b9c <_dtoa_r+0xa64>
 8005c3a:	d102      	bne.n	8005c42 <_dtoa_r+0xb0a>
 8005c3c:	f018 0f01 	tst.w	r8, #1
 8005c40:	d1ac      	bne.n	8005b9c <_dtoa_r+0xa64>
 8005c42:	4633      	mov	r3, r6
 8005c44:	461e      	mov	r6, r3
 8005c46:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c4a:	2a30      	cmp	r2, #48	@ 0x30
 8005c4c:	d0fa      	beq.n	8005c44 <_dtoa_r+0xb0c>
 8005c4e:	e5be      	b.n	80057ce <_dtoa_r+0x696>
 8005c50:	459a      	cmp	sl, r3
 8005c52:	d1a4      	bne.n	8005b9e <_dtoa_r+0xa66>
 8005c54:	9b04      	ldr	r3, [sp, #16]
 8005c56:	3301      	adds	r3, #1
 8005c58:	9304      	str	r3, [sp, #16]
 8005c5a:	2331      	movs	r3, #49	@ 0x31
 8005c5c:	f88a 3000 	strb.w	r3, [sl]
 8005c60:	e5b5      	b.n	80057ce <_dtoa_r+0x696>
 8005c62:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005c64:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005cc4 <_dtoa_r+0xb8c>
 8005c68:	b11b      	cbz	r3, 8005c72 <_dtoa_r+0xb3a>
 8005c6a:	f10a 0308 	add.w	r3, sl, #8
 8005c6e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005c70:	6013      	str	r3, [r2, #0]
 8005c72:	4650      	mov	r0, sl
 8005c74:	b017      	add	sp, #92	@ 0x5c
 8005c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c7a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	f77f ae3d 	ble.w	80058fc <_dtoa_r+0x7c4>
 8005c82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c84:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c86:	2001      	movs	r0, #1
 8005c88:	e65b      	b.n	8005942 <_dtoa_r+0x80a>
 8005c8a:	9b08      	ldr	r3, [sp, #32]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f77f aed6 	ble.w	8005a3e <_dtoa_r+0x906>
 8005c92:	4656      	mov	r6, sl
 8005c94:	4621      	mov	r1, r4
 8005c96:	4648      	mov	r0, r9
 8005c98:	f7ff f9c6 	bl	8005028 <quorem>
 8005c9c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005ca0:	9b08      	ldr	r3, [sp, #32]
 8005ca2:	f806 8b01 	strb.w	r8, [r6], #1
 8005ca6:	eba6 020a 	sub.w	r2, r6, sl
 8005caa:	4293      	cmp	r3, r2
 8005cac:	ddb3      	ble.n	8005c16 <_dtoa_r+0xade>
 8005cae:	4649      	mov	r1, r9
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	220a      	movs	r2, #10
 8005cb4:	4658      	mov	r0, fp
 8005cb6:	f000 f967 	bl	8005f88 <__multadd>
 8005cba:	4681      	mov	r9, r0
 8005cbc:	e7ea      	b.n	8005c94 <_dtoa_r+0xb5c>
 8005cbe:	bf00      	nop
 8005cc0:	080087d7 	.word	0x080087d7
 8005cc4:	0800875b 	.word	0x0800875b

08005cc8 <_free_r>:
 8005cc8:	b538      	push	{r3, r4, r5, lr}
 8005cca:	4605      	mov	r5, r0
 8005ccc:	2900      	cmp	r1, #0
 8005cce:	d040      	beq.n	8005d52 <_free_r+0x8a>
 8005cd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cd4:	1f0c      	subs	r4, r1, #4
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	bfb8      	it	lt
 8005cda:	18e4      	addlt	r4, r4, r3
 8005cdc:	f000 f8e6 	bl	8005eac <__malloc_lock>
 8005ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8005d54 <_free_r+0x8c>)
 8005ce2:	6813      	ldr	r3, [r2, #0]
 8005ce4:	b933      	cbnz	r3, 8005cf4 <_free_r+0x2c>
 8005ce6:	6063      	str	r3, [r4, #4]
 8005ce8:	6014      	str	r4, [r2, #0]
 8005cea:	4628      	mov	r0, r5
 8005cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cf0:	f000 b8e2 	b.w	8005eb8 <__malloc_unlock>
 8005cf4:	42a3      	cmp	r3, r4
 8005cf6:	d908      	bls.n	8005d0a <_free_r+0x42>
 8005cf8:	6820      	ldr	r0, [r4, #0]
 8005cfa:	1821      	adds	r1, r4, r0
 8005cfc:	428b      	cmp	r3, r1
 8005cfe:	bf01      	itttt	eq
 8005d00:	6819      	ldreq	r1, [r3, #0]
 8005d02:	685b      	ldreq	r3, [r3, #4]
 8005d04:	1809      	addeq	r1, r1, r0
 8005d06:	6021      	streq	r1, [r4, #0]
 8005d08:	e7ed      	b.n	8005ce6 <_free_r+0x1e>
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	b10b      	cbz	r3, 8005d14 <_free_r+0x4c>
 8005d10:	42a3      	cmp	r3, r4
 8005d12:	d9fa      	bls.n	8005d0a <_free_r+0x42>
 8005d14:	6811      	ldr	r1, [r2, #0]
 8005d16:	1850      	adds	r0, r2, r1
 8005d18:	42a0      	cmp	r0, r4
 8005d1a:	d10b      	bne.n	8005d34 <_free_r+0x6c>
 8005d1c:	6820      	ldr	r0, [r4, #0]
 8005d1e:	4401      	add	r1, r0
 8005d20:	1850      	adds	r0, r2, r1
 8005d22:	4283      	cmp	r3, r0
 8005d24:	6011      	str	r1, [r2, #0]
 8005d26:	d1e0      	bne.n	8005cea <_free_r+0x22>
 8005d28:	6818      	ldr	r0, [r3, #0]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	4408      	add	r0, r1
 8005d2e:	6010      	str	r0, [r2, #0]
 8005d30:	6053      	str	r3, [r2, #4]
 8005d32:	e7da      	b.n	8005cea <_free_r+0x22>
 8005d34:	d902      	bls.n	8005d3c <_free_r+0x74>
 8005d36:	230c      	movs	r3, #12
 8005d38:	602b      	str	r3, [r5, #0]
 8005d3a:	e7d6      	b.n	8005cea <_free_r+0x22>
 8005d3c:	6820      	ldr	r0, [r4, #0]
 8005d3e:	1821      	adds	r1, r4, r0
 8005d40:	428b      	cmp	r3, r1
 8005d42:	bf01      	itttt	eq
 8005d44:	6819      	ldreq	r1, [r3, #0]
 8005d46:	685b      	ldreq	r3, [r3, #4]
 8005d48:	1809      	addeq	r1, r1, r0
 8005d4a:	6021      	streq	r1, [r4, #0]
 8005d4c:	6063      	str	r3, [r4, #4]
 8005d4e:	6054      	str	r4, [r2, #4]
 8005d50:	e7cb      	b.n	8005cea <_free_r+0x22>
 8005d52:	bd38      	pop	{r3, r4, r5, pc}
 8005d54:	20000428 	.word	0x20000428

08005d58 <malloc>:
 8005d58:	4b02      	ldr	r3, [pc, #8]	@ (8005d64 <malloc+0xc>)
 8005d5a:	4601      	mov	r1, r0
 8005d5c:	6818      	ldr	r0, [r3, #0]
 8005d5e:	f000 b825 	b.w	8005dac <_malloc_r>
 8005d62:	bf00      	nop
 8005d64:	2000001c 	.word	0x2000001c

08005d68 <sbrk_aligned>:
 8005d68:	b570      	push	{r4, r5, r6, lr}
 8005d6a:	4e0f      	ldr	r6, [pc, #60]	@ (8005da8 <sbrk_aligned+0x40>)
 8005d6c:	460c      	mov	r4, r1
 8005d6e:	6831      	ldr	r1, [r6, #0]
 8005d70:	4605      	mov	r5, r0
 8005d72:	b911      	cbnz	r1, 8005d7a <sbrk_aligned+0x12>
 8005d74:	f001 fdf6 	bl	8007964 <_sbrk_r>
 8005d78:	6030      	str	r0, [r6, #0]
 8005d7a:	4621      	mov	r1, r4
 8005d7c:	4628      	mov	r0, r5
 8005d7e:	f001 fdf1 	bl	8007964 <_sbrk_r>
 8005d82:	1c43      	adds	r3, r0, #1
 8005d84:	d103      	bne.n	8005d8e <sbrk_aligned+0x26>
 8005d86:	f04f 34ff 	mov.w	r4, #4294967295
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	bd70      	pop	{r4, r5, r6, pc}
 8005d8e:	1cc4      	adds	r4, r0, #3
 8005d90:	f024 0403 	bic.w	r4, r4, #3
 8005d94:	42a0      	cmp	r0, r4
 8005d96:	d0f8      	beq.n	8005d8a <sbrk_aligned+0x22>
 8005d98:	1a21      	subs	r1, r4, r0
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	f001 fde2 	bl	8007964 <_sbrk_r>
 8005da0:	3001      	adds	r0, #1
 8005da2:	d1f2      	bne.n	8005d8a <sbrk_aligned+0x22>
 8005da4:	e7ef      	b.n	8005d86 <sbrk_aligned+0x1e>
 8005da6:	bf00      	nop
 8005da8:	20000424 	.word	0x20000424

08005dac <_malloc_r>:
 8005dac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005db0:	1ccd      	adds	r5, r1, #3
 8005db2:	f025 0503 	bic.w	r5, r5, #3
 8005db6:	3508      	adds	r5, #8
 8005db8:	2d0c      	cmp	r5, #12
 8005dba:	bf38      	it	cc
 8005dbc:	250c      	movcc	r5, #12
 8005dbe:	2d00      	cmp	r5, #0
 8005dc0:	4606      	mov	r6, r0
 8005dc2:	db01      	blt.n	8005dc8 <_malloc_r+0x1c>
 8005dc4:	42a9      	cmp	r1, r5
 8005dc6:	d904      	bls.n	8005dd2 <_malloc_r+0x26>
 8005dc8:	230c      	movs	r3, #12
 8005dca:	6033      	str	r3, [r6, #0]
 8005dcc:	2000      	movs	r0, #0
 8005dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ea8 <_malloc_r+0xfc>
 8005dd6:	f000 f869 	bl	8005eac <__malloc_lock>
 8005dda:	f8d8 3000 	ldr.w	r3, [r8]
 8005dde:	461c      	mov	r4, r3
 8005de0:	bb44      	cbnz	r4, 8005e34 <_malloc_r+0x88>
 8005de2:	4629      	mov	r1, r5
 8005de4:	4630      	mov	r0, r6
 8005de6:	f7ff ffbf 	bl	8005d68 <sbrk_aligned>
 8005dea:	1c43      	adds	r3, r0, #1
 8005dec:	4604      	mov	r4, r0
 8005dee:	d158      	bne.n	8005ea2 <_malloc_r+0xf6>
 8005df0:	f8d8 4000 	ldr.w	r4, [r8]
 8005df4:	4627      	mov	r7, r4
 8005df6:	2f00      	cmp	r7, #0
 8005df8:	d143      	bne.n	8005e82 <_malloc_r+0xd6>
 8005dfa:	2c00      	cmp	r4, #0
 8005dfc:	d04b      	beq.n	8005e96 <_malloc_r+0xea>
 8005dfe:	6823      	ldr	r3, [r4, #0]
 8005e00:	4639      	mov	r1, r7
 8005e02:	4630      	mov	r0, r6
 8005e04:	eb04 0903 	add.w	r9, r4, r3
 8005e08:	f001 fdac 	bl	8007964 <_sbrk_r>
 8005e0c:	4581      	cmp	r9, r0
 8005e0e:	d142      	bne.n	8005e96 <_malloc_r+0xea>
 8005e10:	6821      	ldr	r1, [r4, #0]
 8005e12:	4630      	mov	r0, r6
 8005e14:	1a6d      	subs	r5, r5, r1
 8005e16:	4629      	mov	r1, r5
 8005e18:	f7ff ffa6 	bl	8005d68 <sbrk_aligned>
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	d03a      	beq.n	8005e96 <_malloc_r+0xea>
 8005e20:	6823      	ldr	r3, [r4, #0]
 8005e22:	442b      	add	r3, r5
 8005e24:	6023      	str	r3, [r4, #0]
 8005e26:	f8d8 3000 	ldr.w	r3, [r8]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	bb62      	cbnz	r2, 8005e88 <_malloc_r+0xdc>
 8005e2e:	f8c8 7000 	str.w	r7, [r8]
 8005e32:	e00f      	b.n	8005e54 <_malloc_r+0xa8>
 8005e34:	6822      	ldr	r2, [r4, #0]
 8005e36:	1b52      	subs	r2, r2, r5
 8005e38:	d420      	bmi.n	8005e7c <_malloc_r+0xd0>
 8005e3a:	2a0b      	cmp	r2, #11
 8005e3c:	d917      	bls.n	8005e6e <_malloc_r+0xc2>
 8005e3e:	1961      	adds	r1, r4, r5
 8005e40:	42a3      	cmp	r3, r4
 8005e42:	6025      	str	r5, [r4, #0]
 8005e44:	bf18      	it	ne
 8005e46:	6059      	strne	r1, [r3, #4]
 8005e48:	6863      	ldr	r3, [r4, #4]
 8005e4a:	bf08      	it	eq
 8005e4c:	f8c8 1000 	streq.w	r1, [r8]
 8005e50:	5162      	str	r2, [r4, r5]
 8005e52:	604b      	str	r3, [r1, #4]
 8005e54:	4630      	mov	r0, r6
 8005e56:	f000 f82f 	bl	8005eb8 <__malloc_unlock>
 8005e5a:	f104 000b 	add.w	r0, r4, #11
 8005e5e:	1d23      	adds	r3, r4, #4
 8005e60:	f020 0007 	bic.w	r0, r0, #7
 8005e64:	1ac2      	subs	r2, r0, r3
 8005e66:	bf1c      	itt	ne
 8005e68:	1a1b      	subne	r3, r3, r0
 8005e6a:	50a3      	strne	r3, [r4, r2]
 8005e6c:	e7af      	b.n	8005dce <_malloc_r+0x22>
 8005e6e:	6862      	ldr	r2, [r4, #4]
 8005e70:	42a3      	cmp	r3, r4
 8005e72:	bf0c      	ite	eq
 8005e74:	f8c8 2000 	streq.w	r2, [r8]
 8005e78:	605a      	strne	r2, [r3, #4]
 8005e7a:	e7eb      	b.n	8005e54 <_malloc_r+0xa8>
 8005e7c:	4623      	mov	r3, r4
 8005e7e:	6864      	ldr	r4, [r4, #4]
 8005e80:	e7ae      	b.n	8005de0 <_malloc_r+0x34>
 8005e82:	463c      	mov	r4, r7
 8005e84:	687f      	ldr	r7, [r7, #4]
 8005e86:	e7b6      	b.n	8005df6 <_malloc_r+0x4a>
 8005e88:	461a      	mov	r2, r3
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	42a3      	cmp	r3, r4
 8005e8e:	d1fb      	bne.n	8005e88 <_malloc_r+0xdc>
 8005e90:	2300      	movs	r3, #0
 8005e92:	6053      	str	r3, [r2, #4]
 8005e94:	e7de      	b.n	8005e54 <_malloc_r+0xa8>
 8005e96:	230c      	movs	r3, #12
 8005e98:	4630      	mov	r0, r6
 8005e9a:	6033      	str	r3, [r6, #0]
 8005e9c:	f000 f80c 	bl	8005eb8 <__malloc_unlock>
 8005ea0:	e794      	b.n	8005dcc <_malloc_r+0x20>
 8005ea2:	6005      	str	r5, [r0, #0]
 8005ea4:	e7d6      	b.n	8005e54 <_malloc_r+0xa8>
 8005ea6:	bf00      	nop
 8005ea8:	20000428 	.word	0x20000428

08005eac <__malloc_lock>:
 8005eac:	4801      	ldr	r0, [pc, #4]	@ (8005eb4 <__malloc_lock+0x8>)
 8005eae:	f7ff b8a6 	b.w	8004ffe <__retarget_lock_acquire_recursive>
 8005eb2:	bf00      	nop
 8005eb4:	20000420 	.word	0x20000420

08005eb8 <__malloc_unlock>:
 8005eb8:	4801      	ldr	r0, [pc, #4]	@ (8005ec0 <__malloc_unlock+0x8>)
 8005eba:	f7ff b8a1 	b.w	8005000 <__retarget_lock_release_recursive>
 8005ebe:	bf00      	nop
 8005ec0:	20000420 	.word	0x20000420

08005ec4 <_Balloc>:
 8005ec4:	b570      	push	{r4, r5, r6, lr}
 8005ec6:	69c6      	ldr	r6, [r0, #28]
 8005ec8:	4604      	mov	r4, r0
 8005eca:	460d      	mov	r5, r1
 8005ecc:	b976      	cbnz	r6, 8005eec <_Balloc+0x28>
 8005ece:	2010      	movs	r0, #16
 8005ed0:	f7ff ff42 	bl	8005d58 <malloc>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	61e0      	str	r0, [r4, #28]
 8005ed8:	b920      	cbnz	r0, 8005ee4 <_Balloc+0x20>
 8005eda:	216b      	movs	r1, #107	@ 0x6b
 8005edc:	4b17      	ldr	r3, [pc, #92]	@ (8005f3c <_Balloc+0x78>)
 8005ede:	4818      	ldr	r0, [pc, #96]	@ (8005f40 <_Balloc+0x7c>)
 8005ee0:	f001 fd64 	bl	80079ac <__assert_func>
 8005ee4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ee8:	6006      	str	r6, [r0, #0]
 8005eea:	60c6      	str	r6, [r0, #12]
 8005eec:	69e6      	ldr	r6, [r4, #28]
 8005eee:	68f3      	ldr	r3, [r6, #12]
 8005ef0:	b183      	cbz	r3, 8005f14 <_Balloc+0x50>
 8005ef2:	69e3      	ldr	r3, [r4, #28]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005efa:	b9b8      	cbnz	r0, 8005f2c <_Balloc+0x68>
 8005efc:	2101      	movs	r1, #1
 8005efe:	fa01 f605 	lsl.w	r6, r1, r5
 8005f02:	1d72      	adds	r2, r6, #5
 8005f04:	4620      	mov	r0, r4
 8005f06:	0092      	lsls	r2, r2, #2
 8005f08:	f001 fd6e 	bl	80079e8 <_calloc_r>
 8005f0c:	b160      	cbz	r0, 8005f28 <_Balloc+0x64>
 8005f0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f12:	e00e      	b.n	8005f32 <_Balloc+0x6e>
 8005f14:	2221      	movs	r2, #33	@ 0x21
 8005f16:	2104      	movs	r1, #4
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f001 fd65 	bl	80079e8 <_calloc_r>
 8005f1e:	69e3      	ldr	r3, [r4, #28]
 8005f20:	60f0      	str	r0, [r6, #12]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d1e4      	bne.n	8005ef2 <_Balloc+0x2e>
 8005f28:	2000      	movs	r0, #0
 8005f2a:	bd70      	pop	{r4, r5, r6, pc}
 8005f2c:	6802      	ldr	r2, [r0, #0]
 8005f2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f32:	2300      	movs	r3, #0
 8005f34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f38:	e7f7      	b.n	8005f2a <_Balloc+0x66>
 8005f3a:	bf00      	nop
 8005f3c:	08008768 	.word	0x08008768
 8005f40:	080087e8 	.word	0x080087e8

08005f44 <_Bfree>:
 8005f44:	b570      	push	{r4, r5, r6, lr}
 8005f46:	69c6      	ldr	r6, [r0, #28]
 8005f48:	4605      	mov	r5, r0
 8005f4a:	460c      	mov	r4, r1
 8005f4c:	b976      	cbnz	r6, 8005f6c <_Bfree+0x28>
 8005f4e:	2010      	movs	r0, #16
 8005f50:	f7ff ff02 	bl	8005d58 <malloc>
 8005f54:	4602      	mov	r2, r0
 8005f56:	61e8      	str	r0, [r5, #28]
 8005f58:	b920      	cbnz	r0, 8005f64 <_Bfree+0x20>
 8005f5a:	218f      	movs	r1, #143	@ 0x8f
 8005f5c:	4b08      	ldr	r3, [pc, #32]	@ (8005f80 <_Bfree+0x3c>)
 8005f5e:	4809      	ldr	r0, [pc, #36]	@ (8005f84 <_Bfree+0x40>)
 8005f60:	f001 fd24 	bl	80079ac <__assert_func>
 8005f64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f68:	6006      	str	r6, [r0, #0]
 8005f6a:	60c6      	str	r6, [r0, #12]
 8005f6c:	b13c      	cbz	r4, 8005f7e <_Bfree+0x3a>
 8005f6e:	69eb      	ldr	r3, [r5, #28]
 8005f70:	6862      	ldr	r2, [r4, #4]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f78:	6021      	str	r1, [r4, #0]
 8005f7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f7e:	bd70      	pop	{r4, r5, r6, pc}
 8005f80:	08008768 	.word	0x08008768
 8005f84:	080087e8 	.word	0x080087e8

08005f88 <__multadd>:
 8005f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f8c:	4607      	mov	r7, r0
 8005f8e:	460c      	mov	r4, r1
 8005f90:	461e      	mov	r6, r3
 8005f92:	2000      	movs	r0, #0
 8005f94:	690d      	ldr	r5, [r1, #16]
 8005f96:	f101 0c14 	add.w	ip, r1, #20
 8005f9a:	f8dc 3000 	ldr.w	r3, [ip]
 8005f9e:	3001      	adds	r0, #1
 8005fa0:	b299      	uxth	r1, r3
 8005fa2:	fb02 6101 	mla	r1, r2, r1, r6
 8005fa6:	0c1e      	lsrs	r6, r3, #16
 8005fa8:	0c0b      	lsrs	r3, r1, #16
 8005faa:	fb02 3306 	mla	r3, r2, r6, r3
 8005fae:	b289      	uxth	r1, r1
 8005fb0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005fb4:	4285      	cmp	r5, r0
 8005fb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005fba:	f84c 1b04 	str.w	r1, [ip], #4
 8005fbe:	dcec      	bgt.n	8005f9a <__multadd+0x12>
 8005fc0:	b30e      	cbz	r6, 8006006 <__multadd+0x7e>
 8005fc2:	68a3      	ldr	r3, [r4, #8]
 8005fc4:	42ab      	cmp	r3, r5
 8005fc6:	dc19      	bgt.n	8005ffc <__multadd+0x74>
 8005fc8:	6861      	ldr	r1, [r4, #4]
 8005fca:	4638      	mov	r0, r7
 8005fcc:	3101      	adds	r1, #1
 8005fce:	f7ff ff79 	bl	8005ec4 <_Balloc>
 8005fd2:	4680      	mov	r8, r0
 8005fd4:	b928      	cbnz	r0, 8005fe2 <__multadd+0x5a>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	21ba      	movs	r1, #186	@ 0xba
 8005fda:	4b0c      	ldr	r3, [pc, #48]	@ (800600c <__multadd+0x84>)
 8005fdc:	480c      	ldr	r0, [pc, #48]	@ (8006010 <__multadd+0x88>)
 8005fde:	f001 fce5 	bl	80079ac <__assert_func>
 8005fe2:	6922      	ldr	r2, [r4, #16]
 8005fe4:	f104 010c 	add.w	r1, r4, #12
 8005fe8:	3202      	adds	r2, #2
 8005fea:	0092      	lsls	r2, r2, #2
 8005fec:	300c      	adds	r0, #12
 8005fee:	f001 fcc9 	bl	8007984 <memcpy>
 8005ff2:	4621      	mov	r1, r4
 8005ff4:	4638      	mov	r0, r7
 8005ff6:	f7ff ffa5 	bl	8005f44 <_Bfree>
 8005ffa:	4644      	mov	r4, r8
 8005ffc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006000:	3501      	adds	r5, #1
 8006002:	615e      	str	r6, [r3, #20]
 8006004:	6125      	str	r5, [r4, #16]
 8006006:	4620      	mov	r0, r4
 8006008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800600c:	080087d7 	.word	0x080087d7
 8006010:	080087e8 	.word	0x080087e8

08006014 <__s2b>:
 8006014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006018:	4615      	mov	r5, r2
 800601a:	2209      	movs	r2, #9
 800601c:	461f      	mov	r7, r3
 800601e:	3308      	adds	r3, #8
 8006020:	460c      	mov	r4, r1
 8006022:	fb93 f3f2 	sdiv	r3, r3, r2
 8006026:	4606      	mov	r6, r0
 8006028:	2201      	movs	r2, #1
 800602a:	2100      	movs	r1, #0
 800602c:	429a      	cmp	r2, r3
 800602e:	db09      	blt.n	8006044 <__s2b+0x30>
 8006030:	4630      	mov	r0, r6
 8006032:	f7ff ff47 	bl	8005ec4 <_Balloc>
 8006036:	b940      	cbnz	r0, 800604a <__s2b+0x36>
 8006038:	4602      	mov	r2, r0
 800603a:	21d3      	movs	r1, #211	@ 0xd3
 800603c:	4b18      	ldr	r3, [pc, #96]	@ (80060a0 <__s2b+0x8c>)
 800603e:	4819      	ldr	r0, [pc, #100]	@ (80060a4 <__s2b+0x90>)
 8006040:	f001 fcb4 	bl	80079ac <__assert_func>
 8006044:	0052      	lsls	r2, r2, #1
 8006046:	3101      	adds	r1, #1
 8006048:	e7f0      	b.n	800602c <__s2b+0x18>
 800604a:	9b08      	ldr	r3, [sp, #32]
 800604c:	2d09      	cmp	r5, #9
 800604e:	6143      	str	r3, [r0, #20]
 8006050:	f04f 0301 	mov.w	r3, #1
 8006054:	6103      	str	r3, [r0, #16]
 8006056:	dd16      	ble.n	8006086 <__s2b+0x72>
 8006058:	f104 0909 	add.w	r9, r4, #9
 800605c:	46c8      	mov	r8, r9
 800605e:	442c      	add	r4, r5
 8006060:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006064:	4601      	mov	r1, r0
 8006066:	220a      	movs	r2, #10
 8006068:	4630      	mov	r0, r6
 800606a:	3b30      	subs	r3, #48	@ 0x30
 800606c:	f7ff ff8c 	bl	8005f88 <__multadd>
 8006070:	45a0      	cmp	r8, r4
 8006072:	d1f5      	bne.n	8006060 <__s2b+0x4c>
 8006074:	f1a5 0408 	sub.w	r4, r5, #8
 8006078:	444c      	add	r4, r9
 800607a:	1b2d      	subs	r5, r5, r4
 800607c:	1963      	adds	r3, r4, r5
 800607e:	42bb      	cmp	r3, r7
 8006080:	db04      	blt.n	800608c <__s2b+0x78>
 8006082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006086:	2509      	movs	r5, #9
 8006088:	340a      	adds	r4, #10
 800608a:	e7f6      	b.n	800607a <__s2b+0x66>
 800608c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006090:	4601      	mov	r1, r0
 8006092:	220a      	movs	r2, #10
 8006094:	4630      	mov	r0, r6
 8006096:	3b30      	subs	r3, #48	@ 0x30
 8006098:	f7ff ff76 	bl	8005f88 <__multadd>
 800609c:	e7ee      	b.n	800607c <__s2b+0x68>
 800609e:	bf00      	nop
 80060a0:	080087d7 	.word	0x080087d7
 80060a4:	080087e8 	.word	0x080087e8

080060a8 <__hi0bits>:
 80060a8:	4603      	mov	r3, r0
 80060aa:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80060ae:	bf3a      	itte	cc
 80060b0:	0403      	lslcc	r3, r0, #16
 80060b2:	2010      	movcc	r0, #16
 80060b4:	2000      	movcs	r0, #0
 80060b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060ba:	bf3c      	itt	cc
 80060bc:	021b      	lslcc	r3, r3, #8
 80060be:	3008      	addcc	r0, #8
 80060c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060c4:	bf3c      	itt	cc
 80060c6:	011b      	lslcc	r3, r3, #4
 80060c8:	3004      	addcc	r0, #4
 80060ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060ce:	bf3c      	itt	cc
 80060d0:	009b      	lslcc	r3, r3, #2
 80060d2:	3002      	addcc	r0, #2
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	db05      	blt.n	80060e4 <__hi0bits+0x3c>
 80060d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80060dc:	f100 0001 	add.w	r0, r0, #1
 80060e0:	bf08      	it	eq
 80060e2:	2020      	moveq	r0, #32
 80060e4:	4770      	bx	lr

080060e6 <__lo0bits>:
 80060e6:	6803      	ldr	r3, [r0, #0]
 80060e8:	4602      	mov	r2, r0
 80060ea:	f013 0007 	ands.w	r0, r3, #7
 80060ee:	d00b      	beq.n	8006108 <__lo0bits+0x22>
 80060f0:	07d9      	lsls	r1, r3, #31
 80060f2:	d421      	bmi.n	8006138 <__lo0bits+0x52>
 80060f4:	0798      	lsls	r0, r3, #30
 80060f6:	bf49      	itett	mi
 80060f8:	085b      	lsrmi	r3, r3, #1
 80060fa:	089b      	lsrpl	r3, r3, #2
 80060fc:	2001      	movmi	r0, #1
 80060fe:	6013      	strmi	r3, [r2, #0]
 8006100:	bf5c      	itt	pl
 8006102:	2002      	movpl	r0, #2
 8006104:	6013      	strpl	r3, [r2, #0]
 8006106:	4770      	bx	lr
 8006108:	b299      	uxth	r1, r3
 800610a:	b909      	cbnz	r1, 8006110 <__lo0bits+0x2a>
 800610c:	2010      	movs	r0, #16
 800610e:	0c1b      	lsrs	r3, r3, #16
 8006110:	b2d9      	uxtb	r1, r3
 8006112:	b909      	cbnz	r1, 8006118 <__lo0bits+0x32>
 8006114:	3008      	adds	r0, #8
 8006116:	0a1b      	lsrs	r3, r3, #8
 8006118:	0719      	lsls	r1, r3, #28
 800611a:	bf04      	itt	eq
 800611c:	091b      	lsreq	r3, r3, #4
 800611e:	3004      	addeq	r0, #4
 8006120:	0799      	lsls	r1, r3, #30
 8006122:	bf04      	itt	eq
 8006124:	089b      	lsreq	r3, r3, #2
 8006126:	3002      	addeq	r0, #2
 8006128:	07d9      	lsls	r1, r3, #31
 800612a:	d403      	bmi.n	8006134 <__lo0bits+0x4e>
 800612c:	085b      	lsrs	r3, r3, #1
 800612e:	f100 0001 	add.w	r0, r0, #1
 8006132:	d003      	beq.n	800613c <__lo0bits+0x56>
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	4770      	bx	lr
 8006138:	2000      	movs	r0, #0
 800613a:	4770      	bx	lr
 800613c:	2020      	movs	r0, #32
 800613e:	4770      	bx	lr

08006140 <__i2b>:
 8006140:	b510      	push	{r4, lr}
 8006142:	460c      	mov	r4, r1
 8006144:	2101      	movs	r1, #1
 8006146:	f7ff febd 	bl	8005ec4 <_Balloc>
 800614a:	4602      	mov	r2, r0
 800614c:	b928      	cbnz	r0, 800615a <__i2b+0x1a>
 800614e:	f240 1145 	movw	r1, #325	@ 0x145
 8006152:	4b04      	ldr	r3, [pc, #16]	@ (8006164 <__i2b+0x24>)
 8006154:	4804      	ldr	r0, [pc, #16]	@ (8006168 <__i2b+0x28>)
 8006156:	f001 fc29 	bl	80079ac <__assert_func>
 800615a:	2301      	movs	r3, #1
 800615c:	6144      	str	r4, [r0, #20]
 800615e:	6103      	str	r3, [r0, #16]
 8006160:	bd10      	pop	{r4, pc}
 8006162:	bf00      	nop
 8006164:	080087d7 	.word	0x080087d7
 8006168:	080087e8 	.word	0x080087e8

0800616c <__multiply>:
 800616c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006170:	4614      	mov	r4, r2
 8006172:	690a      	ldr	r2, [r1, #16]
 8006174:	6923      	ldr	r3, [r4, #16]
 8006176:	460f      	mov	r7, r1
 8006178:	429a      	cmp	r2, r3
 800617a:	bfa2      	ittt	ge
 800617c:	4623      	movge	r3, r4
 800617e:	460c      	movge	r4, r1
 8006180:	461f      	movge	r7, r3
 8006182:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006186:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800618a:	68a3      	ldr	r3, [r4, #8]
 800618c:	6861      	ldr	r1, [r4, #4]
 800618e:	eb0a 0609 	add.w	r6, sl, r9
 8006192:	42b3      	cmp	r3, r6
 8006194:	b085      	sub	sp, #20
 8006196:	bfb8      	it	lt
 8006198:	3101      	addlt	r1, #1
 800619a:	f7ff fe93 	bl	8005ec4 <_Balloc>
 800619e:	b930      	cbnz	r0, 80061ae <__multiply+0x42>
 80061a0:	4602      	mov	r2, r0
 80061a2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80061a6:	4b43      	ldr	r3, [pc, #268]	@ (80062b4 <__multiply+0x148>)
 80061a8:	4843      	ldr	r0, [pc, #268]	@ (80062b8 <__multiply+0x14c>)
 80061aa:	f001 fbff 	bl	80079ac <__assert_func>
 80061ae:	f100 0514 	add.w	r5, r0, #20
 80061b2:	462b      	mov	r3, r5
 80061b4:	2200      	movs	r2, #0
 80061b6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80061ba:	4543      	cmp	r3, r8
 80061bc:	d321      	bcc.n	8006202 <__multiply+0x96>
 80061be:	f107 0114 	add.w	r1, r7, #20
 80061c2:	f104 0214 	add.w	r2, r4, #20
 80061c6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80061ca:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80061ce:	9302      	str	r3, [sp, #8]
 80061d0:	1b13      	subs	r3, r2, r4
 80061d2:	3b15      	subs	r3, #21
 80061d4:	f023 0303 	bic.w	r3, r3, #3
 80061d8:	3304      	adds	r3, #4
 80061da:	f104 0715 	add.w	r7, r4, #21
 80061de:	42ba      	cmp	r2, r7
 80061e0:	bf38      	it	cc
 80061e2:	2304      	movcc	r3, #4
 80061e4:	9301      	str	r3, [sp, #4]
 80061e6:	9b02      	ldr	r3, [sp, #8]
 80061e8:	9103      	str	r1, [sp, #12]
 80061ea:	428b      	cmp	r3, r1
 80061ec:	d80c      	bhi.n	8006208 <__multiply+0x9c>
 80061ee:	2e00      	cmp	r6, #0
 80061f0:	dd03      	ble.n	80061fa <__multiply+0x8e>
 80061f2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d05a      	beq.n	80062b0 <__multiply+0x144>
 80061fa:	6106      	str	r6, [r0, #16]
 80061fc:	b005      	add	sp, #20
 80061fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006202:	f843 2b04 	str.w	r2, [r3], #4
 8006206:	e7d8      	b.n	80061ba <__multiply+0x4e>
 8006208:	f8b1 a000 	ldrh.w	sl, [r1]
 800620c:	f1ba 0f00 	cmp.w	sl, #0
 8006210:	d023      	beq.n	800625a <__multiply+0xee>
 8006212:	46a9      	mov	r9, r5
 8006214:	f04f 0c00 	mov.w	ip, #0
 8006218:	f104 0e14 	add.w	lr, r4, #20
 800621c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006220:	f8d9 3000 	ldr.w	r3, [r9]
 8006224:	fa1f fb87 	uxth.w	fp, r7
 8006228:	b29b      	uxth	r3, r3
 800622a:	fb0a 330b 	mla	r3, sl, fp, r3
 800622e:	4463      	add	r3, ip
 8006230:	f8d9 c000 	ldr.w	ip, [r9]
 8006234:	0c3f      	lsrs	r7, r7, #16
 8006236:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800623a:	fb0a c707 	mla	r7, sl, r7, ip
 800623e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006242:	b29b      	uxth	r3, r3
 8006244:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006248:	4572      	cmp	r2, lr
 800624a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800624e:	f849 3b04 	str.w	r3, [r9], #4
 8006252:	d8e3      	bhi.n	800621c <__multiply+0xb0>
 8006254:	9b01      	ldr	r3, [sp, #4]
 8006256:	f845 c003 	str.w	ip, [r5, r3]
 800625a:	9b03      	ldr	r3, [sp, #12]
 800625c:	3104      	adds	r1, #4
 800625e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006262:	f1b9 0f00 	cmp.w	r9, #0
 8006266:	d021      	beq.n	80062ac <__multiply+0x140>
 8006268:	46ae      	mov	lr, r5
 800626a:	f04f 0a00 	mov.w	sl, #0
 800626e:	682b      	ldr	r3, [r5, #0]
 8006270:	f104 0c14 	add.w	ip, r4, #20
 8006274:	f8bc b000 	ldrh.w	fp, [ip]
 8006278:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800627c:	b29b      	uxth	r3, r3
 800627e:	fb09 770b 	mla	r7, r9, fp, r7
 8006282:	4457      	add	r7, sl
 8006284:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006288:	f84e 3b04 	str.w	r3, [lr], #4
 800628c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006290:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006294:	f8be 3000 	ldrh.w	r3, [lr]
 8006298:	4562      	cmp	r2, ip
 800629a:	fb09 330a 	mla	r3, r9, sl, r3
 800629e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80062a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80062a6:	d8e5      	bhi.n	8006274 <__multiply+0x108>
 80062a8:	9f01      	ldr	r7, [sp, #4]
 80062aa:	51eb      	str	r3, [r5, r7]
 80062ac:	3504      	adds	r5, #4
 80062ae:	e79a      	b.n	80061e6 <__multiply+0x7a>
 80062b0:	3e01      	subs	r6, #1
 80062b2:	e79c      	b.n	80061ee <__multiply+0x82>
 80062b4:	080087d7 	.word	0x080087d7
 80062b8:	080087e8 	.word	0x080087e8

080062bc <__pow5mult>:
 80062bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062c0:	4615      	mov	r5, r2
 80062c2:	f012 0203 	ands.w	r2, r2, #3
 80062c6:	4607      	mov	r7, r0
 80062c8:	460e      	mov	r6, r1
 80062ca:	d007      	beq.n	80062dc <__pow5mult+0x20>
 80062cc:	4c25      	ldr	r4, [pc, #148]	@ (8006364 <__pow5mult+0xa8>)
 80062ce:	3a01      	subs	r2, #1
 80062d0:	2300      	movs	r3, #0
 80062d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80062d6:	f7ff fe57 	bl	8005f88 <__multadd>
 80062da:	4606      	mov	r6, r0
 80062dc:	10ad      	asrs	r5, r5, #2
 80062de:	d03d      	beq.n	800635c <__pow5mult+0xa0>
 80062e0:	69fc      	ldr	r4, [r7, #28]
 80062e2:	b97c      	cbnz	r4, 8006304 <__pow5mult+0x48>
 80062e4:	2010      	movs	r0, #16
 80062e6:	f7ff fd37 	bl	8005d58 <malloc>
 80062ea:	4602      	mov	r2, r0
 80062ec:	61f8      	str	r0, [r7, #28]
 80062ee:	b928      	cbnz	r0, 80062fc <__pow5mult+0x40>
 80062f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80062f4:	4b1c      	ldr	r3, [pc, #112]	@ (8006368 <__pow5mult+0xac>)
 80062f6:	481d      	ldr	r0, [pc, #116]	@ (800636c <__pow5mult+0xb0>)
 80062f8:	f001 fb58 	bl	80079ac <__assert_func>
 80062fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006300:	6004      	str	r4, [r0, #0]
 8006302:	60c4      	str	r4, [r0, #12]
 8006304:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006308:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800630c:	b94c      	cbnz	r4, 8006322 <__pow5mult+0x66>
 800630e:	f240 2171 	movw	r1, #625	@ 0x271
 8006312:	4638      	mov	r0, r7
 8006314:	f7ff ff14 	bl	8006140 <__i2b>
 8006318:	2300      	movs	r3, #0
 800631a:	4604      	mov	r4, r0
 800631c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006320:	6003      	str	r3, [r0, #0]
 8006322:	f04f 0900 	mov.w	r9, #0
 8006326:	07eb      	lsls	r3, r5, #31
 8006328:	d50a      	bpl.n	8006340 <__pow5mult+0x84>
 800632a:	4631      	mov	r1, r6
 800632c:	4622      	mov	r2, r4
 800632e:	4638      	mov	r0, r7
 8006330:	f7ff ff1c 	bl	800616c <__multiply>
 8006334:	4680      	mov	r8, r0
 8006336:	4631      	mov	r1, r6
 8006338:	4638      	mov	r0, r7
 800633a:	f7ff fe03 	bl	8005f44 <_Bfree>
 800633e:	4646      	mov	r6, r8
 8006340:	106d      	asrs	r5, r5, #1
 8006342:	d00b      	beq.n	800635c <__pow5mult+0xa0>
 8006344:	6820      	ldr	r0, [r4, #0]
 8006346:	b938      	cbnz	r0, 8006358 <__pow5mult+0x9c>
 8006348:	4622      	mov	r2, r4
 800634a:	4621      	mov	r1, r4
 800634c:	4638      	mov	r0, r7
 800634e:	f7ff ff0d 	bl	800616c <__multiply>
 8006352:	6020      	str	r0, [r4, #0]
 8006354:	f8c0 9000 	str.w	r9, [r0]
 8006358:	4604      	mov	r4, r0
 800635a:	e7e4      	b.n	8006326 <__pow5mult+0x6a>
 800635c:	4630      	mov	r0, r6
 800635e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006362:	bf00      	nop
 8006364:	08008844 	.word	0x08008844
 8006368:	08008768 	.word	0x08008768
 800636c:	080087e8 	.word	0x080087e8

08006370 <__lshift>:
 8006370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006374:	460c      	mov	r4, r1
 8006376:	4607      	mov	r7, r0
 8006378:	4691      	mov	r9, r2
 800637a:	6923      	ldr	r3, [r4, #16]
 800637c:	6849      	ldr	r1, [r1, #4]
 800637e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006382:	68a3      	ldr	r3, [r4, #8]
 8006384:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006388:	f108 0601 	add.w	r6, r8, #1
 800638c:	42b3      	cmp	r3, r6
 800638e:	db0b      	blt.n	80063a8 <__lshift+0x38>
 8006390:	4638      	mov	r0, r7
 8006392:	f7ff fd97 	bl	8005ec4 <_Balloc>
 8006396:	4605      	mov	r5, r0
 8006398:	b948      	cbnz	r0, 80063ae <__lshift+0x3e>
 800639a:	4602      	mov	r2, r0
 800639c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80063a0:	4b27      	ldr	r3, [pc, #156]	@ (8006440 <__lshift+0xd0>)
 80063a2:	4828      	ldr	r0, [pc, #160]	@ (8006444 <__lshift+0xd4>)
 80063a4:	f001 fb02 	bl	80079ac <__assert_func>
 80063a8:	3101      	adds	r1, #1
 80063aa:	005b      	lsls	r3, r3, #1
 80063ac:	e7ee      	b.n	800638c <__lshift+0x1c>
 80063ae:	2300      	movs	r3, #0
 80063b0:	f100 0114 	add.w	r1, r0, #20
 80063b4:	f100 0210 	add.w	r2, r0, #16
 80063b8:	4618      	mov	r0, r3
 80063ba:	4553      	cmp	r3, sl
 80063bc:	db33      	blt.n	8006426 <__lshift+0xb6>
 80063be:	6920      	ldr	r0, [r4, #16]
 80063c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80063c4:	f104 0314 	add.w	r3, r4, #20
 80063c8:	f019 091f 	ands.w	r9, r9, #31
 80063cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80063d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80063d4:	d02b      	beq.n	800642e <__lshift+0xbe>
 80063d6:	468a      	mov	sl, r1
 80063d8:	2200      	movs	r2, #0
 80063da:	f1c9 0e20 	rsb	lr, r9, #32
 80063de:	6818      	ldr	r0, [r3, #0]
 80063e0:	fa00 f009 	lsl.w	r0, r0, r9
 80063e4:	4310      	orrs	r0, r2
 80063e6:	f84a 0b04 	str.w	r0, [sl], #4
 80063ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80063ee:	459c      	cmp	ip, r3
 80063f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80063f4:	d8f3      	bhi.n	80063de <__lshift+0x6e>
 80063f6:	ebac 0304 	sub.w	r3, ip, r4
 80063fa:	3b15      	subs	r3, #21
 80063fc:	f023 0303 	bic.w	r3, r3, #3
 8006400:	3304      	adds	r3, #4
 8006402:	f104 0015 	add.w	r0, r4, #21
 8006406:	4584      	cmp	ip, r0
 8006408:	bf38      	it	cc
 800640a:	2304      	movcc	r3, #4
 800640c:	50ca      	str	r2, [r1, r3]
 800640e:	b10a      	cbz	r2, 8006414 <__lshift+0xa4>
 8006410:	f108 0602 	add.w	r6, r8, #2
 8006414:	3e01      	subs	r6, #1
 8006416:	4638      	mov	r0, r7
 8006418:	4621      	mov	r1, r4
 800641a:	612e      	str	r6, [r5, #16]
 800641c:	f7ff fd92 	bl	8005f44 <_Bfree>
 8006420:	4628      	mov	r0, r5
 8006422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006426:	f842 0f04 	str.w	r0, [r2, #4]!
 800642a:	3301      	adds	r3, #1
 800642c:	e7c5      	b.n	80063ba <__lshift+0x4a>
 800642e:	3904      	subs	r1, #4
 8006430:	f853 2b04 	ldr.w	r2, [r3], #4
 8006434:	459c      	cmp	ip, r3
 8006436:	f841 2f04 	str.w	r2, [r1, #4]!
 800643a:	d8f9      	bhi.n	8006430 <__lshift+0xc0>
 800643c:	e7ea      	b.n	8006414 <__lshift+0xa4>
 800643e:	bf00      	nop
 8006440:	080087d7 	.word	0x080087d7
 8006444:	080087e8 	.word	0x080087e8

08006448 <__mcmp>:
 8006448:	4603      	mov	r3, r0
 800644a:	690a      	ldr	r2, [r1, #16]
 800644c:	6900      	ldr	r0, [r0, #16]
 800644e:	b530      	push	{r4, r5, lr}
 8006450:	1a80      	subs	r0, r0, r2
 8006452:	d10e      	bne.n	8006472 <__mcmp+0x2a>
 8006454:	3314      	adds	r3, #20
 8006456:	3114      	adds	r1, #20
 8006458:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800645c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006460:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006464:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006468:	4295      	cmp	r5, r2
 800646a:	d003      	beq.n	8006474 <__mcmp+0x2c>
 800646c:	d205      	bcs.n	800647a <__mcmp+0x32>
 800646e:	f04f 30ff 	mov.w	r0, #4294967295
 8006472:	bd30      	pop	{r4, r5, pc}
 8006474:	42a3      	cmp	r3, r4
 8006476:	d3f3      	bcc.n	8006460 <__mcmp+0x18>
 8006478:	e7fb      	b.n	8006472 <__mcmp+0x2a>
 800647a:	2001      	movs	r0, #1
 800647c:	e7f9      	b.n	8006472 <__mcmp+0x2a>
	...

08006480 <__mdiff>:
 8006480:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006484:	4689      	mov	r9, r1
 8006486:	4606      	mov	r6, r0
 8006488:	4611      	mov	r1, r2
 800648a:	4648      	mov	r0, r9
 800648c:	4614      	mov	r4, r2
 800648e:	f7ff ffdb 	bl	8006448 <__mcmp>
 8006492:	1e05      	subs	r5, r0, #0
 8006494:	d112      	bne.n	80064bc <__mdiff+0x3c>
 8006496:	4629      	mov	r1, r5
 8006498:	4630      	mov	r0, r6
 800649a:	f7ff fd13 	bl	8005ec4 <_Balloc>
 800649e:	4602      	mov	r2, r0
 80064a0:	b928      	cbnz	r0, 80064ae <__mdiff+0x2e>
 80064a2:	f240 2137 	movw	r1, #567	@ 0x237
 80064a6:	4b3e      	ldr	r3, [pc, #248]	@ (80065a0 <__mdiff+0x120>)
 80064a8:	483e      	ldr	r0, [pc, #248]	@ (80065a4 <__mdiff+0x124>)
 80064aa:	f001 fa7f 	bl	80079ac <__assert_func>
 80064ae:	2301      	movs	r3, #1
 80064b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80064b4:	4610      	mov	r0, r2
 80064b6:	b003      	add	sp, #12
 80064b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064bc:	bfbc      	itt	lt
 80064be:	464b      	movlt	r3, r9
 80064c0:	46a1      	movlt	r9, r4
 80064c2:	4630      	mov	r0, r6
 80064c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80064c8:	bfba      	itte	lt
 80064ca:	461c      	movlt	r4, r3
 80064cc:	2501      	movlt	r5, #1
 80064ce:	2500      	movge	r5, #0
 80064d0:	f7ff fcf8 	bl	8005ec4 <_Balloc>
 80064d4:	4602      	mov	r2, r0
 80064d6:	b918      	cbnz	r0, 80064e0 <__mdiff+0x60>
 80064d8:	f240 2145 	movw	r1, #581	@ 0x245
 80064dc:	4b30      	ldr	r3, [pc, #192]	@ (80065a0 <__mdiff+0x120>)
 80064de:	e7e3      	b.n	80064a8 <__mdiff+0x28>
 80064e0:	f100 0b14 	add.w	fp, r0, #20
 80064e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80064e8:	f109 0310 	add.w	r3, r9, #16
 80064ec:	60c5      	str	r5, [r0, #12]
 80064ee:	f04f 0c00 	mov.w	ip, #0
 80064f2:	f109 0514 	add.w	r5, r9, #20
 80064f6:	46d9      	mov	r9, fp
 80064f8:	6926      	ldr	r6, [r4, #16]
 80064fa:	f104 0e14 	add.w	lr, r4, #20
 80064fe:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006502:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006506:	9301      	str	r3, [sp, #4]
 8006508:	9b01      	ldr	r3, [sp, #4]
 800650a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800650e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006512:	b281      	uxth	r1, r0
 8006514:	9301      	str	r3, [sp, #4]
 8006516:	fa1f f38a 	uxth.w	r3, sl
 800651a:	1a5b      	subs	r3, r3, r1
 800651c:	0c00      	lsrs	r0, r0, #16
 800651e:	4463      	add	r3, ip
 8006520:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006524:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006528:	b29b      	uxth	r3, r3
 800652a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800652e:	4576      	cmp	r6, lr
 8006530:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006534:	f849 3b04 	str.w	r3, [r9], #4
 8006538:	d8e6      	bhi.n	8006508 <__mdiff+0x88>
 800653a:	1b33      	subs	r3, r6, r4
 800653c:	3b15      	subs	r3, #21
 800653e:	f023 0303 	bic.w	r3, r3, #3
 8006542:	3415      	adds	r4, #21
 8006544:	3304      	adds	r3, #4
 8006546:	42a6      	cmp	r6, r4
 8006548:	bf38      	it	cc
 800654a:	2304      	movcc	r3, #4
 800654c:	441d      	add	r5, r3
 800654e:	445b      	add	r3, fp
 8006550:	461e      	mov	r6, r3
 8006552:	462c      	mov	r4, r5
 8006554:	4544      	cmp	r4, r8
 8006556:	d30e      	bcc.n	8006576 <__mdiff+0xf6>
 8006558:	f108 0103 	add.w	r1, r8, #3
 800655c:	1b49      	subs	r1, r1, r5
 800655e:	f021 0103 	bic.w	r1, r1, #3
 8006562:	3d03      	subs	r5, #3
 8006564:	45a8      	cmp	r8, r5
 8006566:	bf38      	it	cc
 8006568:	2100      	movcc	r1, #0
 800656a:	440b      	add	r3, r1
 800656c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006570:	b199      	cbz	r1, 800659a <__mdiff+0x11a>
 8006572:	6117      	str	r7, [r2, #16]
 8006574:	e79e      	b.n	80064b4 <__mdiff+0x34>
 8006576:	46e6      	mov	lr, ip
 8006578:	f854 1b04 	ldr.w	r1, [r4], #4
 800657c:	fa1f fc81 	uxth.w	ip, r1
 8006580:	44f4      	add	ip, lr
 8006582:	0c08      	lsrs	r0, r1, #16
 8006584:	4471      	add	r1, lr
 8006586:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800658a:	b289      	uxth	r1, r1
 800658c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006590:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006594:	f846 1b04 	str.w	r1, [r6], #4
 8006598:	e7dc      	b.n	8006554 <__mdiff+0xd4>
 800659a:	3f01      	subs	r7, #1
 800659c:	e7e6      	b.n	800656c <__mdiff+0xec>
 800659e:	bf00      	nop
 80065a0:	080087d7 	.word	0x080087d7
 80065a4:	080087e8 	.word	0x080087e8

080065a8 <__ulp>:
 80065a8:	4b0e      	ldr	r3, [pc, #56]	@ (80065e4 <__ulp+0x3c>)
 80065aa:	400b      	ands	r3, r1
 80065ac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	dc08      	bgt.n	80065c6 <__ulp+0x1e>
 80065b4:	425b      	negs	r3, r3
 80065b6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80065ba:	ea4f 5223 	mov.w	r2, r3, asr #20
 80065be:	da04      	bge.n	80065ca <__ulp+0x22>
 80065c0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80065c4:	4113      	asrs	r3, r2
 80065c6:	2200      	movs	r2, #0
 80065c8:	e008      	b.n	80065dc <__ulp+0x34>
 80065ca:	f1a2 0314 	sub.w	r3, r2, #20
 80065ce:	2b1e      	cmp	r3, #30
 80065d0:	bfd6      	itet	le
 80065d2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80065d6:	2201      	movgt	r2, #1
 80065d8:	40da      	lsrle	r2, r3
 80065da:	2300      	movs	r3, #0
 80065dc:	4619      	mov	r1, r3
 80065de:	4610      	mov	r0, r2
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	7ff00000 	.word	0x7ff00000

080065e8 <__b2d>:
 80065e8:	6902      	ldr	r2, [r0, #16]
 80065ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ec:	f100 0614 	add.w	r6, r0, #20
 80065f0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80065f4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80065f8:	4f1e      	ldr	r7, [pc, #120]	@ (8006674 <__b2d+0x8c>)
 80065fa:	4620      	mov	r0, r4
 80065fc:	f7ff fd54 	bl	80060a8 <__hi0bits>
 8006600:	4603      	mov	r3, r0
 8006602:	f1c0 0020 	rsb	r0, r0, #32
 8006606:	2b0a      	cmp	r3, #10
 8006608:	f1a2 0504 	sub.w	r5, r2, #4
 800660c:	6008      	str	r0, [r1, #0]
 800660e:	dc12      	bgt.n	8006636 <__b2d+0x4e>
 8006610:	42ae      	cmp	r6, r5
 8006612:	bf2c      	ite	cs
 8006614:	2200      	movcs	r2, #0
 8006616:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800661a:	f1c3 0c0b 	rsb	ip, r3, #11
 800661e:	3315      	adds	r3, #21
 8006620:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006624:	fa04 f303 	lsl.w	r3, r4, r3
 8006628:	fa22 f20c 	lsr.w	r2, r2, ip
 800662c:	ea4e 0107 	orr.w	r1, lr, r7
 8006630:	431a      	orrs	r2, r3
 8006632:	4610      	mov	r0, r2
 8006634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006636:	42ae      	cmp	r6, r5
 8006638:	bf36      	itet	cc
 800663a:	f1a2 0508 	subcc.w	r5, r2, #8
 800663e:	2200      	movcs	r2, #0
 8006640:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006644:	3b0b      	subs	r3, #11
 8006646:	d012      	beq.n	800666e <__b2d+0x86>
 8006648:	f1c3 0720 	rsb	r7, r3, #32
 800664c:	fa22 f107 	lsr.w	r1, r2, r7
 8006650:	409c      	lsls	r4, r3
 8006652:	430c      	orrs	r4, r1
 8006654:	42b5      	cmp	r5, r6
 8006656:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800665a:	bf94      	ite	ls
 800665c:	2400      	movls	r4, #0
 800665e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006662:	409a      	lsls	r2, r3
 8006664:	40fc      	lsrs	r4, r7
 8006666:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800666a:	4322      	orrs	r2, r4
 800666c:	e7e1      	b.n	8006632 <__b2d+0x4a>
 800666e:	ea44 0107 	orr.w	r1, r4, r7
 8006672:	e7de      	b.n	8006632 <__b2d+0x4a>
 8006674:	3ff00000 	.word	0x3ff00000

08006678 <__d2b>:
 8006678:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800667c:	2101      	movs	r1, #1
 800667e:	4690      	mov	r8, r2
 8006680:	4699      	mov	r9, r3
 8006682:	9e08      	ldr	r6, [sp, #32]
 8006684:	f7ff fc1e 	bl	8005ec4 <_Balloc>
 8006688:	4604      	mov	r4, r0
 800668a:	b930      	cbnz	r0, 800669a <__d2b+0x22>
 800668c:	4602      	mov	r2, r0
 800668e:	f240 310f 	movw	r1, #783	@ 0x30f
 8006692:	4b23      	ldr	r3, [pc, #140]	@ (8006720 <__d2b+0xa8>)
 8006694:	4823      	ldr	r0, [pc, #140]	@ (8006724 <__d2b+0xac>)
 8006696:	f001 f989 	bl	80079ac <__assert_func>
 800669a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800669e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80066a2:	b10d      	cbz	r5, 80066a8 <__d2b+0x30>
 80066a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80066a8:	9301      	str	r3, [sp, #4]
 80066aa:	f1b8 0300 	subs.w	r3, r8, #0
 80066ae:	d024      	beq.n	80066fa <__d2b+0x82>
 80066b0:	4668      	mov	r0, sp
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	f7ff fd17 	bl	80060e6 <__lo0bits>
 80066b8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80066bc:	b1d8      	cbz	r0, 80066f6 <__d2b+0x7e>
 80066be:	f1c0 0320 	rsb	r3, r0, #32
 80066c2:	fa02 f303 	lsl.w	r3, r2, r3
 80066c6:	430b      	orrs	r3, r1
 80066c8:	40c2      	lsrs	r2, r0
 80066ca:	6163      	str	r3, [r4, #20]
 80066cc:	9201      	str	r2, [sp, #4]
 80066ce:	9b01      	ldr	r3, [sp, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	bf0c      	ite	eq
 80066d4:	2201      	moveq	r2, #1
 80066d6:	2202      	movne	r2, #2
 80066d8:	61a3      	str	r3, [r4, #24]
 80066da:	6122      	str	r2, [r4, #16]
 80066dc:	b1ad      	cbz	r5, 800670a <__d2b+0x92>
 80066de:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80066e2:	4405      	add	r5, r0
 80066e4:	6035      	str	r5, [r6, #0]
 80066e6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80066ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066ec:	6018      	str	r0, [r3, #0]
 80066ee:	4620      	mov	r0, r4
 80066f0:	b002      	add	sp, #8
 80066f2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80066f6:	6161      	str	r1, [r4, #20]
 80066f8:	e7e9      	b.n	80066ce <__d2b+0x56>
 80066fa:	a801      	add	r0, sp, #4
 80066fc:	f7ff fcf3 	bl	80060e6 <__lo0bits>
 8006700:	9b01      	ldr	r3, [sp, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	6163      	str	r3, [r4, #20]
 8006706:	3020      	adds	r0, #32
 8006708:	e7e7      	b.n	80066da <__d2b+0x62>
 800670a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800670e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006712:	6030      	str	r0, [r6, #0]
 8006714:	6918      	ldr	r0, [r3, #16]
 8006716:	f7ff fcc7 	bl	80060a8 <__hi0bits>
 800671a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800671e:	e7e4      	b.n	80066ea <__d2b+0x72>
 8006720:	080087d7 	.word	0x080087d7
 8006724:	080087e8 	.word	0x080087e8

08006728 <__ratio>:
 8006728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800672c:	b085      	sub	sp, #20
 800672e:	e9cd 1000 	strd	r1, r0, [sp]
 8006732:	a902      	add	r1, sp, #8
 8006734:	f7ff ff58 	bl	80065e8 <__b2d>
 8006738:	468b      	mov	fp, r1
 800673a:	4606      	mov	r6, r0
 800673c:	460f      	mov	r7, r1
 800673e:	9800      	ldr	r0, [sp, #0]
 8006740:	a903      	add	r1, sp, #12
 8006742:	f7ff ff51 	bl	80065e8 <__b2d>
 8006746:	460d      	mov	r5, r1
 8006748:	9b01      	ldr	r3, [sp, #4]
 800674a:	4689      	mov	r9, r1
 800674c:	6919      	ldr	r1, [r3, #16]
 800674e:	9b00      	ldr	r3, [sp, #0]
 8006750:	4604      	mov	r4, r0
 8006752:	691b      	ldr	r3, [r3, #16]
 8006754:	4630      	mov	r0, r6
 8006756:	1ac9      	subs	r1, r1, r3
 8006758:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800675c:	1a9b      	subs	r3, r3, r2
 800675e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006762:	2b00      	cmp	r3, #0
 8006764:	bfcd      	iteet	gt
 8006766:	463a      	movgt	r2, r7
 8006768:	462a      	movle	r2, r5
 800676a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800676e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006772:	bfd8      	it	le
 8006774:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006778:	464b      	mov	r3, r9
 800677a:	4622      	mov	r2, r4
 800677c:	4659      	mov	r1, fp
 800677e:	f7f9 ffd5 	bl	800072c <__aeabi_ddiv>
 8006782:	b005      	add	sp, #20
 8006784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006788 <__copybits>:
 8006788:	3901      	subs	r1, #1
 800678a:	b570      	push	{r4, r5, r6, lr}
 800678c:	1149      	asrs	r1, r1, #5
 800678e:	6914      	ldr	r4, [r2, #16]
 8006790:	3101      	adds	r1, #1
 8006792:	f102 0314 	add.w	r3, r2, #20
 8006796:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800679a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800679e:	1f05      	subs	r5, r0, #4
 80067a0:	42a3      	cmp	r3, r4
 80067a2:	d30c      	bcc.n	80067be <__copybits+0x36>
 80067a4:	1aa3      	subs	r3, r4, r2
 80067a6:	3b11      	subs	r3, #17
 80067a8:	f023 0303 	bic.w	r3, r3, #3
 80067ac:	3211      	adds	r2, #17
 80067ae:	42a2      	cmp	r2, r4
 80067b0:	bf88      	it	hi
 80067b2:	2300      	movhi	r3, #0
 80067b4:	4418      	add	r0, r3
 80067b6:	2300      	movs	r3, #0
 80067b8:	4288      	cmp	r0, r1
 80067ba:	d305      	bcc.n	80067c8 <__copybits+0x40>
 80067bc:	bd70      	pop	{r4, r5, r6, pc}
 80067be:	f853 6b04 	ldr.w	r6, [r3], #4
 80067c2:	f845 6f04 	str.w	r6, [r5, #4]!
 80067c6:	e7eb      	b.n	80067a0 <__copybits+0x18>
 80067c8:	f840 3b04 	str.w	r3, [r0], #4
 80067cc:	e7f4      	b.n	80067b8 <__copybits+0x30>

080067ce <__any_on>:
 80067ce:	f100 0214 	add.w	r2, r0, #20
 80067d2:	6900      	ldr	r0, [r0, #16]
 80067d4:	114b      	asrs	r3, r1, #5
 80067d6:	4298      	cmp	r0, r3
 80067d8:	b510      	push	{r4, lr}
 80067da:	db11      	blt.n	8006800 <__any_on+0x32>
 80067dc:	dd0a      	ble.n	80067f4 <__any_on+0x26>
 80067de:	f011 011f 	ands.w	r1, r1, #31
 80067e2:	d007      	beq.n	80067f4 <__any_on+0x26>
 80067e4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80067e8:	fa24 f001 	lsr.w	r0, r4, r1
 80067ec:	fa00 f101 	lsl.w	r1, r0, r1
 80067f0:	428c      	cmp	r4, r1
 80067f2:	d10b      	bne.n	800680c <__any_on+0x3e>
 80067f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d803      	bhi.n	8006804 <__any_on+0x36>
 80067fc:	2000      	movs	r0, #0
 80067fe:	bd10      	pop	{r4, pc}
 8006800:	4603      	mov	r3, r0
 8006802:	e7f7      	b.n	80067f4 <__any_on+0x26>
 8006804:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006808:	2900      	cmp	r1, #0
 800680a:	d0f5      	beq.n	80067f8 <__any_on+0x2a>
 800680c:	2001      	movs	r0, #1
 800680e:	e7f6      	b.n	80067fe <__any_on+0x30>

08006810 <sulp>:
 8006810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006814:	460f      	mov	r7, r1
 8006816:	4690      	mov	r8, r2
 8006818:	f7ff fec6 	bl	80065a8 <__ulp>
 800681c:	4604      	mov	r4, r0
 800681e:	460d      	mov	r5, r1
 8006820:	f1b8 0f00 	cmp.w	r8, #0
 8006824:	d011      	beq.n	800684a <sulp+0x3a>
 8006826:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800682a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800682e:	2b00      	cmp	r3, #0
 8006830:	dd0b      	ble.n	800684a <sulp+0x3a>
 8006832:	2400      	movs	r4, #0
 8006834:	051b      	lsls	r3, r3, #20
 8006836:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800683a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800683e:	4622      	mov	r2, r4
 8006840:	462b      	mov	r3, r5
 8006842:	f7f9 fe49 	bl	80004d8 <__aeabi_dmul>
 8006846:	4604      	mov	r4, r0
 8006848:	460d      	mov	r5, r1
 800684a:	4620      	mov	r0, r4
 800684c:	4629      	mov	r1, r5
 800684e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006852:	0000      	movs	r0, r0
 8006854:	0000      	movs	r0, r0
	...

08006858 <_strtod_l>:
 8006858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800685c:	b09f      	sub	sp, #124	@ 0x7c
 800685e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006860:	2200      	movs	r2, #0
 8006862:	460c      	mov	r4, r1
 8006864:	921a      	str	r2, [sp, #104]	@ 0x68
 8006866:	f04f 0a00 	mov.w	sl, #0
 800686a:	f04f 0b00 	mov.w	fp, #0
 800686e:	460a      	mov	r2, r1
 8006870:	9005      	str	r0, [sp, #20]
 8006872:	9219      	str	r2, [sp, #100]	@ 0x64
 8006874:	7811      	ldrb	r1, [r2, #0]
 8006876:	292b      	cmp	r1, #43	@ 0x2b
 8006878:	d048      	beq.n	800690c <_strtod_l+0xb4>
 800687a:	d836      	bhi.n	80068ea <_strtod_l+0x92>
 800687c:	290d      	cmp	r1, #13
 800687e:	d830      	bhi.n	80068e2 <_strtod_l+0x8a>
 8006880:	2908      	cmp	r1, #8
 8006882:	d830      	bhi.n	80068e6 <_strtod_l+0x8e>
 8006884:	2900      	cmp	r1, #0
 8006886:	d039      	beq.n	80068fc <_strtod_l+0xa4>
 8006888:	2200      	movs	r2, #0
 800688a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800688c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800688e:	782a      	ldrb	r2, [r5, #0]
 8006890:	2a30      	cmp	r2, #48	@ 0x30
 8006892:	f040 80b1 	bne.w	80069f8 <_strtod_l+0x1a0>
 8006896:	786a      	ldrb	r2, [r5, #1]
 8006898:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800689c:	2a58      	cmp	r2, #88	@ 0x58
 800689e:	d16c      	bne.n	800697a <_strtod_l+0x122>
 80068a0:	9302      	str	r3, [sp, #8]
 80068a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068a4:	4a8e      	ldr	r2, [pc, #568]	@ (8006ae0 <_strtod_l+0x288>)
 80068a6:	9301      	str	r3, [sp, #4]
 80068a8:	ab1a      	add	r3, sp, #104	@ 0x68
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	9805      	ldr	r0, [sp, #20]
 80068ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 80068b0:	a919      	add	r1, sp, #100	@ 0x64
 80068b2:	f001 f915 	bl	8007ae0 <__gethex>
 80068b6:	f010 060f 	ands.w	r6, r0, #15
 80068ba:	4604      	mov	r4, r0
 80068bc:	d005      	beq.n	80068ca <_strtod_l+0x72>
 80068be:	2e06      	cmp	r6, #6
 80068c0:	d126      	bne.n	8006910 <_strtod_l+0xb8>
 80068c2:	2300      	movs	r3, #0
 80068c4:	3501      	adds	r5, #1
 80068c6:	9519      	str	r5, [sp, #100]	@ 0x64
 80068c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f040 8584 	bne.w	80073da <_strtod_l+0xb82>
 80068d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068d4:	b1bb      	cbz	r3, 8006906 <_strtod_l+0xae>
 80068d6:	4650      	mov	r0, sl
 80068d8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80068dc:	b01f      	add	sp, #124	@ 0x7c
 80068de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e2:	2920      	cmp	r1, #32
 80068e4:	d1d0      	bne.n	8006888 <_strtod_l+0x30>
 80068e6:	3201      	adds	r2, #1
 80068e8:	e7c3      	b.n	8006872 <_strtod_l+0x1a>
 80068ea:	292d      	cmp	r1, #45	@ 0x2d
 80068ec:	d1cc      	bne.n	8006888 <_strtod_l+0x30>
 80068ee:	2101      	movs	r1, #1
 80068f0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80068f2:	1c51      	adds	r1, r2, #1
 80068f4:	9119      	str	r1, [sp, #100]	@ 0x64
 80068f6:	7852      	ldrb	r2, [r2, #1]
 80068f8:	2a00      	cmp	r2, #0
 80068fa:	d1c7      	bne.n	800688c <_strtod_l+0x34>
 80068fc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80068fe:	9419      	str	r4, [sp, #100]	@ 0x64
 8006900:	2b00      	cmp	r3, #0
 8006902:	f040 8568 	bne.w	80073d6 <_strtod_l+0xb7e>
 8006906:	4650      	mov	r0, sl
 8006908:	4659      	mov	r1, fp
 800690a:	e7e7      	b.n	80068dc <_strtod_l+0x84>
 800690c:	2100      	movs	r1, #0
 800690e:	e7ef      	b.n	80068f0 <_strtod_l+0x98>
 8006910:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006912:	b13a      	cbz	r2, 8006924 <_strtod_l+0xcc>
 8006914:	2135      	movs	r1, #53	@ 0x35
 8006916:	a81c      	add	r0, sp, #112	@ 0x70
 8006918:	f7ff ff36 	bl	8006788 <__copybits>
 800691c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800691e:	9805      	ldr	r0, [sp, #20]
 8006920:	f7ff fb10 	bl	8005f44 <_Bfree>
 8006924:	3e01      	subs	r6, #1
 8006926:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006928:	2e04      	cmp	r6, #4
 800692a:	d806      	bhi.n	800693a <_strtod_l+0xe2>
 800692c:	e8df f006 	tbb	[pc, r6]
 8006930:	201d0314 	.word	0x201d0314
 8006934:	14          	.byte	0x14
 8006935:	00          	.byte	0x00
 8006936:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800693a:	05e1      	lsls	r1, r4, #23
 800693c:	bf48      	it	mi
 800693e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006942:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006946:	0d1b      	lsrs	r3, r3, #20
 8006948:	051b      	lsls	r3, r3, #20
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1bd      	bne.n	80068ca <_strtod_l+0x72>
 800694e:	f7fe fb2b 	bl	8004fa8 <__errno>
 8006952:	2322      	movs	r3, #34	@ 0x22
 8006954:	6003      	str	r3, [r0, #0]
 8006956:	e7b8      	b.n	80068ca <_strtod_l+0x72>
 8006958:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800695c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006960:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006964:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006968:	e7e7      	b.n	800693a <_strtod_l+0xe2>
 800696a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8006ae4 <_strtod_l+0x28c>
 800696e:	e7e4      	b.n	800693a <_strtod_l+0xe2>
 8006970:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006974:	f04f 3aff 	mov.w	sl, #4294967295
 8006978:	e7df      	b.n	800693a <_strtod_l+0xe2>
 800697a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800697c:	1c5a      	adds	r2, r3, #1
 800697e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006980:	785b      	ldrb	r3, [r3, #1]
 8006982:	2b30      	cmp	r3, #48	@ 0x30
 8006984:	d0f9      	beq.n	800697a <_strtod_l+0x122>
 8006986:	2b00      	cmp	r3, #0
 8006988:	d09f      	beq.n	80068ca <_strtod_l+0x72>
 800698a:	2301      	movs	r3, #1
 800698c:	9309      	str	r3, [sp, #36]	@ 0x24
 800698e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006990:	220a      	movs	r2, #10
 8006992:	930c      	str	r3, [sp, #48]	@ 0x30
 8006994:	2300      	movs	r3, #0
 8006996:	461f      	mov	r7, r3
 8006998:	9308      	str	r3, [sp, #32]
 800699a:	930a      	str	r3, [sp, #40]	@ 0x28
 800699c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800699e:	7805      	ldrb	r5, [r0, #0]
 80069a0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80069a4:	b2d9      	uxtb	r1, r3
 80069a6:	2909      	cmp	r1, #9
 80069a8:	d928      	bls.n	80069fc <_strtod_l+0x1a4>
 80069aa:	2201      	movs	r2, #1
 80069ac:	494e      	ldr	r1, [pc, #312]	@ (8006ae8 <_strtod_l+0x290>)
 80069ae:	f000 ffc7 	bl	8007940 <strncmp>
 80069b2:	2800      	cmp	r0, #0
 80069b4:	d032      	beq.n	8006a1c <_strtod_l+0x1c4>
 80069b6:	2000      	movs	r0, #0
 80069b8:	462a      	mov	r2, r5
 80069ba:	4681      	mov	r9, r0
 80069bc:	463d      	mov	r5, r7
 80069be:	4603      	mov	r3, r0
 80069c0:	2a65      	cmp	r2, #101	@ 0x65
 80069c2:	d001      	beq.n	80069c8 <_strtod_l+0x170>
 80069c4:	2a45      	cmp	r2, #69	@ 0x45
 80069c6:	d114      	bne.n	80069f2 <_strtod_l+0x19a>
 80069c8:	b91d      	cbnz	r5, 80069d2 <_strtod_l+0x17a>
 80069ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069cc:	4302      	orrs	r2, r0
 80069ce:	d095      	beq.n	80068fc <_strtod_l+0xa4>
 80069d0:	2500      	movs	r5, #0
 80069d2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80069d4:	1c62      	adds	r2, r4, #1
 80069d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80069d8:	7862      	ldrb	r2, [r4, #1]
 80069da:	2a2b      	cmp	r2, #43	@ 0x2b
 80069dc:	d077      	beq.n	8006ace <_strtod_l+0x276>
 80069de:	2a2d      	cmp	r2, #45	@ 0x2d
 80069e0:	d07b      	beq.n	8006ada <_strtod_l+0x282>
 80069e2:	f04f 0c00 	mov.w	ip, #0
 80069e6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80069ea:	2909      	cmp	r1, #9
 80069ec:	f240 8082 	bls.w	8006af4 <_strtod_l+0x29c>
 80069f0:	9419      	str	r4, [sp, #100]	@ 0x64
 80069f2:	f04f 0800 	mov.w	r8, #0
 80069f6:	e0a2      	b.n	8006b3e <_strtod_l+0x2e6>
 80069f8:	2300      	movs	r3, #0
 80069fa:	e7c7      	b.n	800698c <_strtod_l+0x134>
 80069fc:	2f08      	cmp	r7, #8
 80069fe:	bfd5      	itete	le
 8006a00:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006a02:	9908      	ldrgt	r1, [sp, #32]
 8006a04:	fb02 3301 	mlale	r3, r2, r1, r3
 8006a08:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006a0c:	f100 0001 	add.w	r0, r0, #1
 8006a10:	bfd4      	ite	le
 8006a12:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006a14:	9308      	strgt	r3, [sp, #32]
 8006a16:	3701      	adds	r7, #1
 8006a18:	9019      	str	r0, [sp, #100]	@ 0x64
 8006a1a:	e7bf      	b.n	800699c <_strtod_l+0x144>
 8006a1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a1e:	1c5a      	adds	r2, r3, #1
 8006a20:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a22:	785a      	ldrb	r2, [r3, #1]
 8006a24:	b37f      	cbz	r7, 8006a86 <_strtod_l+0x22e>
 8006a26:	4681      	mov	r9, r0
 8006a28:	463d      	mov	r5, r7
 8006a2a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006a2e:	2b09      	cmp	r3, #9
 8006a30:	d912      	bls.n	8006a58 <_strtod_l+0x200>
 8006a32:	2301      	movs	r3, #1
 8006a34:	e7c4      	b.n	80069c0 <_strtod_l+0x168>
 8006a36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a38:	3001      	adds	r0, #1
 8006a3a:	1c5a      	adds	r2, r3, #1
 8006a3c:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a3e:	785a      	ldrb	r2, [r3, #1]
 8006a40:	2a30      	cmp	r2, #48	@ 0x30
 8006a42:	d0f8      	beq.n	8006a36 <_strtod_l+0x1de>
 8006a44:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006a48:	2b08      	cmp	r3, #8
 8006a4a:	f200 84cb 	bhi.w	80073e4 <_strtod_l+0xb8c>
 8006a4e:	4681      	mov	r9, r0
 8006a50:	2000      	movs	r0, #0
 8006a52:	4605      	mov	r5, r0
 8006a54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a56:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a58:	3a30      	subs	r2, #48	@ 0x30
 8006a5a:	f100 0301 	add.w	r3, r0, #1
 8006a5e:	d02a      	beq.n	8006ab6 <_strtod_l+0x25e>
 8006a60:	4499      	add	r9, r3
 8006a62:	210a      	movs	r1, #10
 8006a64:	462b      	mov	r3, r5
 8006a66:	eb00 0c05 	add.w	ip, r0, r5
 8006a6a:	4563      	cmp	r3, ip
 8006a6c:	d10d      	bne.n	8006a8a <_strtod_l+0x232>
 8006a6e:	1c69      	adds	r1, r5, #1
 8006a70:	4401      	add	r1, r0
 8006a72:	4428      	add	r0, r5
 8006a74:	2808      	cmp	r0, #8
 8006a76:	dc16      	bgt.n	8006aa6 <_strtod_l+0x24e>
 8006a78:	230a      	movs	r3, #10
 8006a7a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006a7c:	fb03 2300 	mla	r3, r3, r0, r2
 8006a80:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a82:	2300      	movs	r3, #0
 8006a84:	e018      	b.n	8006ab8 <_strtod_l+0x260>
 8006a86:	4638      	mov	r0, r7
 8006a88:	e7da      	b.n	8006a40 <_strtod_l+0x1e8>
 8006a8a:	2b08      	cmp	r3, #8
 8006a8c:	f103 0301 	add.w	r3, r3, #1
 8006a90:	dc03      	bgt.n	8006a9a <_strtod_l+0x242>
 8006a92:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006a94:	434e      	muls	r6, r1
 8006a96:	960a      	str	r6, [sp, #40]	@ 0x28
 8006a98:	e7e7      	b.n	8006a6a <_strtod_l+0x212>
 8006a9a:	2b10      	cmp	r3, #16
 8006a9c:	bfde      	ittt	le
 8006a9e:	9e08      	ldrle	r6, [sp, #32]
 8006aa0:	434e      	mulle	r6, r1
 8006aa2:	9608      	strle	r6, [sp, #32]
 8006aa4:	e7e1      	b.n	8006a6a <_strtod_l+0x212>
 8006aa6:	280f      	cmp	r0, #15
 8006aa8:	dceb      	bgt.n	8006a82 <_strtod_l+0x22a>
 8006aaa:	230a      	movs	r3, #10
 8006aac:	9808      	ldr	r0, [sp, #32]
 8006aae:	fb03 2300 	mla	r3, r3, r0, r2
 8006ab2:	9308      	str	r3, [sp, #32]
 8006ab4:	e7e5      	b.n	8006a82 <_strtod_l+0x22a>
 8006ab6:	4629      	mov	r1, r5
 8006ab8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006aba:	460d      	mov	r5, r1
 8006abc:	1c50      	adds	r0, r2, #1
 8006abe:	9019      	str	r0, [sp, #100]	@ 0x64
 8006ac0:	7852      	ldrb	r2, [r2, #1]
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	e7b1      	b.n	8006a2a <_strtod_l+0x1d2>
 8006ac6:	f04f 0900 	mov.w	r9, #0
 8006aca:	2301      	movs	r3, #1
 8006acc:	e77d      	b.n	80069ca <_strtod_l+0x172>
 8006ace:	f04f 0c00 	mov.w	ip, #0
 8006ad2:	1ca2      	adds	r2, r4, #2
 8006ad4:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ad6:	78a2      	ldrb	r2, [r4, #2]
 8006ad8:	e785      	b.n	80069e6 <_strtod_l+0x18e>
 8006ada:	f04f 0c01 	mov.w	ip, #1
 8006ade:	e7f8      	b.n	8006ad2 <_strtod_l+0x27a>
 8006ae0:	08008958 	.word	0x08008958
 8006ae4:	7ff00000 	.word	0x7ff00000
 8006ae8:	08008940 	.word	0x08008940
 8006aec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006aee:	1c51      	adds	r1, r2, #1
 8006af0:	9119      	str	r1, [sp, #100]	@ 0x64
 8006af2:	7852      	ldrb	r2, [r2, #1]
 8006af4:	2a30      	cmp	r2, #48	@ 0x30
 8006af6:	d0f9      	beq.n	8006aec <_strtod_l+0x294>
 8006af8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006afc:	2908      	cmp	r1, #8
 8006afe:	f63f af78 	bhi.w	80069f2 <_strtod_l+0x19a>
 8006b02:	f04f 080a 	mov.w	r8, #10
 8006b06:	3a30      	subs	r2, #48	@ 0x30
 8006b08:	920e      	str	r2, [sp, #56]	@ 0x38
 8006b0a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b0c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006b0e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b10:	1c56      	adds	r6, r2, #1
 8006b12:	9619      	str	r6, [sp, #100]	@ 0x64
 8006b14:	7852      	ldrb	r2, [r2, #1]
 8006b16:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006b1a:	f1be 0f09 	cmp.w	lr, #9
 8006b1e:	d939      	bls.n	8006b94 <_strtod_l+0x33c>
 8006b20:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006b22:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006b26:	1a76      	subs	r6, r6, r1
 8006b28:	2e08      	cmp	r6, #8
 8006b2a:	dc03      	bgt.n	8006b34 <_strtod_l+0x2dc>
 8006b2c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006b2e:	4588      	cmp	r8, r1
 8006b30:	bfa8      	it	ge
 8006b32:	4688      	movge	r8, r1
 8006b34:	f1bc 0f00 	cmp.w	ip, #0
 8006b38:	d001      	beq.n	8006b3e <_strtod_l+0x2e6>
 8006b3a:	f1c8 0800 	rsb	r8, r8, #0
 8006b3e:	2d00      	cmp	r5, #0
 8006b40:	d14e      	bne.n	8006be0 <_strtod_l+0x388>
 8006b42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b44:	4308      	orrs	r0, r1
 8006b46:	f47f aec0 	bne.w	80068ca <_strtod_l+0x72>
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f47f aed6 	bne.w	80068fc <_strtod_l+0xa4>
 8006b50:	2a69      	cmp	r2, #105	@ 0x69
 8006b52:	d028      	beq.n	8006ba6 <_strtod_l+0x34e>
 8006b54:	dc25      	bgt.n	8006ba2 <_strtod_l+0x34a>
 8006b56:	2a49      	cmp	r2, #73	@ 0x49
 8006b58:	d025      	beq.n	8006ba6 <_strtod_l+0x34e>
 8006b5a:	2a4e      	cmp	r2, #78	@ 0x4e
 8006b5c:	f47f aece 	bne.w	80068fc <_strtod_l+0xa4>
 8006b60:	499a      	ldr	r1, [pc, #616]	@ (8006dcc <_strtod_l+0x574>)
 8006b62:	a819      	add	r0, sp, #100	@ 0x64
 8006b64:	f001 f9de 	bl	8007f24 <__match>
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	f43f aec7 	beq.w	80068fc <_strtod_l+0xa4>
 8006b6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	2b28      	cmp	r3, #40	@ 0x28
 8006b74:	d12e      	bne.n	8006bd4 <_strtod_l+0x37c>
 8006b76:	4996      	ldr	r1, [pc, #600]	@ (8006dd0 <_strtod_l+0x578>)
 8006b78:	aa1c      	add	r2, sp, #112	@ 0x70
 8006b7a:	a819      	add	r0, sp, #100	@ 0x64
 8006b7c:	f001 f9e6 	bl	8007f4c <__hexnan>
 8006b80:	2805      	cmp	r0, #5
 8006b82:	d127      	bne.n	8006bd4 <_strtod_l+0x37c>
 8006b84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006b86:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006b8a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006b8e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006b92:	e69a      	b.n	80068ca <_strtod_l+0x72>
 8006b94:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006b96:	fb08 2101 	mla	r1, r8, r1, r2
 8006b9a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006b9e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ba0:	e7b5      	b.n	8006b0e <_strtod_l+0x2b6>
 8006ba2:	2a6e      	cmp	r2, #110	@ 0x6e
 8006ba4:	e7da      	b.n	8006b5c <_strtod_l+0x304>
 8006ba6:	498b      	ldr	r1, [pc, #556]	@ (8006dd4 <_strtod_l+0x57c>)
 8006ba8:	a819      	add	r0, sp, #100	@ 0x64
 8006baa:	f001 f9bb 	bl	8007f24 <__match>
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	f43f aea4 	beq.w	80068fc <_strtod_l+0xa4>
 8006bb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006bb6:	4988      	ldr	r1, [pc, #544]	@ (8006dd8 <_strtod_l+0x580>)
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	a819      	add	r0, sp, #100	@ 0x64
 8006bbc:	9319      	str	r3, [sp, #100]	@ 0x64
 8006bbe:	f001 f9b1 	bl	8007f24 <__match>
 8006bc2:	b910      	cbnz	r0, 8006bca <_strtod_l+0x372>
 8006bc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	9319      	str	r3, [sp, #100]	@ 0x64
 8006bca:	f04f 0a00 	mov.w	sl, #0
 8006bce:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8006ddc <_strtod_l+0x584>
 8006bd2:	e67a      	b.n	80068ca <_strtod_l+0x72>
 8006bd4:	4882      	ldr	r0, [pc, #520]	@ (8006de0 <_strtod_l+0x588>)
 8006bd6:	f000 fee3 	bl	80079a0 <nan>
 8006bda:	4682      	mov	sl, r0
 8006bdc:	468b      	mov	fp, r1
 8006bde:	e674      	b.n	80068ca <_strtod_l+0x72>
 8006be0:	eba8 0309 	sub.w	r3, r8, r9
 8006be4:	2f00      	cmp	r7, #0
 8006be6:	bf08      	it	eq
 8006be8:	462f      	moveq	r7, r5
 8006bea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006bec:	2d10      	cmp	r5, #16
 8006bee:	462c      	mov	r4, r5
 8006bf0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bf2:	bfa8      	it	ge
 8006bf4:	2410      	movge	r4, #16
 8006bf6:	f7f9 fbf5 	bl	80003e4 <__aeabi_ui2d>
 8006bfa:	2d09      	cmp	r5, #9
 8006bfc:	4682      	mov	sl, r0
 8006bfe:	468b      	mov	fp, r1
 8006c00:	dc11      	bgt.n	8006c26 <_strtod_l+0x3ce>
 8006c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f43f ae60 	beq.w	80068ca <_strtod_l+0x72>
 8006c0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c0c:	dd76      	ble.n	8006cfc <_strtod_l+0x4a4>
 8006c0e:	2b16      	cmp	r3, #22
 8006c10:	dc5d      	bgt.n	8006cce <_strtod_l+0x476>
 8006c12:	4974      	ldr	r1, [pc, #464]	@ (8006de4 <_strtod_l+0x58c>)
 8006c14:	4652      	mov	r2, sl
 8006c16:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c1a:	465b      	mov	r3, fp
 8006c1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c20:	f7f9 fc5a 	bl	80004d8 <__aeabi_dmul>
 8006c24:	e7d9      	b.n	8006bda <_strtod_l+0x382>
 8006c26:	4b6f      	ldr	r3, [pc, #444]	@ (8006de4 <_strtod_l+0x58c>)
 8006c28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c2c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006c30:	f7f9 fc52 	bl	80004d8 <__aeabi_dmul>
 8006c34:	4682      	mov	sl, r0
 8006c36:	9808      	ldr	r0, [sp, #32]
 8006c38:	468b      	mov	fp, r1
 8006c3a:	f7f9 fbd3 	bl	80003e4 <__aeabi_ui2d>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	4650      	mov	r0, sl
 8006c44:	4659      	mov	r1, fp
 8006c46:	f7f9 fa91 	bl	800016c <__adddf3>
 8006c4a:	2d0f      	cmp	r5, #15
 8006c4c:	4682      	mov	sl, r0
 8006c4e:	468b      	mov	fp, r1
 8006c50:	ddd7      	ble.n	8006c02 <_strtod_l+0x3aa>
 8006c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c54:	1b2c      	subs	r4, r5, r4
 8006c56:	441c      	add	r4, r3
 8006c58:	2c00      	cmp	r4, #0
 8006c5a:	f340 8096 	ble.w	8006d8a <_strtod_l+0x532>
 8006c5e:	f014 030f 	ands.w	r3, r4, #15
 8006c62:	d00a      	beq.n	8006c7a <_strtod_l+0x422>
 8006c64:	495f      	ldr	r1, [pc, #380]	@ (8006de4 <_strtod_l+0x58c>)
 8006c66:	4652      	mov	r2, sl
 8006c68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c70:	465b      	mov	r3, fp
 8006c72:	f7f9 fc31 	bl	80004d8 <__aeabi_dmul>
 8006c76:	4682      	mov	sl, r0
 8006c78:	468b      	mov	fp, r1
 8006c7a:	f034 040f 	bics.w	r4, r4, #15
 8006c7e:	d073      	beq.n	8006d68 <_strtod_l+0x510>
 8006c80:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006c84:	dd48      	ble.n	8006d18 <_strtod_l+0x4c0>
 8006c86:	2400      	movs	r4, #0
 8006c88:	46a0      	mov	r8, r4
 8006c8a:	46a1      	mov	r9, r4
 8006c8c:	940a      	str	r4, [sp, #40]	@ 0x28
 8006c8e:	2322      	movs	r3, #34	@ 0x22
 8006c90:	f04f 0a00 	mov.w	sl, #0
 8006c94:	9a05      	ldr	r2, [sp, #20]
 8006c96:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8006ddc <_strtod_l+0x584>
 8006c9a:	6013      	str	r3, [r2, #0]
 8006c9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	f43f ae13 	beq.w	80068ca <_strtod_l+0x72>
 8006ca4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ca6:	9805      	ldr	r0, [sp, #20]
 8006ca8:	f7ff f94c 	bl	8005f44 <_Bfree>
 8006cac:	4649      	mov	r1, r9
 8006cae:	9805      	ldr	r0, [sp, #20]
 8006cb0:	f7ff f948 	bl	8005f44 <_Bfree>
 8006cb4:	4641      	mov	r1, r8
 8006cb6:	9805      	ldr	r0, [sp, #20]
 8006cb8:	f7ff f944 	bl	8005f44 <_Bfree>
 8006cbc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006cbe:	9805      	ldr	r0, [sp, #20]
 8006cc0:	f7ff f940 	bl	8005f44 <_Bfree>
 8006cc4:	4621      	mov	r1, r4
 8006cc6:	9805      	ldr	r0, [sp, #20]
 8006cc8:	f7ff f93c 	bl	8005f44 <_Bfree>
 8006ccc:	e5fd      	b.n	80068ca <_strtod_l+0x72>
 8006cce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cd0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	dbbc      	blt.n	8006c52 <_strtod_l+0x3fa>
 8006cd8:	4c42      	ldr	r4, [pc, #264]	@ (8006de4 <_strtod_l+0x58c>)
 8006cda:	f1c5 050f 	rsb	r5, r5, #15
 8006cde:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006ce2:	4652      	mov	r2, sl
 8006ce4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ce8:	465b      	mov	r3, fp
 8006cea:	f7f9 fbf5 	bl	80004d8 <__aeabi_dmul>
 8006cee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf0:	1b5d      	subs	r5, r3, r5
 8006cf2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006cf6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006cfa:	e791      	b.n	8006c20 <_strtod_l+0x3c8>
 8006cfc:	3316      	adds	r3, #22
 8006cfe:	dba8      	blt.n	8006c52 <_strtod_l+0x3fa>
 8006d00:	4b38      	ldr	r3, [pc, #224]	@ (8006de4 <_strtod_l+0x58c>)
 8006d02:	eba9 0808 	sub.w	r8, r9, r8
 8006d06:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006d0a:	4650      	mov	r0, sl
 8006d0c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006d10:	4659      	mov	r1, fp
 8006d12:	f7f9 fd0b 	bl	800072c <__aeabi_ddiv>
 8006d16:	e760      	b.n	8006bda <_strtod_l+0x382>
 8006d18:	4b33      	ldr	r3, [pc, #204]	@ (8006de8 <_strtod_l+0x590>)
 8006d1a:	4650      	mov	r0, sl
 8006d1c:	9308      	str	r3, [sp, #32]
 8006d1e:	2300      	movs	r3, #0
 8006d20:	4659      	mov	r1, fp
 8006d22:	461e      	mov	r6, r3
 8006d24:	1124      	asrs	r4, r4, #4
 8006d26:	2c01      	cmp	r4, #1
 8006d28:	dc21      	bgt.n	8006d6e <_strtod_l+0x516>
 8006d2a:	b10b      	cbz	r3, 8006d30 <_strtod_l+0x4d8>
 8006d2c:	4682      	mov	sl, r0
 8006d2e:	468b      	mov	fp, r1
 8006d30:	492d      	ldr	r1, [pc, #180]	@ (8006de8 <_strtod_l+0x590>)
 8006d32:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006d36:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006d3a:	4652      	mov	r2, sl
 8006d3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d40:	465b      	mov	r3, fp
 8006d42:	f7f9 fbc9 	bl	80004d8 <__aeabi_dmul>
 8006d46:	4b25      	ldr	r3, [pc, #148]	@ (8006ddc <_strtod_l+0x584>)
 8006d48:	460a      	mov	r2, r1
 8006d4a:	400b      	ands	r3, r1
 8006d4c:	4927      	ldr	r1, [pc, #156]	@ (8006dec <_strtod_l+0x594>)
 8006d4e:	4682      	mov	sl, r0
 8006d50:	428b      	cmp	r3, r1
 8006d52:	d898      	bhi.n	8006c86 <_strtod_l+0x42e>
 8006d54:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006d58:	428b      	cmp	r3, r1
 8006d5a:	bf86      	itte	hi
 8006d5c:	f04f 3aff 	movhi.w	sl, #4294967295
 8006d60:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006df0 <_strtod_l+0x598>
 8006d64:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006d68:	2300      	movs	r3, #0
 8006d6a:	9308      	str	r3, [sp, #32]
 8006d6c:	e07a      	b.n	8006e64 <_strtod_l+0x60c>
 8006d6e:	07e2      	lsls	r2, r4, #31
 8006d70:	d505      	bpl.n	8006d7e <_strtod_l+0x526>
 8006d72:	9b08      	ldr	r3, [sp, #32]
 8006d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d78:	f7f9 fbae 	bl	80004d8 <__aeabi_dmul>
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	9a08      	ldr	r2, [sp, #32]
 8006d80:	3601      	adds	r6, #1
 8006d82:	3208      	adds	r2, #8
 8006d84:	1064      	asrs	r4, r4, #1
 8006d86:	9208      	str	r2, [sp, #32]
 8006d88:	e7cd      	b.n	8006d26 <_strtod_l+0x4ce>
 8006d8a:	d0ed      	beq.n	8006d68 <_strtod_l+0x510>
 8006d8c:	4264      	negs	r4, r4
 8006d8e:	f014 020f 	ands.w	r2, r4, #15
 8006d92:	d00a      	beq.n	8006daa <_strtod_l+0x552>
 8006d94:	4b13      	ldr	r3, [pc, #76]	@ (8006de4 <_strtod_l+0x58c>)
 8006d96:	4650      	mov	r0, sl
 8006d98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d9c:	4659      	mov	r1, fp
 8006d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da2:	f7f9 fcc3 	bl	800072c <__aeabi_ddiv>
 8006da6:	4682      	mov	sl, r0
 8006da8:	468b      	mov	fp, r1
 8006daa:	1124      	asrs	r4, r4, #4
 8006dac:	d0dc      	beq.n	8006d68 <_strtod_l+0x510>
 8006dae:	2c1f      	cmp	r4, #31
 8006db0:	dd20      	ble.n	8006df4 <_strtod_l+0x59c>
 8006db2:	2400      	movs	r4, #0
 8006db4:	46a0      	mov	r8, r4
 8006db6:	46a1      	mov	r9, r4
 8006db8:	940a      	str	r4, [sp, #40]	@ 0x28
 8006dba:	2322      	movs	r3, #34	@ 0x22
 8006dbc:	9a05      	ldr	r2, [sp, #20]
 8006dbe:	f04f 0a00 	mov.w	sl, #0
 8006dc2:	f04f 0b00 	mov.w	fp, #0
 8006dc6:	6013      	str	r3, [r2, #0]
 8006dc8:	e768      	b.n	8006c9c <_strtod_l+0x444>
 8006dca:	bf00      	nop
 8006dcc:	0800872f 	.word	0x0800872f
 8006dd0:	08008944 	.word	0x08008944
 8006dd4:	08008727 	.word	0x08008727
 8006dd8:	0800875e 	.word	0x0800875e
 8006ddc:	7ff00000 	.word	0x7ff00000
 8006de0:	08008aed 	.word	0x08008aed
 8006de4:	08008878 	.word	0x08008878
 8006de8:	08008850 	.word	0x08008850
 8006dec:	7ca00000 	.word	0x7ca00000
 8006df0:	7fefffff 	.word	0x7fefffff
 8006df4:	f014 0310 	ands.w	r3, r4, #16
 8006df8:	bf18      	it	ne
 8006dfa:	236a      	movne	r3, #106	@ 0x6a
 8006dfc:	4650      	mov	r0, sl
 8006dfe:	9308      	str	r3, [sp, #32]
 8006e00:	4659      	mov	r1, fp
 8006e02:	2300      	movs	r3, #0
 8006e04:	4ea9      	ldr	r6, [pc, #676]	@ (80070ac <_strtod_l+0x854>)
 8006e06:	07e2      	lsls	r2, r4, #31
 8006e08:	d504      	bpl.n	8006e14 <_strtod_l+0x5bc>
 8006e0a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e0e:	f7f9 fb63 	bl	80004d8 <__aeabi_dmul>
 8006e12:	2301      	movs	r3, #1
 8006e14:	1064      	asrs	r4, r4, #1
 8006e16:	f106 0608 	add.w	r6, r6, #8
 8006e1a:	d1f4      	bne.n	8006e06 <_strtod_l+0x5ae>
 8006e1c:	b10b      	cbz	r3, 8006e22 <_strtod_l+0x5ca>
 8006e1e:	4682      	mov	sl, r0
 8006e20:	468b      	mov	fp, r1
 8006e22:	9b08      	ldr	r3, [sp, #32]
 8006e24:	b1b3      	cbz	r3, 8006e54 <_strtod_l+0x5fc>
 8006e26:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006e2a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	4659      	mov	r1, fp
 8006e32:	dd0f      	ble.n	8006e54 <_strtod_l+0x5fc>
 8006e34:	2b1f      	cmp	r3, #31
 8006e36:	dd57      	ble.n	8006ee8 <_strtod_l+0x690>
 8006e38:	2b34      	cmp	r3, #52	@ 0x34
 8006e3a:	bfd8      	it	le
 8006e3c:	f04f 33ff 	movle.w	r3, #4294967295
 8006e40:	f04f 0a00 	mov.w	sl, #0
 8006e44:	bfcf      	iteee	gt
 8006e46:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006e4a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006e4e:	4093      	lslle	r3, r2
 8006e50:	ea03 0b01 	andle.w	fp, r3, r1
 8006e54:	2200      	movs	r2, #0
 8006e56:	2300      	movs	r3, #0
 8006e58:	4650      	mov	r0, sl
 8006e5a:	4659      	mov	r1, fp
 8006e5c:	f7f9 fda4 	bl	80009a8 <__aeabi_dcmpeq>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	d1a6      	bne.n	8006db2 <_strtod_l+0x55a>
 8006e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e66:	463a      	mov	r2, r7
 8006e68:	9300      	str	r3, [sp, #0]
 8006e6a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006e6c:	462b      	mov	r3, r5
 8006e6e:	9805      	ldr	r0, [sp, #20]
 8006e70:	f7ff f8d0 	bl	8006014 <__s2b>
 8006e74:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e76:	2800      	cmp	r0, #0
 8006e78:	f43f af05 	beq.w	8006c86 <_strtod_l+0x42e>
 8006e7c:	2400      	movs	r4, #0
 8006e7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e80:	eba9 0308 	sub.w	r3, r9, r8
 8006e84:	2a00      	cmp	r2, #0
 8006e86:	bfa8      	it	ge
 8006e88:	2300      	movge	r3, #0
 8006e8a:	46a0      	mov	r8, r4
 8006e8c:	9312      	str	r3, [sp, #72]	@ 0x48
 8006e8e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006e92:	9316      	str	r3, [sp, #88]	@ 0x58
 8006e94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e96:	9805      	ldr	r0, [sp, #20]
 8006e98:	6859      	ldr	r1, [r3, #4]
 8006e9a:	f7ff f813 	bl	8005ec4 <_Balloc>
 8006e9e:	4681      	mov	r9, r0
 8006ea0:	2800      	cmp	r0, #0
 8006ea2:	f43f aef4 	beq.w	8006c8e <_strtod_l+0x436>
 8006ea6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ea8:	300c      	adds	r0, #12
 8006eaa:	691a      	ldr	r2, [r3, #16]
 8006eac:	f103 010c 	add.w	r1, r3, #12
 8006eb0:	3202      	adds	r2, #2
 8006eb2:	0092      	lsls	r2, r2, #2
 8006eb4:	f000 fd66 	bl	8007984 <memcpy>
 8006eb8:	ab1c      	add	r3, sp, #112	@ 0x70
 8006eba:	9301      	str	r3, [sp, #4]
 8006ebc:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006ebe:	9300      	str	r3, [sp, #0]
 8006ec0:	4652      	mov	r2, sl
 8006ec2:	465b      	mov	r3, fp
 8006ec4:	9805      	ldr	r0, [sp, #20]
 8006ec6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006eca:	f7ff fbd5 	bl	8006678 <__d2b>
 8006ece:	901a      	str	r0, [sp, #104]	@ 0x68
 8006ed0:	2800      	cmp	r0, #0
 8006ed2:	f43f aedc 	beq.w	8006c8e <_strtod_l+0x436>
 8006ed6:	2101      	movs	r1, #1
 8006ed8:	9805      	ldr	r0, [sp, #20]
 8006eda:	f7ff f931 	bl	8006140 <__i2b>
 8006ede:	4680      	mov	r8, r0
 8006ee0:	b948      	cbnz	r0, 8006ef6 <_strtod_l+0x69e>
 8006ee2:	f04f 0800 	mov.w	r8, #0
 8006ee6:	e6d2      	b.n	8006c8e <_strtod_l+0x436>
 8006ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8006eec:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef0:	ea03 0a0a 	and.w	sl, r3, sl
 8006ef4:	e7ae      	b.n	8006e54 <_strtod_l+0x5fc>
 8006ef6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006ef8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006efa:	2d00      	cmp	r5, #0
 8006efc:	bfab      	itete	ge
 8006efe:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006f00:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006f02:	18ef      	addge	r7, r5, r3
 8006f04:	1b5e      	sublt	r6, r3, r5
 8006f06:	9b08      	ldr	r3, [sp, #32]
 8006f08:	bfa8      	it	ge
 8006f0a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006f0c:	eba5 0503 	sub.w	r5, r5, r3
 8006f10:	4415      	add	r5, r2
 8006f12:	4b67      	ldr	r3, [pc, #412]	@ (80070b0 <_strtod_l+0x858>)
 8006f14:	f105 35ff 	add.w	r5, r5, #4294967295
 8006f18:	bfb8      	it	lt
 8006f1a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006f1c:	429d      	cmp	r5, r3
 8006f1e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006f22:	da50      	bge.n	8006fc6 <_strtod_l+0x76e>
 8006f24:	1b5b      	subs	r3, r3, r5
 8006f26:	2b1f      	cmp	r3, #31
 8006f28:	f04f 0101 	mov.w	r1, #1
 8006f2c:	eba2 0203 	sub.w	r2, r2, r3
 8006f30:	dc3d      	bgt.n	8006fae <_strtod_l+0x756>
 8006f32:	fa01 f303 	lsl.w	r3, r1, r3
 8006f36:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f38:	2300      	movs	r3, #0
 8006f3a:	9310      	str	r3, [sp, #64]	@ 0x40
 8006f3c:	18bd      	adds	r5, r7, r2
 8006f3e:	9b08      	ldr	r3, [sp, #32]
 8006f40:	42af      	cmp	r7, r5
 8006f42:	4416      	add	r6, r2
 8006f44:	441e      	add	r6, r3
 8006f46:	463b      	mov	r3, r7
 8006f48:	bfa8      	it	ge
 8006f4a:	462b      	movge	r3, r5
 8006f4c:	42b3      	cmp	r3, r6
 8006f4e:	bfa8      	it	ge
 8006f50:	4633      	movge	r3, r6
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	bfc2      	ittt	gt
 8006f56:	1aed      	subgt	r5, r5, r3
 8006f58:	1af6      	subgt	r6, r6, r3
 8006f5a:	1aff      	subgt	r7, r7, r3
 8006f5c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	dd16      	ble.n	8006f90 <_strtod_l+0x738>
 8006f62:	4641      	mov	r1, r8
 8006f64:	461a      	mov	r2, r3
 8006f66:	9805      	ldr	r0, [sp, #20]
 8006f68:	f7ff f9a8 	bl	80062bc <__pow5mult>
 8006f6c:	4680      	mov	r8, r0
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	d0b7      	beq.n	8006ee2 <_strtod_l+0x68a>
 8006f72:	4601      	mov	r1, r0
 8006f74:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006f76:	9805      	ldr	r0, [sp, #20]
 8006f78:	f7ff f8f8 	bl	800616c <__multiply>
 8006f7c:	900e      	str	r0, [sp, #56]	@ 0x38
 8006f7e:	2800      	cmp	r0, #0
 8006f80:	f43f ae85 	beq.w	8006c8e <_strtod_l+0x436>
 8006f84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f86:	9805      	ldr	r0, [sp, #20]
 8006f88:	f7fe ffdc 	bl	8005f44 <_Bfree>
 8006f8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f8e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f90:	2d00      	cmp	r5, #0
 8006f92:	dc1d      	bgt.n	8006fd0 <_strtod_l+0x778>
 8006f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	dd23      	ble.n	8006fe2 <_strtod_l+0x78a>
 8006f9a:	4649      	mov	r1, r9
 8006f9c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006f9e:	9805      	ldr	r0, [sp, #20]
 8006fa0:	f7ff f98c 	bl	80062bc <__pow5mult>
 8006fa4:	4681      	mov	r9, r0
 8006fa6:	b9e0      	cbnz	r0, 8006fe2 <_strtod_l+0x78a>
 8006fa8:	f04f 0900 	mov.w	r9, #0
 8006fac:	e66f      	b.n	8006c8e <_strtod_l+0x436>
 8006fae:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006fb2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006fb6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006fba:	35e2      	adds	r5, #226	@ 0xe2
 8006fbc:	fa01 f305 	lsl.w	r3, r1, r5
 8006fc0:	9310      	str	r3, [sp, #64]	@ 0x40
 8006fc2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006fc4:	e7ba      	b.n	8006f3c <_strtod_l+0x6e4>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	9310      	str	r3, [sp, #64]	@ 0x40
 8006fca:	2301      	movs	r3, #1
 8006fcc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fce:	e7b5      	b.n	8006f3c <_strtod_l+0x6e4>
 8006fd0:	462a      	mov	r2, r5
 8006fd2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006fd4:	9805      	ldr	r0, [sp, #20]
 8006fd6:	f7ff f9cb 	bl	8006370 <__lshift>
 8006fda:	901a      	str	r0, [sp, #104]	@ 0x68
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	d1d9      	bne.n	8006f94 <_strtod_l+0x73c>
 8006fe0:	e655      	b.n	8006c8e <_strtod_l+0x436>
 8006fe2:	2e00      	cmp	r6, #0
 8006fe4:	dd07      	ble.n	8006ff6 <_strtod_l+0x79e>
 8006fe6:	4649      	mov	r1, r9
 8006fe8:	4632      	mov	r2, r6
 8006fea:	9805      	ldr	r0, [sp, #20]
 8006fec:	f7ff f9c0 	bl	8006370 <__lshift>
 8006ff0:	4681      	mov	r9, r0
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	d0d8      	beq.n	8006fa8 <_strtod_l+0x750>
 8006ff6:	2f00      	cmp	r7, #0
 8006ff8:	dd08      	ble.n	800700c <_strtod_l+0x7b4>
 8006ffa:	4641      	mov	r1, r8
 8006ffc:	463a      	mov	r2, r7
 8006ffe:	9805      	ldr	r0, [sp, #20]
 8007000:	f7ff f9b6 	bl	8006370 <__lshift>
 8007004:	4680      	mov	r8, r0
 8007006:	2800      	cmp	r0, #0
 8007008:	f43f ae41 	beq.w	8006c8e <_strtod_l+0x436>
 800700c:	464a      	mov	r2, r9
 800700e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007010:	9805      	ldr	r0, [sp, #20]
 8007012:	f7ff fa35 	bl	8006480 <__mdiff>
 8007016:	4604      	mov	r4, r0
 8007018:	2800      	cmp	r0, #0
 800701a:	f43f ae38 	beq.w	8006c8e <_strtod_l+0x436>
 800701e:	68c3      	ldr	r3, [r0, #12]
 8007020:	4641      	mov	r1, r8
 8007022:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007024:	2300      	movs	r3, #0
 8007026:	60c3      	str	r3, [r0, #12]
 8007028:	f7ff fa0e 	bl	8006448 <__mcmp>
 800702c:	2800      	cmp	r0, #0
 800702e:	da45      	bge.n	80070bc <_strtod_l+0x864>
 8007030:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007032:	ea53 030a 	orrs.w	r3, r3, sl
 8007036:	d16b      	bne.n	8007110 <_strtod_l+0x8b8>
 8007038:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800703c:	2b00      	cmp	r3, #0
 800703e:	d167      	bne.n	8007110 <_strtod_l+0x8b8>
 8007040:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007044:	0d1b      	lsrs	r3, r3, #20
 8007046:	051b      	lsls	r3, r3, #20
 8007048:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800704c:	d960      	bls.n	8007110 <_strtod_l+0x8b8>
 800704e:	6963      	ldr	r3, [r4, #20]
 8007050:	b913      	cbnz	r3, 8007058 <_strtod_l+0x800>
 8007052:	6923      	ldr	r3, [r4, #16]
 8007054:	2b01      	cmp	r3, #1
 8007056:	dd5b      	ble.n	8007110 <_strtod_l+0x8b8>
 8007058:	4621      	mov	r1, r4
 800705a:	2201      	movs	r2, #1
 800705c:	9805      	ldr	r0, [sp, #20]
 800705e:	f7ff f987 	bl	8006370 <__lshift>
 8007062:	4641      	mov	r1, r8
 8007064:	4604      	mov	r4, r0
 8007066:	f7ff f9ef 	bl	8006448 <__mcmp>
 800706a:	2800      	cmp	r0, #0
 800706c:	dd50      	ble.n	8007110 <_strtod_l+0x8b8>
 800706e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007072:	9a08      	ldr	r2, [sp, #32]
 8007074:	0d1b      	lsrs	r3, r3, #20
 8007076:	051b      	lsls	r3, r3, #20
 8007078:	2a00      	cmp	r2, #0
 800707a:	d06a      	beq.n	8007152 <_strtod_l+0x8fa>
 800707c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007080:	d867      	bhi.n	8007152 <_strtod_l+0x8fa>
 8007082:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007086:	f67f ae98 	bls.w	8006dba <_strtod_l+0x562>
 800708a:	4650      	mov	r0, sl
 800708c:	4659      	mov	r1, fp
 800708e:	4b09      	ldr	r3, [pc, #36]	@ (80070b4 <_strtod_l+0x85c>)
 8007090:	2200      	movs	r2, #0
 8007092:	f7f9 fa21 	bl	80004d8 <__aeabi_dmul>
 8007096:	4b08      	ldr	r3, [pc, #32]	@ (80070b8 <_strtod_l+0x860>)
 8007098:	4682      	mov	sl, r0
 800709a:	400b      	ands	r3, r1
 800709c:	468b      	mov	fp, r1
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f47f ae00 	bne.w	8006ca4 <_strtod_l+0x44c>
 80070a4:	2322      	movs	r3, #34	@ 0x22
 80070a6:	9a05      	ldr	r2, [sp, #20]
 80070a8:	6013      	str	r3, [r2, #0]
 80070aa:	e5fb      	b.n	8006ca4 <_strtod_l+0x44c>
 80070ac:	08008970 	.word	0x08008970
 80070b0:	fffffc02 	.word	0xfffffc02
 80070b4:	39500000 	.word	0x39500000
 80070b8:	7ff00000 	.word	0x7ff00000
 80070bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80070c0:	d165      	bne.n	800718e <_strtod_l+0x936>
 80070c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80070c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80070c8:	b35a      	cbz	r2, 8007122 <_strtod_l+0x8ca>
 80070ca:	4a99      	ldr	r2, [pc, #612]	@ (8007330 <_strtod_l+0xad8>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d12b      	bne.n	8007128 <_strtod_l+0x8d0>
 80070d0:	9b08      	ldr	r3, [sp, #32]
 80070d2:	4651      	mov	r1, sl
 80070d4:	b303      	cbz	r3, 8007118 <_strtod_l+0x8c0>
 80070d6:	465a      	mov	r2, fp
 80070d8:	4b96      	ldr	r3, [pc, #600]	@ (8007334 <_strtod_l+0xadc>)
 80070da:	4013      	ands	r3, r2
 80070dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80070e0:	f04f 32ff 	mov.w	r2, #4294967295
 80070e4:	d81b      	bhi.n	800711e <_strtod_l+0x8c6>
 80070e6:	0d1b      	lsrs	r3, r3, #20
 80070e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80070ec:	fa02 f303 	lsl.w	r3, r2, r3
 80070f0:	4299      	cmp	r1, r3
 80070f2:	d119      	bne.n	8007128 <_strtod_l+0x8d0>
 80070f4:	4b90      	ldr	r3, [pc, #576]	@ (8007338 <_strtod_l+0xae0>)
 80070f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d102      	bne.n	8007102 <_strtod_l+0x8aa>
 80070fc:	3101      	adds	r1, #1
 80070fe:	f43f adc6 	beq.w	8006c8e <_strtod_l+0x436>
 8007102:	f04f 0a00 	mov.w	sl, #0
 8007106:	4b8b      	ldr	r3, [pc, #556]	@ (8007334 <_strtod_l+0xadc>)
 8007108:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800710a:	401a      	ands	r2, r3
 800710c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007110:	9b08      	ldr	r3, [sp, #32]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1b9      	bne.n	800708a <_strtod_l+0x832>
 8007116:	e5c5      	b.n	8006ca4 <_strtod_l+0x44c>
 8007118:	f04f 33ff 	mov.w	r3, #4294967295
 800711c:	e7e8      	b.n	80070f0 <_strtod_l+0x898>
 800711e:	4613      	mov	r3, r2
 8007120:	e7e6      	b.n	80070f0 <_strtod_l+0x898>
 8007122:	ea53 030a 	orrs.w	r3, r3, sl
 8007126:	d0a2      	beq.n	800706e <_strtod_l+0x816>
 8007128:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800712a:	b1db      	cbz	r3, 8007164 <_strtod_l+0x90c>
 800712c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800712e:	4213      	tst	r3, r2
 8007130:	d0ee      	beq.n	8007110 <_strtod_l+0x8b8>
 8007132:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007134:	4650      	mov	r0, sl
 8007136:	4659      	mov	r1, fp
 8007138:	9a08      	ldr	r2, [sp, #32]
 800713a:	b1bb      	cbz	r3, 800716c <_strtod_l+0x914>
 800713c:	f7ff fb68 	bl	8006810 <sulp>
 8007140:	4602      	mov	r2, r0
 8007142:	460b      	mov	r3, r1
 8007144:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007148:	f7f9 f810 	bl	800016c <__adddf3>
 800714c:	4682      	mov	sl, r0
 800714e:	468b      	mov	fp, r1
 8007150:	e7de      	b.n	8007110 <_strtod_l+0x8b8>
 8007152:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007156:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800715a:	f04f 3aff 	mov.w	sl, #4294967295
 800715e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007162:	e7d5      	b.n	8007110 <_strtod_l+0x8b8>
 8007164:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007166:	ea13 0f0a 	tst.w	r3, sl
 800716a:	e7e1      	b.n	8007130 <_strtod_l+0x8d8>
 800716c:	f7ff fb50 	bl	8006810 <sulp>
 8007170:	4602      	mov	r2, r0
 8007172:	460b      	mov	r3, r1
 8007174:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007178:	f7f8 fff6 	bl	8000168 <__aeabi_dsub>
 800717c:	2200      	movs	r2, #0
 800717e:	2300      	movs	r3, #0
 8007180:	4682      	mov	sl, r0
 8007182:	468b      	mov	fp, r1
 8007184:	f7f9 fc10 	bl	80009a8 <__aeabi_dcmpeq>
 8007188:	2800      	cmp	r0, #0
 800718a:	d0c1      	beq.n	8007110 <_strtod_l+0x8b8>
 800718c:	e615      	b.n	8006dba <_strtod_l+0x562>
 800718e:	4641      	mov	r1, r8
 8007190:	4620      	mov	r0, r4
 8007192:	f7ff fac9 	bl	8006728 <__ratio>
 8007196:	2200      	movs	r2, #0
 8007198:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800719c:	4606      	mov	r6, r0
 800719e:	460f      	mov	r7, r1
 80071a0:	f7f9 fc16 	bl	80009d0 <__aeabi_dcmple>
 80071a4:	2800      	cmp	r0, #0
 80071a6:	d06d      	beq.n	8007284 <_strtod_l+0xa2c>
 80071a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d178      	bne.n	80072a0 <_strtod_l+0xa48>
 80071ae:	f1ba 0f00 	cmp.w	sl, #0
 80071b2:	d156      	bne.n	8007262 <_strtod_l+0xa0a>
 80071b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d158      	bne.n	8007270 <_strtod_l+0xa18>
 80071be:	2200      	movs	r2, #0
 80071c0:	4630      	mov	r0, r6
 80071c2:	4639      	mov	r1, r7
 80071c4:	4b5d      	ldr	r3, [pc, #372]	@ (800733c <_strtod_l+0xae4>)
 80071c6:	f7f9 fbf9 	bl	80009bc <__aeabi_dcmplt>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d157      	bne.n	800727e <_strtod_l+0xa26>
 80071ce:	4630      	mov	r0, r6
 80071d0:	4639      	mov	r1, r7
 80071d2:	2200      	movs	r2, #0
 80071d4:	4b5a      	ldr	r3, [pc, #360]	@ (8007340 <_strtod_l+0xae8>)
 80071d6:	f7f9 f97f 	bl	80004d8 <__aeabi_dmul>
 80071da:	4606      	mov	r6, r0
 80071dc:	460f      	mov	r7, r1
 80071de:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80071e2:	9606      	str	r6, [sp, #24]
 80071e4:	9307      	str	r3, [sp, #28]
 80071e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071ea:	4d52      	ldr	r5, [pc, #328]	@ (8007334 <_strtod_l+0xadc>)
 80071ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80071f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071f2:	401d      	ands	r5, r3
 80071f4:	4b53      	ldr	r3, [pc, #332]	@ (8007344 <_strtod_l+0xaec>)
 80071f6:	429d      	cmp	r5, r3
 80071f8:	f040 80aa 	bne.w	8007350 <_strtod_l+0xaf8>
 80071fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071fe:	4650      	mov	r0, sl
 8007200:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007204:	4659      	mov	r1, fp
 8007206:	f7ff f9cf 	bl	80065a8 <__ulp>
 800720a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800720e:	f7f9 f963 	bl	80004d8 <__aeabi_dmul>
 8007212:	4652      	mov	r2, sl
 8007214:	465b      	mov	r3, fp
 8007216:	f7f8 ffa9 	bl	800016c <__adddf3>
 800721a:	460b      	mov	r3, r1
 800721c:	4945      	ldr	r1, [pc, #276]	@ (8007334 <_strtod_l+0xadc>)
 800721e:	4a4a      	ldr	r2, [pc, #296]	@ (8007348 <_strtod_l+0xaf0>)
 8007220:	4019      	ands	r1, r3
 8007222:	4291      	cmp	r1, r2
 8007224:	4682      	mov	sl, r0
 8007226:	d942      	bls.n	80072ae <_strtod_l+0xa56>
 8007228:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800722a:	4b43      	ldr	r3, [pc, #268]	@ (8007338 <_strtod_l+0xae0>)
 800722c:	429a      	cmp	r2, r3
 800722e:	d103      	bne.n	8007238 <_strtod_l+0x9e0>
 8007230:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007232:	3301      	adds	r3, #1
 8007234:	f43f ad2b 	beq.w	8006c8e <_strtod_l+0x436>
 8007238:	f04f 3aff 	mov.w	sl, #4294967295
 800723c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8007338 <_strtod_l+0xae0>
 8007240:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007242:	9805      	ldr	r0, [sp, #20]
 8007244:	f7fe fe7e 	bl	8005f44 <_Bfree>
 8007248:	4649      	mov	r1, r9
 800724a:	9805      	ldr	r0, [sp, #20]
 800724c:	f7fe fe7a 	bl	8005f44 <_Bfree>
 8007250:	4641      	mov	r1, r8
 8007252:	9805      	ldr	r0, [sp, #20]
 8007254:	f7fe fe76 	bl	8005f44 <_Bfree>
 8007258:	4621      	mov	r1, r4
 800725a:	9805      	ldr	r0, [sp, #20]
 800725c:	f7fe fe72 	bl	8005f44 <_Bfree>
 8007260:	e618      	b.n	8006e94 <_strtod_l+0x63c>
 8007262:	f1ba 0f01 	cmp.w	sl, #1
 8007266:	d103      	bne.n	8007270 <_strtod_l+0xa18>
 8007268:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800726a:	2b00      	cmp	r3, #0
 800726c:	f43f ada5 	beq.w	8006dba <_strtod_l+0x562>
 8007270:	2200      	movs	r2, #0
 8007272:	4b36      	ldr	r3, [pc, #216]	@ (800734c <_strtod_l+0xaf4>)
 8007274:	2600      	movs	r6, #0
 8007276:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800727a:	4f30      	ldr	r7, [pc, #192]	@ (800733c <_strtod_l+0xae4>)
 800727c:	e7b3      	b.n	80071e6 <_strtod_l+0x98e>
 800727e:	2600      	movs	r6, #0
 8007280:	4f2f      	ldr	r7, [pc, #188]	@ (8007340 <_strtod_l+0xae8>)
 8007282:	e7ac      	b.n	80071de <_strtod_l+0x986>
 8007284:	4630      	mov	r0, r6
 8007286:	4639      	mov	r1, r7
 8007288:	4b2d      	ldr	r3, [pc, #180]	@ (8007340 <_strtod_l+0xae8>)
 800728a:	2200      	movs	r2, #0
 800728c:	f7f9 f924 	bl	80004d8 <__aeabi_dmul>
 8007290:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007292:	4606      	mov	r6, r0
 8007294:	460f      	mov	r7, r1
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0a1      	beq.n	80071de <_strtod_l+0x986>
 800729a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800729e:	e7a2      	b.n	80071e6 <_strtod_l+0x98e>
 80072a0:	2200      	movs	r2, #0
 80072a2:	4b26      	ldr	r3, [pc, #152]	@ (800733c <_strtod_l+0xae4>)
 80072a4:	4616      	mov	r6, r2
 80072a6:	461f      	mov	r7, r3
 80072a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80072ac:	e79b      	b.n	80071e6 <_strtod_l+0x98e>
 80072ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80072b2:	9b08      	ldr	r3, [sp, #32]
 80072b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d1c1      	bne.n	8007240 <_strtod_l+0x9e8>
 80072bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80072c0:	0d1b      	lsrs	r3, r3, #20
 80072c2:	051b      	lsls	r3, r3, #20
 80072c4:	429d      	cmp	r5, r3
 80072c6:	d1bb      	bne.n	8007240 <_strtod_l+0x9e8>
 80072c8:	4630      	mov	r0, r6
 80072ca:	4639      	mov	r1, r7
 80072cc:	f7f9 fdd0 	bl	8000e70 <__aeabi_d2lz>
 80072d0:	f7f9 f8d4 	bl	800047c <__aeabi_l2d>
 80072d4:	4602      	mov	r2, r0
 80072d6:	460b      	mov	r3, r1
 80072d8:	4630      	mov	r0, r6
 80072da:	4639      	mov	r1, r7
 80072dc:	f7f8 ff44 	bl	8000168 <__aeabi_dsub>
 80072e0:	460b      	mov	r3, r1
 80072e2:	4602      	mov	r2, r0
 80072e4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80072e8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80072ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072ee:	ea46 060a 	orr.w	r6, r6, sl
 80072f2:	431e      	orrs	r6, r3
 80072f4:	d069      	beq.n	80073ca <_strtod_l+0xb72>
 80072f6:	a30a      	add	r3, pc, #40	@ (adr r3, 8007320 <_strtod_l+0xac8>)
 80072f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fc:	f7f9 fb5e 	bl	80009bc <__aeabi_dcmplt>
 8007300:	2800      	cmp	r0, #0
 8007302:	f47f accf 	bne.w	8006ca4 <_strtod_l+0x44c>
 8007306:	a308      	add	r3, pc, #32	@ (adr r3, 8007328 <_strtod_l+0xad0>)
 8007308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007310:	f7f9 fb72 	bl	80009f8 <__aeabi_dcmpgt>
 8007314:	2800      	cmp	r0, #0
 8007316:	d093      	beq.n	8007240 <_strtod_l+0x9e8>
 8007318:	e4c4      	b.n	8006ca4 <_strtod_l+0x44c>
 800731a:	bf00      	nop
 800731c:	f3af 8000 	nop.w
 8007320:	94a03595 	.word	0x94a03595
 8007324:	3fdfffff 	.word	0x3fdfffff
 8007328:	35afe535 	.word	0x35afe535
 800732c:	3fe00000 	.word	0x3fe00000
 8007330:	000fffff 	.word	0x000fffff
 8007334:	7ff00000 	.word	0x7ff00000
 8007338:	7fefffff 	.word	0x7fefffff
 800733c:	3ff00000 	.word	0x3ff00000
 8007340:	3fe00000 	.word	0x3fe00000
 8007344:	7fe00000 	.word	0x7fe00000
 8007348:	7c9fffff 	.word	0x7c9fffff
 800734c:	bff00000 	.word	0xbff00000
 8007350:	9b08      	ldr	r3, [sp, #32]
 8007352:	b323      	cbz	r3, 800739e <_strtod_l+0xb46>
 8007354:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007358:	d821      	bhi.n	800739e <_strtod_l+0xb46>
 800735a:	a327      	add	r3, pc, #156	@ (adr r3, 80073f8 <_strtod_l+0xba0>)
 800735c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007360:	4630      	mov	r0, r6
 8007362:	4639      	mov	r1, r7
 8007364:	f7f9 fb34 	bl	80009d0 <__aeabi_dcmple>
 8007368:	b1a0      	cbz	r0, 8007394 <_strtod_l+0xb3c>
 800736a:	4639      	mov	r1, r7
 800736c:	4630      	mov	r0, r6
 800736e:	f7f9 fb8b 	bl	8000a88 <__aeabi_d2uiz>
 8007372:	2801      	cmp	r0, #1
 8007374:	bf38      	it	cc
 8007376:	2001      	movcc	r0, #1
 8007378:	f7f9 f834 	bl	80003e4 <__aeabi_ui2d>
 800737c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800737e:	4606      	mov	r6, r0
 8007380:	460f      	mov	r7, r1
 8007382:	b9fb      	cbnz	r3, 80073c4 <_strtod_l+0xb6c>
 8007384:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007388:	9014      	str	r0, [sp, #80]	@ 0x50
 800738a:	9315      	str	r3, [sp, #84]	@ 0x54
 800738c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007390:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007394:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007396:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800739a:	1b5b      	subs	r3, r3, r5
 800739c:	9311      	str	r3, [sp, #68]	@ 0x44
 800739e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073a2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80073a6:	f7ff f8ff 	bl	80065a8 <__ulp>
 80073aa:	4602      	mov	r2, r0
 80073ac:	460b      	mov	r3, r1
 80073ae:	4650      	mov	r0, sl
 80073b0:	4659      	mov	r1, fp
 80073b2:	f7f9 f891 	bl	80004d8 <__aeabi_dmul>
 80073b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80073ba:	f7f8 fed7 	bl	800016c <__adddf3>
 80073be:	4682      	mov	sl, r0
 80073c0:	468b      	mov	fp, r1
 80073c2:	e776      	b.n	80072b2 <_strtod_l+0xa5a>
 80073c4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80073c8:	e7e0      	b.n	800738c <_strtod_l+0xb34>
 80073ca:	a30d      	add	r3, pc, #52	@ (adr r3, 8007400 <_strtod_l+0xba8>)
 80073cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d0:	f7f9 faf4 	bl	80009bc <__aeabi_dcmplt>
 80073d4:	e79e      	b.n	8007314 <_strtod_l+0xabc>
 80073d6:	2300      	movs	r3, #0
 80073d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073dc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80073de:	6013      	str	r3, [r2, #0]
 80073e0:	f7ff ba77 	b.w	80068d2 <_strtod_l+0x7a>
 80073e4:	2a65      	cmp	r2, #101	@ 0x65
 80073e6:	f43f ab6e 	beq.w	8006ac6 <_strtod_l+0x26e>
 80073ea:	2a45      	cmp	r2, #69	@ 0x45
 80073ec:	f43f ab6b 	beq.w	8006ac6 <_strtod_l+0x26e>
 80073f0:	2301      	movs	r3, #1
 80073f2:	f7ff bba6 	b.w	8006b42 <_strtod_l+0x2ea>
 80073f6:	bf00      	nop
 80073f8:	ffc00000 	.word	0xffc00000
 80073fc:	41dfffff 	.word	0x41dfffff
 8007400:	94a03595 	.word	0x94a03595
 8007404:	3fcfffff 	.word	0x3fcfffff

08007408 <_strtod_r>:
 8007408:	4b01      	ldr	r3, [pc, #4]	@ (8007410 <_strtod_r+0x8>)
 800740a:	f7ff ba25 	b.w	8006858 <_strtod_l>
 800740e:	bf00      	nop
 8007410:	2000006c 	.word	0x2000006c

08007414 <_strtol_l.constprop.0>:
 8007414:	2b24      	cmp	r3, #36	@ 0x24
 8007416:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800741a:	4686      	mov	lr, r0
 800741c:	4690      	mov	r8, r2
 800741e:	d801      	bhi.n	8007424 <_strtol_l.constprop.0+0x10>
 8007420:	2b01      	cmp	r3, #1
 8007422:	d106      	bne.n	8007432 <_strtol_l.constprop.0+0x1e>
 8007424:	f7fd fdc0 	bl	8004fa8 <__errno>
 8007428:	2316      	movs	r3, #22
 800742a:	6003      	str	r3, [r0, #0]
 800742c:	2000      	movs	r0, #0
 800742e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007432:	460d      	mov	r5, r1
 8007434:	4833      	ldr	r0, [pc, #204]	@ (8007504 <_strtol_l.constprop.0+0xf0>)
 8007436:	462a      	mov	r2, r5
 8007438:	f815 4b01 	ldrb.w	r4, [r5], #1
 800743c:	5d06      	ldrb	r6, [r0, r4]
 800743e:	f016 0608 	ands.w	r6, r6, #8
 8007442:	d1f8      	bne.n	8007436 <_strtol_l.constprop.0+0x22>
 8007444:	2c2d      	cmp	r4, #45	@ 0x2d
 8007446:	d12d      	bne.n	80074a4 <_strtol_l.constprop.0+0x90>
 8007448:	2601      	movs	r6, #1
 800744a:	782c      	ldrb	r4, [r5, #0]
 800744c:	1c95      	adds	r5, r2, #2
 800744e:	f033 0210 	bics.w	r2, r3, #16
 8007452:	d109      	bne.n	8007468 <_strtol_l.constprop.0+0x54>
 8007454:	2c30      	cmp	r4, #48	@ 0x30
 8007456:	d12a      	bne.n	80074ae <_strtol_l.constprop.0+0x9a>
 8007458:	782a      	ldrb	r2, [r5, #0]
 800745a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800745e:	2a58      	cmp	r2, #88	@ 0x58
 8007460:	d125      	bne.n	80074ae <_strtol_l.constprop.0+0x9a>
 8007462:	2310      	movs	r3, #16
 8007464:	786c      	ldrb	r4, [r5, #1]
 8007466:	3502      	adds	r5, #2
 8007468:	2200      	movs	r2, #0
 800746a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800746e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007472:	fbbc f9f3 	udiv	r9, ip, r3
 8007476:	4610      	mov	r0, r2
 8007478:	fb03 ca19 	mls	sl, r3, r9, ip
 800747c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007480:	2f09      	cmp	r7, #9
 8007482:	d81b      	bhi.n	80074bc <_strtol_l.constprop.0+0xa8>
 8007484:	463c      	mov	r4, r7
 8007486:	42a3      	cmp	r3, r4
 8007488:	dd27      	ble.n	80074da <_strtol_l.constprop.0+0xc6>
 800748a:	1c57      	adds	r7, r2, #1
 800748c:	d007      	beq.n	800749e <_strtol_l.constprop.0+0x8a>
 800748e:	4581      	cmp	r9, r0
 8007490:	d320      	bcc.n	80074d4 <_strtol_l.constprop.0+0xc0>
 8007492:	d101      	bne.n	8007498 <_strtol_l.constprop.0+0x84>
 8007494:	45a2      	cmp	sl, r4
 8007496:	db1d      	blt.n	80074d4 <_strtol_l.constprop.0+0xc0>
 8007498:	2201      	movs	r2, #1
 800749a:	fb00 4003 	mla	r0, r0, r3, r4
 800749e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074a2:	e7eb      	b.n	800747c <_strtol_l.constprop.0+0x68>
 80074a4:	2c2b      	cmp	r4, #43	@ 0x2b
 80074a6:	bf04      	itt	eq
 80074a8:	782c      	ldrbeq	r4, [r5, #0]
 80074aa:	1c95      	addeq	r5, r2, #2
 80074ac:	e7cf      	b.n	800744e <_strtol_l.constprop.0+0x3a>
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1da      	bne.n	8007468 <_strtol_l.constprop.0+0x54>
 80074b2:	2c30      	cmp	r4, #48	@ 0x30
 80074b4:	bf0c      	ite	eq
 80074b6:	2308      	moveq	r3, #8
 80074b8:	230a      	movne	r3, #10
 80074ba:	e7d5      	b.n	8007468 <_strtol_l.constprop.0+0x54>
 80074bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80074c0:	2f19      	cmp	r7, #25
 80074c2:	d801      	bhi.n	80074c8 <_strtol_l.constprop.0+0xb4>
 80074c4:	3c37      	subs	r4, #55	@ 0x37
 80074c6:	e7de      	b.n	8007486 <_strtol_l.constprop.0+0x72>
 80074c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80074cc:	2f19      	cmp	r7, #25
 80074ce:	d804      	bhi.n	80074da <_strtol_l.constprop.0+0xc6>
 80074d0:	3c57      	subs	r4, #87	@ 0x57
 80074d2:	e7d8      	b.n	8007486 <_strtol_l.constprop.0+0x72>
 80074d4:	f04f 32ff 	mov.w	r2, #4294967295
 80074d8:	e7e1      	b.n	800749e <_strtol_l.constprop.0+0x8a>
 80074da:	1c53      	adds	r3, r2, #1
 80074dc:	d108      	bne.n	80074f0 <_strtol_l.constprop.0+0xdc>
 80074de:	2322      	movs	r3, #34	@ 0x22
 80074e0:	4660      	mov	r0, ip
 80074e2:	f8ce 3000 	str.w	r3, [lr]
 80074e6:	f1b8 0f00 	cmp.w	r8, #0
 80074ea:	d0a0      	beq.n	800742e <_strtol_l.constprop.0+0x1a>
 80074ec:	1e69      	subs	r1, r5, #1
 80074ee:	e006      	b.n	80074fe <_strtol_l.constprop.0+0xea>
 80074f0:	b106      	cbz	r6, 80074f4 <_strtol_l.constprop.0+0xe0>
 80074f2:	4240      	negs	r0, r0
 80074f4:	f1b8 0f00 	cmp.w	r8, #0
 80074f8:	d099      	beq.n	800742e <_strtol_l.constprop.0+0x1a>
 80074fa:	2a00      	cmp	r2, #0
 80074fc:	d1f6      	bne.n	80074ec <_strtol_l.constprop.0+0xd8>
 80074fe:	f8c8 1000 	str.w	r1, [r8]
 8007502:	e794      	b.n	800742e <_strtol_l.constprop.0+0x1a>
 8007504:	08008999 	.word	0x08008999

08007508 <_strtol_r>:
 8007508:	f7ff bf84 	b.w	8007414 <_strtol_l.constprop.0>

0800750c <__ssputs_r>:
 800750c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007510:	461f      	mov	r7, r3
 8007512:	688e      	ldr	r6, [r1, #8]
 8007514:	4682      	mov	sl, r0
 8007516:	42be      	cmp	r6, r7
 8007518:	460c      	mov	r4, r1
 800751a:	4690      	mov	r8, r2
 800751c:	680b      	ldr	r3, [r1, #0]
 800751e:	d82d      	bhi.n	800757c <__ssputs_r+0x70>
 8007520:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007524:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007528:	d026      	beq.n	8007578 <__ssputs_r+0x6c>
 800752a:	6965      	ldr	r5, [r4, #20]
 800752c:	6909      	ldr	r1, [r1, #16]
 800752e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007532:	eba3 0901 	sub.w	r9, r3, r1
 8007536:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800753a:	1c7b      	adds	r3, r7, #1
 800753c:	444b      	add	r3, r9
 800753e:	106d      	asrs	r5, r5, #1
 8007540:	429d      	cmp	r5, r3
 8007542:	bf38      	it	cc
 8007544:	461d      	movcc	r5, r3
 8007546:	0553      	lsls	r3, r2, #21
 8007548:	d527      	bpl.n	800759a <__ssputs_r+0x8e>
 800754a:	4629      	mov	r1, r5
 800754c:	f7fe fc2e 	bl	8005dac <_malloc_r>
 8007550:	4606      	mov	r6, r0
 8007552:	b360      	cbz	r0, 80075ae <__ssputs_r+0xa2>
 8007554:	464a      	mov	r2, r9
 8007556:	6921      	ldr	r1, [r4, #16]
 8007558:	f000 fa14 	bl	8007984 <memcpy>
 800755c:	89a3      	ldrh	r3, [r4, #12]
 800755e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007562:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007566:	81a3      	strh	r3, [r4, #12]
 8007568:	6126      	str	r6, [r4, #16]
 800756a:	444e      	add	r6, r9
 800756c:	6026      	str	r6, [r4, #0]
 800756e:	463e      	mov	r6, r7
 8007570:	6165      	str	r5, [r4, #20]
 8007572:	eba5 0509 	sub.w	r5, r5, r9
 8007576:	60a5      	str	r5, [r4, #8]
 8007578:	42be      	cmp	r6, r7
 800757a:	d900      	bls.n	800757e <__ssputs_r+0x72>
 800757c:	463e      	mov	r6, r7
 800757e:	4632      	mov	r2, r6
 8007580:	4641      	mov	r1, r8
 8007582:	6820      	ldr	r0, [r4, #0]
 8007584:	f000 f9c2 	bl	800790c <memmove>
 8007588:	2000      	movs	r0, #0
 800758a:	68a3      	ldr	r3, [r4, #8]
 800758c:	1b9b      	subs	r3, r3, r6
 800758e:	60a3      	str	r3, [r4, #8]
 8007590:	6823      	ldr	r3, [r4, #0]
 8007592:	4433      	add	r3, r6
 8007594:	6023      	str	r3, [r4, #0]
 8007596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800759a:	462a      	mov	r2, r5
 800759c:	f000 fd83 	bl	80080a6 <_realloc_r>
 80075a0:	4606      	mov	r6, r0
 80075a2:	2800      	cmp	r0, #0
 80075a4:	d1e0      	bne.n	8007568 <__ssputs_r+0x5c>
 80075a6:	4650      	mov	r0, sl
 80075a8:	6921      	ldr	r1, [r4, #16]
 80075aa:	f7fe fb8d 	bl	8005cc8 <_free_r>
 80075ae:	230c      	movs	r3, #12
 80075b0:	f8ca 3000 	str.w	r3, [sl]
 80075b4:	89a3      	ldrh	r3, [r4, #12]
 80075b6:	f04f 30ff 	mov.w	r0, #4294967295
 80075ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075be:	81a3      	strh	r3, [r4, #12]
 80075c0:	e7e9      	b.n	8007596 <__ssputs_r+0x8a>
	...

080075c4 <_svfiprintf_r>:
 80075c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075c8:	4698      	mov	r8, r3
 80075ca:	898b      	ldrh	r3, [r1, #12]
 80075cc:	4607      	mov	r7, r0
 80075ce:	061b      	lsls	r3, r3, #24
 80075d0:	460d      	mov	r5, r1
 80075d2:	4614      	mov	r4, r2
 80075d4:	b09d      	sub	sp, #116	@ 0x74
 80075d6:	d510      	bpl.n	80075fa <_svfiprintf_r+0x36>
 80075d8:	690b      	ldr	r3, [r1, #16]
 80075da:	b973      	cbnz	r3, 80075fa <_svfiprintf_r+0x36>
 80075dc:	2140      	movs	r1, #64	@ 0x40
 80075de:	f7fe fbe5 	bl	8005dac <_malloc_r>
 80075e2:	6028      	str	r0, [r5, #0]
 80075e4:	6128      	str	r0, [r5, #16]
 80075e6:	b930      	cbnz	r0, 80075f6 <_svfiprintf_r+0x32>
 80075e8:	230c      	movs	r3, #12
 80075ea:	603b      	str	r3, [r7, #0]
 80075ec:	f04f 30ff 	mov.w	r0, #4294967295
 80075f0:	b01d      	add	sp, #116	@ 0x74
 80075f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075f6:	2340      	movs	r3, #64	@ 0x40
 80075f8:	616b      	str	r3, [r5, #20]
 80075fa:	2300      	movs	r3, #0
 80075fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80075fe:	2320      	movs	r3, #32
 8007600:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007604:	2330      	movs	r3, #48	@ 0x30
 8007606:	f04f 0901 	mov.w	r9, #1
 800760a:	f8cd 800c 	str.w	r8, [sp, #12]
 800760e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80077a8 <_svfiprintf_r+0x1e4>
 8007612:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007616:	4623      	mov	r3, r4
 8007618:	469a      	mov	sl, r3
 800761a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800761e:	b10a      	cbz	r2, 8007624 <_svfiprintf_r+0x60>
 8007620:	2a25      	cmp	r2, #37	@ 0x25
 8007622:	d1f9      	bne.n	8007618 <_svfiprintf_r+0x54>
 8007624:	ebba 0b04 	subs.w	fp, sl, r4
 8007628:	d00b      	beq.n	8007642 <_svfiprintf_r+0x7e>
 800762a:	465b      	mov	r3, fp
 800762c:	4622      	mov	r2, r4
 800762e:	4629      	mov	r1, r5
 8007630:	4638      	mov	r0, r7
 8007632:	f7ff ff6b 	bl	800750c <__ssputs_r>
 8007636:	3001      	adds	r0, #1
 8007638:	f000 80a7 	beq.w	800778a <_svfiprintf_r+0x1c6>
 800763c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800763e:	445a      	add	r2, fp
 8007640:	9209      	str	r2, [sp, #36]	@ 0x24
 8007642:	f89a 3000 	ldrb.w	r3, [sl]
 8007646:	2b00      	cmp	r3, #0
 8007648:	f000 809f 	beq.w	800778a <_svfiprintf_r+0x1c6>
 800764c:	2300      	movs	r3, #0
 800764e:	f04f 32ff 	mov.w	r2, #4294967295
 8007652:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007656:	f10a 0a01 	add.w	sl, sl, #1
 800765a:	9304      	str	r3, [sp, #16]
 800765c:	9307      	str	r3, [sp, #28]
 800765e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007662:	931a      	str	r3, [sp, #104]	@ 0x68
 8007664:	4654      	mov	r4, sl
 8007666:	2205      	movs	r2, #5
 8007668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800766c:	484e      	ldr	r0, [pc, #312]	@ (80077a8 <_svfiprintf_r+0x1e4>)
 800766e:	f7fd fcc8 	bl	8005002 <memchr>
 8007672:	9a04      	ldr	r2, [sp, #16]
 8007674:	b9d8      	cbnz	r0, 80076ae <_svfiprintf_r+0xea>
 8007676:	06d0      	lsls	r0, r2, #27
 8007678:	bf44      	itt	mi
 800767a:	2320      	movmi	r3, #32
 800767c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007680:	0711      	lsls	r1, r2, #28
 8007682:	bf44      	itt	mi
 8007684:	232b      	movmi	r3, #43	@ 0x2b
 8007686:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800768a:	f89a 3000 	ldrb.w	r3, [sl]
 800768e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007690:	d015      	beq.n	80076be <_svfiprintf_r+0xfa>
 8007692:	4654      	mov	r4, sl
 8007694:	2000      	movs	r0, #0
 8007696:	f04f 0c0a 	mov.w	ip, #10
 800769a:	9a07      	ldr	r2, [sp, #28]
 800769c:	4621      	mov	r1, r4
 800769e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076a2:	3b30      	subs	r3, #48	@ 0x30
 80076a4:	2b09      	cmp	r3, #9
 80076a6:	d94b      	bls.n	8007740 <_svfiprintf_r+0x17c>
 80076a8:	b1b0      	cbz	r0, 80076d8 <_svfiprintf_r+0x114>
 80076aa:	9207      	str	r2, [sp, #28]
 80076ac:	e014      	b.n	80076d8 <_svfiprintf_r+0x114>
 80076ae:	eba0 0308 	sub.w	r3, r0, r8
 80076b2:	fa09 f303 	lsl.w	r3, r9, r3
 80076b6:	4313      	orrs	r3, r2
 80076b8:	46a2      	mov	sl, r4
 80076ba:	9304      	str	r3, [sp, #16]
 80076bc:	e7d2      	b.n	8007664 <_svfiprintf_r+0xa0>
 80076be:	9b03      	ldr	r3, [sp, #12]
 80076c0:	1d19      	adds	r1, r3, #4
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	9103      	str	r1, [sp, #12]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	bfbb      	ittet	lt
 80076ca:	425b      	neglt	r3, r3
 80076cc:	f042 0202 	orrlt.w	r2, r2, #2
 80076d0:	9307      	strge	r3, [sp, #28]
 80076d2:	9307      	strlt	r3, [sp, #28]
 80076d4:	bfb8      	it	lt
 80076d6:	9204      	strlt	r2, [sp, #16]
 80076d8:	7823      	ldrb	r3, [r4, #0]
 80076da:	2b2e      	cmp	r3, #46	@ 0x2e
 80076dc:	d10a      	bne.n	80076f4 <_svfiprintf_r+0x130>
 80076de:	7863      	ldrb	r3, [r4, #1]
 80076e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80076e2:	d132      	bne.n	800774a <_svfiprintf_r+0x186>
 80076e4:	9b03      	ldr	r3, [sp, #12]
 80076e6:	3402      	adds	r4, #2
 80076e8:	1d1a      	adds	r2, r3, #4
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	9203      	str	r2, [sp, #12]
 80076ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076f2:	9305      	str	r3, [sp, #20]
 80076f4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80077ac <_svfiprintf_r+0x1e8>
 80076f8:	2203      	movs	r2, #3
 80076fa:	4650      	mov	r0, sl
 80076fc:	7821      	ldrb	r1, [r4, #0]
 80076fe:	f7fd fc80 	bl	8005002 <memchr>
 8007702:	b138      	cbz	r0, 8007714 <_svfiprintf_r+0x150>
 8007704:	2240      	movs	r2, #64	@ 0x40
 8007706:	9b04      	ldr	r3, [sp, #16]
 8007708:	eba0 000a 	sub.w	r0, r0, sl
 800770c:	4082      	lsls	r2, r0
 800770e:	4313      	orrs	r3, r2
 8007710:	3401      	adds	r4, #1
 8007712:	9304      	str	r3, [sp, #16]
 8007714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007718:	2206      	movs	r2, #6
 800771a:	4825      	ldr	r0, [pc, #148]	@ (80077b0 <_svfiprintf_r+0x1ec>)
 800771c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007720:	f7fd fc6f 	bl	8005002 <memchr>
 8007724:	2800      	cmp	r0, #0
 8007726:	d036      	beq.n	8007796 <_svfiprintf_r+0x1d2>
 8007728:	4b22      	ldr	r3, [pc, #136]	@ (80077b4 <_svfiprintf_r+0x1f0>)
 800772a:	bb1b      	cbnz	r3, 8007774 <_svfiprintf_r+0x1b0>
 800772c:	9b03      	ldr	r3, [sp, #12]
 800772e:	3307      	adds	r3, #7
 8007730:	f023 0307 	bic.w	r3, r3, #7
 8007734:	3308      	adds	r3, #8
 8007736:	9303      	str	r3, [sp, #12]
 8007738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800773a:	4433      	add	r3, r6
 800773c:	9309      	str	r3, [sp, #36]	@ 0x24
 800773e:	e76a      	b.n	8007616 <_svfiprintf_r+0x52>
 8007740:	460c      	mov	r4, r1
 8007742:	2001      	movs	r0, #1
 8007744:	fb0c 3202 	mla	r2, ip, r2, r3
 8007748:	e7a8      	b.n	800769c <_svfiprintf_r+0xd8>
 800774a:	2300      	movs	r3, #0
 800774c:	f04f 0c0a 	mov.w	ip, #10
 8007750:	4619      	mov	r1, r3
 8007752:	3401      	adds	r4, #1
 8007754:	9305      	str	r3, [sp, #20]
 8007756:	4620      	mov	r0, r4
 8007758:	f810 2b01 	ldrb.w	r2, [r0], #1
 800775c:	3a30      	subs	r2, #48	@ 0x30
 800775e:	2a09      	cmp	r2, #9
 8007760:	d903      	bls.n	800776a <_svfiprintf_r+0x1a6>
 8007762:	2b00      	cmp	r3, #0
 8007764:	d0c6      	beq.n	80076f4 <_svfiprintf_r+0x130>
 8007766:	9105      	str	r1, [sp, #20]
 8007768:	e7c4      	b.n	80076f4 <_svfiprintf_r+0x130>
 800776a:	4604      	mov	r4, r0
 800776c:	2301      	movs	r3, #1
 800776e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007772:	e7f0      	b.n	8007756 <_svfiprintf_r+0x192>
 8007774:	ab03      	add	r3, sp, #12
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	462a      	mov	r2, r5
 800777a:	4638      	mov	r0, r7
 800777c:	4b0e      	ldr	r3, [pc, #56]	@ (80077b8 <_svfiprintf_r+0x1f4>)
 800777e:	a904      	add	r1, sp, #16
 8007780:	f7fc fccc 	bl	800411c <_printf_float>
 8007784:	1c42      	adds	r2, r0, #1
 8007786:	4606      	mov	r6, r0
 8007788:	d1d6      	bne.n	8007738 <_svfiprintf_r+0x174>
 800778a:	89ab      	ldrh	r3, [r5, #12]
 800778c:	065b      	lsls	r3, r3, #25
 800778e:	f53f af2d 	bmi.w	80075ec <_svfiprintf_r+0x28>
 8007792:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007794:	e72c      	b.n	80075f0 <_svfiprintf_r+0x2c>
 8007796:	ab03      	add	r3, sp, #12
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	462a      	mov	r2, r5
 800779c:	4638      	mov	r0, r7
 800779e:	4b06      	ldr	r3, [pc, #24]	@ (80077b8 <_svfiprintf_r+0x1f4>)
 80077a0:	a904      	add	r1, sp, #16
 80077a2:	f7fc ff59 	bl	8004658 <_printf_i>
 80077a6:	e7ed      	b.n	8007784 <_svfiprintf_r+0x1c0>
 80077a8:	08008a99 	.word	0x08008a99
 80077ac:	08008a9f 	.word	0x08008a9f
 80077b0:	08008aa3 	.word	0x08008aa3
 80077b4:	0800411d 	.word	0x0800411d
 80077b8:	0800750d 	.word	0x0800750d

080077bc <__sflush_r>:
 80077bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077c2:	0716      	lsls	r6, r2, #28
 80077c4:	4605      	mov	r5, r0
 80077c6:	460c      	mov	r4, r1
 80077c8:	d454      	bmi.n	8007874 <__sflush_r+0xb8>
 80077ca:	684b      	ldr	r3, [r1, #4]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	dc02      	bgt.n	80077d6 <__sflush_r+0x1a>
 80077d0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	dd48      	ble.n	8007868 <__sflush_r+0xac>
 80077d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077d8:	2e00      	cmp	r6, #0
 80077da:	d045      	beq.n	8007868 <__sflush_r+0xac>
 80077dc:	2300      	movs	r3, #0
 80077de:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077e2:	682f      	ldr	r7, [r5, #0]
 80077e4:	6a21      	ldr	r1, [r4, #32]
 80077e6:	602b      	str	r3, [r5, #0]
 80077e8:	d030      	beq.n	800784c <__sflush_r+0x90>
 80077ea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077ec:	89a3      	ldrh	r3, [r4, #12]
 80077ee:	0759      	lsls	r1, r3, #29
 80077f0:	d505      	bpl.n	80077fe <__sflush_r+0x42>
 80077f2:	6863      	ldr	r3, [r4, #4]
 80077f4:	1ad2      	subs	r2, r2, r3
 80077f6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80077f8:	b10b      	cbz	r3, 80077fe <__sflush_r+0x42>
 80077fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077fc:	1ad2      	subs	r2, r2, r3
 80077fe:	2300      	movs	r3, #0
 8007800:	4628      	mov	r0, r5
 8007802:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007804:	6a21      	ldr	r1, [r4, #32]
 8007806:	47b0      	blx	r6
 8007808:	1c43      	adds	r3, r0, #1
 800780a:	89a3      	ldrh	r3, [r4, #12]
 800780c:	d106      	bne.n	800781c <__sflush_r+0x60>
 800780e:	6829      	ldr	r1, [r5, #0]
 8007810:	291d      	cmp	r1, #29
 8007812:	d82b      	bhi.n	800786c <__sflush_r+0xb0>
 8007814:	4a28      	ldr	r2, [pc, #160]	@ (80078b8 <__sflush_r+0xfc>)
 8007816:	410a      	asrs	r2, r1
 8007818:	07d6      	lsls	r6, r2, #31
 800781a:	d427      	bmi.n	800786c <__sflush_r+0xb0>
 800781c:	2200      	movs	r2, #0
 800781e:	6062      	str	r2, [r4, #4]
 8007820:	6922      	ldr	r2, [r4, #16]
 8007822:	04d9      	lsls	r1, r3, #19
 8007824:	6022      	str	r2, [r4, #0]
 8007826:	d504      	bpl.n	8007832 <__sflush_r+0x76>
 8007828:	1c42      	adds	r2, r0, #1
 800782a:	d101      	bne.n	8007830 <__sflush_r+0x74>
 800782c:	682b      	ldr	r3, [r5, #0]
 800782e:	b903      	cbnz	r3, 8007832 <__sflush_r+0x76>
 8007830:	6560      	str	r0, [r4, #84]	@ 0x54
 8007832:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007834:	602f      	str	r7, [r5, #0]
 8007836:	b1b9      	cbz	r1, 8007868 <__sflush_r+0xac>
 8007838:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800783c:	4299      	cmp	r1, r3
 800783e:	d002      	beq.n	8007846 <__sflush_r+0x8a>
 8007840:	4628      	mov	r0, r5
 8007842:	f7fe fa41 	bl	8005cc8 <_free_r>
 8007846:	2300      	movs	r3, #0
 8007848:	6363      	str	r3, [r4, #52]	@ 0x34
 800784a:	e00d      	b.n	8007868 <__sflush_r+0xac>
 800784c:	2301      	movs	r3, #1
 800784e:	4628      	mov	r0, r5
 8007850:	47b0      	blx	r6
 8007852:	4602      	mov	r2, r0
 8007854:	1c50      	adds	r0, r2, #1
 8007856:	d1c9      	bne.n	80077ec <__sflush_r+0x30>
 8007858:	682b      	ldr	r3, [r5, #0]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d0c6      	beq.n	80077ec <__sflush_r+0x30>
 800785e:	2b1d      	cmp	r3, #29
 8007860:	d001      	beq.n	8007866 <__sflush_r+0xaa>
 8007862:	2b16      	cmp	r3, #22
 8007864:	d11d      	bne.n	80078a2 <__sflush_r+0xe6>
 8007866:	602f      	str	r7, [r5, #0]
 8007868:	2000      	movs	r0, #0
 800786a:	e021      	b.n	80078b0 <__sflush_r+0xf4>
 800786c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007870:	b21b      	sxth	r3, r3
 8007872:	e01a      	b.n	80078aa <__sflush_r+0xee>
 8007874:	690f      	ldr	r7, [r1, #16]
 8007876:	2f00      	cmp	r7, #0
 8007878:	d0f6      	beq.n	8007868 <__sflush_r+0xac>
 800787a:	0793      	lsls	r3, r2, #30
 800787c:	bf18      	it	ne
 800787e:	2300      	movne	r3, #0
 8007880:	680e      	ldr	r6, [r1, #0]
 8007882:	bf08      	it	eq
 8007884:	694b      	ldreq	r3, [r1, #20]
 8007886:	1bf6      	subs	r6, r6, r7
 8007888:	600f      	str	r7, [r1, #0]
 800788a:	608b      	str	r3, [r1, #8]
 800788c:	2e00      	cmp	r6, #0
 800788e:	ddeb      	ble.n	8007868 <__sflush_r+0xac>
 8007890:	4633      	mov	r3, r6
 8007892:	463a      	mov	r2, r7
 8007894:	4628      	mov	r0, r5
 8007896:	6a21      	ldr	r1, [r4, #32]
 8007898:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800789c:	47e0      	blx	ip
 800789e:	2800      	cmp	r0, #0
 80078a0:	dc07      	bgt.n	80078b2 <__sflush_r+0xf6>
 80078a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078aa:	f04f 30ff 	mov.w	r0, #4294967295
 80078ae:	81a3      	strh	r3, [r4, #12]
 80078b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078b2:	4407      	add	r7, r0
 80078b4:	1a36      	subs	r6, r6, r0
 80078b6:	e7e9      	b.n	800788c <__sflush_r+0xd0>
 80078b8:	dfbffffe 	.word	0xdfbffffe

080078bc <_fflush_r>:
 80078bc:	b538      	push	{r3, r4, r5, lr}
 80078be:	690b      	ldr	r3, [r1, #16]
 80078c0:	4605      	mov	r5, r0
 80078c2:	460c      	mov	r4, r1
 80078c4:	b913      	cbnz	r3, 80078cc <_fflush_r+0x10>
 80078c6:	2500      	movs	r5, #0
 80078c8:	4628      	mov	r0, r5
 80078ca:	bd38      	pop	{r3, r4, r5, pc}
 80078cc:	b118      	cbz	r0, 80078d6 <_fflush_r+0x1a>
 80078ce:	6a03      	ldr	r3, [r0, #32]
 80078d0:	b90b      	cbnz	r3, 80078d6 <_fflush_r+0x1a>
 80078d2:	f7fd fa7d 	bl	8004dd0 <__sinit>
 80078d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d0f3      	beq.n	80078c6 <_fflush_r+0xa>
 80078de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078e0:	07d0      	lsls	r0, r2, #31
 80078e2:	d404      	bmi.n	80078ee <_fflush_r+0x32>
 80078e4:	0599      	lsls	r1, r3, #22
 80078e6:	d402      	bmi.n	80078ee <_fflush_r+0x32>
 80078e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078ea:	f7fd fb88 	bl	8004ffe <__retarget_lock_acquire_recursive>
 80078ee:	4628      	mov	r0, r5
 80078f0:	4621      	mov	r1, r4
 80078f2:	f7ff ff63 	bl	80077bc <__sflush_r>
 80078f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078f8:	4605      	mov	r5, r0
 80078fa:	07da      	lsls	r2, r3, #31
 80078fc:	d4e4      	bmi.n	80078c8 <_fflush_r+0xc>
 80078fe:	89a3      	ldrh	r3, [r4, #12]
 8007900:	059b      	lsls	r3, r3, #22
 8007902:	d4e1      	bmi.n	80078c8 <_fflush_r+0xc>
 8007904:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007906:	f7fd fb7b 	bl	8005000 <__retarget_lock_release_recursive>
 800790a:	e7dd      	b.n	80078c8 <_fflush_r+0xc>

0800790c <memmove>:
 800790c:	4288      	cmp	r0, r1
 800790e:	b510      	push	{r4, lr}
 8007910:	eb01 0402 	add.w	r4, r1, r2
 8007914:	d902      	bls.n	800791c <memmove+0x10>
 8007916:	4284      	cmp	r4, r0
 8007918:	4623      	mov	r3, r4
 800791a:	d807      	bhi.n	800792c <memmove+0x20>
 800791c:	1e43      	subs	r3, r0, #1
 800791e:	42a1      	cmp	r1, r4
 8007920:	d008      	beq.n	8007934 <memmove+0x28>
 8007922:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007926:	f803 2f01 	strb.w	r2, [r3, #1]!
 800792a:	e7f8      	b.n	800791e <memmove+0x12>
 800792c:	4601      	mov	r1, r0
 800792e:	4402      	add	r2, r0
 8007930:	428a      	cmp	r2, r1
 8007932:	d100      	bne.n	8007936 <memmove+0x2a>
 8007934:	bd10      	pop	{r4, pc}
 8007936:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800793a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800793e:	e7f7      	b.n	8007930 <memmove+0x24>

08007940 <strncmp>:
 8007940:	b510      	push	{r4, lr}
 8007942:	b16a      	cbz	r2, 8007960 <strncmp+0x20>
 8007944:	3901      	subs	r1, #1
 8007946:	1884      	adds	r4, r0, r2
 8007948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800794c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007950:	429a      	cmp	r2, r3
 8007952:	d103      	bne.n	800795c <strncmp+0x1c>
 8007954:	42a0      	cmp	r0, r4
 8007956:	d001      	beq.n	800795c <strncmp+0x1c>
 8007958:	2a00      	cmp	r2, #0
 800795a:	d1f5      	bne.n	8007948 <strncmp+0x8>
 800795c:	1ad0      	subs	r0, r2, r3
 800795e:	bd10      	pop	{r4, pc}
 8007960:	4610      	mov	r0, r2
 8007962:	e7fc      	b.n	800795e <strncmp+0x1e>

08007964 <_sbrk_r>:
 8007964:	b538      	push	{r3, r4, r5, lr}
 8007966:	2300      	movs	r3, #0
 8007968:	4d05      	ldr	r5, [pc, #20]	@ (8007980 <_sbrk_r+0x1c>)
 800796a:	4604      	mov	r4, r0
 800796c:	4608      	mov	r0, r1
 800796e:	602b      	str	r3, [r5, #0]
 8007970:	f7fa f8fa 	bl	8001b68 <_sbrk>
 8007974:	1c43      	adds	r3, r0, #1
 8007976:	d102      	bne.n	800797e <_sbrk_r+0x1a>
 8007978:	682b      	ldr	r3, [r5, #0]
 800797a:	b103      	cbz	r3, 800797e <_sbrk_r+0x1a>
 800797c:	6023      	str	r3, [r4, #0]
 800797e:	bd38      	pop	{r3, r4, r5, pc}
 8007980:	2000041c 	.word	0x2000041c

08007984 <memcpy>:
 8007984:	440a      	add	r2, r1
 8007986:	4291      	cmp	r1, r2
 8007988:	f100 33ff 	add.w	r3, r0, #4294967295
 800798c:	d100      	bne.n	8007990 <memcpy+0xc>
 800798e:	4770      	bx	lr
 8007990:	b510      	push	{r4, lr}
 8007992:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007996:	4291      	cmp	r1, r2
 8007998:	f803 4f01 	strb.w	r4, [r3, #1]!
 800799c:	d1f9      	bne.n	8007992 <memcpy+0xe>
 800799e:	bd10      	pop	{r4, pc}

080079a0 <nan>:
 80079a0:	2000      	movs	r0, #0
 80079a2:	4901      	ldr	r1, [pc, #4]	@ (80079a8 <nan+0x8>)
 80079a4:	4770      	bx	lr
 80079a6:	bf00      	nop
 80079a8:	7ff80000 	.word	0x7ff80000

080079ac <__assert_func>:
 80079ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079ae:	4614      	mov	r4, r2
 80079b0:	461a      	mov	r2, r3
 80079b2:	4b09      	ldr	r3, [pc, #36]	@ (80079d8 <__assert_func+0x2c>)
 80079b4:	4605      	mov	r5, r0
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	68d8      	ldr	r0, [r3, #12]
 80079ba:	b954      	cbnz	r4, 80079d2 <__assert_func+0x26>
 80079bc:	4b07      	ldr	r3, [pc, #28]	@ (80079dc <__assert_func+0x30>)
 80079be:	461c      	mov	r4, r3
 80079c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079c4:	9100      	str	r1, [sp, #0]
 80079c6:	462b      	mov	r3, r5
 80079c8:	4905      	ldr	r1, [pc, #20]	@ (80079e0 <__assert_func+0x34>)
 80079ca:	f000 fba7 	bl	800811c <fiprintf>
 80079ce:	f000 fbb7 	bl	8008140 <abort>
 80079d2:	4b04      	ldr	r3, [pc, #16]	@ (80079e4 <__assert_func+0x38>)
 80079d4:	e7f4      	b.n	80079c0 <__assert_func+0x14>
 80079d6:	bf00      	nop
 80079d8:	2000001c 	.word	0x2000001c
 80079dc:	08008aed 	.word	0x08008aed
 80079e0:	08008abf 	.word	0x08008abf
 80079e4:	08008ab2 	.word	0x08008ab2

080079e8 <_calloc_r>:
 80079e8:	b570      	push	{r4, r5, r6, lr}
 80079ea:	fba1 5402 	umull	r5, r4, r1, r2
 80079ee:	b93c      	cbnz	r4, 8007a00 <_calloc_r+0x18>
 80079f0:	4629      	mov	r1, r5
 80079f2:	f7fe f9db 	bl	8005dac <_malloc_r>
 80079f6:	4606      	mov	r6, r0
 80079f8:	b928      	cbnz	r0, 8007a06 <_calloc_r+0x1e>
 80079fa:	2600      	movs	r6, #0
 80079fc:	4630      	mov	r0, r6
 80079fe:	bd70      	pop	{r4, r5, r6, pc}
 8007a00:	220c      	movs	r2, #12
 8007a02:	6002      	str	r2, [r0, #0]
 8007a04:	e7f9      	b.n	80079fa <_calloc_r+0x12>
 8007a06:	462a      	mov	r2, r5
 8007a08:	4621      	mov	r1, r4
 8007a0a:	f7fd fa7a 	bl	8004f02 <memset>
 8007a0e:	e7f5      	b.n	80079fc <_calloc_r+0x14>

08007a10 <rshift>:
 8007a10:	6903      	ldr	r3, [r0, #16]
 8007a12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007a1a:	f100 0414 	add.w	r4, r0, #20
 8007a1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007a22:	dd46      	ble.n	8007ab2 <rshift+0xa2>
 8007a24:	f011 011f 	ands.w	r1, r1, #31
 8007a28:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007a2c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007a30:	d10c      	bne.n	8007a4c <rshift+0x3c>
 8007a32:	4629      	mov	r1, r5
 8007a34:	f100 0710 	add.w	r7, r0, #16
 8007a38:	42b1      	cmp	r1, r6
 8007a3a:	d335      	bcc.n	8007aa8 <rshift+0x98>
 8007a3c:	1a9b      	subs	r3, r3, r2
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	1eea      	subs	r2, r5, #3
 8007a42:	4296      	cmp	r6, r2
 8007a44:	bf38      	it	cc
 8007a46:	2300      	movcc	r3, #0
 8007a48:	4423      	add	r3, r4
 8007a4a:	e015      	b.n	8007a78 <rshift+0x68>
 8007a4c:	46a1      	mov	r9, r4
 8007a4e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007a52:	f1c1 0820 	rsb	r8, r1, #32
 8007a56:	40cf      	lsrs	r7, r1
 8007a58:	f105 0e04 	add.w	lr, r5, #4
 8007a5c:	4576      	cmp	r6, lr
 8007a5e:	46f4      	mov	ip, lr
 8007a60:	d816      	bhi.n	8007a90 <rshift+0x80>
 8007a62:	1a9a      	subs	r2, r3, r2
 8007a64:	0092      	lsls	r2, r2, #2
 8007a66:	3a04      	subs	r2, #4
 8007a68:	3501      	adds	r5, #1
 8007a6a:	42ae      	cmp	r6, r5
 8007a6c:	bf38      	it	cc
 8007a6e:	2200      	movcc	r2, #0
 8007a70:	18a3      	adds	r3, r4, r2
 8007a72:	50a7      	str	r7, [r4, r2]
 8007a74:	b107      	cbz	r7, 8007a78 <rshift+0x68>
 8007a76:	3304      	adds	r3, #4
 8007a78:	42a3      	cmp	r3, r4
 8007a7a:	eba3 0204 	sub.w	r2, r3, r4
 8007a7e:	bf08      	it	eq
 8007a80:	2300      	moveq	r3, #0
 8007a82:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007a86:	6102      	str	r2, [r0, #16]
 8007a88:	bf08      	it	eq
 8007a8a:	6143      	streq	r3, [r0, #20]
 8007a8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a90:	f8dc c000 	ldr.w	ip, [ip]
 8007a94:	fa0c fc08 	lsl.w	ip, ip, r8
 8007a98:	ea4c 0707 	orr.w	r7, ip, r7
 8007a9c:	f849 7b04 	str.w	r7, [r9], #4
 8007aa0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007aa4:	40cf      	lsrs	r7, r1
 8007aa6:	e7d9      	b.n	8007a5c <rshift+0x4c>
 8007aa8:	f851 cb04 	ldr.w	ip, [r1], #4
 8007aac:	f847 cf04 	str.w	ip, [r7, #4]!
 8007ab0:	e7c2      	b.n	8007a38 <rshift+0x28>
 8007ab2:	4623      	mov	r3, r4
 8007ab4:	e7e0      	b.n	8007a78 <rshift+0x68>

08007ab6 <__hexdig_fun>:
 8007ab6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007aba:	2b09      	cmp	r3, #9
 8007abc:	d802      	bhi.n	8007ac4 <__hexdig_fun+0xe>
 8007abe:	3820      	subs	r0, #32
 8007ac0:	b2c0      	uxtb	r0, r0
 8007ac2:	4770      	bx	lr
 8007ac4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007ac8:	2b05      	cmp	r3, #5
 8007aca:	d801      	bhi.n	8007ad0 <__hexdig_fun+0x1a>
 8007acc:	3847      	subs	r0, #71	@ 0x47
 8007ace:	e7f7      	b.n	8007ac0 <__hexdig_fun+0xa>
 8007ad0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007ad4:	2b05      	cmp	r3, #5
 8007ad6:	d801      	bhi.n	8007adc <__hexdig_fun+0x26>
 8007ad8:	3827      	subs	r0, #39	@ 0x27
 8007ada:	e7f1      	b.n	8007ac0 <__hexdig_fun+0xa>
 8007adc:	2000      	movs	r0, #0
 8007ade:	4770      	bx	lr

08007ae0 <__gethex>:
 8007ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae4:	468a      	mov	sl, r1
 8007ae6:	4690      	mov	r8, r2
 8007ae8:	b085      	sub	sp, #20
 8007aea:	9302      	str	r3, [sp, #8]
 8007aec:	680b      	ldr	r3, [r1, #0]
 8007aee:	9001      	str	r0, [sp, #4]
 8007af0:	1c9c      	adds	r4, r3, #2
 8007af2:	46a1      	mov	r9, r4
 8007af4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007af8:	2830      	cmp	r0, #48	@ 0x30
 8007afa:	d0fa      	beq.n	8007af2 <__gethex+0x12>
 8007afc:	eba9 0303 	sub.w	r3, r9, r3
 8007b00:	f1a3 0b02 	sub.w	fp, r3, #2
 8007b04:	f7ff ffd7 	bl	8007ab6 <__hexdig_fun>
 8007b08:	4605      	mov	r5, r0
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	d168      	bne.n	8007be0 <__gethex+0x100>
 8007b0e:	2201      	movs	r2, #1
 8007b10:	4648      	mov	r0, r9
 8007b12:	499f      	ldr	r1, [pc, #636]	@ (8007d90 <__gethex+0x2b0>)
 8007b14:	f7ff ff14 	bl	8007940 <strncmp>
 8007b18:	4607      	mov	r7, r0
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	d167      	bne.n	8007bee <__gethex+0x10e>
 8007b1e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007b22:	4626      	mov	r6, r4
 8007b24:	f7ff ffc7 	bl	8007ab6 <__hexdig_fun>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	d062      	beq.n	8007bf2 <__gethex+0x112>
 8007b2c:	4623      	mov	r3, r4
 8007b2e:	7818      	ldrb	r0, [r3, #0]
 8007b30:	4699      	mov	r9, r3
 8007b32:	2830      	cmp	r0, #48	@ 0x30
 8007b34:	f103 0301 	add.w	r3, r3, #1
 8007b38:	d0f9      	beq.n	8007b2e <__gethex+0x4e>
 8007b3a:	f7ff ffbc 	bl	8007ab6 <__hexdig_fun>
 8007b3e:	fab0 f580 	clz	r5, r0
 8007b42:	f04f 0b01 	mov.w	fp, #1
 8007b46:	096d      	lsrs	r5, r5, #5
 8007b48:	464a      	mov	r2, r9
 8007b4a:	4616      	mov	r6, r2
 8007b4c:	7830      	ldrb	r0, [r6, #0]
 8007b4e:	3201      	adds	r2, #1
 8007b50:	f7ff ffb1 	bl	8007ab6 <__hexdig_fun>
 8007b54:	2800      	cmp	r0, #0
 8007b56:	d1f8      	bne.n	8007b4a <__gethex+0x6a>
 8007b58:	2201      	movs	r2, #1
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	498c      	ldr	r1, [pc, #560]	@ (8007d90 <__gethex+0x2b0>)
 8007b5e:	f7ff feef 	bl	8007940 <strncmp>
 8007b62:	2800      	cmp	r0, #0
 8007b64:	d13f      	bne.n	8007be6 <__gethex+0x106>
 8007b66:	b944      	cbnz	r4, 8007b7a <__gethex+0x9a>
 8007b68:	1c74      	adds	r4, r6, #1
 8007b6a:	4622      	mov	r2, r4
 8007b6c:	4616      	mov	r6, r2
 8007b6e:	7830      	ldrb	r0, [r6, #0]
 8007b70:	3201      	adds	r2, #1
 8007b72:	f7ff ffa0 	bl	8007ab6 <__hexdig_fun>
 8007b76:	2800      	cmp	r0, #0
 8007b78:	d1f8      	bne.n	8007b6c <__gethex+0x8c>
 8007b7a:	1ba4      	subs	r4, r4, r6
 8007b7c:	00a7      	lsls	r7, r4, #2
 8007b7e:	7833      	ldrb	r3, [r6, #0]
 8007b80:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007b84:	2b50      	cmp	r3, #80	@ 0x50
 8007b86:	d13e      	bne.n	8007c06 <__gethex+0x126>
 8007b88:	7873      	ldrb	r3, [r6, #1]
 8007b8a:	2b2b      	cmp	r3, #43	@ 0x2b
 8007b8c:	d033      	beq.n	8007bf6 <__gethex+0x116>
 8007b8e:	2b2d      	cmp	r3, #45	@ 0x2d
 8007b90:	d034      	beq.n	8007bfc <__gethex+0x11c>
 8007b92:	2400      	movs	r4, #0
 8007b94:	1c71      	adds	r1, r6, #1
 8007b96:	7808      	ldrb	r0, [r1, #0]
 8007b98:	f7ff ff8d 	bl	8007ab6 <__hexdig_fun>
 8007b9c:	1e43      	subs	r3, r0, #1
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	2b18      	cmp	r3, #24
 8007ba2:	d830      	bhi.n	8007c06 <__gethex+0x126>
 8007ba4:	f1a0 0210 	sub.w	r2, r0, #16
 8007ba8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007bac:	f7ff ff83 	bl	8007ab6 <__hexdig_fun>
 8007bb0:	f100 3cff 	add.w	ip, r0, #4294967295
 8007bb4:	fa5f fc8c 	uxtb.w	ip, ip
 8007bb8:	f1bc 0f18 	cmp.w	ip, #24
 8007bbc:	f04f 030a 	mov.w	r3, #10
 8007bc0:	d91e      	bls.n	8007c00 <__gethex+0x120>
 8007bc2:	b104      	cbz	r4, 8007bc6 <__gethex+0xe6>
 8007bc4:	4252      	negs	r2, r2
 8007bc6:	4417      	add	r7, r2
 8007bc8:	f8ca 1000 	str.w	r1, [sl]
 8007bcc:	b1ed      	cbz	r5, 8007c0a <__gethex+0x12a>
 8007bce:	f1bb 0f00 	cmp.w	fp, #0
 8007bd2:	bf0c      	ite	eq
 8007bd4:	2506      	moveq	r5, #6
 8007bd6:	2500      	movne	r5, #0
 8007bd8:	4628      	mov	r0, r5
 8007bda:	b005      	add	sp, #20
 8007bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be0:	2500      	movs	r5, #0
 8007be2:	462c      	mov	r4, r5
 8007be4:	e7b0      	b.n	8007b48 <__gethex+0x68>
 8007be6:	2c00      	cmp	r4, #0
 8007be8:	d1c7      	bne.n	8007b7a <__gethex+0x9a>
 8007bea:	4627      	mov	r7, r4
 8007bec:	e7c7      	b.n	8007b7e <__gethex+0x9e>
 8007bee:	464e      	mov	r6, r9
 8007bf0:	462f      	mov	r7, r5
 8007bf2:	2501      	movs	r5, #1
 8007bf4:	e7c3      	b.n	8007b7e <__gethex+0x9e>
 8007bf6:	2400      	movs	r4, #0
 8007bf8:	1cb1      	adds	r1, r6, #2
 8007bfa:	e7cc      	b.n	8007b96 <__gethex+0xb6>
 8007bfc:	2401      	movs	r4, #1
 8007bfe:	e7fb      	b.n	8007bf8 <__gethex+0x118>
 8007c00:	fb03 0002 	mla	r0, r3, r2, r0
 8007c04:	e7ce      	b.n	8007ba4 <__gethex+0xc4>
 8007c06:	4631      	mov	r1, r6
 8007c08:	e7de      	b.n	8007bc8 <__gethex+0xe8>
 8007c0a:	4629      	mov	r1, r5
 8007c0c:	eba6 0309 	sub.w	r3, r6, r9
 8007c10:	3b01      	subs	r3, #1
 8007c12:	2b07      	cmp	r3, #7
 8007c14:	dc0a      	bgt.n	8007c2c <__gethex+0x14c>
 8007c16:	9801      	ldr	r0, [sp, #4]
 8007c18:	f7fe f954 	bl	8005ec4 <_Balloc>
 8007c1c:	4604      	mov	r4, r0
 8007c1e:	b940      	cbnz	r0, 8007c32 <__gethex+0x152>
 8007c20:	4602      	mov	r2, r0
 8007c22:	21e4      	movs	r1, #228	@ 0xe4
 8007c24:	4b5b      	ldr	r3, [pc, #364]	@ (8007d94 <__gethex+0x2b4>)
 8007c26:	485c      	ldr	r0, [pc, #368]	@ (8007d98 <__gethex+0x2b8>)
 8007c28:	f7ff fec0 	bl	80079ac <__assert_func>
 8007c2c:	3101      	adds	r1, #1
 8007c2e:	105b      	asrs	r3, r3, #1
 8007c30:	e7ef      	b.n	8007c12 <__gethex+0x132>
 8007c32:	2300      	movs	r3, #0
 8007c34:	f100 0a14 	add.w	sl, r0, #20
 8007c38:	4655      	mov	r5, sl
 8007c3a:	469b      	mov	fp, r3
 8007c3c:	45b1      	cmp	r9, r6
 8007c3e:	d337      	bcc.n	8007cb0 <__gethex+0x1d0>
 8007c40:	f845 bb04 	str.w	fp, [r5], #4
 8007c44:	eba5 050a 	sub.w	r5, r5, sl
 8007c48:	10ad      	asrs	r5, r5, #2
 8007c4a:	6125      	str	r5, [r4, #16]
 8007c4c:	4658      	mov	r0, fp
 8007c4e:	f7fe fa2b 	bl	80060a8 <__hi0bits>
 8007c52:	016d      	lsls	r5, r5, #5
 8007c54:	f8d8 6000 	ldr.w	r6, [r8]
 8007c58:	1a2d      	subs	r5, r5, r0
 8007c5a:	42b5      	cmp	r5, r6
 8007c5c:	dd54      	ble.n	8007d08 <__gethex+0x228>
 8007c5e:	1bad      	subs	r5, r5, r6
 8007c60:	4629      	mov	r1, r5
 8007c62:	4620      	mov	r0, r4
 8007c64:	f7fe fdb3 	bl	80067ce <__any_on>
 8007c68:	4681      	mov	r9, r0
 8007c6a:	b178      	cbz	r0, 8007c8c <__gethex+0x1ac>
 8007c6c:	f04f 0901 	mov.w	r9, #1
 8007c70:	1e6b      	subs	r3, r5, #1
 8007c72:	1159      	asrs	r1, r3, #5
 8007c74:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007c78:	f003 021f 	and.w	r2, r3, #31
 8007c7c:	fa09 f202 	lsl.w	r2, r9, r2
 8007c80:	420a      	tst	r2, r1
 8007c82:	d003      	beq.n	8007c8c <__gethex+0x1ac>
 8007c84:	454b      	cmp	r3, r9
 8007c86:	dc36      	bgt.n	8007cf6 <__gethex+0x216>
 8007c88:	f04f 0902 	mov.w	r9, #2
 8007c8c:	4629      	mov	r1, r5
 8007c8e:	4620      	mov	r0, r4
 8007c90:	f7ff febe 	bl	8007a10 <rshift>
 8007c94:	442f      	add	r7, r5
 8007c96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007c9a:	42bb      	cmp	r3, r7
 8007c9c:	da42      	bge.n	8007d24 <__gethex+0x244>
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	9801      	ldr	r0, [sp, #4]
 8007ca2:	f7fe f94f 	bl	8005f44 <_Bfree>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007caa:	25a3      	movs	r5, #163	@ 0xa3
 8007cac:	6013      	str	r3, [r2, #0]
 8007cae:	e793      	b.n	8007bd8 <__gethex+0xf8>
 8007cb0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007cb4:	2a2e      	cmp	r2, #46	@ 0x2e
 8007cb6:	d012      	beq.n	8007cde <__gethex+0x1fe>
 8007cb8:	2b20      	cmp	r3, #32
 8007cba:	d104      	bne.n	8007cc6 <__gethex+0x1e6>
 8007cbc:	f845 bb04 	str.w	fp, [r5], #4
 8007cc0:	f04f 0b00 	mov.w	fp, #0
 8007cc4:	465b      	mov	r3, fp
 8007cc6:	7830      	ldrb	r0, [r6, #0]
 8007cc8:	9303      	str	r3, [sp, #12]
 8007cca:	f7ff fef4 	bl	8007ab6 <__hexdig_fun>
 8007cce:	9b03      	ldr	r3, [sp, #12]
 8007cd0:	f000 000f 	and.w	r0, r0, #15
 8007cd4:	4098      	lsls	r0, r3
 8007cd6:	ea4b 0b00 	orr.w	fp, fp, r0
 8007cda:	3304      	adds	r3, #4
 8007cdc:	e7ae      	b.n	8007c3c <__gethex+0x15c>
 8007cde:	45b1      	cmp	r9, r6
 8007ce0:	d8ea      	bhi.n	8007cb8 <__gethex+0x1d8>
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	4630      	mov	r0, r6
 8007ce6:	492a      	ldr	r1, [pc, #168]	@ (8007d90 <__gethex+0x2b0>)
 8007ce8:	9303      	str	r3, [sp, #12]
 8007cea:	f7ff fe29 	bl	8007940 <strncmp>
 8007cee:	9b03      	ldr	r3, [sp, #12]
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	d1e1      	bne.n	8007cb8 <__gethex+0x1d8>
 8007cf4:	e7a2      	b.n	8007c3c <__gethex+0x15c>
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	1ea9      	subs	r1, r5, #2
 8007cfa:	f7fe fd68 	bl	80067ce <__any_on>
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	d0c2      	beq.n	8007c88 <__gethex+0x1a8>
 8007d02:	f04f 0903 	mov.w	r9, #3
 8007d06:	e7c1      	b.n	8007c8c <__gethex+0x1ac>
 8007d08:	da09      	bge.n	8007d1e <__gethex+0x23e>
 8007d0a:	1b75      	subs	r5, r6, r5
 8007d0c:	4621      	mov	r1, r4
 8007d0e:	462a      	mov	r2, r5
 8007d10:	9801      	ldr	r0, [sp, #4]
 8007d12:	f7fe fb2d 	bl	8006370 <__lshift>
 8007d16:	4604      	mov	r4, r0
 8007d18:	1b7f      	subs	r7, r7, r5
 8007d1a:	f100 0a14 	add.w	sl, r0, #20
 8007d1e:	f04f 0900 	mov.w	r9, #0
 8007d22:	e7b8      	b.n	8007c96 <__gethex+0x1b6>
 8007d24:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007d28:	42bd      	cmp	r5, r7
 8007d2a:	dd6f      	ble.n	8007e0c <__gethex+0x32c>
 8007d2c:	1bed      	subs	r5, r5, r7
 8007d2e:	42ae      	cmp	r6, r5
 8007d30:	dc34      	bgt.n	8007d9c <__gethex+0x2bc>
 8007d32:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007d36:	2b02      	cmp	r3, #2
 8007d38:	d022      	beq.n	8007d80 <__gethex+0x2a0>
 8007d3a:	2b03      	cmp	r3, #3
 8007d3c:	d024      	beq.n	8007d88 <__gethex+0x2a8>
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d115      	bne.n	8007d6e <__gethex+0x28e>
 8007d42:	42ae      	cmp	r6, r5
 8007d44:	d113      	bne.n	8007d6e <__gethex+0x28e>
 8007d46:	2e01      	cmp	r6, #1
 8007d48:	d10b      	bne.n	8007d62 <__gethex+0x282>
 8007d4a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007d4e:	9a02      	ldr	r2, [sp, #8]
 8007d50:	2562      	movs	r5, #98	@ 0x62
 8007d52:	6013      	str	r3, [r2, #0]
 8007d54:	2301      	movs	r3, #1
 8007d56:	6123      	str	r3, [r4, #16]
 8007d58:	f8ca 3000 	str.w	r3, [sl]
 8007d5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d5e:	601c      	str	r4, [r3, #0]
 8007d60:	e73a      	b.n	8007bd8 <__gethex+0xf8>
 8007d62:	4620      	mov	r0, r4
 8007d64:	1e71      	subs	r1, r6, #1
 8007d66:	f7fe fd32 	bl	80067ce <__any_on>
 8007d6a:	2800      	cmp	r0, #0
 8007d6c:	d1ed      	bne.n	8007d4a <__gethex+0x26a>
 8007d6e:	4621      	mov	r1, r4
 8007d70:	9801      	ldr	r0, [sp, #4]
 8007d72:	f7fe f8e7 	bl	8005f44 <_Bfree>
 8007d76:	2300      	movs	r3, #0
 8007d78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d7a:	2550      	movs	r5, #80	@ 0x50
 8007d7c:	6013      	str	r3, [r2, #0]
 8007d7e:	e72b      	b.n	8007bd8 <__gethex+0xf8>
 8007d80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d1f3      	bne.n	8007d6e <__gethex+0x28e>
 8007d86:	e7e0      	b.n	8007d4a <__gethex+0x26a>
 8007d88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d1dd      	bne.n	8007d4a <__gethex+0x26a>
 8007d8e:	e7ee      	b.n	8007d6e <__gethex+0x28e>
 8007d90:	08008940 	.word	0x08008940
 8007d94:	080087d7 	.word	0x080087d7
 8007d98:	08008aee 	.word	0x08008aee
 8007d9c:	1e6f      	subs	r7, r5, #1
 8007d9e:	f1b9 0f00 	cmp.w	r9, #0
 8007da2:	d130      	bne.n	8007e06 <__gethex+0x326>
 8007da4:	b127      	cbz	r7, 8007db0 <__gethex+0x2d0>
 8007da6:	4639      	mov	r1, r7
 8007da8:	4620      	mov	r0, r4
 8007daa:	f7fe fd10 	bl	80067ce <__any_on>
 8007dae:	4681      	mov	r9, r0
 8007db0:	2301      	movs	r3, #1
 8007db2:	4629      	mov	r1, r5
 8007db4:	1b76      	subs	r6, r6, r5
 8007db6:	2502      	movs	r5, #2
 8007db8:	117a      	asrs	r2, r7, #5
 8007dba:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007dbe:	f007 071f 	and.w	r7, r7, #31
 8007dc2:	40bb      	lsls	r3, r7
 8007dc4:	4213      	tst	r3, r2
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	bf18      	it	ne
 8007dca:	f049 0902 	orrne.w	r9, r9, #2
 8007dce:	f7ff fe1f 	bl	8007a10 <rshift>
 8007dd2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007dd6:	f1b9 0f00 	cmp.w	r9, #0
 8007dda:	d047      	beq.n	8007e6c <__gethex+0x38c>
 8007ddc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007de0:	2b02      	cmp	r3, #2
 8007de2:	d015      	beq.n	8007e10 <__gethex+0x330>
 8007de4:	2b03      	cmp	r3, #3
 8007de6:	d017      	beq.n	8007e18 <__gethex+0x338>
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d109      	bne.n	8007e00 <__gethex+0x320>
 8007dec:	f019 0f02 	tst.w	r9, #2
 8007df0:	d006      	beq.n	8007e00 <__gethex+0x320>
 8007df2:	f8da 3000 	ldr.w	r3, [sl]
 8007df6:	ea49 0903 	orr.w	r9, r9, r3
 8007dfa:	f019 0f01 	tst.w	r9, #1
 8007dfe:	d10e      	bne.n	8007e1e <__gethex+0x33e>
 8007e00:	f045 0510 	orr.w	r5, r5, #16
 8007e04:	e032      	b.n	8007e6c <__gethex+0x38c>
 8007e06:	f04f 0901 	mov.w	r9, #1
 8007e0a:	e7d1      	b.n	8007db0 <__gethex+0x2d0>
 8007e0c:	2501      	movs	r5, #1
 8007e0e:	e7e2      	b.n	8007dd6 <__gethex+0x2f6>
 8007e10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e12:	f1c3 0301 	rsb	r3, r3, #1
 8007e16:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d0f0      	beq.n	8007e00 <__gethex+0x320>
 8007e1e:	f04f 0c00 	mov.w	ip, #0
 8007e22:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007e26:	f104 0314 	add.w	r3, r4, #20
 8007e2a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007e2e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007e32:	4618      	mov	r0, r3
 8007e34:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e38:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007e3c:	d01b      	beq.n	8007e76 <__gethex+0x396>
 8007e3e:	3201      	adds	r2, #1
 8007e40:	6002      	str	r2, [r0, #0]
 8007e42:	2d02      	cmp	r5, #2
 8007e44:	f104 0314 	add.w	r3, r4, #20
 8007e48:	d13c      	bne.n	8007ec4 <__gethex+0x3e4>
 8007e4a:	f8d8 2000 	ldr.w	r2, [r8]
 8007e4e:	3a01      	subs	r2, #1
 8007e50:	42b2      	cmp	r2, r6
 8007e52:	d109      	bne.n	8007e68 <__gethex+0x388>
 8007e54:	2201      	movs	r2, #1
 8007e56:	1171      	asrs	r1, r6, #5
 8007e58:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007e5c:	f006 061f 	and.w	r6, r6, #31
 8007e60:	fa02 f606 	lsl.w	r6, r2, r6
 8007e64:	421e      	tst	r6, r3
 8007e66:	d13a      	bne.n	8007ede <__gethex+0x3fe>
 8007e68:	f045 0520 	orr.w	r5, r5, #32
 8007e6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e6e:	601c      	str	r4, [r3, #0]
 8007e70:	9b02      	ldr	r3, [sp, #8]
 8007e72:	601f      	str	r7, [r3, #0]
 8007e74:	e6b0      	b.n	8007bd8 <__gethex+0xf8>
 8007e76:	4299      	cmp	r1, r3
 8007e78:	f843 cc04 	str.w	ip, [r3, #-4]
 8007e7c:	d8d9      	bhi.n	8007e32 <__gethex+0x352>
 8007e7e:	68a3      	ldr	r3, [r4, #8]
 8007e80:	459b      	cmp	fp, r3
 8007e82:	db17      	blt.n	8007eb4 <__gethex+0x3d4>
 8007e84:	6861      	ldr	r1, [r4, #4]
 8007e86:	9801      	ldr	r0, [sp, #4]
 8007e88:	3101      	adds	r1, #1
 8007e8a:	f7fe f81b 	bl	8005ec4 <_Balloc>
 8007e8e:	4681      	mov	r9, r0
 8007e90:	b918      	cbnz	r0, 8007e9a <__gethex+0x3ba>
 8007e92:	4602      	mov	r2, r0
 8007e94:	2184      	movs	r1, #132	@ 0x84
 8007e96:	4b19      	ldr	r3, [pc, #100]	@ (8007efc <__gethex+0x41c>)
 8007e98:	e6c5      	b.n	8007c26 <__gethex+0x146>
 8007e9a:	6922      	ldr	r2, [r4, #16]
 8007e9c:	f104 010c 	add.w	r1, r4, #12
 8007ea0:	3202      	adds	r2, #2
 8007ea2:	0092      	lsls	r2, r2, #2
 8007ea4:	300c      	adds	r0, #12
 8007ea6:	f7ff fd6d 	bl	8007984 <memcpy>
 8007eaa:	4621      	mov	r1, r4
 8007eac:	9801      	ldr	r0, [sp, #4]
 8007eae:	f7fe f849 	bl	8005f44 <_Bfree>
 8007eb2:	464c      	mov	r4, r9
 8007eb4:	6923      	ldr	r3, [r4, #16]
 8007eb6:	1c5a      	adds	r2, r3, #1
 8007eb8:	6122      	str	r2, [r4, #16]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ec0:	615a      	str	r2, [r3, #20]
 8007ec2:	e7be      	b.n	8007e42 <__gethex+0x362>
 8007ec4:	6922      	ldr	r2, [r4, #16]
 8007ec6:	455a      	cmp	r2, fp
 8007ec8:	dd0b      	ble.n	8007ee2 <__gethex+0x402>
 8007eca:	2101      	movs	r1, #1
 8007ecc:	4620      	mov	r0, r4
 8007ece:	f7ff fd9f 	bl	8007a10 <rshift>
 8007ed2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ed6:	3701      	adds	r7, #1
 8007ed8:	42bb      	cmp	r3, r7
 8007eda:	f6ff aee0 	blt.w	8007c9e <__gethex+0x1be>
 8007ede:	2501      	movs	r5, #1
 8007ee0:	e7c2      	b.n	8007e68 <__gethex+0x388>
 8007ee2:	f016 061f 	ands.w	r6, r6, #31
 8007ee6:	d0fa      	beq.n	8007ede <__gethex+0x3fe>
 8007ee8:	4453      	add	r3, sl
 8007eea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007eee:	f7fe f8db 	bl	80060a8 <__hi0bits>
 8007ef2:	f1c6 0620 	rsb	r6, r6, #32
 8007ef6:	42b0      	cmp	r0, r6
 8007ef8:	dbe7      	blt.n	8007eca <__gethex+0x3ea>
 8007efa:	e7f0      	b.n	8007ede <__gethex+0x3fe>
 8007efc:	080087d7 	.word	0x080087d7

08007f00 <L_shift>:
 8007f00:	f1c2 0208 	rsb	r2, r2, #8
 8007f04:	0092      	lsls	r2, r2, #2
 8007f06:	b570      	push	{r4, r5, r6, lr}
 8007f08:	f1c2 0620 	rsb	r6, r2, #32
 8007f0c:	6843      	ldr	r3, [r0, #4]
 8007f0e:	6804      	ldr	r4, [r0, #0]
 8007f10:	fa03 f506 	lsl.w	r5, r3, r6
 8007f14:	432c      	orrs	r4, r5
 8007f16:	40d3      	lsrs	r3, r2
 8007f18:	6004      	str	r4, [r0, #0]
 8007f1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8007f1e:	4288      	cmp	r0, r1
 8007f20:	d3f4      	bcc.n	8007f0c <L_shift+0xc>
 8007f22:	bd70      	pop	{r4, r5, r6, pc}

08007f24 <__match>:
 8007f24:	b530      	push	{r4, r5, lr}
 8007f26:	6803      	ldr	r3, [r0, #0]
 8007f28:	3301      	adds	r3, #1
 8007f2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f2e:	b914      	cbnz	r4, 8007f36 <__match+0x12>
 8007f30:	6003      	str	r3, [r0, #0]
 8007f32:	2001      	movs	r0, #1
 8007f34:	bd30      	pop	{r4, r5, pc}
 8007f36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f3a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007f3e:	2d19      	cmp	r5, #25
 8007f40:	bf98      	it	ls
 8007f42:	3220      	addls	r2, #32
 8007f44:	42a2      	cmp	r2, r4
 8007f46:	d0f0      	beq.n	8007f2a <__match+0x6>
 8007f48:	2000      	movs	r0, #0
 8007f4a:	e7f3      	b.n	8007f34 <__match+0x10>

08007f4c <__hexnan>:
 8007f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f50:	2500      	movs	r5, #0
 8007f52:	680b      	ldr	r3, [r1, #0]
 8007f54:	4682      	mov	sl, r0
 8007f56:	115e      	asrs	r6, r3, #5
 8007f58:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007f5c:	f013 031f 	ands.w	r3, r3, #31
 8007f60:	bf18      	it	ne
 8007f62:	3604      	addne	r6, #4
 8007f64:	1f37      	subs	r7, r6, #4
 8007f66:	4690      	mov	r8, r2
 8007f68:	46b9      	mov	r9, r7
 8007f6a:	463c      	mov	r4, r7
 8007f6c:	46ab      	mov	fp, r5
 8007f6e:	b087      	sub	sp, #28
 8007f70:	6801      	ldr	r1, [r0, #0]
 8007f72:	9301      	str	r3, [sp, #4]
 8007f74:	f846 5c04 	str.w	r5, [r6, #-4]
 8007f78:	9502      	str	r5, [sp, #8]
 8007f7a:	784a      	ldrb	r2, [r1, #1]
 8007f7c:	1c4b      	adds	r3, r1, #1
 8007f7e:	9303      	str	r3, [sp, #12]
 8007f80:	b342      	cbz	r2, 8007fd4 <__hexnan+0x88>
 8007f82:	4610      	mov	r0, r2
 8007f84:	9105      	str	r1, [sp, #20]
 8007f86:	9204      	str	r2, [sp, #16]
 8007f88:	f7ff fd95 	bl	8007ab6 <__hexdig_fun>
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	d151      	bne.n	8008034 <__hexnan+0xe8>
 8007f90:	9a04      	ldr	r2, [sp, #16]
 8007f92:	9905      	ldr	r1, [sp, #20]
 8007f94:	2a20      	cmp	r2, #32
 8007f96:	d818      	bhi.n	8007fca <__hexnan+0x7e>
 8007f98:	9b02      	ldr	r3, [sp, #8]
 8007f9a:	459b      	cmp	fp, r3
 8007f9c:	dd13      	ble.n	8007fc6 <__hexnan+0x7a>
 8007f9e:	454c      	cmp	r4, r9
 8007fa0:	d206      	bcs.n	8007fb0 <__hexnan+0x64>
 8007fa2:	2d07      	cmp	r5, #7
 8007fa4:	dc04      	bgt.n	8007fb0 <__hexnan+0x64>
 8007fa6:	462a      	mov	r2, r5
 8007fa8:	4649      	mov	r1, r9
 8007faa:	4620      	mov	r0, r4
 8007fac:	f7ff ffa8 	bl	8007f00 <L_shift>
 8007fb0:	4544      	cmp	r4, r8
 8007fb2:	d952      	bls.n	800805a <__hexnan+0x10e>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	f1a4 0904 	sub.w	r9, r4, #4
 8007fba:	f844 3c04 	str.w	r3, [r4, #-4]
 8007fbe:	461d      	mov	r5, r3
 8007fc0:	464c      	mov	r4, r9
 8007fc2:	f8cd b008 	str.w	fp, [sp, #8]
 8007fc6:	9903      	ldr	r1, [sp, #12]
 8007fc8:	e7d7      	b.n	8007f7a <__hexnan+0x2e>
 8007fca:	2a29      	cmp	r2, #41	@ 0x29
 8007fcc:	d157      	bne.n	800807e <__hexnan+0x132>
 8007fce:	3102      	adds	r1, #2
 8007fd0:	f8ca 1000 	str.w	r1, [sl]
 8007fd4:	f1bb 0f00 	cmp.w	fp, #0
 8007fd8:	d051      	beq.n	800807e <__hexnan+0x132>
 8007fda:	454c      	cmp	r4, r9
 8007fdc:	d206      	bcs.n	8007fec <__hexnan+0xa0>
 8007fde:	2d07      	cmp	r5, #7
 8007fe0:	dc04      	bgt.n	8007fec <__hexnan+0xa0>
 8007fe2:	462a      	mov	r2, r5
 8007fe4:	4649      	mov	r1, r9
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f7ff ff8a 	bl	8007f00 <L_shift>
 8007fec:	4544      	cmp	r4, r8
 8007fee:	d936      	bls.n	800805e <__hexnan+0x112>
 8007ff0:	4623      	mov	r3, r4
 8007ff2:	f1a8 0204 	sub.w	r2, r8, #4
 8007ff6:	f853 1b04 	ldr.w	r1, [r3], #4
 8007ffa:	429f      	cmp	r7, r3
 8007ffc:	f842 1f04 	str.w	r1, [r2, #4]!
 8008000:	d2f9      	bcs.n	8007ff6 <__hexnan+0xaa>
 8008002:	1b3b      	subs	r3, r7, r4
 8008004:	f023 0303 	bic.w	r3, r3, #3
 8008008:	3304      	adds	r3, #4
 800800a:	3401      	adds	r4, #1
 800800c:	3e03      	subs	r6, #3
 800800e:	42b4      	cmp	r4, r6
 8008010:	bf88      	it	hi
 8008012:	2304      	movhi	r3, #4
 8008014:	2200      	movs	r2, #0
 8008016:	4443      	add	r3, r8
 8008018:	f843 2b04 	str.w	r2, [r3], #4
 800801c:	429f      	cmp	r7, r3
 800801e:	d2fb      	bcs.n	8008018 <__hexnan+0xcc>
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	b91b      	cbnz	r3, 800802c <__hexnan+0xe0>
 8008024:	4547      	cmp	r7, r8
 8008026:	d128      	bne.n	800807a <__hexnan+0x12e>
 8008028:	2301      	movs	r3, #1
 800802a:	603b      	str	r3, [r7, #0]
 800802c:	2005      	movs	r0, #5
 800802e:	b007      	add	sp, #28
 8008030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008034:	3501      	adds	r5, #1
 8008036:	2d08      	cmp	r5, #8
 8008038:	f10b 0b01 	add.w	fp, fp, #1
 800803c:	dd06      	ble.n	800804c <__hexnan+0x100>
 800803e:	4544      	cmp	r4, r8
 8008040:	d9c1      	bls.n	8007fc6 <__hexnan+0x7a>
 8008042:	2300      	movs	r3, #0
 8008044:	2501      	movs	r5, #1
 8008046:	f844 3c04 	str.w	r3, [r4, #-4]
 800804a:	3c04      	subs	r4, #4
 800804c:	6822      	ldr	r2, [r4, #0]
 800804e:	f000 000f 	and.w	r0, r0, #15
 8008052:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008056:	6020      	str	r0, [r4, #0]
 8008058:	e7b5      	b.n	8007fc6 <__hexnan+0x7a>
 800805a:	2508      	movs	r5, #8
 800805c:	e7b3      	b.n	8007fc6 <__hexnan+0x7a>
 800805e:	9b01      	ldr	r3, [sp, #4]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d0dd      	beq.n	8008020 <__hexnan+0xd4>
 8008064:	f04f 32ff 	mov.w	r2, #4294967295
 8008068:	f1c3 0320 	rsb	r3, r3, #32
 800806c:	40da      	lsrs	r2, r3
 800806e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008072:	4013      	ands	r3, r2
 8008074:	f846 3c04 	str.w	r3, [r6, #-4]
 8008078:	e7d2      	b.n	8008020 <__hexnan+0xd4>
 800807a:	3f04      	subs	r7, #4
 800807c:	e7d0      	b.n	8008020 <__hexnan+0xd4>
 800807e:	2004      	movs	r0, #4
 8008080:	e7d5      	b.n	800802e <__hexnan+0xe2>

08008082 <__ascii_mbtowc>:
 8008082:	b082      	sub	sp, #8
 8008084:	b901      	cbnz	r1, 8008088 <__ascii_mbtowc+0x6>
 8008086:	a901      	add	r1, sp, #4
 8008088:	b142      	cbz	r2, 800809c <__ascii_mbtowc+0x1a>
 800808a:	b14b      	cbz	r3, 80080a0 <__ascii_mbtowc+0x1e>
 800808c:	7813      	ldrb	r3, [r2, #0]
 800808e:	600b      	str	r3, [r1, #0]
 8008090:	7812      	ldrb	r2, [r2, #0]
 8008092:	1e10      	subs	r0, r2, #0
 8008094:	bf18      	it	ne
 8008096:	2001      	movne	r0, #1
 8008098:	b002      	add	sp, #8
 800809a:	4770      	bx	lr
 800809c:	4610      	mov	r0, r2
 800809e:	e7fb      	b.n	8008098 <__ascii_mbtowc+0x16>
 80080a0:	f06f 0001 	mvn.w	r0, #1
 80080a4:	e7f8      	b.n	8008098 <__ascii_mbtowc+0x16>

080080a6 <_realloc_r>:
 80080a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080aa:	4680      	mov	r8, r0
 80080ac:	4615      	mov	r5, r2
 80080ae:	460c      	mov	r4, r1
 80080b0:	b921      	cbnz	r1, 80080bc <_realloc_r+0x16>
 80080b2:	4611      	mov	r1, r2
 80080b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080b8:	f7fd be78 	b.w	8005dac <_malloc_r>
 80080bc:	b92a      	cbnz	r2, 80080ca <_realloc_r+0x24>
 80080be:	f7fd fe03 	bl	8005cc8 <_free_r>
 80080c2:	2400      	movs	r4, #0
 80080c4:	4620      	mov	r0, r4
 80080c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080ca:	f000 f840 	bl	800814e <_malloc_usable_size_r>
 80080ce:	4285      	cmp	r5, r0
 80080d0:	4606      	mov	r6, r0
 80080d2:	d802      	bhi.n	80080da <_realloc_r+0x34>
 80080d4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80080d8:	d8f4      	bhi.n	80080c4 <_realloc_r+0x1e>
 80080da:	4629      	mov	r1, r5
 80080dc:	4640      	mov	r0, r8
 80080de:	f7fd fe65 	bl	8005dac <_malloc_r>
 80080e2:	4607      	mov	r7, r0
 80080e4:	2800      	cmp	r0, #0
 80080e6:	d0ec      	beq.n	80080c2 <_realloc_r+0x1c>
 80080e8:	42b5      	cmp	r5, r6
 80080ea:	462a      	mov	r2, r5
 80080ec:	4621      	mov	r1, r4
 80080ee:	bf28      	it	cs
 80080f0:	4632      	movcs	r2, r6
 80080f2:	f7ff fc47 	bl	8007984 <memcpy>
 80080f6:	4621      	mov	r1, r4
 80080f8:	4640      	mov	r0, r8
 80080fa:	f7fd fde5 	bl	8005cc8 <_free_r>
 80080fe:	463c      	mov	r4, r7
 8008100:	e7e0      	b.n	80080c4 <_realloc_r+0x1e>

08008102 <__ascii_wctomb>:
 8008102:	4603      	mov	r3, r0
 8008104:	4608      	mov	r0, r1
 8008106:	b141      	cbz	r1, 800811a <__ascii_wctomb+0x18>
 8008108:	2aff      	cmp	r2, #255	@ 0xff
 800810a:	d904      	bls.n	8008116 <__ascii_wctomb+0x14>
 800810c:	228a      	movs	r2, #138	@ 0x8a
 800810e:	f04f 30ff 	mov.w	r0, #4294967295
 8008112:	601a      	str	r2, [r3, #0]
 8008114:	4770      	bx	lr
 8008116:	2001      	movs	r0, #1
 8008118:	700a      	strb	r2, [r1, #0]
 800811a:	4770      	bx	lr

0800811c <fiprintf>:
 800811c:	b40e      	push	{r1, r2, r3}
 800811e:	b503      	push	{r0, r1, lr}
 8008120:	4601      	mov	r1, r0
 8008122:	ab03      	add	r3, sp, #12
 8008124:	4805      	ldr	r0, [pc, #20]	@ (800813c <fiprintf+0x20>)
 8008126:	f853 2b04 	ldr.w	r2, [r3], #4
 800812a:	6800      	ldr	r0, [r0, #0]
 800812c:	9301      	str	r3, [sp, #4]
 800812e:	f000 f83d 	bl	80081ac <_vfiprintf_r>
 8008132:	b002      	add	sp, #8
 8008134:	f85d eb04 	ldr.w	lr, [sp], #4
 8008138:	b003      	add	sp, #12
 800813a:	4770      	bx	lr
 800813c:	2000001c 	.word	0x2000001c

08008140 <abort>:
 8008140:	2006      	movs	r0, #6
 8008142:	b508      	push	{r3, lr}
 8008144:	f000 fa06 	bl	8008554 <raise>
 8008148:	2001      	movs	r0, #1
 800814a:	f7f9 fc98 	bl	8001a7e <_exit>

0800814e <_malloc_usable_size_r>:
 800814e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008152:	1f18      	subs	r0, r3, #4
 8008154:	2b00      	cmp	r3, #0
 8008156:	bfbc      	itt	lt
 8008158:	580b      	ldrlt	r3, [r1, r0]
 800815a:	18c0      	addlt	r0, r0, r3
 800815c:	4770      	bx	lr

0800815e <__sfputc_r>:
 800815e:	6893      	ldr	r3, [r2, #8]
 8008160:	b410      	push	{r4}
 8008162:	3b01      	subs	r3, #1
 8008164:	2b00      	cmp	r3, #0
 8008166:	6093      	str	r3, [r2, #8]
 8008168:	da07      	bge.n	800817a <__sfputc_r+0x1c>
 800816a:	6994      	ldr	r4, [r2, #24]
 800816c:	42a3      	cmp	r3, r4
 800816e:	db01      	blt.n	8008174 <__sfputc_r+0x16>
 8008170:	290a      	cmp	r1, #10
 8008172:	d102      	bne.n	800817a <__sfputc_r+0x1c>
 8008174:	bc10      	pop	{r4}
 8008176:	f000 b931 	b.w	80083dc <__swbuf_r>
 800817a:	6813      	ldr	r3, [r2, #0]
 800817c:	1c58      	adds	r0, r3, #1
 800817e:	6010      	str	r0, [r2, #0]
 8008180:	7019      	strb	r1, [r3, #0]
 8008182:	4608      	mov	r0, r1
 8008184:	bc10      	pop	{r4}
 8008186:	4770      	bx	lr

08008188 <__sfputs_r>:
 8008188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800818a:	4606      	mov	r6, r0
 800818c:	460f      	mov	r7, r1
 800818e:	4614      	mov	r4, r2
 8008190:	18d5      	adds	r5, r2, r3
 8008192:	42ac      	cmp	r4, r5
 8008194:	d101      	bne.n	800819a <__sfputs_r+0x12>
 8008196:	2000      	movs	r0, #0
 8008198:	e007      	b.n	80081aa <__sfputs_r+0x22>
 800819a:	463a      	mov	r2, r7
 800819c:	4630      	mov	r0, r6
 800819e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081a2:	f7ff ffdc 	bl	800815e <__sfputc_r>
 80081a6:	1c43      	adds	r3, r0, #1
 80081a8:	d1f3      	bne.n	8008192 <__sfputs_r+0xa>
 80081aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080081ac <_vfiprintf_r>:
 80081ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b0:	460d      	mov	r5, r1
 80081b2:	4614      	mov	r4, r2
 80081b4:	4698      	mov	r8, r3
 80081b6:	4606      	mov	r6, r0
 80081b8:	b09d      	sub	sp, #116	@ 0x74
 80081ba:	b118      	cbz	r0, 80081c4 <_vfiprintf_r+0x18>
 80081bc:	6a03      	ldr	r3, [r0, #32]
 80081be:	b90b      	cbnz	r3, 80081c4 <_vfiprintf_r+0x18>
 80081c0:	f7fc fe06 	bl	8004dd0 <__sinit>
 80081c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081c6:	07d9      	lsls	r1, r3, #31
 80081c8:	d405      	bmi.n	80081d6 <_vfiprintf_r+0x2a>
 80081ca:	89ab      	ldrh	r3, [r5, #12]
 80081cc:	059a      	lsls	r2, r3, #22
 80081ce:	d402      	bmi.n	80081d6 <_vfiprintf_r+0x2a>
 80081d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081d2:	f7fc ff14 	bl	8004ffe <__retarget_lock_acquire_recursive>
 80081d6:	89ab      	ldrh	r3, [r5, #12]
 80081d8:	071b      	lsls	r3, r3, #28
 80081da:	d501      	bpl.n	80081e0 <_vfiprintf_r+0x34>
 80081dc:	692b      	ldr	r3, [r5, #16]
 80081de:	b99b      	cbnz	r3, 8008208 <_vfiprintf_r+0x5c>
 80081e0:	4629      	mov	r1, r5
 80081e2:	4630      	mov	r0, r6
 80081e4:	f000 f938 	bl	8008458 <__swsetup_r>
 80081e8:	b170      	cbz	r0, 8008208 <_vfiprintf_r+0x5c>
 80081ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081ec:	07dc      	lsls	r4, r3, #31
 80081ee:	d504      	bpl.n	80081fa <_vfiprintf_r+0x4e>
 80081f0:	f04f 30ff 	mov.w	r0, #4294967295
 80081f4:	b01d      	add	sp, #116	@ 0x74
 80081f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081fa:	89ab      	ldrh	r3, [r5, #12]
 80081fc:	0598      	lsls	r0, r3, #22
 80081fe:	d4f7      	bmi.n	80081f0 <_vfiprintf_r+0x44>
 8008200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008202:	f7fc fefd 	bl	8005000 <__retarget_lock_release_recursive>
 8008206:	e7f3      	b.n	80081f0 <_vfiprintf_r+0x44>
 8008208:	2300      	movs	r3, #0
 800820a:	9309      	str	r3, [sp, #36]	@ 0x24
 800820c:	2320      	movs	r3, #32
 800820e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008212:	2330      	movs	r3, #48	@ 0x30
 8008214:	f04f 0901 	mov.w	r9, #1
 8008218:	f8cd 800c 	str.w	r8, [sp, #12]
 800821c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80083c8 <_vfiprintf_r+0x21c>
 8008220:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008224:	4623      	mov	r3, r4
 8008226:	469a      	mov	sl, r3
 8008228:	f813 2b01 	ldrb.w	r2, [r3], #1
 800822c:	b10a      	cbz	r2, 8008232 <_vfiprintf_r+0x86>
 800822e:	2a25      	cmp	r2, #37	@ 0x25
 8008230:	d1f9      	bne.n	8008226 <_vfiprintf_r+0x7a>
 8008232:	ebba 0b04 	subs.w	fp, sl, r4
 8008236:	d00b      	beq.n	8008250 <_vfiprintf_r+0xa4>
 8008238:	465b      	mov	r3, fp
 800823a:	4622      	mov	r2, r4
 800823c:	4629      	mov	r1, r5
 800823e:	4630      	mov	r0, r6
 8008240:	f7ff ffa2 	bl	8008188 <__sfputs_r>
 8008244:	3001      	adds	r0, #1
 8008246:	f000 80a7 	beq.w	8008398 <_vfiprintf_r+0x1ec>
 800824a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800824c:	445a      	add	r2, fp
 800824e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008250:	f89a 3000 	ldrb.w	r3, [sl]
 8008254:	2b00      	cmp	r3, #0
 8008256:	f000 809f 	beq.w	8008398 <_vfiprintf_r+0x1ec>
 800825a:	2300      	movs	r3, #0
 800825c:	f04f 32ff 	mov.w	r2, #4294967295
 8008260:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008264:	f10a 0a01 	add.w	sl, sl, #1
 8008268:	9304      	str	r3, [sp, #16]
 800826a:	9307      	str	r3, [sp, #28]
 800826c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008270:	931a      	str	r3, [sp, #104]	@ 0x68
 8008272:	4654      	mov	r4, sl
 8008274:	2205      	movs	r2, #5
 8008276:	f814 1b01 	ldrb.w	r1, [r4], #1
 800827a:	4853      	ldr	r0, [pc, #332]	@ (80083c8 <_vfiprintf_r+0x21c>)
 800827c:	f7fc fec1 	bl	8005002 <memchr>
 8008280:	9a04      	ldr	r2, [sp, #16]
 8008282:	b9d8      	cbnz	r0, 80082bc <_vfiprintf_r+0x110>
 8008284:	06d1      	lsls	r1, r2, #27
 8008286:	bf44      	itt	mi
 8008288:	2320      	movmi	r3, #32
 800828a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800828e:	0713      	lsls	r3, r2, #28
 8008290:	bf44      	itt	mi
 8008292:	232b      	movmi	r3, #43	@ 0x2b
 8008294:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008298:	f89a 3000 	ldrb.w	r3, [sl]
 800829c:	2b2a      	cmp	r3, #42	@ 0x2a
 800829e:	d015      	beq.n	80082cc <_vfiprintf_r+0x120>
 80082a0:	4654      	mov	r4, sl
 80082a2:	2000      	movs	r0, #0
 80082a4:	f04f 0c0a 	mov.w	ip, #10
 80082a8:	9a07      	ldr	r2, [sp, #28]
 80082aa:	4621      	mov	r1, r4
 80082ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082b0:	3b30      	subs	r3, #48	@ 0x30
 80082b2:	2b09      	cmp	r3, #9
 80082b4:	d94b      	bls.n	800834e <_vfiprintf_r+0x1a2>
 80082b6:	b1b0      	cbz	r0, 80082e6 <_vfiprintf_r+0x13a>
 80082b8:	9207      	str	r2, [sp, #28]
 80082ba:	e014      	b.n	80082e6 <_vfiprintf_r+0x13a>
 80082bc:	eba0 0308 	sub.w	r3, r0, r8
 80082c0:	fa09 f303 	lsl.w	r3, r9, r3
 80082c4:	4313      	orrs	r3, r2
 80082c6:	46a2      	mov	sl, r4
 80082c8:	9304      	str	r3, [sp, #16]
 80082ca:	e7d2      	b.n	8008272 <_vfiprintf_r+0xc6>
 80082cc:	9b03      	ldr	r3, [sp, #12]
 80082ce:	1d19      	adds	r1, r3, #4
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	9103      	str	r1, [sp, #12]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	bfbb      	ittet	lt
 80082d8:	425b      	neglt	r3, r3
 80082da:	f042 0202 	orrlt.w	r2, r2, #2
 80082de:	9307      	strge	r3, [sp, #28]
 80082e0:	9307      	strlt	r3, [sp, #28]
 80082e2:	bfb8      	it	lt
 80082e4:	9204      	strlt	r2, [sp, #16]
 80082e6:	7823      	ldrb	r3, [r4, #0]
 80082e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80082ea:	d10a      	bne.n	8008302 <_vfiprintf_r+0x156>
 80082ec:	7863      	ldrb	r3, [r4, #1]
 80082ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80082f0:	d132      	bne.n	8008358 <_vfiprintf_r+0x1ac>
 80082f2:	9b03      	ldr	r3, [sp, #12]
 80082f4:	3402      	adds	r4, #2
 80082f6:	1d1a      	adds	r2, r3, #4
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	9203      	str	r2, [sp, #12]
 80082fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008300:	9305      	str	r3, [sp, #20]
 8008302:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80083cc <_vfiprintf_r+0x220>
 8008306:	2203      	movs	r2, #3
 8008308:	4650      	mov	r0, sl
 800830a:	7821      	ldrb	r1, [r4, #0]
 800830c:	f7fc fe79 	bl	8005002 <memchr>
 8008310:	b138      	cbz	r0, 8008322 <_vfiprintf_r+0x176>
 8008312:	2240      	movs	r2, #64	@ 0x40
 8008314:	9b04      	ldr	r3, [sp, #16]
 8008316:	eba0 000a 	sub.w	r0, r0, sl
 800831a:	4082      	lsls	r2, r0
 800831c:	4313      	orrs	r3, r2
 800831e:	3401      	adds	r4, #1
 8008320:	9304      	str	r3, [sp, #16]
 8008322:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008326:	2206      	movs	r2, #6
 8008328:	4829      	ldr	r0, [pc, #164]	@ (80083d0 <_vfiprintf_r+0x224>)
 800832a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800832e:	f7fc fe68 	bl	8005002 <memchr>
 8008332:	2800      	cmp	r0, #0
 8008334:	d03f      	beq.n	80083b6 <_vfiprintf_r+0x20a>
 8008336:	4b27      	ldr	r3, [pc, #156]	@ (80083d4 <_vfiprintf_r+0x228>)
 8008338:	bb1b      	cbnz	r3, 8008382 <_vfiprintf_r+0x1d6>
 800833a:	9b03      	ldr	r3, [sp, #12]
 800833c:	3307      	adds	r3, #7
 800833e:	f023 0307 	bic.w	r3, r3, #7
 8008342:	3308      	adds	r3, #8
 8008344:	9303      	str	r3, [sp, #12]
 8008346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008348:	443b      	add	r3, r7
 800834a:	9309      	str	r3, [sp, #36]	@ 0x24
 800834c:	e76a      	b.n	8008224 <_vfiprintf_r+0x78>
 800834e:	460c      	mov	r4, r1
 8008350:	2001      	movs	r0, #1
 8008352:	fb0c 3202 	mla	r2, ip, r2, r3
 8008356:	e7a8      	b.n	80082aa <_vfiprintf_r+0xfe>
 8008358:	2300      	movs	r3, #0
 800835a:	f04f 0c0a 	mov.w	ip, #10
 800835e:	4619      	mov	r1, r3
 8008360:	3401      	adds	r4, #1
 8008362:	9305      	str	r3, [sp, #20]
 8008364:	4620      	mov	r0, r4
 8008366:	f810 2b01 	ldrb.w	r2, [r0], #1
 800836a:	3a30      	subs	r2, #48	@ 0x30
 800836c:	2a09      	cmp	r2, #9
 800836e:	d903      	bls.n	8008378 <_vfiprintf_r+0x1cc>
 8008370:	2b00      	cmp	r3, #0
 8008372:	d0c6      	beq.n	8008302 <_vfiprintf_r+0x156>
 8008374:	9105      	str	r1, [sp, #20]
 8008376:	e7c4      	b.n	8008302 <_vfiprintf_r+0x156>
 8008378:	4604      	mov	r4, r0
 800837a:	2301      	movs	r3, #1
 800837c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008380:	e7f0      	b.n	8008364 <_vfiprintf_r+0x1b8>
 8008382:	ab03      	add	r3, sp, #12
 8008384:	9300      	str	r3, [sp, #0]
 8008386:	462a      	mov	r2, r5
 8008388:	4630      	mov	r0, r6
 800838a:	4b13      	ldr	r3, [pc, #76]	@ (80083d8 <_vfiprintf_r+0x22c>)
 800838c:	a904      	add	r1, sp, #16
 800838e:	f7fb fec5 	bl	800411c <_printf_float>
 8008392:	4607      	mov	r7, r0
 8008394:	1c78      	adds	r0, r7, #1
 8008396:	d1d6      	bne.n	8008346 <_vfiprintf_r+0x19a>
 8008398:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800839a:	07d9      	lsls	r1, r3, #31
 800839c:	d405      	bmi.n	80083aa <_vfiprintf_r+0x1fe>
 800839e:	89ab      	ldrh	r3, [r5, #12]
 80083a0:	059a      	lsls	r2, r3, #22
 80083a2:	d402      	bmi.n	80083aa <_vfiprintf_r+0x1fe>
 80083a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083a6:	f7fc fe2b 	bl	8005000 <__retarget_lock_release_recursive>
 80083aa:	89ab      	ldrh	r3, [r5, #12]
 80083ac:	065b      	lsls	r3, r3, #25
 80083ae:	f53f af1f 	bmi.w	80081f0 <_vfiprintf_r+0x44>
 80083b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083b4:	e71e      	b.n	80081f4 <_vfiprintf_r+0x48>
 80083b6:	ab03      	add	r3, sp, #12
 80083b8:	9300      	str	r3, [sp, #0]
 80083ba:	462a      	mov	r2, r5
 80083bc:	4630      	mov	r0, r6
 80083be:	4b06      	ldr	r3, [pc, #24]	@ (80083d8 <_vfiprintf_r+0x22c>)
 80083c0:	a904      	add	r1, sp, #16
 80083c2:	f7fc f949 	bl	8004658 <_printf_i>
 80083c6:	e7e4      	b.n	8008392 <_vfiprintf_r+0x1e6>
 80083c8:	08008a99 	.word	0x08008a99
 80083cc:	08008a9f 	.word	0x08008a9f
 80083d0:	08008aa3 	.word	0x08008aa3
 80083d4:	0800411d 	.word	0x0800411d
 80083d8:	08008189 	.word	0x08008189

080083dc <__swbuf_r>:
 80083dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083de:	460e      	mov	r6, r1
 80083e0:	4614      	mov	r4, r2
 80083e2:	4605      	mov	r5, r0
 80083e4:	b118      	cbz	r0, 80083ee <__swbuf_r+0x12>
 80083e6:	6a03      	ldr	r3, [r0, #32]
 80083e8:	b90b      	cbnz	r3, 80083ee <__swbuf_r+0x12>
 80083ea:	f7fc fcf1 	bl	8004dd0 <__sinit>
 80083ee:	69a3      	ldr	r3, [r4, #24]
 80083f0:	60a3      	str	r3, [r4, #8]
 80083f2:	89a3      	ldrh	r3, [r4, #12]
 80083f4:	071a      	lsls	r2, r3, #28
 80083f6:	d501      	bpl.n	80083fc <__swbuf_r+0x20>
 80083f8:	6923      	ldr	r3, [r4, #16]
 80083fa:	b943      	cbnz	r3, 800840e <__swbuf_r+0x32>
 80083fc:	4621      	mov	r1, r4
 80083fe:	4628      	mov	r0, r5
 8008400:	f000 f82a 	bl	8008458 <__swsetup_r>
 8008404:	b118      	cbz	r0, 800840e <__swbuf_r+0x32>
 8008406:	f04f 37ff 	mov.w	r7, #4294967295
 800840a:	4638      	mov	r0, r7
 800840c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800840e:	6823      	ldr	r3, [r4, #0]
 8008410:	6922      	ldr	r2, [r4, #16]
 8008412:	b2f6      	uxtb	r6, r6
 8008414:	1a98      	subs	r0, r3, r2
 8008416:	6963      	ldr	r3, [r4, #20]
 8008418:	4637      	mov	r7, r6
 800841a:	4283      	cmp	r3, r0
 800841c:	dc05      	bgt.n	800842a <__swbuf_r+0x4e>
 800841e:	4621      	mov	r1, r4
 8008420:	4628      	mov	r0, r5
 8008422:	f7ff fa4b 	bl	80078bc <_fflush_r>
 8008426:	2800      	cmp	r0, #0
 8008428:	d1ed      	bne.n	8008406 <__swbuf_r+0x2a>
 800842a:	68a3      	ldr	r3, [r4, #8]
 800842c:	3b01      	subs	r3, #1
 800842e:	60a3      	str	r3, [r4, #8]
 8008430:	6823      	ldr	r3, [r4, #0]
 8008432:	1c5a      	adds	r2, r3, #1
 8008434:	6022      	str	r2, [r4, #0]
 8008436:	701e      	strb	r6, [r3, #0]
 8008438:	6962      	ldr	r2, [r4, #20]
 800843a:	1c43      	adds	r3, r0, #1
 800843c:	429a      	cmp	r2, r3
 800843e:	d004      	beq.n	800844a <__swbuf_r+0x6e>
 8008440:	89a3      	ldrh	r3, [r4, #12]
 8008442:	07db      	lsls	r3, r3, #31
 8008444:	d5e1      	bpl.n	800840a <__swbuf_r+0x2e>
 8008446:	2e0a      	cmp	r6, #10
 8008448:	d1df      	bne.n	800840a <__swbuf_r+0x2e>
 800844a:	4621      	mov	r1, r4
 800844c:	4628      	mov	r0, r5
 800844e:	f7ff fa35 	bl	80078bc <_fflush_r>
 8008452:	2800      	cmp	r0, #0
 8008454:	d0d9      	beq.n	800840a <__swbuf_r+0x2e>
 8008456:	e7d6      	b.n	8008406 <__swbuf_r+0x2a>

08008458 <__swsetup_r>:
 8008458:	b538      	push	{r3, r4, r5, lr}
 800845a:	4b29      	ldr	r3, [pc, #164]	@ (8008500 <__swsetup_r+0xa8>)
 800845c:	4605      	mov	r5, r0
 800845e:	6818      	ldr	r0, [r3, #0]
 8008460:	460c      	mov	r4, r1
 8008462:	b118      	cbz	r0, 800846c <__swsetup_r+0x14>
 8008464:	6a03      	ldr	r3, [r0, #32]
 8008466:	b90b      	cbnz	r3, 800846c <__swsetup_r+0x14>
 8008468:	f7fc fcb2 	bl	8004dd0 <__sinit>
 800846c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008470:	0719      	lsls	r1, r3, #28
 8008472:	d422      	bmi.n	80084ba <__swsetup_r+0x62>
 8008474:	06da      	lsls	r2, r3, #27
 8008476:	d407      	bmi.n	8008488 <__swsetup_r+0x30>
 8008478:	2209      	movs	r2, #9
 800847a:	602a      	str	r2, [r5, #0]
 800847c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008480:	f04f 30ff 	mov.w	r0, #4294967295
 8008484:	81a3      	strh	r3, [r4, #12]
 8008486:	e033      	b.n	80084f0 <__swsetup_r+0x98>
 8008488:	0758      	lsls	r0, r3, #29
 800848a:	d512      	bpl.n	80084b2 <__swsetup_r+0x5a>
 800848c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800848e:	b141      	cbz	r1, 80084a2 <__swsetup_r+0x4a>
 8008490:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008494:	4299      	cmp	r1, r3
 8008496:	d002      	beq.n	800849e <__swsetup_r+0x46>
 8008498:	4628      	mov	r0, r5
 800849a:	f7fd fc15 	bl	8005cc8 <_free_r>
 800849e:	2300      	movs	r3, #0
 80084a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80084a2:	89a3      	ldrh	r3, [r4, #12]
 80084a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80084a8:	81a3      	strh	r3, [r4, #12]
 80084aa:	2300      	movs	r3, #0
 80084ac:	6063      	str	r3, [r4, #4]
 80084ae:	6923      	ldr	r3, [r4, #16]
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	89a3      	ldrh	r3, [r4, #12]
 80084b4:	f043 0308 	orr.w	r3, r3, #8
 80084b8:	81a3      	strh	r3, [r4, #12]
 80084ba:	6923      	ldr	r3, [r4, #16]
 80084bc:	b94b      	cbnz	r3, 80084d2 <__swsetup_r+0x7a>
 80084be:	89a3      	ldrh	r3, [r4, #12]
 80084c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80084c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084c8:	d003      	beq.n	80084d2 <__swsetup_r+0x7a>
 80084ca:	4621      	mov	r1, r4
 80084cc:	4628      	mov	r0, r5
 80084ce:	f000 f882 	bl	80085d6 <__smakebuf_r>
 80084d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084d6:	f013 0201 	ands.w	r2, r3, #1
 80084da:	d00a      	beq.n	80084f2 <__swsetup_r+0x9a>
 80084dc:	2200      	movs	r2, #0
 80084de:	60a2      	str	r2, [r4, #8]
 80084e0:	6962      	ldr	r2, [r4, #20]
 80084e2:	4252      	negs	r2, r2
 80084e4:	61a2      	str	r2, [r4, #24]
 80084e6:	6922      	ldr	r2, [r4, #16]
 80084e8:	b942      	cbnz	r2, 80084fc <__swsetup_r+0xa4>
 80084ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80084ee:	d1c5      	bne.n	800847c <__swsetup_r+0x24>
 80084f0:	bd38      	pop	{r3, r4, r5, pc}
 80084f2:	0799      	lsls	r1, r3, #30
 80084f4:	bf58      	it	pl
 80084f6:	6962      	ldrpl	r2, [r4, #20]
 80084f8:	60a2      	str	r2, [r4, #8]
 80084fa:	e7f4      	b.n	80084e6 <__swsetup_r+0x8e>
 80084fc:	2000      	movs	r0, #0
 80084fe:	e7f7      	b.n	80084f0 <__swsetup_r+0x98>
 8008500:	2000001c 	.word	0x2000001c

08008504 <_raise_r>:
 8008504:	291f      	cmp	r1, #31
 8008506:	b538      	push	{r3, r4, r5, lr}
 8008508:	4605      	mov	r5, r0
 800850a:	460c      	mov	r4, r1
 800850c:	d904      	bls.n	8008518 <_raise_r+0x14>
 800850e:	2316      	movs	r3, #22
 8008510:	6003      	str	r3, [r0, #0]
 8008512:	f04f 30ff 	mov.w	r0, #4294967295
 8008516:	bd38      	pop	{r3, r4, r5, pc}
 8008518:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800851a:	b112      	cbz	r2, 8008522 <_raise_r+0x1e>
 800851c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008520:	b94b      	cbnz	r3, 8008536 <_raise_r+0x32>
 8008522:	4628      	mov	r0, r5
 8008524:	f000 f830 	bl	8008588 <_getpid_r>
 8008528:	4622      	mov	r2, r4
 800852a:	4601      	mov	r1, r0
 800852c:	4628      	mov	r0, r5
 800852e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008532:	f000 b817 	b.w	8008564 <_kill_r>
 8008536:	2b01      	cmp	r3, #1
 8008538:	d00a      	beq.n	8008550 <_raise_r+0x4c>
 800853a:	1c59      	adds	r1, r3, #1
 800853c:	d103      	bne.n	8008546 <_raise_r+0x42>
 800853e:	2316      	movs	r3, #22
 8008540:	6003      	str	r3, [r0, #0]
 8008542:	2001      	movs	r0, #1
 8008544:	e7e7      	b.n	8008516 <_raise_r+0x12>
 8008546:	2100      	movs	r1, #0
 8008548:	4620      	mov	r0, r4
 800854a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800854e:	4798      	blx	r3
 8008550:	2000      	movs	r0, #0
 8008552:	e7e0      	b.n	8008516 <_raise_r+0x12>

08008554 <raise>:
 8008554:	4b02      	ldr	r3, [pc, #8]	@ (8008560 <raise+0xc>)
 8008556:	4601      	mov	r1, r0
 8008558:	6818      	ldr	r0, [r3, #0]
 800855a:	f7ff bfd3 	b.w	8008504 <_raise_r>
 800855e:	bf00      	nop
 8008560:	2000001c 	.word	0x2000001c

08008564 <_kill_r>:
 8008564:	b538      	push	{r3, r4, r5, lr}
 8008566:	2300      	movs	r3, #0
 8008568:	4d06      	ldr	r5, [pc, #24]	@ (8008584 <_kill_r+0x20>)
 800856a:	4604      	mov	r4, r0
 800856c:	4608      	mov	r0, r1
 800856e:	4611      	mov	r1, r2
 8008570:	602b      	str	r3, [r5, #0]
 8008572:	f7f9 fa74 	bl	8001a5e <_kill>
 8008576:	1c43      	adds	r3, r0, #1
 8008578:	d102      	bne.n	8008580 <_kill_r+0x1c>
 800857a:	682b      	ldr	r3, [r5, #0]
 800857c:	b103      	cbz	r3, 8008580 <_kill_r+0x1c>
 800857e:	6023      	str	r3, [r4, #0]
 8008580:	bd38      	pop	{r3, r4, r5, pc}
 8008582:	bf00      	nop
 8008584:	2000041c 	.word	0x2000041c

08008588 <_getpid_r>:
 8008588:	f7f9 ba62 	b.w	8001a50 <_getpid>

0800858c <__swhatbuf_r>:
 800858c:	b570      	push	{r4, r5, r6, lr}
 800858e:	460c      	mov	r4, r1
 8008590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008594:	4615      	mov	r5, r2
 8008596:	2900      	cmp	r1, #0
 8008598:	461e      	mov	r6, r3
 800859a:	b096      	sub	sp, #88	@ 0x58
 800859c:	da0c      	bge.n	80085b8 <__swhatbuf_r+0x2c>
 800859e:	89a3      	ldrh	r3, [r4, #12]
 80085a0:	2100      	movs	r1, #0
 80085a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80085a6:	bf14      	ite	ne
 80085a8:	2340      	movne	r3, #64	@ 0x40
 80085aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80085ae:	2000      	movs	r0, #0
 80085b0:	6031      	str	r1, [r6, #0]
 80085b2:	602b      	str	r3, [r5, #0]
 80085b4:	b016      	add	sp, #88	@ 0x58
 80085b6:	bd70      	pop	{r4, r5, r6, pc}
 80085b8:	466a      	mov	r2, sp
 80085ba:	f000 f849 	bl	8008650 <_fstat_r>
 80085be:	2800      	cmp	r0, #0
 80085c0:	dbed      	blt.n	800859e <__swhatbuf_r+0x12>
 80085c2:	9901      	ldr	r1, [sp, #4]
 80085c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80085c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80085cc:	4259      	negs	r1, r3
 80085ce:	4159      	adcs	r1, r3
 80085d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80085d4:	e7eb      	b.n	80085ae <__swhatbuf_r+0x22>

080085d6 <__smakebuf_r>:
 80085d6:	898b      	ldrh	r3, [r1, #12]
 80085d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085da:	079d      	lsls	r5, r3, #30
 80085dc:	4606      	mov	r6, r0
 80085de:	460c      	mov	r4, r1
 80085e0:	d507      	bpl.n	80085f2 <__smakebuf_r+0x1c>
 80085e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80085e6:	6023      	str	r3, [r4, #0]
 80085e8:	6123      	str	r3, [r4, #16]
 80085ea:	2301      	movs	r3, #1
 80085ec:	6163      	str	r3, [r4, #20]
 80085ee:	b003      	add	sp, #12
 80085f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085f2:	466a      	mov	r2, sp
 80085f4:	ab01      	add	r3, sp, #4
 80085f6:	f7ff ffc9 	bl	800858c <__swhatbuf_r>
 80085fa:	9f00      	ldr	r7, [sp, #0]
 80085fc:	4605      	mov	r5, r0
 80085fe:	4639      	mov	r1, r7
 8008600:	4630      	mov	r0, r6
 8008602:	f7fd fbd3 	bl	8005dac <_malloc_r>
 8008606:	b948      	cbnz	r0, 800861c <__smakebuf_r+0x46>
 8008608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800860c:	059a      	lsls	r2, r3, #22
 800860e:	d4ee      	bmi.n	80085ee <__smakebuf_r+0x18>
 8008610:	f023 0303 	bic.w	r3, r3, #3
 8008614:	f043 0302 	orr.w	r3, r3, #2
 8008618:	81a3      	strh	r3, [r4, #12]
 800861a:	e7e2      	b.n	80085e2 <__smakebuf_r+0xc>
 800861c:	89a3      	ldrh	r3, [r4, #12]
 800861e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008622:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008626:	81a3      	strh	r3, [r4, #12]
 8008628:	9b01      	ldr	r3, [sp, #4]
 800862a:	6020      	str	r0, [r4, #0]
 800862c:	b15b      	cbz	r3, 8008646 <__smakebuf_r+0x70>
 800862e:	4630      	mov	r0, r6
 8008630:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008634:	f000 f81e 	bl	8008674 <_isatty_r>
 8008638:	b128      	cbz	r0, 8008646 <__smakebuf_r+0x70>
 800863a:	89a3      	ldrh	r3, [r4, #12]
 800863c:	f023 0303 	bic.w	r3, r3, #3
 8008640:	f043 0301 	orr.w	r3, r3, #1
 8008644:	81a3      	strh	r3, [r4, #12]
 8008646:	89a3      	ldrh	r3, [r4, #12]
 8008648:	431d      	orrs	r5, r3
 800864a:	81a5      	strh	r5, [r4, #12]
 800864c:	e7cf      	b.n	80085ee <__smakebuf_r+0x18>
	...

08008650 <_fstat_r>:
 8008650:	b538      	push	{r3, r4, r5, lr}
 8008652:	2300      	movs	r3, #0
 8008654:	4d06      	ldr	r5, [pc, #24]	@ (8008670 <_fstat_r+0x20>)
 8008656:	4604      	mov	r4, r0
 8008658:	4608      	mov	r0, r1
 800865a:	4611      	mov	r1, r2
 800865c:	602b      	str	r3, [r5, #0]
 800865e:	f7f9 fa5d 	bl	8001b1c <_fstat>
 8008662:	1c43      	adds	r3, r0, #1
 8008664:	d102      	bne.n	800866c <_fstat_r+0x1c>
 8008666:	682b      	ldr	r3, [r5, #0]
 8008668:	b103      	cbz	r3, 800866c <_fstat_r+0x1c>
 800866a:	6023      	str	r3, [r4, #0]
 800866c:	bd38      	pop	{r3, r4, r5, pc}
 800866e:	bf00      	nop
 8008670:	2000041c 	.word	0x2000041c

08008674 <_isatty_r>:
 8008674:	b538      	push	{r3, r4, r5, lr}
 8008676:	2300      	movs	r3, #0
 8008678:	4d05      	ldr	r5, [pc, #20]	@ (8008690 <_isatty_r+0x1c>)
 800867a:	4604      	mov	r4, r0
 800867c:	4608      	mov	r0, r1
 800867e:	602b      	str	r3, [r5, #0]
 8008680:	f7f9 fa5b 	bl	8001b3a <_isatty>
 8008684:	1c43      	adds	r3, r0, #1
 8008686:	d102      	bne.n	800868e <_isatty_r+0x1a>
 8008688:	682b      	ldr	r3, [r5, #0]
 800868a:	b103      	cbz	r3, 800868e <_isatty_r+0x1a>
 800868c:	6023      	str	r3, [r4, #0]
 800868e:	bd38      	pop	{r3, r4, r5, pc}
 8008690:	2000041c 	.word	0x2000041c

08008694 <_init>:
 8008694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008696:	bf00      	nop
 8008698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800869a:	bc08      	pop	{r3}
 800869c:	469e      	mov	lr, r3
 800869e:	4770      	bx	lr

080086a0 <_fini>:
 80086a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086a2:	bf00      	nop
 80086a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086a6:	bc08      	pop	{r3}
 80086a8:	469e      	mov	lr, r3
 80086aa:	4770      	bx	lr
