#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 13 11:41:31 2017
# Process ID: 150548
# Current directory: c:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex
# Command line: vivado.exe -notrace -source c:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.tcl
# Log file: c:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/vivado.log
# Journal file: c:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 903.750 ; gain = 167.977
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/xsim/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/xsim/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/xsim/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/modelsim/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/modelsim/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/modelsim/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/questa/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/questa/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/questa/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/ies/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/ies/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/ies/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/vcs/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/vcs/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/vcs/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/riviera/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/riviera/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/riviera/GT_pblocks.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/activehdl/ibert_7series_gtp_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/activehdl/count_ones_zeros_pblock.tcl'
INFO: [SIM-utils-43] Exported 'C:/Users/smkilani/Documents/atfc/firmware/ibert_7series_gtp_0_ex/ibert_7series_gtp_0_ex.ip_user_files/sim_scripts/ibert_7series_gtp_0/activehdl/GT_pblocks.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 11:52:59 2017...
