// Seed: 2315134275
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wor id_2;
  output wire id_1;
  assign id_2 = {1 == 1, -1} & -1 & id_2;
  logic \id_5 ;
  wire  id_6;
  ;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd66,
    parameter id_2 = 32'd93
);
  wire _id_1;
  wire _id_2;
  logic [7:0] id_3;
  assign id_3[id_2] = id_1;
  wire [1 'b0 : -1  ^  id_2  ==  id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
