*----------------------------------------------------------------------------------------
*	Voltus IC Power Integrity Solution 18.17-s057_1 (64bit) 03/23/2020 10:35 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Jun-08 10:29:55 (2023-Jun-08 17:29:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fir
*
*	Liberty Libraries used: 
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_32x32m2w8_replica_v1_tt_025C_1v80.lib
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_64x32m4w32_replica_v1_tt_025C_1v80.lib
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_512x32m4w8_replica_v1_tt_025C_1v80.lib
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_1024x32m8w8_replica_v1_tt_025C_1v80.lib
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_1024x32m8w32_replica_v1_tt_025C_1v80.lib
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_1024x64m8w32_replica_v1_tt_025C_1v80.lib
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_2048x32m8w8_replica_v1_tt_025C_1v80.lib
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_4096x8m8w8_replica_v1_tt_025C_1v80.lib
*	        ff_n40C_1v95.hold_view: /scratch/nk/asic_labs/lab1/sky130/src/post-par-sim/fir_FINAL/libs/mmmc/sramgen_sram_4096x32m8w8_replica_v1_tt_025C_1v80.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:       1.95 
*
*	Parasitic Files used: 
*	        /scratch/nk/asic_labs/lab1/sky130/build/par-rundir/fir.ff_n40C_1v95.par.spef
*
*       Power View : ff_n40C_1v95.hold_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -output staticPowerReports.ff_n40C_1v95.hold_view -view ff_n40C_1v95.hold_view
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.44447931 	   11.5060%
Total Switching Power:       3.41252201 	   88.3382%
Total Leakage Power:         0.00602007 	    0.1558%
Total Power:                 3.86302138 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2044     0.02118   2.905e-07      0.2256       5.848 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.2072       3.271   1.639e-06       3.478       90.18 
Clock (Combinational)            0.03288      0.1203   1.324e-07      0.1532       3.972 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.4445       3.413   2.061e-06       3.857       99.84 
-----------------------------------------------------------------------------------------


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.03288      0.1203   1.324e-07      0.1532       3.965 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.03288      0.1203   1.324e-07      0.1532       3.965 
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000



Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.95     0.4445       3.413   2.061e-06       3.857       99.84 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:            FE_OFC3_Out_10 (sky130_fd_sc_hd__buf_8):           0.6055 
*                Highest Leakage Power:       CTS_ccl_a_inv_00009 (sky130_fd_sc_hd__clkinv_16):        7.578e-08 
*          Total Cap:      1.87661e-11 F
*          Total instances in design: 1582999
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap: 1582853
-----------------------------------------------------------------------------------------

