// Seed: 856474372
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
  assign id_1 = $realtime;
  id_5(
      .id_0($realtime), .id_1(1)
  );
  wire \id_6 ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[$realtime] = -1;
  assign id_3[-1 : 1] = $realtime ? id_5 : id_6;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  id_7(
      .id_0(-1'b0)
  );
  wire id_8;
  supply0 \id_9 ;
  id_10(
      id_2, $realtime, $realtime, $realtime, $realtime
  );
  wire id_11;
  assign \id_9 = -1;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  id_16(
      .id_0(id_11),
      .id_1(-1'b0),
      .id_2(1 - id_12),
      .id_3(id_1),
      .id_4($realtime),
      .id_5(id_8),
      .id_6(id_2),
      .id_7(id_11),
      .id_8(1),
      .id_9(1)
  );
  wire id_17;
  always if (id_1[$realtime]) id_12 = $realtime;
  id_18(
      .id_0(\id_9 )
  );
endmodule
