Time resolution is 1 ps
$finish called at time : 120 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/clock_divider/clock_divider.srcs/sim_1/new/clock_divider_tb.v" Line 37
