xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_9,../../../../Snake.gen/sources_1/bd/display_block/ipshared/5ec1/simulation/blk_mem_gen_v8_4.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_blk_mem_gen_0_0/sim/display_block_blk_mem_gen_0_0.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_VGA_output_0_1.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_VGA_output_0_1/sim/display_block_VGA_output_0_1.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_memory_mapper_0_0.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_memory_mapper_0_0/sim/display_block_memory_mapper_0_0.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_cell_array_ag_wraper_0_0.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_cell_array_ag_wraper_0_0/sim/display_block_cell_array_ag_wraper_0_0.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_length_state_machine_0_0.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_length_state_machine_0_0/sim/display_block_length_state_machine_0_0.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_apple_setter_0_0.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_apple_setter_0_0/sim/display_block_apple_setter_0_0.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_snake_increment_0_0.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_snake_increment_0_0/sim/display_block_snake_increment_0_0.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block_direction_decider_0_0.v,verilog,xil_defaultlib,../../../bd/display_block/ip/display_block_direction_decider_0_0/sim/display_block_direction_decider_0_0.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
display_block.v,verilog,xil_defaultlib,../../../bd/display_block/sim/display_block.v,incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"incdir="../../../../Snake.gen/sources_1/bd/display_block/ipshared/3cbc"
glbl.v,Verilog,xil_defaultlib,glbl.v
