/* semidrive virtulization specific dt bindings */
#ifndef __DT_BINDINGS_SDRV_XEN_H
#define __DT_BINDINGS_SDRV_XEN_H

/* sid */
#define SDRV_SID_DMAC2        0x72
#define SDRV_SID_DMAC3        0x73
#define SDRV_SID_DMAC4        0x74
#define SDRV_SID_DMAC5        0x75
#define SDRV_SID_DMAC6        0x76
#define SDRV_SID_DMAC7        0x77

#define SDRV_SID_CRTC0        0x01
#define SDRV_SID_CRTC1        0x02
#define SDRV_SID_CRTC2        0x03
#define SDRV_SID_CRTC3        0x04

#define SDRV_SID_SDHCI3       0x62

#define SDRV_SID_USB0         0x30
#define SDRV_SID_USB1         0x31

#define SDRV_SID_ETH2         0x50

#define SDRV_SID_VPU1         0x40
#define SDRV_SID_VPU2         0x41

#define SDRV_SID_GPU0         0x10
#define SDRV_SID_GPU0_0       0x11
#define SDRV_SID_GPU0_1       0x12
#define SDRV_SID_GPU0_2       0x13
#define SDRV_SID_GPU0_3       0x14

#define SDRV_SID_GPU1         0x20
#define SDRV_SID_GPU1_0       0x21
#define SDRV_SID_GPU1_1       0x22
#define SDRV_SID_GPU1_2       0x23
#define SDRV_SID_GPU1_3       0x24

#define SDRV_SID_CSI0         0x80
#define SDRV_SID_CSI1         0x81
#define SDRV_SID_CSI2         0x82

#endif
