// Seed: 2485537630
module module_0 (
    output supply0 id_0,
    input uwire id_1
    , id_4,
    output wand id_2
);
  wire [-1 'b0 : 1  &&  -1] id_5;
  assign id_4 = "";
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wor   id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  wire  id_5,
    input  uwire id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2
  );
  wire id_9;
  assign id_2 = -1;
  wire id_10;
endmodule
