// Seed: 3874415179
module module_0 (
    output wire id_0,
    input  wand id_1
);
  wire id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output wand  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output wor   id_4
);
  assign id_4 = {1'b0 + 1, 1};
  id_6 :
  assert property (@(posedge 1) 1)
  else $display;
  wire id_7;
  assign id_1 = {id_2, 1};
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
module module_2 (
    input supply1 id_0,
    output wand id_1,
    input wor id_2,
    output supply0 id_3,
    input tri0 id_4
);
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  or primCall (
      id_1,
      id_19,
      id_6,
      id_9,
      id_10,
      id_4,
      id_18,
      id_11,
      id_0,
      id_16,
      id_17,
      id_14,
      id_21,
      id_2,
      id_8,
      id_12,
      id_20,
      id_7
  );
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign modCall_1.type_0 = 0;
endmodule
