INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_REG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/Reg_D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sim_1/new/RegisterBankSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBankSim
