// Seed: 4166467674
module module_0 ();
  assign id_1 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = -1;
  assign id_3 = !id_3;
  timeunit 1ps / 1ps;
  always $display(id_2);
  wire \id_4 , id_5, id_6, id_7;
  always disable id_8;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd82
);
  logic [7:0] id_1;
  wire id_2;
  always id_1 = id_1[1 : 1];
  defparam id_3 = -1;
endmodule
