<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="List of Intel Xeon microprocessors,1999,2000,2001,2002,2003,2004,2005,2006,2007,2008" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>List of Intel Xeon microprocessors - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "List_of_Intel_Xeon_microprocessors";
		var wgTitle = "List of Intel Xeon microprocessors";
		var wgAction = "view";
		var wgArticleId = "4596063";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 281820601;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-List_of_Intel_Xeon_microprocessors skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">List of Intel Xeon microprocessors</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<div class="notice plainlinks"><i>This list is <a href="/wiki/Wikipedia:WikiProject_Lists#Incomplete_lists" title="Wikipedia:WikiProject Lists">incomplete</a>; you can help by <a href="http://en.wikipedia.org/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit" rel="nofollow">expanding it</a></i>.</div>
<p>The <b><a href="/wiki/Xeon" title="Xeon">Xeon</a></b> microprocessor from <a href="/wiki/Intel" title="Intel" class="mw-redirect">Intel</a> is a CPU targeted at the server and workstation markets, it also competes with AMD's Opteron.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#P6_based_Xeons"><span class="tocnumber">1</span> <span class="toctext">P6 based Xeons</span></a>
<ul>
<li class="toclevel-2"><a href="#Pentium_II_Xeon"><span class="tocnumber">1.1</span> <span class="toctext">Pentium II Xeon</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Drake.22_.28250_nm.29"><span class="tocnumber">1.1.1</span> <span class="toctext">"Drake" (250 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Pentium_III_Xeon"><span class="tocnumber">1.2</span> <span class="toctext">Pentium III Xeon</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Tanner.22_.28250_nm.29"><span class="tocnumber">1.2.1</span> <span class="toctext">"Tanner" (250 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Cascades.22_.28180_nm.29"><span class="tocnumber">1.2.2</span> <span class="toctext">"Cascades" (180 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#NetBurst_based_Xeons"><span class="tocnumber">2</span> <span class="toctext">NetBurst based Xeons</span></a>
<ul>
<li class="toclevel-2"><a href="#Xeon_.28UP.2FDP.29"><span class="tocnumber">2.1</span> <span class="toctext">Xeon (UP/DP)</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Foster.22_.28180_nm.29"><span class="tocnumber">2.1.1</span> <span class="toctext">"Foster" (180 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Prestonia.22_.28standard-voltage.2C_130_nm.29"><span class="tocnumber">2.1.2</span> <span class="toctext">"Prestonia" (standard-voltage, 130 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Prestonia.22_.28low-voltage.2C_130_nm.29"><span class="tocnumber">2.1.3</span> <span class="toctext">"Prestonia" (low-voltage, 130 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Gallatin.22_.28130_nm.29"><span class="tocnumber">2.1.4</span> <span class="toctext">"Gallatin" (130 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Nocona.22_.28standard-voltage.2C_90_nm.29"><span class="tocnumber">2.1.5</span> <span class="toctext">"Nocona" (standard-voltage, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Nocona.22_.28low-voltage.2C_90_nm.29"><span class="tocnumber">2.1.6</span> <span class="toctext">"Nocona" (low-voltage, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Irwindale.22_.28standard-voltage.2C_90_nm.29"><span class="tocnumber">2.1.7</span> <span class="toctext">"Irwindale" (standard-voltage, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Irwindale.22_.28medium-voltage.2C_90_nm.29"><span class="tocnumber">2.1.8</span> <span class="toctext">"Irwindale" (medium-voltage, 90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Irwindale.22_.28low-voltage.2C_90_nm.29"><span class="tocnumber">2.1.9</span> <span class="toctext">"Irwindale" (low-voltage, 90 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Xeon_.28UP.2FDP.29.2C_Dual_Core"><span class="tocnumber">2.2</span> <span class="toctext">Xeon (UP/DP), Dual Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Paxville_DP.22_.2890_nm.29"><span class="tocnumber">2.2.1</span> <span class="toctext">"Paxville DP" (90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Dempsey.22_.2865_nm.29"><span class="tocnumber">2.2.2</span> <span class="toctext">"Dempsey" (65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Dempsey.22_.28medium-voltage.2C_65_nm.29"><span class="tocnumber">2.2.3</span> <span class="toctext">"Dempsey" (medium-voltage, 65 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Xeon_MP"><span class="tocnumber">2.3</span> <span class="toctext">Xeon MP</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Foster_MP.22_.28180_nm.29"><span class="tocnumber">2.3.1</span> <span class="toctext">"Foster MP" (180 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Gallatin.22_.28130_nm.29_2"><span class="tocnumber">2.3.2</span> <span class="toctext">"Gallatin" (130 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Cranford.22_.2890_nm.29"><span class="tocnumber">2.3.3</span> <span class="toctext">"Cranford" (90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Potomac.22_.2890_nm.29"><span class="tocnumber">2.3.4</span> <span class="toctext">"Potomac" (90 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Xeon_MP.2C_Dual_Core"><span class="tocnumber">2.4</span> <span class="toctext">Xeon MP, Dual Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Paxville_MP.22_.2890_nm.29"><span class="tocnumber">2.4.1</span> <span class="toctext">"Paxville MP" (90 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Tulsa.22_.2865_nm.29"><span class="tocnumber">2.4.2</span> <span class="toctext">"Tulsa" (65 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#Pentium_M_.28Yonah.29_based_Xeons"><span class="tocnumber">3</span> <span class="toctext">Pentium M (Yonah) based Xeons</span></a>
<ul>
<li class="toclevel-2"><a href="#Xeon_DP.2C_Dual_Core"><span class="tocnumber">3.1</span> <span class="toctext">Xeon DP, Dual Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Sossaman.22_.28low-voltage.2C_65_nm.29"><span class="tocnumber">3.1.1</span> <span class="toctext">"Sossaman" (low-voltage, 65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Sossaman.22_.28ultra-low-voltage.2C_65_nm.29"><span class="tocnumber">3.1.2</span> <span class="toctext">"Sossaman" (ultra-low-voltage, 65 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#Core_based_Xeons"><span class="tocnumber">4</span> <span class="toctext">Core based Xeons</span></a>
<ul>
<li class="toclevel-2"><a href="#Xeon_.28UP.2FDP.29.2C_Dual_Core_2"><span class="tocnumber">4.1</span> <span class="toctext">Xeon (UP/DP), Dual Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Allendale.22_.2865_nm.29"><span class="tocnumber">4.1.1</span> <span class="toctext">"Allendale" (65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Conroe.22_.2865_nm.29"><span class="tocnumber">4.1.2</span> <span class="toctext">"Conroe" (65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Woodcrest.22_.2865_nm.29"><span class="tocnumber">4.1.3</span> <span class="toctext">"Woodcrest" (65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Woodcrest.22_.28low-voltage.2C_65_nm.29"><span class="tocnumber">4.1.4</span> <span class="toctext">"Woodcrest" (low-voltage, 65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Wolfdale.22_.2845_nm.29"><span class="tocnumber">4.1.5</span> <span class="toctext">"Wolfdale" (45 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Wolfdale.22_.28low_voltage.2C_45_nm.29"><span class="tocnumber">4.1.6</span> <span class="toctext">"Wolfdale" (low voltage, 45 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Wolfdale-DP.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">4.1.7</span> <span class="toctext">"Wolfdale-DP" (standard-voltage, 45 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Wolfdale-DP.22_.28low-voltage.2C_45_nm.29"><span class="tocnumber">4.1.8</span> <span class="toctext">"Wolfdale-DP" (low-voltage, 45 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Xeon_MP.2C_Dual_Core_2"><span class="tocnumber">4.2</span> <span class="toctext">Xeon MP, Dual Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Tigerton-DC.22_.28standard-voltage.2C_65_nm.29"><span class="tocnumber">4.2.1</span> <span class="toctext">"Tigerton-DC" (standard-voltage, 65 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Xeon_.28UP.2FDP.29.2C_Quad_Core"><span class="tocnumber">4.3</span> <span class="toctext">Xeon (UP/DP), Quad Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Kentsfield.22_.2865_nm.29"><span class="tocnumber">4.3.1</span> <span class="toctext">"Kentsfield" (65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Yorkfield.22_.2845_nm.29"><span class="tocnumber">4.3.2</span> <span class="toctext">"Yorkfield" (45 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Clovertown.22_.2865_nm.29"><span class="tocnumber">4.3.3</span> <span class="toctext">"Clovertown" (65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Clovertown.22_.28low_voltage.2C_65_nm.29"><span class="tocnumber">4.3.4</span> <span class="toctext">"Clovertown" (low voltage, 65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Harpertown.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">4.3.5</span> <span class="toctext">"Harpertown" (standard-voltage, 45 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Harpertown.22_.28low-voltage.2C_45_nm.29"><span class="tocnumber">4.3.6</span> <span class="toctext">"Harpertown" (low-voltage, 45 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Xeon_MP.2C_Quad_Core"><span class="tocnumber">4.4</span> <span class="toctext">Xeon MP, Quad Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Tigerton.22_.28standard-voltage.2C_65_nm.29"><span class="tocnumber">4.4.1</span> <span class="toctext">"Tigerton" (standard-voltage, 65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Tigerton.22_.28low-voltage.2C_65_nm.29"><span class="tocnumber">4.4.2</span> <span class="toctext">"Tigerton" (low-voltage, 65 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Dunnington-QC.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">4.4.3</span> <span class="toctext">"Dunnington-QC" (standard-voltage, 45 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Dunnington-QC.22_.28low-voltage.2C_45_nm.29"><span class="tocnumber">4.4.4</span> <span class="toctext">"Dunnington-QC" (low-voltage, 45 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Xeon_MP.2C_Six_Core"><span class="tocnumber">4.5</span> <span class="toctext">Xeon MP, Six Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Dunnington.22_.28standard-voltage.2C_45_nm.29"><span class="tocnumber">4.5.1</span> <span class="toctext">"Dunnington" (standard-voltage, 45 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Dunnington.22_.28low-voltage.2C_45_nm.29"><span class="tocnumber">4.5.2</span> <span class="toctext">"Dunnington" (low-voltage, 45 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#Nehalem_based_Xeons"><span class="tocnumber">5</span> <span class="toctext">Nehalem based Xeons</span></a>
<ul>
<li class="toclevel-2"><a href="#Xeon_.28UP.2FDP.29.2C_Dual_Core_3"><span class="tocnumber">5.1</span> <span class="toctext">Xeon (UP/DP), Dual Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Gainestown.22_.2845_nm.29"><span class="tocnumber">5.1.1</span> <span class="toctext">"Gainestown" (45 nm)</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a href="#Xeon_.28UP.2FDP.29.2C_Quad_Core_2"><span class="tocnumber">5.2</span> <span class="toctext">Xeon (UP/DP), Quad Core</span></a>
<ul>
<li class="toclevel-3"><a href="#.22Bloomfield.22_.2845_nm.29"><span class="tocnumber">5.2.1</span> <span class="toctext">"Bloomfield" (45 nm)</span></a></li>
<li class="toclevel-3"><a href="#.22Gainestown.22_.2845_nm.29_.5B2.5D_.5B3.5D"><span class="tocnumber">5.2.2</span> <span class="toctext">"Gainestown" (45 nm) <sup>[2]</sup> <sup>[3]</sup></span></a></li>
<li class="toclevel-3"><a href="#.22Gainestown.22_.28low-voltage.2C_45_nm.29"><span class="tocnumber">5.2.3</span> <span class="toctext">"Gainestown" (low-voltage, 45 nm)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">7</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">8</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script>
<p><a name="P6_based_Xeons" id="P6_based_Xeons"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=1" title="Edit section: P6 based Xeons">edit</a>]</span> <span class="mw-headline">P6 based Xeons</span></h2>
<p><a name="Pentium_II_Xeon" id="Pentium_II_Xeon"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=2" title="Edit section: Pentium II Xeon">edit</a>]</span> <span class="mw-headline">Pentium II Xeon</span></h3>
<p><a name=".22Drake.22_.28250_nm.29" id=".22Drake.22_.28250_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=3" title="Edit section: &quot;Drake&quot; (250 nm)">edit</a>]</span> <span class="mw-headline">"Drake" (250 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th>Multiplier</th>
<th>Voltage</th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th>Socket</th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>sSpec Number(s)</th>
</tr>
<tr>
<td>Pentium II Xeon 400</td>
<td>400 MHz</td>
<td>512 KiB</td>
<td>100 MT/s</td>
<td>4x</td>
<td>2.0 V</td>
<td>30.8 W</td>
<td><a href="/wiki/Slot_2" title="Slot 2">Slot 2</a></td>
<td>June 1998</td>
<td>80523KX400512, BX80523KX400512, BX80523KX40N512</td>
<td>Q519ES, Q626ES, SL2RH, Sl344, SL34H, SL2RH, SL35N</td>
</tr>
<tr>
<td>Pentium II Xeon 400</td>
<td>400 MHz</td>
<td>1024 KiB</td>
<td>100 MT/s</td>
<td>4x</td>
<td>2.0 V</td>
<td>38.1 W</td>
<td>Slot 2</td>
<td>June 1998</td>
<td>80523KX4001M, BX80523KX4001M, BX80523KX40N1M</td>
<td>Q619ES, SL2NB, SL345, SL34J, SL2NB, SL35P</td>
</tr>
<tr>
<td>Pentium II Xeon 450</td>
<td>450 MHz</td>
<td>512 KiB</td>
<td>100 MT/s</td>
<td>4.5x</td>
<td>2.0 V</td>
<td>34.5 W</td>
<td>Slot 2</td>
<td>October 1998</td>
<td>80523KX450512, BX80523KX450512, BX80523KX45G512</td>
<td>Q665ES, Q799ES, Q809ES, SL2XJ, SL354, SL36W, SL33T</td>
</tr>
<tr>
<td>Pentium II Xeon 450</td>
<td>450 MHz</td>
<td>1024 KiB</td>
<td>100 MT/s</td>
<td>4.5x</td>
<td>2.0 V</td>
<td>42.8 W</td>
<td>Slot 2</td>
<td>January 1999</td>
<td>80523KX4501M, BX80523KX4501M</td>
<td>Q810ES, SL2XK, SL33U</td>
</tr>
<tr>
<td>Pentium II Xeon 450</td>
<td>450 MHz</td>
<td>2048 KiB</td>
<td>100 MT/s</td>
<td>4.5x</td>
<td>2.0 V</td>
<td>46.7 W</td>
<td>Slot 2</td>
<td>January 1999</td>
<td>80523KX4502M, BX80523KX4502M</td>
<td>Q667ES, Q811ES, SL2XL, SL33V</td>
</tr>
</table>
<p><a name="Pentium_III_Xeon" id="Pentium_III_Xeon"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=4" title="Edit section: Pentium III Xeon">edit</a>]</span> <span class="mw-headline">Pentium III Xeon</span></h3>
<p><a name=".22Tanner.22_.28250_nm.29" id=".22Tanner.22_.28250_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=5" title="Edit section: &quot;Tanner&quot; (250 nm)">edit</a>]</span> <span class="mw-headline">"Tanner" (250 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_P6" title="Intel P6" class="mw-redirect">Intel P6</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a></i></li>
<li>All models support quad-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 123 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: B0, C0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Pentium III Xeon 500</td>
<td>SL2XU (B0)<br />
SL3D9 (C0)</td>
<td>500 MHz</td>
<td>512 KiB</td>
<td>100 MT/s</td>
<td>5x</td>
<td>2.0 V</td>
<td>36 W</td>
<td><a href="/wiki/Slot_2" title="Slot 2">Slot 2</a></td>
<td><span class="mw-formatted-date" title="1999-03-17"><span class="mw-formatted-date" title="03-17"><a href="/wiki/March_17" title="March 17">March 17</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></td>
<td></td>
<td>$931</td>
</tr>
<tr>
<td>Pentium III Xeon 500</td>
<td>SL2XV (B0)<br />
SL3DA (C0)</td>
<td>500 MHz</td>
<td>1024 KiB</td>
<td>100 MT/s</td>
<td>5x</td>
<td>2.0 V</td>
<td>44 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="1999-03-17"><span class="mw-formatted-date" title="03-17"><a href="/wiki/March_17" title="March 17">March 17</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></td>
<td>BX80525KY5001M</td>
<td>$1980</td>
</tr>
<tr>
<td>Pentium III Xeon 500</td>
<td>SL2XW (B0)<br />
SL3DB (C0)</td>
<td>500 MHz</td>
<td>2048 KiB</td>
<td>100 MT/s</td>
<td>5x</td>
<td>2.0 V</td>
<td>36.2 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="1999-03-17"><span class="mw-formatted-date" title="03-17"><a href="/wiki/March_17" title="March 17">March 17</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></td>
<td>BX80525KY5002M</td>
<td>$3692</td>
</tr>
<tr>
<td>Pentium III Xeon 550*</td>
<td>SL3LM (C0)</td>
<td>550 MHz</td>
<td>512 KiB</td>
<td>100 MT/s</td>
<td>5.5x</td>
<td>2.0 V</td>
<td>34 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="1999-04-07"><span class="mw-formatted-date" title="04-07"><a href="/wiki/April_7" title="April 7">April 7</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></td>
<td></td>
<td>$1059</td>
</tr>
<tr>
<td>Pentium III Xeon 550</td>
<td>SL3Y4 (C0)</td>
<td>550 MHz</td>
<td>512 KiB</td>
<td>100 MT/s</td>
<td>5.5x</td>
<td>2.0 V</td>
<td>34 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="1999-08-23"><span class="mw-formatted-date" title="08-23"><a href="/wiki/August_23" title="August 23">August 23</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></td>
<td></td>
<td>$931</td>
</tr>
<tr>
<td>Pentium III Xeon 550</td>
<td>SL3TW (C0)</td>
<td>550 MHz</td>
<td>1024 KiB</td>
<td>100 MT/s</td>
<td>5.5x</td>
<td>2.0 V</td>
<td>34 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="1999-08-23"><span class="mw-formatted-date" title="08-23"><a href="/wiki/August_23" title="August 23">August 23</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></td>
<td></td>
<td>$1980</td>
</tr>
<tr>
<td>Pentium III Xeon 550</td>
<td>SL3CF (C0)</td>
<td>550 MHz</td>
<td>2048 KiB</td>
<td>100 MT/s</td>
<td>5.5x</td>
<td>2.0 V</td>
<td>39.5 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="1999-08-23"><span class="mw-formatted-date" title="08-23"><a href="/wiki/August_23" title="August 23">August 23</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></td>
<td></td>
<td>$3692</td>
</tr>
</table>
<ul>
<li>*Note: Only capable of dual processor/uni processor configurations.</li>
</ul>
<p><a name=".22Cascades.22_.28180_nm.29" id=".22Cascades.22_.28180_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=6" title="Edit section: &quot;Cascades&quot; (180 nm)">edit</a>]</span> <span class="mw-headline">"Cascades" (180 nm)</span></h4>
<ul>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th>Multiplier</th>
<th>Voltage</th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th>Socket</th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Pentium III Xeon 600</td>
<td>600 MHz</td>
<td>256 KiB</td>
<td>133 MT/s</td>
<td>4.5x</td>
<td>2.8 V</td>
<td>20.8 W</td>
<td><a href="/wiki/Slot_2" title="Slot 2">Slot 2</a></td>
<td>October 1999</td>
<td></td>
</tr>
<tr>
<td>Pentium III Xeon 667</td>
<td>667 MHz</td>
<td>256 KiB</td>
<td>133 MT/s</td>
<td>5x</td>
<td>2.8 V</td>
<td>23 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></td>
<td></td>
</tr>
<tr>
<td>Pentium III Xeon 700</td>
<td>700 MHz</td>
<td>1024 KiB</td>
<td>100 MT/s</td>
<td>7x</td>
<td>2.8 V</td>
<td>32 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="2000-05-22"><span class="mw-formatted-date" title="05-22"><a href="/wiki/May_22" title="May 22">May 22</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></td>
<td></td>
</tr>
<tr>
<td>Pentium III Xeon 700</td>
<td>700 MHz</td>
<td>2048 KiB</td>
<td>100 MT/s</td>
<td>7x</td>
<td>2.8 V</td>
<td>32 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="2000-05-22"><span class="mw-formatted-date" title="05-22"><a href="/wiki/May_22" title="May 22">May 22</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></td>
<td></td>
</tr>
<tr>
<td>Pentium III Xeon 733</td>
<td>733 MHz</td>
<td>256 KiB</td>
<td>133 MT/s</td>
<td>5.5x</td>
<td>2.8 V</td>
<td>25.2 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="1999-10-25"><span class="mw-formatted-date" title="10-25"><a href="/wiki/October_25" title="October 25">October 25</a></span>, <a href="/wiki/1999" title="1999">1999</a></span></td>
<td></td>
</tr>
<tr>
<td>Pentium III Xeon 800</td>
<td>800 MHz</td>
<td>256 KiB</td>
<td>133 MT/s</td>
<td>6x</td>
<td>2.8 V</td>
<td>27.4 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="2000-01-12"><span class="mw-formatted-date" title="01-12"><a href="/wiki/January_12" title="January 12">January 12</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></td>
<td></td>
</tr>
<tr>
<td>Pentium III Xeon 866</td>
<td>866 MHz</td>
<td>256 KiB</td>
<td>133 MT/s</td>
<td>6.5x</td>
<td>2.8 V</td>
<td>29.6 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="2000-03-13"><span class="mw-formatted-date" title="03-13"><a href="/wiki/March_13" title="March 13">March 13</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></td>
<td></td>
</tr>
<tr>
<td>Pentium III Xeon 900</td>
<td>900 MHz</td>
<td>2048 KiB</td>
<td>100 MT/s</td>
<td>9x</td>
<td>2.8 V</td>
<td>39.3 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="2001-03-21"><span class="mw-formatted-date" title="03-21"><a href="/wiki/March_21" title="March 21">March 21</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></td>
<td></td>
</tr>
<tr>
<td>Pentium III Xeon 933</td>
<td>933 MHz</td>
<td>256 KiB</td>
<td>133 MT/s</td>
<td>7x</td>
<td>2.8 V</td>
<td>32 W</td>
<td>Slot 2</td>
<td>July 2000</td>
<td></td>
</tr>
<tr>
<td>Pentium III Xeon 1000</td>
<td>1000 MHz</td>
<td>256 KiB</td>
<td>133 MT/s</td>
<td>7.5x</td>
<td>2.8 V</td>
<td>33.3 W</td>
<td>Slot 2</td>
<td><span class="mw-formatted-date" title="2000-08-22"><span class="mw-formatted-date" title="08-22"><a href="/wiki/August_22" title="August 22">August 22</a></span>, <a href="/wiki/2000" title="2000">2000</a></span></td>
<td></td>
</tr>
</table>
<p><a name="NetBurst_based_Xeons" id="NetBurst_based_Xeons"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=7" title="Edit section: NetBurst based Xeons">edit</a>]</span> <span class="mw-headline">NetBurst based Xeons</span></h2>
<p><a name="Xeon_.28UP.2FDP.29" id="Xeon_.28UP.2FDP.29"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=8" title="Edit section: Xeon (UP/DP)">edit</a>]</span> <span class="mw-headline">Xeon (UP/DP)</span></h3>
<p><a name=".22Foster.22_.28180_nm.29" id=".22Foster.22_.28180_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=9" title="Edit section: &quot;Foster&quot; (180 nm)">edit</a>]</span> <span class="mw-headline">"Foster" (180 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th>Multiplier</th>
<th>Voltage</th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th>Socket</th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Xeon 1.4</td>
<td>1400 MHz</td>
<td>256 KiB</td>
<td>400 MT/s</td>
<td>14x</td>
<td>1.75 V</td>
<td>56 W</td>
<td><a href="/wiki/Socket_603" title="Socket 603">Socket 603</a></td>
<td><span class="mw-formatted-date" title="2001-05-21"><span class="mw-formatted-date" title="05-21"><a href="/wiki/May_21" title="May 21">May 21</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></td>
<td>RN80528KC017G0K</td>
</tr>
<tr>
<td>Xeon 1.5</td>
<td>1500 MHz</td>
<td>256 KiB</td>
<td>400 MT/s</td>
<td>15x</td>
<td>1.75 V</td>
<td>59.2 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2001-05-21"><span class="mw-formatted-date" title="05-21"><a href="/wiki/May_21" title="May 21">May 21</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></td>
<td>RN80528KC021G0K</td>
</tr>
<tr>
<td>Xeon 1.7</td>
<td>1700 MHz</td>
<td>256 KiB</td>
<td>400 MT/s</td>
<td>17x</td>
<td>1.75 V</td>
<td>65.8 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2001-05-21"><span class="mw-formatted-date" title="05-21"><a href="/wiki/May_21" title="May 21">May 21</a></span>, <a href="/wiki/2001" title="2001">2001</a></span></td>
<td>RN80528KC029G0K</td>
</tr>
<tr>
<td>Xeon 2.0</td>
<td>2000 MHz</td>
<td>256 KiB</td>
<td>400 MT/s</td>
<td>20x</td>
<td>1.75 V</td>
<td>77.5 W</td>
<td>Socket 603</td>
<td>September 2001</td>
<td>RN80528KC041G0K</td>
</tr>
</table>
<p><a name=".22Prestonia.22_.28standard-voltage.2C_130_nm.29" id=".22Prestonia.22_.28standard-voltage.2C_130_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=10" title="Edit section: &quot;Prestonia&quot; (standard-voltage, 130 nm)">edit</a>]</span> <span class="mw-headline">"Prestonia" (standard-voltage, 130 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th>Multiplier</th>
<th>Voltage</th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th>Socket</th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Xeon 1.8</td>
<td>1800 MHz</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>18x</td>
<td>1.475/1.5 V</td>
<td>55 W</td>
<td><a href="/wiki/Socket_603" title="Socket 603">Socket 603</a></td>
<td><span class="mw-formatted-date" title="2002-02-25"><span class="mw-formatted-date" title="02-25"><a href="/wiki/February_25" title="February 25">February 25</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80532KC033512</td>
</tr>
<tr>
<td>Xeon 2.0 A</td>
<td>2000 MHz</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>20x</td>
<td>1.475/1.5 V</td>
<td>58 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2002-02-25"><span class="mw-formatted-date" title="02-25"><a href="/wiki/February_25" title="February 25">February 25</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80532KC041512</td>
</tr>
<tr>
<td>Xeon 2.0B</td>
<td>2000 MHz</td>
<td>512 KiB</td>
<td>533 MT/s</td>
<td>15x</td>
<td>1.5 V</td>
<td>58 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td>November 18 2002</td>
<td>RK80532KE041512</td>
</tr>
<tr>
<td>Xeon 2.2</td>
<td>2200 MHz</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>22x</td>
<td>1.475/1.5 V</td>
<td>61 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2002-02-25"><span class="mw-formatted-date" title="02-25"><a href="/wiki/February_25" title="February 25">February 25</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80532KC049512</td>
</tr>
<tr>
<td>Xeon 2.4</td>
<td>2400 MHz</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>24x</td>
<td>1.475/1.5 V</td>
<td>65 W</td>
<td>Socket 603</td>
<td>April 23 2002</td>
<td>RN80532KC056512</td>
</tr>
<tr>
<td>Xeon 2.4B</td>
<td>2400 MHz</td>
<td>512 KiB</td>
<td>533 MT/s</td>
<td>18x</td>
<td>1.475/1.5 V</td>
<td>65/77 W</td>
<td>Socket 604</td>
<td>November 18 2002</td>
<td>RK80532KE056512</td>
</tr>
<tr>
<td>Xeon 2.6</td>
<td>2600 MHz</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>26x</td>
<td>1.475/1.5 V</td>
<td>60/71 W</td>
<td>Socket 603</td>
<td>September 11 2002</td>
<td>RN80532KC064512</td>
</tr>
<tr>
<td>Xeon 2.66</td>
<td>2667 MHz</td>
<td>512 KiB</td>
<td>533 MT/s</td>
<td>20x</td>
<td>1.5 V</td>
<td>72/77 W</td>
<td>Socket 604</td>
<td>November 18 2002</td>
<td>RK80532KE067512</td>
</tr>
<tr>
<td>Xeon 2.8</td>
<td>2800 MHz</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>28x</td>
<td>1.475/1.5 V</td>
<td>68/74 W</td>
<td>Socket 603</td>
<td>September 11 2002</td>
<td>RN80532KC072512</td>
</tr>
<tr>
<td>Xeon 2.8B</td>
<td>2800 MHz</td>
<td>512 KiB</td>
<td>533 MT/s</td>
<td>21x</td>
<td>1.5 V</td>
<td>74/77 W</td>
<td>Socket 604</td>
<td>November 18 2002</td>
<td>RK80532KE072512</td>
</tr>
<tr>
<td>Xeon 3.0</td>
<td>3000 MHz</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>30x</td>
<td>1.525 V</td>
<td>85 W</td>
<td>Socket 603</td>
<td>March 10 2003</td>
<td>RN80532KC080512</td>
</tr>
<tr>
<td>Xeon 3.06</td>
<td>3066 MHz</td>
<td>512 KiB</td>
<td>533 MT/s</td>
<td>23x</td>
<td>1.525 V</td>
<td>85 W</td>
<td>Socket 604</td>
<td>March 10 2003</td>
<td>RK80532KE083512</td>
</tr>
</table>
<p><a name=".22Prestonia.22_.28low-voltage.2C_130_nm.29" id=".22Prestonia.22_.28low-voltage.2C_130_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=11" title="Edit section: &quot;Prestonia&quot; (low-voltage, 130 nm)">edit</a>]</span> <span class="mw-headline">"Prestonia" (low-voltage, 130 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th>Multiplier</th>
<th>Voltage</th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th>Socket</th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Xeon LV 1.6</td>
<td>1600 MHz</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>16x</td>
<td>1.187/1.274 V</td>
<td>30 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td>September 2003</td>
<td>RK80532EC025512</td>
</tr>
<tr>
<td>Xeon LV 2.0</td>
<td>2000 MHz</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>20x</td>
<td>1.179/1.27 V</td>
<td>35 W</td>
<td>Socket 604</td>
<td>September 2003</td>
<td>RK80532EC041512</td>
</tr>
<tr>
<td>Xeon LV 2.4</td>
<td>2400 MHz</td>
<td>512 KiB</td>
<td>533 MT/s</td>
<td>18x</td>
<td>1.17/1.265 V</td>
<td>40 W</td>
<td>Socket 604</td>
<td>September 2003</td>
<td>RK80532EE056512</td>
</tr>
</table>
<p><a name=".22Gallatin.22_.28130_nm.29" id=".22Gallatin.22_.28130_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=12" title="Edit section: &quot;Gallatin&quot; (130 nm)">edit</a>]</span> <span class="mw-headline">"Gallatin" (130 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th>L3-Cache</th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th>Multiplier</th>
<th>Voltage</th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th>Socket</th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Xeon 2.4B</td>
<td>2400 MHz</td>
<td>512 KiB</td>
<td>1024 KiB</td>
<td>533 MT/s</td>
<td>18x</td>
<td>1.525 V</td>
<td>77 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td>March 2003</td>
<td>RK80532KE0561M</td>
</tr>
<tr>
<td>Xeon 2.8B</td>
<td>2800 MHz</td>
<td>512 KiB</td>
<td>1024 KiB</td>
<td>533 MT/s</td>
<td>21x</td>
<td>1.525 V</td>
<td>77 W</td>
<td>Socket 604</td>
<td>February 2004</td>
<td>RK80532KE0721M</td>
</tr>
<tr>
<td>Xeon 3.06</td>
<td>3066 MHz</td>
<td>512 KiB</td>
<td>1024 KiB</td>
<td>533 MT/s</td>
<td>23x</td>
<td>1.525 V</td>
<td>87 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2003-07-14"><span class="mw-formatted-date" title="07-14"><a href="/wiki/July_14" title="July 14">July 14</a></span>, <a href="/wiki/2003" title="2003">2003</a></span></td>
<td>RK80532KE0831M</td>
</tr>
<tr>
<td>Xeon 3.2</td>
<td>3200 MHz</td>
<td>512 KiB</td>
<td>1024 KiB</td>
<td>533 MT/s</td>
<td>24x</td>
<td>1.525 V</td>
<td>92 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2003-10-06"><span class="mw-formatted-date" title="10-06"><a href="/wiki/October_6" title="October 6">October 6</a></span>, <a href="/wiki/2003" title="2003">2003</a></span></td>
<td>RK80532KE0881M</td>
</tr>
<tr>
<td>Xeon 3.2</td>
<td>3200 MHz</td>
<td>512 KiB</td>
<td>2048 KiB</td>
<td>533 MT/s</td>
<td>24x</td>
<td>1.525 V</td>
<td>92 W</td>
<td>Socket 604</td>
<td>February 2004<sup id="cite_ref-0" class="reference"><a href="#cite_note-0" title=""><span>[</span>1<span>]</span></a></sup></td>
<td>RK80532KE0882M</td>
</tr>
</table>
<p><a name=".22Nocona.22_.28standard-voltage.2C_90_nm.29" id=".22Nocona.22_.28standard-voltage.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=13" title="Edit section: &quot;Nocona&quot; (standard-voltage, 90 nm)">edit</a>]</span> <span class="mw-headline">"Nocona" (standard-voltage, 90 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a></i></li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: D0, E0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon 2.8</td>
<td>SL7DV (D0),<br />
SL7PD (E0)</td>
<td>2800 MHz</td>
<td>1024 KiB</td>
<td>800 MT/s</td>
<td>14x</td>
<td>1.287/1.4 V</td>
<td>103 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2004-06-28"><span class="mw-formatted-date" title="06-28"><a href="/wiki/June_28" title="June 28">June 28</a></span>, <a href="/wiki/2004" title="2004">2004</a></span></td>
<td>RK80546KG0721M</td>
<td>$209</td>
</tr>
<tr>
<td>Xeon 3.0</td>
<td>SL7DW (D0),<br />
SL7PE (E0)</td>
<td>3000 MHz</td>
<td>1024 KiB</td>
<td>800 MT/s</td>
<td>15x</td>
<td>1.287/1.4 V</td>
<td>103 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2004-06-28"><span class="mw-formatted-date" title="06-28"><a href="/wiki/June_28" title="June 28">June 28</a></span>, <a href="/wiki/2004" title="2004">2004</a></span></td>
<td>RK80546KG0801M</td>
<td>$316</td>
</tr>
<tr>
<td>Xeon 3.2</td>
<td>SL7DX (D0),<br />
SL7PF (E0)</td>
<td>3200 MHz</td>
<td>1024 KiB</td>
<td>800 MT/s</td>
<td>16x</td>
<td>1.287/1.4 V</td>
<td>103 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2004-06-28"><span class="mw-formatted-date" title="06-28"><a href="/wiki/June_28" title="June 28">June 28</a></span>, <a href="/wiki/2004" title="2004">2004</a></span></td>
<td>RK80546KG0881M</td>
<td>$455</td>
</tr>
<tr>
<td>Xeon 3.4</td>
<td>SL7DY (D0),<br />
SL7PG (E0)</td>
<td>3400 MHz</td>
<td>1024 KiB</td>
<td>800 MT/s</td>
<td>17x</td>
<td>1.287/1.4 V</td>
<td>103 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2004-06-28"><span class="mw-formatted-date" title="06-28"><a href="/wiki/June_28" title="June 28">June 28</a></span>, <a href="/wiki/2004" title="2004">2004</a></span></td>
<td>RK80546KG0961M</td>
<td>$690</td>
</tr>
<tr>
<td>Xeon 3.6</td>
<td>SL7DZ (D0),<br />
SL7PH (E0)</td>
<td>3600 MHz</td>
<td>1024 KiB</td>
<td>800 MT/s</td>
<td>18x</td>
<td>1.287/1.4 V</td>
<td>103 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2004-06-28"><span class="mw-formatted-date" title="06-28"><a href="/wiki/June_28" title="June 28">June 28</a></span>, <a href="/wiki/2004" title="2004">2004</a></span></td>
<td>RK80546KG1041M</td>
<td>$851</td>
</tr>
</table>
<p><a name=".22Nocona.22_.28low-voltage.2C_90_nm.29" id=".22Nocona.22_.28low-voltage.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=14" title="Edit section: &quot;Nocona&quot; (low-voltage, 90 nm)">edit</a>]</span> <span class="mw-headline">"Nocona" (low-voltage, 90 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon LV 2.8</td>
<td>SL8RW</td>
<td>2800 MHz</td>
<td>1024 KiB</td>
<td>800 MT/s</td>
<td>14x</td>
<td>1.2 V</td>
<td>55 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td>October 2004</td>
<td>RK80546KG0721M</td>
<td>$260</td>
</tr>
</table>
<p><a name=".22Irwindale.22_.28standard-voltage.2C_90_nm.29" id=".22Irwindale.22_.28standard-voltage.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=15" title="Edit section: &quot;Irwindale&quot; (standard-voltage, 90 nm)">edit</a>]</span> <span class="mw-headline">"Irwindale" (standard-voltage, 90 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/SpeedStep" title="SpeedStep">EIST</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation)</i></li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: N0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon 2.8</td>
<td>SL7ZG</td>
<td>2800 MHz</td>
<td>2048 KiB</td>
<td>800 MT/s</td>
<td>14x</td>
<td>1.25/1.388 V</td>
<td>110 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2005-09-26"><span class="mw-formatted-date" title="09-26"><a href="/wiki/September_26" title="September 26">September 26</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>RK80546KG0722MM</td>
<td></td>
</tr>
<tr>
<td>Xeon 3.0</td>
<td>SL7ZF</td>
<td>3000 MHz</td>
<td>2048 KiB</td>
<td>800 MT/s</td>
<td>15x</td>
<td>1.25/1.388 V</td>
<td>110 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2005-02-14"><span class="mw-formatted-date" title="02-14"><a href="/wiki/February_14" title="February 14">February 14</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>RK80546KG0802MM</td>
<td>$316</td>
</tr>
<tr>
<td>Xeon 3.2</td>
<td>SL7ZE</td>
<td>3200 MHz</td>
<td>2048 KiB</td>
<td>800 MT/s</td>
<td>16x</td>
<td>1.25/1.388 V</td>
<td>110 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2005-02-14"><span class="mw-formatted-date" title="02-14"><a href="/wiki/February_14" title="February 14">February 14</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>RK80546KG0882MM</td>
<td>$455</td>
</tr>
<tr>
<td>Xeon 3.4</td>
<td>SL7ZD</td>
<td>3400 MHz</td>
<td>2048 KiB</td>
<td>800 MT/s</td>
<td>17x</td>
<td>1.25/1.388 V</td>
<td>110 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2005-02-14"><span class="mw-formatted-date" title="02-14"><a href="/wiki/February_14" title="February 14">February 14</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>RK80546KG0962MM</td>
<td>$690</td>
</tr>
<tr>
<td>Xeon 3.6</td>
<td>SL7ZC</td>
<td>3600 MHz</td>
<td>2048 KiB</td>
<td>800 MT/s</td>
<td>18x</td>
<td>1.25/1.388 V</td>
<td>110 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2005-02-14"><span class="mw-formatted-date" title="02-14"><a href="/wiki/February_14" title="February 14">February 14</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>RK80546KG1042MM</td>
<td>$851</td>
</tr>
<tr>
<td>Xeon 3.8</td>
<td>SL7ZB</td>
<td>3800 MHz</td>
<td>2048 KiB</td>
<td>800 MT/s</td>
<td>19x</td>
<td>1.25/1.388 V</td>
<td>110 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2005-09-26"><span class="mw-formatted-date" title="09-26"><a href="/wiki/September_26" title="September 26">September 26</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>RK80546KG1122MM</td>
<td>$851</td>
</tr>
</table>
<p><a name=".22Irwindale.22_.28medium-voltage.2C_90_nm.29" id=".22Irwindale.22_.28medium-voltage.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=16" title="Edit section: &quot;Irwindale&quot; (medium-voltage, 90 nm)">edit</a>]</span> <span class="mw-headline">"Irwindale" (medium-voltage, 90 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/SpeedStep" title="SpeedStep">EIST</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation)</i></li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: R0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon MV 3.2</td>
<td>SL8T3</td>
<td>3200 MHz</td>
<td>2048 KiB</td>
<td>800 MT/s</td>
<td>16x</td>
<td>1.213/1.388 V</td>
<td>90 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2005-09-26"><span class="mw-formatted-date" title="09-26"><a href="/wiki/September_26" title="September 26">September 26</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>NE80546QG0882MM</td>
<td>$487</td>
</tr>
</table>
<p><a name=".22Irwindale.22_.28low-voltage.2C_90_nm.29" id=".22Irwindale.22_.28low-voltage.2C_90_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=17" title="Edit section: &quot;Irwindale&quot; (low-voltage, 90 nm)">edit</a>]</span> <span class="mw-headline">"Irwindale" (low-voltage, 90 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/SpeedStep" title="SpeedStep">EIST</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation)</i></li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: R0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon LV 3.0</td>
<td>SL8SV</td>
<td>3000 MHz</td>
<td>2048 KiB</td>
<td>800 MT/s</td>
<td>15x</td>
<td>1.05/1.20 V</td>
<td>55 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2005-09-26"><span class="mw-formatted-date" title="09-26"><a href="/wiki/September_26" title="September 26">September 26</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>NE80546JG0802MM</td>
<td>$519</td>
</tr>
</table>
<p><a name="Xeon_.28UP.2FDP.29.2C_Dual_Core" id="Xeon_.28UP.2FDP.29.2C_Dual_Core"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=18" title="Edit section: Xeon (UP/DP), Dual Core">edit</a>]</span> <span class="mw-headline">Xeon (UP/DP), Dual Core</span></h3>
<p><a name=".22Paxville_DP.22_.2890_nm.29" id=".22Paxville_DP.22_.2890_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=19" title="Edit section: &quot;Paxville DP&quot; (90 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#DP-capable.2C_90_nm_.22Paxville_DP.22" title="Xeon">"Paxville DP"</a> (90 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation)</i></li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: A0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon 2.8</td>
<td>SL8MA</td>
<td>2800 MHz</td>
<td>2 × 2048 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>14x</td>
<td>1.287/1.412 V</td>
<td>135 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2005-10-10"><span class="mw-formatted-date" title="10-10"><a href="/wiki/October_10" title="October 10">October 10</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>NE80551KG0724MM</td>
<td>$1043</td>
</tr>
</table>
<p><a name=".22Dempsey.22_.2865_nm.29" id=".22Dempsey.22_.2865_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=20" title="Edit section: &quot;Dempsey&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#5000-series_.22Dempsey.22" title="Xeon">"Dempsey"</a> (65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 81 mm²</li>
<li>Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>): Supported by: All except 5060.</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: C1</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon 5030</td>
<td>SL96E</td>
<td>2667 MHz</td>
<td>2 × 2048 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>667 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>16x</td>
<td>1.25 - 1.4 V</td>
<td>95 W</td>
<td><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td><span class="mw-formatted-date" title="2006-05-23"><span class="mw-formatted-date" title="05-23"><a href="/wiki/May_23" title="May 23">May 23</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80555KF0674M</td>
<td>$156</td>
</tr>
<tr>
<td>Dual-Core Xeon 5050</td>
<td>SL96C</td>
<td>3000 MHz</td>
<td>2 × 2048 KiB</td>
<td>667 MT/s</td>
<td>18x</td>
<td>1.25 - 1.4 V</td>
<td>95 W</td>
<td>LGA 771</td>
<td>May 23, 2006</td>
<td>HH80555KF0804M</td>
<td>$177</td>
</tr>
<tr>
<td>Dual-Core Xeon 5060</td>
<td>SL96A</td>
<td>3200 MHz</td>
<td>2 × 2048 KiB</td>
<td>1066 MT/s</td>
<td>12x</td>
<td>1.25 - 1.4 V</td>
<td>130 W</td>
<td>LGA 771</td>
<td>May 23, 2006</td>
<td>HH80555KH0884M</td>
<td>$316</td>
</tr>
<tr>
<td>Dual-Core Xeon 5080</td>
<td>SL968</td>
<td>3733 MHz</td>
<td>2 × 2048 KiB</td>
<td>1066 MT/s</td>
<td>14x</td>
<td>1.25 - 1.4 V</td>
<td>130 W</td>
<td>LGA 771</td>
<td>May 23, 2006</td>
<td>HH80555KH1094M</td>
<td>$851</td>
</tr>
</table>
<p><a name=".22Dempsey.22_.28medium-voltage.2C_65_nm.29" id=".22Dempsey.22_.28medium-voltage.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=21" title="Edit section: &quot;Dempsey&quot; (medium-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Dempsey" (medium-voltage, 65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 81 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: C1</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon MV 5063</td>
<td>SL96B</td>
<td>3200 MHz</td>
<td>2 × 2048 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>12x</td>
<td>1.075 - 1.350 V</td>
<td>95 W</td>
<td><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td><span class="mw-formatted-date" title="2006-05-23"><span class="mw-formatted-date" title="05-23"><a href="/wiki/May_23" title="May 23">May 23</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80555QH0884M</td>
<td>$369</td>
</tr>
</table>
<p><a name="Xeon_MP" id="Xeon_MP"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=22" title="Edit section: Xeon MP">edit</a>]</span> <span class="mw-headline">Xeon MP</span></h3>
<p><a name=".22Foster_MP.22_.28180_nm.29" id=".22Foster_MP.22_.28180_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=23" title="Edit section: &quot;Foster MP&quot; (180 nm)">edit</a>]</span> <span class="mw-headline">"Foster MP" (180 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th>L3-Cache</th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th>Multiplier</th>
<th>Voltage</th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th>Socket</th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Xeon MP 1.4</td>
<td>1400 MHz</td>
<td>256 KiB</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>14x</td>
<td>1.75 V</td>
<td>64 W</td>
<td><a href="/wiki/Socket_603" title="Socket 603">Socket 603</a></td>
<td><span class="mw-formatted-date" title="2002-03-12"><span class="mw-formatted-date" title="03-12"><a href="/wiki/March_12" title="March 12">March 12</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80528KC017512</td>
</tr>
<tr>
<td>Xeon MP 1.5</td>
<td>1500 MHz</td>
<td>256 KiB</td>
<td>512 KiB</td>
<td>400 MT/s</td>
<td>15x</td>
<td>1.75 V</td>
<td>68 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2002-03-12"><span class="mw-formatted-date" title="03-12"><a href="/wiki/March_12" title="March 12">March 12</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80528KC021512</td>
</tr>
<tr>
<td><i>Xeon MP 1.5</i></td>
<td>1500 MHz</td>
<td>256 KiB</td>
<td>1024 KiB</td>
<td>400 MT/s</td>
<td>15x</td>
<td>1.75 V</td>
<td>48 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2002-03-12"><span class="mw-formatted-date" title="03-12"><a href="/wiki/March_12" title="March 12">March 12</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80528KC0211M</td>
</tr>
<tr>
<td>Xeon MP 1.6</td>
<td>1600 MHz</td>
<td>256 KiB</td>
<td>1024 KiB</td>
<td>400 MT/s</td>
<td>16x</td>
<td>1.75 V</td>
<td>72 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2002-03-12"><span class="mw-formatted-date" title="03-12"><a href="/wiki/March_12" title="March 12">March 12</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80528KC025011</td>
</tr>
</table>
<p><a name=".22Gallatin.22_.28130_nm.29_2" id=".22Gallatin.22_.28130_nm.29_2"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=24" title="Edit section: &quot;Gallatin&quot; (130 nm)">edit</a>]</span> <span class="mw-headline">"Gallatin" (130 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a></i></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th>L3-Cache</th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th>Multiplier</th>
<th>Voltage</th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th>Socket</th>
<th>Release Date</th>
<th>Part Number(s)</th>
</tr>
<tr>
<td>Xeon MP 1.5</td>
<td>1500 MHz</td>
<td>512 KiB</td>
<td>1024 KiB</td>
<td>400 MT/s</td>
<td>15x</td>
<td>1.475 V</td>
<td>48 W</td>
<td><a href="/wiki/Socket_603" title="Socket 603">Socket 603</a></td>
<td><span class="mw-formatted-date" title="2002-11-04"><span class="mw-formatted-date" title="11-04"><a href="/wiki/November_4" title="November 4">November 4</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80532KC0211M</td>
</tr>
<tr>
<td>Xeon MP 1.9</td>
<td>1900 MHz</td>
<td>512 KiB</td>
<td>1024 KiB</td>
<td>400 MT/s</td>
<td>19x</td>
<td>1.475 V</td>
<td>55 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2002-11-04"><span class="mw-formatted-date" title="11-04"><a href="/wiki/November_4" title="November 4">November 4</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80532KC0371M</td>
</tr>
<tr>
<td>Xeon MP 2.0</td>
<td>2000 MHz</td>
<td>512 KiB</td>
<td>1024 KiB</td>
<td>400 MT/s</td>
<td>20x</td>
<td>1.475 V</td>
<td>57 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2003-06-30"><span class="mw-formatted-date" title="06-30"><a href="/wiki/June_30" title="June 30">June 30</a></span>, <a href="/wiki/2003" title="2003">2003</a></span></td>
<td>RN80532KC0411M</td>
</tr>
<tr>
<td>Xeon MP 2.0</td>
<td>2000 MHz</td>
<td>512 KiB</td>
<td>2048 KiB</td>
<td>400 MT/s</td>
<td>20x</td>
<td>1.475 V</td>
<td>57 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2002-11-04"><span class="mw-formatted-date" title="11-04"><a href="/wiki/November_4" title="November 4">November 4</a></span>, <a href="/wiki/2002" title="2002">2002</a></span></td>
<td>RN80532KC0412M</td>
</tr>
<tr>
<td>Xeon MP 2.2</td>
<td>2200 MHz</td>
<td>512 KiB</td>
<td>2048 KiB</td>
<td>400 MT/s</td>
<td>22x</td>
<td>1.475 V</td>
<td>65 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2004-03-02"><span class="mw-formatted-date" title="03-02"><a href="/wiki/March_2" title="March 2">March 2</a></span>, <a href="/wiki/2004" title="2004">2004</a></span></td>
<td>RN80532KC0492M</td>
</tr>
<tr>
<td>Xeon MP 2.5</td>
<td>2500 MHz</td>
<td>512 KiB</td>
<td>1024 KiB</td>
<td>400 MT/s</td>
<td>25x</td>
<td>1.475 V</td>
<td>66 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2003-06-30"><span class="mw-formatted-date" title="06-30"><a href="/wiki/June_30" title="June 30">June 30</a></span>, <a href="/wiki/2003" title="2003">2003</a></span></td>
<td>RN80532KC0601M</td>
</tr>
<tr>
<td>Xeon MP 2.7</td>
<td>2700 MHz</td>
<td>512 KiB</td>
<td>2048 KiB</td>
<td>400 MT/s</td>
<td>27x</td>
<td>1.475 V</td>
<td>80 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2004-03-02"><span class="mw-formatted-date" title="03-02"><a href="/wiki/March_2" title="March 2">March 2</a></span>, <a href="/wiki/2004" title="2004">2004</a></span></td>
<td>RN80532KC0682M</td>
</tr>
<tr>
<td>Xeon MP 2.8</td>
<td>2800 MHz</td>
<td>512 KiB</td>
<td>2048 KiB</td>
<td>400 MT/s</td>
<td>28x</td>
<td>1.475 V</td>
<td>72 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2003-06-30"><span class="mw-formatted-date" title="06-30"><a href="/wiki/June_30" title="June 30">June 30</a></span>, <a href="/wiki/2003" title="2003">2003</a></span></td>
<td>RN80532KC0722M</td>
</tr>
<tr>
<td>Xeon MP 3.0</td>
<td>3000 MHz</td>
<td>512 KiB</td>
<td>4096 KiB</td>
<td>400 MT/s</td>
<td>30x</td>
<td>1.5 V</td>
<td>85 W</td>
<td>Socket 603</td>
<td><span class="mw-formatted-date" title="2004-03-02"><span class="mw-formatted-date" title="03-02"><a href="/wiki/March_2" title="March 2">March 2</a></span>, <a href="/wiki/2004" title="2004">2004</a></span></td>
<td>RN80532KC0804M</td>
</tr>
</table>
<p><a name=".22Cranford.22_.2890_nm.29" id=".22Cranford.22_.2890_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=25" title="Edit section: &quot;Cranford&quot; (90 nm)">edit</a>]</span> <span class="mw-headline">"Cranford" (90 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation)</i></li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: A0, B0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon MP 3.16</td>
<td>SL84W (A0)<br />
SL8UN (B0)</td>
<td>3166 MHz</td>
<td>1024 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>667 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>19x</td>
<td>1.25/1.388 V</td>
<td>110 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2005-03-29"><span class="mw-formatted-date" title="03-29"><a href="/wiki/March_29" title="March 29">March 29</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>RK80546KF0871M</td>
<td>$722</td>
</tr>
<tr>
<td>Xeon MP 3.66</td>
<td>SL84U (A0)<br />
SL8UM (B0)</td>
<td>3667 MHz</td>
<td>1024 KiB</td>
<td>667 MT/s</td>
<td>22x</td>
<td>1.25/1.388 V</td>
<td>110 W</td>
<td>Socket 604</td>
<td>March 29, 2005</td>
<td>RK80546KF1071M</td>
<td>$963</td>
</tr>
</table>
<p><a name=".22Potomac.22_.2890_nm.29" id=".22Potomac.22_.2890_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=26" title="Edit section: &quot;Potomac&quot; (90 nm)">edit</a>]</span> <span class="mw-headline">"Potomac" (90 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation)</i></li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: C0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon MP 2.83</td>
<td>SL8ED</td>
<td>2833 MHz</td>
<td>1024 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>4096 KiB</td>
<td>667 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>17x</td>
<td>1.25/1.388 V</td>
<td>129 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2005-03-29"><span class="mw-formatted-date" title="03-29"><a href="/wiki/March_29" title="March 29">March 29</a></span>, <a href="/wiki/2005" title="2005">2005</a></span></td>
<td>RK80546KF0734M</td>
<td>$1177</td>
</tr>
<tr>
<td>Xeon MP 3.0</td>
<td>SL8EW</td>
<td>3000 MHz</td>
<td>1024 KiB</td>
<td>8192 KiB</td>
<td>667 MT/s</td>
<td>18x</td>
<td>1.25/1.388 V</td>
<td>129 W</td>
<td>Socket 604</td>
<td>March 29, 2005</td>
<td>RK80546KF0808M</td>
<td>$1980</td>
</tr>
<tr>
<td>Xeon MP 3.33</td>
<td>SL8EY</td>
<td>3333 MHz</td>
<td>1024 KiB</td>
<td>8192 KiB</td>
<td>667 MT/s</td>
<td>20x</td>
<td>1.25/1.388 V</td>
<td>129 W</td>
<td>Socket 604</td>
<td>March 29, 2005</td>
<td>RK80546KF0938M</td>
<td>$3692</td>
</tr>
</table>
<p><a name="Xeon_MP.2C_Dual_Core" id="Xeon_MP.2C_Dual_Core"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=27" title="Edit section: Xeon MP, Dual Core">edit</a>]</span> <span class="mw-headline">Xeon MP, Dual Core</span></h3>
<p><a name=".22Paxville_MP.22_.2890_nm.29" id=".22Paxville_MP.22_.2890_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=28" title="Edit section: &quot;Paxville MP&quot; (90 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#7000-series_.22Paxville_MP.22" title="Xeon">"Paxville MP"</a> (90 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>): All except 7030.</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: A0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon 7020</td>
<td>SL8UA</td>
<td>2667 MHz</td>
<td>2 × 1024 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>667 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>16x</td>
<td>1.262/1.412 V</td>
<td>165 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td>December 2005</td>
<td>NE80560KF0672MH</td>
<td>$1177</td>
</tr>
<tr>
<td>Dual-Core Xeon 7030</td>
<td>SL8UB</td>
<td>2800 MHz</td>
<td>2 × 1024 KiB</td>
<td>800 MT/s</td>
<td>14x</td>
<td>1.262/1.412 V</td>
<td>165 W</td>
<td>Socket 604</td>
<td>December 2005</td>
<td>NE80560KG0722MH</td>
<td>$1980</td>
</tr>
<tr>
<td>Dual-Core Xeon 7040</td>
<td>SL8UC</td>
<td>3000 MHz</td>
<td>2 × 2048 KiB</td>
<td>667 MT/s</td>
<td>18x</td>
<td>1.262/1.412 V</td>
<td>165 W</td>
<td>Socket 604</td>
<td>December 2005</td>
<td>NE80560KF0804MH</td>
<td>$3157</td>
</tr>
<tr>
<td>Dual-Core Xeon 7041</td>
<td>SL8UD</td>
<td>3000 MHz</td>
<td>2 × 2048 KiB</td>
<td>800 MT/s</td>
<td>15x</td>
<td>1.262/1.412 V</td>
<td>165 W</td>
<td>Socket 604</td>
<td>December 2005</td>
<td>NE80560KG0804MH</td>
<td>$3157</td>
</tr>
</table>
<p><a name=".22Tulsa.22_.2865_nm.29" id=".22Tulsa.22_.2865_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=29" title="Edit section: &quot;Tulsa&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#7100-series_.22Tulsa.22" title="Xeon">"Tulsa"</a> (65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> microarchitecture</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support quad-processor and octo-processor configurations</li>
<li>Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>): Supported by: All except 7110M/N &amp; 7120M/N.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 435 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: B0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon 7110M</td>
<td>SL9Q9</td>
<td>2600 MHz</td>
<td>2 × 1024 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>4096 KiB</td>
<td>800 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>13x</td>
<td>---</td>
<td>95 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2006-08-27"><span class="mw-formatted-date" title="08-27"><a href="/wiki/August_27" title="August 27">August 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80550KG0644M</td>
<td>$856</td>
</tr>
<tr>
<td>Dual-Core Xeon 7110N</td>
<td>SL9QA</td>
<td>2500 MHz</td>
<td>2 × 1024 KiB</td>
<td>4096 KiB</td>
<td>667 MT/s</td>
<td>15x</td>
<td>---</td>
<td>95 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2006-08-27"><span class="mw-formatted-date" title="08-27"><a href="/wiki/August_27" title="August 27">August 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80550KF0604M</td>
<td>$856</td>
</tr>
<tr>
<td>Dual-Core Xeon 7120M</td>
<td>SL9HC</td>
<td>3000 MHz</td>
<td>2 × 1024 KiB</td>
<td>4096 KiB</td>
<td>800 MT/s</td>
<td>15x</td>
<td>---</td>
<td>95 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2006-08-27"><span class="mw-formatted-date" title="08-27"><a href="/wiki/August_27" title="August 27">August 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80550KG0804M</td>
<td>$1177</td>
</tr>
<tr>
<td>Dual-Core Xeon 7120N</td>
<td>SL9HF</td>
<td>3000 MHz</td>
<td>2 × 1024 KiB</td>
<td>4096 KiB</td>
<td>667 MT/s</td>
<td>18x</td>
<td>---</td>
<td>95 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2006-08-27"><span class="mw-formatted-date" title="08-27"><a href="/wiki/August_27" title="August 27">August 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80550KF0804M</td>
<td>$1177</td>
</tr>
<tr>
<td>Dual-Core Xeon 7130M</td>
<td>SL9HB</td>
<td>3200 MHz</td>
<td>2 × 1024 KiB</td>
<td>8192 KiB</td>
<td>800 MT/s</td>
<td>16x</td>
<td>---</td>
<td>150 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2006-08-27"><span class="mw-formatted-date" title="08-27"><a href="/wiki/August_27" title="August 27">August 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80550KG0888M</td>
<td>$1391</td>
</tr>
<tr>
<td>Dual-Core Xeon 7130N</td>
<td>SL9HE</td>
<td>3166 MHz</td>
<td>2 × 1024 KiB</td>
<td>8192 KiB</td>
<td>667 MT/s</td>
<td>19x</td>
<td>---</td>
<td>150 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2006-08-27"><span class="mw-formatted-date" title="08-27"><a href="/wiki/August_27" title="August 27">August 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80550KF0878M</td>
<td>$1391</td>
</tr>
<tr>
<td>Dual-Core Xeon 7140M</td>
<td>SL9HA</td>
<td>3400 MHz</td>
<td>2 × 1024 KiB</td>
<td>16384 KiB</td>
<td>800 MT/s</td>
<td>17x</td>
<td>---</td>
<td>150 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2006-08-27"><span class="mw-formatted-date" title="08-27"><a href="/wiki/August_27" title="August 27">August 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80550KG096007</td>
<td>$1980</td>
</tr>
<tr>
<td>Dual-Core Xeon 7140N</td>
<td>SL9HD</td>
<td>3333 MHz</td>
<td>2 × 1024 KiB</td>
<td>16384 KiB</td>
<td>667 MT/s</td>
<td>20x</td>
<td>---</td>
<td>150 W</td>
<td>Socket 604</td>
<td><span class="mw-formatted-date" title="2006-08-27"><span class="mw-formatted-date" title="08-27"><a href="/wiki/August_27" title="August 27">August 27</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80550KF093007</td>
<td>$1980</td>
</tr>
<tr>
<td>Dual-Core Xeon 7150N</td>
<td>SL9YR</td>
<td>3500 MHz</td>
<td>2 × 1024 KiB</td>
<td>16384 KiB</td>
<td>667 MT/s</td>
<td>21x</td>
<td>---</td>
<td>150 W</td>
<td>Socket 604</td>
<td>Q1 2007</td>
<td>LF80550KF100007</td>
<td>$2622</td>
</tr>
</table>
<p><a name="Pentium_M_.28Yonah.29_based_Xeons" id="Pentium_M_.28Yonah.29_based_Xeons"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=30" title="Edit section: Pentium M (Yonah) based Xeons">edit</a>]</span> <span class="mw-headline">Pentium M (Yonah) based Xeons</span></h2>
<p><a name="Xeon_DP.2C_Dual_Core" id="Xeon_DP.2C_Dual_Core"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=31" title="Edit section: Xeon DP, Dual Core">edit</a>]</span> <span class="mw-headline">Xeon DP, Dual Core</span></h3>
<p><a name=".22Sossaman.22_.28low-voltage.2C_65_nm.29" id=".22Sossaman.22_.28low-voltage.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=32" title="Edit section: &quot;Sossaman&quot; (low-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#LV.2C_Core_Duo-based_.22Sossaman.22" title="Xeon">"Sossaman"</a> (low-voltage, 65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a> microarchitecture - <a href="/wiki/Intel_Core" title="Intel Core">Intel Core</a> derivative</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>) , <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 90.3 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: C0, D0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon LV 1.66</td>
<td>SL98Q (C0)<br />
SL9HP (D0)</td>
<td>1667 MHz</td>
<td>2048 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>667 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>10x</td>
<td>1.1125 - 1.275 V</td>
<td>31 W</td>
<td>Socket M</td>
<td><span class="mw-formatted-date" title="2006-03-14"><span class="mw-formatted-date" title="03-14"><a href="/wiki/March_14" title="March 14">March 14</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80539KF0282M</td>
<td>$209</td>
</tr>
<tr>
<td>Dual-Core Xeon LV 1.73</td>
<td>SL9VY (DO)</td>
<td>1733 MHz</td>
<td>1024 KB</td>
<td>533 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>13x</td>
<td>1.1125 - 1.213 V</td>
<td>31 W</td>
<td>Socket M</td>
<td>&#160;?</td>
<td>LF80539GE0301M</td>
<td>&#160;?</td>
</tr>
<tr>
<td>Dual-Core Xeon LV 2.0</td>
<td>SL8WT (C0)<br />
SL9HN (D0)</td>
<td>2000 MHz</td>
<td>2048 KiB</td>
<td>667 MT/s</td>
<td>12x</td>
<td>1.1125 - 1.275 V</td>
<td>31 W</td>
<td>Socket M</td>
<td><span class="mw-formatted-date" title="2006-03-14"><span class="mw-formatted-date" title="03-14"><a href="/wiki/March_14" title="March 14">March 14</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80539KF0412M</td>
<td>$423</td>
</tr>
<tr>
<td>Dual-Core Xeon LV 2.16</td>
<td>&#160;?</td>
<td>2166 MHz</td>
<td>2048 KiB</td>
<td>667 MT/s</td>
<td>14x</td>
<td>1.1125 - 1.275 V</td>
<td>31 W</td>
<td>Socket M</td>
<td>&#160;?</td>
<td>&#160;?</td>
<td>&#160;?</td>
</tr>
</table>
<p><a name=".22Sossaman.22_.28ultra-low-voltage.2C_65_nm.29" id=".22Sossaman.22_.28ultra-low-voltage.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=33" title="Edit section: &quot;Sossaman&quot; (ultra-low-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Sossaman" (ultra-low-voltage, 65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a> microarchitecture - <a href="/wiki/Intel_Core" title="Intel Core">Intel Core</a> derivative</li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 90.3 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: D0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon ULV 1.66</td>
<td>SL9HS</td>
<td>1667 MHz</td>
<td>2048 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>667 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>10x</td>
<td>0.8250 - 1.2125 V</td>
<td>15 W</td>
<td><a href="/wiki/Socket_M" title="Socket M">Socket M</a></td>
<td><span class="mw-formatted-date" title="2006-03-14"><span class="mw-formatted-date" title="03-14"><a href="/wiki/March_14" title="March 14">March 14</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>LF80539JF0282M</td>
<td></td>
</tr>
</table>
<p><a name="Core_based_Xeons" id="Core_based_Xeons"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=34" title="Edit section: Core based Xeons">edit</a>]</span> <span class="mw-headline">Core based Xeons</span></h2>
<p><a name="Xeon_.28UP.2FDP.29.2C_Dual_Core_2" id="Xeon_.28UP.2FDP.29.2C_Dual_Core_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=35" title="Edit section: Xeon (UP/DP), Dual Core">edit</a>]</span> <span class="mw-headline">Xeon (UP/DP), Dual Core</span></h3>
<p><a name=".22Allendale.22_.2865_nm.29" id=".22Allendale.22_.2865_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=36" title="Edit section: &quot;Allendale&quot; (65 nm)">edit</a>]</span> <span class="mw-headline">"Allendale" (65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support uni-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 111 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">L2</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon 3040</td>
<td>SL9VT</td>
<td>1866 MHz</td>
<td>2048 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7x</td>
<td>1.225 - 1.325 V</td>
<td>65 W</td>
<td><a href="/wiki/Socket_T" title="Socket T" class="mw-redirect">LGA 775</a></td>
<td>January 2007</td>
<td>HH80557KH0362M</td>
<td>$183</td>
</tr>
<tr>
<td>Dual-Core Xeon 3050</td>
<td>SL9VS</td>
<td>2133 MHz</td>
<td>2048 KiB</td>
<td>1066 MT/s</td>
<td>8x</td>
<td>1.225 - 1.325 V</td>
<td>65 W</td>
<td>LGA 775</td>
<td>January 2007</td>
<td>HH80557KH0462M</td>
<td>$224</td>
</tr>
</table>
<p><a name=".22Conroe.22_.2865_nm.29" id=".22Conroe.22_.2865_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=37" title="Edit section: &quot;Conroe&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#3000-series_.22Conroe.22_.28aka_Core_2_Duo.29" title="Xeon">"Conroe"</a> (65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support uni-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 143 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B2, G0, L2</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon 3040</td>
<td>SL9TW (B2),<br />
SLAC2 (L2)</td>
<td>1866 MHz</td>
<td>2048 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7x</td>
<td></td>
<td>65 W</td>
<td><a href="/wiki/Socket_T" title="Socket T" class="mw-redirect">LGA 775</a></td>
<td>October 2006</td>
<td>HH80557KH0362M</td>
<td>$183</td>
</tr>
<tr>
<td>Dual-Core Xeon 3050</td>
<td>SL9TY (B2),<br />
SLABZ (L2)</td>
<td>2133 MHz</td>
<td>2048 KiB</td>
<td>1066 MT/s</td>
<td>8x</td>
<td></td>
<td>65 W</td>
<td>LGA 775</td>
<td>October 2006</td>
<td>HH80557KH0462M</td>
<td>$224</td>
</tr>
<tr>
<td>Dual-Core Xeon 3060</td>
<td>SL9TZ, SL9ZH (B2)</td>
<td>2400 MHz</td>
<td>4096 KiB</td>
<td>1066 MT/s</td>
<td>9x</td>
<td></td>
<td>65 W</td>
<td>LGA 775</td>
<td>October 2006</td>
<td>HH80557KH0564M</td>
<td>$316</td>
</tr>
<tr>
<td>Dual-Core Xeon 3065</td>
<td>SLAA9 (G0)</td>
<td>2333 MHz</td>
<td>4096 KiB</td>
<td>1333 MT/s</td>
<td>7x</td>
<td>0.85 - 1.3625 V</td>
<td>65 W</td>
<td>LGA 775</td>
<td><span class="mw-formatted-date" title="2007-10-07"><span class="mw-formatted-date" title="10-07"><a href="/wiki/October_7" title="October 7">October 7</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>HH80557KJ0534MG</td>
<td>$163</td>
</tr>
<tr>
<td>Dual-Core Xeon 3070</td>
<td>SL9U2, SL9ZC (B2)</td>
<td>2667 MHz</td>
<td>4096 KiB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td></td>
<td>65 W</td>
<td>LGA 775</td>
<td>October 2006</td>
<td>HH80557KH0674M</td>
<td>$530</td>
</tr>
<tr>
<td>Dual-Core Xeon 3075</td>
<td>SLAA3 (G0)</td>
<td>2667 MHz</td>
<td>4096 KiB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>0.85 - 1.3625 V</td>
<td>65 W</td>
<td>LGA 775</td>
<td>October 7, 2007</td>
<td>HH80557KJ0674MG</td>
<td>$183</td>
</tr>
<tr>
<td>Dual-Core Xeon 3085</td>
<td>SLAA2 (G0)</td>
<td>3000 MHz</td>
<td>4096 KiB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>0.85 - 1.3625 V</td>
<td>65 W</td>
<td>LGA 775</td>
<td>October 7, 2007</td>
<td>HH80557KJ0804MG</td>
<td>$266</td>
</tr>
</table>
<p><a name=".22Woodcrest.22_.2865_nm.29" id=".22Woodcrest.22_.2865_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=38" title="Edit section: &quot;Woodcrest&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#5100-series_.22Woodcrest.22" title="Xeon">"Woodcrest"</a> (65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li>Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>): All except 5110, 5130.</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 143 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B2, G0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon 5110</td>
<td>SL9RZ, SLABR,<br />
SLAGE (G0)</td>
<td>1600 MHz</td>
<td>4096 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>6x</td>
<td>1.00-1.50 V</td>
<td>65 W</td>
<td><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td><span class="mw-formatted-date" title="2006-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80556KH0254M</td>
<td>$209</td>
</tr>
<tr>
<td>Dual-Core Xeon 5120</td>
<td>SL9RY, SLABQ,<br />
SLAGD (G0)</td>
<td>1866 MHz</td>
<td>4096 KiB</td>
<td>1066 MT/s</td>
<td>7x</td>
<td>1.00-1.50 V</td>
<td>65 W</td>
<td>LGA 771</td>
<td><span class="mw-formatted-date" title="2006-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80556KH0364M</td>
<td>$256</td>
</tr>
<tr>
<td>Dual-Core Xeon 5130</td>
<td>SL9RX, SLABP,<br />
SLAGC (G0)</td>
<td>2000 MHz</td>
<td>4096 KiB</td>
<td>1333 MT/s</td>
<td>6x</td>
<td>1.00-1.50 V</td>
<td>65 W</td>
<td>LGA 771</td>
<td><span class="mw-formatted-date" title="2006-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80556KJ0414M</td>
<td>$316</td>
</tr>
<tr>
<td>Dual-Core Xeon 5140</td>
<td>SL9RW, SLABN,<br />
SLAGB (G0)</td>
<td>2333 MHz</td>
<td>4096 KiB</td>
<td>1333 MT/s</td>
<td>7x</td>
<td>1.00-1.50 V</td>
<td>65 W</td>
<td>LGA 771</td>
<td><span class="mw-formatted-date" title="2006-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80556KJ0534M</td>
<td>$455</td>
</tr>
<tr>
<td>Dual-Core Xeon 5150</td>
<td>SL9RU, SLABM,<br />
SLAGA (G0)</td>
<td>2667 MHz</td>
<td>4096 KiB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>1.00-1.50 V</td>
<td>65 W</td>
<td>LGA 771</td>
<td><span class="mw-formatted-date" title="2006-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80556KJ0674M</td>
<td>$690</td>
</tr>
<tr>
<td>Dual-Core Xeon 5160</td>
<td>SL9RT, SLABS,<br />
SLAG9 (G0)</td>
<td>3000 MHz</td>
<td>4096 KiB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>1.00-1.50 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td><span class="mw-formatted-date" title="2006-06-26"><span class="mw-formatted-date" title="06-26"><a href="/wiki/June_26" title="June 26">June 26</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td>HH80556KJ0804M</td>
<td>$851</td>
</tr>
</table>
<p><a name=".22Woodcrest.22_.28low-voltage.2C_65_nm.29" id=".22Woodcrest.22_.28low-voltage.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=39" title="Edit section: &quot;Woodcrest&quot; (low-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Woodcrest" (low-voltage, 65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 143 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B2, G0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Dual-Core Xeon LV 5128</td>
<td>SL9XA (B2)</td>
<td rowspan="2">1866 MHz</td>
<td rowspan="2">4096 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td rowspan="2">1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">7x</td>
<td rowspan="2">1.15 - 1.25 V</td>
<td rowspan="2">40 W</td>
<td rowspan="2"><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td><span class="mw-formatted-date" title="2006-12-04"><span class="mw-formatted-date" title="12-04"><a href="/wiki/December_4" title="December 4">December 4</a></span>, <a href="/wiki/2006" title="2006">2006</a></span></td>
<td rowspan="2">HH80556JH0364M</td>
<td rowspan="2">$412</td>
</tr>
<tr>
<td>SLAG6 (G0)</td>
<td><span class="mw-formatted-date" title="2007-07-22"><span class="mw-formatted-date" title="07-22"><a href="/wiki/July_22" title="July 22">July 22</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
</tr>
<tr>
<td rowspan="2">Dual-Core Xeon LV 5138</td>
<td>SL9RM (B2)</td>
<td rowspan="2">2133 MHz</td>
<td rowspan="2">4096 KiB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">8x</td>
<td rowspan="2">1.150 - 1.212 V</td>
<td rowspan="2">35 W</td>
<td rowspan="2">LGA 771</td>
<td>December 4, 2006</td>
<td rowspan="2">HH80556JH0464M</td>
<td rowspan="2">$617</td>
</tr>
<tr>
<td>SLAG3 (G0)</td>
<td>July 22, 2007</td>
</tr>
<tr>
<td rowspan="2">Dual-Core Xeon LV 5148</td>
<td>SL9RR, SLABH (B2)</td>
<td rowspan="2">2333 MHz</td>
<td rowspan="2">4096 KiB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">7x</td>
<td rowspan="2">1.15 - 1.25 V</td>
<td rowspan="2">40 W</td>
<td rowspan="2">LGA 771</td>
<td>Q3 2006</td>
<td rowspan="2">HH80556JJ0534M</td>
<td rowspan="2">$519</td>
</tr>
<tr>
<td>SLAG4 (G0)</td>
<td>July 22, 2007</td>
</tr>
</table>
<p><a name=".22Wolfdale.22_.2845_nm.29" id=".22Wolfdale.22_.2845_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=40" title="Edit section: &quot;Wolfdale&quot; (45 nm)">edit</a>]</span> <span class="mw-headline">"Wolfdale" (45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>Models support only uni-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon E3110</td>
<td>SLAPM (C0),<br />
SLB9C (E0)</td>
<td>3000 MHz</td>
<td>6144 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1333 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>9x</td>
<td>0.956 - 1.225 V</td>
<td>65 W</td>
<td><a href="/wiki/Socket_T" title="Socket T" class="mw-redirect">LGA 775</a></td>
<td>Q1 2008</td>
<td>EU80570KJ0806M,<br />
AT80570KJ0806M</td>
<td>$188</td>
</tr>
<tr>
<td>Dual-Core Xeon E3120</td>
<td>SLB9D</td>
<td>3166 MHz</td>
<td>6144 KiB</td>
<td>1333 MT/s</td>
<td>9.5x</td>
<td>1.3625 V</td>
<td>65 W</td>
<td>LGA 775</td>
<td>Q3 2008</td>
<td>AT80570KJ0876M</td>
<td>$188</td>
</tr>
</table>
<p><a name=".22Wolfdale.22_.28low_voltage.2C_45_nm.29" id=".22Wolfdale.22_.28low_voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=41" title="Edit section: &quot;Wolfdale&quot; (low voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Wolfdale" (low voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>Models support only uni-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon L3110</td>
<td>SLGP9</td>
<td>3000 MHz</td>
<td>6144 KiB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>1.250 V</td>
<td>45 W</td>
<td>LGA 775</td>
<td>Q1 2009</td>
<td>AT80570JJ0806M</td>
<td></td>
</tr>
</table>
<p><a name=".22Wolfdale-DP.22_.28standard-voltage.2C_45_nm.29" id=".22Wolfdale-DP.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=42" title="Edit section: &quot;Wolfdale-DP&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Wolfdale-DP" (standard-voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon E5205</td>
<td>SLANG (C0),<br />
SLBAU (E0)</td>
<td>1866 MHz</td>
<td>6144 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7x</td>
<td>0.950 - 1.212 V</td>
<td>65 W</td>
<td><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td><span class="mw-formatted-date" title="2007-11-11"><span class="mw-formatted-date" title="11-11"><a href="/wiki/November_11" title="November 11">November 11</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>EU80573KH0366M,<br />
AT80573KH0366M</td>
<td>$177</td>
</tr>
<tr>
<td>Dual-Core Xeon E5220</td>
<td>SLANF (C0),<br />
SLBAT (E0)</td>
<td>2333 MHz</td>
<td>6144 KiB</td>
<td>1333 MT/s</td>
<td>7x</td>
<td>0.850 - 1.35 V</td>
<td>65 W</td>
<td>LGA 771</td>
<td>March 2008</td>
<td>EU80573KJ0536M,<br />
AT80573QJ0536M</td>
<td></td>
</tr>
<tr>
<td>Dual-Core Xeon E5240</td>
<td>SLAND (C0),<br />
SLBAW (E0)</td>
<td>3000 MHz</td>
<td>6144 KiB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>0.95 - 1.2125 V</td>
<td>65 W</td>
<td>LGA 771</td>
<td>March 2008</td>
<td>EU80573KJ0806M,<br />
AT80573QJ0806M</td>
<td></td>
</tr>
<tr>
<td>Dual-Core Xeon X5260</td>
<td>SLANJ (C0),<br />
SLBAS (E0)</td>
<td>3333 MHz</td>
<td>6144 KiB</td>
<td>1333 MT/s</td>
<td>10x</td>
<td>0.95 - 1.2125 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td>November 11, 2007</td>
<td>EU80573KJ0936M,<br />
AT80573KJ0936M</td>
<td>$851</td>
</tr>
<tr>
<td>Dual-Core Xeon X5270</td>
<td>SLBAQ (E0)</td>
<td>3500 MHz</td>
<td>6144 KiB</td>
<td>1333 MT/s</td>
<td>10.5x</td>
<td>0.975 - 1.262 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td>Q3 2008</td>
<td>AT80573KJ1006M</td>
<td>$1172</td>
</tr>
<tr>
<td>Dual-Core Xeon X5272</td>
<td>SLANH (C0),<br />
SLBAR (E0)</td>
<td>3400 MHz</td>
<td>6144 KiB</td>
<td>1600 MT/s</td>
<td>8.5x</td>
<td>0.95 - 1.2125 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td>November 11, 2007</td>
<td>EU80573KL0966M,<br />
AT80573KL0966M</td>
<td>$1172</td>
</tr>
</table>
<p><a name=".22Wolfdale-DP.22_.28low-voltage.2C_45_nm.29" id=".22Wolfdale-DP.22_.28low-voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=43" title="Edit section: &quot;Wolfdale-DP&quot; (low-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Wolfdale-DP" (low-voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 107 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon L5215</td>
<td>SLBB3</td>
<td>1867 MHz</td>
<td>6144 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7x</td>
<td>1.35 V</td>
<td>20 W</td>
<td><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td></td>
<td>AT80573JH0366M</td>
<td></td>
</tr>
<tr>
<td>Dual-Core Xeon L5238</td>
<td>SLANM</td>
<td>2667 MHz</td>
<td>6144 KiB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>1.35 V</td>
<td>35 W</td>
<td>LGA 771</td>
<td>March 2008</td>
<td>EU80573JJ0676M</td>
<td></td>
</tr>
<tr>
<td>Dual-Core Xeon L5240</td>
<td>SLAS3 (C0),<br />
SLBAY (E0)</td>
<td>3000 MHz</td>
<td>6144 KiB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>1.35 V</td>
<td>40 W</td>
<td>LGA 771</td>
<td>March 2008</td>
<td>EU80573JJ0806M,<br />
AT80573JJ0806M</td>
<td>$669</td>
</tr>
</table>
<p><a name="Xeon_MP.2C_Dual_Core_2" id="Xeon_MP.2C_Dual_Core_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=44" title="Edit section: Xeon MP, Dual Core">edit</a>]</span> <span class="mw-headline">Xeon MP, Dual Core</span></h3>
<p><a name=".22Tigerton-DC.22_.28standard-voltage.2C_65_nm.29" id=".22Tigerton-DC.22_.28standard-voltage.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=45" title="Edit section: &quot;Tigerton-DC&quot; (standard-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Tigerton-DC" (standard-voltage, 65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support quad-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 143 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">G0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Dual-Core Xeon E7210</td>
<td>SLA6D</td>
<td>2400 MHz</td>
<td>2 × 4096 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>9x</td>
<td>1.200 - 1.325 V</td>
<td>80 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2007-09-06"><span class="mw-formatted-date" title="09-06"><a href="/wiki/September_6" title="September 6">September 6</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>LF80564QH0568M</td>
<td>$856</td>
</tr>
<tr>
<td>Dual-Core Xeon E7220</td>
<td>SLA6C</td>
<td>2933 MHz</td>
<td>2 × 4096 KiB</td>
<td>1066 MT/s</td>
<td>11x</td>
<td>1.200 - 1.325 V</td>
<td>80 W</td>
<td>Socket 604</td>
<td>September 6, 2007</td>
<td>LF80564QH0778M</td>
<td>$1177</td>
</tr>
</table>
<p><a name="Xeon_.28UP.2FDP.29.2C_Quad_Core" id="Xeon_.28UP.2FDP.29.2C_Quad_Core"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=46" title="Edit section: Xeon (UP/DP), Quad Core">edit</a>]</span> <span class="mw-headline">Xeon (UP/DP), Quad Core</span></h3>
<p><a name=".22Kentsfield.22_.2865_nm.29" id=".22Kentsfield.22_.2865_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=47" title="Edit section: &quot;Kentsfield&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#3200-series_.22Kentsfield.22" title="Xeon">"Kentsfield"</a> (65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support uni-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 143 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B3, G0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon X3210</td>
<td>SL9UQ (B3)</td>
<td rowspan="2">2133 MHz</td>
<td rowspan="2">2 × 4096&#160;<a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td rowspan="2">1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">8x</td>
<td rowspan="2">1.100 - 1.372 V</td>
<td>105&#160;W</td>
<td rowspan="2"><a href="/wiki/Socket_T" title="Socket T" class="mw-redirect">LGA 775</a></td>
<td><span class="mw-formatted-date" title="2007-01-07"><span class="mw-formatted-date" title="01-07"><a href="/wiki/January_7" title="January 7">January 7</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td rowspan="2">HH80562QH0468M</td>
<td>$690</td>
</tr>
<tr>
<td>SLACU (G0)</td>
<td>95&#160;W</td>
<td><span class="mw-formatted-date" title="07-27"><a href="/wiki/July_27" title="July 27">July 27</a></span>, 2007</td>
<td>$224</td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon X3220</td>
<td>SL9UP (B3)</td>
<td rowspan="2">2400 MHz</td>
<td rowspan="2">2 × 4096&#160;KiB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">9x</td>
<td rowspan="2">1.100 - 1.372 V</td>
<td>105&#160;W</td>
<td rowspan="2">LGA 775</td>
<td>January 7, 2007</td>
<td rowspan="2">HH80562QH0568M</td>
<td>$851</td>
</tr>
<tr>
<td>SLACT (G0)</td>
<td>95&#160;W</td>
<td>July 27, 2007</td>
<td>$266</td>
</tr>
<tr>
<td>Quad-Core Xeon X3230</td>
<td>SLACS (G0)</td>
<td>2667 MHz</td>
<td>2 × 4096 KiB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td>1.100 - 1.372 V</td>
<td>95&#160;W</td>
<td>LGA 775</td>
<td>July 27, 2007</td>
<td>HH80562QH0678M</td>
<td>$530</td>
</tr>
</table>
<p><a name=".22Yorkfield.22_.2845_nm.29" id=".22Yorkfield.22_.2845_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=48" title="Edit section: &quot;Yorkfield&quot; (45 nm)">edit</a>]</span> <span class="mw-headline">"Yorkfield" (45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Enhanced Intel <a href="/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), Enhanced Halt State (C1E), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support uni-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 107 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C1, M1, E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Quad-Core Xeon X3320</td>
<td>SLAWF (M1)</td>
<td>2500 MHz</td>
<td>2 × 3072 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1333 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7.5x</td>
<td>0.962 - 1.212 V</td>
<td>95 W</td>
<td><a href="/wiki/Socket_T" title="Socket T" class="mw-redirect">LGA 775</a></td>
<td>March 2008</td>
<td>EU80580KJ0606M</td>
<td>$266</td>
</tr>
<tr>
<td>Quad-Core Xeon X3330</td>
<td>SLB6C</td>
<td>2667 MHz</td>
<td>2 × 3072 KiB</td>
<td>1333 MT/s</td>
<td>8.0x</td>
<td>1.3625 V</td>
<td>95 W</td>
<td>LGA 775</td>
<td>August 2008</td>
<td>AT80580KJ0676M</td>
<td>$266</td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon X3350</td>
<td>SLAX2 (C1)</td>
<td rowspan="2">2667 MHz</td>
<td rowspan="2">2 × 6144 KiB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">8.0x</td>
<td rowspan="2">0.950 - 1.212 V</td>
<td rowspan="2">95 W</td>
<td rowspan="2">LGA 775</td>
<td>March 2008</td>
<td rowspan="2">EU80569KJ067N</td>
<td>$316</td>
</tr>
<tr>
<td>SLB8Y (E0)</td>
<td>August 2008</td>
<td>$$$</td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon X3360</td>
<td>SLAWZ (C1)</td>
<td rowspan="2">2833 MHz</td>
<td rowspan="2">2 × 6144 KiB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">8.5x</td>
<td rowspan="2">0.962 - 1.237 V</td>
<td rowspan="2">95 W</td>
<td rowspan="2">LGA 775</td>
<td>March 2008</td>
<td rowspan="2">EU80569KJ073N</td>
<td>$530</td>
</tr>
<tr>
<td>SLB8X (E0)</td>
<td>August 2008</td>
<td>$$$</td>
</tr>
<tr>
<td>Quad-Core Xeon X3370</td>
<td>SLB8Z (E0)</td>
<td>3000 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>9.0x</td>
<td>0.962 - 1.362 V</td>
<td>95 W</td>
<td>LGA 775</td>
<td>August 2008</td>
<td>AT80569KJ080N</td>
<td>$530</td>
</tr>
<tr>
<td>Quad-Core Xeon X3380</td>
<td>SLGPG</td>
<td>3167 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>9.5x</td>
<td>0.85 - 1.3625 V</td>
<td>95 W</td>
<td>LGA 775</td>
<td>February 2009</td>
<td>AT80569KJ087N</td>
<td>$530</td>
</tr>
</table>
<p><a name=".22Clovertown.22_.2865_nm.29" id=".22Clovertown.22_.2865_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=49" title="Edit section: &quot;Clovertown&quot; (65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#5300-series_.22Clovertown.22" title="Xeon">"Clovertown"</a> (65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li>Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>): All except E5310, E5335.</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B3, G0</a></li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 143 mm²</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon E5310</td>
<td>SL9XR, SLACB (B3)</td>
<td rowspan="2">1600 MHz</td>
<td rowspan="2">2 × 4096 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td rowspan="2">1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">6x</td>
<td>1.5 V</td>
<td rowspan="2">80 W</td>
<td rowspan="2"><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td>November 2006</td>
<td rowspan="2">HH80563QH0258M</td>
<td>$455</td>
</tr>
<tr>
<td>SLAEM (G0)</td>
<td>1.187 - 1.325 V</td>
<td>July 2007</td>
<td>$209</td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon E5320</td>
<td>SL9MV, SLAC8 (B3)</td>
<td rowspan="2">1866 MHz</td>
<td rowspan="2">2 × 4096 KiB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">7x</td>
<td>1.5 V</td>
<td rowspan="2">80 W</td>
<td rowspan="2">LGA 771</td>
<td>November 2006</td>
<td rowspan="2">HH80563QH0368M</td>
<td>$690</td>
</tr>
<tr>
<td>SLAEL (G0)</td>
<td>1.187 - 1.325 V</td>
<td>July 2007</td>
<td>$256</td>
</tr>
<tr>
<td>Quad-Core Xeon E5330</td>
<td></td>
<td>2133 MHz</td>
<td>2 × 4096 KiB</td>
<td>1066 MT/s</td>
<td>8x</td>
<td>1.5 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td></td>
<td>HH80563QH0468M</td>
<td></td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon E5335</td>
<td>SL9YK, SLAC7 (B3)</td>
<td rowspan="2">2000 MHz</td>
<td rowspan="2">2 × 4096 KiB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">6x</td>
<td>1.162 - 1.200 V</td>
<td rowspan="2">80 W</td>
<td rowspan="2">LGA 771</td>
<td>December 2006</td>
<td rowspan="2">HH80563QJ0418M</td>
<td>$690</td>
</tr>
<tr>
<td>SLAEK (G0)</td>
<td>1.187 - 1.325 V</td>
<td>July 2007</td>
<td>$316</td>
</tr>
<tr>
<td>Quad-Core Xeon E5340</td>
<td></td>
<td>2400 MHz</td>
<td>2 × 4096 KiB</td>
<td>1066 MT/s</td>
<td>9x</td>
<td>1.5 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td></td>
<td>HH80563KH0568M</td>
<td></td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon E5345</td>
<td>SL9YL, SLAC5 (B3)</td>
<td rowspan="2">2333 MHz</td>
<td rowspan="2">2 × 4096 KiB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">7x</td>
<td>1.162 - 1.200 V</td>
<td rowspan="2">80 W</td>
<td rowspan="2">LGA 771</td>
<td>November 2006</td>
<td rowspan="2">HH80563QJ0538M</td>
<td>$851</td>
</tr>
<tr>
<td>SLAEJ (G0)</td>
<td>1.187 - 1.325 V</td>
<td>July 2007</td>
<td>$455</td>
</tr>
<tr>
<td>Quad-Core Xeon E5350</td>
<td></td>
<td>2667 MHz</td>
<td>2 × 4096 KiB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td>1.5 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon X5355</td>
<td>SL9YM, SLAC4 (B3)</td>
<td rowspan="2">2667 MHz</td>
<td rowspan="2">2 × 4096 KiB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">8x</td>
<td>1.162 - 1.200 V</td>
<td rowspan="2">120 W</td>
<td rowspan="2">LGA 771</td>
<td>November 2006</td>
<td rowspan="2">HH80563KJ0678M</td>
<td>$1172</td>
</tr>
<tr>
<td>SLAEG (G0)</td>
<td>1.20 - 1.35 V</td>
<td>July 2007</td>
<td>$744</td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon X5365</td>
<td>SL9YZ (B3)</td>
<td rowspan="2">3000 MHz</td>
<td rowspan="2">2 × 4096 KiB</td>
<td rowspan="2">1333 MT/s</td>
<td rowspan="2">9x</td>
<td>1.162 - 1.200 V</td>
<td>150 W</td>
<td rowspan="2">LGA 771</td>
<td>April 2007</td>
<td rowspan="2">HH80563KJ0808MP</td>
<td>$1350</td>
</tr>
<tr>
<td>SLAED (G0)</td>
<td>1.35 V</td>
<td>120 W</td>
<td><span class="mw-formatted-date" title="08-13"><a href="/wiki/August_13" title="August 13">August 13</a></span>, 2007</td>
<td>$1172</td>
</tr>
</table>
<p>E5330, E5340 and E5350 is not listed on <a href="http://www.intel.com/products/processor/xeon5000/specifications.htm" class="external autonumber" title="http://www.intel.com/products/processor/xeon5000/specifications.htm" rel="nofollow">[1]</a> but it is mentioned on <a href="http://www.tyan.com/archive/support/html/cpu_xeon_p4.html" class="external autonumber" title="http://www.tyan.com/archive/support/html/cpu_xeon_p4.html" rel="nofollow">[2]</a>. In August 2007, E5330 is widely available. In June 2007, E5340 Engineering Samples were available on eBay.</p>
<p><a name=".22Clovertown.22_.28low_voltage.2C_65_nm.29" id=".22Clovertown.22_.28low_voltage.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=50" title="Edit section: &quot;Clovertown&quot; (low voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Clovertown" (low voltage, 65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li>Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>): L5320</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 143 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">B3, G0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon LV L5310</td>
<td>SL9MT, SLACA (B3)</td>
<td rowspan="2">1600 MHz</td>
<td rowspan="2">2 × 4096 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td rowspan="2">1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td rowspan="2">6x</td>
<td rowspan="2">1.10 - 1.25 V</td>
<td rowspan="2">50 W</td>
<td rowspan="2"><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td><span class="mw-formatted-date" title="2007-03-12"><span class="mw-formatted-date" title="03-12"><a href="/wiki/March_12" title="March 12">March 12</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td rowspan="2">HH80563JH0258M</td>
<td>$455</td>
</tr>
<tr>
<td>SLAEQ (G0)</td>
<td>Q3 2007</td>
<td>$273</td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon LV L5320</td>
<td>SLA4Q, SLAC9 (B3)</td>
<td rowspan="2">1866 MHz</td>
<td rowspan="2">2 × 4096 KiB</td>
<td rowspan="2">1066 MT/s</td>
<td rowspan="2">7x</td>
<td>1.100 - 1.325 V</td>
<td rowspan="2">50 W</td>
<td rowspan="2">LGA 771</td>
<td><span class="mw-formatted-date" title="2007-03-12"><span class="mw-formatted-date" title="03-12"><a href="/wiki/March_12" title="March 12">March 12</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td rowspan="2">HH80563JH0368M</td>
<td>$519</td>
</tr>
<tr>
<td>SLAEP (G0)</td>
<td>1.10 - 1.25 V</td>
<td>Q3 2007</td>
<td>$320</td>
</tr>
<tr>
<td>Quad-Core Xeon LV L5335</td>
<td>SLAEN (G0)</td>
<td>2000 MHz</td>
<td>2 × 4096 KiB</td>
<td>1333 MT/s</td>
<td>6x</td>
<td>1.187 - 1.325 V</td>
<td>50 W</td>
<td>LGA 771</td>
<td><span class="mw-formatted-date" title="2007-08-13"><span class="mw-formatted-date" title="08-13"><a href="/wiki/August_13" title="August 13">August 13</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>HH80563JJ0418MP</td>
<td>$380</td>
</tr>
</table>
<p><a name=".22Harpertown.22_.28standard-voltage.2C_45_nm.29" id=".22Harpertown.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=51" title="Edit section: &quot;Harpertown&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Harpertown" (standard-voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>, except E5405), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 107 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Quad-Core Xeon E5405</td>
<td>SLAP2</td>
<td>2000 MHz</td>
<td>2 × 6144 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1333 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>6x</td>
<td>0.95 - 1.225 V</td>
<td>80 W</td>
<td><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td><span class="mw-formatted-date" title="2007-11-11"><span class="mw-formatted-date" title="11-11"><a href="/wiki/November_11" title="November 11">November 11</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>EU80574KJ041N</td>
<td>$209</td>
</tr>
<tr>
<td>Quad-Core Xeon E5410</td>
<td>SLANW</td>
<td>2333 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>7x</td>
<td>0.95 - 1.225 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KJ053N</td>
<td>$256</td>
</tr>
<tr>
<td>Quad-Core Xeon E5420</td>
<td>SLANV</td>
<td>2500 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>7.5x</td>
<td>0.95 - 1.225 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KJ060N</td>
<td>$316</td>
</tr>
<tr>
<td>Quad-Core Xeon E5430</td>
<td>SLANU</td>
<td>2667 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>0.95 - 1.225 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KJ067N</td>
<td>$455</td>
</tr>
<tr>
<td>Quad-Core Xeon E5440</td>
<td>SLANS</td>
<td>2833 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>8.5x</td>
<td>0.95 - 1.225 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KJ073N</td>
<td>$690</td>
</tr>
<tr>
<td>Quad-Core Xeon E5450</td>
<td>SLANQ</td>
<td>3000 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>0.95 - 1.225 V</td>
<td>80 W</td>
<td>LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KJ080N</td>
<td>$915</td>
</tr>
<tr>
<td>Quad-Core Xeon X5450</td>
<td>SLASB</td>
<td>3000 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>9x</td>
<td>0.95 - 1.225 V</td>
<td>120 W</td>
<td>LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KJ080NT</td>
<td>$851</td>
</tr>
<tr>
<td>Quad-Core Xeon X5460</td>
<td>SLANP</td>
<td>3166 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>9.5x</td>
<td>0.95 - 1.225 V</td>
<td>120 W</td>
<td>LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KJ087N</td>
<td>$1172</td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon E5462</td>
<td>SLANT</td>
<td rowspan="2">2800 MHz</td>
<td rowspan="2">2 × 6144 KiB</td>
<td rowspan="2">1600 MT/s</td>
<td rowspan="2">7x</td>
<td>0.95 - 1.225 V</td>
<td rowspan="2">80 W</td>
<td rowspan="2">LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KL072N</td>
<td>$797</td>
</tr>
<tr>
<td>SLBBN</td>
<td>1.212V</td>
<td></td>
<td>AT80574KL072N</td>
<td></td>
</tr>
<tr>
<td>Quad-Core Xeon X5470</td>
<td>SLBBF</td>
<td>3333 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>10x</td>
<td>1.212 V</td>
<td>120 W</td>
<td>LGA 771</td>
<td>September 8, 2008</td>
<td>AT80574KJ093N</td>
<td>$1386</td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon E5472</td>
<td>SLANR</td>
<td rowspan="2">3000 MHz</td>
<td rowspan="2">2 × 6144 KiB</td>
<td rowspan="2">1600 MT/s</td>
<td rowspan="2">7.5x</td>
<td>0.95 - 1.225 V</td>
<td rowspan="2">80 W</td>
<td rowspan="2">LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KL080N</td>
<td>$1022</td>
</tr>
<tr>
<td>SLBBH</td>
<td>1.212V</td>
<td></td>
<td>AT80574KL080N</td>
<td></td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon X5472</td>
<td>SLASA</td>
<td rowspan="2">3000 MHz</td>
<td rowspan="2">2 × 6144 KiB</td>
<td rowspan="2">1600 MT/s</td>
<td rowspan="2">7.5x</td>
<td>0.95 - 1.225 V</td>
<td rowspan="2">120 W</td>
<td rowspan="2">LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KL080NT</td>
<td>$958</td>
</tr>
<tr>
<td>SLBBB</td>
<td>1.212V</td>
<td></td>
<td>AT80574KL080NT</td>
<td></td>
</tr>
<tr>
<td rowspan="2">Quad-Core Xeon X5482</td>
<td>SLANZ</td>
<td rowspan="2">3200 MHz</td>
<td rowspan="2">2 × 6144 KiB</td>
<td rowspan="2">1600 MT/s</td>
<td rowspan="2">8x</td>
<td>0.95 - 1.225 V</td>
<td>150 W</td>
<td rowspan="2">LGA 771</td>
<td>November 11, 2007</td>
<td>EU80574KL088N</td>
<td>$1279</td>
</tr>
<tr>
<td>SLBBG</td>
<td>0.85V – 1.35V</td>
<td>120 W</td>
<td></td>
<td>AT80574KL088NT</td>
<td></td>
</tr>
<tr>
<td>Quad-Core Xeon X5492</td>
<td>SLBBD</td>
<td>3400 MHz</td>
<td>2 × 6144 KiB</td>
<td>1600 MT/s</td>
<td>8.5x</td>
<td>1.212 V</td>
<td>150 W</td>
<td>LGA 771</td>
<td>September 8, 2008</td>
<td>AT80574KL096N</td>
<td>$1493</td>
</tr>
</table>
<p><a name=".22Harpertown.22_.28low-voltage.2C_45_nm.29" id=".22Harpertown.22_.28low-voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=52" title="Edit section: &quot;Harpertown&quot; (low-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Harpertown" (low-voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 107 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">C0, E0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Quad-Core Xeon L5408</td>
<td>SLAP5</td>
<td>2133 MHz</td>
<td>2 × 6144 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8x</td>
<td>1.35 V</td>
<td>40 W</td>
<td><a href="/wiki/Socket_J" title="Socket J">LGA 771</a></td>
<td>March 2008</td>
<td>EU80574JH046N</td>
<td></td>
</tr>
<tr>
<td>Quad-Core Xeon L5410</td>
<td>SLAP4</td>
<td>2333 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>7x</td>
<td>1.35 V</td>
<td>50 W</td>
<td>LGA 771</td>
<td><span class="mw-formatted-date" title="2008-03-25"><span class="mw-formatted-date" title="03-25"><a href="/wiki/March_25" title="March 25">March 25</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>EU80574JJ053N</td>
<td>$320</td>
</tr>
<tr>
<td>Quad-Core Xeon L5420</td>
<td>SLARP</td>
<td>2500 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>7.5x</td>
<td>1.35 V</td>
<td>50 W</td>
<td>LGA 771</td>
<td>March 25, 2008</td>
<td>EU80574JJ060N</td>
<td>$380</td>
</tr>
<tr>
<td>Quad-Core Xeon L5430</td>
<td>SLBBQ</td>
<td>2666 MHz</td>
<td>2 × 6144 KiB</td>
<td>1333 MT/s</td>
<td>8x</td>
<td>1.212 V</td>
<td>50 W</td>
<td>LGA 771</td>
<td>September 8, 2008</td>
<td>AT80574JJ067N</td>
<td>$562</td>
</tr>
</table>
<p><a name="Xeon_MP.2C_Quad_Core" id="Xeon_MP.2C_Quad_Core"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=53" title="Edit section: Xeon MP, Quad Core">edit</a>]</span> <span class="mw-headline">Xeon MP, Quad Core</span></h3>
<p><a name=".22Tigerton.22_.28standard-voltage.2C_65_nm.29" id=".22Tigerton.22_.28standard-voltage.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=54" title="Edit section: &quot;Tigerton&quot; (standard-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Xeon#7300-series_.22Tigerton.22" title="Xeon">"Tigerton"</a> (standard-voltage, 65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support quad-processor configurations</li>
<li>Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>): All except E7310</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 × 143 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">G0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Quad-Core Xeon E7310</td>
<td>SLA6A</td>
<td>1600 MHz</td>
<td>2 × 2048 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>6x</td>
<td>1.20 - 1.35 V</td>
<td>80 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2007-09-06"><span class="mw-formatted-date" title="09-06"><a href="/wiki/September_6" title="September 6">September 6</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>LF80565QH0254M</td>
<td>$856</td>
</tr>
<tr>
<td>Quad-Core Xeon E7320</td>
<td>SLA69</td>
<td>2133 MHz</td>
<td>2 × 2048 KiB</td>
<td>1066 MT/s</td>
<td>8x</td>
<td>1.20 - 1.35 V</td>
<td>80 W</td>
<td>Socket 604</td>
<td>September 6, 2007</td>
<td>LF80565QH0464M</td>
<td>$1177</td>
</tr>
<tr>
<td>Quad-Core Xeon E7330</td>
<td>SLA77</td>
<td>2400 MHz</td>
<td>2 × 3072 KiB</td>
<td>1066 MT/s</td>
<td>9x</td>
<td>1.20 - 1.35 V</td>
<td>80 W</td>
<td>Socket 604</td>
<td>September 6, 2007</td>
<td>LF80565QH0566M</td>
<td>$1391</td>
</tr>
<tr>
<td>Quad-Core Xeon E7340</td>
<td>SLA68</td>
<td>2400 MHz</td>
<td>2 × 4096 KiB</td>
<td>1066 MT/s</td>
<td>9x</td>
<td>1.20 - 1.35 V</td>
<td>80 W</td>
<td>Socket 604</td>
<td>September 6, 2007</td>
<td>LF80565QH0568M</td>
<td>$1980</td>
</tr>
<tr>
<td>Quad-Core Xeon X7350</td>
<td>SLA67</td>
<td>2933 MHz</td>
<td>2 × 4096 KiB</td>
<td>1066 MT/s</td>
<td>11x</td>
<td>1.20 - 1.35 V</td>
<td>130 W</td>
<td>Socket 604</td>
<td>September 6, 2007</td>
<td>LF80565KH0778M</td>
<td>$2301</td>
</tr>
</table>
<p><a name=".22Tigerton.22_.28low-voltage.2C_65_nm.29" id=".22Tigerton.22_.28low-voltage.2C_65_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=55" title="Edit section: &quot;Tigerton&quot; (low-voltage, 65 nm)">edit</a>]</span> <span class="mw-headline">"Tigerton" (low-voltage, 65 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, XD bit (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support quad-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 2 ×143 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_65nm_process" title="Intel Core (microarchitecture)">G0</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Quad-Core Xeon LV L7345</td>
<td>SLA6B</td>
<td>1866 MHz</td>
<td>2 × 4096 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>7x</td>
<td>1.10 - 1.25 V</td>
<td>50 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2007-09-06"><span class="mw-formatted-date" title="09-06"><a href="/wiki/September_6" title="September 6">September 6</a></span>, <a href="/wiki/2007" title="2007">2007</a></span></td>
<td>LF80565JH0368M</td>
<td>$2301</td>
</tr>
</table>
<p><a name=".22Dunnington-QC.22_.28standard-voltage.2C_45_nm.29" id=".22Dunnington-QC.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=56" title="Edit section: &quot;Dunnington-QC&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Dunnington-QC" (standard-voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support quad-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: TBA</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">A1</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Quad-Core Xeon E7420</td>
<td>SLG9G</td>
<td>2133 MHz</td>
<td>2 × 3072 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>8 <a href="/wiki/Mebibyte" title="Mebibyte">MiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8x</td>
<td>1.45 V</td>
<td>90 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2008-09-15"><span class="mw-formatted-date" title="09-15"><a href="/wiki/September_15" title="September 15">September 15</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AD80583QH0468M</td>
<td>$1177</td>
</tr>
<tr>
<td>Quad-Core Xeon E7430</td>
<td>SLG9H</td>
<td>2133 MHz</td>
<td>2 × 3072 KiB</td>
<td>12 MiB</td>
<td>1066 MT/s</td>
<td>8x</td>
<td>1.45 V</td>
<td>90 W</td>
<td>Socket 604</td>
<td>September 15, 2008</td>
<td>AD80583QH046003</td>
<td>$1391</td>
</tr>
<tr>
<td>Quad-Core Xeon E7440</td>
<td>SLG9J</td>
<td>2400 MHz</td>
<td>2 × 3072 KiB</td>
<td>16 MiB</td>
<td>1066 MT/s</td>
<td>9x</td>
<td>1.45 V</td>
<td>90 W</td>
<td>Socket 604</td>
<td>September 15, 2008</td>
<td>AD80583QH056007</td>
<td>$1980</td>
</tr>
</table>
<p><a name=".22Dunnington-QC.22_.28low-voltage.2C_45_nm.29" id=".22Dunnington-QC.22_.28low-voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=57" title="Edit section: &quot;Dunnington-QC&quot; (low-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Dunnington-QC" (low-voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support quad-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: TBA</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">A1</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Quad-Core Xeon L7445</td>
<td>SLG9L</td>
<td>2133 MHz</td>
<td>2 × 3072 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>12 <a href="/wiki/Mebibyte" title="Mebibyte">MiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8x</td>
<td>1.45 V</td>
<td>50 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td>September 15, 2008</td>
<td>AD80583JH046003</td>
<td>$1980</td>
</tr>
</table>
<p><a name="Xeon_MP.2C_Six_Core" id="Xeon_MP.2C_Six_Core"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=58" title="Edit section: Xeon MP, Six Core">edit</a>]</span> <span class="mw-headline">Xeon MP, Six Core</span></h3>
<p><a name=".22Dunnington.22_.28standard-voltage.2C_45_nm.29" id=".22Dunnington.22_.28standard-voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=59" title="Edit section: &quot;Dunnington&quot; (standard-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Dunnington" (standard-voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support quad-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: TBA</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">A1</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Six-Core Xeon E7450</td>
<td>SLG9K</td>
<td>2400 MHz</td>
<td>3 × 3072 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>12 <a href="/wiki/Mebibyte" title="Mebibyte">MiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>9x</td>
<td>1.45 V</td>
<td>90 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td><span class="mw-formatted-date" title="2008-09-15"><span class="mw-formatted-date" title="09-15"><a href="/wiki/September_15" title="September 15">September 15</a></span>, <a href="/wiki/2008" title="2008">2008</a></span></td>
<td>AD80582QH056003</td>
<td>$2301</td>
</tr>
<tr>
<td>Six-Core Xeon X7460</td>
<td>SLG9P</td>
<td>2667 MHz</td>
<td>3 × 3072 KiB</td>
<td>16 MiB</td>
<td>1066 MT/s</td>
<td>10x</td>
<td>1.45 V</td>
<td>130 W</td>
<td>Socket 604</td>
<td>September 15, 2008</td>
<td>AD80582KH067007</td>
<td>$2729</td>
</tr>
</table>
<p><a name=".22Dunnington.22_.28low-voltage.2C_45_nm.29" id=".22Dunnington.22_.28low-voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=60" title="Edit section: &quot;Dunnington&quot; (low-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Dunnington" (low-voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Core_microarchitecture" title="Intel Core microarchitecture" class="mw-redirect">Intel Core microarchitecture</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support quad-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: TBA</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: <a href="/wiki/Intel_Core_(microarchitecture)#Steppings_using_45nm_process" title="Intel Core (microarchitecture)">A1</a></li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/Front_Side_Bus" title="Front Side Bus" class="mw-redirect">Front Side Bus</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Six-Core Xeon L7455</td>
<td>SLG9M</td>
<td>2133 MHz</td>
<td>3 × 3072 <a href="/wiki/Kibibyte" title="Kibibyte">KiB</a></td>
<td>12 <a href="/wiki/Mebibyte" title="Mebibyte">MiB</a></td>
<td>1066 <a href="/wiki/Megatransfer" title="Megatransfer" class="mw-redirect">MT/s</a></td>
<td>8x</td>
<td>1.45 V</td>
<td>65 W</td>
<td><a href="/wiki/Socket_604" title="Socket 604">Socket 604</a></td>
<td>September 15, 2008</td>
<td>AD80582JH046003</td>
<td>$2729</td>
</tr>
</table>
<p><a name="Nehalem_based_Xeons" id="Nehalem_based_Xeons"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=61" title="Edit section: Nehalem based Xeons">edit</a>]</span> <span class="mw-headline">Nehalem based Xeons</span></h2>
<p><a name="Xeon_.28UP.2FDP.29.2C_Dual_Core_3" id="Xeon_.28UP.2FDP.29.2C_Dual_Core_3"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=62" title="Edit section: Xeon (UP/DP), Dual Core">edit</a>]</span> <span class="mw-headline">Xeon (UP/DP), Dual Core</span></h3>
<p><a name=".22Gainestown.22_.2845_nm.29" id=".22Gainestown.22_.2845_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=63" title="Edit section: &quot;Gainestown&quot; (45 nm)">edit</a>]</span> <span class="mw-headline">"Gainestown" (45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.2</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 263 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: C0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/QPI" title="QPI" class="mw-redirect">QPI Frequency</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/Memory_Controller" title="Memory Controller" class="mw-redirect">Memory Controller</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon E5502</td>
<td>SLBEZ</td>
<td>1.86 GHz</td>
<td>2 x 256 KiB</td>
<td>4 MiB</td>
<td>2 x 6.4 GT/s</td>
<td>14x</td>
<td>DDR3-800</td>
<td>0.75 - 1.35 V</td>
<td>80 W</td>
<td>LGA 1366</td>
<td>March 30, 2009</td>
<td>BX80602E5502, AT80602000804AA</td>
<td>$188</td>
</tr>
</table>
<p><a name="Xeon_.28UP.2FDP.29.2C_Quad_Core_2" id="Xeon_.28UP.2FDP.29.2C_Quad_Core_2"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=64" title="Edit section: Xeon (UP/DP), Quad Core">edit</a>]</span> <span class="mw-headline">Xeon (UP/DP), Quad Core</span></h3>
<p><a name=".22Bloomfield.22_.2845_nm.29" id=".22Bloomfield.22_.2845_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=65" title="Edit section: &quot;Bloomfield&quot; (45 nm)">edit</a>]</span> <span class="mw-headline">"Bloomfield" (45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.2</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/w/index.php?title=Turbo_Boost&amp;action=edit&amp;redlink=1" class="new" title="Turbo Boost (page does not exist)">Turbo Boost</a>, <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support uni-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 263 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: C0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/QPI" title="QPI" class="mw-redirect">QPI Frequency</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/Memory_Controller" title="Memory Controller" class="mw-redirect">Memory Controller</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon W3570</td>
<td>SLBES</td>
<td>3.2 GHz</td>
<td rowspan="3">4 x 256 KiB</td>
<td rowspan="3">8 MiB</td>
<td>6.4 GT/s</td>
<td>24x</td>
<td rowspan="3">DDR3-1333</td>
<td rowspan="3">0.8 - 1.375 V</td>
<td rowspan="3">130 W</td>
<td rowspan="3">LGA 1366</td>
<td>March 30, 2009</td>
<td></td>
<td>$999</td>
</tr>
<tr>
<td>Xeon W3540</td>
<td>SLBEX</td>
<td>2.93 GHz</td>
<td rowspan="2">4.8 GT/s</td>
<td>22x</td>
<td>March 30, 2009</td>
<td></td>
<td>$562</td>
</tr>
<tr>
<td>Xeon W3520</td>
<td>SLBEW</td>
<td>2.66 GHz</td>
<td>20x</td>
<td>March 30, 2009</td>
<td></td>
<td>$284</td>
</tr>
</table>
<p><a name=".22Gainestown.22_.2845_nm.29_.5B2.5D_.5B3.5D" id=".22Gainestown.22_.2845_nm.29_.5B2.5D_.5B3.5D"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=66" title="Edit section: &quot;Gainestown&quot; (45 nm) [2] [3]">edit</a>]</span> <span class="mw-headline">"Gainestown" (45 nm) <sup id="cite_ref-1" class="reference"><a href="#cite_note-1" title=""><span>[</span>2<span>]</span></a></sup> <sup id="cite_ref-2" class="reference"><a href="#cite_note-2" title=""><span>[</span>3<span>]</span></a></sup></span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.2</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support: <i><a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/w/index.php?title=Turbo_Boost&amp;action=edit&amp;redlink=1" class="new" title="Turbo Boost (page does not exist)">Turbo Boost</a></i> except E5504, E5506</li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 263 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: C0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/QPI" title="QPI" class="mw-redirect">QPI Frequency</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/Memory_Controller" title="Memory Controller" class="mw-redirect">Memory Controller</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon W5580</td>
<td>SLBF2</td>
<td>3.2 GHz</td>
<td rowspan="9">4 x 256 KiB</td>
<td rowspan="7">8 MiB</td>
<td rowspan="4">2 x 6.4 GT/s</td>
<td>24x</td>
<td rowspan="4">DDR3-1333</td>
<td rowspan="9">0.75 - 1.35 V</td>
<td>130 W</td>
<td rowspan="9">LGA 1366</td>
<td>March 30, 2009</td>
<td>BX80602W5580, AT80602000756AD</td>
<td>$1600</td>
</tr>
<tr>
<td>Xeon X5570</td>
<td>SLBF3</td>
<td>2.93 GHz</td>
<td>22x</td>
<td rowspan="3">95 W</td>
<td>March 30, 2009</td>
<td>BX80602X5570, AT80602000765AA</td>
<td>$1386</td>
</tr>
<tr>
<td>Xeon X5560</td>
<td>SLBF4</td>
<td>2.8 GHz</td>
<td>21x</td>
<td>March 30, 2009</td>
<td>BX80602X5560, AT80602000768AA</td>
<td>$1172</td>
</tr>
<tr>
<td>Xeon X5550</td>
<td>SLBF5</td>
<td>2.66 GHz</td>
<td>20x</td>
<td>March 30, 2009</td>
<td>BX80602X5550, AT80602000771AA</td>
<td>$958</td>
</tr>
<tr>
<td>Xeon E5540</td>
<td>SLBF6</td>
<td>2.53 GHz</td>
<td rowspan="3">2 x 5.86 GT/s</td>
<td>19x</td>
<td rowspan="3">DDR3-1066</td>
<td rowspan="5">80 W</td>
<td>March 30, 2009</td>
<td></td>
<td>$744</td>
</tr>
<tr>
<td>Xeon E5530</td>
<td>SLBF7</td>
<td>2.4 GHz</td>
<td>18x</td>
<td>March 30, 2009</td>
<td></td>
<td>$530</td>
</tr>
<tr>
<td>Xeon E5520</td>
<td>SLBFD</td>
<td>2.26 GHz</td>
<td>17x</td>
<td>March 30, 2009</td>
<td></td>
<td>$373</td>
</tr>
<tr>
<td>Xeon E5506</td>
<td>SLBF8</td>
<td>2.13 GHz</td>
<td rowspan="2">4 MiB</td>
<td rowspan="2">2 x 4.8 GT/s</td>
<td>16x</td>
<td rowspan="2">DDR3-800</td>
<td>March 30, 2009</td>
<td></td>
<td>$266</td>
</tr>
<tr>
<td>Xeon E5504</td>
<td>SLBF9</td>
<td>2 GHz</td>
<td>15x</td>
<td>March 30, 2009</td>
<td></td>
<td>$224</td>
</tr>
</table>
<p><a name=".22Gainestown.22_.28low-voltage.2C_45_nm.29" id=".22Gainestown.22_.28low-voltage.2C_45_nm.29"></a></p>
<h4><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=67" title="Edit section: &quot;Gainestown&quot; (low-voltage, 45 nm)">edit</a>]</span> <span class="mw-headline">"Gainestown" (low-voltage, 45 nm)</span></h4>
<ul>
<li>Based on <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a></li>
<li>All models support: <i><a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2" title="SSE2">SSE2</a>, <a href="/wiki/SSE3" title="SSE3">SSE3</a>, <a href="/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.1</a>, <a href="/wiki/SSE4" title="SSE4">SSE4.2</a>, Demand Based Switching (Intel's Server <a href="/wiki/Speedstep" title="Speedstep" class="mw-redirect">EIST</a>), <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a>, <a href="/wiki/XD_bit" title="XD bit" class="mw-redirect">XD bit</a> (an <a href="/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="/wiki/Intel_VT" title="Intel VT">Intel VT</a></i></li>
<li>All models support: <i><a href="/wiki/Hyper-Threading" title="Hyper-Threading" class="mw-redirect">Hyper-Threading</a>, <a href="/w/index.php?title=Turbo_Boost&amp;action=edit&amp;redlink=1" class="new" title="Turbo Boost (page does not exist)">Turbo Boost</a></i> except L5506</li>
<li>All models support dual-processor configurations</li>
<li><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 263 mm²</li>
<li><a href="/wiki/Stepping_(version_numbers)" title="Stepping (version numbers)">Steppings</a>: C0</li>
</ul>
<table class="wikitable">
<tr>
<th>Model Number</th>
<th>sSpec Number</th>
<th>Frequency</th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L2-Cache</a></th>
<th><a href="/wiki/CPU_caches#Multi-level_caches" title="CPU caches" class="mw-redirect">L3-Cache</a></th>
<th><a href="/wiki/QPI" title="QPI" class="mw-redirect">QPI Frequency</a></th>
<th><a href="/wiki/Clock_multiplier" title="Clock multiplier" class="mw-redirect">Mult</a></th>
<th><a href="/wiki/Memory_Controller" title="Memory Controller" class="mw-redirect">Memory Controller</a></th>
<th><a href="/wiki/CPU_core_voltage" title="CPU core voltage">Voltage</a></th>
<th><a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a></th>
<th><a href="/wiki/CPU_socket" title="CPU socket">Socket</a></th>
<th>Release Date</th>
<th>Part Number(s)</th>
<th>Release Price (<a href="/wiki/United_States_dollar" title="United States dollar">USD</a>)</th>
</tr>
<tr>
<td>Xeon L5520</td>
<td>SLBFA</td>
<td>2.26 GHz</td>
<td rowspan="2">4 x 256 KiB</td>
<td>8 MiB</td>
<td>2 x 5.86 GT/s</td>
<td>17x</td>
<td>DDR3-1066</td>
<td rowspan="2">0.75 - 1.35 V</td>
<td rowspan="2">60 W</td>
<td rowspan="2">LGA 1366</td>
<td>March 30, 2009</td>
<td>BX80602L5520, AT80602000810AA</td>
<td>$530</td>
</tr>
<tr>
<td>Xeon L5506</td>
<td>SLBFH</td>
<td>2.13 GHz</td>
<td>4 MiB</td>
<td>2 x 4.8 GT/s</td>
<td>16x</td>
<td>DDR3-800</td>
<td>March 30, 2009</td>
<td>BX80602L5506, AT80602002712AA</td>
<td>$423</td>
</tr>
</table>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=68" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small">
<ol class="references">
<li id="cite_note-0"><b><a href="#cite_ref-0" title="">^</a></b> <cite style="font-style:normal" class="web"><a href="http://download.intel.com/support/processors/xeon/sb/249678.pdf" class="external text" title="http://download.intel.com/support/processors/xeon/sb/249678.pdf" rel="nofollow">"Intel Xeon Processor Specification Update"</a> (PDF). p. 7<span class="printonly">. <a href="http://download.intel.com/support/processors/xeon/sb/249678.pdf" class="external free" title="http://download.intel.com/support/processors/xeon/sb/249678.pdf" rel="nofollow">http://download.intel.com/support/processors/xeon/sb/249678.pdf</a></span><span class="reference-accessdate">. Retrieved on 2008-05-21</span>.  "-035&#160;&#160;Added new Processor Intel Xeon Processor with 2-MB L3 Cache with Processor Signature=0F25H (M0 Stepping).&#160;&#160;February 2004"</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Intel+Xeon+Processor+Specification+Update&amp;rft.atitle=&amp;rft.pages=p.+7&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fsupport%2Fprocessors%2Fxeon%2Fsb%2F249678.pdf&amp;rfr_id=info:sid/en.wikipedia.org:List_of_Intel_Xeon_microprocessors"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-1"><b><a href="#cite_ref-1" title="">^</a></b> <a href="http://www.tomshardware.com/news/intel-product-roadmap-2009,6384.html" class="external free" title="http://www.tomshardware.com/news/intel-product-roadmap-2009,6384.html" rel="nofollow">http://www.tomshardware.com/news/intel-product-roadmap-2009,6384.html</a></li>
<li id="cite_note-2"><b><a href="#cite_ref-2" title="">^</a></b> <a href="http://www.tgdaily.com/content/view/40180/139/" class="external free" title="http://www.tgdaily.com/content/view/40180/139/" rel="nofollow">http://www.tgdaily.com/content/view/40180/139/</a></li>
</ol>
</div>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=69" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<ul>
<li><a href="/wiki/Comparison_of_Intel_processors" title="Comparison of Intel processors">Comparison of Intel processors</a></li>
<li><a href="/wiki/List_of_future_Intel_Xeon_microprocessors" title="List of future Intel Xeon microprocessors">List of future Intel Xeon microprocessors</a></li>
<li><a href="/wiki/Intel_Xeon" title="Intel Xeon" class="mw-redirect">Intel Xeon</a></li>
</ul>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit&amp;section=70" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://ark.intel.com/sspecqdf.aspx" class="external text" title="http://ark.intel.com/sspecqdf.aspx" rel="nofollow">SSPEC/QDF Reference</a> (Intel)</li>
<li><a href="http://processorfinder.intel.com/List.aspx?ProcFam=528&amp;sSpec=&amp;OrdCode=" class="external text" title="http://processorfinder.intel.com/List.aspx?ProcFam=528&amp;sSpec=&amp;OrdCode=" rel="nofollow">Intel Xeon Processor Finder</a></li>
<li><a href="http://www.intel.com/products/processor_number/chart/xeon.htm" class="external text" title="http://www.intel.com/products/processor_number/chart/xeon.htm" rel="nofollow">Intel Processor Numbers</a></li>
<li><a href="http://theinquirer.net/?article=31990" class="external text" title="http://theinquirer.net/?article=31990" rel="nofollow">Intel prices up Woodcrest, Tulsa server chips</a></li>
<li><a href="http://www.hkepc.com/bbs/news.php?tid=632194" class="external text" title="http://www.hkepc.com/bbs/news.php?tid=632194" rel="nofollow">Intel Xeon 7100 16 MB L3 model launch on Aug 27</a></li>
<li><a href="http://www.dailytech.com/article.aspx?newsid=5382" class="external text" title="http://www.dailytech.com/article.aspx?newsid=5382" rel="nofollow">Intel Quietly Ships New Quad-Core Xeon</a></li>
<li><a href="http://news.softpedia.com/news/INTEL-Announces-New-Xeon-CPUs-41748.shtml" class="external text" title="http://news.softpedia.com/news/INTEL-Announces-New-Xeon-CPUs-41748.shtml" rel="nofollow">INTEL Announces New Xeon CPUs</a></li>
<li><a href="http://www.intel.com/pressroom/archive/releases/20061204comp.htm" class="external text" title="http://www.intel.com/pressroom/archive/releases/20061204comp.htm" rel="nofollow">Intel Core Microarchitecture-Based Processor Line-Up Expands to Communications Solutions</a></li>
<li><a href="http://download.intel.com/design/intarch/specupdt/31139205.pdf" class="external text" title="http://download.intel.com/design/intarch/specupdt/31139205.pdf" rel="nofollow">Dual-Core Xeon Processor LV and ULV Specification Update</a></li>
<li><a href="http://www.intel.com/pressroom/archive/releases/20070312comp.htm" class="external text" title="http://www.intel.com/pressroom/archive/releases/20070312comp.htm" rel="nofollow">Intel Marks Energy-Efficient Milestone With 50-Watt, High-Performing Quad-Core Server Processors</a></li>
<li><a href="http://www.gigaserver.nl/index.php?cPath=178_180" class="external text" title="http://www.gigaserver.nl/index.php?cPath=178_180" rel="nofollow">Quad-core Intel Xeon processor specifications</a></li>
<li><a href="http://www.intel.com/pressroom/archive/releases/20071111comp.htm?iid=pr1_releasepri_20071111m" class="external text" title="http://www.intel.com/pressroom/archive/releases/20071111comp.htm?iid=pr1_releasepri_20071111m" rel="nofollow">Intel's Fundamental Advance in Transistor Design Extends Moore's Law, Computing Performance</a></li>
<li><a href="http://www.intel.com/pressroom/archive/releases/20080325comp.htm" class="external text" title="http://www.intel.com/pressroom/archive/releases/20080325comp.htm" rel="nofollow">New Intel Server Processors: Fewer Watts, High Performance</a></li>
</ul>
<table class="navbox" cellspacing="0" style=";">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible uncollapsed" style="width:100%;background:transparent;color:inherit;;">
<tr>
<th style=";" colspan="2" class="navbox-title">
<div style="float:left; width:6em;text-align:left;">
<div class="noprint plainlinksneverexpand navbar" style="background:none; padding:0; font-weight:normal;;;border:none;; font-size:xx-small;"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><span title="View this template" style=";;border:none;">v</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><span title="Discussion about this template" style=";;border:none;">d</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" rel="nofollow"><span title="Edit this template" style=";;border:none;;">e</span></a></div>
</div>
<span style="font-size:110%;"><a href="/wiki/Intel_Corporation" title="Intel Corporation">Intel</a> <a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">processors</a></span></th>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Discontinued</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">pre-8086</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_4004" title="Intel 4004">4004</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_4040" title="Intel 4040">4040</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8008" title="Intel 8008">8008</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8080" title="Intel 8080">8080</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8085" title="Intel 8085">8085</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86 (16 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_8086" title="Intel 8086">8086</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8088" title="Intel 8088">8088</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80186" title="Intel 80186">80186</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80188" title="Intel 80188">80188</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80286" title="Intel 80286">80286</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86/IA32 (32 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_80386" title="Intel 80386">80386</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80486" title="Intel 80486">80486</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium" title="Pentium">Pentium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core" title="Intel Core">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_M" title="Celeron M" class="mw-redirect">Celeron M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86-64/EM64T (64 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium_4#Prescott_2M_.28Extreme_Edition.29" title="Pentium 4">Pentium 4 (Some)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Pentium Extreme Edition</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D (Some)</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Other</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Itanium#Original_Itanium_processor:_2001.E2.80.9302" title="Itanium">Itanium</a> — <a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a> — <i>RISC:</i> <a href="/wiki/Intel_i860" title="Intel i860">i860</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_i960" title="Intel i960">i960</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/XScale" title="XScale">XScale</a> — <i>Microcontrollers:</i> <a href="/wiki/Intel_8048" title="Intel 8048">8048</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8051" title="Intel 8051">8051</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_MCS-96" title="Intel MCS-96">MCS-96</a></div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Current</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Celeron" title="Celeron">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_2" title="Intel Core 2">Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_A100" title="Intel A100">A100</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Xeon" title="Xeon">Xeon</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Itanium#Itanium_2_processors:_2002.E2.80.93present" title="Itanium">Itanium</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i7" title="Intel Core i7">Core i7</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Upcoming</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Tolapai" title="Tolapai">Tolapai</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Moorestown_(CPU)" title="Moorestown (CPU)">Moorestown</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i5" title="Intel Core i5">Core i5</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Lists</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/CPU_socket#Intel_Sockets" title="CPU socket">CPU sockets</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">Processors</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a><br />
<a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_Dual-Core_microprocessors" title="List of Intel Pentium Dual-Core microprocessors">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <strong class="selflink">Xeon</strong><br />
<a href="/wiki/List_of_future_Intel_Celeron_microprocessors" title="List of future Intel Celeron microprocessors">Future Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Pentium_Dual-Core_microprocessors" title="List of future Intel Pentium Dual-Core microprocessors">Future Pentium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_2_microprocessors" title="List of future Intel Core 2 microprocessors">Future Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_i7_microprocessors" title="List of future Intel Core i7 microprocessors">Future Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Xeon_microprocessors" title="List of future Intel Xeon microprocessors">Future Xeon</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Microarchitectures</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Past and present</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium" title="Pentium">P5</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_P6_(microarchitecture)" title="Intel P6 (microarchitecture)">P6</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_NetBurst" title="Intel NetBurst">NetBurst</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Future</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Larrabee_(GPU)" title="Larrabee (GPU)">Larrabee</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Sandy_Bridge_(microarchitecture)" title="Intel Sandy Bridge (microarchitecture)">Sandy Bridge</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Haswell_(microarchitecture)" title="Intel Haswell (microarchitecture)">Haswell</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Preprocessor node count: 1835/1000000
Post-expand include size: 57029/2048000 bytes
Template argument size: 36545/2048000 bytes
Expensive parser function count: 0/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:4596063-0!1!0!default!!en!2 and timestamp 20090419170328 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors">http://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></span> | <span dir='ltr'><a href="/wiki/Category:Lists_of_microprocessors" title="Category:Lists of microprocessors">Lists of microprocessors</a></span></div><div id="mw-hidden-catlinks" class="mw-hidden-cats-hidden">Hidden categories:&#32;<span dir='ltr'><a href="/wiki/Category:Incomplete_lists" title="Category:Incomplete lists">Incomplete lists</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/List_of_Intel_Xeon_microprocessors" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:List_of_Intel_Xeon_microprocessors" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=List_of_Intel_Xeon_microprocessors" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content — the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/List_of_Intel_Xeon_microprocessors" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/List_of_Intel_Xeon_microprocessors" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=List_of_Intel_Xeon_microprocessors&amp;oldid=281820601" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=List_of_Intel_Xeon_microprocessors&amp;id=281820601">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-ko"><a href="http://ko.wikipedia.org/wiki/%EC%9D%B8%ED%85%94_%EC%A0%9C%EC%98%A8_%EB%A7%88%EC%9D%B4%ED%81%AC%EB%A1%9C%ED%94%84%EB%A1%9C%EC%84%B8%EC%84%9C_%EB%AA%A9%EB%A1%9D">한국어</a></li>
				<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/Intel_Xeon_%E8%99%95%E7%90%86%E5%99%A8%E5%88%97%E8%A1%A8">中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 5 April 2009, at 02:21 (UTC).</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv198 in 0.046 secs. --></body></html>
