(PropertyFilters
  ("Orcad-Capture"
    (Parts "" "" "" 0
      (Value show)
      (Reference show)
      (Designator show)
      ("PCB Footprint" show)
      ("Power Pins Visible" show)
      (Primitive show)
      ("Source Library" show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show)
      ("Part Reference" hide))
    ("Schematic Nets" "" "" "" 0
      (ID show)
      (Name show))
    (Pins "" "" "" 0
      (Name show)
      (Number show)
      ("Net Name" show)
      (Type show)
      ("Is No Connect" show))
    ("Title Blocks" "" "" 0
      (Title show)
      (Document show)
      (OrgName show)
      (OrgAddr1 show)
      (OrgAddr2 show)
      (OrgAddr3 show)
      (OrgAddr4 show)
      ("Cage Code" optional)
      (RevCode show)
      ("Page Number" show)
      ("Page Count" show)
      ("Page Create Date" show)
      ("Page Modify Date" show)
      ("Schematic Name" show)
      ("Source Library" show)
      ("Source Symbol" show))
    ("Displayed Properties" "" "" 0
      ("Property Name" show)
      (Value show))
    (Ports "" "" "" 0
      (Name show)
      (Type show)
      ("Connected Net name" show)
      ("Source Library" show)
      ("Source Symbol" show))
    (Aliases "" "" 1
      (Name show))
    (Globals "" "" 1
      (Name show)))
  ("Cadence-Allegro"
    (Parts
      (REFERENCE show)
      (VALUE show)
      (DEVICE show)
      ("PCB Footprint" show)
      (ALT_SYMBOLS show)
      (DEVICE_LABEL show)
      (HEIGHT show)
      (PART_NUMBER show)
      (REF_DES_FOR_ASSIGN show)
      (TOL show)
      (CLASS show)
      (AUTO_RENAME show)
      (COMPONENT_WEIGHT show)
      (FIX_ALL show)
      (FIXED show)
      (HARD_LOCATION show)
      (INSERTION_CODE show)
      (NO_MOVE show)
      (NO_PIN_ESCAPE show)
      (NO_SWAP_COMP show)
      (NO_SWAP_GATE show)
      (NO_SWAP_GATE_EXT show)
      (NO_SWAP_PIN show)
      (PARTNUMBER show)
      (PIN_ESCAPE show)
      (PINUSE show)
      (PLACE_TAG show)
      (ROOM show)
      (TERMINATOR_PACK show))
    ("Schematic Nets"
      (Name show)
      (DELAY_RULE show)
      (DIFFERENTIAL_PAIR show)
      (ECL show)
      (MAX_BOND_LENGTH show)
      (MIN_BOND_LENGTH show)
      (MIN_LINE_WIDTH show)
      (MIN_NECK_WIDTH show)
      (NET_PHYSICAL_TYPE show)
      (NET_SPACING_TYPE show)
      (NO_GLOSS show)
      (NO_RAT show)
      (NO_RIPUP show)
      (NO_ROUTE show)
      (NO_TEST show)
      (PROBE_NUMBER show)
      (ROUTE_PRIORITY show)
      (ROUTE_TO_SHAPE show)
      (SAME_NET show)
      (STUB_LENGTH show)
      (TS_ALLOWED show)
      (VIA_LIST show)
      (WEIGHT show))
    (Pins
      (Name show)
      (Type show)
      ("Schematic Nets" "" "" 1))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show))
    (Ports
      (Name show)
      (Type show)))
  ("Orcad-Layout"
    (Parts
      (Value show)
      (Reference show)
      (Primitive show)
      (Name show)
      ("Power Pins Visible" show)
      ("PCB Footprint" show)
      (COMPFIXED show)
      (COMPGROUP show)
      (COMPKEY show)
      (COMPLOC show)
      (COMPLOCKED show)
      (COMPROT show)
      (COMPSIDE show)
      (FOOTPRINT show)
      (FPLIST show)
      (GATEGROUP show)
      (PARTNUM show)
      (PARTSHAPE show)
      (POWERPIN show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (ID show)
      (Name show)
      (CONNWIDTH show)
      (HIGHLIGHT show)
      (MAXWIDTH show)
      (MINWIDTH show)
      (NETGROUP show)
      (NETWEIGHT show)
      (PLANELAYERS show)
      (RECONNTYPE show)
      (ROUTELAYERS show)
      (SPACINGBYLAYER show)
      (TESTPOINT show)
      (VIAPERNET show)
      (WIDTH show)
      (WIDTHBYLAYER show))
    (Pins
      (Name show)
      (Type show)
      (ECLTYPE show)
      (PINGROUP show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show))
    (Ports
      (Name show)
      (Type show)))
  ("Actel-Designer Part/Net Properties"
    (Parts
      (Reference show)
      (Value show)
      (ALSDONTTOUCH show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (ALSCRT show)
      (ALSENM show)
      (ALSPIN show)
      (ALSPRESERVE show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Altera-MAX+PLUS II Part Properties"
    (COMMENT Reference: MAX+plus II Version 8.0 Help, topic: Assigning)
    (COMMENT Resources in a Third-Party Design Editor)
    (Parts
      (Reference show)
      (Value show)
      (CHIP_PIN_LC show)
      (CLIQUE show)
      (LOGIC_OPTION show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Atmel-Figaro ATV40K I/O Macro Properties"
    (Parts
      (Reference show)
      (Value show)
      (THRESHOLD show)
      (SCHMITT show)
      (SLEWRATE show)
      (EXTRADELAY show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Atmel-Figaro ATV40K Dynamic Macro Properties"
    (Parts
      (Reference show)
      (Value show)
      (FUNCTIONG show)
      (FUNCTIONH show)
      (CLOCKEDGE show)
      (RSFUNCTION show)
      (RSPOLARITY show)
      (PRESERVE show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show))
    (Globals "" "" 1)
    (Aliases "" "" 1)
    ("Displayed Properties" "" "" 1))
  ("Lattice-ispEXPERT Compiler Part/Net Properties"
    (Parts
      (Reference show)
      (Value show)
      (LXOR2 show)
      (OPTIMIZE show)
      (PROTECT show)
      (REGTYPE show)
      (RESERVE_PIN show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (CLK show)
      (GROUP show)
      (PRESERVE show)
      (SAP/EAP show)
      (SCP/ECP show)
      (SLP/ELP show)
      (SNP/ENP show)
      (STP/ETP show)
      (CRIT show)
      (LOCK show)
      (OPENDRAIN show)
      (OUTDELAY show)
      (PULL show)
      (SLOWSLEW show)
      (VOLTAGE show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Exemplar-Leonardo Local Synthesis Constraint"
    (Parts
      (Reference show)
      (Value show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (BUFFER_SIG show)
      (PAD show)
      (PIN_NUMBER show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Xilinx-Alliance XC3x00A/L Part/Net Flag Attributes"
    (COMMENT Xilinx XACTstep vM1.xx)
    (COMMENT Xilinx, Libraries Guide, January 1998
      (vM1.5))
    (Parts
      (Reference show)
      (Value show)
      (BASE show)
      (BLKNM show)
      (CONFIG show)
      (DOUBLE show)
      (EQUATE_F show)
      (EQUATE_G show)
      (FAST show)
      (FILE show)
      (HBLKNM show)
      (INIT show)
      (KEEP show)
      (LOC show)
      (MAP show)
      (MAXDELAY show)
      (MAXSKEW show)
      (NOREDUCE show)
      (OPT_EFFORT show)
      (OPTIMIZE show)
      (PART show)
      (PERIOD show)
      (PROHIBIT show)
      (TIG show)
      (TNM show)
      (TPSYNC show)
      (TPTHRU show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (BLKNM show)
      (DOUBLE show)
      (FAST show)
      (HBLKNM show)
      (KEEP show)
      (LOC show)
      (MAXDELAY show)
      (MAXSKEW show)
      (NOREDUCE show)
      (PERIOD show)
      (S show)
      (TIG show)
      (TNM show)
      (TPSYNC show)
      (TPTHRU show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show))
    ("Displayed Properties" "" "" 1)
    (Aliases "" "" 1)
    (Globals "" "" 1))
  ("Xilinx-Alliance XC4000E Part/Net Flag Attributes"
    (COMMENT Xilinx XACTstep vM1.xx)
    (COMMENT Xilinx, Libraries Guide, January 1998
      (vM1.5))
    (Parts
      (Reference show)
      (Value show)
      (BLKNM show)
      (DECODE show)
      (DOUBLE show)
      (FAST show)
      (FILE show)
      (HBLKNM show)
      (HU_SET show)
      (INIT show)
      (KEEP show)
      (LOC show)
      (MAP show)
      (MAXDELAY show)
      (MAXSKEW show)
      (NODELAY show)
      (OPT_EFFORT show)
      (OPTIMIZE show)
      (PART show)
      (PERIOD show)
      (PROHIBIT show)
      (RLOC show)
      (RLOC_ORIGIN show)
      (RLOC_RANGE show)
      (TIG show)
      (TNM show)
      (TPSYNC show)
      (TPTHRU show)
      (U_SET show)
      (USE_RLOC show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (BLKNM show)
      (DECODE show)
      (DOUBLE show)
      (FAST show)
      (HBLKNM show)
      (HU_SET show)
      (KEEP show)
      (LOC show)
      (MAXDELAY show)
      (MAXSKEW show)
      (NODELAY show)
      (PERIOD show)
      (S show)
      (TIG show)
      (TNM show)
      (TPSYNC show)
      (TPTHRU show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Xilinx-Alliance XC4000X Part/Net Flag Attributes"
    (COMMENT Xilinx XACTstep vM1.xx)
    (COMMENT Xilinx, Libraries Guide, January 1998
      (vM1.5))
    (Parts
      (Reference show)
      (Value show)
      (BLKNM show)
      (DECODE show)
      (DOUBLE show)
      (DRIVE show)
      (FAST show)
      (FILE show)
      (HBLKNM show)
      (HU_SET show)
      (INIT show)
      (KEEP show)
      (LOC show)
      (MAP show)
      (MAXDELAY show)
      (MAXSKEW show)
      (MEDDELAY show)
      (NODELAY show)
      (OPT_EFFORT show)
      (OPTIMIZE show)
      (PART show)
      (PERIOD show)
      (PROHIBIT show)
      (RLOC show)
      (RLOC_ORIGIN show)
      (RLOC_RANGE show)
      (TIG show)
      (TNM show)
      (TPSYNC show)
      (TPTHRU show)
      (U_SET show)
      (USE_RLOC show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (BLKNM show)
      (DECODE show)
      (DOUBLE show)
      (DRIVE show)
      (FAST show)
      (HBLKNM show)
      (HU_SET show)
      (KEEP show)
      (LOC show)
      (MAP show)
      (MAXDELAY show)
      (MAXSKEW show)
      (MEDDELAY show)
      (NODELAY show)
      (PERIOD show)
      (S show)
      (TIG show)
      (TNM show)
      (TPSYNC show)
      (TPTHRU show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Xilinx-Alliance XC5200 Part/Net Flag Attributes"
    (COMMENT Xilinx XACTstep vM1.xx)
    (COMMENT Xilinx, Libraries Guide, January 1998
      (vM1.5))
    (Parts
      (Reference show)
      (Value show)
      (BLKNM show)
      (DIVIDE1_BY show)
      (DIVIDE2_BY show)
      (FAST show)
      (FILE show)
      (HBLKNM show)
      (HU_SET show)
      (INREG show)
      (KEEP show)
      (LOC show)
      (MAP show)
      (MAXDELAY show)
      (MAXSKEW show)
      (OPT_EFFORT show)
      (OPTIMIZE show)
      (OUTREG show)
      (PART show)
      (PERIOD show)
      (PROHIBIT show)
      (RLOC show)
      (RLOC_ORIGIN show)
      (RLOC_RANGE show)
      (TIG show)
      (TNM show)
      (TPSYNC show)
      (TPTHRU show)
      (U_SET show)
      (USE_RLOC show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (BLKNM show)
      (DIVIDE1_BY show)
      (DIVIDE2_BY show)
      (FAST show)
      (HBLKNM show)
      (HU_SET show)
      (KEEP show)
      (LOC show)
      (MAXDELAY show)
      (MAXSKEW show)
      (PERIOD show)
      (S show)
      (TIG show)
      (TNM show)
      (TPSYNC show)
      (TPTHRU show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Xilinx-Alliance XC9500 Part/Net Flag Attributes"
    (COMMENT Xilinx XACTstep vM1.xx)
    (COMMENT Xilinx, Libraries Guide, January 1998
      (vM1.5))
    (Parts
      (Reference show)
      (Value show)
      (BUFG show)
      (COLLAPSE show)
      (FAST show)
      (FILE show)
      (INIT show)
      (KEEP show)
      (LOC show)
      (NOREDUCE show)
      (OFFSET show)
      (PART show)
      (PERIOD show)
      (PWR_MODE show)
      (SLOW show)
      (TNM show)
      (WIREAND show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (BUFG show)
      (COLLAPSE show)
      (FAST show)
      (INIT show)
      (KEEP show)
      (LOC show)
      (NOREDUCE show)
      (PERIOD show)
      (PWR_MODE show)
      (SLOW show)
      (TNM show)
      (WIREAND show))
    (Ports
      (Name show)
      (Type show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Lucent-ORCA Foundry Part/Net Properties"
    (COMMENT Reference: Lucent ORCA Foundry User's Guide, Appendix B -
       PROPERTIES)
    (Parts
      (Reference show)
      (Value show)
      (COMP show)
      (DELAYMODE show)
      (DIN show)
      (DOUT show)
      (ENDPOINT show)
      (IBUFLEVEL show)
      (INITSTATE show)
      (GENERIC=INITVAL show)
      (LOAD show)
      (LOC show)
      (LUT show)
      (OBUFLEVEL show)
      (PFULCOK show)
      (SLEW show)
      (STARTPOINT show))
    ("Schematic Nets"
      (Name show)
      (BLOCKNET show)
      (BUS show)
      (CRITICAL show)
      (ENDPOINT show)
      (FREQUENCY show)
      (HALFLINE show)
      (LOC show)
      (LONGLINE show)
      (MAXDELAY show)
      (NOCLIP show)
      (NOMERGE show)
      (NONCRITICAL show)
      (PRI show)
      (STARTPOINT show))
    (Pins
      (Name show)
      (Type show))
    (Ports
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  (Orcad-PSpice
    (Parts "" 1 1
      (Color hide)
      (Designator hide)
      (Graphic hide)
      (ID hide)
      (Implementation hide)
      ("Implementation Path" hide)
      ("Implementation Type" hide)
      (Name hide)
      ("Part Reference" hide)
      ("Power Pins Visible" hide)
      ("Source Library" hide)
      ("Source Package" hide)
      ("PCB Footprint" hide)
      (PSpiceTemplate hide)
      (PSpiceOnly hide)
      (Primitive hide)
      (Reference optional)
      (Value optional))
    (Pins "" "" 1
      ("BiasValue Current" hide))
    ("Schematic Nets" "" "" 1
      ("BiasValue Voltage" hide))
    ("Title Blocks" "" "" 1)
    (Globals "" "" 1
      ("Source Library" hide)
      ("Source Symbol" hide)
      (SDTSourceLibName hide))
    (Ports "" "" 1
      ("Source Library" hide)
      ("Source Symbol" hide))
    (Aliases "" "" 1
      (Name show))
    ("Displayed Properties" "" "" 1
      ("Property Name" show)
      (Value show)))
  ("Synplicity Synplify - Directives"
    (Parts
      (Reference show)
      (Value show)
      (black_box show)
      (black_box_pad_pin show)
      (black_box_tri_pins show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (syn_keep show)
      (syn_preserve show)
      (syn_state_machine show))
    (Ports
      (Name show)
      (Type show)
      (syn_preserve show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Synplicity-Synplify Attributes"
    (Parts
      (Reference show)
      (Value show)
      (syn_noprune show)
      (syn_ramstyle show)
      (syn_useenables show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (syn_ramstyle show))
    (Ports
      (Name show)
      (Type show)
      (syn_isclock show)
      (syn_noclockbuf show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Synplicity-Synplify Actel Specific"
    (Parts
      (Reference show)
      (Value show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (alspreserve show))
    (Ports
      (Name show)
      (Type show)
      (syn_maxfan show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Synplicity-Synplify Altera Specific"
    (Parts
      (Reference show)
      (Value show)
      (altera_area show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (syn_direct_enable show))
    (Ports
      (Name show)
      (Type show)
      (altera_chip_pin_lc show)
      (syn_maxfan show)
      (syn_useioff show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Synplicity-Synplify Lucent Specific"
    (Parts
      (Reference show)
      (Value show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (syn_maxfan show))
    (Ports
      (Name show)
      (Type show)
      (syn_maxfan show)
      (din show)
      (loc show)
      (orca_padtype show)
      (dout show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show)))
  ("Synplicity-Synplify Xilinx Specific"
    (Parts
      (Reference show)
      (Value show)
      (xc_uset show)
      ("Implementation Type" show)
      (Implementation show)
      ("Implementation Path" show))
    ("Schematic Nets"
      (Name show)
      (syn_direct_enable show))
    (Ports
      (Name show)
      (Type show)
      (syn_maxfan show)
      (xc_clockbuftype show)
      (xc_fast show)
      (xc_nodelay show)
      (xc_padtype show)
      (xc_pullup show)
      (xc_pulldown show)
      (xc_slow show)
      (xc_isgsr show)
      (xc_loc show))
    (Pins
      (Name show)
      (Type show))
    ("Title Blocks"
      (Document show)
      ("Cage Code" show)
      (OrgName show)
      ("Page Number" show)
      ("Page Count" show)
      (RevCode show)
      ("Schematic Create Date" show))))