# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: /home/ishfisav/wally_1/wally_1.srcs/sources_1/bd/design_2/design_2.bd
# Block Designs: The module: 'design_2' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: /home/ishfisav/wally_1/wally_1.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_blk_mem_gen_0_0 || ORIG_REF_NAME==design_2_blk_mem_gen_0_0} -quiet] -quiet

# XDC: /home/ishfisav/wally_1/wally_1.gen/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0_ooc.xdc

# XDC: /home/ishfisav/wally_1/wally_1.gen/sources_1/bd/design_2/design_2_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_2'. Do not add the DONT_TOUCH constraint.

# Block Designs: /home/ishfisav/wally_1/wally_1.srcs/sources_1/bd/design_2/design_2.bd
# Block Designs: The module: 'design_2' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: /home/ishfisav/wally_1/wally_1.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_blk_mem_gen_0_0 || ORIG_REF_NAME==design_2_blk_mem_gen_0_0} -quiet] -quiet

# XDC: /home/ishfisav/wally_1/wally_1.gen/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0_ooc.xdc

# XDC: /home/ishfisav/wally_1/wally_1.gen/sources_1/bd/design_2/design_2_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_2'. Do not add the DONT_TOUCH constraint.
