INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_decode_rs.cpp
   Compiling rsdecode_inspire.cpp_pre.cpp.tb.cpp
   Compiling rsdecode.cpp_pre.cpp.tb.cpp
   Compiling apatb_decode_rs_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
 59120187 83 31113221204236122139237113 94 62114159 46182 93 17100 67 98131247 68102 74 37  7198159 46 70 48 98182115159*
根0=47
根0=43
根0=37
根0=33
根0=28
根0=24
Results for Reed-Solomon code (n=255, k=235, t=  10)

  i  recd[i](decoded) (recd in polynomial form)
  0   190
  1   114
  2   171
  3    41
  4    11
  5    24
  6   252
  7   222
  8    60
  9    80
 10    84
 11   200
 12   232
 13   192
 14   174
 15    66
 16    68
 17     6
 18    49
 19   254
 20     0
 21     1
 22     2
 23     3
 24     4
 25     5
 26     6
 27     7
 28     8
 29     9
 30    10
 31    11
 32    12
 33    13
 34    14
 35    15
 36    16
 37    17
 38    18
 39    19
 40    20
 41    21
 42    22
 43    23
 44    24
 45    25
 46    26
 47    27
 48    28
 49    29
 50    30
 51    31
 52    32
 53    33
 54    34
 55    35
 56    36
 57    37
 58    38
 59    39
 60    40
 61    41
 62    42
 63    43
 64    44
 65    45
 66    46
 67    47
 68    48
 69    49
 70    50
 71    51
 72    52
 73    53
 74    54
 75    55
 76    56
 77    57
 78    58
 79    59
 80    60
 81    61
 82    62
 83    63
 84    64
 85    65
 86    66
 87    67
 88    68
 89    69
 90    70
 91    71
 92    72
 93    73
 94    74
 95    75
 96    76
 97    77
 98    78
 99    79
100    80
101    81
102    82
103    83
104    84
105    85
106    86
107    87
108    88
109    89
110    90
111    91
112    92
113    93
114    94
115    95
116    96
117    97
118    98
119    99
120   100
121   101
122   102
123   103
124   104
125   105
126   106
127   107
128   108
129   109
130   110
131   111
132   112
133   113
134   114
135   115
136   116
137   117
138   118
139   119
140   120
141   121
142   122
143   123
144   124
145   125
146   126
147   127
148   128
149   129
150   130
151   131
152   132
153   133
154   134
155   135
156   136
157   137
158   138
159   139
160   140
161   141
162   142
163   143
164   144
165   145
166   146
167   147
168   148
169   149
170   150
171   151
172   152
173   153
174   154
175   155
176   156
177   157
178   158
179   159
180   160
181   161
182   162
183   163
184   164
185   165
186   166
187   167
188   168
189   169
190   170
191   171
192   172
193   173
194   174
195   175
196   176
197   177
198   178
199   179
200   180
201   181
202   182
203   183
204   184
205   185
206   186
207   187
208   188
209   189
210   190
211   191
212   192
213   193
214   194
215   195
216   196
217   197
218   198
219   199
220   200
221   201
222   202
223   203
224   204
225   205
226   206
227   207
228   208
229   209
230   210
231   211
232   212
233   213
234   214
235   215
236   216
237   217
238   218
239   219
240   220
241   221
242   222
243   223
244   224
245   225
246   226
247   227
248   228
249   229
250   230
251   231
252   232
253   233
254   234
  i  recd_gf[i]
  0    65
  1   155
  2   178
  3   147
  4   238
  5    28
  6   168
  7    62
  8    77
  9    54
 10   143
 11   196
 12    11
 13    31
 14   190
 15   139
 16   102
 17    26
 18   181
 19    88
 20    -1
 21     0
 22     1
 23    25
 24    25
 25    50
 26    26
 27   198
 28   198
 29   223
 30    51
 31   238
 32    27
 33    27
 34   199
 35    75
 36     4
 37     4
 38   224
 39    14
 40    52
 41   141
 42   239
 43   239
 44    28
 45   193
 46   105
 47   105
 48   200
 49     8
 50    76
 51   113
 52     5
 53   138
 54   101
 55    47
 56   225
 57    36
 58    15
 59    33
 60    53
 61   147
 62   142
 63   218
 64   240
 65    18
 66   130
 67    69
 68    29
 69   181
 70   194
 71   125
 72   106
 73    39
 74   249
 75   185
 76   201
 77   154
 78     9
 79   120
 80    77
 81   228
 82   114
 83   166
 84     6
 85   191
 86   139
 87    98
 88   102
 89   221
 90    48
 91   253
 92   226
 93   152
 94    37
 95   179
 96    16
 97   145
 98    34
 99   136
100    54
101   208
102   148
103   206
104   143
105   150
106   219
107   189
108   241
109   210
110    19
111    92
112   131
113    56
114    70
115    64
116    30
117    66
118   182
119   163
120   195
121    72
122   126
123   110
124   107
125    58
126    40
127    84
128   250
129   133
130   186
131    61
132   202
133    94
134   155
135   159
136    10
137    21
138   121
139    43
140    78
141   212
142   229
143   172
144   115
145   243
146   167
147    87
148     7
149   112
150   192
151   247
152   140
153   128
154    99
155    13
156   103
157    74
158   222
159   237
160    49
161   197
162   254
163    24
164   227
165   165
166   153
167   119
168    38
169   184
170   180
171   124
172    17
173    68
174   146
175   217
176    35
177    32
178   137
179    46
180    55
181    63
182   209
183    91
184   149
185   188
186   207
187   205
188   144
189   135
190   151
191   178
192   220
193   252
194   190
195    97
196   242
197    86
198   211
199   171
200    20
201    42
202    93
203   158
204   132
205    60
206    57
207    83
208    71
209   109
210    65
211   162
212    31
213    45
214    67
215   216
216   183
217   123
218   164
219   118
220   196
221    23
222    73
223   236
224   127
225    12
226   111
227   246
228   108
229   161
230    59
231    82
232    41
233   157
234    85
235   170
236   251
237    96
238   134
239   177
240   187
241   204
242    62
243    90
244   203
245    89
246    95
247   176
248   156
249   169
250   160
251    81
252    11
253   245
254    22
syn_error_sim=   0)
 59120187 83 31113221204236122139237113 94 62114159 46182 93 17100 67 98131247 68102 74 37  7198159 46 70 48 98182115159*
根0=47
根0=43
根0=37
根0=33
根0=28
根0=24
Results for Reed-Solomon code (n=255, k=235, t=  10)

  i  recd[i](decoded) (recd in polynomial form)
  0   190
  1   114
  2   171
  3    41
  4    11
  5    24
  6   252
  7   222
  8    60
  9    80
 10    84
 11   200
 12   232
 13   192
 14   174
 15    66
 16    68
 17     6
 18    49
 19   254
 20     0
 21     1
 22     2
 23     3
 24     4
 25     5
 26     6
 27     7
 28     8
 29     9
 30    10
 31    11
 32    12
 33    13
 34    14
 35    15
 36    16
 37    17
 38    18
 39    19
 40    20
 41    21
 42    22
 43    23
 44    24
 45    25
 46    26
 47    27
 48    28
 49    29
 50    30
 51    31
 52    32
 53    33
 54    34
 55    35
 56    36
 57    37
 58    38
 59    39
 60    40
 61    41
 62    42
 63    43
 64    44
 65    45
 66    46
 67    47
 68    48
 69    49
 70    50
 71    51
 72    52
 73    53
 74    54
 75    55
 76    56
 77    57
 78    58
 79    59
 80    60
 81    61
 82    62
 83    63
 84    64
 85    65
 86    66
 87    67
 88    68
 89    69
 90    70
 91    71
 92    72
 93    73
 94    74
 95    75
 96    76
 97    77
 98    78
 99    79
100    80
101    81
102    82
103    83
104    84
105    85
106    86
107    87
108    88
109    89
110    90
111    91
112    92
113    93
114    94
115    95
116    96
117    97
118    98
119    99
120   100
121   101
122   102
123   103
124   104
125   105
126   106
127   107
128   108
129   109
130   110
131   111
132   112
133   113
134   114
135   115
136   116
137   117
138   118
139   119
140   120
141   121
142   122
143   123
144   124
145   125
146   126
147   127
148   128
149   129
150   130
151   131
152   132
153   133
154   134
155   135
156   136
157   137
158   138
159   139
160   140
161   141
162   142
163   143
164   144
165   145
166   146
167   147
168   148
169   149
170   150
171   151
172   152
173   153
174   154
175   155
176   156
177   157
178   158
179   159
180   160
181   161
182   162
183   163
184   164
185   165
186   166
187   167
188   168
189   169
190   170
191   171
192   172
193   173
194   174
195   175
196   176
197   177
198   178
199   179
200   180
201   181
202   182
203   183
204   184
205   185
206   186
207   187
208   188
209   189
210   190
211   191
212   192
213   193
214   194
215   195
216   196
217   197
218   198
219   199
220   200
221   201
222   202
223   203
224   204
225   205
226   206
227   207
228   208
229   209
230   210
231   211
232   212
233   213
234   214
235   215
236   216
237   217
238   218
239   219
240   220
241   221
242   222
243   223
244   224
245   225
246   226
247   227
248   228
249   229
250   230
251   231
252   232
253   233
254   234
  i  recd_gf[i]
  0    65
  1   155
  2   178
  3   147
  4   238
  5    28
  6   168
  7    62
  8    77
  9    54
 10   143
 11   196
 12    11
 13    31
 14   190
 15   139
 16   102
 17    26
 18   181
 19    88
 20    -1
 21     0
 22     1
 23    25
 24    25
 25    50
 26    26
 27   198
 28   198
 29   223
 30    51
 31   238
 32    27
 33    27
 34   199
 35    75
 36     4
 37     4
 38   224
 39    14
 40    52
 41   141
 42   239
 43   239
 44    28
 45   193
 46   105
 47   105
 48   200
 49     8
 50    76
 51   113
 52     5
 53   138
 54   101
 55    47
 56   225
 57    36
 58    15
 59    33
 60    53
 61   147
 62   142
 63   218
 64   240
 65    18
 66   130
 67    69
 68    29
 69   181
 70   194
 71   125
 72   106
 73    39
 74   249
 75   185
 76   201
 77   154
 78     9
 79   120
 80    77
 81   228
 82   114
 83   166
 84     6
 85   191
 86   139
 87    98
 88   102
 89   221
 90    48
 91   253
 92   226
 93   152
 94    37
 95   179
 96    16
 97   145
 98    34
 99   136
100    54
101   208
102   148
103   206
104   143
105   150
106   219
107   189
108   241
109   210
110    19
111    92
112   131
113    56
114    70
115    64
116    30
117    66
118   182
119   163
120   195
121    72
122   126
123   110
124   107
125    58
126    40
127    84
128   250
129   133
130   186
131    61
132   202
133    94
134   155
135   159
136    10
137    21
138   121
139    43
140    78
141   212
142   229
143   172
144   115
145   243
146   167
147    87
148     7
149   112
150   192
151   247
152   140
153   128
154    99
155    13
156   103
157    74
158   222
159   237
160    49
161   197
162   254
163    24
164   227
165   165
166   153
167   119
168    38
169   184
170   180
171   124
172    17
173    68
174   146
175   217
176    35
177    32
178   137
179    46
180    55
181    63
182   209
183    91
184   149
185   188
186   207
187   205
188   144
189   135
190   151
191   178
192   220
193   252
194   190
195    97
196   242
197    86
198   211
199   171
200    20
201    42
202    93
203   158
204   132
205    60
206    57
207    83
208    71
209   109
210    65
211   162
212    31
213    45
214    67
215   216
216   183
217   123
218   164
219   118
220   196
221    23
222    73
223   236
224   127
225    12
226   111
227   246
228   108
229   161
230    59
231    82
232    41
233   157
234    85
235   170
236   251
237    96
238   134
239   177
240   187
241   204
242    62
243    90
244   203
245    89
246    95
247   176
248   156
249   169
250   160
251    81
252    11
253   245
254    22
syn_error_sim=   0)
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_decode_rs_top glbl -prj decode_rs.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s decode_rs -debug wave 
Multi-threading is on. Using 34 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_l.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_l_ram
INFO: [VRFC 10-311] analyzing module decode_rs_l
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/AESL_automem_recd_gf_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_recd_gf_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_alpha_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_alpha_to_ram
INFO: [VRFC 10-311] analyzing module decode_rs_alpha_to
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_srem_32ns_9ns_32_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_srem_32ns_9ns_32_36_1_div_u
INFO: [VRFC 10-311] analyzing module decode_rs_srem_32ns_9ns_32_36_1_div
INFO: [VRFC 10-311] analyzing module decode_rs_srem_32ns_9ns_32_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/AESL_automem_index_of_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_index_of_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/AESL_axi_s_recd_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_recd_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/AESL_axi_s_recd_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_recd_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_elp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_elp_ram
INFO: [VRFC 10-311] analyzing module decode_rs_elp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_index_of.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_index_of_ram
INFO: [VRFC 10-311] analyzing module decode_rs_index_of
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_srem_32ns_9ns_8_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_srem_32ns_9ns_8_36_1_div_u
INFO: [VRFC 10-311] analyzing module decode_rs_srem_32ns_9ns_8_36_1_div
INFO: [VRFC 10-311] analyzing module decode_rs_srem_32ns_9ns_8_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_srem_10ns_9ns_8_14_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_srem_10ns_9ns_8_14_seq_1_div_u
INFO: [VRFC 10-311] analyzing module decode_rs_srem_10ns_9ns_8_14_seq_1_div
INFO: [VRFC 10-311] analyzing module decode_rs_srem_10ns_9ns_8_14_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_srem_11ns_9ns_8_15_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_srem_11ns_9ns_8_15_seq_1_div_u
INFO: [VRFC 10-311] analyzing module decode_rs_srem_11ns_9ns_8_15_seq_1_div
INFO: [VRFC 10-311] analyzing module decode_rs_srem_11ns_9ns_8_15_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_decode_rs_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_loc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_loc_ram
INFO: [VRFC 10-311] analyzing module decode_rs_loc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_reg_ram
INFO: [VRFC 10-311] analyzing module decode_rs_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_recd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_recd_ram
INFO: [VRFC 10-311] analyzing module decode_rs_recd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_d_ram
INFO: [VRFC 10-311] analyzing module decode_rs_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_regslice_both
INFO: [VRFC 10-311] analyzing module decode_rs_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_gg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_gg_ram
INFO: [VRFC 10-311] analyzing module decode_rs_gg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_root.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_root_ram
INFO: [VRFC 10-311] analyzing module decode_rs_root
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_srem_14s_9ns_8_18_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_srem_14s_9ns_8_18_1_div_u
INFO: [VRFC 10-311] analyzing module decode_rs_srem_14s_9ns_8_18_1_div
INFO: [VRFC 10-311] analyzing module decode_rs_srem_14s_9ns_8_18_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_srem_32ns_9ns_9_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_srem_32ns_9ns_9_36_seq_1_div_u
INFO: [VRFC 10-311] analyzing module decode_rs_srem_32ns_9ns_9_36_seq_1_div
INFO: [VRFC 10-311] analyzing module decode_rs_srem_32ns_9ns_9_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/AESL_automem_alpha_to_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_alpha_to_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_z.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_z_ram
INFO: [VRFC 10-311] analyzing module decode_rs_z
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module decode_rs_mac_muladd_9ns_4ns_9s_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_u_lu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_u_lu_ram
INFO: [VRFC 10-311] analyzing module decode_rs_u_lu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_urem_10ns_9ns_10_14_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_urem_10ns_9ns_10_14_1_div_u
INFO: [VRFC 10-311] analyzing module decode_rs_urem_10ns_9ns_10_14_1_div
INFO: [VRFC 10-311] analyzing module decode_rs_urem_10ns_9ns_10_14_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/AESL_automem_gg_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_gg_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_srem_10ns_9ns_8_14_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_srem_10ns_9ns_8_14_1_div_u
INFO: [VRFC 10-311] analyzing module decode_rs_srem_10ns_9ns_8_14_1_div
INFO: [VRFC 10-311] analyzing module decode_rs_srem_10ns_9ns_8_14_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/decode_rs_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_rs_s_ram
INFO: [VRFC 10-311] analyzing module decode_rs_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/nodf_module_interface.sv:4]
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.decode_rs_alpha_to_ram
Compiling module xil_defaultlib.decode_rs_alpha_to(DataWidth=32,...
Compiling module xil_defaultlib.decode_rs_index_of_ram
Compiling module xil_defaultlib.decode_rs_index_of(DataWidth=9,A...
Compiling module xil_defaultlib.decode_rs_gg_ram
Compiling module xil_defaultlib.decode_rs_gg(DataWidth=32,Addres...
Compiling module xil_defaultlib.decode_rs_recd_ram
Compiling module xil_defaultlib.decode_rs_recd(DataWidth=32,Addr...
Compiling module xil_defaultlib.decode_rs_elp_ram
Compiling module xil_defaultlib.decode_rs_elp(DataWidth=32,Addre...
Compiling module xil_defaultlib.decode_rs_d_ram
Compiling module xil_defaultlib.decode_rs_d(DataWidth=9,AddressR...
Compiling module xil_defaultlib.decode_rs_l_ram
Compiling module xil_defaultlib.decode_rs_l(DataWidth=32,Address...
Compiling module xil_defaultlib.decode_rs_u_lu_ram
Compiling module xil_defaultlib.decode_rs_u_lu(DataWidth=32,Addr...
Compiling module xil_defaultlib.decode_rs_s_ram
Compiling module xil_defaultlib.decode_rs_s(DataWidth=9,AddressR...
Compiling module xil_defaultlib.decode_rs_root_ram
Compiling module xil_defaultlib.decode_rs_root(DataWidth=9,Addre...
Compiling module xil_defaultlib.decode_rs_loc_ram
Compiling module xil_defaultlib.decode_rs_loc(DataWidth=8,Addres...
Compiling module xil_defaultlib.decode_rs_z_ram
Compiling module xil_defaultlib.decode_rs_z(DataWidth=9,AddressR...
Compiling module xil_defaultlib.decode_rs_reg_ram
Compiling module xil_defaultlib.decode_rs_reg(DataWidth=32,Addre...
Compiling module xil_defaultlib.decode_rs_srem_10ns_9ns_8_14_1_d...
Compiling module xil_defaultlib.decode_rs_srem_10ns_9ns_8_14_1_d...
Compiling module xil_defaultlib.decode_rs_srem_10ns_9ns_8_14_1(I...
Compiling module xil_defaultlib.decode_rs_srem_10ns_9ns_8_14_seq...
Compiling module xil_defaultlib.decode_rs_srem_10ns_9ns_8_14_seq...
Compiling module xil_defaultlib.decode_rs_srem_10ns_9ns_8_14_seq...
Compiling module xil_defaultlib.decode_rs_srem_32ns_9ns_8_36_1_d...
Compiling module xil_defaultlib.decode_rs_srem_32ns_9ns_8_36_1_d...
Compiling module xil_defaultlib.decode_rs_srem_32ns_9ns_8_36_1(I...
Compiling module xil_defaultlib.decode_rs_srem_32ns_9ns_32_36_1_...
Compiling module xil_defaultlib.decode_rs_srem_32ns_9ns_32_36_1_...
Compiling module xil_defaultlib.decode_rs_srem_32ns_9ns_32_36_1(...
Compiling module xil_defaultlib.decode_rs_srem_14s_9ns_8_18_1_di...
Compiling module xil_defaultlib.decode_rs_srem_14s_9ns_8_18_1_di...
Compiling module xil_defaultlib.decode_rs_srem_14s_9ns_8_18_1(ID...
Compiling module xil_defaultlib.decode_rs_urem_10ns_9ns_10_14_1_...
Compiling module xil_defaultlib.decode_rs_urem_10ns_9ns_10_14_1_...
Compiling module xil_defaultlib.decode_rs_urem_10ns_9ns_10_14_1(...
Compiling module xil_defaultlib.decode_rs_srem_32ns_9ns_9_36_seq...
Compiling module xil_defaultlib.decode_rs_srem_32ns_9ns_9_36_seq...
Compiling module xil_defaultlib.decode_rs_srem_32ns_9ns_9_36_seq...
Compiling module xil_defaultlib.decode_rs_srem_11ns_9ns_8_15_seq...
Compiling module xil_defaultlib.decode_rs_srem_11ns_9ns_8_15_seq...
Compiling module xil_defaultlib.decode_rs_srem_11ns_9ns_8_15_seq...
Compiling module xil_defaultlib.decode_rs_mac_muladd_9ns_4ns_9s_...
Compiling module xil_defaultlib.decode_rs_mac_muladd_9ns_4ns_9s_...
Compiling module xil_defaultlib.decode_rs_regslice_both
Compiling module xil_defaultlib.decode_rs
Compiling module xil_defaultlib.AESL_automem_recd_gf_out
Compiling module xil_defaultlib.AESL_automem_alpha_to_out
Compiling module xil_defaultlib.AESL_automem_index_of_out
Compiling module xil_defaultlib.AESL_automem_gg_out
Compiling module xil_defaultlib.fifo(DEPTH=255,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_recd_in
Compiling module xil_defaultlib.AESL_axi_s_recd_out
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_decode_rs_top
Compiling module work.glbl
Built simulation snapshot decode_rs

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/sim/verilog/xsim.dir/decode_rs/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  5 01:44:03 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Thu Aug  5 02:35:11 2021...
Results for Reed-Solomon code (n=255, k=235, t=  10)

  i  recd[i](decoded) (recd in polynomial form)
  0   190
  1   114
  2   171
  3    41
  4    11
  5    24
  6   252
  7   222
  8    60
  9    80
 10    84
 11   200
 12   232
 13   192
 14   174
 15    66
 16    68
 17     6
 18    49
 19   254
 20     0
 21     1
 22     2
 23     3
 24     4
 25     5
 26     6
 27     7
 28     8
 29     9
 30    10
 31    11
 32    12
 33    13
 34    14
 35    15
 36    16
 37    17
 38    18
 39    19
 40    20
 41    21
 42    22
 43    23
 44    24
 45    25
 46    26
 47    27
 48    28
 49    29
 50    30
 51    31
 52    32
 53    33
 54    34
 55    35
 56    36
 57    37
 58    38
 59    39
 60    40
 61    41
 62    42
 63    43
 64    44
 65    45
 66    46
 67    47
 68    48
 69    49
 70    50
 71    51
 72    52
 73    53
 74    54
 75    55
 76    56
 77    57
 78    58
 79    59
 80    60
 81    61
 82    62
 83    63
 84    64
 85    65
 86    66
 87    67
 88    68
 89    69
 90    70
 91    71
 92    72
 93    73
 94    74
 95    75
 96    76
 97    77
 98    78
 99    79
100    80
101    81
102    82
103    83
104    84
105    85
106    86
107    87
108    88
109    89
110    90
111    91
112    92
113    93
114    94
115    95
116    96
117    97
118    98
119    99
120   100
121   101
122   102
123   103
124   104
125   105
126   106
127   107
128   108
129   109
130   110
131   111
132   112
133   113
134   114
135   115
136   116
137   117
138   118
139   119
140   120
141   121
142   122
143   123
144   124
145   125
146   126
147   127
148   128
149   129
150   130
151   131
152   132
153   133
154   134
155   135
156   136
157   137
158   138
159   139
160   140
161   141
162   142
163   143
164   144
165   145
166   146
167   147
168   148
169   149
170   150
171   151
172   152
173   153
174   154
175   155
176   156
177   157
178   158
179   159
180   160
181   161
182   162
183   163
184   164
185   165
186   166
187   167
188   168
189   169
190   170
191   171
192   172
193   173
194   174
195   175
196   176
197   177
198   178
199   179
200   180
201   181
202   182
203   183
204   184
205   185
206   186
207   187
208   188
209   189
210   190
211   191
212   192
213   193
214   194
215   195
216   196
217   197
218   198
219   199
220   200
221   201
222   202
223   203
224   204
225   205
226   206
227   207
228   208
229   209
230   210
231   211
232   212
233   213
234   214
235   215
236   216
237   217
238   218
239   219
240   220
241   221
242   222
243   223
244   224
245   225
246   226
247   227
248   228
249   229
250   230
251   231
252   232
253   233
254   234
  i  recd_gf[i]
  0    65
  1   155
  2   178
  3   147
  4   238
  5    28
  6   168
  7    62
  8    77
  9    54
 10   143
 11   196
 12    11
 13    31
 14   190
 15   139
 16   102
 17    26
 18   181
 19    88
 20    -1
 21     0
 22     1
 23    25
 24    25
 25    50
 26    26
 27   198
 28   198
 29   223
 30    51
 31   238
 32    27
 33    27
 34   199
 35    75
 36     4
 37     4
 38   224
 39    14
 40    52
 41   141
 42   239
 43   239
 44    28
 45   193
 46   105
 47   105
 48   200
 49     8
 50    76
 51   113
 52     5
 53   138
 54   101
 55    47
 56   225
 57    36
 58    15
 59    33
 60    53
 61   147
 62   142
 63   218
 64   240
 65    18
 66   130
 67    69
 68    29
 69   181
 70   194
 71   125
 72   106
 73    39
 74   249
 75   185
 76   201
 77   154
 78     9
 79   120
 80    77
 81   228
 82   114
 83   166
 84     6
 85   191
 86   139
 87    98
 88   102
 89   221
 90    48
 91   253
 92   226
 93   152
 94    37
 95   179
 96    16
 97   145
 98    34
 99   136
100    54
101   208
102   148
103   206
104   143
105   150
106   219
107   189
108   241
109   210
110    19
111    92
112   131
113    56
114    70
115    64
116    30
117    66
118   182
119   163
120   195
121    72
122   126
123   110
124   107
125    58
126    40
127    84
128   250
129   133
130   186
131    61
132   202
133    94
134   155
135   159
136    10
137    21
138   121
139    43
140    78
141   212
142   229
143   172
144   115
145   243
146   167
147    87
148     7
149   112
150   192
151   247
152   140
153   128
154    99
155    13
156   103
157    74
158   222
159   237
160    49
161   197
162   254
163    24
164   227
165   165
166   153
167   119
168    38
169   184
170   180
171   124
172    17
173    68
174   146
175   217
176    35
177    32
178   137
179    46
180    55
181    63
182   209
183    91
184   149
185   188
186   207
187   205
188   144
189   135
190   151
191   178
192   220
193   252
194   190
195    97
196   242
197    86
198   211
199   171
200    20
201    42
202    93
203   158
204   132
205    60
206    57
207    83
208    71
209   109
210    65
211   162
212    31
213    45
214    67
215   216
216   183
217   123
218   164
219   118
220   196
221    23
222    73
223   236
224   127
225    12
226   111
227   246
228   108
229   161
230    59
231    82
232    41
233   157
234    85
235   170
236   251
237    96
238   134
239   177
240   187
241   204
242    62
243    90
244   203
245    89
246    95
247   176
248   156
249   169
250   160
251    81
252    11
253   245
254    22
syn_error_sim=   0)
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
