
MEGA32_Infared.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000021b8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000184  00800060  000021b8  0000224c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000012  008001e4  008001e4  000023d0  2**0
                  ALLOC
  3 .stab         00000954  00000000  00000000  000023d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000014d  00000000  00000000  00002d24  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000260  00000000  00000000  00002e71  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000058e  00000000  00000000  000030d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003173  00000000  00000000  0000365f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000017a9  00000000  00000000  000067d2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000025db  00000000  00000000  00007f7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000004e0  00000000  00000000  0000a558  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000007df  00000000  00000000  0000aa38  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000d8b  00000000  00000000  0000b217  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 000007b9  00000000  00000000  0000bfa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000098  00000000  00000000  0000c75b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 ce 06 	jmp	0xd9c	; 0xd9c <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 83 07 	jmp	0xf06	; 0xf06 <__vector_10>
      2c:	0c 94 df 08 	jmp	0x11be	; 0x11be <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 eb       	ldi	r30, 0xB8	; 184
      68:	f1 e2       	ldi	r31, 0x21	; 33
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a4 3e       	cpi	r26, 0xE4	; 228
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a4 ee       	ldi	r26, 0xE4	; 228
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 3f       	cpi	r26, 0xF6	; 246
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 21 09 	call	0x1242	; 0x1242 <main>
      8a:	0c 94 da 10 	jmp	0x21b4	; 0x21b4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <i2c_init>:
#include <avr/delay.h>
#include "I2C.h"
#include "uart.h"

void i2c_init()
{
      92:	df 93       	push	r29
      94:	cf 93       	push	r28
      96:	cd b7       	in	r28, 0x3d	; 61
      98:	de b7       	in	r29, 0x3e	; 62
  // ---> Write code here to initialize the TWBR register
  // LM75 clock has be to be lower than 400 kHz (according to LM75 data sheet)
  // The TWBR must be at least 10 in master mode (Mega32 data book)
  // 3686,4kHz/(16+2(TWBR)*4^TWPS)
  TWBR = 0x0A;
      9a:	80 e2       	ldi	r24, 0x20	; 32
      9c:	90 e0       	ldi	r25, 0x00	; 0
      9e:	2a e0       	ldi	r18, 0x0A	; 10
      a0:	fc 01       	movw	r30, r24
      a2:	20 83       	st	Z, r18
  //Prescaler value = 1;
  TWSR = TWSR & 0b11111100;
      a4:	81 e2       	ldi	r24, 0x21	; 33
      a6:	90 e0       	ldi	r25, 0x00	; 0
      a8:	21 e2       	ldi	r18, 0x21	; 33
      aa:	30 e0       	ldi	r19, 0x00	; 0
      ac:	f9 01       	movw	r30, r18
      ae:	20 81       	ld	r18, Z
      b0:	2c 7f       	andi	r18, 0xFC	; 252
      b2:	fc 01       	movw	r30, r24
      b4:	20 83       	st	Z, r18
  
}
      b6:	cf 91       	pop	r28
      b8:	df 91       	pop	r29
      ba:	08 95       	ret

000000bc <i2c_start>:

void i2c_start()
{
      bc:	df 93       	push	r29
      be:	cf 93       	push	r28
      c0:	cd b7       	in	r28, 0x3d	; 61
      c2:	de b7       	in	r29, 0x3e	; 62
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
      c4:	86 e5       	ldi	r24, 0x56	; 86
      c6:	90 e0       	ldi	r25, 0x00	; 0
      c8:	24 ea       	ldi	r18, 0xA4	; 164
      ca:	fc 01       	movw	r30, r24
      cc:	20 83       	st	Z, r18
  //When TWINT is 1, start condition sent
  while ((TWCR & (1<<TWINT)) == 0)
      ce:	00 00       	nop
      d0:	86 e5       	ldi	r24, 0x56	; 86
      d2:	90 e0       	ldi	r25, 0x00	; 0
      d4:	fc 01       	movw	r30, r24
      d6:	80 81       	ld	r24, Z
      d8:	88 23       	and	r24, r24
      da:	d4 f7       	brge	.-12     	; 0xd0 <i2c_start+0x14>
  {}  	
}
      dc:	cf 91       	pop	r28
      de:	df 91       	pop	r29
      e0:	08 95       	ret

000000e2 <i2c_write>:

void i2c_write(unsigned char data)
{
      e2:	df 93       	push	r29
      e4:	cf 93       	push	r28
      e6:	0f 92       	push	r0
      e8:	cd b7       	in	r28, 0x3d	; 61
      ea:	de b7       	in	r29, 0x3e	; 62
      ec:	89 83       	std	Y+1, r24	; 0x01
  TWDR = data;
      ee:	83 e2       	ldi	r24, 0x23	; 35
      f0:	90 e0       	ldi	r25, 0x00	; 0
      f2:	29 81       	ldd	r18, Y+1	; 0x01
      f4:	fc 01       	movw	r30, r24
      f6:	20 83       	st	Z, r18
  TWCR = (1<<TWINT) | (1<<TWEN);
      f8:	86 e5       	ldi	r24, 0x56	; 86
      fa:	90 e0       	ldi	r25, 0x00	; 0
      fc:	24 e8       	ldi	r18, 0x84	; 132
      fe:	fc 01       	movw	r30, r24
     100:	20 83       	st	Z, r18
  while ((TWCR & (1<<TWINT)) == 0)
     102:	00 00       	nop
     104:	86 e5       	ldi	r24, 0x56	; 86
     106:	90 e0       	ldi	r25, 0x00	; 0
     108:	fc 01       	movw	r30, r24
     10a:	80 81       	ld	r24, Z
     10c:	88 23       	and	r24, r24
     10e:	d4 f7       	brge	.-12     	; 0x104 <i2c_write+0x22>
  {}	
}
     110:	0f 90       	pop	r0
     112:	cf 91       	pop	r28
     114:	df 91       	pop	r29
     116:	08 95       	ret

00000118 <i2c_read>:

unsigned char i2c_read (unsigned char isLast)
{
     118:	df 93       	push	r29
     11a:	cf 93       	push	r28
     11c:	0f 92       	push	r0
     11e:	cd b7       	in	r28, 0x3d	; 61
     120:	de b7       	in	r29, 0x3e	; 62
     122:	89 83       	std	Y+1, r24	; 0x01
  if (isLast == 0) //If we want to read more than 1 byte
     124:	89 81       	ldd	r24, Y+1	; 0x01
     126:	88 23       	and	r24, r24
     128:	31 f4       	brne	.+12     	; 0x136 <i2c_read+0x1e>
    TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     12a:	86 e5       	ldi	r24, 0x56	; 86
     12c:	90 e0       	ldi	r25, 0x00	; 0
     12e:	24 ec       	ldi	r18, 0xC4	; 196
     130:	fc 01       	movw	r30, r24
     132:	20 83       	st	Z, r18
  else             //If we want to read only one byte
    TWCR = (1<<TWINT) | (1<<TWEN);
  while ((TWCR & (1<<TWINT)) == 0)
     134:	06 c0       	rjmp	.+12     	; 0x142 <i2c_read+0x2a>
unsigned char i2c_read (unsigned char isLast)
{
  if (isLast == 0) //If we want to read more than 1 byte
    TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
  else             //If we want to read only one byte
    TWCR = (1<<TWINT) | (1<<TWEN);
     136:	86 e5       	ldi	r24, 0x56	; 86
     138:	90 e0       	ldi	r25, 0x00	; 0
     13a:	24 e8       	ldi	r18, 0x84	; 132
     13c:	fc 01       	movw	r30, r24
     13e:	20 83       	st	Z, r18
  while ((TWCR & (1<<TWINT)) == 0)
     140:	00 00       	nop
     142:	86 e5       	ldi	r24, 0x56	; 86
     144:	90 e0       	ldi	r25, 0x00	; 0
     146:	fc 01       	movw	r30, r24
     148:	80 81       	ld	r24, Z
     14a:	88 23       	and	r24, r24
     14c:	d4 f7       	brge	.-12     	; 0x142 <i2c_read+0x2a>
  {}
  return TWDR;
     14e:	83 e2       	ldi	r24, 0x23	; 35
     150:	90 e0       	ldi	r25, 0x00	; 0
     152:	fc 01       	movw	r30, r24
     154:	80 81       	ld	r24, Z
}
     156:	0f 90       	pop	r0
     158:	cf 91       	pop	r28
     15a:	df 91       	pop	r29
     15c:	08 95       	ret

0000015e <i2c_stop>:

void i2c_stop()
{
     15e:	df 93       	push	r29
     160:	cf 93       	push	r28
     162:	cd b7       	in	r28, 0x3d	; 61
     164:	de b7       	in	r29, 0x3e	; 62
  TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     166:	86 e5       	ldi	r24, 0x56	; 86
     168:	90 e0       	ldi	r25, 0x00	; 0
     16a:	24 e9       	ldi	r18, 0x94	; 148
     16c:	fc 01       	movw	r30, r24
     16e:	20 83       	st	Z, r18
}
     170:	cf 91       	pop	r28
     172:	df 91       	pop	r29
     174:	08 95       	ret

00000176 <E_High>:
#define NUMBER_OF_CHARS 16
#define LINE2_START_ADR 0x40

//*********************** PRIVATE (static) operations *********************
static void E_High()
{
     176:	df 93       	push	r29
     178:	cf 93       	push	r28
     17a:	cd b7       	in	r28, 0x3d	; 61
     17c:	de b7       	in	r29, 0x3e	; 62
  // Set the E pin high
  PORT_lcd |= 1<<E;
     17e:	85 e3       	ldi	r24, 0x35	; 53
     180:	90 e0       	ldi	r25, 0x00	; 0
     182:	25 e3       	ldi	r18, 0x35	; 53
     184:	30 e0       	ldi	r19, 0x00	; 0
     186:	f9 01       	movw	r30, r18
     188:	20 81       	ld	r18, Z
     18a:	24 60       	ori	r18, 0x04	; 4
     18c:	fc 01       	movw	r30, r24
     18e:	20 83       	st	Z, r18
  // Min 230 ns E-pulse-width : PWEH
  _NOP();
     190:	00 00       	nop
  _NOP();
     192:	00 00       	nop
  _NOP();
     194:	00 00       	nop
}
     196:	cf 91       	pop	r28
     198:	df 91       	pop	r29
     19a:	08 95       	ret

0000019c <E_Low>:

static void E_Low()
{
     19c:	df 93       	push	r29
     19e:	cf 93       	push	r28
     1a0:	cd b7       	in	r28, 0x3d	; 61
     1a2:	de b7       	in	r29, 0x3e	; 62
  // Set the E pin low
  PORT_lcd &= ~(1<<E);
     1a4:	85 e3       	ldi	r24, 0x35	; 53
     1a6:	90 e0       	ldi	r25, 0x00	; 0
     1a8:	25 e3       	ldi	r18, 0x35	; 53
     1aa:	30 e0       	ldi	r19, 0x00	; 0
     1ac:	f9 01       	movw	r30, r18
     1ae:	20 81       	ld	r18, Z
     1b0:	2b 7f       	andi	r18, 0xFB	; 251
     1b2:	fc 01       	movw	r30, r24
     1b4:	20 83       	st	Z, r18
  // Enable cycle time : Min 500 ns
  _NOP();
     1b6:	00 00       	nop
  _NOP();
     1b8:	00 00       	nop
}
     1ba:	cf 91       	pop	r28
     1bc:	df 91       	pop	r29
     1be:	08 95       	ret

000001c0 <waitBusy>:

static void waitBusy()
{
     1c0:	df 93       	push	r29
     1c2:	cf 93       	push	r28
     1c4:	00 d0       	rcall	.+0      	; 0x1c6 <waitBusy+0x6>
     1c6:	0f 92       	push	r0
     1c8:	cd b7       	in	r28, 0x3d	; 61
     1ca:	de b7       	in	r29, 0x3e	; 62
unsigned int counter = 0;
     1cc:	1a 82       	std	Y+2, r1	; 0x02
     1ce:	19 82       	std	Y+1, r1	; 0x01
unsigned char BusyStatus;
                                                            
  // DB7-DB4 = input
  DDR_lcd &= 0b00001111;
     1d0:	84 e3       	ldi	r24, 0x34	; 52
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	24 e3       	ldi	r18, 0x34	; 52
     1d6:	30 e0       	ldi	r19, 0x00	; 0
     1d8:	f9 01       	movw	r30, r18
     1da:	20 81       	ld	r18, Z
     1dc:	2f 70       	andi	r18, 0x0F	; 15
     1de:	fc 01       	movw	r30, r24
     1e0:	20 83       	st	Z, r18
  // RW = 1, RS = 0
  PORT_lcd |= 1<<RW;
     1e2:	85 e3       	ldi	r24, 0x35	; 53
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	25 e3       	ldi	r18, 0x35	; 53
     1e8:	30 e0       	ldi	r19, 0x00	; 0
     1ea:	f9 01       	movw	r30, r18
     1ec:	20 81       	ld	r18, Z
     1ee:	22 60       	ori	r18, 0x02	; 2
     1f0:	fc 01       	movw	r30, r24
     1f2:	20 83       	st	Z, r18
  PORT_lcd &= ~(1<<RS);
     1f4:	85 e3       	ldi	r24, 0x35	; 53
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	25 e3       	ldi	r18, 0x35	; 53
     1fa:	30 e0       	ldi	r19, 0x00	; 0
     1fc:	f9 01       	movw	r30, r18
     1fe:	20 81       	ld	r18, Z
     200:	2e 7f       	andi	r18, 0xFE	; 254
     202:	fc 01       	movw	r30, r24
     204:	20 83       	st	Z, r18
  do
  { 
    // Set pin E high (tAS > 40 ns gained via the call of E_High() )
    // - and wait tDDR (min. 160 ns)
    E_High();
     206:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
    // Read BUSY flag (DB7)  
    BusyStatus = PIN_lcd & 1<<BUSY;
     20a:	83 e3       	ldi	r24, 0x33	; 51
     20c:	90 e0       	ldi	r25, 0x00	; 0
     20e:	fc 01       	movw	r30, r24
     210:	80 81       	ld	r24, Z
     212:	80 78       	andi	r24, 0x80	; 128
     214:	8b 83       	std	Y+3, r24	; 0x03
    // Min 230 ns E-pulse-width : (PWEH > 230 ns is gained)
    E_Low();
     216:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>
    // Dummy "reading" AC3-AC0		              
    E_High();
     21a:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
    E_Low();
     21e:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>
    // "Counter" used for implementing timeout:
    // If the Busy flag is not reset within (appr.) 100 ms, the loop is broken
    counter++;
     222:	89 81       	ldd	r24, Y+1	; 0x01
     224:	9a 81       	ldd	r25, Y+2	; 0x02
     226:	01 96       	adiw	r24, 0x01	; 1
     228:	9a 83       	std	Y+2, r25	; 0x02
     22a:	89 83       	std	Y+1, r24	; 0x01
  } while( BusyStatus && counter );  
     22c:	8b 81       	ldd	r24, Y+3	; 0x03
     22e:	88 23       	and	r24, r24
     230:	21 f0       	breq	.+8      	; 0x23a <waitBusy+0x7a>
     232:	89 81       	ldd	r24, Y+1	; 0x01
     234:	9a 81       	ldd	r25, Y+2	; 0x02
     236:	00 97       	sbiw	r24, 0x00	; 0
     238:	31 f7       	brne	.-52     	; 0x206 <waitBusy+0x46>
  // DB7-DB4 = output
  DDR_lcd |= 0b11110000;
     23a:	84 e3       	ldi	r24, 0x34	; 52
     23c:	90 e0       	ldi	r25, 0x00	; 0
     23e:	24 e3       	ldi	r18, 0x34	; 52
     240:	30 e0       	ldi	r19, 0x00	; 0
     242:	f9 01       	movw	r30, r18
     244:	20 81       	ld	r18, Z
     246:	20 6f       	ori	r18, 0xF0	; 240
     248:	fc 01       	movw	r30, r24
     24a:	20 83       	st	Z, r18
}  
     24c:	0f 90       	pop	r0
     24e:	0f 90       	pop	r0
     250:	0f 90       	pop	r0
     252:	cf 91       	pop	r28
     254:	df 91       	pop	r29
     256:	08 95       	ret

00000258 <sendInstruction>:

static void sendInstruction( unsigned char data )
{      
     258:	df 93       	push	r29
     25a:	cf 93       	push	r28
     25c:	0f 92       	push	r0
     25e:	cd b7       	in	r28, 0x3d	; 61
     260:	de b7       	in	r29, 0x3e	; 62
     262:	89 83       	std	Y+1, r24	; 0x01
  // Wait for display controller ready
  waitBusy();
     264:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <waitBusy>
  // Write high nibble ::
  // RW = 0, RS = 0, E = 0, DB7-DB4 = Data high nibble
  PORT_lcd = (data & 0b11110000);
     268:	85 e3       	ldi	r24, 0x35	; 53
     26a:	90 e0       	ldi	r25, 0x00	; 0
     26c:	29 81       	ldd	r18, Y+1	; 0x01
     26e:	20 7f       	andi	r18, 0xF0	; 240
     270:	fc 01       	movw	r30, r24
     272:	20 83       	st	Z, r18
  // Set pin E high (tAS > 40 ns gained via calling E_High() )
  E_High();
     274:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
  // Set pin E low (PWEH > 230 ns is gained)
  E_Low();
     278:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>

  // Write low nibble ::
  // RS = 0, RW = 0, E = 0, DB7-DB4 = Data low nibble
  PORT_lcd = (data & 0x0F)<<4;
     27c:	85 e3       	ldi	r24, 0x35	; 53
     27e:	90 e0       	ldi	r25, 0x00	; 0
     280:	29 81       	ldd	r18, Y+1	; 0x01
     282:	22 2f       	mov	r18, r18
     284:	30 e0       	ldi	r19, 0x00	; 0
     286:	22 95       	swap	r18
     288:	32 95       	swap	r19
     28a:	30 7f       	andi	r19, 0xF0	; 240
     28c:	32 27       	eor	r19, r18
     28e:	20 7f       	andi	r18, 0xF0	; 240
     290:	32 27       	eor	r19, r18
     292:	fc 01       	movw	r30, r24
     294:	20 83       	st	Z, r18
  // Set pin E high (tAS > 40 ns is gained via calling E_High() )
  E_High();
     296:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
  // Set pin E low (PWEH > 230 ns is gained)
  E_Low();
     29a:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>
}
     29e:	0f 90       	pop	r0
     2a0:	cf 91       	pop	r28
     2a2:	df 91       	pop	r29
     2a4:	08 95       	ret

000002a6 <sendData>:

static void sendData( unsigned char data )
{      
     2a6:	df 93       	push	r29
     2a8:	cf 93       	push	r28
     2aa:	0f 92       	push	r0
     2ac:	cd b7       	in	r28, 0x3d	; 61
     2ae:	de b7       	in	r29, 0x3e	; 62
     2b0:	89 83       	std	Y+1, r24	; 0x01
	// Wait for display controller ready
	waitBusy();
     2b2:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <waitBusy>
	
	// Write high nibble ::
	// RW = 1, RS = 0, E = 0, DB7-DB4 = Data high nibble
	PORT_lcd = (data & 0b11110000) | 0b00000001;
     2b6:	85 e3       	ldi	r24, 0x35	; 53
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	29 81       	ldd	r18, Y+1	; 0x01
     2bc:	20 7f       	andi	r18, 0xF0	; 240
     2be:	21 60       	ori	r18, 0x01	; 1
     2c0:	fc 01       	movw	r30, r24
     2c2:	20 83       	st	Z, r18
	// Set pin E high (tAS > 40 ns gained via calling E_High() )
	E_High();
     2c4:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
	// Set pin E low (PWEH > 230 ns is gained)
	E_Low();
     2c8:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>
	
	// Write low nibble ::
	// RS = 0, RW = 0, E = 0, DB7-DB4 = Data low nibble
	PORT_lcd = (data & 0x0F)<<4 | 0b00000001;
     2cc:	85 e3       	ldi	r24, 0x35	; 53
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	29 81       	ldd	r18, Y+1	; 0x01
     2d2:	22 2f       	mov	r18, r18
     2d4:	30 e0       	ldi	r19, 0x00	; 0
     2d6:	22 95       	swap	r18
     2d8:	32 95       	swap	r19
     2da:	30 7f       	andi	r19, 0xF0	; 240
     2dc:	32 27       	eor	r19, r18
     2de:	20 7f       	andi	r18, 0xF0	; 240
     2e0:	32 27       	eor	r19, r18
     2e2:	21 60       	ori	r18, 0x01	; 1
     2e4:	fc 01       	movw	r30, r24
     2e6:	20 83       	st	Z, r18
	// Set pin E high (tAS > 40 ns is gained via calling E_High() )
	E_High();
     2e8:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
	// Set pin E low (PWEH > 230 ns is gained)
	E_Low();	
     2ec:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>
}
     2f0:	0f 90       	pop	r0
     2f2:	cf 91       	pop	r28
     2f4:	df 91       	pop	r29
     2f6:	08 95       	ret

000002f8 <LCDInit>:
//*********************** PUBLIC operations *****************************

// Initializes the display, blanks it and sets "current display position"
// at the upper line, leftmost character (cursor invisible)
void LCDInit()
{
     2f8:	0f 93       	push	r16
     2fa:	1f 93       	push	r17
     2fc:	df 93       	push	r29
     2fe:	cf 93       	push	r28
     300:	cd b7       	in	r28, 0x3d	; 61
     302:	de b7       	in	r29, 0x3e	; 62
     304:	e8 97       	sbiw	r28, 0x38	; 56
     306:	0f b6       	in	r0, 0x3f	; 63
     308:	f8 94       	cli
     30a:	de bf       	out	0x3e, r29	; 62
     30c:	0f be       	out	0x3f, r0	; 63
     30e:	cd bf       	out	0x3d, r28	; 61
  // Initializing the used port
  DDR_lcd = 0xFF;  // bits 0-7 output
     310:	84 e3       	ldi	r24, 0x34	; 52
     312:	90 e0       	ldi	r25, 0x00	; 0
     314:	2f ef       	ldi	r18, 0xFF	; 255
     316:	fc 01       	movw	r30, r24
     318:	20 83       	st	Z, r18
  PORT_lcd = 0x00; // bits 0-7 low 
     31a:	85 e3       	ldi	r24, 0x35	; 53
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	fc 01       	movw	r30, r24
     320:	10 82       	st	Z, r1
     322:	80 e0       	ldi	r24, 0x00	; 0
     324:	90 e0       	ldi	r25, 0x00	; 0
     326:	a8 e4       	ldi	r26, 0x48	; 72
     328:	b2 e4       	ldi	r27, 0x42	; 66
     32a:	89 83       	std	Y+1, r24	; 0x01
     32c:	9a 83       	std	Y+2, r25	; 0x02
     32e:	ab 83       	std	Y+3, r26	; 0x03
     330:	bc 83       	std	Y+4, r27	; 0x04
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     332:	69 81       	ldd	r22, Y+1	; 0x01
     334:	7a 81       	ldd	r23, Y+2	; 0x02
     336:	8b 81       	ldd	r24, Y+3	; 0x03
     338:	9c 81       	ldd	r25, Y+4	; 0x04
     33a:	26 e6       	ldi	r18, 0x66	; 102
     33c:	36 e6       	ldi	r19, 0x66	; 102
     33e:	46 e6       	ldi	r20, 0x66	; 102
     340:	54 e4       	ldi	r21, 0x44	; 68
     342:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__mulsf3>
     346:	dc 01       	movw	r26, r24
     348:	cb 01       	movw	r24, r22
     34a:	8d 83       	std	Y+5, r24	; 0x05
     34c:	9e 83       	std	Y+6, r25	; 0x06
     34e:	af 83       	std	Y+7, r26	; 0x07
     350:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     352:	11 e0       	ldi	r17, 0x01	; 1
     354:	6d 81       	ldd	r22, Y+5	; 0x05
     356:	7e 81       	ldd	r23, Y+6	; 0x06
     358:	8f 81       	ldd	r24, Y+7	; 0x07
     35a:	98 85       	ldd	r25, Y+8	; 0x08
     35c:	20 e0       	ldi	r18, 0x00	; 0
     35e:	30 e0       	ldi	r19, 0x00	; 0
     360:	40 e8       	ldi	r20, 0x80	; 128
     362:	5f e3       	ldi	r21, 0x3F	; 63
     364:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <__ltsf2>
     368:	88 23       	and	r24, r24
     36a:	0c f0       	brlt	.+2      	; 0x36e <LCDInit+0x76>
     36c:	10 e0       	ldi	r17, 0x00	; 0
     36e:	11 23       	and	r17, r17
     370:	29 f0       	breq	.+10     	; 0x37c <LCDInit+0x84>
		__ticks = 1;
     372:	81 e0       	ldi	r24, 0x01	; 1
     374:	90 e0       	ldi	r25, 0x00	; 0
     376:	9a 87       	std	Y+10, r25	; 0x0a
     378:	89 87       	std	Y+9, r24	; 0x09
     37a:	46 c0       	rjmp	.+140    	; 0x408 <LCDInit+0x110>
	else if (__tmp > 65535)
     37c:	11 e0       	ldi	r17, 0x01	; 1
     37e:	6d 81       	ldd	r22, Y+5	; 0x05
     380:	7e 81       	ldd	r23, Y+6	; 0x06
     382:	8f 81       	ldd	r24, Y+7	; 0x07
     384:	98 85       	ldd	r25, Y+8	; 0x08
     386:	20 e0       	ldi	r18, 0x00	; 0
     388:	3f ef       	ldi	r19, 0xFF	; 255
     38a:	4f e7       	ldi	r20, 0x7F	; 127
     38c:	57 e4       	ldi	r21, 0x47	; 71
     38e:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <__gtsf2>
     392:	18 16       	cp	r1, r24
     394:	0c f0       	brlt	.+2      	; 0x398 <LCDInit+0xa0>
     396:	10 e0       	ldi	r17, 0x00	; 0
     398:	11 23       	and	r17, r17
     39a:	61 f1       	breq	.+88     	; 0x3f4 <LCDInit+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     39c:	69 81       	ldd	r22, Y+1	; 0x01
     39e:	7a 81       	ldd	r23, Y+2	; 0x02
     3a0:	8b 81       	ldd	r24, Y+3	; 0x03
     3a2:	9c 81       	ldd	r25, Y+4	; 0x04
     3a4:	20 e0       	ldi	r18, 0x00	; 0
     3a6:	30 e0       	ldi	r19, 0x00	; 0
     3a8:	40 e2       	ldi	r20, 0x20	; 32
     3aa:	51 e4       	ldi	r21, 0x41	; 65
     3ac:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__mulsf3>
     3b0:	dc 01       	movw	r26, r24
     3b2:	cb 01       	movw	r24, r22
     3b4:	bc 01       	movw	r22, r24
     3b6:	cd 01       	movw	r24, r26
     3b8:	0e 94 94 09 	call	0x1328	; 0x1328 <__fixunssfsi>
     3bc:	dc 01       	movw	r26, r24
     3be:	cb 01       	movw	r24, r22
     3c0:	9a 87       	std	Y+10, r25	; 0x0a
     3c2:	89 87       	std	Y+9, r24	; 0x09
     3c4:	12 c0       	rjmp	.+36     	; 0x3ea <LCDInit+0xf2>
     3c6:	8c e5       	ldi	r24, 0x5C	; 92
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	9c 87       	std	Y+12, r25	; 0x0c
     3cc:	8b 87       	std	Y+11, r24	; 0x0b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     3ce:	8b 85       	ldd	r24, Y+11	; 0x0b
     3d0:	9c 85       	ldd	r25, Y+12	; 0x0c
     3d2:	8c 01       	movw	r16, r24
     3d4:	c8 01       	movw	r24, r16
     3d6:	01 97       	sbiw	r24, 0x01	; 1
     3d8:	f1 f7       	brne	.-4      	; 0x3d6 <LCDInit+0xde>
     3da:	8c 01       	movw	r16, r24
     3dc:	1c 87       	std	Y+12, r17	; 0x0c
     3de:	0b 87       	std	Y+11, r16	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     3e0:	89 85       	ldd	r24, Y+9	; 0x09
     3e2:	9a 85       	ldd	r25, Y+10	; 0x0a
     3e4:	01 97       	sbiw	r24, 0x01	; 1
     3e6:	9a 87       	std	Y+10, r25	; 0x0a
     3e8:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     3ea:	89 85       	ldd	r24, Y+9	; 0x09
     3ec:	9a 85       	ldd	r25, Y+10	; 0x0a
     3ee:	00 97       	sbiw	r24, 0x00	; 0
     3f0:	51 f7       	brne	.-44     	; 0x3c6 <LCDInit+0xce>
     3f2:	17 c0       	rjmp	.+46     	; 0x422 <LCDInit+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     3f4:	6d 81       	ldd	r22, Y+5	; 0x05
     3f6:	7e 81       	ldd	r23, Y+6	; 0x06
     3f8:	8f 81       	ldd	r24, Y+7	; 0x07
     3fa:	98 85       	ldd	r25, Y+8	; 0x08
     3fc:	0e 94 94 09 	call	0x1328	; 0x1328 <__fixunssfsi>
     400:	dc 01       	movw	r26, r24
     402:	cb 01       	movw	r24, r22
     404:	9a 87       	std	Y+10, r25	; 0x0a
     406:	89 87       	std	Y+9, r24	; 0x09
     408:	89 85       	ldd	r24, Y+9	; 0x09
     40a:	9a 85       	ldd	r25, Y+10	; 0x0a
     40c:	9e 87       	std	Y+14, r25	; 0x0e
     40e:	8d 87       	std	Y+13, r24	; 0x0d
     410:	8d 85       	ldd	r24, Y+13	; 0x0d
     412:	9e 85       	ldd	r25, Y+14	; 0x0e
     414:	8c 01       	movw	r16, r24
     416:	f8 01       	movw	r30, r16
     418:	31 97       	sbiw	r30, 0x01	; 1
     41a:	f1 f7       	brne	.-4      	; 0x418 <LCDInit+0x120>
     41c:	8f 01       	movw	r16, r30
     41e:	1e 87       	std	Y+14, r17	; 0x0e
     420:	0d 87       	std	Y+13, r16	; 0x0d
	 
  // Wait 50 ms (min.15 ms demanded according to the data sheet)
  _delay_ms(50);
  // Function set (still 8 bit interface)
  PORT_lcd = 0b00110000;
     422:	85 e3       	ldi	r24, 0x35	; 53
     424:	90 e0       	ldi	r25, 0x00	; 0
     426:	20 e3       	ldi	r18, 0x30	; 48
     428:	fc 01       	movw	r30, r24
     42a:	20 83       	st	Z, r18
  E_High();
     42c:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
  E_Low();
     430:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>
     434:	80 e0       	ldi	r24, 0x00	; 0
     436:	90 e0       	ldi	r25, 0x00	; 0
     438:	a0 e2       	ldi	r26, 0x20	; 32
     43a:	b1 e4       	ldi	r27, 0x41	; 65
     43c:	8f 87       	std	Y+15, r24	; 0x0f
     43e:	98 8b       	std	Y+16, r25	; 0x10
     440:	a9 8b       	std	Y+17, r26	; 0x11
     442:	ba 8b       	std	Y+18, r27	; 0x12
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     444:	6f 85       	ldd	r22, Y+15	; 0x0f
     446:	78 89       	ldd	r23, Y+16	; 0x10
     448:	89 89       	ldd	r24, Y+17	; 0x11
     44a:	9a 89       	ldd	r25, Y+18	; 0x12
     44c:	26 e6       	ldi	r18, 0x66	; 102
     44e:	36 e6       	ldi	r19, 0x66	; 102
     450:	46 e6       	ldi	r20, 0x66	; 102
     452:	54 e4       	ldi	r21, 0x44	; 68
     454:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__mulsf3>
     458:	dc 01       	movw	r26, r24
     45a:	cb 01       	movw	r24, r22
     45c:	8b 8b       	std	Y+19, r24	; 0x13
     45e:	9c 8b       	std	Y+20, r25	; 0x14
     460:	ad 8b       	std	Y+21, r26	; 0x15
     462:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
     464:	11 e0       	ldi	r17, 0x01	; 1
     466:	6b 89       	ldd	r22, Y+19	; 0x13
     468:	7c 89       	ldd	r23, Y+20	; 0x14
     46a:	8d 89       	ldd	r24, Y+21	; 0x15
     46c:	9e 89       	ldd	r25, Y+22	; 0x16
     46e:	20 e0       	ldi	r18, 0x00	; 0
     470:	30 e0       	ldi	r19, 0x00	; 0
     472:	40 e8       	ldi	r20, 0x80	; 128
     474:	5f e3       	ldi	r21, 0x3F	; 63
     476:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <__ltsf2>
     47a:	88 23       	and	r24, r24
     47c:	0c f0       	brlt	.+2      	; 0x480 <LCDInit+0x188>
     47e:	10 e0       	ldi	r17, 0x00	; 0
     480:	11 23       	and	r17, r17
     482:	29 f0       	breq	.+10     	; 0x48e <LCDInit+0x196>
		__ticks = 1;
     484:	81 e0       	ldi	r24, 0x01	; 1
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	98 8f       	std	Y+24, r25	; 0x18
     48a:	8f 8b       	std	Y+23, r24	; 0x17
     48c:	46 c0       	rjmp	.+140    	; 0x51a <LCDInit+0x222>
	else if (__tmp > 65535)
     48e:	11 e0       	ldi	r17, 0x01	; 1
     490:	6b 89       	ldd	r22, Y+19	; 0x13
     492:	7c 89       	ldd	r23, Y+20	; 0x14
     494:	8d 89       	ldd	r24, Y+21	; 0x15
     496:	9e 89       	ldd	r25, Y+22	; 0x16
     498:	20 e0       	ldi	r18, 0x00	; 0
     49a:	3f ef       	ldi	r19, 0xFF	; 255
     49c:	4f e7       	ldi	r20, 0x7F	; 127
     49e:	57 e4       	ldi	r21, 0x47	; 71
     4a0:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <__gtsf2>
     4a4:	18 16       	cp	r1, r24
     4a6:	0c f0       	brlt	.+2      	; 0x4aa <LCDInit+0x1b2>
     4a8:	10 e0       	ldi	r17, 0x00	; 0
     4aa:	11 23       	and	r17, r17
     4ac:	61 f1       	breq	.+88     	; 0x506 <LCDInit+0x20e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     4ae:	6f 85       	ldd	r22, Y+15	; 0x0f
     4b0:	78 89       	ldd	r23, Y+16	; 0x10
     4b2:	89 89       	ldd	r24, Y+17	; 0x11
     4b4:	9a 89       	ldd	r25, Y+18	; 0x12
     4b6:	20 e0       	ldi	r18, 0x00	; 0
     4b8:	30 e0       	ldi	r19, 0x00	; 0
     4ba:	40 e2       	ldi	r20, 0x20	; 32
     4bc:	51 e4       	ldi	r21, 0x41	; 65
     4be:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__mulsf3>
     4c2:	dc 01       	movw	r26, r24
     4c4:	cb 01       	movw	r24, r22
     4c6:	bc 01       	movw	r22, r24
     4c8:	cd 01       	movw	r24, r26
     4ca:	0e 94 94 09 	call	0x1328	; 0x1328 <__fixunssfsi>
     4ce:	dc 01       	movw	r26, r24
     4d0:	cb 01       	movw	r24, r22
     4d2:	98 8f       	std	Y+24, r25	; 0x18
     4d4:	8f 8b       	std	Y+23, r24	; 0x17
     4d6:	12 c0       	rjmp	.+36     	; 0x4fc <LCDInit+0x204>
     4d8:	8c e5       	ldi	r24, 0x5C	; 92
     4da:	90 e0       	ldi	r25, 0x00	; 0
     4dc:	9a 8f       	std	Y+26, r25	; 0x1a
     4de:	89 8f       	std	Y+25, r24	; 0x19
     4e0:	89 8d       	ldd	r24, Y+25	; 0x19
     4e2:	9a 8d       	ldd	r25, Y+26	; 0x1a
     4e4:	8c 01       	movw	r16, r24
     4e6:	c8 01       	movw	r24, r16
     4e8:	01 97       	sbiw	r24, 0x01	; 1
     4ea:	f1 f7       	brne	.-4      	; 0x4e8 <LCDInit+0x1f0>
     4ec:	8c 01       	movw	r16, r24
     4ee:	1a 8f       	std	Y+26, r17	; 0x1a
     4f0:	09 8f       	std	Y+25, r16	; 0x19
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     4f2:	8f 89       	ldd	r24, Y+23	; 0x17
     4f4:	98 8d       	ldd	r25, Y+24	; 0x18
     4f6:	01 97       	sbiw	r24, 0x01	; 1
     4f8:	98 8f       	std	Y+24, r25	; 0x18
     4fa:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     4fc:	8f 89       	ldd	r24, Y+23	; 0x17
     4fe:	98 8d       	ldd	r25, Y+24	; 0x18
     500:	00 97       	sbiw	r24, 0x00	; 0
     502:	51 f7       	brne	.-44     	; 0x4d8 <LCDInit+0x1e0>
     504:	17 c0       	rjmp	.+46     	; 0x534 <LCDInit+0x23c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     506:	6b 89       	ldd	r22, Y+19	; 0x13
     508:	7c 89       	ldd	r23, Y+20	; 0x14
     50a:	8d 89       	ldd	r24, Y+21	; 0x15
     50c:	9e 89       	ldd	r25, Y+22	; 0x16
     50e:	0e 94 94 09 	call	0x1328	; 0x1328 <__fixunssfsi>
     512:	dc 01       	movw	r26, r24
     514:	cb 01       	movw	r24, r22
     516:	98 8f       	std	Y+24, r25	; 0x18
     518:	8f 8b       	std	Y+23, r24	; 0x17
     51a:	8f 89       	ldd	r24, Y+23	; 0x17
     51c:	98 8d       	ldd	r25, Y+24	; 0x18
     51e:	9c 8f       	std	Y+28, r25	; 0x1c
     520:	8b 8f       	std	Y+27, r24	; 0x1b
     522:	8b 8d       	ldd	r24, Y+27	; 0x1b
     524:	9c 8d       	ldd	r25, Y+28	; 0x1c
     526:	8c 01       	movw	r16, r24
     528:	f8 01       	movw	r30, r16
     52a:	31 97       	sbiw	r30, 0x01	; 1
     52c:	f1 f7       	brne	.-4      	; 0x52a <LCDInit+0x232>
     52e:	8f 01       	movw	r16, r30
     530:	1c 8f       	std	Y+28, r17	; 0x1c
     532:	0b 8f       	std	Y+27, r16	; 0x1b

  // Wait 10 ms (min.4,1 ms demanded according to the data sheet)
  _delay_ms(10);
  // Function set (still 8 bit interface)
  PORT_lcd = 0b00110000;
     534:	85 e3       	ldi	r24, 0x35	; 53
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	20 e3       	ldi	r18, 0x30	; 48
     53a:	fc 01       	movw	r30, r24
     53c:	20 83       	st	Z, r18
  E_High();
     53e:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
  E_Low();
     542:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>
     546:	80 e0       	ldi	r24, 0x00	; 0
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	a0 e2       	ldi	r26, 0x20	; 32
     54c:	b1 e4       	ldi	r27, 0x41	; 65
     54e:	8d 8f       	std	Y+29, r24	; 0x1d
     550:	9e 8f       	std	Y+30, r25	; 0x1e
     552:	af 8f       	std	Y+31, r26	; 0x1f
     554:	b8 a3       	std	Y+32, r27	; 0x20
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     556:	6d 8d       	ldd	r22, Y+29	; 0x1d
     558:	7e 8d       	ldd	r23, Y+30	; 0x1e
     55a:	8f 8d       	ldd	r24, Y+31	; 0x1f
     55c:	98 a1       	ldd	r25, Y+32	; 0x20
     55e:	26 e6       	ldi	r18, 0x66	; 102
     560:	36 e6       	ldi	r19, 0x66	; 102
     562:	46 e6       	ldi	r20, 0x66	; 102
     564:	54 e4       	ldi	r21, 0x44	; 68
     566:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__mulsf3>
     56a:	dc 01       	movw	r26, r24
     56c:	cb 01       	movw	r24, r22
     56e:	89 a3       	std	Y+33, r24	; 0x21
     570:	9a a3       	std	Y+34, r25	; 0x22
     572:	ab a3       	std	Y+35, r26	; 0x23
     574:	bc a3       	std	Y+36, r27	; 0x24
	if (__tmp < 1.0)
     576:	11 e0       	ldi	r17, 0x01	; 1
     578:	69 a1       	ldd	r22, Y+33	; 0x21
     57a:	7a a1       	ldd	r23, Y+34	; 0x22
     57c:	8b a1       	ldd	r24, Y+35	; 0x23
     57e:	9c a1       	ldd	r25, Y+36	; 0x24
     580:	20 e0       	ldi	r18, 0x00	; 0
     582:	30 e0       	ldi	r19, 0x00	; 0
     584:	40 e8       	ldi	r20, 0x80	; 128
     586:	5f e3       	ldi	r21, 0x3F	; 63
     588:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <__ltsf2>
     58c:	88 23       	and	r24, r24
     58e:	0c f0       	brlt	.+2      	; 0x592 <LCDInit+0x29a>
     590:	10 e0       	ldi	r17, 0x00	; 0
     592:	11 23       	and	r17, r17
     594:	29 f0       	breq	.+10     	; 0x5a0 <LCDInit+0x2a8>
		__ticks = 1;
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	9e a3       	std	Y+38, r25	; 0x26
     59c:	8d a3       	std	Y+37, r24	; 0x25
     59e:	46 c0       	rjmp	.+140    	; 0x62c <LCDInit+0x334>
	else if (__tmp > 65535)
     5a0:	11 e0       	ldi	r17, 0x01	; 1
     5a2:	69 a1       	ldd	r22, Y+33	; 0x21
     5a4:	7a a1       	ldd	r23, Y+34	; 0x22
     5a6:	8b a1       	ldd	r24, Y+35	; 0x23
     5a8:	9c a1       	ldd	r25, Y+36	; 0x24
     5aa:	20 e0       	ldi	r18, 0x00	; 0
     5ac:	3f ef       	ldi	r19, 0xFF	; 255
     5ae:	4f e7       	ldi	r20, 0x7F	; 127
     5b0:	57 e4       	ldi	r21, 0x47	; 71
     5b2:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <__gtsf2>
     5b6:	18 16       	cp	r1, r24
     5b8:	0c f0       	brlt	.+2      	; 0x5bc <LCDInit+0x2c4>
     5ba:	10 e0       	ldi	r17, 0x00	; 0
     5bc:	11 23       	and	r17, r17
     5be:	61 f1       	breq	.+88     	; 0x618 <LCDInit+0x320>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     5c0:	6d 8d       	ldd	r22, Y+29	; 0x1d
     5c2:	7e 8d       	ldd	r23, Y+30	; 0x1e
     5c4:	8f 8d       	ldd	r24, Y+31	; 0x1f
     5c6:	98 a1       	ldd	r25, Y+32	; 0x20
     5c8:	20 e0       	ldi	r18, 0x00	; 0
     5ca:	30 e0       	ldi	r19, 0x00	; 0
     5cc:	40 e2       	ldi	r20, 0x20	; 32
     5ce:	51 e4       	ldi	r21, 0x41	; 65
     5d0:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__mulsf3>
     5d4:	dc 01       	movw	r26, r24
     5d6:	cb 01       	movw	r24, r22
     5d8:	bc 01       	movw	r22, r24
     5da:	cd 01       	movw	r24, r26
     5dc:	0e 94 94 09 	call	0x1328	; 0x1328 <__fixunssfsi>
     5e0:	dc 01       	movw	r26, r24
     5e2:	cb 01       	movw	r24, r22
     5e4:	9e a3       	std	Y+38, r25	; 0x26
     5e6:	8d a3       	std	Y+37, r24	; 0x25
     5e8:	12 c0       	rjmp	.+36     	; 0x60e <LCDInit+0x316>
     5ea:	8c e5       	ldi	r24, 0x5C	; 92
     5ec:	90 e0       	ldi	r25, 0x00	; 0
     5ee:	98 a7       	std	Y+40, r25	; 0x28
     5f0:	8f a3       	std	Y+39, r24	; 0x27
     5f2:	8f a1       	ldd	r24, Y+39	; 0x27
     5f4:	98 a5       	ldd	r25, Y+40	; 0x28
     5f6:	8c 01       	movw	r16, r24
     5f8:	c8 01       	movw	r24, r16
     5fa:	01 97       	sbiw	r24, 0x01	; 1
     5fc:	f1 f7       	brne	.-4      	; 0x5fa <LCDInit+0x302>
     5fe:	8c 01       	movw	r16, r24
     600:	18 a7       	std	Y+40, r17	; 0x28
     602:	0f a3       	std	Y+39, r16	; 0x27
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     604:	8d a1       	ldd	r24, Y+37	; 0x25
     606:	9e a1       	ldd	r25, Y+38	; 0x26
     608:	01 97       	sbiw	r24, 0x01	; 1
     60a:	9e a3       	std	Y+38, r25	; 0x26
     60c:	8d a3       	std	Y+37, r24	; 0x25
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     60e:	8d a1       	ldd	r24, Y+37	; 0x25
     610:	9e a1       	ldd	r25, Y+38	; 0x26
     612:	00 97       	sbiw	r24, 0x00	; 0
     614:	51 f7       	brne	.-44     	; 0x5ea <LCDInit+0x2f2>
     616:	17 c0       	rjmp	.+46     	; 0x646 <LCDInit+0x34e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     618:	69 a1       	ldd	r22, Y+33	; 0x21
     61a:	7a a1       	ldd	r23, Y+34	; 0x22
     61c:	8b a1       	ldd	r24, Y+35	; 0x23
     61e:	9c a1       	ldd	r25, Y+36	; 0x24
     620:	0e 94 94 09 	call	0x1328	; 0x1328 <__fixunssfsi>
     624:	dc 01       	movw	r26, r24
     626:	cb 01       	movw	r24, r22
     628:	9e a3       	std	Y+38, r25	; 0x26
     62a:	8d a3       	std	Y+37, r24	; 0x25
     62c:	8d a1       	ldd	r24, Y+37	; 0x25
     62e:	9e a1       	ldd	r25, Y+38	; 0x26
     630:	9a a7       	std	Y+42, r25	; 0x2a
     632:	89 a7       	std	Y+41, r24	; 0x29
     634:	89 a5       	ldd	r24, Y+41	; 0x29
     636:	9a a5       	ldd	r25, Y+42	; 0x2a
     638:	8c 01       	movw	r16, r24
     63a:	f8 01       	movw	r30, r16
     63c:	31 97       	sbiw	r30, 0x01	; 1
     63e:	f1 f7       	brne	.-4      	; 0x63c <LCDInit+0x344>
     640:	8f 01       	movw	r16, r30
     642:	1a a7       	std	Y+42, r17	; 0x2a
     644:	09 a7       	std	Y+41, r16	; 0x29

  // Wait 10 ms (min.100 us demanded according to the data sheet)
  _delay_ms(10);
  // Function set (still 8 bit interface)
  PORT_lcd = 0b00110000;
     646:	85 e3       	ldi	r24, 0x35	; 53
     648:	90 e0       	ldi	r25, 0x00	; 0
     64a:	20 e3       	ldi	r18, 0x30	; 48
     64c:	fc 01       	movw	r30, r24
     64e:	20 83       	st	Z, r18
  E_High();
     650:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
  E_Low();
     654:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	a0 e2       	ldi	r26, 0x20	; 32
     65e:	b1 e4       	ldi	r27, 0x41	; 65
     660:	8b a7       	std	Y+43, r24	; 0x2b
     662:	9c a7       	std	Y+44, r25	; 0x2c
     664:	ad a7       	std	Y+45, r26	; 0x2d
     666:	be a7       	std	Y+46, r27	; 0x2e
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);

#elif !__HAS_DELAY_CYCLES || (__HAS_DELAY_CYCLES && !defined(__OPTIMIZE__)) || defined (__DELAY_BACKWARD_COMPATIBLE__)
	__tmp = ((F_CPU) / 4e3) * __ms;
     668:	6b a5       	ldd	r22, Y+43	; 0x2b
     66a:	7c a5       	ldd	r23, Y+44	; 0x2c
     66c:	8d a5       	ldd	r24, Y+45	; 0x2d
     66e:	9e a5       	ldd	r25, Y+46	; 0x2e
     670:	26 e6       	ldi	r18, 0x66	; 102
     672:	36 e6       	ldi	r19, 0x66	; 102
     674:	46 e6       	ldi	r20, 0x66	; 102
     676:	54 e4       	ldi	r21, 0x44	; 68
     678:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__mulsf3>
     67c:	dc 01       	movw	r26, r24
     67e:	cb 01       	movw	r24, r22
     680:	8f a7       	std	Y+47, r24	; 0x2f
     682:	98 ab       	std	Y+48, r25	; 0x30
     684:	a9 ab       	std	Y+49, r26	; 0x31
     686:	ba ab       	std	Y+50, r27	; 0x32
	if (__tmp < 1.0)
     688:	11 e0       	ldi	r17, 0x01	; 1
     68a:	6f a5       	ldd	r22, Y+47	; 0x2f
     68c:	78 a9       	ldd	r23, Y+48	; 0x30
     68e:	89 a9       	ldd	r24, Y+49	; 0x31
     690:	9a a9       	ldd	r25, Y+50	; 0x32
     692:	20 e0       	ldi	r18, 0x00	; 0
     694:	30 e0       	ldi	r19, 0x00	; 0
     696:	40 e8       	ldi	r20, 0x80	; 128
     698:	5f e3       	ldi	r21, 0x3F	; 63
     69a:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <__ltsf2>
     69e:	88 23       	and	r24, r24
     6a0:	0c f0       	brlt	.+2      	; 0x6a4 <LCDInit+0x3ac>
     6a2:	10 e0       	ldi	r17, 0x00	; 0
     6a4:	11 23       	and	r17, r17
     6a6:	29 f0       	breq	.+10     	; 0x6b2 <LCDInit+0x3ba>
		__ticks = 1;
     6a8:	81 e0       	ldi	r24, 0x01	; 1
     6aa:	90 e0       	ldi	r25, 0x00	; 0
     6ac:	9c ab       	std	Y+52, r25	; 0x34
     6ae:	8b ab       	std	Y+51, r24	; 0x33
     6b0:	46 c0       	rjmp	.+140    	; 0x73e <LCDInit+0x446>
	else if (__tmp > 65535)
     6b2:	11 e0       	ldi	r17, 0x01	; 1
     6b4:	6f a5       	ldd	r22, Y+47	; 0x2f
     6b6:	78 a9       	ldd	r23, Y+48	; 0x30
     6b8:	89 a9       	ldd	r24, Y+49	; 0x31
     6ba:	9a a9       	ldd	r25, Y+50	; 0x32
     6bc:	20 e0       	ldi	r18, 0x00	; 0
     6be:	3f ef       	ldi	r19, 0xFF	; 255
     6c0:	4f e7       	ldi	r20, 0x7F	; 127
     6c2:	57 e4       	ldi	r21, 0x47	; 71
     6c4:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <__gtsf2>
     6c8:	18 16       	cp	r1, r24
     6ca:	0c f0       	brlt	.+2      	; 0x6ce <LCDInit+0x3d6>
     6cc:	10 e0       	ldi	r17, 0x00	; 0
     6ce:	11 23       	and	r17, r17
     6d0:	61 f1       	breq	.+88     	; 0x72a <LCDInit+0x432>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     6d2:	6b a5       	ldd	r22, Y+43	; 0x2b
     6d4:	7c a5       	ldd	r23, Y+44	; 0x2c
     6d6:	8d a5       	ldd	r24, Y+45	; 0x2d
     6d8:	9e a5       	ldd	r25, Y+46	; 0x2e
     6da:	20 e0       	ldi	r18, 0x00	; 0
     6dc:	30 e0       	ldi	r19, 0x00	; 0
     6de:	40 e2       	ldi	r20, 0x20	; 32
     6e0:	51 e4       	ldi	r21, 0x41	; 65
     6e2:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__mulsf3>
     6e6:	dc 01       	movw	r26, r24
     6e8:	cb 01       	movw	r24, r22
     6ea:	bc 01       	movw	r22, r24
     6ec:	cd 01       	movw	r24, r26
     6ee:	0e 94 94 09 	call	0x1328	; 0x1328 <__fixunssfsi>
     6f2:	dc 01       	movw	r26, r24
     6f4:	cb 01       	movw	r24, r22
     6f6:	9c ab       	std	Y+52, r25	; 0x34
     6f8:	8b ab       	std	Y+51, r24	; 0x33
     6fa:	12 c0       	rjmp	.+36     	; 0x720 <LCDInit+0x428>
     6fc:	8c e5       	ldi	r24, 0x5C	; 92
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	9e ab       	std	Y+54, r25	; 0x36
     702:	8d ab       	std	Y+53, r24	; 0x35
     704:	8d a9       	ldd	r24, Y+53	; 0x35
     706:	9e a9       	ldd	r25, Y+54	; 0x36
     708:	8c 01       	movw	r16, r24
     70a:	c8 01       	movw	r24, r16
     70c:	01 97       	sbiw	r24, 0x01	; 1
     70e:	f1 f7       	brne	.-4      	; 0x70c <LCDInit+0x414>
     710:	8c 01       	movw	r16, r24
     712:	1e ab       	std	Y+54, r17	; 0x36
     714:	0d ab       	std	Y+53, r16	; 0x35
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     716:	8b a9       	ldd	r24, Y+51	; 0x33
     718:	9c a9       	ldd	r25, Y+52	; 0x34
     71a:	01 97       	sbiw	r24, 0x01	; 1
     71c:	9c ab       	std	Y+52, r25	; 0x34
     71e:	8b ab       	std	Y+51, r24	; 0x33
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     720:	8b a9       	ldd	r24, Y+51	; 0x33
     722:	9c a9       	ldd	r25, Y+52	; 0x34
     724:	00 97       	sbiw	r24, 0x00	; 0
     726:	51 f7       	brne	.-44     	; 0x6fc <LCDInit+0x404>
     728:	17 c0       	rjmp	.+46     	; 0x758 <LCDInit+0x460>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     72a:	6f a5       	ldd	r22, Y+47	; 0x2f
     72c:	78 a9       	ldd	r23, Y+48	; 0x30
     72e:	89 a9       	ldd	r24, Y+49	; 0x31
     730:	9a a9       	ldd	r25, Y+50	; 0x32
     732:	0e 94 94 09 	call	0x1328	; 0x1328 <__fixunssfsi>
     736:	dc 01       	movw	r26, r24
     738:	cb 01       	movw	r24, r22
     73a:	9c ab       	std	Y+52, r25	; 0x34
     73c:	8b ab       	std	Y+51, r24	; 0x33
     73e:	8b a9       	ldd	r24, Y+51	; 0x33
     740:	9c a9       	ldd	r25, Y+52	; 0x34
     742:	98 af       	std	Y+56, r25	; 0x38
     744:	8f ab       	std	Y+55, r24	; 0x37
     746:	8f a9       	ldd	r24, Y+55	; 0x37
     748:	98 ad       	ldd	r25, Y+56	; 0x38
     74a:	8c 01       	movw	r16, r24
     74c:	f8 01       	movw	r30, r16
     74e:	31 97       	sbiw	r30, 0x01	; 1
     750:	f1 f7       	brne	.-4      	; 0x74e <LCDInit+0x456>
     752:	8f 01       	movw	r16, r30
     754:	18 af       	std	Y+56, r17	; 0x38
     756:	0f ab       	std	Y+55, r16	; 0x37

  // Wait 10 ms (min.100 us demanded according to the data sheet)
  _delay_ms(10);
  // Function set (now selecting 4 bit interface !)
  // - and polling the busy flag will now be possible
  PORT_lcd = 0b00100000;
     758:	85 e3       	ldi	r24, 0x35	; 53
     75a:	90 e0       	ldi	r25, 0x00	; 0
     75c:	20 e2       	ldi	r18, 0x20	; 32
     75e:	fc 01       	movw	r30, r24
     760:	20 83       	st	Z, r18
  E_High();
     762:	0e 94 bb 00 	call	0x176	; 0x176 <E_High>
  E_Low();
     766:	0e 94 ce 00 	call	0x19c	; 0x19c <E_Low>

  // Function Set : 4 bit interface, 2 line display, 5x8 dots
  sendInstruction( 0b00101000 );
     76a:	88 e2       	ldi	r24, 0x28	; 40
     76c:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
  // Display, cursor and blinking OFF
  sendInstruction( 0b00001000 );
     770:	88 e0       	ldi	r24, 0x08	; 8
     772:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
  // Clear display and set DDRAM adr = 0	
  sendInstruction( 0b00000001 );
     776:	81 e0       	ldi	r24, 0x01	; 1
     778:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
  // By display writes : Increment cursor / no shift
  sendInstruction( 0b00000110 );
     77c:	86 e0       	ldi	r24, 0x06	; 6
     77e:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
  // Display ON, cursor and blinking OFF
  sendInstruction( 0b00001100 );
     782:	8c e0       	ldi	r24, 0x0C	; 12
     784:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
}
     788:	e8 96       	adiw	r28, 0x38	; 56
     78a:	0f b6       	in	r0, 0x3f	; 63
     78c:	f8 94       	cli
     78e:	de bf       	out	0x3e, r29	; 62
     790:	0f be       	out	0x3f, r0	; 63
     792:	cd bf       	out	0x3d, r28	; 61
     794:	cf 91       	pop	r28
     796:	df 91       	pop	r29
     798:	1f 91       	pop	r17
     79a:	0f 91       	pop	r16
     79c:	08 95       	ret

0000079e <LCDClear>:

// Blanks the display and sets "current display position" to
// the upper line, leftmost character
void LCDClear()
{
     79e:	df 93       	push	r29
     7a0:	cf 93       	push	r28
     7a2:	0f 92       	push	r0
     7a4:	cd b7       	in	r28, 0x3d	; 61
     7a6:	de b7       	in	r29, 0x3e	; 62
	const unsigned char clearAndReturn = 0b000000001;
     7a8:	81 e0       	ldi	r24, 0x01	; 1
     7aa:	89 83       	std	Y+1, r24	; 0x01
	sendInstruction(clearAndReturn);
     7ac:	89 81       	ldd	r24, Y+1	; 0x01
     7ae:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
		
}
     7b2:	0f 90       	pop	r0
     7b4:	cf 91       	pop	r28
     7b6:	df 91       	pop	r29
     7b8:	08 95       	ret

000007ba <LCDGotoXY>:

// Sets DDRAM address to character position x and line number y
void LCDGotoXY( unsigned char x, unsigned char y )
{
     7ba:	df 93       	push	r29
     7bc:	cf 93       	push	r28
     7be:	00 d0       	rcall	.+0      	; 0x7c0 <LCDGotoXY+0x6>
     7c0:	cd b7       	in	r28, 0x3d	; 61
     7c2:	de b7       	in	r29, 0x3e	; 62
     7c4:	89 83       	std	Y+1, r24	; 0x01
     7c6:	6a 83       	std	Y+2, r22	; 0x02
	if ( (x < NUMBER_OF_CHARS) && (y < NUMBER_OF_LINES) ){
     7c8:	89 81       	ldd	r24, Y+1	; 0x01
     7ca:	80 31       	cpi	r24, 0x10	; 16
     7cc:	70 f4       	brcc	.+28     	; 0x7ea <LCDGotoXY+0x30>
     7ce:	8a 81       	ldd	r24, Y+2	; 0x02
     7d0:	82 30       	cpi	r24, 0x02	; 2
     7d2:	58 f4       	brcc	.+22     	; 0x7ea <LCDGotoXY+0x30>
		sendInstruction( 0b10000000 | ((y*LINE2_START_ADR)+x) );
     7d4:	8a 81       	ldd	r24, Y+2	; 0x02
     7d6:	98 2f       	mov	r25, r24
     7d8:	92 95       	swap	r25
     7da:	99 0f       	add	r25, r25
     7dc:	99 0f       	add	r25, r25
     7de:	90 7c       	andi	r25, 0xC0	; 192
     7e0:	89 81       	ldd	r24, Y+1	; 0x01
     7e2:	89 0f       	add	r24, r25
     7e4:	80 68       	ori	r24, 0x80	; 128
     7e6:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
	}	
}
     7ea:	0f 90       	pop	r0
     7ec:	0f 90       	pop	r0
     7ee:	cf 91       	pop	r28
     7f0:	df 91       	pop	r29
     7f2:	08 95       	ret

000007f4 <LCDDispChar>:

// Display "ch" at "current display position"
void LCDDispChar( char ch )
{
     7f4:	df 93       	push	r29
     7f6:	cf 93       	push	r28
     7f8:	0f 92       	push	r0
     7fa:	cd b7       	in	r28, 0x3d	; 61
     7fc:	de b7       	in	r29, 0x3e	; 62
     7fe:	89 83       	std	Y+1, r24	; 0x01
	sendData(ch);
     800:	89 81       	ldd	r24, Y+1	; 0x01
     802:	0e 94 53 01 	call	0x2a6	; 0x2a6 <sendData>
}
     806:	0f 90       	pop	r0
     808:	cf 91       	pop	r28
     80a:	df 91       	pop	r29
     80c:	08 95       	ret

0000080e <LCDDispString>:

// Displays the string "str" starting at "current display position"
void LCDDispString( char *str )
{
     80e:	df 93       	push	r29
     810:	cf 93       	push	r28
     812:	00 d0       	rcall	.+0      	; 0x814 <LCDDispString+0x6>
     814:	cd b7       	in	r28, 0x3d	; 61
     816:	de b7       	in	r29, 0x3e	; 62
     818:	9a 83       	std	Y+2, r25	; 0x02
     81a:	89 83       	std	Y+1, r24	; 0x01
	while(*str){
     81c:	0c c0       	rjmp	.+24     	; 0x836 <LCDDispString+0x28>
		sendData(*str++);
     81e:	89 81       	ldd	r24, Y+1	; 0x01
     820:	9a 81       	ldd	r25, Y+2	; 0x02
     822:	fc 01       	movw	r30, r24
     824:	20 81       	ld	r18, Z
     826:	89 81       	ldd	r24, Y+1	; 0x01
     828:	9a 81       	ldd	r25, Y+2	; 0x02
     82a:	01 96       	adiw	r24, 0x01	; 1
     82c:	9a 83       	std	Y+2, r25	; 0x02
     82e:	89 83       	std	Y+1, r24	; 0x01
     830:	82 2f       	mov	r24, r18
     832:	0e 94 53 01 	call	0x2a6	; 0x2a6 <sendData>
}

// Displays the string "str" starting at "current display position"
void LCDDispString( char *str )
{
	while(*str){
     836:	89 81       	ldd	r24, Y+1	; 0x01
     838:	9a 81       	ldd	r25, Y+2	; 0x02
     83a:	fc 01       	movw	r30, r24
     83c:	80 81       	ld	r24, Z
     83e:	88 23       	and	r24, r24
     840:	71 f7       	brne	.-36     	; 0x81e <LCDDispString+0x10>
		sendData(*str++);
	}			
}
     842:	0f 90       	pop	r0
     844:	0f 90       	pop	r0
     846:	cf 91       	pop	r28
     848:	df 91       	pop	r29
     84a:	08 95       	ret

0000084c <LCDDispInteger>:

// Displays the value of integer "i" at "current display position"
void LCDDispInteger( int i )
{
     84c:	df 93       	push	r29
     84e:	cf 93       	push	r28
     850:	cd b7       	in	r28, 0x3d	; 61
     852:	de b7       	in	r29, 0x3e	; 62
     854:	29 97       	sbiw	r28, 0x09	; 9
     856:	0f b6       	in	r0, 0x3f	; 63
     858:	f8 94       	cli
     85a:	de bf       	out	0x3e, r29	; 62
     85c:	0f be       	out	0x3f, r0	; 63
     85e:	cd bf       	out	0x3d, r28	; 61
     860:	99 87       	std	Y+9, r25	; 0x09
     862:	88 87       	std	Y+8, r24	; 0x08
	char number[7];
	itoa(i, number, 10);
     864:	88 85       	ldd	r24, Y+8	; 0x08
     866:	99 85       	ldd	r25, Y+9	; 0x09
     868:	9e 01       	movw	r18, r28
     86a:	2f 5f       	subi	r18, 0xFF	; 255
     86c:	3f 4f       	sbci	r19, 0xFF	; 255
     86e:	b9 01       	movw	r22, r18
     870:	4a e0       	ldi	r20, 0x0A	; 10
     872:	50 e0       	ldi	r21, 0x00	; 0
     874:	0e 94 95 10 	call	0x212a	; 0x212a <itoa>
	
	LCDDispString(number);
     878:	ce 01       	movw	r24, r28
     87a:	01 96       	adiw	r24, 0x01	; 1
     87c:	0e 94 07 04 	call	0x80e	; 0x80e <LCDDispString>
	
}
     880:	29 96       	adiw	r28, 0x09	; 9
     882:	0f b6       	in	r0, 0x3f	; 63
     884:	f8 94       	cli
     886:	de bf       	out	0x3e, r29	; 62
     888:	0f be       	out	0x3f, r0	; 63
     88a:	cd bf       	out	0x3d, r28	; 61
     88c:	cf 91       	pop	r28
     88e:	df 91       	pop	r29
     890:	08 95       	ret

00000892 <LCDLoadUDC>:

// Loads one of the 8 user definable characters (UDC) with a dot-pattern,
// pre-defined in an 8 byte const array
void LCDLoadUDC( unsigned char UDCNo, const unsigned char *UDCTab )
{
     892:	df 93       	push	r29
     894:	cf 93       	push	r28
     896:	00 d0       	rcall	.+0      	; 0x898 <LCDLoadUDC+0x6>
     898:	00 d0       	rcall	.+0      	; 0x89a <LCDLoadUDC+0x8>
     89a:	cd b7       	in	r28, 0x3d	; 61
     89c:	de b7       	in	r29, 0x3e	; 62
     89e:	8a 83       	std	Y+2, r24	; 0x02
     8a0:	7c 83       	std	Y+4, r23	; 0x04
     8a2:	6b 83       	std	Y+3, r22	; 0x03
	unsigned char i;
	
	// Set CGRAM adresse (for the characters first bit row)
	sendInstruction( 0b01000000 | (UDCNo<<3) );
     8a4:	8a 81       	ldd	r24, Y+2	; 0x02
     8a6:	88 2f       	mov	r24, r24
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	88 0f       	add	r24, r24
     8ac:	99 1f       	adc	r25, r25
     8ae:	88 0f       	add	r24, r24
     8b0:	99 1f       	adc	r25, r25
     8b2:	88 0f       	add	r24, r24
     8b4:	99 1f       	adc	r25, r25
     8b6:	80 64       	ori	r24, 0x40	; 64
     8b8:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
	// Send the 8 bit rows (auto-incrementing the CGRAM address)
	for ( i=0; i<8; i++ )
     8bc:	19 82       	std	Y+1, r1	; 0x01
     8be:	0f c0       	rjmp	.+30     	; 0x8de <LCDLoadUDC+0x4c>
		sendData( *UDCTab++ );
     8c0:	8b 81       	ldd	r24, Y+3	; 0x03
     8c2:	9c 81       	ldd	r25, Y+4	; 0x04
     8c4:	fc 01       	movw	r30, r24
     8c6:	20 81       	ld	r18, Z
     8c8:	8b 81       	ldd	r24, Y+3	; 0x03
     8ca:	9c 81       	ldd	r25, Y+4	; 0x04
     8cc:	01 96       	adiw	r24, 0x01	; 1
     8ce:	9c 83       	std	Y+4, r25	; 0x04
     8d0:	8b 83       	std	Y+3, r24	; 0x03
     8d2:	82 2f       	mov	r24, r18
     8d4:	0e 94 53 01 	call	0x2a6	; 0x2a6 <sendData>
	unsigned char i;
	
	// Set CGRAM adresse (for the characters first bit row)
	sendInstruction( 0b01000000 | (UDCNo<<3) );
	// Send the 8 bit rows (auto-incrementing the CGRAM address)
	for ( i=0; i<8; i++ )
     8d8:	89 81       	ldd	r24, Y+1	; 0x01
     8da:	8f 5f       	subi	r24, 0xFF	; 255
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	89 81       	ldd	r24, Y+1	; 0x01
     8e0:	88 30       	cpi	r24, 0x08	; 8
     8e2:	70 f3       	brcs	.-36     	; 0x8c0 <LCDLoadUDC+0x2e>
		sendData( *UDCTab++ );
	
	//Dummy instruction
	LCDClear();		
     8e4:	0e 94 cf 03 	call	0x79e	; 0x79e <LCDClear>
}
     8e8:	0f 90       	pop	r0
     8ea:	0f 90       	pop	r0
     8ec:	0f 90       	pop	r0
     8ee:	0f 90       	pop	r0
     8f0:	cf 91       	pop	r28
     8f2:	df 91       	pop	r29
     8f4:	08 95       	ret

000008f6 <LCDOnOffControl>:
// Selects, if the cursor has to be visible, and if the character at
// the cursor position has to blink.
// "cursor" not 0 => visible cursor.
// "blink" not 0 => the character at the cursor position blinks.
void LCDOnOffControl( unsigned char cursor, unsigned char blink )
{
     8f6:	df 93       	push	r29
     8f8:	cf 93       	push	r28
     8fa:	00 d0       	rcall	.+0      	; 0x8fc <LCDOnOffControl+0x6>
     8fc:	0f 92       	push	r0
     8fe:	cd b7       	in	r28, 0x3d	; 61
     900:	de b7       	in	r29, 0x3e	; 62
     902:	8a 83       	std	Y+2, r24	; 0x02
     904:	6b 83       	std	Y+3, r22	; 0x03
	unsigned char control = 0b00001100;
     906:	8c e0       	ldi	r24, 0x0C	; 12
     908:	89 83       	std	Y+1, r24	; 0x01
	
	if(blink == 1){
		control | 0b00000001;
	}
	
	sendInstruction(control);
     90a:	89 81       	ldd	r24, Y+1	; 0x01
     90c:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
}
     910:	0f 90       	pop	r0
     912:	0f 90       	pop	r0
     914:	0f 90       	pop	r0
     916:	cf 91       	pop	r28
     918:	df 91       	pop	r29
     91a:	08 95       	ret

0000091c <LCDCursorLeft>:

// Moves the cursor to the left
void LCDCursorLeft()
{
     91c:	df 93       	push	r29
     91e:	cf 93       	push	r28
     920:	0f 92       	push	r0
     922:	cd b7       	in	r28, 0x3d	; 61
     924:	de b7       	in	r29, 0x3e	; 62
	const unsigned char move = 0b00010000;
     926:	80 e1       	ldi	r24, 0x10	; 16
     928:	89 83       	std	Y+1, r24	; 0x01
	sendInstruction(move);	
     92a:	89 81       	ldd	r24, Y+1	; 0x01
     92c:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
}
     930:	0f 90       	pop	r0
     932:	cf 91       	pop	r28
     934:	df 91       	pop	r29
     936:	08 95       	ret

00000938 <LCDCursorRight>:

// Moves the cursor to the right
void LCDCursorRight()
{
     938:	df 93       	push	r29
     93a:	cf 93       	push	r28
     93c:	0f 92       	push	r0
     93e:	cd b7       	in	r28, 0x3d	; 61
     940:	de b7       	in	r29, 0x3e	; 62
	const unsigned char move = 0b00010100;
     942:	84 e1       	ldi	r24, 0x14	; 20
     944:	89 83       	std	Y+1, r24	; 0x01
	sendInstruction(move);
     946:	89 81       	ldd	r24, Y+1	; 0x01
     948:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
}
     94c:	0f 90       	pop	r0
     94e:	cf 91       	pop	r28
     950:	df 91       	pop	r29
     952:	08 95       	ret

00000954 <LCDShiftLeft>:

// Moves the display text one position to the left
void LCDShiftLeft()
{
     954:	df 93       	push	r29
     956:	cf 93       	push	r28
     958:	0f 92       	push	r0
     95a:	cd b7       	in	r28, 0x3d	; 61
     95c:	de b7       	in	r29, 0x3e	; 62
	const unsigned char move = 0b00011000;
     95e:	88 e1       	ldi	r24, 0x18	; 24
     960:	89 83       	std	Y+1, r24	; 0x01
	sendInstruction(move);
     962:	89 81       	ldd	r24, Y+1	; 0x01
     964:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
}
     968:	0f 90       	pop	r0
     96a:	cf 91       	pop	r28
     96c:	df 91       	pop	r29
     96e:	08 95       	ret

00000970 <LCDShiftRight>:

// Moves the display text one position to the right
void LCDShiftRight()
{
     970:	df 93       	push	r29
     972:	cf 93       	push	r28
     974:	0f 92       	push	r0
     976:	cd b7       	in	r28, 0x3d	; 61
     978:	de b7       	in	r29, 0x3e	; 62
	const unsigned char move = 0b00011100;
     97a:	8c e1       	ldi	r24, 0x1C	; 28
     97c:	89 83       	std	Y+1, r24	; 0x01
	sendInstruction(move);
     97e:	89 81       	ldd	r24, Y+1	; 0x01
     980:	0e 94 2c 01 	call	0x258	; 0x258 <sendInstruction>
}
     984:	0f 90       	pop	r0
     986:	cf 91       	pop	r28
     988:	df 91       	pop	r29
     98a:	08 95       	ret

0000098c <initLEDport>:
#define MAX_LED_NR 7
#define LED_DDR DDRB
#define LED_PORT PORTB

void initLEDport(unsigned char init_pattern)
{
     98c:	df 93       	push	r29
     98e:	cf 93       	push	r28
     990:	0f 92       	push	r0
     992:	cd b7       	in	r28, 0x3d	; 61
     994:	de b7       	in	r29, 0x3e	; 62
     996:	89 83       	std	Y+1, r24	; 0x01
  // St alle PORTC's ben til at vre udgange 
  LED_DDR = 0b11111111;
     998:	87 e3       	ldi	r24, 0x37	; 55
     99a:	90 e0       	ldi	r25, 0x00	; 0
     99c:	2f ef       	ldi	r18, 0xFF	; 255
     99e:	fc 01       	movw	r30, r24
     9a0:	20 83       	st	Z, r18
  // Hent parameteren, vend alle bit, og skriv til lysdioderne
  // Bittene skal vendes, da HW er indrettet, 
  // s et 0 vil tnde en lysdiode
  LED_PORT = ~init_pattern;     
     9a2:	88 e3       	ldi	r24, 0x38	; 56
     9a4:	90 e0       	ldi	r25, 0x00	; 0
     9a6:	29 81       	ldd	r18, Y+1	; 0x01
     9a8:	20 95       	com	r18
     9aa:	fc 01       	movw	r30, r24
     9ac:	20 83       	st	Z, r18
}
     9ae:	0f 90       	pop	r0
     9b0:	cf 91       	pop	r28
     9b2:	df 91       	pop	r29
     9b4:	08 95       	ret

000009b6 <writeLEDpattern>:

void writeLEDpattern(unsigned char pattern)
{
     9b6:	df 93       	push	r29
     9b8:	cf 93       	push	r28
     9ba:	0f 92       	push	r0
     9bc:	cd b7       	in	r28, 0x3d	; 61
     9be:	de b7       	in	r29, 0x3e	; 62
     9c0:	89 83       	std	Y+1, r24	; 0x01
  // Hent parameteren, vend alle bit, og skriv til lysdioderne
  // Bittene skal vendes, da HW er indrettet, 
  // s et 0 vil tnde en lysdiode
  LED_PORT = ~pattern;   
     9c2:	88 e3       	ldi	r24, 0x38	; 56
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	29 81       	ldd	r18, Y+1	; 0x01
     9c8:	20 95       	com	r18
     9ca:	fc 01       	movw	r30, r24
     9cc:	20 83       	st	Z, r18
}
     9ce:	0f 90       	pop	r0
     9d0:	cf 91       	pop	r28
     9d2:	df 91       	pop	r29
     9d4:	08 95       	ret

000009d6 <turnOnLED>:

void turnOnLED(unsigned char led_nr)
{
     9d6:	df 93       	push	r29
     9d8:	cf 93       	push	r28
     9da:	00 d0       	rcall	.+0      	; 0x9dc <turnOnLED+0x6>
     9dc:	cd b7       	in	r28, 0x3d	; 61
     9de:	de b7       	in	r29, 0x3e	; 62
     9e0:	8a 83       	std	Y+2, r24	; 0x02
// Lokal variabel
unsigned char mask;
  // Vi skal kun lave noget, hvis led_nr < 8
  if (led_nr <= MAX_LED_NR)
     9e2:	8a 81       	ldd	r24, Y+2	; 0x02
     9e4:	88 30       	cpi	r24, 0x08	; 8
     9e6:	b0 f4       	brcc	.+44     	; 0xa14 <turnOnLED+0x3e>
  {
    // Dan maske p basis af parameteren (led_nr)
    mask = ~(0b00000001 << led_nr);
     9e8:	8a 81       	ldd	r24, Y+2	; 0x02
     9ea:	28 2f       	mov	r18, r24
     9ec:	30 e0       	ldi	r19, 0x00	; 0
     9ee:	81 e0       	ldi	r24, 0x01	; 1
     9f0:	90 e0       	ldi	r25, 0x00	; 0
     9f2:	02 c0       	rjmp	.+4      	; 0x9f8 <turnOnLED+0x22>
     9f4:	88 0f       	add	r24, r24
     9f6:	99 1f       	adc	r25, r25
     9f8:	2a 95       	dec	r18
     9fa:	e2 f7       	brpl	.-8      	; 0x9f4 <turnOnLED+0x1e>
     9fc:	80 95       	com	r24
     9fe:	89 83       	std	Y+1, r24	; 0x01
    // Tnd den aktuelle lysdiode (de andre ndres ikke)
    LED_PORT = LED_PORT & mask;
     a00:	88 e3       	ldi	r24, 0x38	; 56
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	28 e3       	ldi	r18, 0x38	; 56
     a06:	30 e0       	ldi	r19, 0x00	; 0
     a08:	f9 01       	movw	r30, r18
     a0a:	30 81       	ld	r19, Z
     a0c:	29 81       	ldd	r18, Y+1	; 0x01
     a0e:	23 23       	and	r18, r19
     a10:	fc 01       	movw	r30, r24
     a12:	20 83       	st	Z, r18
  }   
}
     a14:	0f 90       	pop	r0
     a16:	0f 90       	pop	r0
     a18:	cf 91       	pop	r28
     a1a:	df 91       	pop	r29
     a1c:	08 95       	ret

00000a1e <turnOffLED>:

void turnOffLED(unsigned char led_nr)
{
     a1e:	df 93       	push	r29
     a20:	cf 93       	push	r28
     a22:	00 d0       	rcall	.+0      	; 0xa24 <turnOffLED+0x6>
     a24:	cd b7       	in	r28, 0x3d	; 61
     a26:	de b7       	in	r29, 0x3e	; 62
     a28:	8a 83       	std	Y+2, r24	; 0x02
// Lokal variabel
unsigned char mask;
  // Vi skal kun lave noget, hvis led_nr < 8
  if (led_nr <= MAX_LED_NR)
     a2a:	8a 81       	ldd	r24, Y+2	; 0x02
     a2c:	88 30       	cpi	r24, 0x08	; 8
     a2e:	a8 f4       	brcc	.+42     	; 0xa5a <turnOffLED+0x3c>
  {
    // Dan maske p basis af parameteren (led_nr)
    mask = 0b00000001 << led_nr;
     a30:	8a 81       	ldd	r24, Y+2	; 0x02
     a32:	28 2f       	mov	r18, r24
     a34:	30 e0       	ldi	r19, 0x00	; 0
     a36:	81 e0       	ldi	r24, 0x01	; 1
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	02 c0       	rjmp	.+4      	; 0xa40 <turnOffLED+0x22>
     a3c:	88 0f       	add	r24, r24
     a3e:	99 1f       	adc	r25, r25
     a40:	2a 95       	dec	r18
     a42:	e2 f7       	brpl	.-8      	; 0xa3c <turnOffLED+0x1e>
     a44:	89 83       	std	Y+1, r24	; 0x01
    // Sluk den aktuelle lysdiode (de andre ndres ikke)
    LED_PORT = LED_PORT | mask;
     a46:	88 e3       	ldi	r24, 0x38	; 56
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	28 e3       	ldi	r18, 0x38	; 56
     a4c:	30 e0       	ldi	r19, 0x00	; 0
     a4e:	f9 01       	movw	r30, r18
     a50:	30 81       	ld	r19, Z
     a52:	29 81       	ldd	r18, Y+1	; 0x01
     a54:	23 2b       	or	r18, r19
     a56:	fc 01       	movw	r30, r24
     a58:	20 83       	st	Z, r18
  }  
}
     a5a:	0f 90       	pop	r0
     a5c:	0f 90       	pop	r0
     a5e:	cf 91       	pop	r28
     a60:	df 91       	pop	r29
     a62:	08 95       	ret

00000a64 <toggleLED>:

void toggleLED(unsigned char led_nr)
{
     a64:	df 93       	push	r29
     a66:	cf 93       	push	r28
     a68:	00 d0       	rcall	.+0      	; 0xa6a <toggleLED+0x6>
     a6a:	cd b7       	in	r28, 0x3d	; 61
     a6c:	de b7       	in	r29, 0x3e	; 62
     a6e:	8a 83       	std	Y+2, r24	; 0x02
// Lokal variabel
unsigned char mask;
  // Vi skal kun lave noget, hvis led_nr < 8
  if (led_nr <= MAX_LED_NR)
     a70:	8a 81       	ldd	r24, Y+2	; 0x02
     a72:	88 30       	cpi	r24, 0x08	; 8
     a74:	a8 f4       	brcc	.+42     	; 0xaa0 <toggleLED+0x3c>
  {
    // Dan maske p basis af parameteren (led_nr)
    mask = 0b00000001 << led_nr;
     a76:	8a 81       	ldd	r24, Y+2	; 0x02
     a78:	28 2f       	mov	r18, r24
     a7a:	30 e0       	ldi	r19, 0x00	; 0
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	02 c0       	rjmp	.+4      	; 0xa86 <toggleLED+0x22>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	2a 95       	dec	r18
     a88:	e2 f7       	brpl	.-8      	; 0xa82 <toggleLED+0x1e>
     a8a:	89 83       	std	Y+1, r24	; 0x01
    // Toggle den aktuelle lysdiode (de andre ndres ikke)
    LED_PORT = LED_PORT ^ mask;
     a8c:	88 e3       	ldi	r24, 0x38	; 56
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	28 e3       	ldi	r18, 0x38	; 56
     a92:	30 e0       	ldi	r19, 0x00	; 0
     a94:	f9 01       	movw	r30, r18
     a96:	30 81       	ld	r19, Z
     a98:	29 81       	ldd	r18, Y+1	; 0x01
     a9a:	23 27       	eor	r18, r19
     a9c:	fc 01       	movw	r30, r24
     a9e:	20 83       	st	Z, r18
  }  
}
     aa0:	0f 90       	pop	r0
     aa2:	0f 90       	pop	r0
     aa4:	cf 91       	pop	r28
     aa6:	df 91       	pop	r29
     aa8:	08 95       	ret

00000aaa <LEDon>:

unsigned char LEDon(unsigned char led_nr)
{
     aaa:	df 93       	push	r29
     aac:	cf 93       	push	r28
     aae:	00 d0       	rcall	.+0      	; 0xab0 <LEDon+0x6>
     ab0:	cd b7       	in	r28, 0x3d	; 61
     ab2:	de b7       	in	r29, 0x3e	; 62
     ab4:	8a 83       	std	Y+2, r24	; 0x02
// Lokal variabel
unsigned char mask;
  // Vi skal kun lave noget, hvis led_nr < 8
  if (led_nr <= MAX_LED_NR)
     ab6:	8a 81       	ldd	r24, Y+2	; 0x02
     ab8:	88 30       	cpi	r24, 0x08	; 8
     aba:	a8 f4       	brcc	.+42     	; 0xae6 <LEDon+0x3c>
  {
    // Dan maske p basis af parameteren (led_nr)
    mask = 0b00000001 << led_nr;
     abc:	8a 81       	ldd	r24, Y+2	; 0x02
     abe:	28 2f       	mov	r18, r24
     ac0:	30 e0       	ldi	r19, 0x00	; 0
     ac2:	81 e0       	ldi	r24, 0x01	; 1
     ac4:	90 e0       	ldi	r25, 0x00	; 0
     ac6:	02 2e       	mov	r0, r18
     ac8:	02 c0       	rjmp	.+4      	; 0xace <LEDon+0x24>
     aca:	88 0f       	add	r24, r24
     acc:	99 1f       	adc	r25, r25
     ace:	0a 94       	dec	r0
     ad0:	e2 f7       	brpl	.-8      	; 0xaca <LEDon+0x20>
     ad2:	89 83       	std	Y+1, r24	; 0x01
    return (~LED_PORT & mask);
     ad4:	88 e3       	ldi	r24, 0x38	; 56
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	fc 01       	movw	r30, r24
     ada:	80 81       	ld	r24, Z
     adc:	98 2f       	mov	r25, r24
     ade:	90 95       	com	r25
     ae0:	89 81       	ldd	r24, Y+1	; 0x01
     ae2:	89 23       	and	r24, r25
     ae4:	01 c0       	rjmp	.+2      	; 0xae8 <LEDon+0x3e>
  }
  else
    return 0;   
     ae6:	80 e0       	ldi	r24, 0x00	; 0
} 
     ae8:	0f 90       	pop	r0
     aea:	0f 90       	pop	r0
     aec:	cf 91       	pop	r28
     aee:	df 91       	pop	r29
     af0:	08 95       	ret

00000af2 <LEDstatus>:

unsigned char LEDstatus()
{
     af2:	df 93       	push	r29
     af4:	cf 93       	push	r28
     af6:	cd b7       	in	r28, 0x3d	; 61
     af8:	de b7       	in	r29, 0x3e	; 62
  return (~LED_PORT);
     afa:	88 e3       	ldi	r24, 0x38	; 56
     afc:	90 e0       	ldi	r25, 0x00	; 0
     afe:	fc 01       	movw	r30, r24
     b00:	80 81       	ld	r24, Z
     b02:	80 95       	com	r24
}
     b04:	cf 91       	pop	r28
     b06:	df 91       	pop	r29
     b08:	08 95       	ret

00000b0a <InitUART>:
Parameters:
	BaudRate: Wanted Baud Rate.
	Databits: Wanted number of Data Bits.
*************************************************************************/
void InitUART(unsigned long BaudRate, unsigned char DataBit)
{
     b0a:	df 93       	push	r29
     b0c:	cf 93       	push	r28
     b0e:	cd b7       	in	r28, 0x3d	; 61
     b10:	de b7       	in	r29, 0x3e	; 62
     b12:	27 97       	sbiw	r28, 0x07	; 7
     b14:	0f b6       	in	r0, 0x3f	; 63
     b16:	f8 94       	cli
     b18:	de bf       	out	0x3e, r29	; 62
     b1a:	0f be       	out	0x3f, r0	; 63
     b1c:	cd bf       	out	0x3d, r28	; 61
     b1e:	6b 83       	std	Y+3, r22	; 0x03
     b20:	7c 83       	std	Y+4, r23	; 0x04
     b22:	8d 83       	std	Y+5, r24	; 0x05
     b24:	9e 83       	std	Y+6, r25	; 0x06
     b26:	4f 83       	std	Y+7, r20	; 0x07
unsigned int TempUBRR;

  if ((BaudRate >= 110) && (BaudRate <= 115200) && (DataBit >=5) && (DataBit <= 8))
     b28:	8b 81       	ldd	r24, Y+3	; 0x03
     b2a:	9c 81       	ldd	r25, Y+4	; 0x04
     b2c:	ad 81       	ldd	r26, Y+5	; 0x05
     b2e:	be 81       	ldd	r27, Y+6	; 0x06
     b30:	8e 36       	cpi	r24, 0x6E	; 110
     b32:	91 05       	cpc	r25, r1
     b34:	a1 05       	cpc	r26, r1
     b36:	b1 05       	cpc	r27, r1
     b38:	08 f4       	brcc	.+2      	; 0xb3c <InitUART+0x32>
     b3a:	5b c0       	rjmp	.+182    	; 0xbf2 <InitUART+0xe8>
     b3c:	8b 81       	ldd	r24, Y+3	; 0x03
     b3e:	9c 81       	ldd	r25, Y+4	; 0x04
     b40:	ad 81       	ldd	r26, Y+5	; 0x05
     b42:	be 81       	ldd	r27, Y+6	; 0x06
     b44:	81 30       	cpi	r24, 0x01	; 1
     b46:	22 ec       	ldi	r18, 0xC2	; 194
     b48:	92 07       	cpc	r25, r18
     b4a:	21 e0       	ldi	r18, 0x01	; 1
     b4c:	a2 07       	cpc	r26, r18
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	b2 07       	cpc	r27, r18
     b52:	08 f0       	brcs	.+2      	; 0xb56 <InitUART+0x4c>
     b54:	4e c0       	rjmp	.+156    	; 0xbf2 <InitUART+0xe8>
     b56:	8f 81       	ldd	r24, Y+7	; 0x07
     b58:	85 30       	cpi	r24, 0x05	; 5
     b5a:	08 f4       	brcc	.+2      	; 0xb5e <InitUART+0x54>
     b5c:	4a c0       	rjmp	.+148    	; 0xbf2 <InitUART+0xe8>
     b5e:	8f 81       	ldd	r24, Y+7	; 0x07
     b60:	89 30       	cpi	r24, 0x09	; 9
     b62:	08 f0       	brcs	.+2      	; 0xb66 <InitUART+0x5c>
     b64:	46 c0       	rjmp	.+140    	; 0xbf2 <InitUART+0xe8>
  { 
    // "Normal" clock, no multiprocessor mode (= default)
    UCSRA = 0b00100000;
     b66:	8b e2       	ldi	r24, 0x2B	; 43
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	20 e2       	ldi	r18, 0x20	; 32
     b6c:	fc 01       	movw	r30, r24
     b6e:	20 83       	st	Z, r18
    // No interrupts enabled
    // Receiver enabled
    // Transmitter enabled
    // No 9 bit operation
    UCSRB = 0b00011000;	
     b70:	8a e2       	ldi	r24, 0x2A	; 42
     b72:	90 e0       	ldi	r25, 0x00	; 0
     b74:	28 e1       	ldi	r18, 0x18	; 24
     b76:	fc 01       	movw	r30, r24
     b78:	20 83       	st	Z, r18
    // Asynchronous operation, 1 stop bit, no parity
    // Bit7 always has to be 1
    // Bit 2 and bit 1 controls the number of databits
    UCSRC = 0b10000000 | (DataBit-5)<<1;
     b7a:	80 e4       	ldi	r24, 0x40	; 64
     b7c:	90 e0       	ldi	r25, 0x00	; 0
     b7e:	2f 81       	ldd	r18, Y+7	; 0x07
     b80:	22 2f       	mov	r18, r18
     b82:	30 e0       	ldi	r19, 0x00	; 0
     b84:	25 50       	subi	r18, 0x05	; 5
     b86:	30 40       	sbci	r19, 0x00	; 0
     b88:	22 0f       	add	r18, r18
     b8a:	33 1f       	adc	r19, r19
     b8c:	20 68       	ori	r18, 0x80	; 128
     b8e:	fc 01       	movw	r30, r24
     b90:	20 83       	st	Z, r18
    // Set Baud Rate according to the parameter BaudRate:
    // Select Baud Rate (first store "UBRRH--UBRRL" in local 16-bit variable,
    //                   then write the two 8-bit registers separately):
    TempUBRR = XTAL/(16*BaudRate) - 1;
     b92:	8b 81       	ldd	r24, Y+3	; 0x03
     b94:	9c 81       	ldd	r25, Y+4	; 0x04
     b96:	ad 81       	ldd	r26, Y+5	; 0x05
     b98:	be 81       	ldd	r27, Y+6	; 0x06
     b9a:	88 0f       	add	r24, r24
     b9c:	99 1f       	adc	r25, r25
     b9e:	aa 1f       	adc	r26, r26
     ba0:	bb 1f       	adc	r27, r27
     ba2:	88 0f       	add	r24, r24
     ba4:	99 1f       	adc	r25, r25
     ba6:	aa 1f       	adc	r26, r26
     ba8:	bb 1f       	adc	r27, r27
     baa:	88 0f       	add	r24, r24
     bac:	99 1f       	adc	r25, r25
     bae:	aa 1f       	adc	r26, r26
     bb0:	bb 1f       	adc	r27, r27
     bb2:	88 0f       	add	r24, r24
     bb4:	99 1f       	adc	r25, r25
     bb6:	aa 1f       	adc	r26, r26
     bb8:	bb 1f       	adc	r27, r27
     bba:	9c 01       	movw	r18, r24
     bbc:	ad 01       	movw	r20, r26
     bbe:	80 e0       	ldi	r24, 0x00	; 0
     bc0:	90 e4       	ldi	r25, 0x40	; 64
     bc2:	a8 e3       	ldi	r26, 0x38	; 56
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	bc 01       	movw	r22, r24
     bc8:	cd 01       	movw	r24, r26
     bca:	0e 94 3c 10 	call	0x2078	; 0x2078 <__udivmodsi4>
     bce:	da 01       	movw	r26, r20
     bd0:	c9 01       	movw	r24, r18
     bd2:	01 97       	sbiw	r24, 0x01	; 1
     bd4:	9a 83       	std	Y+2, r25	; 0x02
     bd6:	89 83       	std	Y+1, r24	; 0x01
    // Write upper part of UBRR
    UBRRH = TempUBRR >> 8;
     bd8:	80 e4       	ldi	r24, 0x40	; 64
     bda:	90 e0       	ldi	r25, 0x00	; 0
     bdc:	29 81       	ldd	r18, Y+1	; 0x01
     bde:	3a 81       	ldd	r19, Y+2	; 0x02
     be0:	23 2f       	mov	r18, r19
     be2:	33 27       	eor	r19, r19
     be4:	fc 01       	movw	r30, r24
     be6:	20 83       	st	Z, r18
    // Write lower part of UBRR
    UBRRL = TempUBRR;
     be8:	89 e2       	ldi	r24, 0x29	; 41
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	29 81       	ldd	r18, Y+1	; 0x01
     bee:	fc 01       	movw	r30, r24
     bf0:	20 83       	st	Z, r18
  }  
}
     bf2:	27 96       	adiw	r28, 0x07	; 7
     bf4:	0f b6       	in	r0, 0x3f	; 63
     bf6:	f8 94       	cli
     bf8:	de bf       	out	0x3e, r29	; 62
     bfa:	0f be       	out	0x3f, r0	; 63
     bfc:	cd bf       	out	0x3d, r28	; 61
     bfe:	cf 91       	pop	r28
     c00:	df 91       	pop	r29
     c02:	08 95       	ret

00000c04 <CharReady>:
/*************************************************************************
  Returns 0 (FALSE), if the UART has NOT received a new character.
  Returns value <> 0 (TRUE), if the UART HAS received a new character.
*************************************************************************/
unsigned char CharReady()
{
     c04:	df 93       	push	r29
     c06:	cf 93       	push	r28
     c08:	cd b7       	in	r28, 0x3d	; 61
     c0a:	de b7       	in	r29, 0x3e	; 62
   return UCSRA & (1<<7);
     c0c:	8b e2       	ldi	r24, 0x2B	; 43
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	fc 01       	movw	r30, r24
     c12:	80 81       	ld	r24, Z
     c14:	80 78       	andi	r24, 0x80	; 128
}
     c16:	cf 91       	pop	r28
     c18:	df 91       	pop	r29
     c1a:	08 95       	ret

00000c1c <ReadChar>:
/*************************************************************************
Awaits new character received.
Then this character is returned.
*************************************************************************/
char ReadChar()
{
     c1c:	df 93       	push	r29
     c1e:	cf 93       	push	r28
     c20:	cd b7       	in	r28, 0x3d	; 61
     c22:	de b7       	in	r29, 0x3e	; 62
  // Wait for new character received
  while ( (UCSRA & (1<<7)) == 0 )
     c24:	00 00       	nop
     c26:	8b e2       	ldi	r24, 0x2B	; 43
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	fc 01       	movw	r30, r24
     c2c:	80 81       	ld	r24, Z
     c2e:	88 23       	and	r24, r24
     c30:	d4 f7       	brge	.-12     	; 0xc26 <ReadChar+0xa>
  {}                        
  // Then return it
  return UDR;
     c32:	8c e2       	ldi	r24, 0x2C	; 44
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	fc 01       	movw	r30, r24
     c38:	80 81       	ld	r24, Z
}
     c3a:	cf 91       	pop	r28
     c3c:	df 91       	pop	r29
     c3e:	08 95       	ret

00000c40 <SendChar>:
Then it send the character.
Parameter :
	Ch : Character for sending. 
*************************************************************************/
void SendChar(char Ch)
{
     c40:	df 93       	push	r29
     c42:	cf 93       	push	r28
     c44:	0f 92       	push	r0
     c46:	cd b7       	in	r28, 0x3d	; 61
     c48:	de b7       	in	r29, 0x3e	; 62
     c4a:	89 83       	std	Y+1, r24	; 0x01
  // Wait for transmitter register empty (ready for new character)
  while ( (UCSRA & (1<<5)) == 0 )
     c4c:	00 00       	nop
     c4e:	8b e2       	ldi	r24, 0x2B	; 43
     c50:	90 e0       	ldi	r25, 0x00	; 0
     c52:	fc 01       	movw	r30, r24
     c54:	80 81       	ld	r24, Z
     c56:	88 2f       	mov	r24, r24
     c58:	90 e0       	ldi	r25, 0x00	; 0
     c5a:	80 72       	andi	r24, 0x20	; 32
     c5c:	90 70       	andi	r25, 0x00	; 0
     c5e:	00 97       	sbiw	r24, 0x00	; 0
     c60:	b1 f3       	breq	.-20     	; 0xc4e <SendChar+0xe>
  {}
  // Then send the character
  UDR = Ch;
     c62:	8c e2       	ldi	r24, 0x2C	; 44
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	29 81       	ldd	r18, Y+1	; 0x01
     c68:	fc 01       	movw	r30, r24
     c6a:	20 83       	st	Z, r18
}
     c6c:	0f 90       	pop	r0
     c6e:	cf 91       	pop	r28
     c70:	df 91       	pop	r29
     c72:	08 95       	ret

00000c74 <SendString>:
Sends 0-terminated string.
Parameter:
   String: Pointer to the string. 
*************************************************************************/
void SendString(char* String)
{
     c74:	df 93       	push	r29
     c76:	cf 93       	push	r28
     c78:	00 d0       	rcall	.+0      	; 0xc7a <SendString+0x6>
     c7a:	cd b7       	in	r28, 0x3d	; 61
     c7c:	de b7       	in	r29, 0x3e	; 62
     c7e:	9a 83       	std	Y+2, r25	; 0x02
     c80:	89 83       	std	Y+1, r24	; 0x01
  // Repeat untill zero-termination
  while (*String != 0)
     c82:	0b c0       	rjmp	.+22     	; 0xc9a <SendString+0x26>
  {
    // Send the character pointed to by "String"
    SendChar(*String);
     c84:	89 81       	ldd	r24, Y+1	; 0x01
     c86:	9a 81       	ldd	r25, Y+2	; 0x02
     c88:	fc 01       	movw	r30, r24
     c8a:	80 81       	ld	r24, Z
     c8c:	0e 94 20 06 	call	0xc40	; 0xc40 <SendChar>
    // Advance the pointer one step
    String++;
     c90:	89 81       	ldd	r24, Y+1	; 0x01
     c92:	9a 81       	ldd	r25, Y+2	; 0x02
     c94:	01 96       	adiw	r24, 0x01	; 1
     c96:	9a 83       	std	Y+2, r25	; 0x02
     c98:	89 83       	std	Y+1, r24	; 0x01
   String: Pointer to the string. 
*************************************************************************/
void SendString(char* String)
{
  // Repeat untill zero-termination
  while (*String != 0)
     c9a:	89 81       	ldd	r24, Y+1	; 0x01
     c9c:	9a 81       	ldd	r25, Y+2	; 0x02
     c9e:	fc 01       	movw	r30, r24
     ca0:	80 81       	ld	r24, Z
     ca2:	88 23       	and	r24, r24
     ca4:	79 f7       	brne	.-34     	; 0xc84 <SendString+0x10>
    // Send the character pointed to by "String"
    SendChar(*String);
    // Advance the pointer one step
    String++;
  }
}
     ca6:	0f 90       	pop	r0
     ca8:	0f 90       	pop	r0
     caa:	cf 91       	pop	r28
     cac:	df 91       	pop	r29
     cae:	08 95       	ret

00000cb0 <SendInteger>:
Makes use of the C standard library <stdlib.h>.
Parameter:
      Number: The integer to be converted and send. 
*************************************************************************/
void SendInteger(int Number)
{
     cb0:	df 93       	push	r29
     cb2:	cf 93       	push	r28
     cb4:	cd b7       	in	r28, 0x3d	; 61
     cb6:	de b7       	in	r29, 0x3e	; 62
     cb8:	29 97       	sbiw	r28, 0x09	; 9
     cba:	0f b6       	in	r0, 0x3f	; 63
     cbc:	f8 94       	cli
     cbe:	de bf       	out	0x3e, r29	; 62
     cc0:	0f be       	out	0x3f, r0	; 63
     cc2:	cd bf       	out	0x3d, r28	; 61
     cc4:	99 87       	std	Y+9, r25	; 0x09
     cc6:	88 87       	std	Y+8, r24	; 0x08
char array[7];
  // Convert the integer to an ASCII string (array), radix = 10 
  itoa(Number, array, 10);
     cc8:	88 85       	ldd	r24, Y+8	; 0x08
     cca:	99 85       	ldd	r25, Y+9	; 0x09
     ccc:	9e 01       	movw	r18, r28
     cce:	2f 5f       	subi	r18, 0xFF	; 255
     cd0:	3f 4f       	sbci	r19, 0xFF	; 255
     cd2:	b9 01       	movw	r22, r18
     cd4:	4a e0       	ldi	r20, 0x0A	; 10
     cd6:	50 e0       	ldi	r21, 0x00	; 0
     cd8:	0e 94 95 10 	call	0x212a	; 0x212a <itoa>
  // - then send the string
  SendString(array);
     cdc:	ce 01       	movw	r24, r28
     cde:	01 96       	adiw	r24, 0x01	; 1
     ce0:	0e 94 3a 06 	call	0xc74	; 0xc74 <SendString>
}
     ce4:	29 96       	adiw	r28, 0x09	; 9
     ce6:	0f b6       	in	r0, 0x3f	; 63
     ce8:	f8 94       	cli
     cea:	de bf       	out	0x3e, r29	; 62
     cec:	0f be       	out	0x3f, r0	; 63
     cee:	cd bf       	out	0x3d, r28	; 61
     cf0:	cf 91       	pop	r28
     cf2:	df 91       	pop	r29
     cf4:	08 95       	ret

00000cf6 <ir_init>:
INPUT_STATE input_state;

bool first_start_bit;

void ir_init()
{
     cf6:	df 93       	push	r29
     cf8:	cf 93       	push	r28
     cfa:	cd b7       	in	r28, 0x3d	; 61
     cfc:	de b7       	in	r29, 0x3e	; 62
	//Setup interrupt	
	if(INPUT_INTERRUPT == INT0)
	{
		//Selects INT0 interrupt as falling edge
		MCUCR |= 0 << 0;
     cfe:	85 e5       	ldi	r24, 0x55	; 85
     d00:	90 e0       	ldi	r25, 0x00	; 0
     d02:	25 e5       	ldi	r18, 0x55	; 85
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	f9 01       	movw	r30, r18
     d08:	20 81       	ld	r18, Z
     d0a:	fc 01       	movw	r30, r24
     d0c:	20 83       	st	Z, r18
		MCUCR |= 1 << 1;
     d0e:	85 e5       	ldi	r24, 0x55	; 85
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	25 e5       	ldi	r18, 0x55	; 85
     d14:	30 e0       	ldi	r19, 0x00	; 0
     d16:	f9 01       	movw	r30, r18
     d18:	20 81       	ld	r18, Z
     d1a:	22 60       	ori	r18, 0x02	; 2
     d1c:	fc 01       	movw	r30, r24
     d1e:	20 83       	st	Z, r18
	}
	
	//Enable interrupt
	ENABLE_INPUT_INTERRUPT;
     d20:	8b e5       	ldi	r24, 0x5B	; 91
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	2b e5       	ldi	r18, 0x5B	; 91
     d26:	30 e0       	ldi	r19, 0x00	; 0
     d28:	f9 01       	movw	r30, r18
     d2a:	20 81       	ld	r18, Z
     d2c:	20 64       	ori	r18, 0x40	; 64
     d2e:	fc 01       	movw	r30, r24
     d30:	20 83       	st	Z, r18
	first_start_bit = true;
     d32:	81 e0       	ldi	r24, 0x01	; 1
     d34:	80 93 ea 01 	sts	0x01EA, r24
	
	//Setup Timer0
	//Prescaler 64
	// Normal mode
	// Normal compare mode
	TCCR0 = 0b00000011;
     d38:	83 e5       	ldi	r24, 0x53	; 83
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	23 e0       	ldi	r18, 0x03	; 3
     d3e:	fc 01       	movw	r30, r24
     d40:	20 83       	st	Z, r18
	
#if defined (LED_DEBUG) || defined(PRINT_LED_DEBUG) || defined(TIMER_LED_DEBUG)
	initLEDport(led);
     d42:	80 91 e4 01 	lds	r24, 0x01E4
     d46:	0e 94 c6 04 	call	0x98c	; 0x98c <initLEDport>
	led++;
     d4a:	80 91 e4 01 	lds	r24, 0x01E4
     d4e:	8f 5f       	subi	r24, 0xFF	; 255
     d50:	80 93 e4 01 	sts	0x01E4, r24
	writeLEDpattern(led);
     d54:	80 91 e4 01 	lds	r24, 0x01E4
     d58:	0e 94 db 04 	call	0x9b6	; 0x9b6 <writeLEDpattern>
	led = 0;
     d5c:	10 92 e4 01 	sts	0x01E4, r1
#endif
}
     d60:	cf 91       	pop	r28
     d62:	df 91       	pop	r29
     d64:	08 95       	ret

00000d66 <ir_receive>:

void ir_receive(IR_TRANSMISION_DATA_S* _ir_data)
{
     d66:	df 93       	push	r29
     d68:	cf 93       	push	r28
     d6a:	00 d0       	rcall	.+0      	; 0xd6c <ir_receive+0x6>
     d6c:	cd b7       	in	r28, 0x3d	; 61
     d6e:	de b7       	in	r29, 0x3e	; 62
     d70:	9a 83       	std	Y+2, r25	; 0x02
     d72:	89 83       	std	Y+1, r24	; 0x01
	//Tjek for invalid data first
	*_ir_data = ir_data;
     d74:	89 81       	ldd	r24, Y+1	; 0x01
     d76:	9a 81       	ldd	r25, Y+2	; 0x02
     d78:	27 ee       	ldi	r18, 0xE7	; 231
     d7a:	31 e0       	ldi	r19, 0x01	; 1
     d7c:	43 e0       	ldi	r20, 0x03	; 3
     d7e:	f9 01       	movw	r30, r18
     d80:	00 80       	ld	r0, Z
     d82:	2f 5f       	subi	r18, 0xFF	; 255
     d84:	3f 4f       	sbci	r19, 0xFF	; 255
     d86:	fc 01       	movw	r30, r24
     d88:	00 82       	st	Z, r0
     d8a:	01 96       	adiw	r24, 0x01	; 1
     d8c:	41 50       	subi	r20, 0x01	; 1
     d8e:	44 23       	and	r20, r20
     d90:	b1 f7       	brne	.-20     	; 0xd7e <ir_receive+0x18>
}
     d92:	0f 90       	pop	r0
     d94:	0f 90       	pop	r0
     d96:	cf 91       	pop	r28
     d98:	df 91       	pop	r29
     d9a:	08 95       	ret

00000d9c <__vector_1>:

//Input interrupt
ISR (INT0_vect)
{
     d9c:	1f 92       	push	r1
     d9e:	0f 92       	push	r0
     da0:	0f b6       	in	r0, 0x3f	; 63
     da2:	0f 92       	push	r0
     da4:	11 24       	eor	r1, r1
     da6:	2f 93       	push	r18
     da8:	3f 93       	push	r19
     daa:	4f 93       	push	r20
     dac:	5f 93       	push	r21
     dae:	6f 93       	push	r22
     db0:	7f 93       	push	r23
     db2:	8f 93       	push	r24
     db4:	9f 93       	push	r25
     db6:	af 93       	push	r26
     db8:	bf 93       	push	r27
     dba:	ef 93       	push	r30
     dbc:	ff 93       	push	r31
     dbe:	df 93       	push	r29
     dc0:	cf 93       	push	r28
     dc2:	00 d0       	rcall	.+0      	; 0xdc4 <__vector_1+0x28>
     dc4:	cd b7       	in	r28, 0x3d	; 61
     dc6:	de b7       	in	r29, 0x3e	; 62
	int bit_time;
	if(first_start_bit==true)
     dc8:	80 91 ea 01 	lds	r24, 0x01EA
     dcc:	88 23       	and	r24, r24
     dce:	c9 f0       	breq	.+50     	; 0xe02 <__vector_1+0x66>
	{
		TIMER0_COUNT_REG = 0;
     dd0:	82 e5       	ldi	r24, 0x52	; 82
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	fc 01       	movw	r30, r24
     dd6:	10 82       	st	Z, r1
		CLEAR_TIMER0_OVERFLOW_FLAG;
     dd8:	88 e5       	ldi	r24, 0x58	; 88
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	28 e5       	ldi	r18, 0x58	; 88
     dde:	30 e0       	ldi	r19, 0x00	; 0
     de0:	f9 01       	movw	r30, r18
     de2:	20 81       	ld	r18, Z
     de4:	21 60       	ori	r18, 0x01	; 1
     de6:	fc 01       	movw	r30, r24
     de8:	20 83       	st	Z, r18
		ENABLE_TIMER0_OVERFLOW_INT;
     dea:	89 e5       	ldi	r24, 0x59	; 89
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	29 e5       	ldi	r18, 0x59	; 89
     df0:	30 e0       	ldi	r19, 0x00	; 0
     df2:	f9 01       	movw	r30, r18
     df4:	20 81       	ld	r18, Z
     df6:	21 60       	ori	r18, 0x01	; 1
     df8:	fc 01       	movw	r30, r24
     dfa:	20 83       	st	Z, r18
		first_start_bit = false;
     dfc:	10 92 ea 01 	sts	0x01EA, r1
     e00:	6d c0       	rjmp	.+218    	; 0xedc <__vector_1+0x140>
	}
	else{
		bit_time = TIMER0_COUNT_REG;
     e02:	82 e5       	ldi	r24, 0x52	; 82
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	fc 01       	movw	r30, r24
     e08:	80 81       	ld	r24, Z
     e0a:	88 2f       	mov	r24, r24
     e0c:	90 e0       	ldi	r25, 0x00	; 0
     e0e:	9a 83       	std	Y+2, r25	; 0x02
     e10:	89 83       	std	Y+1, r24	; 0x01
		TIMER0_COUNT_REG = 0;
     e12:	82 e5       	ldi	r24, 0x52	; 82
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	fc 01       	movw	r30, r24
     e18:	10 82       	st	Z, r1
		DISABL_TIMER0_OVERFLOW_INT;
     e1a:	89 e5       	ldi	r24, 0x59	; 89
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	29 e5       	ldi	r18, 0x59	; 89
     e20:	30 e0       	ldi	r19, 0x00	; 0
     e22:	f9 01       	movw	r30, r18
     e24:	20 81       	ld	r18, Z
     e26:	2e 7f       	andi	r18, 0xFE	; 254
     e28:	fc 01       	movw	r30, r24
     e2a:	20 83       	st	Z, r18
		half_bit_time = bit_time/2;
     e2c:	89 81       	ldd	r24, Y+1	; 0x01
     e2e:	9a 81       	ldd	r25, Y+2	; 0x02
     e30:	99 23       	and	r25, r25
     e32:	0c f4       	brge	.+2      	; 0xe36 <__vector_1+0x9a>
     e34:	01 96       	adiw	r24, 0x01	; 1
     e36:	95 95       	asr	r25
     e38:	87 95       	ror	r24
     e3a:	90 93 ee 01 	sts	0x01EE, r25
     e3e:	80 93 ed 01 	sts	0x01ED, r24
		three_quarter_bit_time = (bit_time/4.0*3.0);
     e42:	89 81       	ldd	r24, Y+1	; 0x01
     e44:	9a 81       	ldd	r25, Y+2	; 0x02
     e46:	aa 27       	eor	r26, r26
     e48:	97 fd       	sbrc	r25, 7
     e4a:	a0 95       	com	r26
     e4c:	ba 2f       	mov	r27, r26
     e4e:	bc 01       	movw	r22, r24
     e50:	cd 01       	movw	r24, r26
     e52:	0e 94 a0 0d 	call	0x1b40	; 0x1b40 <__floatsisf>
     e56:	dc 01       	movw	r26, r24
     e58:	cb 01       	movw	r24, r22
     e5a:	bc 01       	movw	r22, r24
     e5c:	cd 01       	movw	r24, r26
     e5e:	20 e0       	ldi	r18, 0x00	; 0
     e60:	30 e0       	ldi	r19, 0x00	; 0
     e62:	40 e8       	ldi	r20, 0x80	; 128
     e64:	50 e4       	ldi	r21, 0x40	; 64
     e66:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <__divsf3>
     e6a:	dc 01       	movw	r26, r24
     e6c:	cb 01       	movw	r24, r22
     e6e:	bc 01       	movw	r22, r24
     e70:	cd 01       	movw	r24, r26
     e72:	20 e0       	ldi	r18, 0x00	; 0
     e74:	30 e0       	ldi	r19, 0x00	; 0
     e76:	40 e4       	ldi	r20, 0x40	; 64
     e78:	50 e4       	ldi	r21, 0x40	; 64
     e7a:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__mulsf3>
     e7e:	dc 01       	movw	r26, r24
     e80:	cb 01       	movw	r24, r22
     e82:	bc 01       	movw	r22, r24
     e84:	cd 01       	movw	r24, r26
     e86:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__fixsfsi>
     e8a:	dc 01       	movw	r26, r24
     e8c:	cb 01       	movw	r24, r22
     e8e:	90 93 f0 01 	sts	0x01F0, r25
     e92:	80 93 ef 01 	sts	0x01EF, r24

		TIMER0_COMP_REG = three_quarter_bit_time;
     e96:	8c e5       	ldi	r24, 0x5C	; 92
     e98:	90 e0       	ldi	r25, 0x00	; 0
     e9a:	20 91 ef 01 	lds	r18, 0x01EF
     e9e:	30 91 f0 01 	lds	r19, 0x01F0
     ea2:	fc 01       	movw	r30, r24
     ea4:	20 83       	st	Z, r18
		meaurering_count = 0;
     ea6:	10 92 f3 01 	sts	0x01F3, r1
     eaa:	10 92 f2 01 	sts	0x01F2, r1
		input_state = FIRST_MEASURMENTS;
     eae:	10 92 ec 01 	sts	0x01EC, r1
		ENABLE_TIMER0_COMP_INT;
     eb2:	89 e5       	ldi	r24, 0x59	; 89
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	29 e5       	ldi	r18, 0x59	; 89
     eb8:	30 e0       	ldi	r19, 0x00	; 0
     eba:	f9 01       	movw	r30, r18
     ebc:	20 81       	ld	r18, Z
     ebe:	22 60       	ori	r18, 0x02	; 2
     ec0:	fc 01       	movw	r30, r24
     ec2:	20 83       	st	Z, r18
		DISABLE_INPUT_INTERRUPT;
     ec4:	8b e5       	ldi	r24, 0x5B	; 91
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	2b e5       	ldi	r18, 0x5B	; 91
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	f9 01       	movw	r30, r18
     ece:	20 81       	ld	r18, Z
     ed0:	20 78       	andi	r18, 0x80	; 128
     ed2:	fc 01       	movw	r30, r24
     ed4:	20 83       	st	Z, r18
		first_start_bit = true;
     ed6:	81 e0       	ldi	r24, 0x01	; 1
     ed8:	80 93 ea 01 	sts	0x01EA, r24
	SendString("\n\rTimer count register: ");
	SendInteger(bit_time));
	SendString("\n\r");
#endif
	}
}
     edc:	0f 90       	pop	r0
     ede:	0f 90       	pop	r0
     ee0:	cf 91       	pop	r28
     ee2:	df 91       	pop	r29
     ee4:	ff 91       	pop	r31
     ee6:	ef 91       	pop	r30
     ee8:	bf 91       	pop	r27
     eea:	af 91       	pop	r26
     eec:	9f 91       	pop	r25
     eee:	8f 91       	pop	r24
     ef0:	7f 91       	pop	r23
     ef2:	6f 91       	pop	r22
     ef4:	5f 91       	pop	r21
     ef6:	4f 91       	pop	r20
     ef8:	3f 91       	pop	r19
     efa:	2f 91       	pop	r18
     efc:	0f 90       	pop	r0
     efe:	0f be       	out	0x3f, r0	; 63
     f00:	0f 90       	pop	r0
     f02:	1f 90       	pop	r1
     f04:	18 95       	reti

00000f06 <__vector_10>:

ISR (TIMER0_COMP_vect)
{
     f06:	1f 92       	push	r1
     f08:	0f 92       	push	r0
     f0a:	0f b6       	in	r0, 0x3f	; 63
     f0c:	0f 92       	push	r0
     f0e:	11 24       	eor	r1, r1
     f10:	2f 93       	push	r18
     f12:	3f 93       	push	r19
     f14:	4f 93       	push	r20
     f16:	5f 93       	push	r21
     f18:	6f 93       	push	r22
     f1a:	7f 93       	push	r23
     f1c:	8f 93       	push	r24
     f1e:	9f 93       	push	r25
     f20:	af 93       	push	r26
     f22:	bf 93       	push	r27
     f24:	ef 93       	push	r30
     f26:	ff 93       	push	r31
     f28:	df 93       	push	r29
     f2a:	cf 93       	push	r28
     f2c:	00 d0       	rcall	.+0      	; 0xf2e <__vector_10+0x28>
     f2e:	cd b7       	in	r28, 0x3d	; 61
     f30:	de b7       	in	r29, 0x3e	; 62
	if(meaurering_count >= 0 && meaurering_count < NUMBER_OF_MEASURINGS)
     f32:	80 91 f2 01 	lds	r24, 0x01F2
     f36:	90 91 f3 01 	lds	r25, 0x01F3
     f3a:	99 23       	and	r25, r25
     f3c:	0c f4       	brge	.+2      	; 0xf40 <__vector_10+0x3a>
     f3e:	2a c1       	rjmp	.+596    	; 0x1194 <__vector_10+0x28e>
     f40:	80 91 f2 01 	lds	r24, 0x01F2
     f44:	90 91 f3 01 	lds	r25, 0x01F3
     f48:	88 31       	cpi	r24, 0x18	; 24
     f4a:	91 05       	cpc	r25, r1
     f4c:	0c f0       	brlt	.+2      	; 0xf50 <__vector_10+0x4a>
     f4e:	22 c1       	rjmp	.+580    	; 0x1194 <__vector_10+0x28e>
	{
		TIMER0_COUNT_REG = 0;
     f50:	82 e5       	ldi	r24, 0x52	; 82
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	fc 01       	movw	r30, r24
     f56:	10 82       	st	Z, r1
		switch(input_state)
     f58:	80 91 ec 01 	lds	r24, 0x01EC
     f5c:	88 2f       	mov	r24, r24
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	81 30       	cpi	r24, 0x01	; 1
     f62:	91 05       	cpc	r25, r1
     f64:	a1 f1       	breq	.+104    	; 0xfce <__vector_10+0xc8>
     f66:	82 30       	cpi	r24, 0x02	; 2
     f68:	91 05       	cpc	r25, r1
     f6a:	1c f4       	brge	.+6      	; 0xf72 <__vector_10+0x6c>
     f6c:	00 97       	sbiw	r24, 0x00	; 0
     f6e:	51 f0       	breq	.+20     	; 0xf84 <__vector_10+0x7e>
				}
				ENABLE_INPUT_INTERRUPT;
				DISABLE_TIMER0_COMP_INT;
				break;
			default:
				break;
     f70:	11 c1       	rjmp	.+546    	; 0x1194 <__vector_10+0x28e>
ISR (TIMER0_COMP_vect)
{
	if(meaurering_count >= 0 && meaurering_count < NUMBER_OF_MEASURINGS)
	{
		TIMER0_COUNT_REG = 0;
		switch(input_state)
     f72:	82 30       	cpi	r24, 0x02	; 2
     f74:	91 05       	cpc	r25, r1
     f76:	09 f4       	brne	.+2      	; 0xf7a <__vector_10+0x74>
     f78:	47 c0       	rjmp	.+142    	; 0x1008 <__vector_10+0x102>
     f7a:	83 30       	cpi	r24, 0x03	; 3
     f7c:	91 05       	cpc	r25, r1
     f7e:	09 f4       	brne	.+2      	; 0xf82 <__vector_10+0x7c>
     f80:	e4 c0       	rjmp	.+456    	; 0x114a <__vector_10+0x244>
				}
				ENABLE_INPUT_INTERRUPT;
				DISABLE_TIMER0_COMP_INT;
				break;
			default:
				break;
     f82:	08 c1       	rjmp	.+528    	; 0x1194 <__vector_10+0x28e>
	{
		TIMER0_COUNT_REG = 0;
		switch(input_state)
		{
			case FIRST_MEASURMENTS:
				TIMER0_COMP_REG = half_bit_time;
     f84:	8c e5       	ldi	r24, 0x5C	; 92
     f86:	90 e0       	ldi	r25, 0x00	; 0
     f88:	20 91 ed 01 	lds	r18, 0x01ED
     f8c:	30 91 ee 01 	lds	r19, 0x01EE
     f90:	fc 01       	movw	r30, r24
     f92:	20 83       	st	Z, r18
				zero_value_bit = INPUT_PIN;
     f94:	80 e3       	ldi	r24, 0x30	; 48
     f96:	90 e0       	ldi	r25, 0x00	; 0
     f98:	fc 01       	movw	r30, r24
     f9a:	80 81       	ld	r24, Z
     f9c:	88 2f       	mov	r24, r24
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	84 70       	andi	r24, 0x04	; 4
     fa2:	90 70       	andi	r25, 0x00	; 0
     fa4:	80 95       	com	r24
     fa6:	90 95       	com	r25
     fa8:	21 e0       	ldi	r18, 0x01	; 1
     faa:	00 97       	sbiw	r24, 0x00	; 0
     fac:	09 f4       	brne	.+2      	; 0xfb0 <__vector_10+0xaa>
     fae:	20 e0       	ldi	r18, 0x00	; 0
     fb0:	20 93 f1 01 	sts	0x01F1, r18
				meaurering_count++;
     fb4:	80 91 f2 01 	lds	r24, 0x01F2
     fb8:	90 91 f3 01 	lds	r25, 0x01F3
     fbc:	01 96       	adiw	r24, 0x01	; 1
     fbe:	90 93 f3 01 	sts	0x01F3, r25
     fc2:	80 93 f2 01 	sts	0x01F2, r24
				input_state = ONE_BIT;
     fc6:	82 e0       	ldi	r24, 0x02	; 2
     fc8:	80 93 ec 01 	sts	0x01EC, r24
				break;
     fcc:	e3 c0       	rjmp	.+454    	; 0x1194 <__vector_10+0x28e>
			case ZERO_BIT:
				zero_value_bit = INPUT_PIN;
     fce:	80 e3       	ldi	r24, 0x30	; 48
     fd0:	90 e0       	ldi	r25, 0x00	; 0
     fd2:	fc 01       	movw	r30, r24
     fd4:	80 81       	ld	r24, Z
     fd6:	88 2f       	mov	r24, r24
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	84 70       	andi	r24, 0x04	; 4
     fdc:	90 70       	andi	r25, 0x00	; 0
     fde:	80 95       	com	r24
     fe0:	90 95       	com	r25
     fe2:	21 e0       	ldi	r18, 0x01	; 1
     fe4:	00 97       	sbiw	r24, 0x00	; 0
     fe6:	09 f4       	brne	.+2      	; 0xfea <__vector_10+0xe4>
     fe8:	20 e0       	ldi	r18, 0x00	; 0
     fea:	20 93 f1 01 	sts	0x01F1, r18
				meaurering_count++;
     fee:	80 91 f2 01 	lds	r24, 0x01F2
     ff2:	90 91 f3 01 	lds	r25, 0x01F3
     ff6:	01 96       	adiw	r24, 0x01	; 1
     ff8:	90 93 f3 01 	sts	0x01F3, r25
     ffc:	80 93 f2 01 	sts	0x01F2, r24
				input_state = ONE_BIT;
    1000:	82 e0       	ldi	r24, 0x02	; 2
    1002:	80 93 ec 01 	sts	0x01EC, r24
				break;
    1006:	c6 c0       	rjmp	.+396    	; 0x1194 <__vector_10+0x28e>
			case ONE_BIT:
				one_value_bit = INPUT_PIN;
    1008:	80 e3       	ldi	r24, 0x30	; 48
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	fc 01       	movw	r30, r24
    100e:	80 81       	ld	r24, Z
    1010:	88 2f       	mov	r24, r24
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	84 70       	andi	r24, 0x04	; 4
    1016:	90 70       	andi	r25, 0x00	; 0
    1018:	80 95       	com	r24
    101a:	90 95       	com	r25
    101c:	21 e0       	ldi	r18, 0x01	; 1
    101e:	00 97       	sbiw	r24, 0x00	; 0
    1020:	09 f4       	brne	.+2      	; 0x1024 <__vector_10+0x11e>
    1022:	20 e0       	ldi	r18, 0x00	; 0
    1024:	20 93 eb 01 	sts	0x01EB, r18
				if(zero_value_bit != one_value_bit)
    1028:	90 91 f1 01 	lds	r25, 0x01F1
    102c:	80 91 eb 01 	lds	r24, 0x01EB
    1030:	98 17       	cp	r25, r24
    1032:	09 f4       	brne	.+2      	; 0x1036 <__vector_10+0x130>
    1034:	5d c0       	rjmp	.+186    	; 0x10f0 <__vector_10+0x1ea>
				{
					int temp = meaurering_count/2;
    1036:	80 91 f2 01 	lds	r24, 0x01F2
    103a:	90 91 f3 01 	lds	r25, 0x01F3
    103e:	99 23       	and	r25, r25
    1040:	0c f4       	brge	.+2      	; 0x1044 <__vector_10+0x13e>
    1042:	01 96       	adiw	r24, 0x01	; 1
    1044:	95 95       	asr	r25
    1046:	87 95       	ror	r24
    1048:	9a 83       	std	Y+2, r25	; 0x02
    104a:	89 83       	std	Y+1, r24	; 0x01
					if(temp == 0)
    104c:	89 81       	ldd	r24, Y+1	; 0x01
    104e:	9a 81       	ldd	r25, Y+2	; 0x02
    1050:	00 97       	sbiw	r24, 0x00	; 0
    1052:	29 f4       	brne	.+10     	; 0x105e <__vector_10+0x158>
					{
						ir_data.hold_bit = one_value_bit;
    1054:	80 91 eb 01 	lds	r24, 0x01EB
    1058:	80 93 e9 01 	sts	0x01E9, r24
					}
					else
					{
						if (*ir_error_msg != NULL)
						{
							ir_error_msg("\n\rToo many bytes received\n\r");
    105c:	5a c0       	rjmp	.+180    	; 0x1112 <__vector_10+0x20c>
					int temp = meaurering_count/2;
					if(temp == 0)
					{
						ir_data.hold_bit = one_value_bit;
					}
					else if(temp <= 5 && temp > 0)
    105e:	89 81       	ldd	r24, Y+1	; 0x01
    1060:	9a 81       	ldd	r25, Y+2	; 0x02
    1062:	86 30       	cpi	r24, 0x06	; 6
    1064:	91 05       	cpc	r25, r1
    1066:	b4 f4       	brge	.+44     	; 0x1094 <__vector_10+0x18e>
    1068:	89 81       	ldd	r24, Y+1	; 0x01
    106a:	9a 81       	ldd	r25, Y+2	; 0x02
    106c:	18 16       	cp	r1, r24
    106e:	19 06       	cpc	r1, r25
    1070:	8c f4       	brge	.+34     	; 0x1094 <__vector_10+0x18e>
					{
						ir_data.adr |= one_value_bit << temp;
    1072:	80 91 e7 01 	lds	r24, 0x01E7
    1076:	28 2f       	mov	r18, r24
    1078:	80 91 eb 01 	lds	r24, 0x01EB
    107c:	88 2f       	mov	r24, r24
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	09 80       	ldd	r0, Y+1	; 0x01
    1082:	02 c0       	rjmp	.+4      	; 0x1088 <__vector_10+0x182>
    1084:	88 0f       	add	r24, r24
    1086:	99 1f       	adc	r25, r25
    1088:	0a 94       	dec	r0
    108a:	e2 f7       	brpl	.-8      	; 0x1084 <__vector_10+0x17e>
    108c:	82 2b       	or	r24, r18
    108e:	80 93 e7 01 	sts	0x01E7, r24
    1092:	3f c0       	rjmp	.+126    	; 0x1112 <__vector_10+0x20c>
					}
					else if(temp <= 11 && temp > 0)
    1094:	89 81       	ldd	r24, Y+1	; 0x01
    1096:	9a 81       	ldd	r25, Y+2	; 0x02
    1098:	8c 30       	cpi	r24, 0x0C	; 12
    109a:	91 05       	cpc	r25, r1
    109c:	d4 f4       	brge	.+52     	; 0x10d2 <__vector_10+0x1cc>
    109e:	89 81       	ldd	r24, Y+1	; 0x01
    10a0:	9a 81       	ldd	r25, Y+2	; 0x02
    10a2:	18 16       	cp	r1, r24
    10a4:	19 06       	cpc	r1, r25
    10a6:	ac f4       	brge	.+42     	; 0x10d2 <__vector_10+0x1cc>
					{
						ir_data.cmd |= one_value_bit << (temp-5);
    10a8:	80 91 e8 01 	lds	r24, 0x01E8
    10ac:	48 2f       	mov	r20, r24
    10ae:	80 91 eb 01 	lds	r24, 0x01EB
    10b2:	88 2f       	mov	r24, r24
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	29 81       	ldd	r18, Y+1	; 0x01
    10b8:	3a 81       	ldd	r19, Y+2	; 0x02
    10ba:	25 50       	subi	r18, 0x05	; 5
    10bc:	30 40       	sbci	r19, 0x00	; 0
    10be:	02 2e       	mov	r0, r18
    10c0:	02 c0       	rjmp	.+4      	; 0x10c6 <__vector_10+0x1c0>
    10c2:	88 0f       	add	r24, r24
    10c4:	99 1f       	adc	r25, r25
    10c6:	0a 94       	dec	r0
    10c8:	e2 f7       	brpl	.-8      	; 0x10c2 <__vector_10+0x1bc>
    10ca:	84 2b       	or	r24, r20
    10cc:	80 93 e8 01 	sts	0x01E8, r24
    10d0:	20 c0       	rjmp	.+64     	; 0x1112 <__vector_10+0x20c>
					}
					else
					{
						if (*ir_error_msg != NULL)
    10d2:	80 91 e5 01 	lds	r24, 0x01E5
    10d6:	90 91 e6 01 	lds	r25, 0x01E6
    10da:	00 97       	sbiw	r24, 0x00	; 0
    10dc:	c9 f0       	breq	.+50     	; 0x1110 <__vector_10+0x20a>
						{
							ir_error_msg("\n\rToo many bytes received\n\r");
    10de:	20 91 e5 01 	lds	r18, 0x01E5
    10e2:	30 91 e6 01 	lds	r19, 0x01E6
    10e6:	80 e6       	ldi	r24, 0x60	; 96
    10e8:	90 e0       	ldi	r25, 0x00	; 0
    10ea:	f9 01       	movw	r30, r18
    10ec:	09 95       	icall
    10ee:	11 c0       	rjmp	.+34     	; 0x1112 <__vector_10+0x20c>
						}
					}
				}
				else
				{
					if (*ir_error_msg != NULL)
    10f0:	80 91 e5 01 	lds	r24, 0x01E5
    10f4:	90 91 e6 01 	lds	r25, 0x01E6
    10f8:	00 97       	sbiw	r24, 0x00	; 0
    10fa:	59 f0       	breq	.+22     	; 0x1112 <__vector_10+0x20c>
	SendString("\n\r");
#else
						//ir_error_msg("\n\rBoth high/low bits\n\r");
#endif
#ifdef PRINT_LED_DEBUG
	writeLEDpattern(++led);
    10fc:	80 91 e4 01 	lds	r24, 0x01E4
    1100:	8f 5f       	subi	r24, 0xFF	; 255
    1102:	80 93 e4 01 	sts	0x01E4, r24
    1106:	80 91 e4 01 	lds	r24, 0x01E4
    110a:	0e 94 db 04 	call	0x9b6	; 0x9b6 <writeLEDpattern>
    110e:	01 c0       	rjmp	.+2      	; 0x1112 <__vector_10+0x20c>
					}
					else
					{
						if (*ir_error_msg != NULL)
						{
							ir_error_msg("\n\rToo many bytes received\n\r");
    1110:	00 00       	nop
	writeLEDpattern(++led);
#endif
					}
				}
				
				if(meaurering_count != NUMBER_OF_MEASURINGS-1)
    1112:	80 91 f2 01 	lds	r24, 0x01F2
    1116:	90 91 f3 01 	lds	r25, 0x01F3
    111a:	87 31       	cpi	r24, 0x17	; 23
    111c:	91 05       	cpc	r25, r1
    111e:	69 f0       	breq	.+26     	; 0x113a <__vector_10+0x234>
				{
					meaurering_count++;
    1120:	80 91 f2 01 	lds	r24, 0x01F2
    1124:	90 91 f3 01 	lds	r25, 0x01F3
    1128:	01 96       	adiw	r24, 0x01	; 1
    112a:	90 93 f3 01 	sts	0x01F3, r25
    112e:	80 93 f2 01 	sts	0x01F2, r24
					input_state = ZERO_BIT;
    1132:	81 e0       	ldi	r24, 0x01	; 1
    1134:	80 93 ec 01 	sts	0x01EC, r24
				else
				{
					meaurering_count = 0;
					input_state = RECEIVING_DONE;
				}					
				break;
    1138:	2d c0       	rjmp	.+90     	; 0x1194 <__vector_10+0x28e>
					meaurering_count++;
					input_state = ZERO_BIT;
				}
				else
				{
					meaurering_count = 0;
    113a:	10 92 f3 01 	sts	0x01F3, r1
    113e:	10 92 f2 01 	sts	0x01F2, r1
					input_state = RECEIVING_DONE;
    1142:	83 e0       	ldi	r24, 0x03	; 3
    1144:	80 93 ec 01 	sts	0x01EC, r24
				}					
				break;
    1148:	25 c0       	rjmp	.+74     	; 0x1194 <__vector_10+0x28e>
			case RECEIVING_DONE:
				if(*ir_receive_event != NULL)
    114a:	80 91 f4 01 	lds	r24, 0x01F4
    114e:	90 91 f5 01 	lds	r25, 0x01F5
    1152:	00 97       	sbiw	r24, 0x00	; 0
    1154:	61 f0       	breq	.+24     	; 0x116e <__vector_10+0x268>
				{
					ir_receive_event(ir_data);
    1156:	20 91 f4 01 	lds	r18, 0x01F4
    115a:	30 91 f5 01 	lds	r19, 0x01F5
    115e:	60 91 e7 01 	lds	r22, 0x01E7
    1162:	70 91 e8 01 	lds	r23, 0x01E8
    1166:	80 91 e9 01 	lds	r24, 0x01E9
    116a:	f9 01       	movw	r30, r18
    116c:	09 95       	icall
				}
				ENABLE_INPUT_INTERRUPT;
    116e:	8b e5       	ldi	r24, 0x5B	; 91
    1170:	90 e0       	ldi	r25, 0x00	; 0
    1172:	2b e5       	ldi	r18, 0x5B	; 91
    1174:	30 e0       	ldi	r19, 0x00	; 0
    1176:	f9 01       	movw	r30, r18
    1178:	20 81       	ld	r18, Z
    117a:	20 64       	ori	r18, 0x40	; 64
    117c:	fc 01       	movw	r30, r24
    117e:	20 83       	st	Z, r18
				DISABLE_TIMER0_COMP_INT;
    1180:	89 e5       	ldi	r24, 0x59	; 89
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	29 e5       	ldi	r18, 0x59	; 89
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	f9 01       	movw	r30, r18
    118a:	20 81       	ld	r18, Z
    118c:	2c 7f       	andi	r18, 0xFC	; 252
    118e:	fc 01       	movw	r30, r24
    1190:	20 83       	st	Z, r18
				break;
    1192:	00 00       	nop
			default:
				break;
		}
	}
}
    1194:	0f 90       	pop	r0
    1196:	0f 90       	pop	r0
    1198:	cf 91       	pop	r28
    119a:	df 91       	pop	r29
    119c:	ff 91       	pop	r31
    119e:	ef 91       	pop	r30
    11a0:	bf 91       	pop	r27
    11a2:	af 91       	pop	r26
    11a4:	9f 91       	pop	r25
    11a6:	8f 91       	pop	r24
    11a8:	7f 91       	pop	r23
    11aa:	6f 91       	pop	r22
    11ac:	5f 91       	pop	r21
    11ae:	4f 91       	pop	r20
    11b0:	3f 91       	pop	r19
    11b2:	2f 91       	pop	r18
    11b4:	0f 90       	pop	r0
    11b6:	0f be       	out	0x3f, r0	; 63
    11b8:	0f 90       	pop	r0
    11ba:	1f 90       	pop	r1
    11bc:	18 95       	reti

000011be <__vector_11>:

ISR (TIMER0_OVF_vect)
{
    11be:	1f 92       	push	r1
    11c0:	0f 92       	push	r0
    11c2:	0f b6       	in	r0, 0x3f	; 63
    11c4:	0f 92       	push	r0
    11c6:	11 24       	eor	r1, r1
    11c8:	2f 93       	push	r18
    11ca:	3f 93       	push	r19
    11cc:	4f 93       	push	r20
    11ce:	5f 93       	push	r21
    11d0:	6f 93       	push	r22
    11d2:	7f 93       	push	r23
    11d4:	8f 93       	push	r24
    11d6:	9f 93       	push	r25
    11d8:	af 93       	push	r26
    11da:	bf 93       	push	r27
    11dc:	ef 93       	push	r30
    11de:	ff 93       	push	r31
    11e0:	df 93       	push	r29
    11e2:	cf 93       	push	r28
    11e4:	cd b7       	in	r28, 0x3d	; 61
    11e6:	de b7       	in	r29, 0x3e	; 62
#ifdef TIMER_LED_DEBUG
	writeLEDpattern(TIMER0_COUNT_REG);
#endif
	if (*ir_error_msg != NULL)
    11e8:	80 91 e5 01 	lds	r24, 0x01E5
    11ec:	90 91 e6 01 	lds	r25, 0x01E6
    11f0:	00 97       	sbiw	r24, 0x00	; 0
    11f2:	41 f0       	breq	.+16     	; 0x1204 <__vector_11+0x46>
	{
		ir_error_msg("\n\rTime out\n\r");
    11f4:	20 91 e5 01 	lds	r18, 0x01E5
    11f8:	30 91 e6 01 	lds	r19, 0x01E6
    11fc:	8c e7       	ldi	r24, 0x7C	; 124
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	f9 01       	movw	r30, r18
    1202:	09 95       	icall
	}
	first_start_bit = true;
    1204:	81 e0       	ldi	r24, 0x01	; 1
    1206:	80 93 ea 01 	sts	0x01EA, r24
	DISABL_TIMER0_OVERFLOW_INT;	
    120a:	89 e5       	ldi	r24, 0x59	; 89
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	29 e5       	ldi	r18, 0x59	; 89
    1210:	30 e0       	ldi	r19, 0x00	; 0
    1212:	f9 01       	movw	r30, r18
    1214:	20 81       	ld	r18, Z
    1216:	2e 7f       	andi	r18, 0xFE	; 254
    1218:	fc 01       	movw	r30, r24
    121a:	20 83       	st	Z, r18
    121c:	cf 91       	pop	r28
    121e:	df 91       	pop	r29
    1220:	ff 91       	pop	r31
    1222:	ef 91       	pop	r30
    1224:	bf 91       	pop	r27
    1226:	af 91       	pop	r26
    1228:	9f 91       	pop	r25
    122a:	8f 91       	pop	r24
    122c:	7f 91       	pop	r23
    122e:	6f 91       	pop	r22
    1230:	5f 91       	pop	r21
    1232:	4f 91       	pop	r20
    1234:	3f 91       	pop	r19
    1236:	2f 91       	pop	r18
    1238:	0f 90       	pop	r0
    123a:	0f be       	out	0x3f, r0	; 63
    123c:	0f 90       	pop	r0
    123e:	1f 90       	pop	r1
    1240:	18 95       	reti

00001242 <main>:
void ErrorData(char* message);
void input_handler(IR_TRANSMISION_DATA_S ir_data);
void UartOutput(IR_TRANSMISION_DATA_S ir_data);

int main(void)
{
    1242:	df 93       	push	r29
    1244:	cf 93       	push	r28
    1246:	cd b7       	in	r28, 0x3d	; 61
    1248:	de b7       	in	r29, 0x3e	; 62
	DDRD = 0b00000010;
    124a:	81 e3       	ldi	r24, 0x31	; 49
    124c:	90 e0       	ldi	r25, 0x00	; 0
    124e:	22 e0       	ldi	r18, 0x02	; 2
    1250:	fc 01       	movw	r30, r24
    1252:	20 83       	st	Z, r18
	ir_init();
    1254:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <ir_init>
	InitUART(9600,8);
    1258:	60 e8       	ldi	r22, 0x80	; 128
    125a:	75 e2       	ldi	r23, 0x25	; 37
    125c:	80 e0       	ldi	r24, 0x00	; 0
    125e:	90 e0       	ldi	r25, 0x00	; 0
    1260:	48 e0       	ldi	r20, 0x08	; 8
    1262:	0e 94 85 05 	call	0xb0a	; 0xb0a <InitUART>
	ir_receive_event = &input_handler;
    1266:	81 e5       	ldi	r24, 0x51	; 81
    1268:	99 e0       	ldi	r25, 0x09	; 9
    126a:	90 93 f5 01 	sts	0x01F5, r25
    126e:	80 93 f4 01 	sts	0x01F4, r24
	ir_error_msg = &ErrorData;
    1272:	81 e4       	ldi	r24, 0x41	; 65
    1274:	99 e0       	ldi	r25, 0x09	; 9
    1276:	90 93 e6 01 	sts	0x01E6, r25
    127a:	80 93 e5 01 	sts	0x01E5, r24
	sei(); // enable global interrupt
    127e:	78 94       	sei
	//SendString("IR ready!\n\r");
    while(1)
    {
         
    }
    1280:	ff cf       	rjmp	.-2      	; 0x1280 <main+0x3e>

00001282 <ErrorData>:
	cli(); // disable global interrupt
}

void ErrorData(char* message)
{
    1282:	df 93       	push	r29
    1284:	cf 93       	push	r28
    1286:	00 d0       	rcall	.+0      	; 0x1288 <ErrorData+0x6>
    1288:	cd b7       	in	r28, 0x3d	; 61
    128a:	de b7       	in	r29, 0x3e	; 62
    128c:	9a 83       	std	Y+2, r25	; 0x02
    128e:	89 83       	std	Y+1, r24	; 0x01
	SendString(message);
    1290:	89 81       	ldd	r24, Y+1	; 0x01
    1292:	9a 81       	ldd	r25, Y+2	; 0x02
    1294:	0e 94 3a 06 	call	0xc74	; 0xc74 <SendString>
}
    1298:	0f 90       	pop	r0
    129a:	0f 90       	pop	r0
    129c:	cf 91       	pop	r28
    129e:	df 91       	pop	r29
    12a0:	08 95       	ret

000012a2 <input_handler>:

void input_handler(IR_TRANSMISION_DATA_S ir_data)
{
    12a2:	df 93       	push	r29
    12a4:	cf 93       	push	r28
    12a6:	00 d0       	rcall	.+0      	; 0x12a8 <input_handler+0x6>
    12a8:	0f 92       	push	r0
    12aa:	cd b7       	in	r28, 0x3d	; 61
    12ac:	de b7       	in	r29, 0x3e	; 62
    12ae:	69 83       	std	Y+1, r22	; 0x01
    12b0:	7a 83       	std	Y+2, r23	; 0x02
    12b2:	8b 83       	std	Y+3, r24	; 0x03
	UartOutput(ir_data);
    12b4:	69 81       	ldd	r22, Y+1	; 0x01
    12b6:	7a 81       	ldd	r23, Y+2	; 0x02
    12b8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ba:	0e 94 65 09 	call	0x12ca	; 0x12ca <UartOutput>
}
    12be:	0f 90       	pop	r0
    12c0:	0f 90       	pop	r0
    12c2:	0f 90       	pop	r0
    12c4:	cf 91       	pop	r28
    12c6:	df 91       	pop	r29
    12c8:	08 95       	ret

000012ca <UartOutput>:

void UartOutput(IR_TRANSMISION_DATA_S ir_data)
{
    12ca:	df 93       	push	r29
    12cc:	cf 93       	push	r28
    12ce:	00 d0       	rcall	.+0      	; 0x12d0 <UartOutput+0x6>
    12d0:	0f 92       	push	r0
    12d2:	cd b7       	in	r28, 0x3d	; 61
    12d4:	de b7       	in	r29, 0x3e	; 62
    12d6:	69 83       	std	Y+1, r22	; 0x01
    12d8:	7a 83       	std	Y+2, r23	; 0x02
    12da:	8b 83       	std	Y+3, r24	; 0x03
	SendString("\n\rAdr: ");
    12dc:	89 e8       	ldi	r24, 0x89	; 137
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	0e 94 3a 06 	call	0xc74	; 0xc74 <SendString>
	SendChar(ir_data.adr);
    12e4:	89 81       	ldd	r24, Y+1	; 0x01
    12e6:	0e 94 20 06 	call	0xc40	; 0xc40 <SendChar>
	SendString("\n\rCommand: ");
    12ea:	81 e9       	ldi	r24, 0x91	; 145
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	0e 94 3a 06 	call	0xc74	; 0xc74 <SendString>
	SendChar(ir_data.cmd);
    12f2:	8a 81       	ldd	r24, Y+2	; 0x02
    12f4:	0e 94 20 06 	call	0xc40	; 0xc40 <SendChar>
	SendString("\n\rBit hold: ");
    12f8:	8d e9       	ldi	r24, 0x9D	; 157
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	0e 94 3a 06 	call	0xc74	; 0xc74 <SendString>
	if(ir_data.hold_bit == false)
    1300:	9b 81       	ldd	r25, Y+3	; 0x03
    1302:	81 e0       	ldi	r24, 0x01	; 1
    1304:	89 27       	eor	r24, r25
    1306:	88 23       	and	r24, r24
    1308:	29 f0       	breq	.+10     	; 0x1314 <UartOutput+0x4a>
	{
		SendString("Button has not been hold\n\r");
    130a:	8a ea       	ldi	r24, 0xAA	; 170
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	0e 94 3a 06 	call	0xc74	; 0xc74 <SendString>
    1312:	04 c0       	rjmp	.+8      	; 0x131c <UartOutput+0x52>
	}
	else
	{
		SendString("Button has been hold\n\r");
    1314:	85 ec       	ldi	r24, 0xC5	; 197
    1316:	90 e0       	ldi	r25, 0x00	; 0
    1318:	0e 94 3a 06 	call	0xc74	; 0xc74 <SendString>
	}
	
}
    131c:	0f 90       	pop	r0
    131e:	0f 90       	pop	r0
    1320:	0f 90       	pop	r0
    1322:	cf 91       	pop	r28
    1324:	df 91       	pop	r29
    1326:	08 95       	ret

00001328 <__fixunssfsi>:
    1328:	ef 92       	push	r14
    132a:	ff 92       	push	r15
    132c:	0f 93       	push	r16
    132e:	1f 93       	push	r17
    1330:	7b 01       	movw	r14, r22
    1332:	8c 01       	movw	r16, r24
    1334:	20 e0       	ldi	r18, 0x00	; 0
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	40 e0       	ldi	r20, 0x00	; 0
    133a:	5f e4       	ldi	r21, 0x4F	; 79
    133c:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <__gesf2>
    1340:	87 fd       	sbrc	r24, 7
    1342:	11 c0       	rjmp	.+34     	; 0x1366 <__fixunssfsi+0x3e>
    1344:	c8 01       	movw	r24, r16
    1346:	b7 01       	movw	r22, r14
    1348:	20 e0       	ldi	r18, 0x00	; 0
    134a:	30 e0       	ldi	r19, 0x00	; 0
    134c:	40 e0       	ldi	r20, 0x00	; 0
    134e:	5f e4       	ldi	r21, 0x4F	; 79
    1350:	0e 94 37 0b 	call	0x166e	; 0x166e <__subsf3>
    1354:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__fixsfsi>
    1358:	9b 01       	movw	r18, r22
    135a:	ac 01       	movw	r20, r24
    135c:	20 50       	subi	r18, 0x00	; 0
    135e:	30 40       	sbci	r19, 0x00	; 0
    1360:	40 40       	sbci	r20, 0x00	; 0
    1362:	50 48       	sbci	r21, 0x80	; 128
    1364:	06 c0       	rjmp	.+12     	; 0x1372 <__fixunssfsi+0x4a>
    1366:	c8 01       	movw	r24, r16
    1368:	b7 01       	movw	r22, r14
    136a:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__fixsfsi>
    136e:	9b 01       	movw	r18, r22
    1370:	ac 01       	movw	r20, r24
    1372:	b9 01       	movw	r22, r18
    1374:	ca 01       	movw	r24, r20
    1376:	1f 91       	pop	r17
    1378:	0f 91       	pop	r16
    137a:	ff 90       	pop	r15
    137c:	ef 90       	pop	r14
    137e:	08 95       	ret

00001380 <_fpadd_parts>:
    1380:	a0 e0       	ldi	r26, 0x00	; 0
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	e6 ec       	ldi	r30, 0xC6	; 198
    1386:	f9 e0       	ldi	r31, 0x09	; 9
    1388:	0c 94 62 10 	jmp	0x20c4	; 0x20c4 <__prologue_saves__+0x8>
    138c:	fc 01       	movw	r30, r24
    138e:	ea 01       	movw	r28, r20
    1390:	80 81       	ld	r24, Z
    1392:	82 30       	cpi	r24, 0x02	; 2
    1394:	08 f4       	brcc	.+2      	; 0x1398 <_fpadd_parts+0x18>
    1396:	38 c1       	rjmp	.+624    	; 0x1608 <_fpadd_parts+0x288>
    1398:	db 01       	movw	r26, r22
    139a:	9c 91       	ld	r25, X
    139c:	92 30       	cpi	r25, 0x02	; 2
    139e:	08 f4       	brcc	.+2      	; 0x13a2 <_fpadd_parts+0x22>
    13a0:	30 c1       	rjmp	.+608    	; 0x1602 <_fpadd_parts+0x282>
    13a2:	84 30       	cpi	r24, 0x04	; 4
    13a4:	59 f4       	brne	.+22     	; 0x13bc <_fpadd_parts+0x3c>
    13a6:	94 30       	cpi	r25, 0x04	; 4
    13a8:	09 f0       	breq	.+2      	; 0x13ac <_fpadd_parts+0x2c>
    13aa:	2e c1       	rjmp	.+604    	; 0x1608 <_fpadd_parts+0x288>
    13ac:	91 81       	ldd	r25, Z+1	; 0x01
    13ae:	11 96       	adiw	r26, 0x01	; 1
    13b0:	8c 91       	ld	r24, X
    13b2:	11 97       	sbiw	r26, 0x01	; 1
    13b4:	98 17       	cp	r25, r24
    13b6:	09 f0       	breq	.+2      	; 0x13ba <_fpadd_parts+0x3a>
    13b8:	21 c1       	rjmp	.+578    	; 0x15fc <_fpadd_parts+0x27c>
    13ba:	26 c1       	rjmp	.+588    	; 0x1608 <_fpadd_parts+0x288>
    13bc:	94 30       	cpi	r25, 0x04	; 4
    13be:	09 f4       	brne	.+2      	; 0x13c2 <_fpadd_parts+0x42>
    13c0:	20 c1       	rjmp	.+576    	; 0x1602 <_fpadd_parts+0x282>
    13c2:	92 30       	cpi	r25, 0x02	; 2
    13c4:	b1 f4       	brne	.+44     	; 0x13f2 <_fpadd_parts+0x72>
    13c6:	82 30       	cpi	r24, 0x02	; 2
    13c8:	09 f0       	breq	.+2      	; 0x13cc <_fpadd_parts+0x4c>
    13ca:	1e c1       	rjmp	.+572    	; 0x1608 <_fpadd_parts+0x288>
    13cc:	ca 01       	movw	r24, r20
    13ce:	af 01       	movw	r20, r30
    13d0:	28 e0       	ldi	r18, 0x08	; 8
    13d2:	da 01       	movw	r26, r20
    13d4:	0d 90       	ld	r0, X+
    13d6:	ad 01       	movw	r20, r26
    13d8:	dc 01       	movw	r26, r24
    13da:	0d 92       	st	X+, r0
    13dc:	cd 01       	movw	r24, r26
    13de:	21 50       	subi	r18, 0x01	; 1
    13e0:	c1 f7       	brne	.-16     	; 0x13d2 <_fpadd_parts+0x52>
    13e2:	db 01       	movw	r26, r22
    13e4:	11 96       	adiw	r26, 0x01	; 1
    13e6:	8c 91       	ld	r24, X
    13e8:	11 97       	sbiw	r26, 0x01	; 1
    13ea:	91 81       	ldd	r25, Z+1	; 0x01
    13ec:	89 23       	and	r24, r25
    13ee:	89 83       	std	Y+1, r24	; 0x01
    13f0:	0a c1       	rjmp	.+532    	; 0x1606 <_fpadd_parts+0x286>
    13f2:	82 30       	cpi	r24, 0x02	; 2
    13f4:	09 f4       	brne	.+2      	; 0x13f8 <_fpadd_parts+0x78>
    13f6:	05 c1       	rjmp	.+522    	; 0x1602 <_fpadd_parts+0x282>
    13f8:	c2 80       	ldd	r12, Z+2	; 0x02
    13fa:	d3 80       	ldd	r13, Z+3	; 0x03
    13fc:	db 01       	movw	r26, r22
    13fe:	12 96       	adiw	r26, 0x02	; 2
    1400:	6d 90       	ld	r6, X+
    1402:	7c 90       	ld	r7, X
    1404:	13 97       	sbiw	r26, 0x03	; 3
    1406:	24 81       	ldd	r18, Z+4	; 0x04
    1408:	35 81       	ldd	r19, Z+5	; 0x05
    140a:	46 81       	ldd	r20, Z+6	; 0x06
    140c:	57 81       	ldd	r21, Z+7	; 0x07
    140e:	14 96       	adiw	r26, 0x04	; 4
    1410:	ed 90       	ld	r14, X+
    1412:	fd 90       	ld	r15, X+
    1414:	0d 91       	ld	r16, X+
    1416:	1c 91       	ld	r17, X
    1418:	17 97       	sbiw	r26, 0x07	; 7
    141a:	c6 01       	movw	r24, r12
    141c:	86 19       	sub	r24, r6
    141e:	97 09       	sbc	r25, r7
    1420:	5c 01       	movw	r10, r24
    1422:	97 ff       	sbrs	r25, 7
    1424:	04 c0       	rjmp	.+8      	; 0x142e <_fpadd_parts+0xae>
    1426:	aa 24       	eor	r10, r10
    1428:	bb 24       	eor	r11, r11
    142a:	a8 1a       	sub	r10, r24
    142c:	b9 0a       	sbc	r11, r25
    142e:	b0 e2       	ldi	r27, 0x20	; 32
    1430:	ab 16       	cp	r10, r27
    1432:	b1 04       	cpc	r11, r1
    1434:	0c f0       	brlt	.+2      	; 0x1438 <_fpadd_parts+0xb8>
    1436:	61 c0       	rjmp	.+194    	; 0x14fa <_fpadd_parts+0x17a>
    1438:	18 16       	cp	r1, r24
    143a:	19 06       	cpc	r1, r25
    143c:	6c f5       	brge	.+90     	; 0x1498 <_fpadd_parts+0x118>
    143e:	37 01       	movw	r6, r14
    1440:	48 01       	movw	r8, r16
    1442:	0a 2c       	mov	r0, r10
    1444:	04 c0       	rjmp	.+8      	; 0x144e <_fpadd_parts+0xce>
    1446:	96 94       	lsr	r9
    1448:	87 94       	ror	r8
    144a:	77 94       	ror	r7
    144c:	67 94       	ror	r6
    144e:	0a 94       	dec	r0
    1450:	d2 f7       	brpl	.-12     	; 0x1446 <_fpadd_parts+0xc6>
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	a0 e0       	ldi	r26, 0x00	; 0
    1458:	b0 e0       	ldi	r27, 0x00	; 0
    145a:	0a 2c       	mov	r0, r10
    145c:	04 c0       	rjmp	.+8      	; 0x1466 <_fpadd_parts+0xe6>
    145e:	88 0f       	add	r24, r24
    1460:	99 1f       	adc	r25, r25
    1462:	aa 1f       	adc	r26, r26
    1464:	bb 1f       	adc	r27, r27
    1466:	0a 94       	dec	r0
    1468:	d2 f7       	brpl	.-12     	; 0x145e <_fpadd_parts+0xde>
    146a:	01 97       	sbiw	r24, 0x01	; 1
    146c:	a1 09       	sbc	r26, r1
    146e:	b1 09       	sbc	r27, r1
    1470:	8e 21       	and	r24, r14
    1472:	9f 21       	and	r25, r15
    1474:	a0 23       	and	r26, r16
    1476:	b1 23       	and	r27, r17
    1478:	ee 24       	eor	r14, r14
    147a:	ff 24       	eor	r15, r15
    147c:	87 01       	movw	r16, r14
    147e:	e3 94       	inc	r14
    1480:	00 97       	sbiw	r24, 0x00	; 0
    1482:	a1 05       	cpc	r26, r1
    1484:	b1 05       	cpc	r27, r1
    1486:	19 f4       	brne	.+6      	; 0x148e <_fpadd_parts+0x10e>
    1488:	ee 24       	eor	r14, r14
    148a:	ff 24       	eor	r15, r15
    148c:	87 01       	movw	r16, r14
    148e:	e6 28       	or	r14, r6
    1490:	f7 28       	or	r15, r7
    1492:	08 29       	or	r16, r8
    1494:	19 29       	or	r17, r9
    1496:	3c c0       	rjmp	.+120    	; 0x1510 <_fpadd_parts+0x190>
    1498:	00 97       	sbiw	r24, 0x00	; 0
    149a:	d1 f1       	breq	.+116    	; 0x1510 <_fpadd_parts+0x190>
    149c:	ca 0c       	add	r12, r10
    149e:	db 1c       	adc	r13, r11
    14a0:	39 01       	movw	r6, r18
    14a2:	4a 01       	movw	r8, r20
    14a4:	0a 2c       	mov	r0, r10
    14a6:	04 c0       	rjmp	.+8      	; 0x14b0 <_fpadd_parts+0x130>
    14a8:	96 94       	lsr	r9
    14aa:	87 94       	ror	r8
    14ac:	77 94       	ror	r7
    14ae:	67 94       	ror	r6
    14b0:	0a 94       	dec	r0
    14b2:	d2 f7       	brpl	.-12     	; 0x14a8 <_fpadd_parts+0x128>
    14b4:	81 e0       	ldi	r24, 0x01	; 1
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	a0 e0       	ldi	r26, 0x00	; 0
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	0a 2c       	mov	r0, r10
    14be:	04 c0       	rjmp	.+8      	; 0x14c8 <_fpadd_parts+0x148>
    14c0:	88 0f       	add	r24, r24
    14c2:	99 1f       	adc	r25, r25
    14c4:	aa 1f       	adc	r26, r26
    14c6:	bb 1f       	adc	r27, r27
    14c8:	0a 94       	dec	r0
    14ca:	d2 f7       	brpl	.-12     	; 0x14c0 <_fpadd_parts+0x140>
    14cc:	01 97       	sbiw	r24, 0x01	; 1
    14ce:	a1 09       	sbc	r26, r1
    14d0:	b1 09       	sbc	r27, r1
    14d2:	82 23       	and	r24, r18
    14d4:	93 23       	and	r25, r19
    14d6:	a4 23       	and	r26, r20
    14d8:	b5 23       	and	r27, r21
    14da:	21 e0       	ldi	r18, 0x01	; 1
    14dc:	30 e0       	ldi	r19, 0x00	; 0
    14de:	40 e0       	ldi	r20, 0x00	; 0
    14e0:	50 e0       	ldi	r21, 0x00	; 0
    14e2:	00 97       	sbiw	r24, 0x00	; 0
    14e4:	a1 05       	cpc	r26, r1
    14e6:	b1 05       	cpc	r27, r1
    14e8:	19 f4       	brne	.+6      	; 0x14f0 <_fpadd_parts+0x170>
    14ea:	20 e0       	ldi	r18, 0x00	; 0
    14ec:	30 e0       	ldi	r19, 0x00	; 0
    14ee:	a9 01       	movw	r20, r18
    14f0:	26 29       	or	r18, r6
    14f2:	37 29       	or	r19, r7
    14f4:	48 29       	or	r20, r8
    14f6:	59 29       	or	r21, r9
    14f8:	0b c0       	rjmp	.+22     	; 0x1510 <_fpadd_parts+0x190>
    14fa:	6c 14       	cp	r6, r12
    14fc:	7d 04       	cpc	r7, r13
    14fe:	24 f4       	brge	.+8      	; 0x1508 <_fpadd_parts+0x188>
    1500:	ee 24       	eor	r14, r14
    1502:	ff 24       	eor	r15, r15
    1504:	87 01       	movw	r16, r14
    1506:	04 c0       	rjmp	.+8      	; 0x1510 <_fpadd_parts+0x190>
    1508:	63 01       	movw	r12, r6
    150a:	20 e0       	ldi	r18, 0x00	; 0
    150c:	30 e0       	ldi	r19, 0x00	; 0
    150e:	a9 01       	movw	r20, r18
    1510:	81 81       	ldd	r24, Z+1	; 0x01
    1512:	fb 01       	movw	r30, r22
    1514:	91 81       	ldd	r25, Z+1	; 0x01
    1516:	89 17       	cp	r24, r25
    1518:	09 f4       	brne	.+2      	; 0x151c <_fpadd_parts+0x19c>
    151a:	45 c0       	rjmp	.+138    	; 0x15a6 <_fpadd_parts+0x226>
    151c:	88 23       	and	r24, r24
    151e:	49 f0       	breq	.+18     	; 0x1532 <_fpadd_parts+0x1b2>
    1520:	d8 01       	movw	r26, r16
    1522:	c7 01       	movw	r24, r14
    1524:	82 1b       	sub	r24, r18
    1526:	93 0b       	sbc	r25, r19
    1528:	a4 0b       	sbc	r26, r20
    152a:	b5 0b       	sbc	r27, r21
    152c:	9c 01       	movw	r18, r24
    152e:	ad 01       	movw	r20, r26
    1530:	04 c0       	rjmp	.+8      	; 0x153a <_fpadd_parts+0x1ba>
    1532:	2e 19       	sub	r18, r14
    1534:	3f 09       	sbc	r19, r15
    1536:	40 0b       	sbc	r20, r16
    1538:	51 0b       	sbc	r21, r17
    153a:	57 fd       	sbrc	r21, 7
    153c:	04 c0       	rjmp	.+8      	; 0x1546 <_fpadd_parts+0x1c6>
    153e:	19 82       	std	Y+1, r1	; 0x01
    1540:	db 82       	std	Y+3, r13	; 0x03
    1542:	ca 82       	std	Y+2, r12	; 0x02
    1544:	0b c0       	rjmp	.+22     	; 0x155c <_fpadd_parts+0x1dc>
    1546:	81 e0       	ldi	r24, 0x01	; 1
    1548:	89 83       	std	Y+1, r24	; 0x01
    154a:	db 82       	std	Y+3, r13	; 0x03
    154c:	ca 82       	std	Y+2, r12	; 0x02
    154e:	50 95       	com	r21
    1550:	40 95       	com	r20
    1552:	30 95       	com	r19
    1554:	21 95       	neg	r18
    1556:	3f 4f       	sbci	r19, 0xFF	; 255
    1558:	4f 4f       	sbci	r20, 0xFF	; 255
    155a:	5f 4f       	sbci	r21, 0xFF	; 255
    155c:	2c 83       	std	Y+4, r18	; 0x04
    155e:	3d 83       	std	Y+5, r19	; 0x05
    1560:	4e 83       	std	Y+6, r20	; 0x06
    1562:	5f 83       	std	Y+7, r21	; 0x07
    1564:	0d c0       	rjmp	.+26     	; 0x1580 <_fpadd_parts+0x200>
    1566:	88 0f       	add	r24, r24
    1568:	99 1f       	adc	r25, r25
    156a:	aa 1f       	adc	r26, r26
    156c:	bb 1f       	adc	r27, r27
    156e:	8c 83       	std	Y+4, r24	; 0x04
    1570:	9d 83       	std	Y+5, r25	; 0x05
    1572:	ae 83       	std	Y+6, r26	; 0x06
    1574:	bf 83       	std	Y+7, r27	; 0x07
    1576:	8a 81       	ldd	r24, Y+2	; 0x02
    1578:	9b 81       	ldd	r25, Y+3	; 0x03
    157a:	01 97       	sbiw	r24, 0x01	; 1
    157c:	9b 83       	std	Y+3, r25	; 0x03
    157e:	8a 83       	std	Y+2, r24	; 0x02
    1580:	8c 81       	ldd	r24, Y+4	; 0x04
    1582:	9d 81       	ldd	r25, Y+5	; 0x05
    1584:	ae 81       	ldd	r26, Y+6	; 0x06
    1586:	bf 81       	ldd	r27, Y+7	; 0x07
    1588:	9c 01       	movw	r18, r24
    158a:	ad 01       	movw	r20, r26
    158c:	21 50       	subi	r18, 0x01	; 1
    158e:	30 40       	sbci	r19, 0x00	; 0
    1590:	40 40       	sbci	r20, 0x00	; 0
    1592:	50 40       	sbci	r21, 0x00	; 0
    1594:	2f 3f       	cpi	r18, 0xFF	; 255
    1596:	ef ef       	ldi	r30, 0xFF	; 255
    1598:	3e 07       	cpc	r19, r30
    159a:	ef ef       	ldi	r30, 0xFF	; 255
    159c:	4e 07       	cpc	r20, r30
    159e:	ef e3       	ldi	r30, 0x3F	; 63
    15a0:	5e 07       	cpc	r21, r30
    15a2:	08 f3       	brcs	.-62     	; 0x1566 <_fpadd_parts+0x1e6>
    15a4:	0b c0       	rjmp	.+22     	; 0x15bc <_fpadd_parts+0x23c>
    15a6:	89 83       	std	Y+1, r24	; 0x01
    15a8:	db 82       	std	Y+3, r13	; 0x03
    15aa:	ca 82       	std	Y+2, r12	; 0x02
    15ac:	2e 0d       	add	r18, r14
    15ae:	3f 1d       	adc	r19, r15
    15b0:	40 1f       	adc	r20, r16
    15b2:	51 1f       	adc	r21, r17
    15b4:	2c 83       	std	Y+4, r18	; 0x04
    15b6:	3d 83       	std	Y+5, r19	; 0x05
    15b8:	4e 83       	std	Y+6, r20	; 0x06
    15ba:	5f 83       	std	Y+7, r21	; 0x07
    15bc:	83 e0       	ldi	r24, 0x03	; 3
    15be:	88 83       	st	Y, r24
    15c0:	2c 81       	ldd	r18, Y+4	; 0x04
    15c2:	3d 81       	ldd	r19, Y+5	; 0x05
    15c4:	4e 81       	ldd	r20, Y+6	; 0x06
    15c6:	5f 81       	ldd	r21, Y+7	; 0x07
    15c8:	57 ff       	sbrs	r21, 7
    15ca:	1d c0       	rjmp	.+58     	; 0x1606 <_fpadd_parts+0x286>
    15cc:	da 01       	movw	r26, r20
    15ce:	c9 01       	movw	r24, r18
    15d0:	81 70       	andi	r24, 0x01	; 1
    15d2:	90 70       	andi	r25, 0x00	; 0
    15d4:	a0 70       	andi	r26, 0x00	; 0
    15d6:	b0 70       	andi	r27, 0x00	; 0
    15d8:	56 95       	lsr	r21
    15da:	47 95       	ror	r20
    15dc:	37 95       	ror	r19
    15de:	27 95       	ror	r18
    15e0:	82 2b       	or	r24, r18
    15e2:	93 2b       	or	r25, r19
    15e4:	a4 2b       	or	r26, r20
    15e6:	b5 2b       	or	r27, r21
    15e8:	8c 83       	std	Y+4, r24	; 0x04
    15ea:	9d 83       	std	Y+5, r25	; 0x05
    15ec:	ae 83       	std	Y+6, r26	; 0x06
    15ee:	bf 83       	std	Y+7, r27	; 0x07
    15f0:	8a 81       	ldd	r24, Y+2	; 0x02
    15f2:	9b 81       	ldd	r25, Y+3	; 0x03
    15f4:	01 96       	adiw	r24, 0x01	; 1
    15f6:	9b 83       	std	Y+3, r25	; 0x03
    15f8:	8a 83       	std	Y+2, r24	; 0x02
    15fa:	05 c0       	rjmp	.+10     	; 0x1606 <_fpadd_parts+0x286>
    15fc:	ec ed       	ldi	r30, 0xDC	; 220
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	03 c0       	rjmp	.+6      	; 0x1608 <_fpadd_parts+0x288>
    1602:	fb 01       	movw	r30, r22
    1604:	01 c0       	rjmp	.+2      	; 0x1608 <_fpadd_parts+0x288>
    1606:	fe 01       	movw	r30, r28
    1608:	cf 01       	movw	r24, r30
    160a:	cd b7       	in	r28, 0x3d	; 61
    160c:	de b7       	in	r29, 0x3e	; 62
    160e:	ee e0       	ldi	r30, 0x0E	; 14
    1610:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__epilogue_restores__+0x8>

00001614 <__addsf3>:
    1614:	a0 e2       	ldi	r26, 0x20	; 32
    1616:	b0 e0       	ldi	r27, 0x00	; 0
    1618:	e0 e1       	ldi	r30, 0x10	; 16
    161a:	fb e0       	ldi	r31, 0x0B	; 11
    161c:	0c 94 6a 10 	jmp	0x20d4	; 0x20d4 <__prologue_saves__+0x18>
    1620:	69 83       	std	Y+1, r22	; 0x01
    1622:	7a 83       	std	Y+2, r23	; 0x02
    1624:	8b 83       	std	Y+3, r24	; 0x03
    1626:	9c 83       	std	Y+4, r25	; 0x04
    1628:	2d 83       	std	Y+5, r18	; 0x05
    162a:	3e 83       	std	Y+6, r19	; 0x06
    162c:	4f 83       	std	Y+7, r20	; 0x07
    162e:	58 87       	std	Y+8, r21	; 0x08
    1630:	89 e0       	ldi	r24, 0x09	; 9
    1632:	e8 2e       	mov	r14, r24
    1634:	f1 2c       	mov	r15, r1
    1636:	ec 0e       	add	r14, r28
    1638:	fd 1e       	adc	r15, r29
    163a:	ce 01       	movw	r24, r28
    163c:	01 96       	adiw	r24, 0x01	; 1
    163e:	b7 01       	movw	r22, r14
    1640:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1644:	8e 01       	movw	r16, r28
    1646:	0f 5e       	subi	r16, 0xEF	; 239
    1648:	1f 4f       	sbci	r17, 0xFF	; 255
    164a:	ce 01       	movw	r24, r28
    164c:	05 96       	adiw	r24, 0x05	; 5
    164e:	b8 01       	movw	r22, r16
    1650:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1654:	c7 01       	movw	r24, r14
    1656:	b8 01       	movw	r22, r16
    1658:	ae 01       	movw	r20, r28
    165a:	47 5e       	subi	r20, 0xE7	; 231
    165c:	5f 4f       	sbci	r21, 0xFF	; 255
    165e:	0e 94 c0 09 	call	0x1380	; 0x1380 <_fpadd_parts>
    1662:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <__pack_f>
    1666:	a0 96       	adiw	r28, 0x20	; 32
    1668:	e6 e0       	ldi	r30, 0x06	; 6
    166a:	0c 94 86 10 	jmp	0x210c	; 0x210c <__epilogue_restores__+0x18>

0000166e <__subsf3>:
    166e:	a0 e2       	ldi	r26, 0x20	; 32
    1670:	b0 e0       	ldi	r27, 0x00	; 0
    1672:	ed e3       	ldi	r30, 0x3D	; 61
    1674:	fb e0       	ldi	r31, 0x0B	; 11
    1676:	0c 94 6a 10 	jmp	0x20d4	; 0x20d4 <__prologue_saves__+0x18>
    167a:	69 83       	std	Y+1, r22	; 0x01
    167c:	7a 83       	std	Y+2, r23	; 0x02
    167e:	8b 83       	std	Y+3, r24	; 0x03
    1680:	9c 83       	std	Y+4, r25	; 0x04
    1682:	2d 83       	std	Y+5, r18	; 0x05
    1684:	3e 83       	std	Y+6, r19	; 0x06
    1686:	4f 83       	std	Y+7, r20	; 0x07
    1688:	58 87       	std	Y+8, r21	; 0x08
    168a:	8e 01       	movw	r16, r28
    168c:	07 5f       	subi	r16, 0xF7	; 247
    168e:	1f 4f       	sbci	r17, 0xFF	; 255
    1690:	ce 01       	movw	r24, r28
    1692:	01 96       	adiw	r24, 0x01	; 1
    1694:	b8 01       	movw	r22, r16
    1696:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    169a:	91 e1       	ldi	r25, 0x11	; 17
    169c:	e9 2e       	mov	r14, r25
    169e:	f1 2c       	mov	r15, r1
    16a0:	ec 0e       	add	r14, r28
    16a2:	fd 1e       	adc	r15, r29
    16a4:	ce 01       	movw	r24, r28
    16a6:	05 96       	adiw	r24, 0x05	; 5
    16a8:	b7 01       	movw	r22, r14
    16aa:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    16ae:	8a 89       	ldd	r24, Y+18	; 0x12
    16b0:	91 e0       	ldi	r25, 0x01	; 1
    16b2:	89 27       	eor	r24, r25
    16b4:	8a 8b       	std	Y+18, r24	; 0x12
    16b6:	c8 01       	movw	r24, r16
    16b8:	b7 01       	movw	r22, r14
    16ba:	ae 01       	movw	r20, r28
    16bc:	47 5e       	subi	r20, 0xE7	; 231
    16be:	5f 4f       	sbci	r21, 0xFF	; 255
    16c0:	0e 94 c0 09 	call	0x1380	; 0x1380 <_fpadd_parts>
    16c4:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <__pack_f>
    16c8:	a0 96       	adiw	r28, 0x20	; 32
    16ca:	e6 e0       	ldi	r30, 0x06	; 6
    16cc:	0c 94 86 10 	jmp	0x210c	; 0x210c <__epilogue_restores__+0x18>

000016d0 <__mulsf3>:
    16d0:	a0 e2       	ldi	r26, 0x20	; 32
    16d2:	b0 e0       	ldi	r27, 0x00	; 0
    16d4:	ee e6       	ldi	r30, 0x6E	; 110
    16d6:	fb e0       	ldi	r31, 0x0B	; 11
    16d8:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__prologue_saves__>
    16dc:	69 83       	std	Y+1, r22	; 0x01
    16de:	7a 83       	std	Y+2, r23	; 0x02
    16e0:	8b 83       	std	Y+3, r24	; 0x03
    16e2:	9c 83       	std	Y+4, r25	; 0x04
    16e4:	2d 83       	std	Y+5, r18	; 0x05
    16e6:	3e 83       	std	Y+6, r19	; 0x06
    16e8:	4f 83       	std	Y+7, r20	; 0x07
    16ea:	58 87       	std	Y+8, r21	; 0x08
    16ec:	ce 01       	movw	r24, r28
    16ee:	01 96       	adiw	r24, 0x01	; 1
    16f0:	be 01       	movw	r22, r28
    16f2:	67 5f       	subi	r22, 0xF7	; 247
    16f4:	7f 4f       	sbci	r23, 0xFF	; 255
    16f6:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    16fa:	ce 01       	movw	r24, r28
    16fc:	05 96       	adiw	r24, 0x05	; 5
    16fe:	be 01       	movw	r22, r28
    1700:	6f 5e       	subi	r22, 0xEF	; 239
    1702:	7f 4f       	sbci	r23, 0xFF	; 255
    1704:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1708:	99 85       	ldd	r25, Y+9	; 0x09
    170a:	92 30       	cpi	r25, 0x02	; 2
    170c:	78 f0       	brcs	.+30     	; 0x172c <__mulsf3+0x5c>
    170e:	89 89       	ldd	r24, Y+17	; 0x11
    1710:	82 30       	cpi	r24, 0x02	; 2
    1712:	c0 f0       	brcs	.+48     	; 0x1744 <__mulsf3+0x74>
    1714:	94 30       	cpi	r25, 0x04	; 4
    1716:	19 f4       	brne	.+6      	; 0x171e <__mulsf3+0x4e>
    1718:	82 30       	cpi	r24, 0x02	; 2
    171a:	41 f4       	brne	.+16     	; 0x172c <__mulsf3+0x5c>
    171c:	cb c0       	rjmp	.+406    	; 0x18b4 <__mulsf3+0x1e4>
    171e:	84 30       	cpi	r24, 0x04	; 4
    1720:	19 f4       	brne	.+6      	; 0x1728 <__mulsf3+0x58>
    1722:	92 30       	cpi	r25, 0x02	; 2
    1724:	79 f4       	brne	.+30     	; 0x1744 <__mulsf3+0x74>
    1726:	c6 c0       	rjmp	.+396    	; 0x18b4 <__mulsf3+0x1e4>
    1728:	92 30       	cpi	r25, 0x02	; 2
    172a:	51 f4       	brne	.+20     	; 0x1740 <__mulsf3+0x70>
    172c:	81 e0       	ldi	r24, 0x01	; 1
    172e:	2a 85       	ldd	r18, Y+10	; 0x0a
    1730:	9a 89       	ldd	r25, Y+18	; 0x12
    1732:	29 17       	cp	r18, r25
    1734:	09 f4       	brne	.+2      	; 0x1738 <__mulsf3+0x68>
    1736:	80 e0       	ldi	r24, 0x00	; 0
    1738:	8a 87       	std	Y+10, r24	; 0x0a
    173a:	ce 01       	movw	r24, r28
    173c:	09 96       	adiw	r24, 0x09	; 9
    173e:	bc c0       	rjmp	.+376    	; 0x18b8 <__mulsf3+0x1e8>
    1740:	82 30       	cpi	r24, 0x02	; 2
    1742:	51 f4       	brne	.+20     	; 0x1758 <__mulsf3+0x88>
    1744:	81 e0       	ldi	r24, 0x01	; 1
    1746:	2a 85       	ldd	r18, Y+10	; 0x0a
    1748:	9a 89       	ldd	r25, Y+18	; 0x12
    174a:	29 17       	cp	r18, r25
    174c:	09 f4       	brne	.+2      	; 0x1750 <__mulsf3+0x80>
    174e:	80 e0       	ldi	r24, 0x00	; 0
    1750:	8a 8b       	std	Y+18, r24	; 0x12
    1752:	ce 01       	movw	r24, r28
    1754:	41 96       	adiw	r24, 0x11	; 17
    1756:	b0 c0       	rjmp	.+352    	; 0x18b8 <__mulsf3+0x1e8>
    1758:	6d 84       	ldd	r6, Y+13	; 0x0d
    175a:	7e 84       	ldd	r7, Y+14	; 0x0e
    175c:	8f 84       	ldd	r8, Y+15	; 0x0f
    175e:	98 88       	ldd	r9, Y+16	; 0x10
    1760:	ed 88       	ldd	r14, Y+21	; 0x15
    1762:	fe 88       	ldd	r15, Y+22	; 0x16
    1764:	0f 89       	ldd	r16, Y+23	; 0x17
    1766:	18 8d       	ldd	r17, Y+24	; 0x18
    1768:	e0 e2       	ldi	r30, 0x20	; 32
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 e0       	ldi	r24, 0x00	; 0
    176e:	90 e0       	ldi	r25, 0x00	; 0
    1770:	dc 01       	movw	r26, r24
    1772:	aa 24       	eor	r10, r10
    1774:	bb 24       	eor	r11, r11
    1776:	65 01       	movw	r12, r10
    1778:	20 e0       	ldi	r18, 0x00	; 0
    177a:	30 e0       	ldi	r19, 0x00	; 0
    177c:	a9 01       	movw	r20, r18
    177e:	b3 01       	movw	r22, r6
    1780:	61 70       	andi	r22, 0x01	; 1
    1782:	70 70       	andi	r23, 0x00	; 0
    1784:	61 15       	cp	r22, r1
    1786:	71 05       	cpc	r23, r1
    1788:	d1 f0       	breq	.+52     	; 0x17be <__mulsf3+0xee>
    178a:	2e 0d       	add	r18, r14
    178c:	3f 1d       	adc	r19, r15
    178e:	40 1f       	adc	r20, r16
    1790:	51 1f       	adc	r21, r17
    1792:	15 01       	movw	r2, r10
    1794:	26 01       	movw	r4, r12
    1796:	28 0e       	add	r2, r24
    1798:	39 1e       	adc	r3, r25
    179a:	4a 1e       	adc	r4, r26
    179c:	5b 1e       	adc	r5, r27
    179e:	81 e0       	ldi	r24, 0x01	; 1
    17a0:	90 e0       	ldi	r25, 0x00	; 0
    17a2:	a0 e0       	ldi	r26, 0x00	; 0
    17a4:	b0 e0       	ldi	r27, 0x00	; 0
    17a6:	2e 15       	cp	r18, r14
    17a8:	3f 05       	cpc	r19, r15
    17aa:	40 07       	cpc	r20, r16
    17ac:	51 07       	cpc	r21, r17
    17ae:	18 f0       	brcs	.+6      	; 0x17b6 <__mulsf3+0xe6>
    17b0:	80 e0       	ldi	r24, 0x00	; 0
    17b2:	90 e0       	ldi	r25, 0x00	; 0
    17b4:	dc 01       	movw	r26, r24
    17b6:	82 0d       	add	r24, r2
    17b8:	93 1d       	adc	r25, r3
    17ba:	a4 1d       	adc	r26, r4
    17bc:	b5 1d       	adc	r27, r5
    17be:	aa 0c       	add	r10, r10
    17c0:	bb 1c       	adc	r11, r11
    17c2:	cc 1c       	adc	r12, r12
    17c4:	dd 1c       	adc	r13, r13
    17c6:	17 ff       	sbrs	r17, 7
    17c8:	09 c0       	rjmp	.+18     	; 0x17dc <__mulsf3+0x10c>
    17ca:	61 e0       	ldi	r22, 0x01	; 1
    17cc:	26 2e       	mov	r2, r22
    17ce:	31 2c       	mov	r3, r1
    17d0:	41 2c       	mov	r4, r1
    17d2:	51 2c       	mov	r5, r1
    17d4:	a2 28       	or	r10, r2
    17d6:	b3 28       	or	r11, r3
    17d8:	c4 28       	or	r12, r4
    17da:	d5 28       	or	r13, r5
    17dc:	31 97       	sbiw	r30, 0x01	; 1
    17de:	49 f0       	breq	.+18     	; 0x17f2 <__mulsf3+0x122>
    17e0:	ee 0c       	add	r14, r14
    17e2:	ff 1c       	adc	r15, r15
    17e4:	00 1f       	adc	r16, r16
    17e6:	11 1f       	adc	r17, r17
    17e8:	96 94       	lsr	r9
    17ea:	87 94       	ror	r8
    17ec:	77 94       	ror	r7
    17ee:	67 94       	ror	r6
    17f0:	c6 cf       	rjmp	.-116    	; 0x177e <__mulsf3+0xae>
    17f2:	6b 89       	ldd	r22, Y+19	; 0x13
    17f4:	7c 89       	ldd	r23, Y+20	; 0x14
    17f6:	eb 85       	ldd	r30, Y+11	; 0x0b
    17f8:	fc 85       	ldd	r31, Y+12	; 0x0c
    17fa:	6e 0f       	add	r22, r30
    17fc:	7f 1f       	adc	r23, r31
    17fe:	6e 5f       	subi	r22, 0xFE	; 254
    1800:	7f 4f       	sbci	r23, 0xFF	; 255
    1802:	7c 8f       	std	Y+28, r23	; 0x1c
    1804:	6b 8f       	std	Y+27, r22	; 0x1b
    1806:	61 e0       	ldi	r22, 0x01	; 1
    1808:	ea 85       	ldd	r30, Y+10	; 0x0a
    180a:	7a 89       	ldd	r23, Y+18	; 0x12
    180c:	e7 17       	cp	r30, r23
    180e:	09 f4       	brne	.+2      	; 0x1812 <__mulsf3+0x142>
    1810:	60 e0       	ldi	r22, 0x00	; 0
    1812:	6a 8f       	std	Y+26, r22	; 0x1a
    1814:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1816:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1818:	10 c0       	rjmp	.+32     	; 0x183a <__mulsf3+0x16a>
    181a:	fc 01       	movw	r30, r24
    181c:	e1 70       	andi	r30, 0x01	; 1
    181e:	f0 70       	andi	r31, 0x00	; 0
    1820:	30 97       	sbiw	r30, 0x00	; 0
    1822:	29 f0       	breq	.+10     	; 0x182e <__mulsf3+0x15e>
    1824:	56 95       	lsr	r21
    1826:	47 95       	ror	r20
    1828:	37 95       	ror	r19
    182a:	27 95       	ror	r18
    182c:	50 68       	ori	r21, 0x80	; 128
    182e:	b6 95       	lsr	r27
    1830:	a7 95       	ror	r26
    1832:	97 95       	ror	r25
    1834:	87 95       	ror	r24
    1836:	6f 5f       	subi	r22, 0xFF	; 255
    1838:	7f 4f       	sbci	r23, 0xFF	; 255
    183a:	b7 fd       	sbrc	r27, 7
    183c:	ee cf       	rjmp	.-36     	; 0x181a <__mulsf3+0x14a>
    183e:	0c c0       	rjmp	.+24     	; 0x1858 <__mulsf3+0x188>
    1840:	88 0f       	add	r24, r24
    1842:	99 1f       	adc	r25, r25
    1844:	aa 1f       	adc	r26, r26
    1846:	bb 1f       	adc	r27, r27
    1848:	57 fd       	sbrc	r21, 7
    184a:	81 60       	ori	r24, 0x01	; 1
    184c:	22 0f       	add	r18, r18
    184e:	33 1f       	adc	r19, r19
    1850:	44 1f       	adc	r20, r20
    1852:	55 1f       	adc	r21, r21
    1854:	61 50       	subi	r22, 0x01	; 1
    1856:	70 40       	sbci	r23, 0x00	; 0
    1858:	80 30       	cpi	r24, 0x00	; 0
    185a:	e0 e0       	ldi	r30, 0x00	; 0
    185c:	9e 07       	cpc	r25, r30
    185e:	e0 e0       	ldi	r30, 0x00	; 0
    1860:	ae 07       	cpc	r26, r30
    1862:	e0 e4       	ldi	r30, 0x40	; 64
    1864:	be 07       	cpc	r27, r30
    1866:	60 f3       	brcs	.-40     	; 0x1840 <__mulsf3+0x170>
    1868:	6b 8f       	std	Y+27, r22	; 0x1b
    186a:	7c 8f       	std	Y+28, r23	; 0x1c
    186c:	6f e7       	ldi	r22, 0x7F	; 127
    186e:	e6 2e       	mov	r14, r22
    1870:	f1 2c       	mov	r15, r1
    1872:	01 2d       	mov	r16, r1
    1874:	11 2d       	mov	r17, r1
    1876:	e8 22       	and	r14, r24
    1878:	f9 22       	and	r15, r25
    187a:	0a 23       	and	r16, r26
    187c:	1b 23       	and	r17, r27
    187e:	60 e4       	ldi	r22, 0x40	; 64
    1880:	e6 16       	cp	r14, r22
    1882:	f1 04       	cpc	r15, r1
    1884:	01 05       	cpc	r16, r1
    1886:	11 05       	cpc	r17, r1
    1888:	61 f4       	brne	.+24     	; 0x18a2 <__mulsf3+0x1d2>
    188a:	87 fd       	sbrc	r24, 7
    188c:	0a c0       	rjmp	.+20     	; 0x18a2 <__mulsf3+0x1d2>
    188e:	21 15       	cp	r18, r1
    1890:	31 05       	cpc	r19, r1
    1892:	41 05       	cpc	r20, r1
    1894:	51 05       	cpc	r21, r1
    1896:	29 f0       	breq	.+10     	; 0x18a2 <__mulsf3+0x1d2>
    1898:	80 5c       	subi	r24, 0xC0	; 192
    189a:	9f 4f       	sbci	r25, 0xFF	; 255
    189c:	af 4f       	sbci	r26, 0xFF	; 255
    189e:	bf 4f       	sbci	r27, 0xFF	; 255
    18a0:	80 78       	andi	r24, 0x80	; 128
    18a2:	8d 8f       	std	Y+29, r24	; 0x1d
    18a4:	9e 8f       	std	Y+30, r25	; 0x1e
    18a6:	af 8f       	std	Y+31, r26	; 0x1f
    18a8:	b8 a3       	std	Y+32, r27	; 0x20
    18aa:	83 e0       	ldi	r24, 0x03	; 3
    18ac:	89 8f       	std	Y+25, r24	; 0x19
    18ae:	ce 01       	movw	r24, r28
    18b0:	49 96       	adiw	r24, 0x19	; 25
    18b2:	02 c0       	rjmp	.+4      	; 0x18b8 <__mulsf3+0x1e8>
    18b4:	8c ed       	ldi	r24, 0xDC	; 220
    18b6:	90 e0       	ldi	r25, 0x00	; 0
    18b8:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <__pack_f>
    18bc:	a0 96       	adiw	r28, 0x20	; 32
    18be:	e2 e1       	ldi	r30, 0x12	; 18
    18c0:	0c 94 7a 10 	jmp	0x20f4	; 0x20f4 <__epilogue_restores__>

000018c4 <__divsf3>:
    18c4:	a8 e1       	ldi	r26, 0x18	; 24
    18c6:	b0 e0       	ldi	r27, 0x00	; 0
    18c8:	e8 e6       	ldi	r30, 0x68	; 104
    18ca:	fc e0       	ldi	r31, 0x0C	; 12
    18cc:	0c 94 66 10 	jmp	0x20cc	; 0x20cc <__prologue_saves__+0x10>
    18d0:	69 83       	std	Y+1, r22	; 0x01
    18d2:	7a 83       	std	Y+2, r23	; 0x02
    18d4:	8b 83       	std	Y+3, r24	; 0x03
    18d6:	9c 83       	std	Y+4, r25	; 0x04
    18d8:	2d 83       	std	Y+5, r18	; 0x05
    18da:	3e 83       	std	Y+6, r19	; 0x06
    18dc:	4f 83       	std	Y+7, r20	; 0x07
    18de:	58 87       	std	Y+8, r21	; 0x08
    18e0:	8e 01       	movw	r16, r28
    18e2:	07 5f       	subi	r16, 0xF7	; 247
    18e4:	1f 4f       	sbci	r17, 0xFF	; 255
    18e6:	ce 01       	movw	r24, r28
    18e8:	01 96       	adiw	r24, 0x01	; 1
    18ea:	b8 01       	movw	r22, r16
    18ec:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    18f0:	81 e1       	ldi	r24, 0x11	; 17
    18f2:	e8 2e       	mov	r14, r24
    18f4:	f1 2c       	mov	r15, r1
    18f6:	ec 0e       	add	r14, r28
    18f8:	fd 1e       	adc	r15, r29
    18fa:	ce 01       	movw	r24, r28
    18fc:	05 96       	adiw	r24, 0x05	; 5
    18fe:	b7 01       	movw	r22, r14
    1900:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1904:	99 85       	ldd	r25, Y+9	; 0x09
    1906:	92 30       	cpi	r25, 0x02	; 2
    1908:	08 f4       	brcc	.+2      	; 0x190c <__divsf3+0x48>
    190a:	83 c0       	rjmp	.+262    	; 0x1a12 <__divsf3+0x14e>
    190c:	89 89       	ldd	r24, Y+17	; 0x11
    190e:	82 30       	cpi	r24, 0x02	; 2
    1910:	08 f4       	brcc	.+2      	; 0x1914 <__divsf3+0x50>
    1912:	7b c0       	rjmp	.+246    	; 0x1a0a <__divsf3+0x146>
    1914:	2a 85       	ldd	r18, Y+10	; 0x0a
    1916:	3a 89       	ldd	r19, Y+18	; 0x12
    1918:	23 27       	eor	r18, r19
    191a:	2a 87       	std	Y+10, r18	; 0x0a
    191c:	94 30       	cpi	r25, 0x04	; 4
    191e:	11 f0       	breq	.+4      	; 0x1924 <__divsf3+0x60>
    1920:	92 30       	cpi	r25, 0x02	; 2
    1922:	21 f4       	brne	.+8      	; 0x192c <__divsf3+0x68>
    1924:	98 17       	cp	r25, r24
    1926:	09 f0       	breq	.+2      	; 0x192a <__divsf3+0x66>
    1928:	6c c0       	rjmp	.+216    	; 0x1a02 <__divsf3+0x13e>
    192a:	71 c0       	rjmp	.+226    	; 0x1a0e <__divsf3+0x14a>
    192c:	84 30       	cpi	r24, 0x04	; 4
    192e:	39 f4       	brne	.+14     	; 0x193e <__divsf3+0x7a>
    1930:	1d 86       	std	Y+13, r1	; 0x0d
    1932:	1e 86       	std	Y+14, r1	; 0x0e
    1934:	1f 86       	std	Y+15, r1	; 0x0f
    1936:	18 8a       	std	Y+16, r1	; 0x10
    1938:	1c 86       	std	Y+12, r1	; 0x0c
    193a:	1b 86       	std	Y+11, r1	; 0x0b
    193c:	6a c0       	rjmp	.+212    	; 0x1a12 <__divsf3+0x14e>
    193e:	82 30       	cpi	r24, 0x02	; 2
    1940:	19 f4       	brne	.+6      	; 0x1948 <__divsf3+0x84>
    1942:	84 e0       	ldi	r24, 0x04	; 4
    1944:	89 87       	std	Y+9, r24	; 0x09
    1946:	65 c0       	rjmp	.+202    	; 0x1a12 <__divsf3+0x14e>
    1948:	8b 85       	ldd	r24, Y+11	; 0x0b
    194a:	9c 85       	ldd	r25, Y+12	; 0x0c
    194c:	2b 89       	ldd	r18, Y+19	; 0x13
    194e:	3c 89       	ldd	r19, Y+20	; 0x14
    1950:	82 1b       	sub	r24, r18
    1952:	93 0b       	sbc	r25, r19
    1954:	9c 87       	std	Y+12, r25	; 0x0c
    1956:	8b 87       	std	Y+11, r24	; 0x0b
    1958:	2d 85       	ldd	r18, Y+13	; 0x0d
    195a:	3e 85       	ldd	r19, Y+14	; 0x0e
    195c:	4f 85       	ldd	r20, Y+15	; 0x0f
    195e:	58 89       	ldd	r21, Y+16	; 0x10
    1960:	ed 88       	ldd	r14, Y+21	; 0x15
    1962:	fe 88       	ldd	r15, Y+22	; 0x16
    1964:	0f 89       	ldd	r16, Y+23	; 0x17
    1966:	18 8d       	ldd	r17, Y+24	; 0x18
    1968:	2e 15       	cp	r18, r14
    196a:	3f 05       	cpc	r19, r15
    196c:	40 07       	cpc	r20, r16
    196e:	51 07       	cpc	r21, r17
    1970:	38 f4       	brcc	.+14     	; 0x1980 <__divsf3+0xbc>
    1972:	22 0f       	add	r18, r18
    1974:	33 1f       	adc	r19, r19
    1976:	44 1f       	adc	r20, r20
    1978:	55 1f       	adc	r21, r21
    197a:	01 97       	sbiw	r24, 0x01	; 1
    197c:	9c 87       	std	Y+12, r25	; 0x0c
    197e:	8b 87       	std	Y+11, r24	; 0x0b
    1980:	6f e1       	ldi	r22, 0x1F	; 31
    1982:	70 e0       	ldi	r23, 0x00	; 0
    1984:	a1 2c       	mov	r10, r1
    1986:	b1 2c       	mov	r11, r1
    1988:	c1 2c       	mov	r12, r1
    198a:	a0 e4       	ldi	r26, 0x40	; 64
    198c:	da 2e       	mov	r13, r26
    198e:	80 e0       	ldi	r24, 0x00	; 0
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	dc 01       	movw	r26, r24
    1994:	2e 15       	cp	r18, r14
    1996:	3f 05       	cpc	r19, r15
    1998:	40 07       	cpc	r20, r16
    199a:	51 07       	cpc	r21, r17
    199c:	40 f0       	brcs	.+16     	; 0x19ae <__divsf3+0xea>
    199e:	8a 29       	or	r24, r10
    19a0:	9b 29       	or	r25, r11
    19a2:	ac 29       	or	r26, r12
    19a4:	bd 29       	or	r27, r13
    19a6:	2e 19       	sub	r18, r14
    19a8:	3f 09       	sbc	r19, r15
    19aa:	40 0b       	sbc	r20, r16
    19ac:	51 0b       	sbc	r21, r17
    19ae:	d6 94       	lsr	r13
    19b0:	c7 94       	ror	r12
    19b2:	b7 94       	ror	r11
    19b4:	a7 94       	ror	r10
    19b6:	22 0f       	add	r18, r18
    19b8:	33 1f       	adc	r19, r19
    19ba:	44 1f       	adc	r20, r20
    19bc:	55 1f       	adc	r21, r21
    19be:	61 50       	subi	r22, 0x01	; 1
    19c0:	70 40       	sbci	r23, 0x00	; 0
    19c2:	41 f7       	brne	.-48     	; 0x1994 <__divsf3+0xd0>
    19c4:	6f e7       	ldi	r22, 0x7F	; 127
    19c6:	e6 2e       	mov	r14, r22
    19c8:	f1 2c       	mov	r15, r1
    19ca:	01 2d       	mov	r16, r1
    19cc:	11 2d       	mov	r17, r1
    19ce:	e8 22       	and	r14, r24
    19d0:	f9 22       	and	r15, r25
    19d2:	0a 23       	and	r16, r26
    19d4:	1b 23       	and	r17, r27
    19d6:	60 e4       	ldi	r22, 0x40	; 64
    19d8:	e6 16       	cp	r14, r22
    19da:	f1 04       	cpc	r15, r1
    19dc:	01 05       	cpc	r16, r1
    19de:	11 05       	cpc	r17, r1
    19e0:	61 f4       	brne	.+24     	; 0x19fa <__divsf3+0x136>
    19e2:	87 fd       	sbrc	r24, 7
    19e4:	0a c0       	rjmp	.+20     	; 0x19fa <__divsf3+0x136>
    19e6:	21 15       	cp	r18, r1
    19e8:	31 05       	cpc	r19, r1
    19ea:	41 05       	cpc	r20, r1
    19ec:	51 05       	cpc	r21, r1
    19ee:	29 f0       	breq	.+10     	; 0x19fa <__divsf3+0x136>
    19f0:	80 5c       	subi	r24, 0xC0	; 192
    19f2:	9f 4f       	sbci	r25, 0xFF	; 255
    19f4:	af 4f       	sbci	r26, 0xFF	; 255
    19f6:	bf 4f       	sbci	r27, 0xFF	; 255
    19f8:	80 78       	andi	r24, 0x80	; 128
    19fa:	8d 87       	std	Y+13, r24	; 0x0d
    19fc:	9e 87       	std	Y+14, r25	; 0x0e
    19fe:	af 87       	std	Y+15, r26	; 0x0f
    1a00:	b8 8b       	std	Y+16, r27	; 0x10
    1a02:	8e 01       	movw	r16, r28
    1a04:	07 5f       	subi	r16, 0xF7	; 247
    1a06:	1f 4f       	sbci	r17, 0xFF	; 255
    1a08:	04 c0       	rjmp	.+8      	; 0x1a12 <__divsf3+0x14e>
    1a0a:	87 01       	movw	r16, r14
    1a0c:	02 c0       	rjmp	.+4      	; 0x1a12 <__divsf3+0x14e>
    1a0e:	0c ed       	ldi	r16, 0xDC	; 220
    1a10:	10 e0       	ldi	r17, 0x00	; 0
    1a12:	c8 01       	movw	r24, r16
    1a14:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <__pack_f>
    1a18:	68 96       	adiw	r28, 0x18	; 24
    1a1a:	ea e0       	ldi	r30, 0x0A	; 10
    1a1c:	0c 94 82 10 	jmp	0x2104	; 0x2104 <__epilogue_restores__+0x10>

00001a20 <__gtsf2>:
    1a20:	a8 e1       	ldi	r26, 0x18	; 24
    1a22:	b0 e0       	ldi	r27, 0x00	; 0
    1a24:	e6 e1       	ldi	r30, 0x16	; 22
    1a26:	fd e0       	ldi	r31, 0x0D	; 13
    1a28:	0c 94 6a 10 	jmp	0x20d4	; 0x20d4 <__prologue_saves__+0x18>
    1a2c:	69 83       	std	Y+1, r22	; 0x01
    1a2e:	7a 83       	std	Y+2, r23	; 0x02
    1a30:	8b 83       	std	Y+3, r24	; 0x03
    1a32:	9c 83       	std	Y+4, r25	; 0x04
    1a34:	2d 83       	std	Y+5, r18	; 0x05
    1a36:	3e 83       	std	Y+6, r19	; 0x06
    1a38:	4f 83       	std	Y+7, r20	; 0x07
    1a3a:	58 87       	std	Y+8, r21	; 0x08
    1a3c:	8e 01       	movw	r16, r28
    1a3e:	07 5f       	subi	r16, 0xF7	; 247
    1a40:	1f 4f       	sbci	r17, 0xFF	; 255
    1a42:	ce 01       	movw	r24, r28
    1a44:	01 96       	adiw	r24, 0x01	; 1
    1a46:	b8 01       	movw	r22, r16
    1a48:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1a4c:	81 e1       	ldi	r24, 0x11	; 17
    1a4e:	e8 2e       	mov	r14, r24
    1a50:	f1 2c       	mov	r15, r1
    1a52:	ec 0e       	add	r14, r28
    1a54:	fd 1e       	adc	r15, r29
    1a56:	ce 01       	movw	r24, r28
    1a58:	05 96       	adiw	r24, 0x05	; 5
    1a5a:	b7 01       	movw	r22, r14
    1a5c:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1a60:	89 85       	ldd	r24, Y+9	; 0x09
    1a62:	82 30       	cpi	r24, 0x02	; 2
    1a64:	40 f0       	brcs	.+16     	; 0x1a76 <__gtsf2+0x56>
    1a66:	89 89       	ldd	r24, Y+17	; 0x11
    1a68:	82 30       	cpi	r24, 0x02	; 2
    1a6a:	28 f0       	brcs	.+10     	; 0x1a76 <__gtsf2+0x56>
    1a6c:	c8 01       	movw	r24, r16
    1a6e:	b7 01       	movw	r22, r14
    1a70:	0e 94 e3 0f 	call	0x1fc6	; 0x1fc6 <__fpcmp_parts_f>
    1a74:	01 c0       	rjmp	.+2      	; 0x1a78 <__gtsf2+0x58>
    1a76:	8f ef       	ldi	r24, 0xFF	; 255
    1a78:	68 96       	adiw	r28, 0x18	; 24
    1a7a:	e6 e0       	ldi	r30, 0x06	; 6
    1a7c:	0c 94 86 10 	jmp	0x210c	; 0x210c <__epilogue_restores__+0x18>

00001a80 <__gesf2>:
    1a80:	a8 e1       	ldi	r26, 0x18	; 24
    1a82:	b0 e0       	ldi	r27, 0x00	; 0
    1a84:	e6 e4       	ldi	r30, 0x46	; 70
    1a86:	fd e0       	ldi	r31, 0x0D	; 13
    1a88:	0c 94 6a 10 	jmp	0x20d4	; 0x20d4 <__prologue_saves__+0x18>
    1a8c:	69 83       	std	Y+1, r22	; 0x01
    1a8e:	7a 83       	std	Y+2, r23	; 0x02
    1a90:	8b 83       	std	Y+3, r24	; 0x03
    1a92:	9c 83       	std	Y+4, r25	; 0x04
    1a94:	2d 83       	std	Y+5, r18	; 0x05
    1a96:	3e 83       	std	Y+6, r19	; 0x06
    1a98:	4f 83       	std	Y+7, r20	; 0x07
    1a9a:	58 87       	std	Y+8, r21	; 0x08
    1a9c:	8e 01       	movw	r16, r28
    1a9e:	07 5f       	subi	r16, 0xF7	; 247
    1aa0:	1f 4f       	sbci	r17, 0xFF	; 255
    1aa2:	ce 01       	movw	r24, r28
    1aa4:	01 96       	adiw	r24, 0x01	; 1
    1aa6:	b8 01       	movw	r22, r16
    1aa8:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1aac:	81 e1       	ldi	r24, 0x11	; 17
    1aae:	e8 2e       	mov	r14, r24
    1ab0:	f1 2c       	mov	r15, r1
    1ab2:	ec 0e       	add	r14, r28
    1ab4:	fd 1e       	adc	r15, r29
    1ab6:	ce 01       	movw	r24, r28
    1ab8:	05 96       	adiw	r24, 0x05	; 5
    1aba:	b7 01       	movw	r22, r14
    1abc:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1ac0:	89 85       	ldd	r24, Y+9	; 0x09
    1ac2:	82 30       	cpi	r24, 0x02	; 2
    1ac4:	40 f0       	brcs	.+16     	; 0x1ad6 <__gesf2+0x56>
    1ac6:	89 89       	ldd	r24, Y+17	; 0x11
    1ac8:	82 30       	cpi	r24, 0x02	; 2
    1aca:	28 f0       	brcs	.+10     	; 0x1ad6 <__gesf2+0x56>
    1acc:	c8 01       	movw	r24, r16
    1ace:	b7 01       	movw	r22, r14
    1ad0:	0e 94 e3 0f 	call	0x1fc6	; 0x1fc6 <__fpcmp_parts_f>
    1ad4:	01 c0       	rjmp	.+2      	; 0x1ad8 <__gesf2+0x58>
    1ad6:	8f ef       	ldi	r24, 0xFF	; 255
    1ad8:	68 96       	adiw	r28, 0x18	; 24
    1ada:	e6 e0       	ldi	r30, 0x06	; 6
    1adc:	0c 94 86 10 	jmp	0x210c	; 0x210c <__epilogue_restores__+0x18>

00001ae0 <__ltsf2>:
    1ae0:	a8 e1       	ldi	r26, 0x18	; 24
    1ae2:	b0 e0       	ldi	r27, 0x00	; 0
    1ae4:	e6 e7       	ldi	r30, 0x76	; 118
    1ae6:	fd e0       	ldi	r31, 0x0D	; 13
    1ae8:	0c 94 6a 10 	jmp	0x20d4	; 0x20d4 <__prologue_saves__+0x18>
    1aec:	69 83       	std	Y+1, r22	; 0x01
    1aee:	7a 83       	std	Y+2, r23	; 0x02
    1af0:	8b 83       	std	Y+3, r24	; 0x03
    1af2:	9c 83       	std	Y+4, r25	; 0x04
    1af4:	2d 83       	std	Y+5, r18	; 0x05
    1af6:	3e 83       	std	Y+6, r19	; 0x06
    1af8:	4f 83       	std	Y+7, r20	; 0x07
    1afa:	58 87       	std	Y+8, r21	; 0x08
    1afc:	8e 01       	movw	r16, r28
    1afe:	07 5f       	subi	r16, 0xF7	; 247
    1b00:	1f 4f       	sbci	r17, 0xFF	; 255
    1b02:	ce 01       	movw	r24, r28
    1b04:	01 96       	adiw	r24, 0x01	; 1
    1b06:	b8 01       	movw	r22, r16
    1b08:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1b0c:	81 e1       	ldi	r24, 0x11	; 17
    1b0e:	e8 2e       	mov	r14, r24
    1b10:	f1 2c       	mov	r15, r1
    1b12:	ec 0e       	add	r14, r28
    1b14:	fd 1e       	adc	r15, r29
    1b16:	ce 01       	movw	r24, r28
    1b18:	05 96       	adiw	r24, 0x05	; 5
    1b1a:	b7 01       	movw	r22, r14
    1b1c:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1b20:	89 85       	ldd	r24, Y+9	; 0x09
    1b22:	82 30       	cpi	r24, 0x02	; 2
    1b24:	40 f0       	brcs	.+16     	; 0x1b36 <__ltsf2+0x56>
    1b26:	89 89       	ldd	r24, Y+17	; 0x11
    1b28:	82 30       	cpi	r24, 0x02	; 2
    1b2a:	28 f0       	brcs	.+10     	; 0x1b36 <__ltsf2+0x56>
    1b2c:	c8 01       	movw	r24, r16
    1b2e:	b7 01       	movw	r22, r14
    1b30:	0e 94 e3 0f 	call	0x1fc6	; 0x1fc6 <__fpcmp_parts_f>
    1b34:	01 c0       	rjmp	.+2      	; 0x1b38 <__ltsf2+0x58>
    1b36:	81 e0       	ldi	r24, 0x01	; 1
    1b38:	68 96       	adiw	r28, 0x18	; 24
    1b3a:	e6 e0       	ldi	r30, 0x06	; 6
    1b3c:	0c 94 86 10 	jmp	0x210c	; 0x210c <__epilogue_restores__+0x18>

00001b40 <__floatsisf>:
    1b40:	a8 e0       	ldi	r26, 0x08	; 8
    1b42:	b0 e0       	ldi	r27, 0x00	; 0
    1b44:	e6 ea       	ldi	r30, 0xA6	; 166
    1b46:	fd e0       	ldi	r31, 0x0D	; 13
    1b48:	0c 94 6a 10 	jmp	0x20d4	; 0x20d4 <__prologue_saves__+0x18>
    1b4c:	7b 01       	movw	r14, r22
    1b4e:	8c 01       	movw	r16, r24
    1b50:	83 e0       	ldi	r24, 0x03	; 3
    1b52:	89 83       	std	Y+1, r24	; 0x01
    1b54:	d8 01       	movw	r26, r16
    1b56:	c7 01       	movw	r24, r14
    1b58:	88 27       	eor	r24, r24
    1b5a:	b7 fd       	sbrc	r27, 7
    1b5c:	83 95       	inc	r24
    1b5e:	99 27       	eor	r25, r25
    1b60:	aa 27       	eor	r26, r26
    1b62:	bb 27       	eor	r27, r27
    1b64:	28 2f       	mov	r18, r24
    1b66:	8a 83       	std	Y+2, r24	; 0x02
    1b68:	e1 14       	cp	r14, r1
    1b6a:	f1 04       	cpc	r15, r1
    1b6c:	01 05       	cpc	r16, r1
    1b6e:	11 05       	cpc	r17, r1
    1b70:	19 f4       	brne	.+6      	; 0x1b78 <__floatsisf+0x38>
    1b72:	82 e0       	ldi	r24, 0x02	; 2
    1b74:	89 83       	std	Y+1, r24	; 0x01
    1b76:	37 c0       	rjmp	.+110    	; 0x1be6 <__floatsisf+0xa6>
    1b78:	8e e1       	ldi	r24, 0x1E	; 30
    1b7a:	90 e0       	ldi	r25, 0x00	; 0
    1b7c:	9c 83       	std	Y+4, r25	; 0x04
    1b7e:	8b 83       	std	Y+3, r24	; 0x03
    1b80:	22 23       	and	r18, r18
    1b82:	89 f0       	breq	.+34     	; 0x1ba6 <__floatsisf+0x66>
    1b84:	80 e0       	ldi	r24, 0x00	; 0
    1b86:	e8 16       	cp	r14, r24
    1b88:	80 e0       	ldi	r24, 0x00	; 0
    1b8a:	f8 06       	cpc	r15, r24
    1b8c:	80 e0       	ldi	r24, 0x00	; 0
    1b8e:	08 07       	cpc	r16, r24
    1b90:	80 e8       	ldi	r24, 0x80	; 128
    1b92:	18 07       	cpc	r17, r24
    1b94:	69 f1       	breq	.+90     	; 0x1bf0 <__floatsisf+0xb0>
    1b96:	10 95       	com	r17
    1b98:	00 95       	com	r16
    1b9a:	f0 94       	com	r15
    1b9c:	e0 94       	com	r14
    1b9e:	e1 1c       	adc	r14, r1
    1ba0:	f1 1c       	adc	r15, r1
    1ba2:	01 1d       	adc	r16, r1
    1ba4:	11 1d       	adc	r17, r1
    1ba6:	ed 82       	std	Y+5, r14	; 0x05
    1ba8:	fe 82       	std	Y+6, r15	; 0x06
    1baa:	0f 83       	std	Y+7, r16	; 0x07
    1bac:	18 87       	std	Y+8, r17	; 0x08
    1bae:	c8 01       	movw	r24, r16
    1bb0:	b7 01       	movw	r22, r14
    1bb2:	0e 94 52 0e 	call	0x1ca4	; 0x1ca4 <__clzsi2>
    1bb6:	9c 01       	movw	r18, r24
    1bb8:	21 50       	subi	r18, 0x01	; 1
    1bba:	30 40       	sbci	r19, 0x00	; 0
    1bbc:	12 16       	cp	r1, r18
    1bbe:	13 06       	cpc	r1, r19
    1bc0:	94 f4       	brge	.+36     	; 0x1be6 <__floatsisf+0xa6>
    1bc2:	02 2e       	mov	r0, r18
    1bc4:	04 c0       	rjmp	.+8      	; 0x1bce <__floatsisf+0x8e>
    1bc6:	ee 0c       	add	r14, r14
    1bc8:	ff 1c       	adc	r15, r15
    1bca:	00 1f       	adc	r16, r16
    1bcc:	11 1f       	adc	r17, r17
    1bce:	0a 94       	dec	r0
    1bd0:	d2 f7       	brpl	.-12     	; 0x1bc6 <__floatsisf+0x86>
    1bd2:	ed 82       	std	Y+5, r14	; 0x05
    1bd4:	fe 82       	std	Y+6, r15	; 0x06
    1bd6:	0f 83       	std	Y+7, r16	; 0x07
    1bd8:	18 87       	std	Y+8, r17	; 0x08
    1bda:	8e e1       	ldi	r24, 0x1E	; 30
    1bdc:	90 e0       	ldi	r25, 0x00	; 0
    1bde:	82 1b       	sub	r24, r18
    1be0:	93 0b       	sbc	r25, r19
    1be2:	9c 83       	std	Y+4, r25	; 0x04
    1be4:	8b 83       	std	Y+3, r24	; 0x03
    1be6:	ce 01       	movw	r24, r28
    1be8:	01 96       	adiw	r24, 0x01	; 1
    1bea:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <__pack_f>
    1bee:	04 c0       	rjmp	.+8      	; 0x1bf8 <__floatsisf+0xb8>
    1bf0:	60 e0       	ldi	r22, 0x00	; 0
    1bf2:	70 e0       	ldi	r23, 0x00	; 0
    1bf4:	80 e0       	ldi	r24, 0x00	; 0
    1bf6:	9f ec       	ldi	r25, 0xCF	; 207
    1bf8:	28 96       	adiw	r28, 0x08	; 8
    1bfa:	e6 e0       	ldi	r30, 0x06	; 6
    1bfc:	0c 94 86 10 	jmp	0x210c	; 0x210c <__epilogue_restores__+0x18>

00001c00 <__fixsfsi>:
    1c00:	ac e0       	ldi	r26, 0x0C	; 12
    1c02:	b0 e0       	ldi	r27, 0x00	; 0
    1c04:	e6 e0       	ldi	r30, 0x06	; 6
    1c06:	fe e0       	ldi	r31, 0x0E	; 14
    1c08:	0c 94 6e 10 	jmp	0x20dc	; 0x20dc <__prologue_saves__+0x20>
    1c0c:	69 83       	std	Y+1, r22	; 0x01
    1c0e:	7a 83       	std	Y+2, r23	; 0x02
    1c10:	8b 83       	std	Y+3, r24	; 0x03
    1c12:	9c 83       	std	Y+4, r25	; 0x04
    1c14:	ce 01       	movw	r24, r28
    1c16:	01 96       	adiw	r24, 0x01	; 1
    1c18:	be 01       	movw	r22, r28
    1c1a:	6b 5f       	subi	r22, 0xFB	; 251
    1c1c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c1e:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__unpack_f>
    1c22:	8d 81       	ldd	r24, Y+5	; 0x05
    1c24:	82 30       	cpi	r24, 0x02	; 2
    1c26:	81 f1       	breq	.+96     	; 0x1c88 <__fixsfsi+0x88>
    1c28:	82 30       	cpi	r24, 0x02	; 2
    1c2a:	70 f1       	brcs	.+92     	; 0x1c88 <__fixsfsi+0x88>
    1c2c:	84 30       	cpi	r24, 0x04	; 4
    1c2e:	21 f4       	brne	.+8      	; 0x1c38 <__fixsfsi+0x38>
    1c30:	8e 81       	ldd	r24, Y+6	; 0x06
    1c32:	88 23       	and	r24, r24
    1c34:	69 f1       	breq	.+90     	; 0x1c90 <__fixsfsi+0x90>
    1c36:	0a c0       	rjmp	.+20     	; 0x1c4c <__fixsfsi+0x4c>
    1c38:	2f 81       	ldd	r18, Y+7	; 0x07
    1c3a:	38 85       	ldd	r19, Y+8	; 0x08
    1c3c:	37 fd       	sbrc	r19, 7
    1c3e:	24 c0       	rjmp	.+72     	; 0x1c88 <__fixsfsi+0x88>
    1c40:	6e 81       	ldd	r22, Y+6	; 0x06
    1c42:	2f 31       	cpi	r18, 0x1F	; 31
    1c44:	31 05       	cpc	r19, r1
    1c46:	3c f0       	brlt	.+14     	; 0x1c56 <__fixsfsi+0x56>
    1c48:	66 23       	and	r22, r22
    1c4a:	11 f1       	breq	.+68     	; 0x1c90 <__fixsfsi+0x90>
    1c4c:	20 e0       	ldi	r18, 0x00	; 0
    1c4e:	30 e0       	ldi	r19, 0x00	; 0
    1c50:	40 e0       	ldi	r20, 0x00	; 0
    1c52:	50 e8       	ldi	r21, 0x80	; 128
    1c54:	21 c0       	rjmp	.+66     	; 0x1c98 <__fixsfsi+0x98>
    1c56:	8e e1       	ldi	r24, 0x1E	; 30
    1c58:	90 e0       	ldi	r25, 0x00	; 0
    1c5a:	82 1b       	sub	r24, r18
    1c5c:	93 0b       	sbc	r25, r19
    1c5e:	29 85       	ldd	r18, Y+9	; 0x09
    1c60:	3a 85       	ldd	r19, Y+10	; 0x0a
    1c62:	4b 85       	ldd	r20, Y+11	; 0x0b
    1c64:	5c 85       	ldd	r21, Y+12	; 0x0c
    1c66:	04 c0       	rjmp	.+8      	; 0x1c70 <__fixsfsi+0x70>
    1c68:	56 95       	lsr	r21
    1c6a:	47 95       	ror	r20
    1c6c:	37 95       	ror	r19
    1c6e:	27 95       	ror	r18
    1c70:	8a 95       	dec	r24
    1c72:	d2 f7       	brpl	.-12     	; 0x1c68 <__fixsfsi+0x68>
    1c74:	66 23       	and	r22, r22
    1c76:	81 f0       	breq	.+32     	; 0x1c98 <__fixsfsi+0x98>
    1c78:	50 95       	com	r21
    1c7a:	40 95       	com	r20
    1c7c:	30 95       	com	r19
    1c7e:	21 95       	neg	r18
    1c80:	3f 4f       	sbci	r19, 0xFF	; 255
    1c82:	4f 4f       	sbci	r20, 0xFF	; 255
    1c84:	5f 4f       	sbci	r21, 0xFF	; 255
    1c86:	08 c0       	rjmp	.+16     	; 0x1c98 <__fixsfsi+0x98>
    1c88:	20 e0       	ldi	r18, 0x00	; 0
    1c8a:	30 e0       	ldi	r19, 0x00	; 0
    1c8c:	a9 01       	movw	r20, r18
    1c8e:	04 c0       	rjmp	.+8      	; 0x1c98 <__fixsfsi+0x98>
    1c90:	2f ef       	ldi	r18, 0xFF	; 255
    1c92:	3f ef       	ldi	r19, 0xFF	; 255
    1c94:	4f ef       	ldi	r20, 0xFF	; 255
    1c96:	5f e7       	ldi	r21, 0x7F	; 127
    1c98:	b9 01       	movw	r22, r18
    1c9a:	ca 01       	movw	r24, r20
    1c9c:	2c 96       	adiw	r28, 0x0c	; 12
    1c9e:	e2 e0       	ldi	r30, 0x02	; 2
    1ca0:	0c 94 8a 10 	jmp	0x2114	; 0x2114 <__epilogue_restores__+0x20>

00001ca4 <__clzsi2>:
    1ca4:	af 92       	push	r10
    1ca6:	bf 92       	push	r11
    1ca8:	cf 92       	push	r12
    1caa:	df 92       	push	r13
    1cac:	ef 92       	push	r14
    1cae:	ff 92       	push	r15
    1cb0:	0f 93       	push	r16
    1cb2:	1f 93       	push	r17
    1cb4:	7b 01       	movw	r14, r22
    1cb6:	8c 01       	movw	r16, r24
    1cb8:	80 e0       	ldi	r24, 0x00	; 0
    1cba:	e8 16       	cp	r14, r24
    1cbc:	80 e0       	ldi	r24, 0x00	; 0
    1cbe:	f8 06       	cpc	r15, r24
    1cc0:	81 e0       	ldi	r24, 0x01	; 1
    1cc2:	08 07       	cpc	r16, r24
    1cc4:	80 e0       	ldi	r24, 0x00	; 0
    1cc6:	18 07       	cpc	r17, r24
    1cc8:	58 f4       	brcc	.+22     	; 0x1ce0 <__clzsi2+0x3c>
    1cca:	ef ef       	ldi	r30, 0xFF	; 255
    1ccc:	ee 16       	cp	r14, r30
    1cce:	f1 04       	cpc	r15, r1
    1cd0:	01 05       	cpc	r16, r1
    1cd2:	11 05       	cpc	r17, r1
    1cd4:	09 f0       	breq	.+2      	; 0x1cd8 <__clzsi2+0x34>
    1cd6:	90 f4       	brcc	.+36     	; 0x1cfc <__clzsi2+0x58>
    1cd8:	80 e0       	ldi	r24, 0x00	; 0
    1cda:	90 e0       	ldi	r25, 0x00	; 0
    1cdc:	dc 01       	movw	r26, r24
    1cde:	17 c0       	rjmp	.+46     	; 0x1d0e <__clzsi2+0x6a>
    1ce0:	f0 e0       	ldi	r31, 0x00	; 0
    1ce2:	ef 16       	cp	r14, r31
    1ce4:	f0 e0       	ldi	r31, 0x00	; 0
    1ce6:	ff 06       	cpc	r15, r31
    1ce8:	f0 e0       	ldi	r31, 0x00	; 0
    1cea:	0f 07       	cpc	r16, r31
    1cec:	f1 e0       	ldi	r31, 0x01	; 1
    1cee:	1f 07       	cpc	r17, r31
    1cf0:	50 f4       	brcc	.+20     	; 0x1d06 <__clzsi2+0x62>
    1cf2:	80 e1       	ldi	r24, 0x10	; 16
    1cf4:	90 e0       	ldi	r25, 0x00	; 0
    1cf6:	a0 e0       	ldi	r26, 0x00	; 0
    1cf8:	b0 e0       	ldi	r27, 0x00	; 0
    1cfa:	09 c0       	rjmp	.+18     	; 0x1d0e <__clzsi2+0x6a>
    1cfc:	88 e0       	ldi	r24, 0x08	; 8
    1cfe:	90 e0       	ldi	r25, 0x00	; 0
    1d00:	a0 e0       	ldi	r26, 0x00	; 0
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	04 c0       	rjmp	.+8      	; 0x1d0e <__clzsi2+0x6a>
    1d06:	88 e1       	ldi	r24, 0x18	; 24
    1d08:	90 e0       	ldi	r25, 0x00	; 0
    1d0a:	a0 e0       	ldi	r26, 0x00	; 0
    1d0c:	b0 e0       	ldi	r27, 0x00	; 0
    1d0e:	20 e2       	ldi	r18, 0x20	; 32
    1d10:	30 e0       	ldi	r19, 0x00	; 0
    1d12:	40 e0       	ldi	r20, 0x00	; 0
    1d14:	50 e0       	ldi	r21, 0x00	; 0
    1d16:	28 1b       	sub	r18, r24
    1d18:	39 0b       	sbc	r19, r25
    1d1a:	4a 0b       	sbc	r20, r26
    1d1c:	5b 0b       	sbc	r21, r27
    1d1e:	57 01       	movw	r10, r14
    1d20:	68 01       	movw	r12, r16
    1d22:	04 c0       	rjmp	.+8      	; 0x1d2c <__clzsi2+0x88>
    1d24:	d6 94       	lsr	r13
    1d26:	c7 94       	ror	r12
    1d28:	b7 94       	ror	r11
    1d2a:	a7 94       	ror	r10
    1d2c:	8a 95       	dec	r24
    1d2e:	d2 f7       	brpl	.-12     	; 0x1d24 <__clzsi2+0x80>
    1d30:	d6 01       	movw	r26, r12
    1d32:	c5 01       	movw	r24, r10
    1d34:	8c 51       	subi	r24, 0x1C	; 28
    1d36:	9f 4f       	sbci	r25, 0xFF	; 255
    1d38:	fc 01       	movw	r30, r24
    1d3a:	80 81       	ld	r24, Z
    1d3c:	28 1b       	sub	r18, r24
    1d3e:	31 09       	sbc	r19, r1
    1d40:	41 09       	sbc	r20, r1
    1d42:	51 09       	sbc	r21, r1
    1d44:	c9 01       	movw	r24, r18
    1d46:	1f 91       	pop	r17
    1d48:	0f 91       	pop	r16
    1d4a:	ff 90       	pop	r15
    1d4c:	ef 90       	pop	r14
    1d4e:	df 90       	pop	r13
    1d50:	cf 90       	pop	r12
    1d52:	bf 90       	pop	r11
    1d54:	af 90       	pop	r10
    1d56:	08 95       	ret

00001d58 <__pack_f>:
    1d58:	ef 92       	push	r14
    1d5a:	ff 92       	push	r15
    1d5c:	0f 93       	push	r16
    1d5e:	1f 93       	push	r17
    1d60:	cf 93       	push	r28
    1d62:	df 93       	push	r29
    1d64:	fc 01       	movw	r30, r24
    1d66:	24 81       	ldd	r18, Z+4	; 0x04
    1d68:	35 81       	ldd	r19, Z+5	; 0x05
    1d6a:	46 81       	ldd	r20, Z+6	; 0x06
    1d6c:	57 81       	ldd	r21, Z+7	; 0x07
    1d6e:	61 81       	ldd	r22, Z+1	; 0x01
    1d70:	80 81       	ld	r24, Z
    1d72:	82 30       	cpi	r24, 0x02	; 2
    1d74:	20 f4       	brcc	.+8      	; 0x1d7e <__pack_f+0x26>
    1d76:	40 61       	ori	r20, 0x10	; 16
    1d78:	ef ef       	ldi	r30, 0xFF	; 255
    1d7a:	f0 e0       	ldi	r31, 0x00	; 0
    1d7c:	a3 c0       	rjmp	.+326    	; 0x1ec4 <__pack_f+0x16c>
    1d7e:	84 30       	cpi	r24, 0x04	; 4
    1d80:	09 f4       	brne	.+2      	; 0x1d84 <__pack_f+0x2c>
    1d82:	9b c0       	rjmp	.+310    	; 0x1eba <__pack_f+0x162>
    1d84:	82 30       	cpi	r24, 0x02	; 2
    1d86:	09 f4       	brne	.+2      	; 0x1d8a <__pack_f+0x32>
    1d88:	92 c0       	rjmp	.+292    	; 0x1eae <__pack_f+0x156>
    1d8a:	21 15       	cp	r18, r1
    1d8c:	31 05       	cpc	r19, r1
    1d8e:	41 05       	cpc	r20, r1
    1d90:	51 05       	cpc	r21, r1
    1d92:	09 f4       	brne	.+2      	; 0x1d96 <__pack_f+0x3e>
    1d94:	8f c0       	rjmp	.+286    	; 0x1eb4 <__pack_f+0x15c>
    1d96:	02 80       	ldd	r0, Z+2	; 0x02
    1d98:	f3 81       	ldd	r31, Z+3	; 0x03
    1d9a:	e0 2d       	mov	r30, r0
    1d9c:	8f ef       	ldi	r24, 0xFF	; 255
    1d9e:	e2 38       	cpi	r30, 0x82	; 130
    1da0:	f8 07       	cpc	r31, r24
    1da2:	0c f0       	brlt	.+2      	; 0x1da6 <__pack_f+0x4e>
    1da4:	5a c0       	rjmp	.+180    	; 0x1e5a <__pack_f+0x102>
    1da6:	c2 e8       	ldi	r28, 0x82	; 130
    1da8:	df ef       	ldi	r29, 0xFF	; 255
    1daa:	ce 1b       	sub	r28, r30
    1dac:	df 0b       	sbc	r29, r31
    1dae:	ca 31       	cpi	r28, 0x1A	; 26
    1db0:	d1 05       	cpc	r29, r1
    1db2:	6c f5       	brge	.+90     	; 0x1e0e <__pack_f+0xb6>
    1db4:	79 01       	movw	r14, r18
    1db6:	8a 01       	movw	r16, r20
    1db8:	0c 2e       	mov	r0, r28
    1dba:	04 c0       	rjmp	.+8      	; 0x1dc4 <__pack_f+0x6c>
    1dbc:	16 95       	lsr	r17
    1dbe:	07 95       	ror	r16
    1dc0:	f7 94       	ror	r15
    1dc2:	e7 94       	ror	r14
    1dc4:	0a 94       	dec	r0
    1dc6:	d2 f7       	brpl	.-12     	; 0x1dbc <__pack_f+0x64>
    1dc8:	81 e0       	ldi	r24, 0x01	; 1
    1dca:	90 e0       	ldi	r25, 0x00	; 0
    1dcc:	a0 e0       	ldi	r26, 0x00	; 0
    1dce:	b0 e0       	ldi	r27, 0x00	; 0
    1dd0:	0c 2e       	mov	r0, r28
    1dd2:	04 c0       	rjmp	.+8      	; 0x1ddc <__pack_f+0x84>
    1dd4:	88 0f       	add	r24, r24
    1dd6:	99 1f       	adc	r25, r25
    1dd8:	aa 1f       	adc	r26, r26
    1dda:	bb 1f       	adc	r27, r27
    1ddc:	0a 94       	dec	r0
    1dde:	d2 f7       	brpl	.-12     	; 0x1dd4 <__pack_f+0x7c>
    1de0:	01 97       	sbiw	r24, 0x01	; 1
    1de2:	a1 09       	sbc	r26, r1
    1de4:	b1 09       	sbc	r27, r1
    1de6:	82 23       	and	r24, r18
    1de8:	93 23       	and	r25, r19
    1dea:	a4 23       	and	r26, r20
    1dec:	b5 23       	and	r27, r21
    1dee:	21 e0       	ldi	r18, 0x01	; 1
    1df0:	30 e0       	ldi	r19, 0x00	; 0
    1df2:	40 e0       	ldi	r20, 0x00	; 0
    1df4:	50 e0       	ldi	r21, 0x00	; 0
    1df6:	00 97       	sbiw	r24, 0x00	; 0
    1df8:	a1 05       	cpc	r26, r1
    1dfa:	b1 05       	cpc	r27, r1
    1dfc:	19 f4       	brne	.+6      	; 0x1e04 <__pack_f+0xac>
    1dfe:	20 e0       	ldi	r18, 0x00	; 0
    1e00:	30 e0       	ldi	r19, 0x00	; 0
    1e02:	a9 01       	movw	r20, r18
    1e04:	2e 29       	or	r18, r14
    1e06:	3f 29       	or	r19, r15
    1e08:	40 2b       	or	r20, r16
    1e0a:	51 2b       	or	r21, r17
    1e0c:	03 c0       	rjmp	.+6      	; 0x1e14 <__pack_f+0xbc>
    1e0e:	20 e0       	ldi	r18, 0x00	; 0
    1e10:	30 e0       	ldi	r19, 0x00	; 0
    1e12:	a9 01       	movw	r20, r18
    1e14:	da 01       	movw	r26, r20
    1e16:	c9 01       	movw	r24, r18
    1e18:	8f 77       	andi	r24, 0x7F	; 127
    1e1a:	90 70       	andi	r25, 0x00	; 0
    1e1c:	a0 70       	andi	r26, 0x00	; 0
    1e1e:	b0 70       	andi	r27, 0x00	; 0
    1e20:	80 34       	cpi	r24, 0x40	; 64
    1e22:	91 05       	cpc	r25, r1
    1e24:	a1 05       	cpc	r26, r1
    1e26:	b1 05       	cpc	r27, r1
    1e28:	39 f4       	brne	.+14     	; 0x1e38 <__pack_f+0xe0>
    1e2a:	27 ff       	sbrs	r18, 7
    1e2c:	09 c0       	rjmp	.+18     	; 0x1e40 <__pack_f+0xe8>
    1e2e:	20 5c       	subi	r18, 0xC0	; 192
    1e30:	3f 4f       	sbci	r19, 0xFF	; 255
    1e32:	4f 4f       	sbci	r20, 0xFF	; 255
    1e34:	5f 4f       	sbci	r21, 0xFF	; 255
    1e36:	04 c0       	rjmp	.+8      	; 0x1e40 <__pack_f+0xe8>
    1e38:	21 5c       	subi	r18, 0xC1	; 193
    1e3a:	3f 4f       	sbci	r19, 0xFF	; 255
    1e3c:	4f 4f       	sbci	r20, 0xFF	; 255
    1e3e:	5f 4f       	sbci	r21, 0xFF	; 255
    1e40:	e1 e0       	ldi	r30, 0x01	; 1
    1e42:	f0 e0       	ldi	r31, 0x00	; 0
    1e44:	20 30       	cpi	r18, 0x00	; 0
    1e46:	80 e0       	ldi	r24, 0x00	; 0
    1e48:	38 07       	cpc	r19, r24
    1e4a:	80 e0       	ldi	r24, 0x00	; 0
    1e4c:	48 07       	cpc	r20, r24
    1e4e:	80 e4       	ldi	r24, 0x40	; 64
    1e50:	58 07       	cpc	r21, r24
    1e52:	28 f5       	brcc	.+74     	; 0x1e9e <__pack_f+0x146>
    1e54:	e0 e0       	ldi	r30, 0x00	; 0
    1e56:	f0 e0       	ldi	r31, 0x00	; 0
    1e58:	22 c0       	rjmp	.+68     	; 0x1e9e <__pack_f+0x146>
    1e5a:	e0 38       	cpi	r30, 0x80	; 128
    1e5c:	f1 05       	cpc	r31, r1
    1e5e:	6c f5       	brge	.+90     	; 0x1eba <__pack_f+0x162>
    1e60:	e1 58       	subi	r30, 0x81	; 129
    1e62:	ff 4f       	sbci	r31, 0xFF	; 255
    1e64:	da 01       	movw	r26, r20
    1e66:	c9 01       	movw	r24, r18
    1e68:	8f 77       	andi	r24, 0x7F	; 127
    1e6a:	90 70       	andi	r25, 0x00	; 0
    1e6c:	a0 70       	andi	r26, 0x00	; 0
    1e6e:	b0 70       	andi	r27, 0x00	; 0
    1e70:	80 34       	cpi	r24, 0x40	; 64
    1e72:	91 05       	cpc	r25, r1
    1e74:	a1 05       	cpc	r26, r1
    1e76:	b1 05       	cpc	r27, r1
    1e78:	39 f4       	brne	.+14     	; 0x1e88 <__pack_f+0x130>
    1e7a:	27 ff       	sbrs	r18, 7
    1e7c:	09 c0       	rjmp	.+18     	; 0x1e90 <__pack_f+0x138>
    1e7e:	20 5c       	subi	r18, 0xC0	; 192
    1e80:	3f 4f       	sbci	r19, 0xFF	; 255
    1e82:	4f 4f       	sbci	r20, 0xFF	; 255
    1e84:	5f 4f       	sbci	r21, 0xFF	; 255
    1e86:	04 c0       	rjmp	.+8      	; 0x1e90 <__pack_f+0x138>
    1e88:	21 5c       	subi	r18, 0xC1	; 193
    1e8a:	3f 4f       	sbci	r19, 0xFF	; 255
    1e8c:	4f 4f       	sbci	r20, 0xFF	; 255
    1e8e:	5f 4f       	sbci	r21, 0xFF	; 255
    1e90:	57 ff       	sbrs	r21, 7
    1e92:	05 c0       	rjmp	.+10     	; 0x1e9e <__pack_f+0x146>
    1e94:	56 95       	lsr	r21
    1e96:	47 95       	ror	r20
    1e98:	37 95       	ror	r19
    1e9a:	27 95       	ror	r18
    1e9c:	31 96       	adiw	r30, 0x01	; 1
    1e9e:	87 e0       	ldi	r24, 0x07	; 7
    1ea0:	56 95       	lsr	r21
    1ea2:	47 95       	ror	r20
    1ea4:	37 95       	ror	r19
    1ea6:	27 95       	ror	r18
    1ea8:	8a 95       	dec	r24
    1eaa:	d1 f7       	brne	.-12     	; 0x1ea0 <__pack_f+0x148>
    1eac:	0b c0       	rjmp	.+22     	; 0x1ec4 <__pack_f+0x16c>
    1eae:	e0 e0       	ldi	r30, 0x00	; 0
    1eb0:	f0 e0       	ldi	r31, 0x00	; 0
    1eb2:	05 c0       	rjmp	.+10     	; 0x1ebe <__pack_f+0x166>
    1eb4:	e0 e0       	ldi	r30, 0x00	; 0
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	05 c0       	rjmp	.+10     	; 0x1ec4 <__pack_f+0x16c>
    1eba:	ef ef       	ldi	r30, 0xFF	; 255
    1ebc:	f0 e0       	ldi	r31, 0x00	; 0
    1ebe:	20 e0       	ldi	r18, 0x00	; 0
    1ec0:	30 e0       	ldi	r19, 0x00	; 0
    1ec2:	a9 01       	movw	r20, r18
    1ec4:	8e 2f       	mov	r24, r30
    1ec6:	87 95       	ror	r24
    1ec8:	88 27       	eor	r24, r24
    1eca:	87 95       	ror	r24
    1ecc:	94 2f       	mov	r25, r20
    1ece:	9f 77       	andi	r25, 0x7F	; 127
    1ed0:	67 95       	ror	r22
    1ed2:	66 27       	eor	r22, r22
    1ed4:	67 95       	ror	r22
    1ed6:	e6 95       	lsr	r30
    1ed8:	e2 2e       	mov	r14, r18
    1eda:	a9 2f       	mov	r26, r25
    1edc:	a8 2b       	or	r26, r24
    1ede:	fe 2f       	mov	r31, r30
    1ee0:	f6 2b       	or	r31, r22
    1ee2:	62 2f       	mov	r22, r18
    1ee4:	73 2f       	mov	r23, r19
    1ee6:	8a 2f       	mov	r24, r26
    1ee8:	9f 2f       	mov	r25, r31
    1eea:	cd b7       	in	r28, 0x3d	; 61
    1eec:	de b7       	in	r29, 0x3e	; 62
    1eee:	e6 e0       	ldi	r30, 0x06	; 6
    1ef0:	0c 94 86 10 	jmp	0x210c	; 0x210c <__epilogue_restores__+0x18>

00001ef4 <__unpack_f>:
    1ef4:	dc 01       	movw	r26, r24
    1ef6:	fb 01       	movw	r30, r22
    1ef8:	2c 91       	ld	r18, X
    1efa:	11 96       	adiw	r26, 0x01	; 1
    1efc:	3c 91       	ld	r19, X
    1efe:	11 97       	sbiw	r26, 0x01	; 1
    1f00:	12 96       	adiw	r26, 0x02	; 2
    1f02:	8c 91       	ld	r24, X
    1f04:	12 97       	sbiw	r26, 0x02	; 2
    1f06:	48 2f       	mov	r20, r24
    1f08:	4f 77       	andi	r20, 0x7F	; 127
    1f0a:	50 e0       	ldi	r21, 0x00	; 0
    1f0c:	98 2f       	mov	r25, r24
    1f0e:	99 1f       	adc	r25, r25
    1f10:	99 27       	eor	r25, r25
    1f12:	99 1f       	adc	r25, r25
    1f14:	13 96       	adiw	r26, 0x03	; 3
    1f16:	6c 91       	ld	r22, X
    1f18:	13 97       	sbiw	r26, 0x03	; 3
    1f1a:	86 2f       	mov	r24, r22
    1f1c:	88 0f       	add	r24, r24
    1f1e:	89 2b       	or	r24, r25
    1f20:	90 e0       	ldi	r25, 0x00	; 0
    1f22:	66 1f       	adc	r22, r22
    1f24:	66 27       	eor	r22, r22
    1f26:	66 1f       	adc	r22, r22
    1f28:	61 83       	std	Z+1, r22	; 0x01
    1f2a:	00 97       	sbiw	r24, 0x00	; 0
    1f2c:	39 f5       	brne	.+78     	; 0x1f7c <__unpack_f+0x88>
    1f2e:	21 15       	cp	r18, r1
    1f30:	31 05       	cpc	r19, r1
    1f32:	41 05       	cpc	r20, r1
    1f34:	51 05       	cpc	r21, r1
    1f36:	11 f4       	brne	.+4      	; 0x1f3c <__unpack_f+0x48>
    1f38:	82 e0       	ldi	r24, 0x02	; 2
    1f3a:	29 c0       	rjmp	.+82     	; 0x1f8e <__unpack_f+0x9a>
    1f3c:	82 e8       	ldi	r24, 0x82	; 130
    1f3e:	9f ef       	ldi	r25, 0xFF	; 255
    1f40:	93 83       	std	Z+3, r25	; 0x03
    1f42:	82 83       	std	Z+2, r24	; 0x02
    1f44:	67 e0       	ldi	r22, 0x07	; 7
    1f46:	22 0f       	add	r18, r18
    1f48:	33 1f       	adc	r19, r19
    1f4a:	44 1f       	adc	r20, r20
    1f4c:	55 1f       	adc	r21, r21
    1f4e:	6a 95       	dec	r22
    1f50:	d1 f7       	brne	.-12     	; 0x1f46 <__unpack_f+0x52>
    1f52:	83 e0       	ldi	r24, 0x03	; 3
    1f54:	80 83       	st	Z, r24
    1f56:	09 c0       	rjmp	.+18     	; 0x1f6a <__unpack_f+0x76>
    1f58:	22 0f       	add	r18, r18
    1f5a:	33 1f       	adc	r19, r19
    1f5c:	44 1f       	adc	r20, r20
    1f5e:	55 1f       	adc	r21, r21
    1f60:	82 81       	ldd	r24, Z+2	; 0x02
    1f62:	93 81       	ldd	r25, Z+3	; 0x03
    1f64:	01 97       	sbiw	r24, 0x01	; 1
    1f66:	93 83       	std	Z+3, r25	; 0x03
    1f68:	82 83       	std	Z+2, r24	; 0x02
    1f6a:	20 30       	cpi	r18, 0x00	; 0
    1f6c:	80 e0       	ldi	r24, 0x00	; 0
    1f6e:	38 07       	cpc	r19, r24
    1f70:	80 e0       	ldi	r24, 0x00	; 0
    1f72:	48 07       	cpc	r20, r24
    1f74:	80 e4       	ldi	r24, 0x40	; 64
    1f76:	58 07       	cpc	r21, r24
    1f78:	78 f3       	brcs	.-34     	; 0x1f58 <__unpack_f+0x64>
    1f7a:	20 c0       	rjmp	.+64     	; 0x1fbc <__unpack_f+0xc8>
    1f7c:	8f 3f       	cpi	r24, 0xFF	; 255
    1f7e:	91 05       	cpc	r25, r1
    1f80:	79 f4       	brne	.+30     	; 0x1fa0 <__unpack_f+0xac>
    1f82:	21 15       	cp	r18, r1
    1f84:	31 05       	cpc	r19, r1
    1f86:	41 05       	cpc	r20, r1
    1f88:	51 05       	cpc	r21, r1
    1f8a:	19 f4       	brne	.+6      	; 0x1f92 <__unpack_f+0x9e>
    1f8c:	84 e0       	ldi	r24, 0x04	; 4
    1f8e:	80 83       	st	Z, r24
    1f90:	08 95       	ret
    1f92:	44 ff       	sbrs	r20, 4
    1f94:	03 c0       	rjmp	.+6      	; 0x1f9c <__unpack_f+0xa8>
    1f96:	81 e0       	ldi	r24, 0x01	; 1
    1f98:	80 83       	st	Z, r24
    1f9a:	10 c0       	rjmp	.+32     	; 0x1fbc <__unpack_f+0xc8>
    1f9c:	10 82       	st	Z, r1
    1f9e:	0e c0       	rjmp	.+28     	; 0x1fbc <__unpack_f+0xc8>
    1fa0:	8f 57       	subi	r24, 0x7F	; 127
    1fa2:	90 40       	sbci	r25, 0x00	; 0
    1fa4:	93 83       	std	Z+3, r25	; 0x03
    1fa6:	82 83       	std	Z+2, r24	; 0x02
    1fa8:	83 e0       	ldi	r24, 0x03	; 3
    1faa:	80 83       	st	Z, r24
    1fac:	87 e0       	ldi	r24, 0x07	; 7
    1fae:	22 0f       	add	r18, r18
    1fb0:	33 1f       	adc	r19, r19
    1fb2:	44 1f       	adc	r20, r20
    1fb4:	55 1f       	adc	r21, r21
    1fb6:	8a 95       	dec	r24
    1fb8:	d1 f7       	brne	.-12     	; 0x1fae <__unpack_f+0xba>
    1fba:	50 64       	ori	r21, 0x40	; 64
    1fbc:	24 83       	std	Z+4, r18	; 0x04
    1fbe:	35 83       	std	Z+5, r19	; 0x05
    1fc0:	46 83       	std	Z+6, r20	; 0x06
    1fc2:	57 83       	std	Z+7, r21	; 0x07
    1fc4:	08 95       	ret

00001fc6 <__fpcmp_parts_f>:
    1fc6:	fc 01       	movw	r30, r24
    1fc8:	db 01       	movw	r26, r22
    1fca:	90 81       	ld	r25, Z
    1fcc:	92 30       	cpi	r25, 0x02	; 2
    1fce:	08 f4       	brcc	.+2      	; 0x1fd2 <__fpcmp_parts_f+0xc>
    1fd0:	49 c0       	rjmp	.+146    	; 0x2064 <__fpcmp_parts_f+0x9e>
    1fd2:	8c 91       	ld	r24, X
    1fd4:	82 30       	cpi	r24, 0x02	; 2
    1fd6:	08 f4       	brcc	.+2      	; 0x1fda <__fpcmp_parts_f+0x14>
    1fd8:	45 c0       	rjmp	.+138    	; 0x2064 <__fpcmp_parts_f+0x9e>
    1fda:	94 30       	cpi	r25, 0x04	; 4
    1fdc:	51 f4       	brne	.+20     	; 0x1ff2 <__fpcmp_parts_f+0x2c>
    1fde:	61 81       	ldd	r22, Z+1	; 0x01
    1fe0:	84 30       	cpi	r24, 0x04	; 4
    1fe2:	b1 f5       	brne	.+108    	; 0x2050 <__fpcmp_parts_f+0x8a>
    1fe4:	11 96       	adiw	r26, 0x01	; 1
    1fe6:	2c 91       	ld	r18, X
    1fe8:	11 97       	sbiw	r26, 0x01	; 1
    1fea:	30 e0       	ldi	r19, 0x00	; 0
    1fec:	26 1b       	sub	r18, r22
    1fee:	31 09       	sbc	r19, r1
    1ff0:	41 c0       	rjmp	.+130    	; 0x2074 <__fpcmp_parts_f+0xae>
    1ff2:	84 30       	cpi	r24, 0x04	; 4
    1ff4:	21 f0       	breq	.+8      	; 0x1ffe <__fpcmp_parts_f+0x38>
    1ff6:	92 30       	cpi	r25, 0x02	; 2
    1ff8:	41 f4       	brne	.+16     	; 0x200a <__fpcmp_parts_f+0x44>
    1ffa:	82 30       	cpi	r24, 0x02	; 2
    1ffc:	b1 f1       	breq	.+108    	; 0x206a <__fpcmp_parts_f+0xa4>
    1ffe:	11 96       	adiw	r26, 0x01	; 1
    2000:	8c 91       	ld	r24, X
    2002:	11 97       	sbiw	r26, 0x01	; 1
    2004:	88 23       	and	r24, r24
    2006:	a1 f1       	breq	.+104    	; 0x2070 <__fpcmp_parts_f+0xaa>
    2008:	2d c0       	rjmp	.+90     	; 0x2064 <__fpcmp_parts_f+0x9e>
    200a:	61 81       	ldd	r22, Z+1	; 0x01
    200c:	82 30       	cpi	r24, 0x02	; 2
    200e:	01 f1       	breq	.+64     	; 0x2050 <__fpcmp_parts_f+0x8a>
    2010:	11 96       	adiw	r26, 0x01	; 1
    2012:	8c 91       	ld	r24, X
    2014:	11 97       	sbiw	r26, 0x01	; 1
    2016:	68 17       	cp	r22, r24
    2018:	d9 f4       	brne	.+54     	; 0x2050 <__fpcmp_parts_f+0x8a>
    201a:	22 81       	ldd	r18, Z+2	; 0x02
    201c:	33 81       	ldd	r19, Z+3	; 0x03
    201e:	12 96       	adiw	r26, 0x02	; 2
    2020:	8d 91       	ld	r24, X+
    2022:	9c 91       	ld	r25, X
    2024:	13 97       	sbiw	r26, 0x03	; 3
    2026:	82 17       	cp	r24, r18
    2028:	93 07       	cpc	r25, r19
    202a:	94 f0       	brlt	.+36     	; 0x2050 <__fpcmp_parts_f+0x8a>
    202c:	28 17       	cp	r18, r24
    202e:	39 07       	cpc	r19, r25
    2030:	bc f0       	brlt	.+46     	; 0x2060 <__fpcmp_parts_f+0x9a>
    2032:	24 81       	ldd	r18, Z+4	; 0x04
    2034:	35 81       	ldd	r19, Z+5	; 0x05
    2036:	46 81       	ldd	r20, Z+6	; 0x06
    2038:	57 81       	ldd	r21, Z+7	; 0x07
    203a:	14 96       	adiw	r26, 0x04	; 4
    203c:	8d 91       	ld	r24, X+
    203e:	9d 91       	ld	r25, X+
    2040:	0d 90       	ld	r0, X+
    2042:	bc 91       	ld	r27, X
    2044:	a0 2d       	mov	r26, r0
    2046:	82 17       	cp	r24, r18
    2048:	93 07       	cpc	r25, r19
    204a:	a4 07       	cpc	r26, r20
    204c:	b5 07       	cpc	r27, r21
    204e:	18 f4       	brcc	.+6      	; 0x2056 <__fpcmp_parts_f+0x90>
    2050:	66 23       	and	r22, r22
    2052:	41 f0       	breq	.+16     	; 0x2064 <__fpcmp_parts_f+0x9e>
    2054:	0d c0       	rjmp	.+26     	; 0x2070 <__fpcmp_parts_f+0xaa>
    2056:	28 17       	cp	r18, r24
    2058:	39 07       	cpc	r19, r25
    205a:	4a 07       	cpc	r20, r26
    205c:	5b 07       	cpc	r21, r27
    205e:	28 f4       	brcc	.+10     	; 0x206a <__fpcmp_parts_f+0xa4>
    2060:	66 23       	and	r22, r22
    2062:	31 f0       	breq	.+12     	; 0x2070 <__fpcmp_parts_f+0xaa>
    2064:	21 e0       	ldi	r18, 0x01	; 1
    2066:	30 e0       	ldi	r19, 0x00	; 0
    2068:	05 c0       	rjmp	.+10     	; 0x2074 <__fpcmp_parts_f+0xae>
    206a:	20 e0       	ldi	r18, 0x00	; 0
    206c:	30 e0       	ldi	r19, 0x00	; 0
    206e:	02 c0       	rjmp	.+4      	; 0x2074 <__fpcmp_parts_f+0xae>
    2070:	2f ef       	ldi	r18, 0xFF	; 255
    2072:	3f ef       	ldi	r19, 0xFF	; 255
    2074:	c9 01       	movw	r24, r18
    2076:	08 95       	ret

00002078 <__udivmodsi4>:
    2078:	a1 e2       	ldi	r26, 0x21	; 33
    207a:	1a 2e       	mov	r1, r26
    207c:	aa 1b       	sub	r26, r26
    207e:	bb 1b       	sub	r27, r27
    2080:	fd 01       	movw	r30, r26
    2082:	0d c0       	rjmp	.+26     	; 0x209e <__udivmodsi4_ep>

00002084 <__udivmodsi4_loop>:
    2084:	aa 1f       	adc	r26, r26
    2086:	bb 1f       	adc	r27, r27
    2088:	ee 1f       	adc	r30, r30
    208a:	ff 1f       	adc	r31, r31
    208c:	a2 17       	cp	r26, r18
    208e:	b3 07       	cpc	r27, r19
    2090:	e4 07       	cpc	r30, r20
    2092:	f5 07       	cpc	r31, r21
    2094:	20 f0       	brcs	.+8      	; 0x209e <__udivmodsi4_ep>
    2096:	a2 1b       	sub	r26, r18
    2098:	b3 0b       	sbc	r27, r19
    209a:	e4 0b       	sbc	r30, r20
    209c:	f5 0b       	sbc	r31, r21

0000209e <__udivmodsi4_ep>:
    209e:	66 1f       	adc	r22, r22
    20a0:	77 1f       	adc	r23, r23
    20a2:	88 1f       	adc	r24, r24
    20a4:	99 1f       	adc	r25, r25
    20a6:	1a 94       	dec	r1
    20a8:	69 f7       	brne	.-38     	; 0x2084 <__udivmodsi4_loop>
    20aa:	60 95       	com	r22
    20ac:	70 95       	com	r23
    20ae:	80 95       	com	r24
    20b0:	90 95       	com	r25
    20b2:	9b 01       	movw	r18, r22
    20b4:	ac 01       	movw	r20, r24
    20b6:	bd 01       	movw	r22, r26
    20b8:	cf 01       	movw	r24, r30
    20ba:	08 95       	ret

000020bc <__prologue_saves__>:
    20bc:	2f 92       	push	r2
    20be:	3f 92       	push	r3
    20c0:	4f 92       	push	r4
    20c2:	5f 92       	push	r5
    20c4:	6f 92       	push	r6
    20c6:	7f 92       	push	r7
    20c8:	8f 92       	push	r8
    20ca:	9f 92       	push	r9
    20cc:	af 92       	push	r10
    20ce:	bf 92       	push	r11
    20d0:	cf 92       	push	r12
    20d2:	df 92       	push	r13
    20d4:	ef 92       	push	r14
    20d6:	ff 92       	push	r15
    20d8:	0f 93       	push	r16
    20da:	1f 93       	push	r17
    20dc:	cf 93       	push	r28
    20de:	df 93       	push	r29
    20e0:	cd b7       	in	r28, 0x3d	; 61
    20e2:	de b7       	in	r29, 0x3e	; 62
    20e4:	ca 1b       	sub	r28, r26
    20e6:	db 0b       	sbc	r29, r27
    20e8:	0f b6       	in	r0, 0x3f	; 63
    20ea:	f8 94       	cli
    20ec:	de bf       	out	0x3e, r29	; 62
    20ee:	0f be       	out	0x3f, r0	; 63
    20f0:	cd bf       	out	0x3d, r28	; 61
    20f2:	09 94       	ijmp

000020f4 <__epilogue_restores__>:
    20f4:	2a 88       	ldd	r2, Y+18	; 0x12
    20f6:	39 88       	ldd	r3, Y+17	; 0x11
    20f8:	48 88       	ldd	r4, Y+16	; 0x10
    20fa:	5f 84       	ldd	r5, Y+15	; 0x0f
    20fc:	6e 84       	ldd	r6, Y+14	; 0x0e
    20fe:	7d 84       	ldd	r7, Y+13	; 0x0d
    2100:	8c 84       	ldd	r8, Y+12	; 0x0c
    2102:	9b 84       	ldd	r9, Y+11	; 0x0b
    2104:	aa 84       	ldd	r10, Y+10	; 0x0a
    2106:	b9 84       	ldd	r11, Y+9	; 0x09
    2108:	c8 84       	ldd	r12, Y+8	; 0x08
    210a:	df 80       	ldd	r13, Y+7	; 0x07
    210c:	ee 80       	ldd	r14, Y+6	; 0x06
    210e:	fd 80       	ldd	r15, Y+5	; 0x05
    2110:	0c 81       	ldd	r16, Y+4	; 0x04
    2112:	1b 81       	ldd	r17, Y+3	; 0x03
    2114:	aa 81       	ldd	r26, Y+2	; 0x02
    2116:	b9 81       	ldd	r27, Y+1	; 0x01
    2118:	ce 0f       	add	r28, r30
    211a:	d1 1d       	adc	r29, r1
    211c:	0f b6       	in	r0, 0x3f	; 63
    211e:	f8 94       	cli
    2120:	de bf       	out	0x3e, r29	; 62
    2122:	0f be       	out	0x3f, r0	; 63
    2124:	cd bf       	out	0x3d, r28	; 61
    2126:	ed 01       	movw	r28, r26
    2128:	08 95       	ret

0000212a <itoa>:
    212a:	fb 01       	movw	r30, r22
    212c:	9f 01       	movw	r18, r30
    212e:	e8 94       	clt
    2130:	42 30       	cpi	r20, 0x02	; 2
    2132:	c4 f0       	brlt	.+48     	; 0x2164 <itoa+0x3a>
    2134:	45 32       	cpi	r20, 0x25	; 37
    2136:	b4 f4       	brge	.+44     	; 0x2164 <itoa+0x3a>
    2138:	4a 30       	cpi	r20, 0x0A	; 10
    213a:	29 f4       	brne	.+10     	; 0x2146 <itoa+0x1c>
    213c:	97 fb       	bst	r25, 7
    213e:	1e f4       	brtc	.+6      	; 0x2146 <itoa+0x1c>
    2140:	90 95       	com	r25
    2142:	81 95       	neg	r24
    2144:	9f 4f       	sbci	r25, 0xFF	; 255
    2146:	64 2f       	mov	r22, r20
    2148:	77 27       	eor	r23, r23
    214a:	0e 94 c6 10 	call	0x218c	; 0x218c <__udivmodhi4>
    214e:	80 5d       	subi	r24, 0xD0	; 208
    2150:	8a 33       	cpi	r24, 0x3A	; 58
    2152:	0c f0       	brlt	.+2      	; 0x2156 <itoa+0x2c>
    2154:	89 5d       	subi	r24, 0xD9	; 217
    2156:	81 93       	st	Z+, r24
    2158:	cb 01       	movw	r24, r22
    215a:	00 97       	sbiw	r24, 0x00	; 0
    215c:	a1 f7       	brne	.-24     	; 0x2146 <itoa+0x1c>
    215e:	16 f4       	brtc	.+4      	; 0x2164 <itoa+0x3a>
    2160:	5d e2       	ldi	r21, 0x2D	; 45
    2162:	51 93       	st	Z+, r21
    2164:	10 82       	st	Z, r1
    2166:	c9 01       	movw	r24, r18
    2168:	0c 94 b6 10 	jmp	0x216c	; 0x216c <strrev>

0000216c <strrev>:
    216c:	dc 01       	movw	r26, r24
    216e:	fc 01       	movw	r30, r24
    2170:	67 2f       	mov	r22, r23
    2172:	71 91       	ld	r23, Z+
    2174:	77 23       	and	r23, r23
    2176:	e1 f7       	brne	.-8      	; 0x2170 <strrev+0x4>
    2178:	32 97       	sbiw	r30, 0x02	; 2
    217a:	04 c0       	rjmp	.+8      	; 0x2184 <strrev+0x18>
    217c:	7c 91       	ld	r23, X
    217e:	6d 93       	st	X+, r22
    2180:	70 83       	st	Z, r23
    2182:	62 91       	ld	r22, -Z
    2184:	ae 17       	cp	r26, r30
    2186:	bf 07       	cpc	r27, r31
    2188:	c8 f3       	brcs	.-14     	; 0x217c <strrev+0x10>
    218a:	08 95       	ret

0000218c <__udivmodhi4>:
    218c:	aa 1b       	sub	r26, r26
    218e:	bb 1b       	sub	r27, r27
    2190:	51 e1       	ldi	r21, 0x11	; 17
    2192:	07 c0       	rjmp	.+14     	; 0x21a2 <__udivmodhi4_ep>

00002194 <__udivmodhi4_loop>:
    2194:	aa 1f       	adc	r26, r26
    2196:	bb 1f       	adc	r27, r27
    2198:	a6 17       	cp	r26, r22
    219a:	b7 07       	cpc	r27, r23
    219c:	10 f0       	brcs	.+4      	; 0x21a2 <__udivmodhi4_ep>
    219e:	a6 1b       	sub	r26, r22
    21a0:	b7 0b       	sbc	r27, r23

000021a2 <__udivmodhi4_ep>:
    21a2:	88 1f       	adc	r24, r24
    21a4:	99 1f       	adc	r25, r25
    21a6:	5a 95       	dec	r21
    21a8:	a9 f7       	brne	.-22     	; 0x2194 <__udivmodhi4_loop>
    21aa:	80 95       	com	r24
    21ac:	90 95       	com	r25
    21ae:	bc 01       	movw	r22, r24
    21b0:	cd 01       	movw	r24, r26
    21b2:	08 95       	ret

000021b4 <_exit>:
    21b4:	f8 94       	cli

000021b6 <__stop_program>:
    21b6:	ff cf       	rjmp	.-2      	; 0x21b6 <__stop_program>
