[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of BQ7K410TBG900 production of BEIJING MICROELECTRONICS TECHNOLOGY INSTITUTE from the text:0BQ7KSeries\nDatasheet\nPartNumber:BQ7K325TBG900、BQ7K410TBG900Ver1.0\nBQ7KSeriesFPGA\n1BQ7KSeriesPageofReviseControl\nVersion\nNo.Publish\nTimeRevised\nChapterReviseIntroduction Note\n1.020220121 InitialRelease.\n2BQ7KSeriesINDEX\n1.ProductDescription.................................................................................................3\n1.1Features............................................................................................................................3\n1.2GeneralDescription........................................................................................................3\n2.DCCharacteristics...................................................................................................6\n2.1AbsoluteMaximumRatings...........................................................................................6\n2.2RecommendedOperatingConditions...........................................................................7\n3.PinoutInformationandPackage............................................................................8\n3.1BQ7K325TBG900-PBGA900.........................................................................................8\n3.2BQ7K410TBG900-PBGA900.......................................................................................10\n4.ArchitectureFeatures.............................................................................................12\n4.1Input/OutputBlocks(SelectIO)...................................................................................12\n4.2ConfigurableLogicBlock(CLB)..................................................................................13\n4.3GlobalClocking...............................................................................................................14\n4.4BlockRAM....................................................................................................................15\n4.5DSPSlice........................................................................................................................16\n4.6IntegratedBlockforPCIExpressDesigns.................................................................16\n4.7BoundaryScan..............................................................................................................17\n4.8RocketIOGTXTransceivers.......................................................................................17\n4.9XADC.............................................................................................................................18\n4.10Configuration..............................................................................................................20\n5.ElectricalCharacteristics......................................................................................39\n6.TypicalApplications...............................................................................................43\n7.NotesforApplication.............................................................................................44\n7.1ProductIntroductionofApplication...........................................................................44\n7.2AttentionMatters..........................................................................................................44\n7.3ProductProtection........................................................................................................44\nAppendixISolderingSuggestion..............................................................................46\nAppendixIIPinoutInformation...............................................................................46\nService&Supply........................................................................................................92\n3B Q 7 KS e r i e s1.Product Description\n1.1Features\n“-1M”\n\uf0b2Solvethe“StarBleed”vulnerability at\nthehardwarelevel,providehigher\nsecurityforusers\n\uf0d8Configurable LogicBlock（CLB）\n\uf0b2Real6-inputlook-uptables(LUTs)\n\uf0b2MemorycapabilitywithintheLUT\n\uf0b2Registerandshiftregister\nfunctionality\n\uf0d8ClockManagement Tile(CMT)\n\uf0b2High-speed buffersandroutingfor\nlow-skewclockdistribution\n\uf0b2Frequency synthesisandphase\nshifting\n\uf0b2Low-jitter clockgeneration andjitter\nfiltering\n\uf0d8BlockRAM\n\uf0b2Dual-port36KbblockRAMwithport\nwidthsofupto72\n\uf0b2Programmable FIFOlogic\n\uf0b2Built-inoptionalerrorcorrection\ncircuitry\n\uf0d8Digital Signal Processing Slice（DSP）\n\uf0b225×18two'scomplement\nmultiplier/48-bit accumulator\n\uf0b2Powersavingpre-addertooptimize\nsymmetrical filterapplications\n\uf0b2Optionalpipelining, optionalALU,\nanddedicatedbusesforcascading\n\uf0d8Input/Output （IOB）\n\uf0b2High-performance SelectIO\ntechnology withsupportforDDR3\n\uf0b2Highrange(HR)I/O,from1.2Vto\n3.3V\uf0b2Highperformance (HP)I/O,from\n1.2Vto1.8V\n\uf0b2High-frequency decoupling capacitors\nforenhancedsignalintegrity\n\uf0b2DigitallyControlled Impedance that\ncanbe3-statedforlowestpower,\nhigh-speed I/Ooperation\n\uf0d8Low-Power Gigabit Transceivers （GTX）\n\uf0b2capableof8.0Gb/slinerates\n\uf0b2Low-power modetooptimizechip-\nto-chipinterfaces\n\uf0d8Integrated Interface Blocks forPCI\nExpress Designs\n\uf0b2Compliant tothePCIExpressBase\nSpecification 2.1withEndpointand\nRootPortcapability\n\uf0d8Configuration\n\uf0b2High-speed SPIandBPIFlash\n\uf0d8XADC(Analog-to-DigitalConverter)\n\uf0b212-bit1MSPSanalog-to-digital\nconverters(ADCs)\n\uf0b2Upto12user-configurableanalog\ninputs\n\uf0b2On-chiptemperatureandpowersupply\n\uf0b2voltagesensors\n\uf0b2ContinuousJTAGaccesstoADC\nmeasurements\n\uf0d828nmCMOSProcessTechnology\n\uf0d81.0VCoreVoltage\n\uf0d8Reliability\n\uf0b2temperaturerange:–55℃to+125℃\n\uf0b2ESD(humanbodymodel):\n2000VforregularI/Oandpower,\n1500VforGTXTransceivers.\n1.2General Description\uf0d8Fully compatible with Kintex7 series of\nXilinx and higher security\n\uf0b2Optimizedforbestprice-performance\n\uf0b2SpeedgradesamewithKintex7series\nconfiguration\n\uf0b2 Partialreconfiguration\n5BQ7KSeriesTheBQ7KSeriesFPGAisanewgenerationofhighperformanceSRAMFPGA.Inadditiontothe\nadvanced,high-performancelogicfabric,BQ7KFPGAscontainmanyhard-IPsystemlevelblocks,\nincludingpowerful36-KbitblockRAM/FIFOs,25x18DSPslices,SelectIOtechnologywithbuilt-in\ndigitally-controlledimpedance,ChipSyncsource-synchronousinterfaceblocks,systemmonitor\nfunctionality,enhancedclockmanagementtileswithintegratedmixed-modeclockmanagerand\nphase-lockedloopclockgenerators,andadvancedconfigurationoptions.Additionalplatform\ndependentfeaturesincludepower-optimizedhigh-speedserialtransceiverblocksforenhancedserial\nconnectivityandintegratedblocksforPCIExpress.Mostimportantly,BQ7KFPGAsprovidehigher\nsecurityforusersbysolvingthe“StarBleed”vulnerabilityatthehardwarelevel.Thesefeaturesallow\nadvancedlogicdesignerstobuildhighlevelsofperformanceandfunctionalityintotheirFPGA-based\nsystems.Builtona28-nmCMOSprocesstechnology,BQ7KFPGAsareaprogrammablealternativeto\ncustomASICtechnology.Themostadvancedsystemdesignsrequiretheprogrammablestrengthof\nFPGAs.BQ7KFPGAsofferthebestsolutionforaddressingtheneedsofhigh-performancelogic\ndesigners,high-performanceDSPdesigners,andhigh-performanceembeddedsystemsdesignerswith\nunprecedentedlogic,DSP,hard/softmicroprocessor,andconnectivitycapabilities.\nTheBQ7KseriesFPGAscurrentlyincludetwoproductsBQ7K325TBG900andBQ7K410TBG900.\nThedetailsareasfollows：\nDeviceCLB\nDSP\nsliceBRAM\nMAX\n（Kb）CMTPCIeGTXXADCUser\nIOPackage\nsliceDistributed\nRAM(Kb)\nBQ7K325TBG90050950400084010620101161500PBGA900\nBQ7K410TBG900635505663154028620101161500PBGA900\n6BQ7KSeries2.DCCharacteristics\n2.1AbsoluteMaximumRatings\na)Internalsupplyvoltage（VCCINT）：-0.5V～1.1V\nb)Auxiliarysupplyvoltage（VCCAUX）：-0.5V～2.0V\nc)Auxiliarysupplyvoltage（VCCAUX_IO）：-0.5V～2.06V\nd)SupplyvoltagefortheblockRAMmemories（VCCBRAM）：-0.5V～1.1V\ne)Outputdriverssupplyvoltage（VCCO）：-0.5V～3.6V（3.3VHRI/Obanks）\n-0.5V～2.0V（1.8VHPI/Obanks）\nf)Keymemorybatterybackupsupply（VCCBATT）：-0.5V～2.0V\ng)Inputreferencevoltage（VREF）：-0.5V～2.0V\nh)I/Oinputvoltage（VIN）：\n-0.40V～VCCO+0.55V（3.3VHRI/Obanks）\n-0.55V～VCCO+0.55V（1.8VHPI/Obanks）\n-0.40V～2.625V（whenVCCO=3.3VforVREFanddifferentialI/Ostandardsexcept\nTMDS_33）\ni)AnalogsupplyvoltagefortheGTXtransmitterandreceivercircuits（VMGTAVCC）：\n-0.5V～1.1V\nj)AnalogsupplyvoltagefortheGTXtransmitterandreceiverterminationcircuits\n（VMGTAVTT）：-0.5V～1.32V\nk)AuxiliaryanalogQuadPLL(QPLL)voltagesupplyfortheGTXtransceivers\n（VMGTVCCAUX）：-0.5V～1.935V\nl)GTXtransceiverreferenceclockabsoluteinputvoltage（VMGTREFCLK）：\n-0.5V～1.32V\nm)AnalogsupplyvoltagefortheresistorcalibrationcircuitoftheGTXtransceiver\ncolumn（VMGTAVTTRCAL）：-0.5V～1.32V\nn)Receiver(RXP/RXN)andTransmitter(TXP/TXN)absoluteinputvoltage（VIN）：\n-0.5V～1.26V\no)DCinputcurrentforreceiverinputpinsDCcoupled：\nIDCIN-FLOAT=14mA（RXtermination=floating）\nIDCIN-MGTAVTT=12mA（RXtermination=VMGTAVTT）\nIDCIN-GND=6.5mA（RXtermination=GND）\np)DCoutputcurrentfortransmitterpinsDCcoupled：\nIDCOUT-FLOAT=14mA（RXtermination=floating\nIDCOUT-MGTAVTT=12mA（RXtermination=VMGTAVTT）\nq)XADCsupplyrelativetoGNDADC（VCCADC）：-0.5V～2.0V\nr)XADCreferenceinputrelativetoGNDADC（VREFP）：-0.5V～2.0V\ns)Storagetemperature（TSTG）：-65℃～150℃\nt)Maximumsolderingtemperature（TSOL）：220℃\nu)Maximumjunctiontemperature（TJ）：+125°C\nv)Junction-to-casethermalresistance（θJC）：1℃/W\n7BQ7KSeries2.2RecommendedOperatingConditions\na)Internalsupplyvoltage（VCCINT）：0.97V～1.03V\nb)Auxiliarysupplyvoltage（VCCAUX）：1.71V～1.89V\nc)Auxiliarysupplyvoltage（VCCAUX_IO）：\n1.71V～1.89V（Auxiliarysupplyvoltagewhensetto1.8V）\n1.94V～2.06V（Auxiliarysupplyvoltagewhensetto2.0V）\nd)BlockRAMsupplyvoltage（VCCBRAM）：0.97V～1.03V\ne)Supplyvoltage（VCCO）：\n1.14V～3.465V（3.3VHRI/Obanks）\n1.14V～1.89V（1.8VHPI/Obanks）\nf)I/Oinputvoltage（VIN）：\n-0.20V～VCCO+0.2V\n-0.20V～2.625V（whenVCCO=3.3VforVREFanddifferentialI/Ostandardsexcept\nTMDS_33）\ng)Maximumcurrentthroughanypininapoweredorunpoweredbankwhenforward\nbiasingtheclampdiode（IIN）：10mA\nh)Batteryvoltage（VCCBATT）：1.0V～1.89V\ni)AnalogsupplyvoltagefortheGTXtransceiverQPLLfrequencyrange\n（VMGTAVCC）：1.05V～1.08V\nj)AnalogsupplyvoltagefortheGTXtransmitterandreceiverterminationcircuits\n（VMGTAVTT）：1.17V～1.23V\nk)AuxiliaryanalogQuadPLL(QPLL)voltagesupplyforthetransceivers\n（VMGTVCCAUX）：1.75V～1.85V\nl)AnalogsupplyvoltagefortheresistorcalibrationcircuitoftheGTXtransceiver\ncolumn（VMGTAVTTRCAL）：1.17V～1.23V\nm)XADCsupplyrelativetoGNDADC（VCCADC）：1.71V～1.89V\nn)Externallysuppliedreferencevoltage（VREFP）：1.20V～1.30V\no)Junctiontemperature（TJ）：-55°C～+125°C\n8BQ7KSeries3.PinoutInformationandPackage\n3.1BQ7K325TBG900-PBGA900\nAsshowninFigure3-1,theBQ7K325TBG900deviceisavailableinthePBGA900packages.\nFigure3-1BQ7K325TBG900-PBGA900PinoutDiagram\n9BQ7KSeriesFigure3-2showsthepackagespecificationsforBQ7K325TBG900-PBGA900.\nSymbolMILLIMETERS\nMIN. NOM. MAX.\nA —— —— 2.9\nA1 0.40 —— 0.6\nD/E 30.50 —— 31.5\nD1/E1 0.50 —— 1.50\ne —— 1.00 ——\nØb 0.5 —— 0.7\naaa —— —— 0.20\nbbb —— —— 0.30\nFigure3-2Flip-ChipPackageSpecificationsforBQ7K325TBG900-PBGA900\nBQ7K325TBG900-PBGA900pinoutlistisshowninAppendixIITable1.\n10BQ7KSeries3.2BQ7K410TBG900-PBGA900\nAsshowninFigure3-3,theBQ7K410TBG900deviceisavailableinthePBGA900packages.\nFigure3-3BQ7K410TBG900-PBGA900PinoutDiagram\n11BQ7KSeriesFigure3-4showsthepackagespecificationsforBQ7K410TBG900-PBGA900.\nA1 BALL\nPAD CORNERA1 BALL\nPAD CORNER\nBOTTOM VIEW TOP VIEW SIDE VIEWAKAJAHAGAFAEADACABAAYWVUTRPNMLKJHGFEDCBA302928272625242322212019181716151413121110987654321bbbCAB\nABA\nA1\naaaC\nZEZDCbE\nD\ne\nFigure3-4showsthepackagespecificationsforBQ7K410TBG900-PBGA900.\nSymbolMILLIMETERS\nMIN. NOM. MAX.\nA 2.53 —— 2.83\nA1 0.40 —— 0.60\nD/E 30.50 —— 31.50\nD1/E1 0.50 —— 1.50\ne —— 1.00 ——\nØb 0.50 —— 0.70\naaa —— —— 0.20\nbbb —— —— 0.30\nFigure3-4Flip-ChipPackageSpecificationsforBQ7K410TBG900-PBGA900\nBQ7K410TBG900-PBGA900pinoutlistisshowninAppendixIITable2.\n12BQ7KSeries4.ArchitectureFeatures\nThissectionbrieflydescribesBQ7Kseriesfeatures.\n4.1Input/OutputBlocks(SelectIO)\nIOBsofBQ7KseriesFPGAsareprogrammableandincludetwotypesofSelectIOmodule\naccordingtotherequirementsofdifferentapplicationscenarios:high-performance(HP)andhigh-range\n(HR)I/Obanks.TheHPI/Obanksaredesignedtomeettheperformancerequirementsofhigh-speed\nmemoryandotherchip-to-chipinterfaceswithvoltagesupto1.8V.TheHRI/Obanksaredesignedto\nsupportawiderrangeofI/Ostandardswithvoltagesupto3.3V.\nSupportedFeaturesintheHRandHPI/OBanks：\nFeature HPI/OBanks HRI/OBanks\n3.3VI/Ostandards N/A Supported\n2.5VI/Ostandards N/A Supported\n1.8VI/Ostandards Supported Supported\n1.5VI/Ostandards Supported Supported\n1.35VI/Ostandards Supported Supported\n1.2VI/Ostandards Supported Supported\nLVDSsignaling Supported Supported\n24mAdriveoptionforLVCMOS18and\nLVTTLoutputsN/A Supported\nVCCAUX_IOsupplyrail Supported N/A\nDigitally-controlledimpedance(DCI)and\nDCIcascadingSupported N/A\nInternalVREF Supported Supported\nInternaldifferentialtermination\n(DIFF_TERM)Supported Supported\nIDELAY Supported Supported\nODELAY Supported N/A\nIDELAYCTRL Supported Supported\nISERDES Supported Supported\nOSERDES Supported Supported\nZHOLD_DELAY N/A Supported\nBQ7KseriesFPGAscontainfollowingbasicI/Ologicresources:\n•Combinatorialinput/output\n•3-stateoutputcontrol\n•Registeredinput/output\n•Registered3-stateoutputcontrol\n•Double-Data-Rate(DDR)input/output\n•DDRoutput3-statecontrol\n•IDELAYprovidesuserscontrolofanadjustable,fine-resolutiondelaytaps\n13BQ7KSeries•ODELAYprovidesuserscontrolofanadjustable,fine-resolutiondelaytaps\n•SAME_EDGEoutputDDRmode\n•SAME_EDGEandSAME_EDGE_PIPELINEDinputDDRmode\nTheSelectIOinput,output,and3-statedriversarecontainedintheinput/outputbuffer(IOB).The\nHPbankshaveseparateIDELAYandODELAYblocks.TheHRbankshavethesamelogicelements\nastheHPbanksexceptfortheODELAYblock.\nMoredetailsaboutSelectIOcanbefoundinXilinx’sofficialmanualUG471:SelectIOResources.\n4.2ConfigurableLogicBlock(CLB)\nAconfigurablelogicblock(CLB)ofaBQ7KseriesFPGAiscomposedoftwoslices.Eachslice\ncontainsandisequivalentto:\n•Fourfunctiongenerators\n•Eightstorageelements\n•Arithmeticlogicgate\n•Largemultiplexer\n•FastCarryForwardChain\nThefunctiongeneratorcanbeconfiguredas6-inputLUToras5-inputwithdual-outputLUT.The\nSLICEMinsomeCLBscanbeconfiguredasa32-bitshiftregister(ortwo16-bitregisters)or64-bit\ndistributedRAM.Inaddition,thefourstorageelementscanbeconfiguredasedge-triggeredD-type\nflip-flopsorlevel-sensitivelatches.EachCLBhasaninternalfastcarrychainfunctionandcanbe\nconnectedtoaswitchmatrixthataccessescommonwiringresources.\nACLBcontainstwoslices,thetwoslicesarelocatedintwoindependentcolumns.Theyhave\nindependentcarrychainsandarenotconnectedtoeachother.ThelowerSliceoftheCLBisSlice0,\nandtheupperSliceisSlice1asshowninFigure4-1.\nFigure4-1SliceinCLB\n14BQ7KSeriesMoredetailsaboutCLBrefertoXilinxuserguideUG474:7SeriesFPGAsConfigurableLogic\nBlockUserGuide。\n4.3GlobalClocking\nTheBQ7KseriesFPGAsclockingresourcesmanagecomplexandsimpleclockingrequirements\nwithdedicatedglobalandregionalI/Oandclockingresources.Theclockmanagementtiles(CMT)\nprovideclockfrequencysynthesis,deskew,andjitterfilteringfunctionality.\nTheCMTincludesamixed-modeclockmanager(MMCM)andaphase-lockedloop(PLL).The\nCMTdiagram(Figure4-2)showsahigh-levelviewoftheconnectionbetweenthevariousclockinput\nsourcesandtheMMCM/PLL.EachBQ7KseriesFPGAcontainsupto10CMTs,providingupto20\ntotalclockgeneratorelements.\nFigure4-2BlockDiagramofthe7SeriesFPGAsCMT\nFigure4-3showsPLLprimitives,detailedPLLblockdiagram,MMCMprimitivesanddetailed\nMMCMblockdiagram.ThePLLcontainsasubsetoftheMMCMfunctions.TheMMCMsupports\nfollowingadditionalfeatures:\n•DirectHPCtoBUFRorBUFIOusingCLKOUT[0:3]\n•Invertedclockoutputs(CLKOUT[0:3]B)\n•CLKOUT6\n•CLKOUT4_CASCADE\n•FractionaldivideforCLKOUT0_DIVIDE_F\n•FractionalmultiplyforCLKFBOUT_MULT_F\n•Finephaseshifting\n•Dynamicphaseshifting\n15BQ7KSeries\nFigure4-3PLLPrimitives,DetailedPLLBlockDiagram,MMCMPrimitivesandDetailedMMCM\nBlockDiagram\nMoredetailsaboutclockingresourcescanbefoundinXilinx’sofficialmanualUG472:7Series\nFPGAsClockingResources.\n4.4BlockRAM\nTheblockRAMstoresupto36Kbitsofdataandcanbeconfiguredaseithertwoindependent18Kb\nRAMs,orone36KbRAM.Each36KbblockRAMcanbeconfiguredasa64Kx1(whencascaded\nwithanadjacent36KbblockRAM),32Kx1,16Kx2,8Kx4,4Kx9,2Kx18,1Kx36,or512x72\ninsimpledual-portmode.Each18KbblockRAMcanbeconfiguredasa16Kx1,8Kx2,4Kx4,2K\nx9,1Kx18or512x36insimpledual-portmode.Powergatingisenabledoneach18Kbblockwhich\nisnotinstantiatedinthedesigntosavepower.\nEach64-bit-wideblockRAMcangenerate,store,andutilizeeightadditionalHammingcodebits\nandperformsingle-biterrorcorrectionanddouble-biterrordetection(ECC)duringthereadprocess.\nTheECClogiccanalsobeusedwhenwritingtoorreadingfromexternal64-to72-bit-widememories.\nThebuilt-inFIFOcontrollerforsingle-clock(synchronous)ordual-clock(asynchronousormultirate)\n16BQ7KSeriesoperationincrementstheinternaladdressesandprovidesfourhandshakingflags:full,empty,almost\nfull,andalmostempty.Thealmostfullandalmostemptyflagsarefreelyprogrammable.\nMoredetailsaboutBRAMrefertoXilinxUserGuideUG473：7SeriesFPGAsMemoryResources.\n4.5DSPSlice\nDSPapplicationsusemanybinarymultipliersandaccumulators,bestimplementedindedicatedDSP\nslices.BQ7KseriesFPGAshavemanydedicated,fullcustom,low-powerDSPslices,combininghigh\nspeedwithsmallsizewhileretainingsystemdesignflexibility.\nEachDSPslicefundamentallyconsistsofadedicated25×18bittwo'scomplementmultiplieranda\n48-bitaccumulator.Themultipliercanbedynamicallybypassed,andtwo48-bitinputscanfeeda\nsingle-instruction-multiple-data(SIMD)arithmeticunit(dual24-bitadd/subtract/accumulateorquad\n12-bitadd/subtract/accumulate),oralogicunitthatcangenerateanyoneoftendifferentlogic\nfunctionsofthetwooperands.\nTheDSPincludesanadditionalpre-adder,typicallyusedinsymmetricalfilters.Thispre-adder\nimprovesperformanceindenselypackeddesignsandreducestheDSPslicecount.TheDSPalso\nincludesa48-bit-widePatternDetectorthatcanbeusedforconvergentorsymmetricrounding.The\npatterndetectorisalsocapableofimplementing96-bit-widelogicfunctionswhenusedinconjunction\nwiththelogicunit.\nTheDSPsliceprovidesextensivepipeliningandextensioncapabilitiesthatenhancethespeedand\nefficiencyofmanyapplicationsbeyonddigitalsignalprocessing,suchaswidedynamicbusshifters,\nmemoryaddressgenerators,widebusmultiplexers,andmemory-mappedI/Oregisterfiles.The\naccumulatorcanalsobeusedasasynchronousup/downcounter.\nFigure4-4BasicFunctionDiagramofDSPSlice\nMoredetailsaboutDSPrefertoXilinxUserGuideUG479:7SeriesDSP48E1Slice.\n4.6IntegratedBlockforPCIExpressDesigns\nBQ7KseriesFPGAincludeIntegratedBlockforPCIExpress.Highlightsoftheintegratedblocksfor\nPCIExpressinclude：\n\uf09fComplianttothePCIExpressBaseSpecification2.1withEndpointandRootPortcapability\n\uf09fSupportsGen1(2.5Gb/s),Gen2(5Gb/s)\n\uf09fAdvancedconfigurationoptions,AdvancedErrorReporting(AER),andEnd-to-EndCRC\n17BQ7KSeries(ECRC)AdvancedError\nIntegratedBlockforPCIExpresscanbeconfiguredasanEndpointorRootPort,complianttothe\nPCIExpressBaseSpecificationRevision2.1.TheRootPortcanbeusedtobuildthebasisfora\ncompatibleRootComplex,toallowcustomFPGA-to-FPGAcommunicationviathePCIExpress\nprotocol.Theintegratedblockinterfacestotheintegratedhigh-speedtransceiversforserial\nconnectivityandtoblockRAMsfordatabuffering.TheintegratedblockconsistsofthePhysicalLayer,\nDataLinkLayer,andTransactionLayerofthePCIExpressprotocol.Figure4-5illustratestheblock\ndiagram.\nFigure4-5IntegratedBlockforPCIExpress\nMoredesigndetailsrefertoXilinxPG054：7SeriesFPGAsIntegratedBlockforPCIExpressv3.3.\n4.7BoundaryScan\nBoundary-Scaninstructionsandassociateddataregisterssupportastandardmethodologyfor\naccessingandconfiguringBQ7Kdevices,complyingwithIEEEstandards1149.1and1532.\n4.8RocketIOGTXTransceivers\nTheGTXtransceiversisalow-powerandhigh-efficientfour-channeltransceivers,supportingline\nratesfrom500Mb/sto8.0Gb/s.TheGTXtransceiversupportsavarietyofhigh-speedserial\ncommunicationprotocols,including:\n\uf09fPCIExpressRevision1.1/2.0\n\uf09fInterlaken\n\uf09f10GbAttachmentUnitInterface(XAUI),ReducedPinExtendedAttachmentUnitInterface\n(RXAUI)\n\uf09fCommonPacketRadioInterface(CPRI)/OpenBaseStationArchitectureInitiative(OBSAI)\n\uf09fOC-48\n\uf09fOTU-1,\n\uf09fSerialRapidIO（SRIO）\n\uf09fSerialAdvancedTechnologyAttachment(SATA)/SerialAttachedSCSI(SAS)\n\uf09fSerialDigitalInterface(SDI)\n18BQ7KSeries\nFigure4-6OverallStructureofGTX\nTheoverallstructureoftheGTXlower-powerfour-channelhigh-speedserialtransceiveris\nillustratedinFigure4-6,includingfourchannelsandLCVCOphase-lockedloop(QPLL).Each\nhigh-speedserialtransceiverchannelcontainsatransmit(TX)datachannelandareceive(RX)data\nchannel,togetherforrealizingdatatransmitandreception.Thechannelisembeddedwithachannel\nphase-lockedloop(CPLL)torealizetheinternalclockofasinglechannelmanagement.TheQPLL\nprovideshigh-frequencyandlow-jitterreferenceclocksforfourchannels.\nTheoverallstructureofGTHtransceiverconsistsoftwoparts:thesharedpartandthedatapath.The\nsharedpartincludestheQPLL,band-gapreferencesource,andterminalimpedancecalibrationmodule.\nThedatapathpartincludesthetransmitdatapathandthereceiverdatapath.Thetransmitdatapath\nperformschannelcodingontheinputparalleldata.AfterPISOandpre-emphasisprocessing,itis\noutputasahigh-speeddifferentialserialsignal.Inthereceivingdatapath,thehigh-speeddifferential\nserialsignalisconvertedintoparalleldataaftersignalequalizationprocessing,clockanddatarecovery.\nAfterchanneldecoding,clockcorrection,channelalignmentandotheroperations,itistransmittedto\ntheFPGAinternallogicinparalleldata.\nMoredetailaboutrocketIOGTXtransceiverscanbefoundinXilinx’sofficialmanualUG476:\n7SeriesFPGAsGTX/GTHTransceivers.\n4.9XADC\nTheXADCisavailableinallBQ7KseriesFPGAdevices.TheXADCincludesadual12-bit(for\ntemperaturerange-40℃-100℃,10-bitwhentemperaturerangeis-55℃-125℃),1Megasampleper\nsecond(MSPS)ADCandon-chipsensors.BycombiningXADCwithprogrammablelogic,itis\n19BQ7KSeriespossibletocraftcustomizedanaloginterfacesforawiderangeofapplications.Mostcommonlyused\nXADCfunctionsare:1)Setsupapredefinedoperatingmodeandanumberofchannels,theXADC\nautomaticallyselectsthechannelforconversionandstorestheresultsinthestatusregistersbasedon\nthesetting;2)TheXADCprovidesadigitalaveragingfunctionthatallowsausertoaverageupto256\nindividualmeasurementstoproduceareading.Averagingthesensormeasurementshelpsgeneratea\nnoise-freemeasurement;3)TheXADCcanbesettoautomaticallygeneratealarmoutputswhenthe\ndefinedoperatingrangesfortheFPGAsupplyvoltagesandtemperatureareexceeded.\nFigure4-7showsablockdiagramoftheXADC.TheXADCisbuiltaroundadual12-bit(for\ntemperaturerange-40℃-100℃,10-bitwhentemperaturerangeis-55℃-125℃),1MSPS\nAnalog-to-DigitalConverter(ADC).Whencombinedwithanumberofon-chipsensors,theXADCis\nusedtomeasureFPGAphysicaloperatingparameterslikeon-chippowersupplyvoltagesanddie\ntemperatures.Accesstoexternalvoltagesisprovidedthroughadedicatedanalog-inputpair(VP/VN)\nand16users-electableanaloginputs,knownasauxiliaryanaloginputs(VAUXP[15:0],\nVAUXN[15:0]).Apartfromasinglededicatedanaloginputpair(VP/VN),theexternalanaloginputs\nusedual-purposeI/O.\nFigure4-7XADCBlockDiagram\nTheXADCaccommodatesbothunipolarandbipolarsignals.TheADCconversiondataisstoredin\ndedicatedregisterscalledstatusregisters.TheseregistersareaccessibleviatheFPGAinterconnect\nusinga16-bitsynchronousreadandwriteportcalledtheDynamicReconfigurationPort(DRP).ADC\nconversiondataisalsoaccessibleviatheJTAGTAP.Inthelattercase,usersarenotrequiredto\ninstantiatetheXADC.IftheXADCisnotinstantiatedinadesign,thedeviceoperatesinapredefined\nmode(calleddefaultmode)thatmonitorson-chiptemperatureandsupplyvoltages.\n20B Q 7 KS e r i e sControlregistersareusedtoconfiguretheXADCoperation. AllXADCfunctionality iscontrolled\nthroughtheseregisters.Thesecontrolregistersareinitialized usingtheXADCattributeswhenthe\nXADCisinstantiated inadesign.Theconfiguration registerscanbemodifiedthroughtheDRPafter\ntheFPGAhasbeenconfigured.\nTheread-onlystatusregisterscontaintheresultsofananalog-to-digital conversion oftheon-chip\nsensorsandexternalanalogchannels. Thestatusregistersalsostorethemaximum andminimum\nmeasurements recordedfortheon-chipsensorsfromthedevicepower-uporthelastuserresetofthe\nXADC.AttheendofanADCconversion whenthemeasurement iswrittentothestatusregistersEOC\n(EndofConversion) orEOS(EndofSequence) signalstransitiontoactiveHigh.\nWhenthedietemperature exceedsafactorysetlimitof125°Corauser-defined thresholdinControl\nRegister,theOver-Temperature alarmlogicoutput(OT)becomesactive.TheOTsignalresetswhen\ntheFPGAtemperature hasfallenbelow70°Corauser-programmable limitinControlRegister.When\ntheautomatic power-down featureisenabled,theOTsignalcanbeusedtotriggeradevicepower\ndown.WhenOTgoesHigh,theFPGAenterspowerdownmodewhichinitiatesaconfiguration\nshutdown sequence, disablingthedeviceandassertsGHIGHtopreventanycontention. WhenOTis\nde-asserted, GHIGHisde-asserted andthestart-upsequenceisinitiatedreleasingallglobalresources.\nFormoredetailsonXADCseeUG480:SeriesFPGAsandZynq-7000 AllProgrammable SoC\nXADCDual12-Bit1MSPSAnalog-to-Digital Converter UserGuide.\n4.10Configuration\nBQ7Kdevicesareconfigured byloadingthebitstreamintointernalconfiguration memoryusingone\nofthefollowingmodes:\nTheconfigurationbanksvoltageselectpin(CFGBVS)determinestheI/Ovoltageoperatingrange\nandvoltagetoleranceforthededicatedconfigurationbank0.IftheVCCO_0supplyforbank0is\uf06cSlave-serialmode\n\uf06cMaster-serialmode\n\uf06cSlaveSelectMAPmode\n\uf06cMasterSelectMAPmode\n\uf06cBoundary-Scanmode(IEEE-1532and-1149)\n\uf06cSPImode(SerialPeripheralInterfacestandardFlash)\n\uf06cBPI-upmodes(Byte-widePeripheralinterfacestandardx8orx16NORFlash)\nInaddition,BQ7Kdevicesalsosupportthefollowingconfigurationoptions:\n\uf06cPartialreconfiguration\n\uf06cBuilt-inSEUdetectionandcorrection\n\uf06cBuilt-inMultiBootandsafe-updatecapability\n\uf06c Parallelconfigurationbuswidthauto-detection\n21BQ7KSeriessuppliedwith2.5Vor3.3V,thentheCFGBVSpinmustbetiedHigh.TieCFGBVStoLow,onlyifthe\nVCCO_0forbank0islessthanorequalto1.8V.\nBQ7Khavefiveconfigurationinterfaces.Eachconfigurationinterfacecorrespondstooneormore\nconfigurationmodesandbuswidth,showninTable4-1.\nTable4-1BQ7KConfigurationModes\nConfigurationMode M[2:0] BusWidth CCLKDirection\nMasterSerial 000 1 Output\nMasterSPI 001 1,2,4 Output\nMasterBPI 010 8,16 Output\nMasterSelectMAP 100 8,16 Output\nJTAG 101 1 NotApplicable\nSlaveSelectMAP 110 8,16,32 Input\nSlaveSerial 111 1 Input\n4.10.1SerialConfigurationInterface\nInserialconfigurationmodes,theFPGAisconfiguredbyloadingoneconfigurationbitperCCLK\ncycle:\n\uf06cInMasterSerialmode,CCLKisanoutput.\n\uf06cInSlaveSerialmode,CCLKisaninput.\nFigure4-8showsthebasicBQ7Kserialconfigurationinterface.Therearefourmethodsof\nconfiguringanFPGAinserialmode:\n\uf06cMasterserialconfiguration\n\uf06cSlaveserialconfiguration\n\uf06cSerialdaisy-chainconfiguration\n\uf06cGangedserialconfiguration\nFigure4-8BQ7KFPGASerialConfigurationInterface\n22BQ7KSeriesTable4-2BQ7KFPGASerialConfigurationInterfacePins\nPinName Direction Type Description\nM[2:0] Input DedicatedM[2:0]determinetheconfigurationmode\nM[2:0]=000：MasterSerialConfiguration；\nM[2:0]=111：SlaveSerialConfiguration。\nCCLKInputor\nOutputDedicatedCCLKrunsthesynchronousFPGA\nconfigurationsequenceinallmodesexcept\nJTAGmode.\nDIN InputMulti-functionDINistheserialdatainputpin.Bydefault,data\nfromDINiscapturedontherisingedgeof\nCCLK.\nDONEBidirectionalDedicatedAHighsignalontheDONEpinindicates\ncompletionoftheconfigurationsequence.\nINIT_BBidirectional\n(open-drain)DedicatedActive-LowFPGAinitializationpinor\nconfigurationerrorsignal.Uponcompletingthe\nFPGAinitializationprocess,INIT_Bisreleased\ntohigh-Zatwhichtimeanexternalresistoris\nexpectedtopullINIT_BHigh.\nPROGRAM_BInput DedicatedActive-Lowresettoconfigurationlogic\nDOUT OutputMulti-functionDOUTisthedataoutputforaserial\nconfigurationdaisy-chain.\nPUDC_B InputMulti-functionActive-LowPUDC_Binputenablesinternal\npull-upresistorsontheSelectIOpinsafter\npower-upandduringconfiguration.PUDC_B\nmustbetiedeitherdirectly,orviaa≤1kΩto\nVCCO_14orGND.Caution!Donotallowthis\npintofloatbeforeandduringconfiguration.\nSlaveSerialConfiguration\nSlaveserialconfigurationistypicallyusedfordevicesinaserialdaisychainorwhenconfiguringa\nsingledevicefromanexternalmicroprocessororCPLD(SeeFigure4-9).Designconsiderationsare\nsimilartoMasterserialconfigurationexceptforthedirectionofCCLK.CCLKmustbedrivenfroman\nexternalclocksource.\n23BQ7KSeries\nFigure4-9SlaveSerialModeConfigurationExample\nMasterSerialConfiguration\nTheMasterSerialconfigurationmodeisthesameastheSlaveSerialconfigurationmode,exceptthat\ntheFPGAgeneratestheCCLK.Thatis,theCCLKisanoutputinMasterserialmode.\nSerialDaisyChains\nMultipleBQ7Kdevicescanbeconfiguredfromasingleconfigurationsourcebyarrangingthe\ndevicesinaserialdaisychain.Inaserialdaisychain,devicesreceivetheirconfigurationdatathrough\ntheirD_INpin,passingconfigurationdataalongtodownstreamdevicesthroughtheirDOUTpin.The\ndeviceclosesttotheconfigurationdatasourceisconsideredthemostupstreamdevice,whilethedevice\nfurthestfromtheconfigurationdatasourceisconsideredthemostdownstreamdevice.\nInaserialdaisychain,theconfigurationclockistypicallyprovidedbythemostupstreamdevicein\nMasterserialmode.AllotherdevicesaresetforSlaveserialmode.Figure4-10illustratesthis\nconfiguration.\nAnotheralternativeistouseSPImodeforthefirstdevice.Thedaisychaindataisstillsentout\nthroughDOUTinSPImode.\n24BQ7KSeries\nFigure4-10Master/SlaveSerialModeDaisyChainConfiguration\nThefirstdeviceinaserialdaisychainisthelasttobeconfigured.CRConlychecksthedataforthe\ncurrentdevice,notforanyothersinthechain.\nItisimportantthatallDONEpinsinaSlaveserialdaisychainbeconnected.Onlythefirstdevicein\ntheserialdaisychainshouldhavetheDONEactivepull-updriverenabled.EnablingtheDONEdriver\nondownstreamdevicescausescontentionontheDONEsignal.\nMixedSerialDaisyChains\nBQ7Kdevicescanbedaisy-chainedwithBMTIBQ2V,BQR2V,BQ5V,BQR5VandtheXilinx\nVirtex,Spartanfamilies.Therearethreeimportantdesignconsiderationswhendesigningamixedserial\ndaisychain:\n\uf06cManyolderFPGAdevicescannotacceptasfastaCCLKfrequencyasaBQ7Kdevicecan\ngenerate.SelectaconfigurationCCLKspeedsupportedbyalldevicesinthechain.\n\uf06cBQ7Kdevicesshouldalwaysbeatthebeginningoftheserialdaisychain,witholderfamily\ndeviceslocatedattheendofthechain.\n\uf06cAllBMTIdevicefamilieshavesimilarBitGenoptions.TheguidelinesprovidedforBQ7K\nBitGenoptionsshouldbeappliedtoallBMTIdevicesinaserialdaisychain.\n\uf06cThenumberofconfigurationbitsthatadevicecanpassthroughitsDOUTpinislimited.This\nlimitvariesfordifferentfamilies(Table4-2).Thesumofthebitstreamlengthsforall\ndownstreamdevicesmustnotexceedthenumberinTable4-3foreachfamily.\nTable4-3MaximumNumberofConfigurationBits,VariousDeviceFamilies\nArchitecture MaximumDOUTBits\nBQ2V、BQR2V、BQ5V、BQR5V 4,294,967,264\nGangedSerialConfiguration\nMorethanonedevicecanbeconfiguredsimultaneouslyfromthesamebitstreamusingaganged\nserialconfigurationsetup(Figure4-11).Inthisarrangement,theserialconfigurationpinsaretied\ntogethersuchthateachdeviceseesthesamesignaltransitions.OnedeviceistypicallysetforMaster\nserialmode(todriveCCLK)whiletheothersaresetforSlaveserialmode.Forgangedserial\n25BQ7KSeriesconfiguration,alldevicesmustbeidentical.ConfigurationcanbedrivenfromaconfigurationPROM\norfromanexternalconfigurationcontroller.\nFigure4-11GangedSerialConfiguration\n4.10.2SelectMAPConfigurationInterface\nTheSelectMAPconfigurationinterface(Figure4-12)providesan8-bit,16-bit,or32-bit\nbidirectionaldatabusinterfacetotheBQ7Kconfigurationlogicwhichcanbeusedforboth\nconfigurationandreadback.ThebuswidthofSelectMAPisautomaticallydetected.CCLKisanoutput\ninMasterSelectMAPmode;inSlaveSelectMAPmode,CCLKisaninput.\nTherearefourmethodsofconfiguringanFPGAinSelectMAPmode:\n\uf06cSingledeviceMasterSelectMAP\n\uf06cSingledeviceSlaveSelectMAP\n\uf06cMultipledeviceSelectMAPbus\n\uf06cMultipledevicegangedSelectMAP\nFigure4-12BQ7KDeviceSelectMAPConfigurationInterface\n26BQ7KSeriesTable4-4describestheSelectMAPconfigurationinterface.\nTable4-4BQ7KDeviceSelectMAPConfigurationInterfacePins\nPinName TypeDedicated\norDual-\nPurposeDescription\nM[2:0] InputDedicatedModepins-determineconfigurationmode\nCCLKInputand\nOutputDedicatedConfigurationclocksourceforall\nconfigurationmodesexceptJTAG\nD[31:0]Three-State\nBidirectionalDual-\nPurposeConfigurationandreadbackdatabus,clock\nedontherisingedgeofCCLK.\nDONEBidirectional\n,Open-Drain\noractiveDedicatedActive-Highsignalindicating\nconfigurationiscomplete:\n0=FPGAnotconfigured\n1=FPGAconfigured\nINIT_BInputor\nOutput,\nOpen-DrainDedicatedBeforetheModepinsaresampled,INIT_B\nisan\ninputthatcanbeheldLowtodelayconfigura\ntion.\nAftertheModepinsaresampled,INIT_B\nisanopen-drain,active-Lowoutput\nindicatingwhetheraCRCerroroccurred\nduringconfiguration:\n0=CRCerror\n1=NoCRCerror\nWhentheSEUdetectionfunctionisenable\nd,INIT_BisoptionallydrivenLowwhena\nreadbackCRCerrorisdetected.\nPROGRAM_\nBInputDedicatedActive-Lowasynchronousfull-chipreset.\nCSI_B InputDedicatedActive-Lowchip\nselecttoenabletheSelectMAP\ndatabus(see“SelectMAPDataLoading”)\n:0=SelectMAPdatabusenabled\n1=SelectMAPdatabusdisabled\nRDWR_B InputDedicatedDeterminesthedirectionoftheD[x:0]\ndatabus\n(see“SelectMAPDataLoading”):\n0=inputs\n1=outputs\nRDWR_Binputcanonlybechangedwhile\nCS_Bisde-asserted,otherwiseanABORT\noccurs(see“SelectMAPABORT”).\nCSO_B Output Dual-\nPurposeParalleldaisychainactive-Lowchipselect\noutput.NotusedinsingleFPGAapplication\ns.\nRS0andRS1arehigh-Zduringconfiguration.\nHowever,theFPGAcandrivetheRS0and\nRS1pinsundertwopossibleconditions.When\ntheConfigFallbackoptionisenabled,the\n27BQ7KSeriesRS[1:0] OutputDual-\nPurposeFPGAdrivesRS0andRS1Lowduringthe\nfallbackconfigurationprocessthatfollowsa\ndetectedconfigurationerror.Whena\nuser-invokedMultiBootconfigurationis\ninitiated,the\nFPGAcandrivetheRS0andRS1pinstoa\nuser-definedstateduringtheMultiBoot\nconfigurationprocess.Iffallbackisdisabled\n(default)andifMultiBootisnotused,orif\nSPImodeisused,thenRS0andRS1are\nhigh-Zandcanbeleftunconnected.\nPUDC_B InputMulti-functio\nnActive-LowPUDC_Binputenablesinternal\npull-upresistorsontheSelectIOpinsafter\npower-upandduringconfiguration.PUDC_B\nmustbetiedeitherdirectly,orviaa≤1kΩto\nVCCO_14orGND.Caution!Donotallow\nthispintofloatbeforeandduring\nconfiguration.\nSingleDeviceSelectMAPConfiguration\nForcustomapplicationswhereamicroprocessororCPLDisusedtoconfigureasingleBQ7KFPGA\ndevice,eitherMasterSelectMAPmode(useCCLKfromtheFPGA)orSlaveSelectMAPmodecanbe\nused(Figure4-13).SlaveSelectMAPmodeispreferred.\n28BQ7KSeries\nFigure4-13SingleSlaveDeviceSelectMAPConfigurationfromMicroprocessororCPLDExample\nMultipleDeviceSelectMAPConfiguration\nMultipleBQ7KdevicesinSlaveSelectMAPmodecanbeconnectedonacommonSelectMAPbus\n(Figure4-14).InaSelectMAPbus,theDATA,CCLK,RDWR_B,BUSY,PROGRAM_B,DONE,and\nINIT_Bpinsshareacommonconnectionbetweenallofthedevices.Toalloweachdevicetobe\naccessedindividually,theCSI_B(ChipSelect)inputsmustnotbetiedtogether.Externalcontrolofthe\nCSI_BsignalisrequiredandisusuallyprovidedbyamicroprocessororCPLD.\n29BQ7KSeries\nFigure4-14MultipleSlaveDeviceConfigurationonan8-BitSelectMAPBus\nParallelDaisyChain\nBQ7KFPGAconfigurationsupportsparalleldaisy-chain.Figure4-15showsanexampleschematic\noftheleadingdeviceinBPImode.TheleadingdevicecanalsobeinMasterorSlaveSelectMAP\nmodes.TheD,CCLK,RDWR_B,PROGRAM_B,DONE,andINIT_Bpinsshareacommon\nconnectionbetweenallofthedevices.TheCSI_Bpinsaredaisychained.\nFigure4-15ParallelDaisyChain\nWithinFigure4-15,Z0isthecharacteristicimpedanceofCCLKtransmissionline.\n30BQ7KSeriesGangedSelectMAP\nItisalsopossibletoconfiguremultipledevicessimultaneouslywiththesameconfiguration\nbitstreambyusingagangedSelectMAPconfiguration.InagangedSelectMAParrangement,the\nCSI_Bpinsoftwoormoredevicesareconnectedtogether(ortiedtoground),causingalldevicesto\nrecognizedatapresentedontheDpins.AlldevicescanbesetforSlaveSelectMAPmodeifanexternal\noscillatorisavailable,oronedevicecanbedesignatedastheMasterdevice,asillustratedinFigure\n4-16.\nAnexternalpull-upresistorisrequiredonthecommonDONEsignal.Designersmustcarefullyfocus\nonsignalintegrityduetotheincreasedfanout.Signalintegritysimulationisrecommended.\nFigure4-16Gangedx8SelectMAPConfiguration\nSelectMAPDataLoading\nTheSelectMAPinterfaceallowsforeithercontinuousornon-continuousdataloading.Dataloading\niscontrolledbytheCSI_B,RDWR_B,CCLK,andBUSYsignals.\nCSI_B\nTheChipSelectinput(CSI_B)enablestheSelectMAPbus.WhenCSI_BisHigh,the7seriesdevice\nignorestheSelectMAPinterface,neitherregisteringanyinputsnordrivinganyoutputs.TheD[31:0]\npinsareplacedinaHigh-Zstate,andRDWR_Bisignored.\n\uf06cIfCSI_B=0,thedevice'sSelectMAPinterfaceisenabled.\n\uf06cIfCSI_B=1,thedevice'sSelectMAPinterfaceisdisabled.\nIfonlyonedeviceisbeingconfiguredthroughtheSelectMAPandreadbackisnotrequired,the\nCSI_Bsignalcanbetiedtoground.\nRDWR_B\nRDWR_BisaninputtotheBQ7Kdevicethatcontrolswhetherthedatapinsareinputsoroutputs:\n31BQ7KSeries\uf06cIfRDWR_B=0,thedatapinsareinputs(writingtotheFPGA).\n\uf06cIfRDWR_B=1,thedatapinsareoutputs(readingfromtheFPGA).\nForconfiguration,RDWR_Bmustbesetforwritecontrol(RDWR_B=0).Forreadback,RDWR_B\nmustbesetforreadcontrol(RDWR_B=1)whileCSI_Bisasserted.\nChangingthevalueofRDWR_BfromHightoLowwhileCSI_BisLowalsotriggersanABORT,\nandtheconfigurationI/OchangesfromoutputtoinputasynchronouslywithnoABORTstatus\nreadback.Ifreadbackisnotneeded,RDWR_Bcanbetiedtogroundorusedfordebuggingwith\nSelectMAPABORT.\nCCLK\nAllactivityontheSelectMAPdatabusissynchronoustoCCLK.WhenRDWR_Bissetforwrite\ncontrol(RDWR_B=0,Configuration),theFPGAsamplestheSelectMAPdatapinsonrisingCCLK\nedges.WhenRDWR_Bissetforreadcontrol(RDWR_B=1,Readback),theFPGAupdatesthe\nSelectMAPdatapinsonrisingCCLKedges.\nInSlaveSelectMAPmode,configurationcanbepausedbystoppingCCLK\nSelectMAPABORT\nInmonolithicdevicesanABORTisaninterruptionintheSelectMAPconfigurationorreadback\nsequenceoccurringwhenthestateofRDWR_BchangeswhileCSI_BisassertedassampledbyCCLK.\nDuringaconfigurationABORT,internalstatusisdrivenontotheD[04:07]pinsoverthenextfour\nCCLKcycles.TheotherDpinsarealwaysHigh.AftertheABORTsequencefinishes,theusercan\nresynchronizetheconfigurationlogicandresumeconfiguration.\nABORTStatusWord\nDuringtheconfigurationABORTsequence,thedevicedrivesastatuswordontotheD[00:07]pins.\nThestatusbitsdonotbit-swap.TheotherdatapinsarealwaysHigh.Thekeyforthestatuswordis\ngiveninTable4-5.\nTable4-5ABORTStatusWord\nBitNumber StatusBitName Meaning\nD07 CFGERR_BConfigurationerror(activeLow)\n0=Aconfigurationerrorhasoccurred.\n1=Noconfigurationerror.\nD06 DALIGNSyncwordreceived(activeHigh)\n0=Nosyncwordreceived.\n1=Syncwordreceivedbyinterfacelogic.\nD05 RIPReadbackinprogress(activeHigh)\n0=Noreadbackinprogress.\n1=Areadbackisinprogress.\nD04 IN_ABORT_BABORTinprogress(activeLow)\n0=Abortisinprogress.\n1=Noabortinprogress.\nD03-D02 RSVD Reserved\nD01-D00 11 Fixedtoones.\nTherearetwowaystoresumeconfigurationorreadbackafteranABORT:\n32BQ7KSeries\uf06cThedevicecanberesynchronizedaftertheABORTcompletes.\n\uf06cThedevicecanberesetbypulsingPROGRAM_BLowatanytime.\n4.10.3SPIConfigurationInterface\nInSPIserialFlashmode,M[2:0]=001.TheBQ7KFPGAconfiguresitselffromanattached\nindustry-standardSPIserialFlashPROM.AlthoughSPIisastandardfour-wireinterface,various\navailableSPIFlashmemoriesusedifferentreadcommandsandprotocol.BesidesM[2:0],FS[2:0]pins\naresampledbytheINIT_BrisingedgetodeterminethetypeofreadcommandsusedbySPIFlash.For\nBQ7KFPGAconfigurations,thedefaultaddressalwaysstartsfrom0.Figure4-17showstheSPI\nrelatedconfigurationpins,andthestandardconnectionbetweenBQ7KdevicesandSPIFlash.\nFigure4-17BQ7KDeviceSPIConfigurationInterface\nTable4-6describestheSPIconfigurationinterfacepins.\nTable4-6BQ7KDeviceSPIConfigurationInterfacePins\nPinName TypeDedicatedo\nrDual-Pur\nposeDescriptio\nn\nM[2:0] Input DedicatedModepins–001forSPI\nD01_DIN BidirectionalDual-PurposeDINistheserialdatainputpin.Bydefault,data\nfromDINiscapturedontherisingedgeof\nCCLK.\nCCLK Output DedicatedConfigurationclockoutput(toSPI).\nD00_MOSI BidirectionalDual-PurposeFPGA(master)SPImodeoutputforsending\ncommandstotheSPI(slave)flashdevice.\nDONE BidirectionalDedicatedAHighsignalontheDONEpinindicates\ncompletionoftheconfigurationsequence.\nINIT_B InputorOutpu\nt,Open-DrainDedicatedBeforetheModepinsaresampled,INIT_Bis\naninputthatcanbeheldLowtodelayconfigu\nration.AftertheModepinsaresampled,INIT\n_Bisanopen-drainactiveLowoutputindicati\nngwhetheraCRCerroroccurredduringconfi\nguration:\n0=CRCerror\n33BQ7KSeries1=NoCRCerror\nWhentheSEUdetectionfunctionisenabled,\nINIT_BisoptionallydrivenLowwhenread\nbackCRCerrorisdetected.\nPROGRAM_BInput DedicatedActive-Lowasynchronousfull-chipreset\nFCS_B Output Dual-Purp\noseActive-Lowchipselectoutput,clockedbythe\nCCLKfallingedge.\nEMCCLK Input Dual-Purp\noseOptionalexternalclockinputforrunningthe\nconfigurationlogicinamastermode(versusthe\ninternalconfigurationoscillator).\nPUDC_B Input Multi-functionActive-LowPUDC_Binputenablesinternal\npull-upresistorsontheSelectIOpinsafter\npower-upandduringconfiguration.PUDC_B\nmustbetiedeitherdirectly,orviaa≤1kΩto\nVCCO_14orGND.Caution!Donotallowthis\npintofloatbeforeandduringconfiguration.\nFigure4-18showstheconnectionsforaSPIconfigurationwithax1orx2datawidth.These\nconnectionsarethesamebecausethex2modeusestheD00_MOSIpinasadual-purposeDataIn/Out\npin.Daisy-chainedconfigurationmodeisonlyavailableinSPI.\nFigure4-18SPIx1/x2ConfigurationInterface\n34BQ7KSeriesBQ7KFPGAsupportsax4quadSPImasterconfigurationwidthasshowninFigure4-19.\nFigure4-19SPIx4ConfigurationInterface\nWhenconfigurationstarts,theFPGAclocksdataisimportedontherisingedge.Thiscontinuesuntil\ntheFPGAreadsthecommandintheearlypartofthebitstreamwhichinstructsittochangetothe\nfallingedge.Thisoccursbeforethecommandtochangetoexternalclockingorthecommandtochange\nthemasterclockfrequency.Thefallingedgeclockingoptionisenabledbysettingtheoption\nspi_fall_edge.\nSPISerialDaisyChain\nInaserialdaisychainapplication,theleadingdevicecanbeinSPImodeandalldownstream\ndevicesinSlaveSerialmode.Inthiscase,allconfigurationbitstreamscanbestoredinsideoneSPI\ndevice.Thebitstreamformatformasterandslaveserialdaisychainsisexactlythesame.\n4.10.4BytePeripheralInterfaceParallelFlashMode\nInBPI(M[2:0]=100)mode,theBQ7KFPGAconfiguresitselffromanindustry-standardparallel\nNORFlashPROM,asillustratedinFigure4-20.BPIconfigurationmodehastwoBPIflashreadmodes\navailable:asynchronousandsynchronous.Buswidthsofx8andx16aresupported.\n35BQ7KSeries\nFigure4-20BQ7KBPIConfigurationInterface\nAsynchronousReadModeSupport\nIntheMasterBPIconfigurationmode,theBQ7KFPGAsusetheBPIflashasynchronousreadmode\nbydefaulttoreadbitstreamdata.Afterpower-up,theModepins,M[2:0],aresampledwhenthe\nFPGA’sINIT_BoutputgoesHigh.TheModepinsmustbedefinedatthevalidlogiclevels(Master\nBPIConfigurationmodeM[2:0]=010)atthistime.ThePUDC_Bpinmustremainataconstantlogic\nlevelthroughouttheFPGAconfiguration.AftertheMasterBPIconfigurationmodeisdetermined,the\nFPGAdrivestheflashcontrolsignals(FWE_BHigh,FOE_BLow,andFCS_BLow).Althoughthe\nCCLKoutputisnotconnectedtotheBPIflashdeviceforBPIflashasynchronousreadmode,the\nFPGAoutputsanaddressaftertherisingedgeofCCLK,andthedataisstillsampledonthenextrising\nedgeofCCLK.ThetimingparametersrelatedtoBPIusetheCCLKpinasareference.IntheMaster\nBPImode,theaddressstartsat0andincrementsby1untiltheDONEpinisasserted.Iftheaddress\nreachesthemaximumvalue(29'h1FFFFFFF)andconfigurationisnotdone(DONEisnotasserted),an\nerrorflagisraisedinthestatusregister,andfallbackreconfigurationstarts.\n36BQ7KSeries\nFigure4-21BQ7KBPIAsynchronousConfiguration\n37BQ7KSeriesSynchronousReadModeSupport\nTheBQ7KFPGAMasterBPIconfigurationmodewithsynchronousreadisthefastestdirectflash\nconfigurationoptionwithouttheneedforcustomizedexternalcontrollogic.TheFPGAstartsin\nasynchronousreadmode,usingthedefaultCCLKfrequency,andthebitstreamheaderdeterminesifthe\nreadmodecontinuesasynchronouslyorifitswitchestothefastersynchronousreadmode.Bitstream\ncommandsinitiatetheswitchfromasynchronousreadtosynchronousreadiftheBPI_sync_mode\noptionisset.Therearetwoavailablesettingsfortheoption:Type1orType2.Type1isusedtosetthe\nG18FflashfamilysynchronousandlatencybitsandType2isusedtosettheP30/P33.Theswitchto\nsynchronousmodeisdonebytheFPGAcontroller,whichperformsanasynchronouswritetotheBPI\nflashconfigurationregistertosetthedeviceintosynchronousmodeandinitiateabitstreamreread.To\nsupportthesynchronousreadmode,theFPGACCLKoutputisconnectedtotheBPIflashdevice,and\ntheADV_BFPGAsignalmustbeconnectedtotheflashADVsignal.\nFigure4-21BQ7KBPISynchronousConfiguration\n38BQ7KSeriesPageModeSupport\nManyNORFlashdevicessupportasynchronouspagereads.Thefirstaccesstoapageusually\ntakesthelongesttime(~100ns),subsequentaccessestothesamepagetakelesstime(~25ns).The\nfollowingparametersarebitstreamprogrammableinBQ7Kdevicestotakeadvantageofpagereads\nandmaximizetheCCLKfrequency:\n\uf06cPagesizesof1(default),4,or8.\n\uf06cIftheactualFlashpagesizeislargerthan8,thevalueof8shouldbeusedtomaximizethe\nefficiency.\n\uf06cFirstaccessCCLKcyclesof1(default),2,3,or4.CCLKcyclesmustbe1ifthepagesizeis\n1.\n\uf06cCCLKfrequency\nFormoredetailsonconfiguration,seeUG470:7SeriesFPGAsConfigurationUserGuide.\n39BQ7KSeries5.ElectricalCharacteristics\nTable5-1DCCharacteristicsOverRecommendedOperatingConditions\nSymbol Description MinMAXUnits\nIREF VREFleakagecurrentperpin 15µA\nILInputoroutputleakagecurrentperpin(sample-tested) 15µA\nIRPUPadpull-up(whenselected)@VIN=0V,VCCO=\n3.3V90330µA\nPadpull-up(whenselected)@VIN=0V,VCCO=\n2.5V68250µA\nPadpull-up(whenselected)@VIN=0V,VCCO=\n1.8V34220µA\nPadpull-up(whenselected)@VIN=0V,VCCO=\n1.5V23150µA\nPadpull-up(whenselected)@VIN=0V,VCCO=\n1.2V12120µA\nIRPDPadpull-down(whenselected)@VIN=3.3V 68330µA\nPadpull-down(whenselected)@VIN=1.8V 45180µA\nTable5-2SelectIODCInputandOutputLevels\nI/O\nStandardVI\nLV\nI\nHVOLVOHlOLlOH\nV,MinV,MaxV,MinV,MaxV,MaxV,MinmAmA\nHSTL_I-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.3000.400VCCO-\n0.4008(1)-8(2)\nHSTL_l_12-0.300VREF-\n0.080VREF+\n0.080VCCO+\n0.30025%\nVCCO75%\nVCCO6.3(3)-6.3(4)\nHSTL_l_18-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.3000.400VCCO-\n0.4008(1)-8(2)\nHSTL_II-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.3000.400VCCO-\n0.40016(1)-16(2)\nHSTL_II_1\n8-0.300VREF-0.\n100VREF+\n0.100VCCO+\n0.3000.400VCCO-\n0.40016(1)-16(2)\nHSUL_12-0.300VREF-0.1\n30VREF+\n0.130VCCO+\n0.30020%\nVCCO80%\nVCCO0.1(1)-0.1(2)\nLVCMOS1\n2-0.30035%\nVCCO65%\nVCCOVCCO+\n0.3000.400VCCO-\n0.40012(5)-12(16)\nLVCMOS1\n5,-0.30035%\nVCCO65%\nVCCOVCCO+\n0.3000.450VCCO-\n0.45016(1)-16(2)\nLVCMOS1\n8-0.30035%\nVCCO65%\nVCCOVCCO+\n0.3000.400VCCO-0.\n40024(5)-24(6)\n40BQ7KSeriesSSTL12-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.300VCCO/2-\n0.150VCCO/2+\n0.15014.25\n(3)-14.25\n(4)\nSSTL135-0.300VREF-0.\n090VREF+\n0.090VCCO+\n0.300VCCO/2-\n0.150VCCO/2+\n0.15013.0(1)-13.0(2\n)\nSSTL15-0.300VREF-\n0.100VREF+\n0.100VCCO+\n0.300VCCO/2-\n0.175VCCO/2+\n0.17513.0(1)-13.0(2\n)\nSSTL18_I-0.300VREF-\n0.125VREF+\n0.125VCCO\n+0.300VCCO/2-\n0.470VCCO/2+\n0.4708(1)-8(2)\nSSTL18_II-0.300VREF-0.1\n25VREF+\n0.125VCCO\n+0.300VCCO/2-\n0.600VCCO/2+\n0.60013.4(1)-13.4(2\n)\n(1)TestVOLinHP-I/OandHR-I/O,Supporteddrivecurrent(positive).\n(2)TestVOHinHP-I/OandHR-I/O,Supporteddrivecurrent(negative).\n(3)TestVOLonlyinHP-I/O,Supporteddrivecurrent(positive).\n(4)TestVOHonlyinHP-I/O,Supporteddrivecurrent(negative).\n(5)TestVOLonlyinHR-I/O,Supporteddrivecurrent(positive).\n(6)TestVOHonlyinHR-I/O,Supporteddrivecurrent(negative).\nTable5-3DifferentialIODCInputandOutputLevels\nSymbol DCParameter ConditionsMinMaxUnits\nVOH OutputHighvoltage\nLVDSareonly\nsupportedinin\nHPI/Obanks1.675 V\nVOL OutputLowvoltage 0.825 V\nVODIFFDifferential\noutputvoltage247 600 mV\nVOCMOutputcommon-modevoltage 1.0001.425 V\nVIDIFFDifferentialinputvoltage100 600 mV\nVICMInputcommon-modevoltage 0.3001.425 V\nVOH OutputHighvoltage\nLVDS_25are\nonlysupported\nininHRI/O\nbanks1.675 V\nVOL OutputLowvoltage 0.700 V\nVODIFFDifferential\noutputvoltage247600 mV\nVOCMOutputcommon-modevoltage 1.0001.425 V\nVIDIFFDifferentialinputvoltage100600 mV\nVICMInputcommon-modevoltage 0.3001.500 V\nTable5-4MMCMSwitchingCharacteristics\nSymbol Description MinMMAXUnits\nMMCM_FINMINMMCMMinimuminputclockfrequency10 MHz\nMMCM_FINMAXMMCMMaximuminputclockfrequency 800MHz\n41BQ7KSeriesMMCM_FOUTMINMMCMminimumoutputfrequency4.69 MHz\nMMCM_FOUTMAXMMCMmaximumoutputfrequency 800MHz\nMMCM_FVCOTMINMMCMminimumVCOfrequency600 MHz\nMMCM_FVCOTMA\nXMMCMmaximumVCOfrequency 1200MHz\nMMCM_FPFDMINMinimumfrequencyatthephasefrequency\ndetector10 MHz\nMMCM_FPFDMAXMaximumfrequencyatthephasefrequency\ndetector450MHz\nTable5-5PLLSwitchingCharacteristics\nSymbol Description MinMAXUnits\nPLL_FINMINPLLMinimuminputclockfrequency 19 MHz\nPLL_FINMAXPLLMaximuminputclockfrequency 800MHz\nPLL_FOUTMIN PLLminimumoutputfrequency 6.25 MHz\nPLL_FOUTMAXPLLmaximumoutputfrequency 800MHz\nPLL_FVCOTMIN PLLminimumVCOfrequency 800 MHz\nPLL_FVCOTMAX PLLmaximumVCOfrequency 1600MHz\nPLL_FPFDMINMinimumfrequencyatthephasefrequency\ndetector19 MHz\nPLL_FPFDMAXMaximumfrequencyatthephasefrequency\ndetector450MHz\nTable5-6GTXTransceiverDCSpecifications\nSymbol Description ConditionsMinMAXUnits\nDVPPINDifferentialmodeinputvoltage\n(DCcoupled)>10.3125Gb/s1501250mV\n6.6Gb/s-10.3125\nGb/s1501250mV\n<6.6Gb/s1502000mV\nVCMINCommonmodeinputvoltage2/3VMGTAVTT mV\nDVPPOUTDifferentialmodeoutputvoltageTransmitteroutput\nswingissetto\n4'b10101000 mV\nVCMOUT\nDCCommonmodeoutputvoltage:DCcoupled VMGTA\nVTT-\nDVPPOU\nT/4mV\nVIDIFFDifferentialclockinputvoltage 100600mV\n42BQ7KSeriesTable5-7GTXTransceiverACSpecifications\nSymbol Description ConditionsMinMAXUnits\nFGTHMAXMaximumGTXtransceiverdatarate 8.0Gbps\nFGTHMINMinimumGTXtransceiverdatarate 0.5 Gbps\nFGCLKReferenceclockfrequencyrange 60670MHz\n43BQ7KSeries6.TypicalApplications\nTheapplicationfieldsofBQ7KseriesFPGAinclude:communicationtransmissionfield,mainlyused\nforhigh-speedinterfacecircuitdesignofcommunicationequipment,tocompletehigh-speeddata\ntransceiverandexchange;highperformancedigitalsignalandimageprocessingfield,toachieveavariety\nofmorecomplexmathematicalalgorithms,usingFPGAinternalresourcestomakeitintotheactual\nprocessingcircuit;SOPCandothercontrolprocessingfields,mainlyuseFPGAplatformtobuild\nembeddedsystem,andthencarryoutembeddedsystemsoftwaredevelopment.\nAtypicalkindofhardwaresystemapplicationofBQ7KseriesFPGAisshowninFigure6-1.The\nsystemincludesaBQ7KseriesFPGA,aPROMconfigurationmemory,DDR3datastorage,PCIEcircuit,\nSFPopticalfibercommunicationinterface,RS232/RS485interface,GTXanduniversalI/Oextended\ninterface,etc.\nFigure6-1TypicalHardwareApplication\n44BQ7KSeries7.NotesforApplication\n7.1ProductIntroductionofApplication\nBQ7K325TBG900,BQ7K410TBG900andXILINXXQ7K325T,XQ7K410Tareconsistentin\ncircuitstructure,variouselectricalparameters,designprocessanddevelopmenttools.\nBQ7K325TBG900,BQ7K410TBG900havenospecialrequirements.XilinxVivadodevelopment\nenvironmentisrecommendedasdevelopmenttools.\n7.2AttentionMatters\na.Therecommendedpower-onsequenceisVCCINT,VCCBRAM,VCCAUX,VCCAUX_IO,andVCCO.To\nachieveminimumcurrentdrawandensurethattheI/Osare3-statedatpower-on.The\nrecommendedpower-offsequenceisthereverseofthepower-onsequence;\nb.Therecommendedpower-onsequencetoachieveminimumcurrentdrawfortheGTX\ntransceiversisVCCINT,VMGTAVCC,VMGTAVTTORVMGTAVCC,VCCINT,VMGTAVTT.The\nrecommendedpower-offsequenceisthereverseofthepower-onsequencetoachieve\nminimumcurrentdraw.\nc.It’ssuggestedthattheactualfrequencyofthedeviceshouldnotexceed80%ofthemaximum\nconstraintfrequencywhichcanbepassed,soastokeepsufficientdesignmargin;\nd.MaximumdatatransmissionrateofPCIExpressisnothigherthan8.0Gbps;\ne.RecommendedanalogsupplyvoltagefortheGTXtransceiverQPLLfrequencyrange\n（VMGTAVCC）：1.05V～1.08V\n7.3ProductProtection\nThepackagingoftheproductismadeofnon-corrosivematerial,whichcanconductelectricityorbe\ncoatedorimpregnatedwithantistaticmaterial,andhassufficientantistaticability.\nUndertheconditionofavoidingthedirectinfluenceofrainandsnow,thepackingboxeswhich\ncontaintheproductcanbetransportedbyanymeansoftransportation.Butdon’tputthemwithacid,\nalkalineorothercorrosiveobjects.\nThestorageenvironmentofthepackagedproductsshallmeettherequirementsinSection8.1of\nQ/W657A－2007(temperature:15℃~25℃,humidity:25%~65%),withoutacid,alkalineorother\ncorrosivegases,withgoodventilationandcorrespondinganti-staticmeasures.\n7.3.1ProductPackaging\nThedevicepackagingshallatleastmeetthefollowingrequirements:\na.Madeofnon-corrosivematerial;\nb.Strongenoughtowithstandtheshockduringhandling;\nc.Coatedorimpregnatedwithantistaticmaterialsandhassufficientantistaticcapacity;\nd.Canfirmlysupporttheinstalleddeviceinacertainposition;\ne.Cankeeptheleadofthedevicefromdeformation;\n45BQ7KSeriesf.Nosharpedgesorcorners;\ng.Cansafelyandeasilyremove,checkandreplacethedevice;\nh.Generally,donotusepolyvinylchloride,neoprenerubber,vinylresinorpolysulfidematerials.\nIt’sadvisabletousematerialswithlowexhaustindexandlowdustparticleshedding.\n7.3.2TransportandStorage\nDuringtransportationandstorage,thedeviceshallatleastmeetthefollowingrequirements:\na.Transportation:Undertheconditionofavoidingthedirectinfluenceofrainandsnow,the\npackingboxeswhichcontaintheproductscanbetransportedbyanymeansoftransportation.\nButdon’tputthemwithacid,alkalineorothercorrosiveobjects.\nb.Storage:Packagedproductsshallbestoredinawell-ventilatedwarehousewithambient\ntemperatureof16℃~28℃,relativehumiditynotgreaterthan30%~70%,andwithoutacid,\nalkalineorothercorrosivegases.\n46BQ7KSeriesAppendixISolderingSuggestion\nReflowsolderingcurveisshownasFigure1.\nFigure1ReflowSolderingCurve\nAppendixIIPinoutInformation\nTable1BQ7K325TBG900-PBGA900Pinout\nBank Pinname Pin I/OType\n0 DXN_0 U14 CONFIG\n0 VCCADC_0 P15 CONFIG\n0 GNDADC_0 P14 CONFIG\n0 DXP_0 U15 CONFIG\n0 VREFN_0 R14 CONFIG\n0 VREFP_0 T15 CONFIG\n0 VP_0 R15 CONFIG\n0 VN_0 T14 CONFIG\n0 VCCBATT_0 C10 CONFIG\n0 CCLK_0 B10 CONFIG\n0 TCK_0 E10 CONFIG\n0 TMS_0 F10 CONFIG\n0 TDO_0 G10 CONFIG\n0 TDI_0 H10 CONFIG\n0 INIT_B_0 A10 CONFIG\n0 PROGRAM_B_0 K10 CONFIG\n0 CFGBVS_0 L10 CONFIG\n0 DONE_0 M10 CONFIG\n0 M2_0 AB1 CONFIG\n0 M0_0 AB5 CONFIG\n0 M1_0 AB2 CONFIG\n47BQ7KSeriesBank Pinname Pin I/OType\n12 IO_0_12 Y20 HR\n12 IO_L1P_T0_12 Y23 HR\n12 IO_L1N_T0_12 Y24 HR\n12 IO_L2P_T0_12 Y21 HR\n12 IO_L2N_T0_12 AA21 HR\n12 IO_L3P_T0_DQS_12 AB22 HR\n12 IO_L3N_T0_DQS_12 AB23 HR\n12 IO_L4P_T0_12 AA22 HR\n12 IO_L4N_T0_12 AA23 HR\n12 IO_L5P_T0_12 AC20 HR\n12 IO_L5N_T0_12 AC21 HR\n12 IO_L6P_T0_12 AA20 HR\n12 IO_L6N_T0_VREF_12 AB20 HR\n12 IO_L7P_T1_12 AB24 HR\n12 IO_L7N_T1_12 AC25 HR\n12 IO_L8P_T1_12 AC22 HR\n12 IO_L8N_T1_12 AD22 HR\n12 IO_L9P_T1_DQS_12 AC24 HR\n12 IO_L9N_T1_DQS_12 AD24 HR\n12 IO_L10P_T1_12 AD21 HR\n12 IO_L10N_T1_12 AE21 HR\n12 IO_L11P_T1_SRCC_12 AE23 HR\n12 IO_L11N_T1_SRCC_12 AF23 HR\n12 IO_L12P_T1_MRCC_12 AD23 HR\n12 IO_L12N_T1_MRCC_12 AE24 HR\n12 IO_L13P_T2_MRCC_12 AF22 HR\n12 IO_L13N_T2_MRCC_12 AG23 HR\n12 IO_L14P_T2_SRCC_12 AG24 HR\n12 IO_L14N_T2_SRCC_12 AH24 HR\n12 IO_L15P_T2_DQS_12 AJ24 HR\n12 IO_L15N_T2_DQS_12 AK25 HR\n12 IO_L16P_T2_12 AE25 HR\n12 IO_L16N_T2_12 AF25 HR\n12 IO_L17P_T2_12 AK23 HR\n12 IO_L17N_T2_12 AK24 HR\n12 IO_L18P_T2_12 AG25 HR\n12 IO_L18N_T2_12 AH25 HR\n12 IO_L19P_T3_12 AF20 HR\n12 IO_L19N_T3_VREF_12 AF21 HR\n12 IO_L20P_T3_12 AG22 HR\n48BQ7KSeriesBank Pinname Pin I/OType\n12 IO_L20N_T3_12 AH22 HR\n12 IO_L21P_T3_DQS_12 AJ22 HR\n12 IO_L21N_T3_DQS_12 AJ23 HR\n12 IO_L22P_T3_12 AG20 HR\n12 IO_L22N_T3_12 AH20 HR\n12 IO_L23P_T3_12 AH21 HR\n12 IO_L23N_T3_12 AJ21 HR\n12 IO_L24P_T3_12 AK20 HR\n12 IO_L24N_T3_12 AK21 HR\n12 IO_25_12 AE20 HR\n13 IO_0_13 Y25 HR\n13 IO_L1P_T0_13 Y26 HR\n13 IO_L1N_T0_13 AA26 HR\n13 IO_L2P_T0_13 W27 HR\n13 IO_L2N_T0_13 W28 HR\n13 IO_L3P_T0_DQS_13 Y28 HR\n13 IO_L3N_T0_DQS_13 AA28 HR\n13 IO_L4P_T0_13 W29 HR\n13 IO_L4N_T0_13 Y29 HR\n13 IO_L5P_T0_13 AA27 HR\n13 IO_L5N_T0_13 AB28 HR\n13 IO_L6P_T0_13 AA25 HR\n13 IO_L6N_T0_VREF_13 AB25 HR\n13 IO_L7P_T1_13 AC29 HR\n13 IO_L7N_T1_13 AC30 HR\n13 IO_L8P_T1_13 Y30 HR\n13 IO_L8N_T1_13 AA30 HR\n13 IO_L9P_T1_DQS_13 AD29 HR\n13 IO_L9N_T1_DQS_13 AE29 HR\n13 IO_L10P_T1_13 AB29 HR\n13 IO_L10N_T1_13 AB30 HR\n13 IO_L11P_T1_SRCC_13 AD27 HR\n13 IO_L11N_T1_SRCC_13 AD28 HR\n13 IO_L12P_T1_MRCC_13 AB27 HR\n13 IO_L12N_T1_MRCC_13 AC27 HR\n13 IO_L13P_T2_MRCC_13 AG29 HR\n13 IO_L13N_T2_MRCC_13 AH29 HR\n13 IO_L14P_T2_SRCC_13 AE28 HR\n13 IO_L14N_T2_SRCC_13 AF28 HR\n13 IO_L15P_T2_DQS_13 AK29 HR\n49BQ7KSeriesBank Pinname Pin I/OType\n13 IO_L15N_T2_DQS_13 AK30 HR\n13 IO_L16P_T2_13 AE30 HR\n13 IO_L16N_T2_13 AF30 HR\n13 IO_L17P_T2_13 AJ28 HR\n13 IO_L17N_T2_13 AJ29 HR\n13 IO_L18P_T2_13 AG30 HR\n13 IO_L18N_T2_13 AH30 HR\n13 IO_L19P_T3_13 AC26 HR\n13 IO_L19N_T3_VREF_13 AD26 HR\n13 IO_L20P_T3_13 AJ27 HR\n13 IO_L20N_T3_13 AK28 HR\n13 IO_L21P_T3_DQS_13 AG27 HR\n13 IO_L21N_T3_DQS_13 AG28 HR\n13 IO_L22P_T3_13 AH26 HR\n13 IO_L22N_T3_13 AH27 HR\n13 IO_L23P_T3_13 AF26 HR\n13 IO_L23N_T3_13 AF27 HR\n13 IO_L24P_T3_13 AJ26 HR\n13 IO_L24N_T3_13 AK26 HR\n13 IO_25_13 AE26 HR\n14 IO_0_14 R19 HR\n14 IO_L1P_T0_D00_MOSI_14 P24 HR\n14 IO_L1N_T0_D01_DIN_14 R25 HR\n14 IO_L2P_T0_D02_14 R20 HR\n14 IO_L2N_T0_D03_14 R21 HR\n14 IO_L3P_T0_DQS_PUDC_B_14 R23 HR\n14 IO_L3N_T0_DQS_EMCCLK_14 R24 HR\n14 IO_L4P_T0_D04_14 T20 HR\n14 IO_L4N_T0_D05_14 T21 HR\n14 IO_L5P_T0_D06_14 T22 HR\n14 IO_L5N_T0_D07_14 T23 HR\n14 IO_L6P_T0_FCS_B_14 U19 HR\n14 IO_L6N_T0_D08_VREF_14 U20 HR\n14 IO_L7P_T1_D09_14 P29 HR\n14 IO_L7N_T1_D10_14 R29 HR\n14 IO_L8P_T1_D11_14 P27 HR\n14 IO_L8N_T1_D12_14 P28 HR\n14 IO_L9P_T1_DQS_14 R30 HR\n14 IO_L9N_T1_DQS_D13_14 T30 HR\n14 IO_L10P_T1_D14_14 P26 HR\n50BQ7KSeriesBank Pinname Pin I/OType\n14 IO_L10N_T1_D15_14 R26 HR\n14 IO_L11P_T1_SRCC_14 R28 HR\n14 IO_L11N_T1_SRCC_14 T28 HR\n14 IO_L12P_T1_MRCC_14 T26 HR\n14 IO_L12N_T1_MRCC_14 T27 HR\n14 IO_L13P_T2_MRCC_14 U27 HR\n14 IO_L13N_T2_MRCC_14 U28 HR\n14 IO_L14P_T2_SRCC_14 T25 HR\n14 IO_L14N_T2_SRCC_14 U25 HR\n14 IO_L15P_T2_DQS_RDWR_B_14 U29 HR\n14 IO_L15N_T2_DQS_DOUT_CSO_B_14 U30 HR\n14 IO_L16P_T2_CSI_B_14 V26 HR\n14 IO_L16N_T2_A15_D31_14 V27 HR\n14 IO_L17P_T2_A14_D30_14 V29 HR\n14 IO_L17N_T2_A13_D29_14 V30 HR\n14 IO_L18P_T2_A12_D28_14 V25 HR\n14 IO_L18N_T2_A11_D27_14 W26 HR\n14 IO_L19P_T3_A10_D26_14 V19 HR\n14 IO_L19N_T3_A09_D25_VREF_14 V20 HR\n14 IO_L20P_T3_A08_D24_14 W23 HR\n14 IO_L20N_T3_A07_D23_14 W24 HR\n14 IO_L21P_T3_DQS_14 U22 HR\n14 IO_L21N_T3_DQS_A06_D22_14 U23 HR\n14 IO_L22P_T3_A05_D21_14 V21 HR\n14 IO_L22N_T3_A04_D20_14 V22 HR\n14 IO_L23P_T3_A03_D19_14 U24 HR\n14 IO_L23N_T3_A02_D18_14 V24 HR\n14 IO_L24P_T3_A01_D17_14 W21 HR\n14 IO_L24N_T3_A00_D16_14 W22 HR\n14 IO_25_14 W19 HR\n15 IO_0_15 M19 HR\n15 IO_L1P_T0_AD0P_15 J23 HR\n15 IO_L1N_T0_AD0N_15 J24 HR\n15 IO_L2P_T0_AD8P_15 L22 HR\n15 IO_L2N_T0_AD8N_15 L23 HR\n15 IO_L3P_T0_DQS_AD1P_15 K23 HR\n15 IO_L3N_T0_DQS_AD1N_15 K24 HR\n15 IO_L4P_T0_AD9P_15 L21 HR\n15 IO_L4N_T0_AD9N_15 K21 HR\n15 IO_L5P_T0_AD2P_15 J21 HR\n51BQ7KSeriesBank Pinname Pin I/OType\n15 IO_L5N_T0_AD2N_15 J22 HR\n15 IO_L6P_T0_15 M20 HR\n15 IO_L6N_T0_VREF_15 L20 HR\n15 IO_L7P_T1_AD10P_15 J29 HR\n15 IO_L7N_T1_AD10N_15 H29 HR\n15 IO_L8P_T1_AD3P_15 J27 HR\n15 IO_L8N_T1_AD3N_15 J28 HR\n15 IO_L9P_T1_DQS_AD11P_15 L30 HR\n15 IO_L9N_T1_DQS_AD11N_15 K30 HR\n15 IO_L10P_T1_AD4P_15 K26 HR\n15 IO_L10N_T1_AD4N_15 J26 HR\n15 IO_L11P_T1_SRCC_AD12P_15 L26 HR\n15 IO_L11N_T1_SRCC_AD12N_15 L27 HR\n15 IO_L12P_T1_MRCC_AD5P_15 L25 HR\n15 IO_L12N_T1_MRCC_AD5N_15 K25 HR\n15 IO_L13P_T2_MRCC_15 K28 HR\n15 IO_L13N_T2_MRCC_15 K29 HR\n15 IO_L14P_T2_SRCC_15 M28 HR\n15 IO_L14N_T2_SRCC_15 L28 HR\n15 IO_L15P_T2_DQS_15 M29 HR\n15 IO_L15N_T2_DQS_ADV_B_15 M30 HR\n15 IO_L16P_T2_A28_15 N27 HR\n15 IO_L16N_T2_A27_15 M27 HR\n15 IO_L17P_T2_A26_15 N29 HR\n15 IO_L17N_T2_A25_15 N30 HR\n15 IO_L18P_T2_A24_15 N25 HR\n15 IO_L18N_T2_A23_15 N26 HR\n15 IO_L19P_T3_A22_15 N19 HR\n15 IO_L19N_T3_A21_VREF_15 N20 HR\n15 IO_L20P_T3_A20_15 N21 HR\n15 IO_L20N_T3_A19_15 N22 HR\n15 IO_L21P_T3_DQS_15 P23 HR\n15 IO_L21N_T3_DQS_A18_15 N24 HR\n15 IO_L22P_T3_A17_15 P21 HR\n15 IO_L22N_T3_A16_15 P22 HR\n15 IO_L23P_T3_FOE_B_15 M24 HR\n15 IO_L23N_T3_FWE_B_15 M25 HR\n15 IO_L24P_T3_RS1_15 M22 HR\n15 IO_L24N_T3_RS0_15 M23 HR\n15 IO_25_15 P19 HR\n52BQ7KSeriesBank Pinname Pin I/OType\n16 IO_0_16 F23 HR\n16 IO_L1P_T0_16 B23 HR\n16 IO_L1N_T0_16 A23 HR\n16 IO_L2P_T0_16 E23 HR\n16 IO_L2N_T0_16 D23 HR\n16 IO_L3P_T0_DQS_16 F25 HR\n16 IO_L3N_T0_DQS_16 E25 HR\n16 IO_L4P_T0_16 E24 HR\n16 IO_L4N_T0_16 D24 HR\n16 IO_L5P_T0_16 F26 HR\n16 IO_L5N_T0_16 E26 HR\n16 IO_L6P_T0_16 G23 HR\n16 IO_L6N_T0_VREF_16 G24 HR\n16 IO_L7P_T1_16 B27 HR\n16 IO_L7N_T1_16 A27 HR\n16 IO_L8P_T1_16 C24 HR\n16 IO_L8N_T1_16 B24 HR\n16 IO_L9P_T1_DQS_16 B28 HR\n16 IO_L9N_T1_DQS_16 A28 HR\n16 IO_L10P_T1_16 A25 HR\n16 IO_L10N_T1_16 A26 HR\n16 IO_L11P_T1_SRCC_16 D26 HR\n16 IO_L11N_T1_SRCC_16 C26 HR\n16 IO_L12P_T1_MRCC_16 C25 HR\n16 IO_L12N_T1_MRCC_16 B25 HR\n16 IO_L13P_T2_MRCC_16 D27 HR\n16 IO_L13N_T2_MRCC_16 C27 HR\n16 IO_L14P_T2_SRCC_16 E28 HR\n16 IO_L14N_T2_SRCC_16 D28 HR\n16 IO_L15P_T2_DQS_16 C29 HR\n16 IO_L15N_T2_DQS_16 B29 HR\n16 IO_L16P_T2_16 D29 HR\n16 IO_L16N_T2_16 C30 HR\n16 IO_L17P_T2_16 B30 HR\n16 IO_L17N_T2_16 A30 HR\n16 IO_L18P_T2_16 E29 HR\n16 IO_L18N_T2_16 E30 HR\n16 IO_L19P_T3_16 H24 HR\n16 IO_L19N_T3_VREF_16 H25 HR\n16 IO_L20P_T3_16 G28 HR\n53BQ7KSeriesBank Pinname Pin I/OType\n16 IO_L20N_T3_16 F28 HR\n16 IO_L21P_T3_DQS_16 G27 HR\n16 IO_L21N_T3_DQS_16 F27 HR\n16 IO_L22P_T3_16 G29 HR\n16 IO_L22N_T3_16 F30 HR\n16 IO_L23P_T3_16 H26 HR\n16 IO_L23N_T3_16 H27 HR\n16 IO_L24P_T3_16 H30 HR\n16 IO_L24N_T3_16 G30 HR\n16 IO_25_16 G25 HR\n17 IO_0_17 G19 HR\n17 IO_L1P_T0_17 K18 HR\n17 IO_L1N_T0_17 J18 HR\n17 IO_L2P_T0_17 H20 HR\n17 IO_L2N_T0_17 G20 HR\n17 IO_L3P_T0_DQS_17 J17 HR\n17 IO_L3N_T0_DQS_17 H17 HR\n17 IO_L4P_T0_17 J19 HR\n17 IO_L4N_T0_17 H19 HR\n17 IO_L5P_T0_17 L17 HR\n17 IO_L5N_T0_17 L18 HR\n17 IO_L6P_T0_17 K19 HR\n17 IO_L6N_T0_VREF_17 K20 HR\n17 IO_L7P_T1_17 H21 HR\n17 IO_L7N_T1_17 H22 HR\n17 IO_L8P_T1_17 D21 HR\n17 IO_L8N_T1_17 C21 HR\n17 IO_L9P_T1_DQS_17 G22 HR\n17 IO_L9N_T1_DQS_17 F22 HR\n17 IO_L10P_T1_17 D22 HR\n17 IO_L10N_T1_17 C22 HR\n17 IO_L11P_T1_SRCC_17 F21 HR\n17 IO_L11N_T1_SRCC_17 E21 HR\n17 IO_L12P_T1_MRCC_17 F20 HR\n17 IO_L12N_T1_MRCC_17 E20 HR\n17 IO_L13P_T2_MRCC_17 D17 HR\n17 IO_L13N_T2_MRCC_17 D18 HR\n17 IO_L14P_T2_SRCC_17 E19 HR\n17 IO_L14N_T2_SRCC_17 D19 HR\n17 IO_L15P_T2_DQS_17 D16 HR\n54BQ7KSeriesBank Pinname Pin I/OType\n17 IO_L15N_T2_DQS_17 C16 HR\n17 IO_L16P_T2_17 G18 HR\n17 IO_L16N_T2_17 F18 HR\n17 IO_L17P_T2_17 C17 HR\n17 IO_L17N_T2_17 B17 HR\n17 IO_L18P_T2_17 G17 HR\n17 IO_L18N_T2_17 F17 HR\n17 IO_L19P_T3_17 C20 HR\n17 IO_L19N_T3_VREF_17 B20 HR\n17 IO_L20P_T3_17 A16 HR\n17 IO_L20N_T3_17 A17 HR\n17 IO_L21P_T3_DQS_17 A20 HR\n17 IO_L21N_T3_DQS_17 A21 HR\n17 IO_L22P_T3_17 B18 HR\n17 IO_L22N_T3_17 A18 HR\n17 IO_L23P_T3_17 B22 HR\n17 IO_L23N_T3_17 A22 HR\n17 IO_L24P_T3_17 C19 HR\n17 IO_L24N_T3_17 B19 HR\n17 IO_25_17 E18 HR\n18 IO_0_18 G12 HR\n18 IO_L1P_T0_18 L16 HR\n18 IO_L1N_T0_18 K16 HR\n18 IO_L2P_T0_18 L15 HR\n18 IO_L2N_T0_18 K15 HR\n18 IO_L3P_T0_DQS_18 L12 HR\n18 IO_L3N_T0_DQS_18 L13 HR\n18 IO_L4P_T0_18 K13 HR\n18 IO_L4N_T0_18 J13 HR\n18 IO_L5P_T0_18 K14 HR\n18 IO_L5N_T0_18 J14 HR\n18 IO_L6P_T0_18 L11 HR\n18 IO_L6N_T0_VREF_18 K11 HR\n18 IO_L7P_T1_18 H15 HR\n18 IO_L7N_T1_18 G15 HR\n18 IO_L8P_T1_18 J11 HR\n18 IO_L8N_T1_18 J12 HR\n18 IO_L9P_T1_DQS_18 J16 HR\n18 IO_L9N_T1_DQS_18 H16 HR\n18 IO_L10P_T1_18 H11 HR\n55BQ7KSeriesBank Pinname Pin I/OType\n18 IO_L10N_T1_18 H12 HR\n18 IO_L11P_T1_SRCC_18 H14 HR\n18 IO_L11N_T1_SRCC_18 G14 HR\n18 IO_L12P_T1_MRCC_18 G13 HR\n18 IO_L12N_T1_MRCC_18 F13 HR\n18 IO_L13P_T2_MRCC_18 D12 HR\n18 IO_L13N_T2_MRCC_18 D13 HR\n18 IO_L14P_T2_SRCC_18 F12 HR\n18 IO_L14N_T2_SRCC_18 E13 HR\n18 IO_L15P_T2_DQS_18 C12 HR\n18 IO_L15N_T2_DQS_18 B12 HR\n18 IO_L16P_T2_18 F11 HR\n18 IO_L16N_T2_18 E11 HR\n18 IO_L17P_T2_18 A11 HR\n18 IO_L17N_T2_18 A12 HR\n18 IO_L18P_T2_18 D11 HR\n18 IO_L18N_T2_18 C11 HR\n18 IO_L19P_T3_18 F15 HR\n18 IO_L19N_T3_VREF_18 E16 HR\n18 IO_L20P_T3_18 E14 HR\n18 IO_L20N_T3_18 E15 HR\n18 IO_L21P_T3_DQS_18 D14 HR\n18 IO_L21N_T3_DQS_18 C14 HR\n18 IO_L22P_T3_18 B13 HR\n18 IO_L22N_T3_18 A13 HR\n18 IO_L23P_T3_18 C15 HR\n18 IO_L23N_T3_18 B15 HR\n18 IO_L24P_T3_18 B14 HR\n18 IO_L24N_T3_18 A15 HR\n18 IO_25_18 F16 HR\n32 IO_0_VRN_32 Y14 HP\n32 IO_L1P_T0_32 AK16 HP\n32 IO_L1N_T0_32 AK15 HP\n32 IO_L2P_T0_32 AG15 HP\n32 IO_L2N_T0_32 AH15 HP\n32 IO_L3P_T0_DQS_32 AH16 HP\n32 IO_L3N_T0_DQS_32 AJ16 HP\n32 IO_L4P_T0_32 AF15 HP\n32 IO_L4N_T0_32 AG14 HP\n32 IO_L5P_T0_32 AH17 HP\n56BQ7KSeriesBank Pinname Pin I/OType\n32 IO_L5N_T0_32 AJ17 HP\n32 IO_L6P_T0_32 AE16 HP\n32 IO_L6N_T0_VREF_32 AF16 HP\n32 IO_L7P_T1_32 AJ19 HP\n32 IO_L7N_T1_32 AK19 HP\n32 IO_L8P_T1_32 AG19 HP\n32 IO_L8N_T1_32 AH19 HP\n32 IO_L9P_T1_DQS_32 AJ18 HP\n32 IO_L9N_T1_DQS_32 AK18 HP\n32 IO_L10P_T1_32 AD19 HP\n32 IO_L10N_T1_32 AE19 HP\n32 IO_L11P_T1_SRCC_32 AF18 HP\n32 IO_L11N_T1_SRCC_32 AG18 HP\n32 IO_L12P_T1_MRCC_32 AF17 HP\n32 IO_L12N_T1_MRCC_32 AG17 HP\n32 IO_L13P_T2_MRCC_32 AD18 HP\n32 IO_L13N_T2_MRCC_32 AE18 HP\n32 IO_L14P_T2_SRCC_32 AD17 HP\n32 IO_L14N_T2_SRCC_32 AD16 HP\n32 IO_L15P_T2_DQS_32 Y19 HP\n32 IO_L15N_T2_DQS_32 Y18 HP\n32 IO_L16P_T2_32 AA18 HP\n32 IO_L16N_T2_32 AB18 HP\n32 IO_L17P_T2_32 AB19 HP\n32 IO_L17N_T2_32 AC19 HP\n32 IO_L18P_T2_32 AB17 HP\n32 IO_L18N_T2_32 AC17 HP\n32 IO_L19P_T3_32 AE15 HP\n32 IO_L19N_T3_VREF_32 AE14 HP\n32 IO_L20P_T3_32 AA15 HP\n32 IO_L20N_T3_32 AB15 HP\n32 IO_L21P_T3_DQS_32 AC16 HP\n32 IO_L21N_T3_DQS_32 AC15 HP\n32 IO_L22P_T3_32 AC14 HP\n32 IO_L22N_T3_32 AD14 HP\n32 IO_L23P_T3_32 AA17 HP\n32 IO_L23N_T3_32 AA16 HP\n32 IO_L24P_T3_32 Y16 HP\n32 IO_L24N_T3_32 Y15 HP\n32 IO_25_VRP_32 AB14 HP\n57BQ7KSeriesBank Pinname Pin I/OType\n33 IO_0_VRN_33 Y13 HP\n33 IO_L1P_T0_33 AA12 HP\n33 IO_L1N_T0_33 AB12 HP\n33 IO_L2P_T0_33 AA8 HP\n33 IO_L2N_T0_33 AB8 HP\n33 IO_L3P_T0_DQS_33 AB9 HP\n33 IO_L3N_T0_DQS_33 AC9 HP\n33 IO_L4P_T0_33 Y11 HP\n33 IO_L4N_T0_33 Y10 HP\n33 IO_L5P_T0_33 AA11 HP\n33 IO_L5N_T0_33 AA10 HP\n33 IO_L6P_T0_33 AA13 HP\n33 IO_L6N_T0_VREF_33 AB13 HP\n33 IO_L7P_T1_33 AB10 HP\n33 IO_L7N_T1_33 AC10 HP\n33 IO_L8P_T1_33 AD8 HP\n33 IO_L8N_T1_33 AE8 HP\n33 IO_L9P_T1_DQS_33 AC12 HP\n33 IO_L9N_T1_DQS_33 AC11 HP\n33 IO_L10P_T1_33 AD9 HP\n33 IO_L10N_T1_33 AE9 HP\n33 IO_L11P_T1_SRCC_33 AE11 HP\n33 IO_L11N_T1_SRCC_33 AF11 HP\n33 IO_L12P_T1_MRCC_33 AD12 HP\n33 IO_L12N_T1_MRCC_33 AD11 HP\n33 IO_L13P_T2_MRCC_33 AG10 HP\n33 IO_L13N_T2_MRCC_33 AH10 HP\n33 IO_L14P_T2_SRCC_33 AE10 HP\n33 IO_L14N_T2_SRCC_33 AF10 HP\n33 IO_L15P_T2_DQS_33 AJ9 HP\n33 IO_L15N_T2_DQS_33 AK9 HP\n33 IO_L16P_T2_33 AG9 HP\n33 IO_L16N_T2_33 AH9 HP\n33 IO_L17P_T2_33 AK11 HP\n33 IO_L17N_T2_33 AK10 HP\n33 IO_L18P_T2_33 AH11 HP\n33 IO_L18N_T2_33 AJ11 HP\n33 IO_L19P_T3_33 AE13 HP\n33 IO_L19N_T3_VREF_33 AF13 HP\n33 IO_L20P_T3_33 AK14 HP\n58BQ7KSeriesBank Pinname Pin I/OType\n33 IO_L20N_T3_33 AK13 HP\n33 IO_L21P_T3_DQS_33 AH14 HP\n33 IO_L21N_T3_DQS_33 AJ14 HP\n33 IO_L22P_T3_33 AJ13 HP\n33 IO_L22N_T3_33 AJ12 HP\n33 IO_L23P_T3_33 AF12 HP\n33 IO_L23N_T3_33 AG12 HP\n33 IO_L24P_T3_33 AG13 HP\n33 IO_L24N_T3_33 AH12 HP\n33 IO_25_VRP_33 AD13 HP\n34 IO_0_VRN_34 AC6 HP\n34 IO_L1P_T0_34 AD4 HP\n34 IO_L1N_T0_34 AD3 HP\n34 IO_L2P_T0_34 AC2 HP\n34 IO_L2N_T0_34 AC1 HP\n34 IO_L3P_T0_DQS_34 AD2 HP\n34 IO_L3N_T0_DQS_34 AD1 HP\n34 IO_L4P_T0_34 AC5 HP\n34 IO_L4N_T0_34 AC4 HP\n34 IO_L5P_T0_34 AD6 HP\n34 IO_L5N_T0_34 AE6 HP\n34 IO_L6P_T0_34 AC7 HP\n34 IO_L6N_T0_VREF_34 AD7 HP\n34 IO_L7P_T1_34 AF3 HP\n34 IO_L7N_T1_34 AF2 HP\n34 IO_L8P_T1_34 AE1 HP\n34 IO_L8N_T1_34 AF1 HP\n34 IO_L9P_T1_DQS_34 AG4 HP\n34 IO_L9N_T1_DQS_34 AG3 HP\n34 IO_L10P_T1_34 AE4 HP\n34 IO_L10N_T1_34 AE3 HP\n34 IO_L11P_T1_SRCC_34 AE5 HP\n34 IO_L11N_T1_SRCC_34 AF5 HP\n34 IO_L12P_T1_MRCC_34 AF6 HP\n34 IO_L12N_T1_MRCC_34 AG5 HP\n34 IO_L13P_T2_MRCC_34 AH4 HP\n34 IO_L13N_T2_MRCC_34 AJ4 HP\n34 IO_L14P_T2_SRCC_34 AH6 HP\n34 IO_L14N_T2_SRCC_34 AH5 HP\n34 IO_L15P_T2_DQS_34 AG2 HP\n59BQ7KSeriesBank Pinname Pin I/OType\n34 IO_L15N_T2_DQS_34 AH1 HP\n34 IO_L16P_T2_34 AH2 HP\n34 IO_L16N_T2_34 AJ2 HP\n34 IO_L17P_T2_34 AJ1 HP\n34 IO_L17N_T2_34 AK1 HP\n34 IO_L18P_T2_34 AJ3 HP\n34 IO_L18N_T2_34 AK3 HP\n34 IO_L19P_T3_34 AF8 HP\n34 IO_L19N_T3_VREF_34 AG8 HP\n34 IO_L20P_T3_34 AF7 HP\n34 IO_L20N_T3_34 AG7 HP\n34 IO_L21P_T3_DQS_34 AH7 HP\n34 IO_L21N_T3_DQS_34 AJ7 HP\n34 IO_L22P_T3_34 AJ6 HP\n34 IO_L22N_T3_34 AK6 HP\n34 IO_L23P_T3_34 AJ8 HP\n34 IO_L23N_T3_34 AK8 HP\n34 IO_L24P_T3_34 AK5 HP\n34 IO_L24N_T3_34 AK4 HP\n34 IO_25_VRP_34 AB7 HP\n115 MGTXTXP3_115 T2 GTX\n115 MGTXRXP3_115 V6 GTX\n115 MGTXTXN3_115 T1 GTX\n115 MGTXRXN3_115 V5 GTX\n115 MGTXTXP2_115 U4 GTX\n115 MGTXRXP2_115 W4 GTX\n115 MGTXTXN2_115 U3 GTX\n115 MGTREFCLK0P_115 R8 GTX\n115 MGTXRXN2_115 W3 GTX\n115 MGTAVTTRCAL_115 W7 GTX\n115 MGTREFCLK0N_115 R7 GTX\n115 MGTRREF_115 W8 GTX\n115 MGTREFCLK1N_115 U7 GTX\n115 MGTREFCLK1P_115 U8 GTX\n115 MGTXTXP1_115 V2 GTX\n115 MGTXRXP1_115 Y6 GTX\n115 MGTXTXN1_115 V1 GTX\n115 MGTXRXN1_115 Y5 GTX\n115 MGTXTXP0_115 Y2 GTX\n115 MGTXRXP0_115 AA4 GTX\n60BQ7KSeriesBank Pinname Pin I/OType\n115 MGTXTXN0_115 Y1 GTX\n115 MGTXRXN0_115 AA3 GTX\n116 MGTXTXP3_116 L4 GTX\n116 MGTXRXP3_116 M6 GTX\n116 MGTXTXN3_116 L3 GTX\n116 MGTXRXN3_116 M5 GTX\n116 MGTXTXP2_116 M2 GTX\n116 MGTXRXP2_116 P6 GTX\n116 MGTXTXN2_116 M1 GTX\n116 MGTREFCLK0P_116 L8 GTX\n116 MGTXRXN2_116 P5 GTX\n116 MGTREFCLK0N_116 L7 GTX\n116 MGTREFCLK1N_116 N7 GTX\n116 MGTREFCLK1P_116 N8 GTX\n116 MGTXTXP1_116 N4 GTX\n116 MGTXRXP1_116 R4 GTX\n116 MGTXTXN1_116 N3 GTX\n116 MGTXRXN1_116 R3 GTX\n116 MGTXTXP0_116 P2 GTX\n116 MGTXRXP0_116 T6 GTX\n116 MGTXTXN0_116 P1 GTX\n116 MGTXRXN0_116 T5 GTX\n117 MGTXTXP3_117 F2 GTX\n117 MGTXRXP3_117 F6 GTX\n117 MGTXTXN3_117 F1 GTX\n117 MGTXRXN3_117 F5 GTX\n117 MGTXTXP2_117 H2 GTX\n117 MGTXRXP2_117 G4 GTX\n117 MGTXTXN2_117 H1 GTX\n117 MGTREFCLK0P_117 G8 GTX\n117 MGTXRXN2_117 G3 GTX\n117 MGTREFCLK0N_117 G7 GTX\n117 MGTREFCLK1N_117 J7 GTX\n117 MGTREFCLK1P_117 J8 GTX\n117 MGTXTXP1_117 J4 GTX\n117 MGTXRXP1_117 H6 GTX\n117 MGTXTXN1_117 J3 GTX\n117 MGTXRXN1_117 H5 GTX\n117 MGTXTXP0_117 K2 GTX\n117 MGTXRXP0_117 K6 GTX\n61BQ7KSeriesBank Pinname Pin I/OType\n117 MGTXTXN0_117 K1 GTX\n117 MGTXRXN0_117 K5 GTX\n118 MGTXTXP3_118 A4 GTX\n118 MGTXRXP3_118 A8 GTX\n118 MGTXTXN3_118 A3 GTX\n118 MGTXRXN3_118 A7 GTX\n118 MGTXTXP2_118 B2 GTX\n118 MGTXRXP2_118 B6 GTX\n118 MGTXTXN2_118 B1 GTX\n118 MGTREFCLK0P_118 C8 GTX\n118 MGTXRXN2_118 B5 GTX\n118 MGTREFCLK0N_118 C7 GTX\n118 MGTREFCLK1N_118 E7 GTX\n118 MGTREFCLK1P_118 E8 GTX\n118 MGTXTXP1_118 C4 GTX\n118 MGTXRXP1_118 D6 GTX\n118 MGTXTXN1_118 C3 GTX\n118 MGTXRXN1_118 D5 GTX\n118 MGTXTXP0_118 D2 GTX\n118 MGTXRXP0_118 E4 GTX\n118 MGTXTXN0_118 D1 GTX\n118 MGTXRXN0_118 E3 GTX\nNA MGTAVCC B7 NA\nNA MGTAVCC D7 NA\nNA MGTAVCC F7 NA\nNA MGTAVCC H7 NA\nNA MGTAVCC K7 NA\nNA MGTAVCC M7 NA\nNA MGTAVCC P7 NA\nNA MGTVCCAUX T7 NA\nNA MGTVCCAUX V7 NA\nNA MGTAVTT B3 NA\nNA MGTAVTT C5 NA\nNA MGTAVTT D3 NA\nNA MGTAVTT E5 NA\nNA MGTAVTT F3 NA\nNA MGTAVTT G5 NA\nNA MGTAVTT H3 NA\nNA MGTAVTT J5 NA\nNA MGTAVTT K3 NA\n62BQ7KSeriesBank Pinname Pin I/OType\nNA MGTAVTT L5 NA\nNA MGTAVTT M3 NA\nNA MGTAVTT N5 NA\nNA MGTAVTT P3 NA\nNA MGTAVTT R5 NA\nNA MGTAVTT T3 NA\nNA MGTAVTT U5 NA\nNA MGTAVTT V3 NA\nNA MGTAVTT W5 NA\nNA VCCBRAM N16 NA\nNA VCCBRAM R16 NA\nNA VCCBRAM U16 NA\nNA VCCBRAM W16 NA\nNA GND A1 NA\nNA GND A14 NA\nNA GND A2 NA\nNA GND A24 NA\nNA GND A5 NA\nNA GND A6 NA\nNA GND A9 NA\nNA GND AA1 NA\nNA GND AA14 NA\nNA GND AA2 NA\nNA GND AA24 NA\nNA GND AA5 NA\nNA GND AA6 NA\nNA GND AA7 NA\nNA GND AB11 NA\nNA GND AB21 NA\nNA GND AB3 NA\nNA GND AB4 NA\nNA GND AC18 NA\nNA GND AC28 NA\nNA GND AC8 NA\nNA GND AD15 NA\nNA GND AD25 NA\nNA GND AD5 NA\nNA GND AE12 NA\nNA GND AE2 NA\nNA GND AE22 NA\n63BQ7KSeriesBank Pinname Pin I/OType\nNA GND AF19 NA\nNA GND AF29 NA\nNA GND AF9 NA\nNA GND AG16 NA\nNA GND AG26 NA\nNA GND AG6 NA\nNA GND AH13 NA\nNA GND AH23 NA\nNA GND AH3 NA\nNA GND AJ10 NA\nNA GND AJ20 NA\nNA GND AJ30 NA\nNA GND AK17 NA\nNA GND AK27 NA\nNA GND AK7 NA\nNA GND B11 NA\nNA GND B21 NA\nNA GND B4 NA\nNA GND B8 NA\nNA GND B9 NA\nNA GND C1 NA\nNA GND C18 NA\nNA GND C2 NA\nNA GND C28 NA\nNA GND C6 NA\nNA GND C9 NA\nNA GND D15 NA\nNA GND D25 NA\nNA GND D4 NA\nNA GND D8 NA\nNA GND D9 NA\nNA GND E1 NA\nNA GND E12 NA\nNA GND E2 NA\nNA GND E22 NA\nNA GND E6 NA\nNA GND E9 NA\nNA GND F19 NA\nNA GND F29 NA\nNA GND F4 NA\n64BQ7KSeriesBank Pinname Pin I/OType\nNA GND F8 NA\nNA GND F9 NA\nNA GND G1 NA\nNA GND G16 NA\nNA GND G2 NA\nNA GND G26 NA\nNA GND G6 NA\nNA GND G9 NA\nNA GND H13 NA\nNA GND H23 NA\nNA GND H4 NA\nNA GND H8 NA\nNA GND H9 NA\nNA GND J1 NA\nNA GND J10 NA\nNA GND J2 NA\nNA GND J20 NA\nNA GND J30 NA\nNA GND J6 NA\nNA GND J9 NA\nNA GND K17 NA\nNA GND K27 NA\nNA GND K4 NA\nNA GND K8 NA\nNA GND K9 NA\nNA GND L1 NA\nNA GND L14 NA\nNA GND L2 NA\nNA GND L24 NA\nNA GND L6 NA\nNA GND L9 NA\nNA GND M12 NA\nNA GND M14 NA\nNA GND M16 NA\nNA GND M18 NA\nNA GND M21 NA\nNA GND M4 NA\nNA GND M8 NA\nNA GND M9 NA\nNA GND N1 NA\n65BQ7KSeriesBank Pinname Pin I/OType\nNA GND N11 NA\nNA GND N13 NA\nNA GND N15 NA\nNA GND N17 NA\nNA GND N2 NA\nNA GND N28 NA\nNA GND N6 NA\nNA GND N9 NA\nNA GND P10 NA\nNA GND P12 NA\nNA GND P16 NA\nNA GND P18 NA\nNA GND P25 NA\nNA GND P4 NA\nNA GND P8 NA\nNA GND P9 NA\nNA GND R1 NA\nNA GND R11 NA\nNA GND R13 NA\nNA GND R17 NA\nNA GND R2 NA\nNA GND R22 NA\nNA GND R6 NA\nNA GND R9 NA\nNA GND T10 NA\nNA GND T12 NA\nNA GND T16 NA\nNA GND T18 NA\nNA GND T19 NA\nNA GND T29 NA\nNA GND T4 NA\nNA GND T8 NA\nNA GND U1 NA\nNA GND U11 NA\nNA GND U13 NA\nNA GND U17 NA\nNA GND U2 NA\nNA GND U26 NA\nNA GND U6 NA\nNA GND U9 NA\n66BQ7KSeriesBank Pinname Pin I/OType\nNA GND V10 NA\nNA GND V12 NA\nNA GND V14 NA\nNA GND V16 NA\nNA GND V18 NA\nNA GND V23 NA\nNA GND V4 NA\nNA GND V8 NA\nNA GND V9 NA\nNA GND W1 NA\nNA GND W11 NA\nNA GND W13 NA\nNA GND W15 NA\nNA GND W17 NA\nNA GND W2 NA\nNA GND W20 NA\nNA GND W30 NA\nNA GND W6 NA\nNA GND W9 NA\nNA GND Y17 NA\nNA GND Y27 NA\nNA GND Y3 NA\nNA GND Y4 NA\nNA GND Y7 NA\nNA GND Y8 NA\nNA GND Y9 NA\nNA VCCINT M11 NA\nNA VCCINT M13 NA\nNA VCCINT M15 NA\nNA VCCINT M17 NA\nNA VCCINT N10 NA\nNA VCCINT N12 NA\nNA VCCINT N14 NA\nNA VCCINT N18 NA\nNA VCCINT P11 NA\nNA VCCINT P17 NA\nNA VCCINT R10 NA\nNA VCCINT R12 NA\nNA VCCINT R18 NA\nNA VCCINT T11 NA\n67BQ7KSeriesBank Pinname Pin I/OType\nNA VCCINT T17 NA\nNA VCCINT U10 NA\nNA VCCINT U12 NA\nNA VCCINT U18 NA\nNA VCCINT V17 NA\nNA VCCINT W18 NA\nNA VCCAUX P13 NA\nNA VCCAUX T13 NA\nNA VCCAUX V13 NA\nNA VCCAUX V15 NA\nNA VCCAUX W14 NA\nNA VCCAUX_IO_G0 W12 NA\nNA VCCAUX_IO_G0 V11 NA\nNA VCCAUX_IO_G0 W10 NA\n32 VCCO_32 AA19 NA\n32 VCCO_32 AB16 NA\n32 VCCO_32 AE17 NA\n32 VCCO_32 AF14 NA\n32 VCCO_32 AH18 NA\n32 VCCO_32 AJ15 NA\n33 VCCO_33 AA9 NA\n33 VCCO_33 AC13 NA\n33 VCCO_33 AD10 NA\n33 VCCO_33 AG11 NA\n33 VCCO_33 AK12 NA\n33 VCCO_33 Y12 NA\n34 VCCO_34 AC3 NA\n34 VCCO_34 AE7 NA\n34 VCCO_34 AF4 NA\n34 VCCO_34 AG1 NA\n34 VCCO_34 AH8 NA\n34 VCCO_34 AJ5 NA\n34 VCCO_34 AK2 NA\n12 VCCO_12 AC23 NA\n12 VCCO_12 AD20 NA\n12 VCCO_12 AF24 NA\n12 VCCO_12 AG21 NA\n12 VCCO_12 AK22 NA\n12 VCCO_12 Y22 NA\n13 VCCO_13 AA29 NA\n68BQ7KSeriesBank Pinname Pin I/OType\n13 VCCO_13 AB26 NA\n13 VCCO_13 AD30 NA\n13 VCCO_13 AE27 NA\n13 VCCO_13 AH28 NA\n13 VCCO_13 AJ25 NA\n14 VCCO_14 P30 NA\n14 VCCO_14 R27 NA\n14 VCCO_14 T24 NA\n14 VCCO_14 U21 NA\n14 VCCO_14 V28 NA\n14 VCCO_14 W25 NA\n15 VCCO_15 J25 NA\n15 VCCO_15 K22 NA\n15 VCCO_15 L29 NA\n15 VCCO_15 M26 NA\n15 VCCO_15 N23 NA\n15 VCCO_15 P20 NA\n16 VCCO_16 A29 NA\n16 VCCO_16 B26 NA\n16 VCCO_16 C23 NA\n16 VCCO_16 D30 NA\n16 VCCO_16 E27 NA\n16 VCCO_16 F24 NA\n16 VCCO_16 H28 NA\n17 VCCO_17 A19 NA\n17 VCCO_17 B16 NA\n17 VCCO_17 D20 NA\n17 VCCO_17 E17 NA\n17 VCCO_17 G21 NA\n17 VCCO_17 H18 NA\n17 VCCO_17 L19 NA\n18 VCCO_18 C13 NA\n18 VCCO_18 D10 NA\n18 VCCO_18 F14 NA\n18 VCCO_18 G11 NA\n18 VCCO_18 J15 NA\n18 VCCO_18 K12 NA\n0 VCCO_0 AB6 NA\n0 VCCO_0 T9 NA\n69BQ7KSeriesTable2BQ7K410TBG900-PBGA900Pinout\nBank Pinname Pin I/OType\n0 DXN_0 U14 CONFIG\n0 VCCADC_0 P15 CONFIG\n0 GNDADC_0 P14 CONFIG\n0 DXP_0 U15 CONFIG\n0 VREFN_0 R14 CONFIG\n0 VREFP_0 T15 CONFIG\n0 VP_0 R15 CONFIG\n0 VN_0 T14 CONFIG\n0 VCCBATT_0 C10 CONFIG\n0 CCLK_0 B10 CONFIG\n0 TCK_0 E10 CONFIG\n0 TMS_0 F10 CONFIG\n0 TDO_0 G10 CONFIG\n0 TDI_0 H10 CONFIG\n0 INIT_B_0 A10 CONFIG\n0 PROGRAM_B_0 K10 CONFIG\n0 CFGBVS_0 L10 CONFIG\n0 DONE_0 M10 CONFIG\n0 M2_0 AB1 CONFIG\n0 M0_0 AB5 CONFIG\n0 M1_0 AB2 CONFIG\n12 IO_0_12 Y20 HR\n12 IO_L1P_T0_12 Y23 HR\n12 IO_L1N_T0_12 Y24 HR\n12 IO_L2P_T0_12 Y21 HR\n12 IO_L2N_T0_12 AA21 HR\n12 IO_L3P_T0_DQS_12 AB22 HR\n12 IO_L3N_T0_DQS_12 AB23 HR\n12 IO_L4P_T0_12 AA22 HR\n12 IO_L4N_T0_12 AA23 HR\n12 IO_L5P_T0_12 AC20 HR\n12 IO_L5N_T0_12 AC21 HR\n12 IO_L6P_T0_12 AA20 HR\n12 IO_L6N_T0_VREF_12 AB20 HR\n12 IO_L7P_T1_12 AB24 HR\n12 IO_L7N_T1_12 AC25 HR\n12 IO_L8P_T1_12 AC22 HR\n12 IO_L8N_T1_12 AD22 HR\n12 IO_L9P_T1_DQS_12 AC24 HR\n70BQ7KSeriesBank Pinname Pin I/OType\n12 IO_L9N_T1_DQS_12 AD24 HR\n12 IO_L10P_T1_12 AD21 HR\n12 IO_L10N_T1_12 AE21 HR\n12 IO_L11P_T1_SRCC_12 AE23 HR\n12 IO_L11N_T1_SRCC_12 AF23 HR\n12 IO_L12P_T1_MRCC_12 AD23 HR\n12 IO_L12N_T1_MRCC_12 AE24 HR\n12 IO_L13P_T2_MRCC_12 AF22 HR\n12 IO_L13N_T2_MRCC_12 AG23 HR\n12 IO_L14P_T2_SRCC_12 AG24 HR\n12 IO_L14N_T2_SRCC_12 AH24 HR\n12 IO_L15P_T2_DQS_12 AJ24 HR\n12 IO_L15N_T2_DQS_12 AK25 HR\n12 IO_L16P_T2_12 AE25 HR\n12 IO_L16N_T2_12 AF25 HR\n12 IO_L17P_T2_12 AK23 HR\n12 IO_L17N_T2_12 AK24 HR\n12 IO_L18P_T2_12 AG25 HR\n12 IO_L18N_T2_12 AH25 HR\n12 IO_L19P_T3_12 AF20 HR\n12 IO_L19N_T3_VREF_12 AF21 HR\n12 IO_L20P_T3_12 AG22 HR\n12 IO_L20N_T3_12 AH22 HR\n12 IO_L21P_T3_DQS_12 AJ22 HR\n12 IO_L21N_T3_DQS_12 AJ23 HR\n12 IO_L22P_T3_12 AG20 HR\n12 IO_L22N_T3_12 AH20 HR\n12 IO_L23P_T3_12 AH21 HR\n12 IO_L23N_T3_12 AJ21 HR\n12 IO_L24P_T3_12 AK20 HR\n12 IO_L24N_T3_12 AK21 HR\n12 IO_25_12 AE20 HR\n13 IO_0_13 Y25 HR\n13 IO_L1P_T0_13 Y26 HR\n13 IO_L1N_T0_13 AA26 HR\n13 IO_L2P_T0_13 W27 HR\n13 IO_L2N_T0_13 W28 HR\n13 IO_L3P_T0_DQS_13 Y28 HR\n13 IO_L3N_T0_DQS_13 AA28 HR\n13 IO_L4P_T0_13 W29 HR\n71BQ7KSeriesBank Pinname Pin I/OType\n13 IO_L4N_T0_13 Y29 HR\n13 IO_L5P_T0_13 AA27 HR\n13 IO_L5N_T0_13 AB28 HR\n13 IO_L6P_T0_13 AA25 HR\n13 IO_L6N_T0_VREF_13 AB25 HR\n13 IO_L7P_T1_13 AC29 HR\n13 IO_L7N_T1_13 AC30 HR\n13 IO_L8P_T1_13 Y30 HR\n13 IO_L8N_T1_13 AA30 HR\n13 IO_L9P_T1_DQS_13 AD29 HR\n13 IO_L9N_T1_DQS_13 AE29 HR\n13 IO_L10P_T1_13 AB29 HR\n13 IO_L10N_T1_13 AB30 HR\n13 IO_L11P_T1_SRCC_13 AD27 HR\n13 IO_L11N_T1_SRCC_13 AD28 HR\n13 IO_L12P_T1_MRCC_13 AB27 HR\n13 IO_L12N_T1_MRCC_13 AC27 HR\n13 IO_L13P_T2_MRCC_13 AG29 HR\n13 IO_L13N_T2_MRCC_13 AH29 HR\n13 IO_L14P_T2_SRCC_13 AE28 HR\n13 IO_L14N_T2_SRCC_13 AF28 HR\n13 IO_L15P_T2_DQS_13 AK29 HR\n13 IO_L15N_T2_DQS_13 AK30 HR\n13 IO_L16P_T2_13 AE30 HR\n13 IO_L16N_T2_13 AF30 HR\n13 IO_L17P_T2_13 AJ28 HR\n13 IO_L17N_T2_13 AJ29 HR\n13 IO_L18P_T2_13 AG30 HR\n13 IO_L18N_T2_13 AH30 HR\n13 IO_L19P_T3_13 AC26 HR\n13 IO_L19N_T3_VREF_13 AD26 HR\n13 IO_L20P_T3_13 AJ27 HR\n13 IO_L20N_T3_13 AK28 HR\n13 IO_L21P_T3_DQS_13 AG27 HR\n13 IO_L21N_T3_DQS_13 AG28 HR\n13 IO_L22P_T3_13 AH26 HR\n13 IO_L22N_T3_13 AH27 HR\n13 IO_L23P_T3_13 AF26 HR\n13 IO_L23N_T3_13 AF27 HR\n13 IO_L24P_T3_13 AJ26 HR\n72BQ7KSeriesBank Pinname Pin I/OType\n13 IO_L24N_T3_13 AK26 HR\n13 IO_25_13 AE26 HR\n14 IO_0_14 R19 HR\n14 IO_L1P_T0_D00_MOSI_14 P24 HR\n14 IO_L1N_T0_D01_DIN_14 R25 HR\n14 IO_L2P_T0_D02_14 R20 HR\n14 IO_L2N_T0_D03_14 R21 HR\n14 IO_L3P_T0_DQS_PUDC_B_14 R23 HR\n14 IO_L3N_T0_DQS_EMCCLK_14 R24 HR\n14 IO_L4P_T0_D04_14 T20 HR\n14 IO_L4N_T0_D05_14 T21 HR\n14 IO_L5P_T0_D06_14 T22 HR\n14 IO_L5N_T0_D07_14 T23 HR\n14 IO_L6P_T0_FCS_B_14 U19 HR\n14 IO_L6N_T0_D08_VREF_14 U20 HR\n14 IO_L7P_T1_D09_14 P29 HR\n14 IO_L7N_T1_D10_14 R29 HR\n14 IO_L8P_T1_D11_14 P27 HR\n14 IO_L8N_T1_D12_14 P28 HR\n14 IO_L9P_T1_DQS_14 R30 HR\n14 IO_L9N_T1_DQS_D13_14 T30 HR\n14 IO_L10P_T1_D14_14 P26 HR\n14 IO_L10N_T1_D15_14 R26 HR\n14 IO_L11P_T1_SRCC_14 R28 HR\n14 IO_L11N_T1_SRCC_14 T28 HR\n14 IO_L12P_T1_MRCC_14 T26 HR\n14 IO_L12N_T1_MRCC_14 T27 HR\n14 IO_L13P_T2_MRCC_14 U27 HR\n14 IO_L13N_T2_MRCC_14 U28 HR\n14 IO_L14P_T2_SRCC_14 T25 HR\n14 IO_L14N_T2_SRCC_14 U25 HR\n14 IO_L15P_T2_DQS_RDWR_B_14 U29 HR\n14 IO_L15N_T2_DQS_DOUT_CSO_B_14 U30 HR\n14 IO_L16P_T2_CSI_B_14 V26 HR\n14 IO_L16N_T2_A15_D31_14 V27 HR\n14 IO_L17P_T2_A14_D30_14 V29 HR\n14 IO_L17N_T2_A13_D29_14 V30 HR\n14 IO_L18P_T2_A12_D28_14 V25 HR\n14 IO_L18N_T2_A11_D27_14 W26 HR\n14 IO_L19P_T3_A10_D26_14 V19 HR\n73BQ7KSeriesBank Pinname Pin I/OType\n14 IO_L19N_T3_A09_D25_VREF_14 V20 HR\n14 IO_L20P_T3_A08_D24_14 W23 HR\n14 IO_L20N_T3_A07_D23_14 W24 HR\n14 IO_L21P_T3_DQS_14 U22 HR\n14 IO_L21N_T3_DQS_A06_D22_14 U23 HR\n14 IO_L22P_T3_A05_D21_14 V21 HR\n14 IO_L22N_T3_A04_D20_14 V22 HR\n14 IO_L23P_T3_A03_D19_14 U24 HR\n14 IO_L23N_T3_A02_D18_14 V24 HR\n14 IO_L24P_T3_A01_D17_14 W21 HR\n14 IO_L24N_T3_A00_D16_14 W22 HR\n14 IO_25_14 W19 HR\n15 IO_0_15 M19 HR\n15 IO_L1P_T0_AD0P_15 J23 HR\n15 IO_L1N_T0_AD0N_15 J24 HR\n15 IO_L2P_T0_AD8P_15 L22 HR\n15 IO_L2N_T0_AD8N_15 L23 HR\n15 IO_L3P_T0_DQS_AD1P_15 K23 HR\n15 IO_L3N_T0_DQS_AD1N_15 K24 HR\n15 IO_L4P_T0_AD9P_15 L21 HR\n15 IO_L4N_T0_AD9N_15 K21 HR\n15 IO_L5P_T0_AD2P_15 J21 HR\n15 IO_L5N_T0_AD2N_15 J22 HR\n15 IO_L6P_T0_15 M20 HR\n15 IO_L6N_T0_VREF_15 L20 HR\n15 IO_L7P_T1_AD10P_15 J29 HR\n15 IO_L7N_T1_AD10N_15 H29 HR\n15 IO_L8P_T1_AD3P_15 J27 HR\n15 IO_L8N_T1_AD3N_15 J28 HR\n15 IO_L9P_T1_DQS_AD11P_15 L30 HR\n15 IO_L9N_T1_DQS_AD11N_15 K30 HR\n15 IO_L10P_T1_AD4P_15 K26 HR\n15 IO_L10N_T1_AD4N_15 J26 HR\n15 IO_L11P_T1_SRCC_AD12P_15 L26 HR\n15 IO_L11N_T1_SRCC_AD12N_15 L27 HR\n15 IO_L12P_T1_MRCC_AD5P_15 L25 HR\n15 IO_L12N_T1_MRCC_AD5N_15 K25 HR\n15 IO_L13P_T2_MRCC_15 K28 HR\n15 IO_L13N_T2_MRCC_15 K29 HR\n15 IO_L14P_T2_SRCC_15 M28 HR\n74BQ7KSeriesBank Pinname Pin I/OType\n15 IO_L14N_T2_SRCC_15 L28 HR\n15 IO_L15P_T2_DQS_15 M29 HR\n15 IO_L15N_T2_DQS_ADV_B_15 M30 HR\n15 IO_L16P_T2_A28_15 N27 HR\n15 IO_L16N_T2_A27_15 M27 HR\n15 IO_L17P_T2_A26_15 N29 HR\n15 IO_L17N_T2_A25_15 N30 HR\n15 IO_L18P_T2_A24_15 N25 HR\n15 IO_L18N_T2_A23_15 N26 HR\n15 IO_L19P_T3_A22_15 N19 HR\n15 IO_L19N_T3_A21_VREF_15 N20 HR\n15 IO_L20P_T3_A20_15 N21 HR\n15 IO_L20N_T3_A19_15 N22 HR\n15 IO_L21P_T3_DQS_15 P23 HR\n15 IO_L21N_T3_DQS_A18_15 N24 HR\n15 IO_L22P_T3_A17_15 P21 HR\n15 IO_L22N_T3_A16_15 P22 HR\n15 IO_L23P_T3_FOE_B_15 M24 HR\n15 IO_L23N_T3_FWE_B_15 M25 HR\n15 IO_L24P_T3_RS1_15 M22 HR\n15 IO_L24N_T3_RS0_15 M23 HR\n15 IO_25_15 P19 HR\n16 IO_0_16 F23 HR\n16 IO_L1P_T0_16 B23 HR\n16 IO_L1N_T0_16 A23 HR\n16 IO_L2P_T0_16 E23 HR\n16 IO_L2N_T0_16 D23 HR\n16 IO_L3P_T0_DQS_16 F25 HR\n16 IO_L3N_T0_DQS_16 E25 HR\n16 IO_L4P_T0_16 E24 HR\n16 IO_L4N_T0_16 D24 HR\n16 IO_L5P_T0_16 F26 HR\n16 IO_L5N_T0_16 E26 HR\n16 IO_L6P_T0_16 G23 HR\n16 IO_L6N_T0_VREF_16 G24 HR\n16 IO_L7P_T1_16 B27 HR\n16 IO_L7N_T1_16 A27 HR\n16 IO_L8P_T1_16 C24 HR\n16 IO_L8N_T1_16 B24 HR\n16 IO_L9P_T1_DQS_16 B28 HR\n75BQ7KSeriesBank Pinname Pin I/OType\n16 IO_L9N_T1_DQS_16 A28 HR\n16 IO_L10P_T1_16 A25 HR\n16 IO_L10N_T1_16 A26 HR\n16 IO_L11P_T1_SRCC_16 D26 HR\n16 IO_L11N_T1_SRCC_16 C26 HR\n16 IO_L12P_T1_MRCC_16 C25 HR\n16 IO_L12N_T1_MRCC_16 B25 HR\n16 IO_L13P_T2_MRCC_16 D27 HR\n16 IO_L13N_T2_MRCC_16 C27 HR\n16 IO_L14P_T2_SRCC_16 E28 HR\n16 IO_L14N_T2_SRCC_16 D28 HR\n16 IO_L15P_T2_DQS_16 C29 HR\n16 IO_L15N_T2_DQS_16 B29 HR\n16 IO_L16P_T2_16 D29 HR\n16 IO_L16N_T2_16 C30 HR\n16 IO_L17P_T2_16 B30 HR\n16 IO_L17N_T2_16 A30 HR\n16 IO_L18P_T2_16 E29 HR\n16 IO_L18N_T2_16 E30 HR\n16 IO_L19P_T3_16 H24 HR\n16 IO_L19N_T3_VREF_16 H25 HR\n16 IO_L20P_T3_16 G28 HR\n16 IO_L20N_T3_16 F28 HR\n16 IO_L21P_T3_DQS_16 G27 HR\n16 IO_L21N_T3_DQS_16 F27 HR\n16 IO_L22P_T3_16 G29 HR\n16 IO_L22N_T3_16 F30 HR\n16 IO_L23P_T3_16 H26 HR\n16 IO_L23N_T3_16 H27 HR\n16 IO_L24P_T3_16 H30 HR\n16 IO_L24N_T3_16 G30 HR\n16 IO_25_16 G25 HR\n17 IO_0_17 G19 HR\n17 IO_L1P_T0_17 K18 HR\n17 IO_L1N_T0_17 J18 HR\n17 IO_L2P_T0_17 H20 HR\n17 IO_L2N_T0_17 G20 HR\n17 IO_L3P_T0_DQS_17 J17 HR\n17 IO_L3N_T0_DQS_17 H17 HR\n17 IO_L4P_T0_17 J19 HR\n76BQ7KSeriesBank Pinname Pin I/OType\n17 IO_L4N_T0_17 H19 HR\n17 IO_L5P_T0_17 L17 HR\n17 IO_L5N_T0_17 L18 HR\n17 IO_L6P_T0_17 K19 HR\n17 IO_L6N_T0_VREF_17 K20 HR\n17 IO_L7P_T1_17 H21 HR\n17 IO_L7N_T1_17 H22 HR\n17 IO_L8P_T1_17 D21 HR\n17 IO_L8N_T1_17 C21 HR\n17 IO_L9P_T1_DQS_17 G22 HR\n17 IO_L9N_T1_DQS_17 F22 HR\n17 IO_L10P_T1_17 D22 HR\n17 IO_L10N_T1_17 C22 HR\n17 IO_L11P_T1_SRCC_17 F21 HR\n17 IO_L11N_T1_SRCC_17 E21 HR\n17 IO_L12P_T1_MRCC_17 F20 HR\n17 IO_L12N_T1_MRCC_17 E20 HR\n17 IO_L13P_T2_MRCC_17 D17 HR\n17 IO_L13N_T2_MRCC_17 D18 HR\n17 IO_L14P_T2_SRCC_17 E19 HR\n17 IO_L14N_T2_SRCC_17 D19 HR\n17 IO_L15P_T2_DQS_17 D16 HR\n17 IO_L15N_T2_DQS_17 C16 HR\n17 IO_L16P_T2_17 G18 HR\n17 IO_L16N_T2_17 F18 HR\n17 IO_L17P_T2_17 C17 HR\n17 IO_L17N_T2_17 B17 HR\n17 IO_L18P_T2_17 G17 HR\n17 IO_L18N_T2_17 F17 HR\n17 IO_L19P_T3_17 C20 HR\n17 IO_L19N_T3_VREF_17 B20 HR\n17 IO_L20P_T3_17 A16 HR\n17 IO_L20N_T3_17 A17 HR\n17 IO_L21P_T3_DQS_17 A20 HR\n17 IO_L21N_T3_DQS_17 A21 HR\n17 IO_L22P_T3_17 B18 HR\n17 IO_L22N_T3_17 A18 HR\n17 IO_L23P_T3_17 B22 HR\n17 IO_L23N_T3_17 A22 HR\n17 IO_L24P_T3_17 C19 HR\n77BQ7KSeriesBank Pinname Pin I/OType\n17 IO_L24N_T3_17 B19 HR\n17 IO_25_17 E18 HR\n18 IO_0_18 G12 HR\n18 IO_L1P_T0_18 L16 HR\n18 IO_L1N_T0_18 K16 HR\n18 IO_L2P_T0_18 L15 HR\n18 IO_L2N_T0_18 K15 HR\n18 IO_L3P_T0_DQS_18 L12 HR\n18 IO_L3N_T0_DQS_18 L13 HR\n18 IO_L4P_T0_18 K13 HR\n18 IO_L4N_T0_18 J13 HR\n18 IO_L5P_T0_18 K14 HR\n18 IO_L5N_T0_18 J14 HR\n18 IO_L6P_T0_18 L11 HR\n18 IO_L6N_T0_VREF_18 K11 HR\n18 IO_L7P_T1_18 H15 HR\n18 IO_L7N_T1_18 G15 HR\n18 IO_L8P_T1_18 J11 HR\n18 IO_L8N_T1_18 J12 HR\n18 IO_L9P_T1_DQS_18 J16 HR\n18 IO_L9N_T1_DQS_18 H16 HR\n18 IO_L10P_T1_18 H11 HR\n18 IO_L10N_T1_18 H12 HR\n18 IO_L11P_T1_SRCC_18 H14 HR\n18 IO_L11N_T1_SRCC_18 G14 HR\n18 IO_L12P_T1_MRCC_18 G13 HR\n18 IO_L12N_T1_MRCC_18 F13 HR\n18 IO_L13P_T2_MRCC_18 D12 HR\n18 IO_L13N_T2_MRCC_18 D13 HR\n18 IO_L14P_T2_SRCC_18 F12 HR\n18 IO_L14N_T2_SRCC_18 E13 HR\n18 IO_L15P_T2_DQS_18 C12 HR\n18 IO_L15N_T2_DQS_18 B12 HR\n18 IO_L16P_T2_18 F11 HR\n18 IO_L16N_T2_18 E11 HR\n18 IO_L17P_T2_18 A11 HR\n18 IO_L17N_T2_18 A12 HR\n18 IO_L18P_T2_18 D11 HR\n18 IO_L18N_T2_18 C11 HR\n18 IO_L19P_T3_18 F15 HR\n78BQ7KSeriesBank Pinname Pin I/OType\n18 IO_L19N_T3_VREF_18 E16 HR\n18 IO_L20P_T3_18 E14 HR\n18 IO_L20N_T3_18 E15 HR\n18 IO_L21P_T3_DQS_18 D14 HR\n18 IO_L21N_T3_DQS_18 C14 HR\n18 IO_L22P_T3_18 B13 HR\n18 IO_L22N_T3_18 A13 HR\n18 IO_L23P_T3_18 C15 HR\n18 IO_L23N_T3_18 B15 HR\n18 IO_L24P_T3_18 B14 HR\n18 IO_L24N_T3_18 A15 HR\n18 IO_25_18 F16 HR\n32 IO_0_VRN_32 Y14 HP\n32 IO_L1P_T0_32 AK16 HP\n32 IO_L1N_T0_32 AK15 HP\n32 IO_L2P_T0_32 AG15 HP\n32 IO_L2N_T0_32 AH15 HP\n32 IO_L3P_T0_DQS_32 AH16 HP\n32 IO_L3N_T0_DQS_32 AJ16 HP\n32 IO_L4P_T0_32 AF15 HP\n32 IO_L4N_T0_32 AG14 HP\n32 IO_L5P_T0_32 AH17 HP\n32 IO_L5N_T0_32 AJ17 HP\n32 IO_L6P_T0_32 AE16 HP\n32 IO_L6N_T0_VREF_32 AF16 HP\n32 IO_L7P_T1_32 AJ19 HP\n32 IO_L7N_T1_32 AK19 HP\n32 IO_L8P_T1_32 AG19 HP\n32 IO_L8N_T1_32 AH19 HP\n32 IO_L9P_T1_DQS_32 AJ18 HP\n32 IO_L9N_T1_DQS_32 AK18 HP\n32 IO_L10P_T1_32 AD19 HP\n32 IO_L10N_T1_32 AE19 HP\n32 IO_L11P_T1_SRCC_32 AF18 HP\n32 IO_L11N_T1_SRCC_32 AG18 HP\n32 IO_L12P_T1_MRCC_32 AF17 HP\n32 IO_L12N_T1_MRCC_32 AG17 HP\n32 IO_L13P_T2_MRCC_32 AD18 HP\n32 IO_L13N_T2_MRCC_32 AE18 HP\n32 IO_L14P_T2_SRCC_32 AD17 HP\n79BQ7KSeriesBank Pinname Pin I/OType\n32 IO_L14N_T2_SRCC_32 AD16 HP\n32 IO_L15P_T2_DQS_32 Y19 HP\n32 IO_L15N_T2_DQS_32 Y18 HP\n32 IO_L16P_T2_32 AA18 HP\n32 IO_L16N_T2_32 AB18 HP\n32 IO_L17P_T2_32 AB19 HP\n32 IO_L17N_T2_32 AC19 HP\n32 IO_L18P_T2_32 AB17 HP\n32 IO_L18N_T2_32 AC17 HP\n32 IO_L19P_T3_32 AE15 HP\n32 IO_L19N_T3_VREF_32 AE14 HP\n32 IO_L20P_T3_32 AA15 HP\n32 IO_L20N_T3_32 AB15 HP\n32 IO_L21P_T3_DQS_32 AC16 HP\n32 IO_L21N_T3_DQS_32 AC15 HP\n32 IO_L22P_T3_32 AC14 HP\n32 IO_L22N_T3_32 AD14 HP\n32 IO_L23P_T3_32 AA17 HP\n32 IO_L23N_T3_32 AA16 HP\n32 IO_L24P_T3_32 Y16 HP\n32 IO_L24N_T3_32 Y15 HP\n32 IO_25_VRP_32 AB14 HP\n33 IO_0_VRN_33 Y13 HP\n33 IO_L1P_T0_33 AA12 HP\n33 IO_L1N_T0_33 AB12 HP\n33 IO_L2P_T0_33 AA8 HP\n33 IO_L2N_T0_33 AB8 HP\n33 IO_L3P_T0_DQS_33 AB9 HP\n33 IO_L3N_T0_DQS_33 AC9 HP\n33 IO_L4P_T0_33 Y11 HP\n33 IO_L4N_T0_33 Y10 HP\n33 IO_L5P_T0_33 AA11 HP\n33 IO_L5N_T0_33 AA10 HP\n33 IO_L6P_T0_33 AA13 HP\n33 IO_L6N_T0_VREF_33 AB13 HP\n33 IO_L7P_T1_33 AB10 HP\n33 IO_L7N_T1_33 AC10 HP\n33 IO_L8P_T1_33 AD8 HP\n33 IO_L8N_T1_33 AE8 HP\n33 IO_L9P_T1_DQS_33 AC12 HP\n80BQ7KSeriesBank Pinname Pin I/OType\n33 IO_L9N_T1_DQS_33 AC11 HP\n33 IO_L10P_T1_33 AD9 HP\n33 IO_L10N_T1_33 AE9 HP\n33 IO_L11P_T1_SRCC_33 AE11 HP\n33 IO_L11N_T1_SRCC_33 AF11 HP\n33 IO_L12P_T1_MRCC_33 AD12 HP\n33 IO_L12N_T1_MRCC_33 AD11 HP\n33 IO_L13P_T2_MRCC_33 AG10 HP\n33 IO_L13N_T2_MRCC_33 AH10 HP\n33 IO_L14P_T2_SRCC_33 AE10 HP\n33 IO_L14N_T2_SRCC_33 AF10 HP\n33 IO_L15P_T2_DQS_33 AJ9 HP\n33 IO_L15N_T2_DQS_33 AK9 HP\n33 IO_L16P_T2_33 AG9 HP\n33 IO_L16N_T2_33 AH9 HP\n33 IO_L17P_T2_33 AK11 HP\n33 IO_L17N_T2_33 AK10 HP\n33 IO_L18P_T2_33 AH11 HP\n33 IO_L18N_T2_33 AJ11 HP\n33 IO_L19P_T3_33 AE13 HP\n33 IO_L19N_T3_VREF_33 AF13 HP\n33 IO_L20P_T3_33 AK14 HP\n33 IO_L20N_T3_33 AK13 HP\n33 IO_L21P_T3_DQS_33 AH14 HP\n33 IO_L21N_T3_DQS_33 AJ14 HP\n33 IO_L22P_T3_33 AJ13 HP\n33 IO_L22N_T3_33 AJ12 HP\n33 IO_L23P_T3_33 AF12 HP\n33 IO_L23N_T3_33 AG12 HP\n33 IO_L24P_T3_33 AG13 HP\n33 IO_L24N_T3_33 AH12 HP\n33 IO_25_VRP_33 AD13 HP\n34 IO_0_VRN_34 AC6 HP\n34 IO_L1P_T0_34 AD4 HP\n34 IO_L1N_T0_34 AD3 HP\n34 IO_L2P_T0_34 AC2 HP\n34 IO_L2N_T0_34 AC1 HP\n34 IO_L3P_T0_DQS_34 AD2 HP\n34 IO_L3N_T0_DQS_34 AD1 HP\n34 IO_L4P_T0_34 AC5 HP\n81BQ7KSeriesBank Pinname Pin I/OType\n34 IO_L4N_T0_34 AC4 HP\n34 IO_L5P_T0_34 AD6 HP\n34 IO_L5N_T0_34 AE6 HP\n34 IO_L6P_T0_34 AC7 HP\n34 IO_L6N_T0_VREF_34 AD7 HP\n34 IO_L7P_T1_34 AF3 HP\n34 IO_L7N_T1_34 AF2 HP\n34 IO_L8P_T1_34 AE1 HP\n34 IO_L8N_T1_34 AF1 HP\n34 IO_L9P_T1_DQS_34 AG4 HP\n34 IO_L9N_T1_DQS_34 AG3 HP\n34 IO_L10P_T1_34 AE4 HP\n34 IO_L10N_T1_34 AE3 HP\n34 IO_L11P_T1_SRCC_34 AE5 HP\n34 IO_L11N_T1_SRCC_34 AF5 HP\n34 IO_L12P_T1_MRCC_34 AF6 HP\n34 IO_L12N_T1_MRCC_34 AG5 HP\n34 IO_L13P_T2_MRCC_34 AH4 HP\n34 IO_L13N_T2_MRCC_34 AJ4 HP\n34 IO_L14P_T2_SRCC_34 AH6 HP\n34 IO_L14N_T2_SRCC_34 AH5 HP\n34 IO_L15P_T2_DQS_34 AG2 HP\n34 IO_L15N_T2_DQS_34 AH1 HP\n34 IO_L16P_T2_34 AH2 HP\n34 IO_L16N_T2_34 AJ2 HP\n34 IO_L17P_T2_34 AJ1 HP\n34 IO_L17N_T2_34 AK1 HP\n34 IO_L18P_T2_34 AJ3 HP\n34 IO_L18N_T2_34 AK3 HP\n34 IO_L19P_T3_34 AF8 HP\n34 IO_L19N_T3_VREF_34 AG8 HP\n34 IO_L20P_T3_34 AF7 HP\n34 IO_L20N_T3_34 AG7 HP\n34 IO_L21P_T3_DQS_34 AH7 HP\n34 IO_L21N_T3_DQS_34 AJ7 HP\n34 IO_L22P_T3_34 AJ6 HP\n34 IO_L22N_T3_34 AK6 HP\n34 IO_L23P_T3_34 AJ8 HP\n34 IO_L23N_T3_34 AK8 HP\n34 IO_L24P_T3_34 AK5 HP\n82BQ7KSeriesBank Pinname Pin I/OType\n34 IO_L24N_T3_34 AK4 HP\n34 IO_25_VRP_34 AB7 HP\n115 MGTXTXP3_115 T2 GTX\n115 MGTXRXP3_115 V6 GTX\n115 MGTXTXN3_115 T1 GTX\n115 MGTXRXN3_115 V5 GTX\n115 MGTXTXP2_115 U4 GTX\n115 MGTXRXP2_115 W4 GTX\n115 MGTXTXN2_115 U3 GTX\n115 MGTREFCLK0P_115 R8 GTX\n115 MGTXRXN2_115 W3 GTX\n115 MGTAVTTRCAL_115 W7 GTX\n115 MGTREFCLK0N_115 R7 GTX\n115 MGTRREF_115 W8 GTX\n115 MGTREFCLK1N_115 U7 GTX\n115 MGTREFCLK1P_115 U8 GTX\n115 MGTXTXP1_115 V2 GTX\n115 MGTXRXP1_115 Y6 GTX\n115 MGTXTXN1_115 V1 GTX\n115 MGTXRXN1_115 Y5 GTX\n115 MGTXTXP0_115 Y2 GTX\n115 MGTXRXP0_115 AA4 GTX\n115 MGTXTXN0_115 Y1 GTX\n115 MGTXRXN0_115 AA3 GTX\n116 MGTXTXP3_116 L4 GTX\n116 MGTXRXP3_116 M6 GTX\n116 MGTXTXN3_116 L3 GTX\n116 MGTXRXN3_116 M5 GTX\n116 MGTXTXP2_116 M2 GTX\n116 MGTXRXP2_116 P6 GTX\n116 MGTXTXN2_116 M1 GTX\n116 MGTREFCLK0P_116 L8 GTX\n116 MGTXRXN2_116 P5 GTX\n116 MGTREFCLK0N_116 L7 GTX\n116 MGTREFCLK1N_116 N7 GTX\n116 MGTREFCLK1P_116 N8 GTX\n116 MGTXTXP1_116 N4 GTX\n116 MGTXRXP1_116 R4 GTX\n116 MGTXTXN1_116 N3 GTX\n116 MGTXRXN1_116 R3 GTX\n83BQ7KSeriesBank Pinname Pin I/OType\n116 MGTXTXP0_116 P2 GTX\n116 MGTXRXP0_116 T6 GTX\n116 MGTXTXN0_116 P1 GTX\n116 MGTXRXN0_116 T5 GTX\n117 MGTXTXP3_117 F2 GTX\n117 MGTXRXP3_117 F6 GTX\n117 MGTXTXN3_117 F1 GTX\n117 MGTXRXN3_117 F5 GTX\n117 MGTXTXP2_117 H2 GTX\n117 MGTXRXP2_117 G4 GTX\n117 MGTXTXN2_117 H1 GTX\n117 MGTREFCLK0P_117 G8 GTX\n117 MGTXRXN2_117 G3 GTX\n117 MGTREFCLK0N_117 G7 GTX\n117 MGTREFCLK1N_117 J7 GTX\n117 MGTREFCLK1P_117 J8 GTX\n117 MGTXTXP1_117 J4 GTX\n117 MGTXRXP1_117 H6 GTX\n117 MGTXTXN1_117 J3 GTX\n117 MGTXRXN1_117 H5 GTX\n117 MGTXTXP0_117 K2 GTX\n117 MGTXRXP0_117 K6 GTX\n117 MGTXTXN0_117 K1 GTX\n117 MGTXRXN0_117 K5 GTX\n118 MGTXTXP3_118 A4 GTX\n118 MGTXRXP3_118 A8 GTX\n118 MGTXTXN3_118 A3 GTX\n118 MGTXRXN3_118 A7 GTX\n118 MGTXTXP2_118 B2 GTX\n118 MGTXRXP2_118 B6 GTX\n118 MGTXTXN2_118 B1 GTX\n118 MGTREFCLK0P_118 C8 GTX\n118 MGTXRXN2_118 B5 GTX\n118 MGTREFCLK0N_118 C7 GTX\n118 MGTREFCLK1N_118 E7 GTX\n118 MGTREFCLK1P_118 E8 GTX\n118 MGTXTXP1_118 C4 GTX\n118 MGTXRXP1_118 D6 GTX\n118 MGTXTXN1_118 C3 GTX\n118 MGTXRXN1_118 D5 GTX\n84BQ7KSeriesBank Pinname Pin I/OType\n118 MGTXTXP0_118 D2 GTX\n118 MGTXRXP0_118 E4 GTX\n118 MGTXTXN0_118 D1 GTX\n118 MGTXRXN0_118 E3 GTX\nNA MGTAVCC B7 NA\nNA MGTAVCC D7 NA\nNA MGTAVCC F7 NA\nNA MGTAVCC H7 NA\nNA MGTAVCC K7 NA\nNA MGTAVCC M7 NA\nNA MGTAVCC P7 NA\nNA MGTVCCAUX T7 NA\nNA MGTVCCAUX V7 NA\nNA MGTAVTT B3 NA\nNA MGTAVTT C5 NA\nNA MGTAVTT D3 NA\nNA MGTAVTT E5 NA\nNA MGTAVTT F3 NA\nNA MGTAVTT G5 NA\nNA MGTAVTT H3 NA\nNA MGTAVTT J5 NA\nNA MGTAVTT K3 NA\nNA MGTAVTT L5 NA\nNA MGTAVTT M3 NA\nNA MGTAVTT N5 NA\nNA MGTAVTT P3 NA\nNA MGTAVTT R5 NA\nNA MGTAVTT T3 NA\nNA MGTAVTT U5 NA\nNA MGTAVTT V3 NA\nNA MGTAVTT W5 NA\nNA VCCBRAM N16 NA\nNA VCCBRAM R16 NA\nNA VCCBRAM U16 NA\nNA VCCBRAM W16 NA\nNA GND A1 NA\nNA GND A14 NA\nNA GND A2 NA\nNA GND A24 NA\nNA GND A5 NA\n85BQ7KSeriesBank Pinname Pin I/OType\nNA GND A6 NA\nNA GND A9 NA\nNA GND AA1 NA\nNA GND AA14 NA\nNA GND AA2 NA\nNA GND AA24 NA\nNA GND AA5 NA\nNA GND AA6 NA\nNA GND AA7 NA\nNA GND AB11 NA\nNA GND AB21 NA\nNA GND AB3 NA\nNA GND AB4 NA\nNA GND AC18 NA\nNA GND AC28 NA\nNA GND AC8 NA\nNA GND AD15 NA\nNA GND AD25 NA\nNA GND AD5 NA\nNA GND AE12 NA\nNA GND AE2 NA\nNA GND AE22 NA\nNA GND AF19 NA\nNA GND AF29 NA\nNA GND AF9 NA\nNA GND AG16 NA\nNA GND AG26 NA\nNA GND AG6 NA\nNA GND AH13 NA\nNA GND AH23 NA\nNA GND AH3 NA\nNA GND AJ10 NA\nNA GND AJ20 NA\nNA GND AJ30 NA\nNA GND AK17 NA\nNA GND AK27 NA\nNA GND AK7 NA\nNA GND B11 NA\nNA GND B21 NA\nNA GND B4 NA\n86BQ7KSeriesBank Pinname Pin I/OType\nNA GND B8 NA\nNA GND B9 NA\nNA GND C1 NA\nNA GND C18 NA\nNA GND C2 NA\nNA GND C28 NA\nNA GND C6 NA\nNA GND C9 NA\nNA GND D15 NA\nNA GND D25 NA\nNA GND D4 NA\nNA GND D8 NA\nNA GND D9 NA\nNA GND E1 NA\nNA GND E12 NA\nNA GND E2 NA\nNA GND E22 NA\nNA GND E6 NA\nNA GND E9 NA\nNA GND F19 NA\nNA GND F29 NA\nNA GND F4 NA\nNA GND F8 NA\nNA GND F9 NA\nNA GND G1 NA\nNA GND G16 NA\nNA GND G2 NA\nNA GND G26 NA\nNA GND G6 NA\nNA GND G9 NA\nNA GND H13 NA\nNA GND H23 NA\nNA GND H4 NA\nNA GND H8 NA\nNA GND H9 NA\nNA GND J1 NA\nNA GND J10 NA\nNA GND J2 NA\nNA GND J20 NA\nNA GND J30 NA\n87BQ7KSeriesBank Pinname Pin I/OType\nNA GND J6 NA\nNA GND J9 NA\nNA GND K17 NA\nNA GND K27 NA\nNA GND K4 NA\nNA GND K8 NA\nNA GND K9 NA\nNA GND L1 NA\nNA GND L14 NA\nNA GND L2 NA\nNA GND L24 NA\nNA GND L6 NA\nNA GND L9 NA\nNA GND M12 NA\nNA GND M14 NA\nNA GND M16 NA\nNA GND M18 NA\nNA GND M21 NA\nNA GND M4 NA\nNA GND M8 NA\nNA GND M9 NA\nNA GND N1 NA\nNA GND N11 NA\nNA GND N13 NA\nNA GND N15 NA\nNA GND N17 NA\nNA GND N2 NA\nNA GND N28 NA\nNA GND N6 NA\nNA GND N9 NA\nNA GND P10 NA\nNA GND P12 NA\nNA GND P16 NA\nNA GND P18 NA\nNA GND P25 NA\nNA GND P4 NA\nNA GND P8 NA\nNA GND P9 NA\nNA GND R1 NA\nNA GND R11 NA\n88BQ7KSeriesBank Pinname Pin I/OType\nNA GND R13 NA\nNA GND R17 NA\nNA GND R2 NA\nNA GND R22 NA\nNA GND R6 NA\nNA GND R9 NA\nNA GND T10 NA\nNA GND T12 NA\nNA GND T16 NA\nNA GND T18 NA\nNA GND T19 NA\nNA GND T29 NA\nNA GND T4 NA\nNA GND T8 NA\nNA GND U1 NA\nNA GND U11 NA\nNA GND U13 NA\nNA GND U17 NA\nNA GND U2 NA\nNA GND U26 NA\nNA GND U6 NA\nNA GND U9 NA\nNA GND V10 NA\nNA GND V12 NA\nNA GND V14 NA\nNA GND V16 NA\nNA GND V18 NA\nNA GND V23 NA\nNA GND V4 NA\nNA GND V8 NA\nNA GND V9 NA\nNA GND W1 NA\nNA GND W11 NA\nNA GND W13 NA\nNA GND W15 NA\nNA GND W17 NA\nNA GND W2 NA\nNA GND W20 NA\nNA GND W30 NA\nNA GND W6 NA\n89BQ7KSeriesBank Pinname Pin I/OType\nNA GND W9 NA\nNA GND Y17 NA\nNA GND Y27 NA\nNA GND Y3 NA\nNA GND Y4 NA\nNA GND Y7 NA\nNA GND Y8 NA\nNA GND Y9 NA\nNA VCCINT M11 NA\nNA VCCINT M13 NA\nNA VCCINT M15 NA\nNA VCCINT M17 NA\nNA VCCINT N10 NA\nNA VCCINT N12 NA\nNA VCCINT N14 NA\nNA VCCINT N18 NA\nNA VCCINT P11 NA\nNA VCCINT P17 NA\nNA VCCINT R10 NA\nNA VCCINT R12 NA\nNA VCCINT R18 NA\nNA VCCINT T11 NA\nNA VCCINT T17 NA\nNA VCCINT U10 NA\nNA VCCINT U12 NA\nNA VCCINT U18 NA\nNA VCCINT V17 NA\nNA VCCINT W18 NA\nNA VCCAUX P13 NA\nNA VCCAUX T13 NA\nNA VCCAUX V13 NA\nNA VCCAUX V15 NA\nNA VCCAUX W14 NA\nNA VCCAUX_IO_G0 W12 NA\nNA VCCAUX_IO_G0 V11 NA\nNA VCCAUX_IO_G0 W10 NA\n32 VCCO_32 AA19 NA\n32 VCCO_32 AB16 NA\n32 VCCO_32 AE17 NA\n32 VCCO_32 AF14 NA\n90BQ7KSeriesBank Pinname Pin I/OType\n32 VCCO_32 AH18 NA\n32 VCCO_32 AJ15 NA\n33 VCCO_33 AA9 NA\n33 VCCO_33 AC13 NA\n33 VCCO_33 AD10 NA\n33 VCCO_33 AG11 NA\n33 VCCO_33 AK12 NA\n33 VCCO_33 Y12 NA\n34 VCCO_34 AC3 NA\n34 VCCO_34 AE7 NA\n34 VCCO_34 AF4 NA\n34 VCCO_34 AG1 NA\n34 VCCO_34 AH8 NA\n34 VCCO_34 AJ5 NA\n34 VCCO_34 AK2 NA\n12 VCCO_12 AC23 NA\n12 VCCO_12 AD20 NA\n12 VCCO_12 AF24 NA\n12 VCCO_12 AG21 NA\n12 VCCO_12 AK22 NA\n12 VCCO_12 Y22 NA\n13 VCCO_13 AA29 NA\n13 VCCO_13 AB26 NA\n13 VCCO_13 AD30 NA\n13 VCCO_13 AE27 NA\n13 VCCO_13 AH28 NA\n13 VCCO_13 AJ25 NA\n14 VCCO_14 P30 NA\n14 VCCO_14 R27 NA\n14 VCCO_14 T24 NA\n14 VCCO_14 U21 NA\n14 VCCO_14 V28 NA\n14 VCCO_14 W25 NA\n15 VCCO_15 J25 NA\n15 VCCO_15 K22 NA\n15 VCCO_15 L29 NA\n15 VCCO_15 M26 NA\n15 VCCO_15 N23 NA\n15 VCCO_15 P20 NA\n16 VCCO_16 A29 NA\n91BQ7KSeriesBank Pinname Pin I/OType\n16 VCCO_16 B26 NA\n16 VCCO_16 C23 NA\n16 VCCO_16 D30 NA\n16 VCCO_16 E27 NA\n16 VCCO_16 F24 NA\n16 VCCO_16 H28 NA\n17 VCCO_17 A19 NA\n17 VCCO_17 B16 NA\n17 VCCO_17 D20 NA\n17 VCCO_17 E17 NA\n17 VCCO_17 G21 NA\n17 VCCO_17 H18 NA\n17 VCCO_17 L19 NA\n18 VCCO_18 C13 NA\n18 VCCO_18 D10 NA\n18 VCCO_18 F14 NA\n18 VCCO_18 G11 NA\n18 VCCO_18 J15 NA\n18 VCCO_18 K12 NA\n0 VCCO_0 AB6 NA\n0 VCCO_0 T9 NA\n92BQ7KSeriesService&Supply\nAddress：No.2,NorthSiyingmenRoad,DonggaodiStreet,FengtaiDistrict,\nBeijing,P.R.China\nDepartment：InternationalCooperationDepartment\nTelephone：+86(10)68757343\nFax： +86(10)68757706\nPostcode：100076\n"}]
!==============================================================================!
### Component Summary: BQ7K410TBG900

#### Key Specifications:
- **Voltage Ratings:**
  - Internal Supply Voltage (VCCINT): 0.97V to 1.03V
  - Auxiliary Supply Voltage (VCCAUX): 1.71V to 1.89V
  - Block RAM Supply Voltage (VCCBRAM): 0.97V to 1.03V
  - Output Driver Supply Voltage (VCCO): 1.14V to 3.465V (for 3.3V HR I/O banks)
  
- **Current Ratings:**
  - Maximum current through any pin when forward biasing the clamp diode: 10mA
  - Output current for transmitter pins (DC coupled): 14mA (floating termination)

- **Power Consumption:**
  - Core Voltage: 1.0V
  - Power-saving features include low-power modes for GTX transceivers.

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -55°C to +125°C
  - Storage Temperature (TSTG): -65°C to +150°C

- **Package Type:**
  - PBGA900 (Plastic Ball Grid Array, 900 balls)

- **Special Features:**
  - Configurable Logic Blocks (CLB) with 6-input LUTs and memory capability.
  - Integrated DSP slices for high-performance digital signal processing.
  - Low-Power Gigabit Transceivers (GTX) supporting up to 8.0 Gb/s line rates.
  - Integrated PCI Express interface compliant with PCI Express Base Specification 2.1.
  - XADC (Analog-to-Digital Converter) with 12-bit resolution and 1 MSPS sampling rate.
  - Enhanced security features addressing hardware vulnerabilities.

- **Moisture Sensitive Level:**
  - Level 3 per JEDEC J-STD-020E.

#### Description:
The **BQ7K410TBG900** is a high-performance SRAM FPGA (Field Programmable Gate Array) designed for advanced logic and digital signal processing applications. It features a flexible architecture that allows for partial reconfiguration and includes a variety of hard IP blocks such as Block RAM, DSP slices, and high-speed transceivers. The device is built on a 28nm CMOS process technology, providing a balance of performance and power efficiency.

#### Typical Applications:
The BQ7K410TBG900 is suitable for a wide range of applications, including:
- **Communication Systems:** Used in high-speed interface circuit designs for communication equipment, enabling efficient data transmission and exchange.
- **Digital Signal Processing:** Ideal for applications requiring complex mathematical algorithms, leveraging the FPGA's internal resources for real-time processing.
- **Embedded Systems:** Serves as a platform for building embedded systems, allowing for software development and integration of various control processes.
- **Data Acquisition Systems:** Utilizes the integrated XADC for monitoring and processing analog signals in various applications.

This FPGA is particularly beneficial in environments where high performance, flexibility, and security are critical, making it a versatile choice for modern electronic designs.