
---------- Begin Simulation Statistics ----------
final_tick                               190180773837000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828112                       # Number of bytes of host memory used
host_op_rate                                    46051                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   381.41                       # Real time elapsed on the host
host_tick_rate                               79283978                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17564244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030240                       # Number of seconds simulated
sim_ticks                                 30239568250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       895015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1794257                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3100409                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       174390                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4214086                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1895743                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3100409                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1204666                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4273723                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           32957                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       118025                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15673436                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9225517                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       174410                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713377                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1377112                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6570341                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564224                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     59456776                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.295412                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.318775                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     55258821     92.94%     92.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1112690      1.87%     94.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       399551      0.67%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       936331      1.57%     97.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       161919      0.27%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       119903      0.20%     97.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        53791      0.09%     97.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        36658      0.06%     97.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1377112      2.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     59456776                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541011                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353408     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564224                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.047911                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.047911                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      55516210                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26462812                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1213862                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2007314                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         174803                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1562534                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4597141                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391337                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              386512                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10070                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4273723                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            888907                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              59314517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         34105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16672404                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          199                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          349606                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.070664                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       985191                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1928700                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.275672                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     60474730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.480131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.735407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         55475472     91.73%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           297124      0.49%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           311111      0.51%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           331593      0.55%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           559361      0.92%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           811587      1.34%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           232252      0.38%     95.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217078      0.36%     96.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2239152      3.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     60474730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       222160                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3103128                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.548535                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16508578                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             386500                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19388201                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5101752                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27292                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       572659                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24127565                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      16122078                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       383330                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      33174916                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         255740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7188813                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         174803                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7646288                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1213517                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        44076                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          427                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          790                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1177745                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       306188                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          790                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       180873                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41287                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          22057362                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21293200                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.708403                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15625512                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.352075                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21352042                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         50661959                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17742181                       # number of integer regfile writes
system.switch_cpus.ipc                       0.165346                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.165346                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99972      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16845646     50.20%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          526      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     16202120     48.28%     98.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       409984      1.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33558248                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2291531                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.068285                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88696      3.87%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2184874     95.35%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17961      0.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35749807                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    130012775                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21293200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30691266                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24127565                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33558248                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6563219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       130020                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9778896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     60474730                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.554914                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.397760                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     49128392     81.24%     81.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3633287      6.01%     87.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1781697      2.95%     90.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1367354      2.26%     92.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2226833      3.68%     96.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1182620      1.96%     98.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       790441      1.31%     99.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       216421      0.36%     99.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       147685      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     60474730                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.554873                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              888961                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    57                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       205146                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       154952                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5101752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       572659                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23189720                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 60479114                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31207945                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614523                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        7950163                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1760600                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       21528132                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        131676                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67611089                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25563474                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32155233                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2815264                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          58545                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         174803                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24514070                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9540538                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34528596                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2041                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1996                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9160304                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1985                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             82214229                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49297262                       # The number of ROB writes
system.switch_cpus.timesIdled                      51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       366938                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2835992                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         366938                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             895443                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47511                       # Transaction distribution
system.membus.trans_dist::CleanEvict           847504                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3797                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        895445                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2693497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2693497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2693497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     60592064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     60592064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                60592064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            899242                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  899242    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              899242                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2128036500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5042271250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  30239568250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       156921                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2176082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7977                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410502                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97784640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97788608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          915552                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3040704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2334093                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.157208                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.363997                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1967155     84.28%     84.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 366938     15.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2334093                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1527404500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127709500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       519298                       # number of demand (read+write) hits
system.l2.demand_hits::total                   519298                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       519298                       # number of overall hits
system.l2.overall_hits::total                  519298                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       899179                       # number of demand (read+write) misses
system.l2.demand_misses::total                 899243                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       899179                       # number of overall misses
system.l2.overall_misses::total                899243                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  91277849000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      91282928000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5079000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  91277849000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     91282928000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418477                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418541                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418477                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418541                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.633905                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.633921                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.633905                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.633921                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83262.295082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101512.434120                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101510.857466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83262.295082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101512.434120                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101510.857466                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47511                       # number of writebacks
system.l2.writebacks::total                     47511                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       899179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            899240                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       899179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           899240                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4469000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  82286089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  82290558000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4469000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  82286089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  82290558000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.633905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.633919                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.633905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.633919                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73262.295082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91512.467484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91511.229483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73262.295082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91512.467484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91511.229483                       # average overall mshr miss latency
system.l2.replacements                         915552                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       109410                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           109410                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       109410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       109410                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       346402                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        346402                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4180                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    327317000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     327317000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.475993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86204.108507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86204.108507                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    289347000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    289347000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.475993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76204.108507                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76204.108507                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83262.295082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81919.354839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4469000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4469000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73262.295082                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73262.295082                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       515118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            515118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       895382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          895384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  90950532000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  90950532000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.634798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.634798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101577.351343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101577.124452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       895382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       895382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  81996742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  81996742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.634798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.634797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91577.384848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91577.384848                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.465548                       # Cycle average of tags in use
system.l2.tags.total_refs                     2418318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    915552                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.641377                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.595335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.010379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.144825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3987.714110                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.973563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997428                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6591632                       # Number of tag accesses
system.l2.tags.data_accesses                  6591632                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     57547392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           57551488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3040704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3040704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       899178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              899242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        47511                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47511                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       129102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1903049393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1903184845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       129102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           131219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100553817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100553817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100553817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       129102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1903049393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2003738661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     47330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    897425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021757212250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2935                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2935                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1726631                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      899239                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47511                       # Number of write requests accepted
system.mem_ctrls.readBursts                    899239                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47511                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1753                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   181                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             56958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             56205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             56480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             55347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             54187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             54089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             55290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             55092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            55119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            54646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            54975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2969                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  28306056500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4487430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             45133919000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31539.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50289.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    56554                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12901                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                899239                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47511                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  211213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  364576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  262819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       875321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     69.078274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.951159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    27.743475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       829018     94.71%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40867      4.67%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3957      0.45%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          995      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          301      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           91      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       875321                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     303.556729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.283933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7196.212320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2932     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2935                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.117888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.110479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.512027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2765     94.21%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      1.36%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               93      3.17%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      0.99%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.24%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2935                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               57439104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  112192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3027584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                57551296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3040704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1899.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1903.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30239447500                       # Total gap between requests
system.mem_ctrls.avgGap                      31940.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     57435200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3027584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 129102.372352819555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1899339287.028345584869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100119947.975778385997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       899178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        47511                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1956750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  45131962250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 619674673750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32077.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50192.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13042762.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     7.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3133460400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1665443340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3213585480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          125634960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2386647120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13640049270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        125576640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24290397210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        803.265345                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    215707500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1009580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29014269500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3116445780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1656399855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3194464560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          121302360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2386647120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13624281360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        138889440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24238430475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        801.546843                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    250845500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1009580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28979131500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    30239557000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       888791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           888802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       888791                       # number of overall hits
system.cpu.icache.overall_hits::total          888802                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8508500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8508500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8508500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8508500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       888907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       888919                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       888907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       888919                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000132                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000132                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73349.137931                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72722.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73349.137931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72722.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5171000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5171000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84770.491803                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84770.491803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84770.491803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84770.491803                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       888791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          888802                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8508500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8508500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       888907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       888919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73349.137931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72722.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84770.491803                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84770.491803                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1777900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1777900                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1753755                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1753755                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1753755                       # number of overall hits
system.cpu.dcache.overall_hits::total         1753755                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2958205                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2958207                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2958205                       # number of overall misses
system.cpu.dcache.overall_misses::total       2958207                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 204003233111                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 204003233111                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 204003233111                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 204003233111                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4711960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4711962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4711960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4711962                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.627808                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.627808                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.627808                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.627808                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68961.830945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68961.784321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68961.830945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68961.784321                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     41527662                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1229659                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.771690                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       109410                       # number of writebacks
system.cpu.dcache.writebacks::total            109410                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1539728                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1539728                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1539728                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1539728                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418477                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  98939564147                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  98939564147                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  98939564147                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  98939564147                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.301038                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.301037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.301038                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.301037                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69750.559330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69750.559330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69750.559330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69750.559330                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417451                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1495324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1495324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2950165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2950167                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 203609056500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 203609056500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4445489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4445491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.663631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.663631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69016.158927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69016.112139                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1539554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1539554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  98556449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  98556449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.317313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.317313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69867.915038                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69867.915038                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    394176611                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    394176611                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49026.941667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49026.941667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7866                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7866                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    383114647                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    383114647                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48705.142004                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48705.142004                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190180773837000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.162724                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3170696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417451                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.236900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.162724                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          493                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10842399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10842399                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190273061580000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39773                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828244                       # Number of bytes of host memory used
host_op_rate                                    70606                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1005.72                       # Real time elapsed on the host
host_tick_rate                               91763070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092288                       # Number of seconds simulated
sim_ticks                                 92287743000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3172093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6344195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5207666                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       106600                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9557815                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4623809                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5207666                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       583857                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9580492                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13618                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        59106                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45742176                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26324913                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       106600                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501737                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4616507                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4360321                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445403                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    183897828                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.290626                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.335174                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    172004923     93.53%     93.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2566383      1.40%     94.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1314494      0.71%     95.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2832174      1.54%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       183483      0.10%     97.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       237972      0.13%     97.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        95582      0.05%     97.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        46310      0.03%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4616507      2.51%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    183897828                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428656                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661126     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445403                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.152516                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.152516                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     174721369                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59121836                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2213729                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2590239                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         106661                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4943488                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13167846                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5120159                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              211678                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6409                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9580492                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            477151                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             183937690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34504356                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          213322                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.051906                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       531135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4637427                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.186939                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    184575486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.331564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.441918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        173766890     94.14%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           676465      0.37%     94.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           678917      0.37%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           672309      0.36%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1204521      0.65%     95.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2288137      1.24%     97.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           470291      0.25%     97.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           476736      0.26%     97.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4341220      2.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    184575486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       129861                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8751424                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.562681                       # Inst execution rate
system.switch_cpus.iew.exec_refs             61017275                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             211674                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        43899972                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13480345                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       312947                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57796686                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      60805601                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       208986                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     103857156                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         794605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      28131854                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         106661                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      29590827                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4925358                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23323                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          276                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       851658                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       172437                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          276                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       105704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          56042222                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55883775                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.737243                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41316734                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.302769                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55912995                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        167049757                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46877014                       # number of integer regfile writes
system.switch_cpus.ipc                       0.162535                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.162535                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64554      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42920396     41.24%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          287      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     41.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     60855669     58.48%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       225234      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      104066140                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             9057678                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.087038                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           54374      0.60%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8991976     99.27%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11328      0.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      113059264                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    401918425                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55883775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62148066                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57796686                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         104066140                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4351278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       152979                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6793715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    184575486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.563813                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.382869                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    148859393     80.65%     80.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11595226      6.28%     86.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5396335      2.92%     89.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3913292      2.12%     91.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7975676      4.32%     96.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3870327      2.10%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2333150      1.26%     99.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       371567      0.20%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       260520      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    184575486                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.563813                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              477151                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58814                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        71212                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13480345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       312947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        78861000                       # number of misc regfile reads
system.switch_cpus.numCycles                184575486                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        81045104                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303539                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       29259809                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3734083                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       85145779                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        201915                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156631040                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58553031                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76544959                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5464925                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          46972                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         106661                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      94224176                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6241417                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75979464                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          537                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1038                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30046959                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1028                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            237087045                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116293715                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5155087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1261302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10310174                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1261302                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  92287743000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3171098                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22490                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3149603                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1004                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1004                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3171098                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9516297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9516297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9516297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    204453888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    204453888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204453888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3172102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3172102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3172102                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6846010500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17871193000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  92287743000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  92287743000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  92287743000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  92287743000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5152169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       117686                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8219274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2918                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5152169                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15465261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15465261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    336018112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              336018112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3181873                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1439360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8336960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151290                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358332                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7075658     84.87%     84.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1261302     15.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8336960                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5250283000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7732630500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  92287743000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1982985                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1982985                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1982985                       # number of overall hits
system.l2.overall_hits::total                 1982985                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3172102                       # number of demand (read+write) misses
system.l2.demand_misses::total                3172102                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3172102                       # number of overall misses
system.l2.overall_misses::total               3172102                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 323409610500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     323409610500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 323409610500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    323409610500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5155087                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5155087                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5155087                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5155087                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.615334                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.615334                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.615334                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.615334                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101954.354084                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101954.354084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101954.354084                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101954.354084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22490                       # number of writebacks
system.l2.writebacks::total                     22490                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3172102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3172102                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3172102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3172102                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 291688590500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 291688590500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 291688590500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 291688590500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.615334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.615334                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.615334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.615334                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91954.354084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91954.354084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91954.354084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91954.354084                       # average overall mshr miss latency
system.l2.replacements                        3181873                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        95196                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            95196                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        95196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        95196                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1251523                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1251523                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1914                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1004                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     93297000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      93297000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.344071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.344071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92925.298805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92925.298805                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     83257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     83257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.344071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82925.298805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82925.298805                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1981071                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1981071                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3171098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3171098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 323316313500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 323316313500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5152169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5152169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.615488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101957.212770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101957.212770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3171098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3171098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 291605333500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 291605333500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.615488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.615488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91957.212770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91957.212770                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  92287743000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     9129920                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3185969                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.865665                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.445776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4073.554224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.994520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1723                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23802221                       # Number of tag accesses
system.l2.tags.data_accesses                 23802221                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  92287743000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    203014464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          203014464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1439360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1439360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3172101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3172101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22490                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22490                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2199798775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2199798775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15596437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15596437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15596437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2199798775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2215395212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     22380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3169521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.105527978750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1387                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1387                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6006396                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3172102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22490                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3172102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22490                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2581                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   110                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            205542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            199178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            196767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            196350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            197734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            195013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            196143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            197571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            198335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            194395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           194641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           196645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           195554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           199477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           200970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           205206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1348                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101281818750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15847605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            160710337500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31954.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50704.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71383                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  2.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3172102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22490                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  606269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1343604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1003714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  215934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3114277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.595131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.017695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    13.160935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3049244     97.91%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        62737      2.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1570      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          431      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          153      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           68      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3114277                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2224.816150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.747229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  28789.957277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         1374     99.06%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            4      0.29%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            2      0.14%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            2      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-163839            1      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-229375            1      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-458751            1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720896-753663            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.132660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.124748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.527450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1294     93.29%     93.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      1.59%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53      3.82%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      1.15%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1387                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              202849344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  165184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1432064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               203014528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1439360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2198.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2199.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92287761000                       # Total gap between requests
system.mem_ctrls.avgGap                      28888.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    202849344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1432064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2198009588.337207317352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15517380.244091568515                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3172102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22490                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 160710337500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2287394404250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50663.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 101707176.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11127225900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5914260825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11318492220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           60155280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7285327920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41780760030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        254695200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77740917375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        842.375324                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    327110250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3081780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  88878852750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11108711880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5904420390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11311887720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           56647440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7285327920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41772141060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        261953280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        77701089690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        841.943764                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    345347250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3081780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88860615750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   122527300000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1365942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1365953                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1365942                       # number of overall hits
system.cpu.icache.overall_hits::total         1365953                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8508500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8508500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8508500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8508500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1366058                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1366070                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1366058                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1366070                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73349.137931                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72722.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73349.137931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72722.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5171000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5171000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84770.491803                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84770.491803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84770.491803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84770.491803                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1365942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1365953                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8508500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8508500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1366058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1366070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73349.137931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72722.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84770.491803                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84770.491803                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.036714                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1366015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22032.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000644                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.036070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2732202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2732202                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4382482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4382482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4382482                       # number of overall hits
system.cpu.dcache.overall_hits::total         4382482                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13474640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13474642                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13474640                       # number of overall misses
system.cpu.dcache.overall_misses::total      13474642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 925965908047                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 925965908047                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 925965908047                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 925965908047                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17857122                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17857124                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17857122                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17857124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.754581                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.754581                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.754581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.754581                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68719.157473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68719.147273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68719.157473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68719.147273                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    205164374                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6212270                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.025669                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       204606                       # number of writebacks
system.cpu.dcache.writebacks::total            204606                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6901076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6901076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6901076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6901076                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6573564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6573564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6573564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6573564                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 451082182633                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 451082182633                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 451082182633                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 451082182633                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368120                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68620.642110                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68620.642110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68620.642110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68620.642110                       # average overall mshr miss latency
system.cpu.dcache.replacements                6572538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3986521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3986521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13463620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13463622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 925448987000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 925448987000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17450141                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17450143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.771548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.771548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68737.010329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68737.000118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6900801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6900801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6562819                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6562819                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 450581185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 450581185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68656.652804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68656.652804                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11020                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11020                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    516921047                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    516921047                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46907.536025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46907.536025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    500997133                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    500997133                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46626.071010                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46626.071010                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190273061580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.659314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10956044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6573562                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.666683                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.659314                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          492                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42287810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42287810                       # Number of data accesses

---------- End Simulation Statistics   ----------
